

================================================================
== Vitis HLS Report for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_Pipeline_inputs'
================================================================
* Date:           Tue Oct 18 21:08:52 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        forward_prop
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu5p-flva2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    12561|    12561|  0.126 ms|  0.126 ms|  12561|  12561|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- inputs  |    12559|    12559|        80|         64|         64|   196|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 64, depth = 80


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 80
* Pipeline : 1
  Pipeline-0 : II = 64, D = 80, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.33>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%input_counter_012 = alloca i32 1"   --->   Operation 83 'alloca' 'input_counter_012' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_15, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_15, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%weights_load_14375_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14375" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 86 'read' 'weights_load_14375_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%weights_load_14374_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14374" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 87 'read' 'weights_load_14374_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%weights_load_14373_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14373" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 88 'read' 'weights_load_14373_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%weights_load_14372_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14372" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 89 'read' 'weights_load_14372_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%weights_load_14371_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14371" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 90 'read' 'weights_load_14371_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%weights_load_14370_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14370" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 91 'read' 'weights_load_14370_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%weights_load_14369_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14369" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 92 'read' 'weights_load_14369_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%weights_load_14368_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14368" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 93 'read' 'weights_load_14368_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%weights_load_14367_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14367" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 94 'read' 'weights_load_14367_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%weights_load_14366_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14366" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 95 'read' 'weights_load_14366_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%weights_load_14365_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14365" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 96 'read' 'weights_load_14365_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%weights_load_14364_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14364" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 97 'read' 'weights_load_14364_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%weights_load_14363_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14363" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 98 'read' 'weights_load_14363_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%weights_load_14362_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14362" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 99 'read' 'weights_load_14362_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%weights_load_14361_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14361" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 100 'read' 'weights_load_14361_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%weights_load_14360_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14360" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 101 'read' 'weights_load_14360_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%weights_load_14359_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14359" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 102 'read' 'weights_load_14359_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%weights_load_14358_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14358" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 103 'read' 'weights_load_14358_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%weights_load_14357_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14357" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 104 'read' 'weights_load_14357_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%weights_load_14356_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14356" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 105 'read' 'weights_load_14356_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%weights_load_14355_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14355" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 106 'read' 'weights_load_14355_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%weights_load_14354_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14354" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 107 'read' 'weights_load_14354_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%weights_load_14353_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14353" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 108 'read' 'weights_load_14353_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%weights_load_14352_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14352" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 109 'read' 'weights_load_14352_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%weights_load_14351_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14351" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 110 'read' 'weights_load_14351_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%weights_load_14350_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14350" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 111 'read' 'weights_load_14350_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%weights_load_14349_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14349" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 112 'read' 'weights_load_14349_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%weights_load_14348_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14348" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 113 'read' 'weights_load_14348_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%weights_load_14347_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14347" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 114 'read' 'weights_load_14347_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%weights_load_14346_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14346" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 115 'read' 'weights_load_14346_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%weights_load_14345_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14345" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 116 'read' 'weights_load_14345_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%weights_load_14344_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14344" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 117 'read' 'weights_load_14344_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%weights_load_14343_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14343" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 118 'read' 'weights_load_14343_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%weights_load_14342_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14342" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 119 'read' 'weights_load_14342_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%weights_load_14341_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14341" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 120 'read' 'weights_load_14341_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%weights_load_14340_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14340" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 121 'read' 'weights_load_14340_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%weights_load_14339_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14339" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 122 'read' 'weights_load_14339_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%weights_load_14338_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14338" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 123 'read' 'weights_load_14338_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%weights_load_14337_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14337" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 124 'read' 'weights_load_14337_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%weights_load_14336_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14336" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 125 'read' 'weights_load_14336_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%weights_load_14335_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14335" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 126 'read' 'weights_load_14335_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%weights_load_14334_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14334" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 127 'read' 'weights_load_14334_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%weights_load_14333_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14333" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 128 'read' 'weights_load_14333_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%weights_load_14332_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14332" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 129 'read' 'weights_load_14332_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%weights_load_14331_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14331" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 130 'read' 'weights_load_14331_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%weights_load_14330_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14330" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 131 'read' 'weights_load_14330_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%weights_load_14329_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14329" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 132 'read' 'weights_load_14329_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%weights_load_14328_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14328" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 133 'read' 'weights_load_14328_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%weights_load_14327_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14327" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 134 'read' 'weights_load_14327_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%weights_load_14326_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14326" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 135 'read' 'weights_load_14326_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%weights_load_14325_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14325" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 136 'read' 'weights_load_14325_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%weights_load_14324_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14324" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 137 'read' 'weights_load_14324_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%weights_load_14323_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14323" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 138 'read' 'weights_load_14323_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%weights_load_14322_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14322" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 139 'read' 'weights_load_14322_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%weights_load_14321_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14321" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 140 'read' 'weights_load_14321_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%weights_load_14320_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14320" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 141 'read' 'weights_load_14320_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%weights_load_14319_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14319" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 142 'read' 'weights_load_14319_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%weights_load_14318_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14318" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 143 'read' 'weights_load_14318_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%weights_load_14317_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14317" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 144 'read' 'weights_load_14317_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%weights_load_14316_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14316" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 145 'read' 'weights_load_14316_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%weights_load_14315_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14315" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 146 'read' 'weights_load_14315_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%weights_load_14314_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14314" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 147 'read' 'weights_load_14314_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%weights_load_14313_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14313" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 148 'read' 'weights_load_14313_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%weights_load_14312_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14312" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 149 'read' 'weights_load_14312_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%weights_load_14311_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14311" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 150 'read' 'weights_load_14311_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%weights_load_14310_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14310" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 151 'read' 'weights_load_14310_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%weights_load_14309_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14309" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 152 'read' 'weights_load_14309_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%weights_load_14308_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14308" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 153 'read' 'weights_load_14308_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%weights_load_14307_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14307" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 154 'read' 'weights_load_14307_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%weights_load_14306_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14306" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 155 'read' 'weights_load_14306_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%weights_load_14305_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14305" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 156 'read' 'weights_load_14305_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%weights_load_14304_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14304" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 157 'read' 'weights_load_14304_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%weights_load_14303_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14303" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 158 'read' 'weights_load_14303_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%weights_load_14302_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14302" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 159 'read' 'weights_load_14302_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%weights_load_14301_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14301" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 160 'read' 'weights_load_14301_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%weights_load_14300_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14300" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 161 'read' 'weights_load_14300_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%weights_load_14299_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14299" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 162 'read' 'weights_load_14299_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%weights_load_14298_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14298" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 163 'read' 'weights_load_14298_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%weights_load_14297_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14297" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 164 'read' 'weights_load_14297_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%weights_load_14296_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14296" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 165 'read' 'weights_load_14296_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%weights_load_14295_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14295" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 166 'read' 'weights_load_14295_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%weights_load_14294_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14294" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 167 'read' 'weights_load_14294_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%weights_load_14293_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14293" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 168 'read' 'weights_load_14293_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%weights_load_14292_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14292" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 169 'read' 'weights_load_14292_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%weights_load_14291_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14291" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 170 'read' 'weights_load_14291_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%weights_load_14290_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14290" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 171 'read' 'weights_load_14290_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%weights_load_14289_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14289" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 172 'read' 'weights_load_14289_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%weights_load_14288_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14288" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 173 'read' 'weights_load_14288_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%weights_load_14287_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14287" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 174 'read' 'weights_load_14287_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%weights_load_14286_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14286" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 175 'read' 'weights_load_14286_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%weights_load_14285_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14285" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 176 'read' 'weights_load_14285_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%weights_load_14284_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14284" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 177 'read' 'weights_load_14284_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%weights_load_14283_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14283" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 178 'read' 'weights_load_14283_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%weights_load_14282_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14282" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 179 'read' 'weights_load_14282_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%weights_load_14281_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14281" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 180 'read' 'weights_load_14281_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%weights_load_14280_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14280" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 181 'read' 'weights_load_14280_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%weights_load_14279_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14279" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 182 'read' 'weights_load_14279_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%weights_load_14278_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14278" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 183 'read' 'weights_load_14278_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%weights_load_14277_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14277" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 184 'read' 'weights_load_14277_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%weights_load_14276_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14276" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 185 'read' 'weights_load_14276_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%weights_load_14275_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14275" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 186 'read' 'weights_load_14275_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%weights_load_14274_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14274" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 187 'read' 'weights_load_14274_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%weights_load_14273_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14273" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 188 'read' 'weights_load_14273_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%weights_load_14272_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14272" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 189 'read' 'weights_load_14272_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%weights_load_14271_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14271" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 190 'read' 'weights_load_14271_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%weights_load_14270_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14270" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 191 'read' 'weights_load_14270_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%weights_load_14269_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14269" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 192 'read' 'weights_load_14269_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%weights_load_14268_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14268" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 193 'read' 'weights_load_14268_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%weights_load_14267_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14267" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 194 'read' 'weights_load_14267_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%weights_load_14266_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14266" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 195 'read' 'weights_load_14266_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%weights_load_14265_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14265" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 196 'read' 'weights_load_14265_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%weights_load_14264_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14264" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 197 'read' 'weights_load_14264_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%weights_load_14263_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14263" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 198 'read' 'weights_load_14263_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%weights_load_14262_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14262" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 199 'read' 'weights_load_14262_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%weights_load_14261_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14261" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 200 'read' 'weights_load_14261_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%weights_load_14260_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14260" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 201 'read' 'weights_load_14260_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%weights_load_14259_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14259" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 202 'read' 'weights_load_14259_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%weights_load_14258_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14258" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 203 'read' 'weights_load_14258_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%weights_load_14257_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14257" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 204 'read' 'weights_load_14257_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%weights_load_14256_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14256" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 205 'read' 'weights_load_14256_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%weights_load_14255_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14255" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 206 'read' 'weights_load_14255_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%weights_load_14254_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14254" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 207 'read' 'weights_load_14254_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%weights_load_14253_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14253" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 208 'read' 'weights_load_14253_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%weights_load_14252_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14252" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 209 'read' 'weights_load_14252_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%weights_load_14251_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14251" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 210 'read' 'weights_load_14251_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%weights_load_14250_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14250" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 211 'read' 'weights_load_14250_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%weights_load_14249_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14249" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 212 'read' 'weights_load_14249_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%weights_load_14248_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14248" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 213 'read' 'weights_load_14248_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%weights_load_14247_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14247" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 214 'read' 'weights_load_14247_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%weights_load_14246_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14246" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 215 'read' 'weights_load_14246_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%weights_load_14245_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14245" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 216 'read' 'weights_load_14245_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%weights_load_14244_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14244" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 217 'read' 'weights_load_14244_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%weights_load_14243_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14243" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 218 'read' 'weights_load_14243_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%weights_load_14242_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14242" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 219 'read' 'weights_load_14242_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%weights_load_14241_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14241" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 220 'read' 'weights_load_14241_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%weights_load_14240_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14240" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 221 'read' 'weights_load_14240_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%weights_load_14239_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14239" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 222 'read' 'weights_load_14239_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%weights_load_14238_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14238" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 223 'read' 'weights_load_14238_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%weights_load_14237_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14237" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 224 'read' 'weights_load_14237_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%weights_load_14236_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14236" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 225 'read' 'weights_load_14236_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%weights_load_14235_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14235" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 226 'read' 'weights_load_14235_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%weights_load_14234_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14234" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 227 'read' 'weights_load_14234_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%weights_load_14233_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14233" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 228 'read' 'weights_load_14233_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%weights_load_14232_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14232" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 229 'read' 'weights_load_14232_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%weights_load_14231_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14231" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 230 'read' 'weights_load_14231_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%weights_load_14230_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14230" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 231 'read' 'weights_load_14230_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%weights_load_14229_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14229" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 232 'read' 'weights_load_14229_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%weights_load_14228_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14228" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 233 'read' 'weights_load_14228_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%weights_load_14227_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14227" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 234 'read' 'weights_load_14227_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%weights_load_14226_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14226" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 235 'read' 'weights_load_14226_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%weights_load_14225_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14225" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 236 'read' 'weights_load_14225_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%weights_load_14224_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14224" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 237 'read' 'weights_load_14224_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%weights_load_14223_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14223" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 238 'read' 'weights_load_14223_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%weights_load_14222_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14222" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 239 'read' 'weights_load_14222_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%weights_load_14221_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14221" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 240 'read' 'weights_load_14221_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%weights_load_14220_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14220" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 241 'read' 'weights_load_14220_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%weights_load_14219_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14219" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 242 'read' 'weights_load_14219_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%weights_load_14218_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14218" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 243 'read' 'weights_load_14218_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%weights_load_14217_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14217" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 244 'read' 'weights_load_14217_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%weights_load_14216_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14216" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 245 'read' 'weights_load_14216_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%weights_load_14215_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14215" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 246 'read' 'weights_load_14215_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%weights_load_14214_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14214" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 247 'read' 'weights_load_14214_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%weights_load_14213_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14213" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 248 'read' 'weights_load_14213_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%weights_load_14212_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14212" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 249 'read' 'weights_load_14212_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%weights_load_14211_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14211" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 250 'read' 'weights_load_14211_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%weights_load_14210_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14210" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 251 'read' 'weights_load_14210_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%weights_load_14209_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14209" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 252 'read' 'weights_load_14209_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%weights_load_14208_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14208" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 253 'read' 'weights_load_14208_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%weights_load_14207_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14207" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 254 'read' 'weights_load_14207_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%weights_load_14206_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14206" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 255 'read' 'weights_load_14206_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%weights_load_14205_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14205" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 256 'read' 'weights_load_14205_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%weights_load_14204_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14204" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 257 'read' 'weights_load_14204_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%weights_load_14203_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14203" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 258 'read' 'weights_load_14203_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%weights_load_14202_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14202" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 259 'read' 'weights_load_14202_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%weights_load_14201_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14201" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 260 'read' 'weights_load_14201_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%weights_load_14200_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14200" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 261 'read' 'weights_load_14200_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%weights_load_14199_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14199" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 262 'read' 'weights_load_14199_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%weights_load_14198_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14198" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 263 'read' 'weights_load_14198_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%weights_load_14197_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14197" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 264 'read' 'weights_load_14197_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%weights_load_14196_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14196" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 265 'read' 'weights_load_14196_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%weights_load_14195_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14195" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 266 'read' 'weights_load_14195_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%weights_load_14194_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14194" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 267 'read' 'weights_load_14194_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%weights_load_14193_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14193" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 268 'read' 'weights_load_14193_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%weights_load_14192_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14192" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 269 'read' 'weights_load_14192_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%weights_load_14191_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14191" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 270 'read' 'weights_load_14191_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%weights_load_14190_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14190" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 271 'read' 'weights_load_14190_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%weights_load_14189_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14189" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 272 'read' 'weights_load_14189_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%weights_load_14188_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14188" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 273 'read' 'weights_load_14188_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%weights_load_14187_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14187" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 274 'read' 'weights_load_14187_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%weights_load_14186_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14186" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 275 'read' 'weights_load_14186_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%weights_load_14185_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14185" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 276 'read' 'weights_load_14185_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%weights_load_14184_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14184" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 277 'read' 'weights_load_14184_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%weights_load_14183_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14183" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 278 'read' 'weights_load_14183_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%weights_load_14182_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14182" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 279 'read' 'weights_load_14182_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%weights_load_14181_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14181" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 280 'read' 'weights_load_14181_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%weights_load_14180_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14180" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 281 'read' 'weights_load_14180_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%weights_load_14179_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14179" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 282 'read' 'weights_load_14179_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%weights_load_14178_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14178" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 283 'read' 'weights_load_14178_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%weights_load_14177_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14177" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 284 'read' 'weights_load_14177_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%weights_load_14176_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14176" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 285 'read' 'weights_load_14176_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%weights_load_14175_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14175" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 286 'read' 'weights_load_14175_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%weights_load_14174_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14174" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 287 'read' 'weights_load_14174_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%weights_load_14173_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14173" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 288 'read' 'weights_load_14173_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%weights_load_14172_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14172" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 289 'read' 'weights_load_14172_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%weights_load_14171_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14171" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 290 'read' 'weights_load_14171_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%weights_load_14170_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14170" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 291 'read' 'weights_load_14170_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%weights_load_14169_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14169" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 292 'read' 'weights_load_14169_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%weights_load_14168_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14168" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 293 'read' 'weights_load_14168_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%weights_load_14167_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14167" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 294 'read' 'weights_load_14167_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%weights_load_14166_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14166" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 295 'read' 'weights_load_14166_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%weights_load_14165_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14165" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 296 'read' 'weights_load_14165_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%weights_load_14164_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14164" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 297 'read' 'weights_load_14164_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%weights_load_14163_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14163" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 298 'read' 'weights_load_14163_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%weights_load_14162_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14162" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 299 'read' 'weights_load_14162_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%weights_load_14161_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14161" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 300 'read' 'weights_load_14161_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%weights_load_14160_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14160" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 301 'read' 'weights_load_14160_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%weights_load_14159_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14159" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 302 'read' 'weights_load_14159_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%weights_load_14158_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14158" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 303 'read' 'weights_load_14158_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%weights_load_14157_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14157" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 304 'read' 'weights_load_14157_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%weights_load_14156_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14156" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 305 'read' 'weights_load_14156_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%weights_load_14155_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14155" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 306 'read' 'weights_load_14155_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%weights_load_14154_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14154" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 307 'read' 'weights_load_14154_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%weights_load_14153_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14153" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 308 'read' 'weights_load_14153_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%weights_load_14152_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14152" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 309 'read' 'weights_load_14152_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%weights_load_14151_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14151" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 310 'read' 'weights_load_14151_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%weights_load_14150_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14150" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 311 'read' 'weights_load_14150_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%weights_load_14149_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14149" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 312 'read' 'weights_load_14149_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%weights_load_14148_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14148" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 313 'read' 'weights_load_14148_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%weights_load_14147_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14147" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 314 'read' 'weights_load_14147_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%weights_load_14146_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14146" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 315 'read' 'weights_load_14146_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%weights_load_14145_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14145" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 316 'read' 'weights_load_14145_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%weights_load_14144_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14144" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 317 'read' 'weights_load_14144_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%weights_load_14143_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14143" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 318 'read' 'weights_load_14143_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%weights_load_14142_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14142" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 319 'read' 'weights_load_14142_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%weights_load_14141_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14141" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 320 'read' 'weights_load_14141_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%weights_load_14140_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14140" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 321 'read' 'weights_load_14140_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%weights_load_14139_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14139" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 322 'read' 'weights_load_14139_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%weights_load_14138_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14138" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 323 'read' 'weights_load_14138_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%weights_load_14137_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14137" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 324 'read' 'weights_load_14137_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%weights_load_14136_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14136" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 325 'read' 'weights_load_14136_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%weights_load_14135_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14135" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 326 'read' 'weights_load_14135_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%weights_load_14134_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14134" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 327 'read' 'weights_load_14134_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%weights_load_14133_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14133" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 328 'read' 'weights_load_14133_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%weights_load_14132_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14132" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 329 'read' 'weights_load_14132_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%weights_load_14131_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14131" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 330 'read' 'weights_load_14131_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%weights_load_14130_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14130" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 331 'read' 'weights_load_14130_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%weights_load_14129_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14129" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 332 'read' 'weights_load_14129_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%weights_load_14128_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14128" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 333 'read' 'weights_load_14128_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%weights_load_14127_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14127" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 334 'read' 'weights_load_14127_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%weights_load_14126_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14126" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 335 'read' 'weights_load_14126_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%weights_load_14125_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14125" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 336 'read' 'weights_load_14125_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%weights_load_14124_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14124" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 337 'read' 'weights_load_14124_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%weights_load_14123_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14123" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 338 'read' 'weights_load_14123_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%weights_load_14122_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14122" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 339 'read' 'weights_load_14122_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%weights_load_14121_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14121" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 340 'read' 'weights_load_14121_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%weights_load_14120_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14120" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 341 'read' 'weights_load_14120_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%weights_load_14119_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14119" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 342 'read' 'weights_load_14119_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%weights_load_14118_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14118" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 343 'read' 'weights_load_14118_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%weights_load_14117_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14117" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 344 'read' 'weights_load_14117_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%weights_load_14116_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14116" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 345 'read' 'weights_load_14116_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%weights_load_14115_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14115" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 346 'read' 'weights_load_14115_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%weights_load_14114_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14114" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 347 'read' 'weights_load_14114_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%weights_load_14113_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14113" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 348 'read' 'weights_load_14113_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%weights_load_14112_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14112" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 349 'read' 'weights_load_14112_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%weights_load_14111_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14111" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 350 'read' 'weights_load_14111_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%weights_load_14110_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14110" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 351 'read' 'weights_load_14110_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%weights_load_14109_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14109" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 352 'read' 'weights_load_14109_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%weights_load_14108_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14108" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 353 'read' 'weights_load_14108_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%weights_load_14107_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14107" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 354 'read' 'weights_load_14107_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%weights_load_14106_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14106" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 355 'read' 'weights_load_14106_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%weights_load_14105_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14105" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 356 'read' 'weights_load_14105_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%weights_load_14104_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14104" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 357 'read' 'weights_load_14104_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%weights_load_14103_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14103" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 358 'read' 'weights_load_14103_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%weights_load_14102_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14102" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 359 'read' 'weights_load_14102_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%weights_load_14101_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14101" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 360 'read' 'weights_load_14101_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%weights_load_14100_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14100" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 361 'read' 'weights_load_14100_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%weights_load_14099_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14099" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 362 'read' 'weights_load_14099_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%weights_load_14098_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14098" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 363 'read' 'weights_load_14098_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%weights_load_14097_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14097" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 364 'read' 'weights_load_14097_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%weights_load_14096_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14096" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 365 'read' 'weights_load_14096_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%weights_load_14095_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14095" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 366 'read' 'weights_load_14095_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%weights_load_14094_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14094" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 367 'read' 'weights_load_14094_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%weights_load_14093_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14093" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 368 'read' 'weights_load_14093_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%weights_load_14092_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14092" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 369 'read' 'weights_load_14092_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%weights_load_14091_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14091" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 370 'read' 'weights_load_14091_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%weights_load_14090_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14090" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 371 'read' 'weights_load_14090_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%weights_load_14089_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14089" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 372 'read' 'weights_load_14089_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%weights_load_14088_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14088" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 373 'read' 'weights_load_14088_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%weights_load_14087_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14087" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 374 'read' 'weights_load_14087_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%weights_load_14086_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14086" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 375 'read' 'weights_load_14086_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%weights_load_14085_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14085" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 376 'read' 'weights_load_14085_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%weights_load_14084_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14084" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 377 'read' 'weights_load_14084_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "%weights_load_14083_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14083" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 378 'read' 'weights_load_14083_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%weights_load_14082_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14082" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 379 'read' 'weights_load_14082_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "%weights_load_14081_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14081" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 380 'read' 'weights_load_14081_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "%weights_load_14080_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14080" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 381 'read' 'weights_load_14080_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "%weights_load_14079_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14079" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 382 'read' 'weights_load_14079_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 383 [1/1] (0.00ns)   --->   "%weights_load_14078_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14078" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 383 'read' 'weights_load_14078_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%weights_load_14077_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14077" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 384 'read' 'weights_load_14077_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "%weights_load_14076_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14076" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 385 'read' 'weights_load_14076_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%weights_load_14075_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14075" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 386 'read' 'weights_load_14075_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "%weights_load_14074_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14074" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 387 'read' 'weights_load_14074_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "%weights_load_14073_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14073" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 388 'read' 'weights_load_14073_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%weights_load_14072_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14072" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 389 'read' 'weights_load_14072_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%weights_load_14071_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14071" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 390 'read' 'weights_load_14071_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (0.00ns)   --->   "%weights_load_14070_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14070" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 391 'read' 'weights_load_14070_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "%weights_load_14069_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14069" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 392 'read' 'weights_load_14069_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "%weights_load_14068_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14068" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 393 'read' 'weights_load_14068_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (0.00ns)   --->   "%weights_load_14067_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14067" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 394 'read' 'weights_load_14067_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (0.00ns)   --->   "%weights_load_14066_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14066" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 395 'read' 'weights_load_14066_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%weights_load_14065_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14065" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 396 'read' 'weights_load_14065_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (0.00ns)   --->   "%weights_load_14064_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14064" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 397 'read' 'weights_load_14064_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 398 [1/1] (0.00ns)   --->   "%weights_load_14063_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14063" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 398 'read' 'weights_load_14063_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 399 [1/1] (0.00ns)   --->   "%weights_load_14062_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14062" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 399 'read' 'weights_load_14062_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%weights_load_14061_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14061" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 400 'read' 'weights_load_14061_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (0.00ns)   --->   "%weights_load_14060_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14060" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 401 'read' 'weights_load_14060_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "%weights_load_14059_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14059" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 402 'read' 'weights_load_14059_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (0.00ns)   --->   "%weights_load_14058_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14058" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 403 'read' 'weights_load_14058_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 404 [1/1] (0.00ns)   --->   "%weights_load_14057_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14057" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 404 'read' 'weights_load_14057_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 405 [1/1] (0.00ns)   --->   "%weights_load_14056_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14056" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 405 'read' 'weights_load_14056_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "%weights_load_14055_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14055" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 406 'read' 'weights_load_14055_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 407 [1/1] (0.00ns)   --->   "%weights_load_14054_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14054" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 407 'read' 'weights_load_14054_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 408 [1/1] (0.00ns)   --->   "%weights_load_14053_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14053" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 408 'read' 'weights_load_14053_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 409 [1/1] (0.00ns)   --->   "%weights_load_14052_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14052" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 409 'read' 'weights_load_14052_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 410 [1/1] (0.00ns)   --->   "%weights_load_14051_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14051" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 410 'read' 'weights_load_14051_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 411 [1/1] (0.00ns)   --->   "%weights_load_14050_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14050" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 411 'read' 'weights_load_14050_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%weights_load_14049_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14049" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 412 'read' 'weights_load_14049_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (0.00ns)   --->   "%weights_load_14048_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14048" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 413 'read' 'weights_load_14048_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 414 [1/1] (0.00ns)   --->   "%weights_load_14047_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14047" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 414 'read' 'weights_load_14047_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 415 [1/1] (0.00ns)   --->   "%weights_load_14046_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14046" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 415 'read' 'weights_load_14046_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 416 [1/1] (0.00ns)   --->   "%weights_load_14045_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14045" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 416 'read' 'weights_load_14045_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 417 [1/1] (0.00ns)   --->   "%weights_load_14044_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14044" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 417 'read' 'weights_load_14044_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 418 [1/1] (0.00ns)   --->   "%weights_load_14043_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14043" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 418 'read' 'weights_load_14043_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%weights_load_14042_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14042" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 419 'read' 'weights_load_14042_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 420 [1/1] (0.00ns)   --->   "%weights_load_14041_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14041" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 420 'read' 'weights_load_14041_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (0.00ns)   --->   "%weights_load_14040_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14040" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 421 'read' 'weights_load_14040_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 422 [1/1] (0.00ns)   --->   "%weights_load_14039_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14039" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 422 'read' 'weights_load_14039_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "%weights_load_14038_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14038" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 423 'read' 'weights_load_14038_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 424 [1/1] (0.00ns)   --->   "%weights_load_14037_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14037" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 424 'read' 'weights_load_14037_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 425 [1/1] (0.00ns)   --->   "%weights_load_14036_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14036" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 425 'read' 'weights_load_14036_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 426 [1/1] (0.00ns)   --->   "%weights_load_14035_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14035" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 426 'read' 'weights_load_14035_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 427 [1/1] (0.00ns)   --->   "%weights_load_14034_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14034" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 427 'read' 'weights_load_14034_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 428 [1/1] (0.00ns)   --->   "%weights_load_14033_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14033" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 428 'read' 'weights_load_14033_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 429 [1/1] (0.00ns)   --->   "%weights_load_14032_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14032" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 429 'read' 'weights_load_14032_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 430 [1/1] (0.00ns)   --->   "%weights_load_14031_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14031" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 430 'read' 'weights_load_14031_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 431 [1/1] (0.00ns)   --->   "%weights_load_14030_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14030" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 431 'read' 'weights_load_14030_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 432 [1/1] (0.00ns)   --->   "%weights_load_14029_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14029" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 432 'read' 'weights_load_14029_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 433 [1/1] (0.00ns)   --->   "%weights_load_14028_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14028" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 433 'read' 'weights_load_14028_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 434 [1/1] (0.00ns)   --->   "%weights_load_14027_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14027" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 434 'read' 'weights_load_14027_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 435 [1/1] (0.00ns)   --->   "%weights_load_14026_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14026" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 435 'read' 'weights_load_14026_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 436 [1/1] (0.00ns)   --->   "%weights_load_14025_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14025" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 436 'read' 'weights_load_14025_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 437 [1/1] (0.00ns)   --->   "%weights_load_14024_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14024" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 437 'read' 'weights_load_14024_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 438 [1/1] (0.00ns)   --->   "%weights_load_14023_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14023" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 438 'read' 'weights_load_14023_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 439 [1/1] (0.00ns)   --->   "%weights_load_14022_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14022" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 439 'read' 'weights_load_14022_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 440 [1/1] (0.00ns)   --->   "%weights_load_14021_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14021" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 440 'read' 'weights_load_14021_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 441 [1/1] (0.00ns)   --->   "%weights_load_14020_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14020" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 441 'read' 'weights_load_14020_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 442 [1/1] (0.00ns)   --->   "%weights_load_14019_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14019" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 442 'read' 'weights_load_14019_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 443 [1/1] (0.00ns)   --->   "%weights_load_14018_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14018" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 443 'read' 'weights_load_14018_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 444 [1/1] (0.00ns)   --->   "%weights_load_14017_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14017" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 444 'read' 'weights_load_14017_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 445 [1/1] (0.00ns)   --->   "%weights_load_14016_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14016" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 445 'read' 'weights_load_14016_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 446 [1/1] (0.00ns)   --->   "%weights_load_14015_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14015" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 446 'read' 'weights_load_14015_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 447 [1/1] (0.00ns)   --->   "%weights_load_14014_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14014" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 447 'read' 'weights_load_14014_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 448 [1/1] (0.00ns)   --->   "%weights_load_14013_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14013" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 448 'read' 'weights_load_14013_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 449 [1/1] (0.00ns)   --->   "%weights_load_14012_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14012" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 449 'read' 'weights_load_14012_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 450 [1/1] (0.00ns)   --->   "%weights_load_14011_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14011" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 450 'read' 'weights_load_14011_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 451 [1/1] (0.00ns)   --->   "%weights_load_14010_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14010" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 451 'read' 'weights_load_14010_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 452 [1/1] (0.00ns)   --->   "%weights_load_14009_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14009" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 452 'read' 'weights_load_14009_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 453 [1/1] (0.00ns)   --->   "%weights_load_14008_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14008" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 453 'read' 'weights_load_14008_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 454 [1/1] (0.00ns)   --->   "%weights_load_14007_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14007" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 454 'read' 'weights_load_14007_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 455 [1/1] (0.00ns)   --->   "%weights_load_14006_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14006" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 455 'read' 'weights_load_14006_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 456 [1/1] (0.00ns)   --->   "%weights_load_14005_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14005" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 456 'read' 'weights_load_14005_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 457 [1/1] (0.00ns)   --->   "%weights_load_14004_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14004" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 457 'read' 'weights_load_14004_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 458 [1/1] (0.00ns)   --->   "%weights_load_14003_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14003" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 458 'read' 'weights_load_14003_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 459 [1/1] (0.00ns)   --->   "%weights_load_14002_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14002" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 459 'read' 'weights_load_14002_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 460 [1/1] (0.00ns)   --->   "%weights_load_14001_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14001" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 460 'read' 'weights_load_14001_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 461 [1/1] (0.00ns)   --->   "%weights_load_14000_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_14000" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 461 'read' 'weights_load_14000_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 462 [1/1] (0.00ns)   --->   "%weights_load_13999_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13999" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 462 'read' 'weights_load_13999_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 463 [1/1] (0.00ns)   --->   "%weights_load_13998_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13998" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 463 'read' 'weights_load_13998_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 464 [1/1] (0.00ns)   --->   "%weights_load_13997_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13997" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 464 'read' 'weights_load_13997_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 465 [1/1] (0.00ns)   --->   "%weights_load_13996_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13996" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 465 'read' 'weights_load_13996_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 466 [1/1] (0.00ns)   --->   "%weights_load_13995_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13995" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 466 'read' 'weights_load_13995_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 467 [1/1] (0.00ns)   --->   "%weights_load_13994_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13994" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 467 'read' 'weights_load_13994_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 468 [1/1] (0.00ns)   --->   "%weights_load_13993_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13993" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 468 'read' 'weights_load_13993_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 469 [1/1] (0.00ns)   --->   "%weights_load_13992_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13992" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 469 'read' 'weights_load_13992_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 470 [1/1] (0.00ns)   --->   "%weights_load_13991_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13991" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 470 'read' 'weights_load_13991_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 471 [1/1] (0.00ns)   --->   "%weights_load_13990_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13990" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 471 'read' 'weights_load_13990_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 472 [1/1] (0.00ns)   --->   "%weights_load_13989_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13989" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 472 'read' 'weights_load_13989_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 473 [1/1] (0.00ns)   --->   "%weights_load_13988_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13988" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 473 'read' 'weights_load_13988_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 474 [1/1] (0.00ns)   --->   "%weights_load_13987_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13987" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 474 'read' 'weights_load_13987_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 475 [1/1] (0.00ns)   --->   "%weights_load_13986_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13986" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 475 'read' 'weights_load_13986_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 476 [1/1] (0.00ns)   --->   "%weights_load_13985_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13985" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 476 'read' 'weights_load_13985_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 477 [1/1] (0.00ns)   --->   "%weights_load_13984_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13984" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 477 'read' 'weights_load_13984_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 478 [1/1] (0.00ns)   --->   "%weights_load_13983_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13983" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 478 'read' 'weights_load_13983_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 479 [1/1] (0.00ns)   --->   "%weights_load_13982_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13982" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 479 'read' 'weights_load_13982_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 480 [1/1] (0.00ns)   --->   "%weights_load_13981_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13981" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 480 'read' 'weights_load_13981_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 481 [1/1] (0.00ns)   --->   "%weights_load_13980_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13980" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 481 'read' 'weights_load_13980_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 482 [1/1] (0.00ns)   --->   "%weights_load_13979_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13979" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 482 'read' 'weights_load_13979_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 483 [1/1] (0.00ns)   --->   "%weights_load_13978_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13978" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 483 'read' 'weights_load_13978_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 484 [1/1] (0.00ns)   --->   "%weights_load_13977_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13977" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 484 'read' 'weights_load_13977_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 485 [1/1] (0.00ns)   --->   "%weights_load_13976_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13976" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 485 'read' 'weights_load_13976_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 486 [1/1] (0.00ns)   --->   "%weights_load_13975_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13975" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 486 'read' 'weights_load_13975_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 487 [1/1] (0.00ns)   --->   "%weights_load_13974_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13974" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 487 'read' 'weights_load_13974_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 488 [1/1] (0.00ns)   --->   "%weights_load_13973_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13973" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 488 'read' 'weights_load_13973_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 489 [1/1] (0.00ns)   --->   "%weights_load_13972_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13972" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 489 'read' 'weights_load_13972_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 490 [1/1] (0.00ns)   --->   "%weights_load_13971_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13971" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 490 'read' 'weights_load_13971_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 491 [1/1] (0.00ns)   --->   "%weights_load_13970_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13970" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 491 'read' 'weights_load_13970_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 492 [1/1] (0.00ns)   --->   "%weights_load_13969_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13969" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 492 'read' 'weights_load_13969_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 493 [1/1] (0.00ns)   --->   "%weights_load_13968_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13968" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 493 'read' 'weights_load_13968_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 494 [1/1] (0.00ns)   --->   "%weights_load_13967_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13967" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 494 'read' 'weights_load_13967_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 495 [1/1] (0.00ns)   --->   "%weights_load_13966_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13966" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 495 'read' 'weights_load_13966_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 496 [1/1] (0.00ns)   --->   "%weights_load_13965_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13965" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 496 'read' 'weights_load_13965_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 497 [1/1] (0.00ns)   --->   "%weights_load_13964_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13964" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 497 'read' 'weights_load_13964_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 498 [1/1] (0.00ns)   --->   "%weights_load_13963_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13963" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 498 'read' 'weights_load_13963_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 499 [1/1] (0.00ns)   --->   "%weights_load_13962_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13962" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 499 'read' 'weights_load_13962_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 500 [1/1] (0.00ns)   --->   "%weights_load_13961_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13961" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 500 'read' 'weights_load_13961_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 501 [1/1] (0.00ns)   --->   "%weights_load_13960_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13960" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 501 'read' 'weights_load_13960_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 502 [1/1] (0.00ns)   --->   "%weights_load_13959_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13959" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 502 'read' 'weights_load_13959_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 503 [1/1] (0.00ns)   --->   "%weights_load_13958_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13958" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 503 'read' 'weights_load_13958_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 504 [1/1] (0.00ns)   --->   "%weights_load_13957_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13957" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 504 'read' 'weights_load_13957_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 505 [1/1] (0.00ns)   --->   "%weights_load_13956_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13956" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 505 'read' 'weights_load_13956_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 506 [1/1] (0.00ns)   --->   "%weights_load_13955_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13955" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 506 'read' 'weights_load_13955_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 507 [1/1] (0.00ns)   --->   "%weights_load_13954_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13954" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 507 'read' 'weights_load_13954_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 508 [1/1] (0.00ns)   --->   "%weights_load_13953_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13953" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 508 'read' 'weights_load_13953_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 509 [1/1] (0.00ns)   --->   "%weights_load_13952_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13952" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 509 'read' 'weights_load_13952_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 510 [1/1] (0.00ns)   --->   "%weights_load_13951_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13951" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 510 'read' 'weights_load_13951_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 511 [1/1] (0.00ns)   --->   "%weights_load_13950_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13950" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 511 'read' 'weights_load_13950_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 512 [1/1] (0.00ns)   --->   "%weights_load_13949_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13949" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 512 'read' 'weights_load_13949_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 513 [1/1] (0.00ns)   --->   "%weights_load_13948_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13948" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 513 'read' 'weights_load_13948_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 514 [1/1] (0.00ns)   --->   "%weights_load_13947_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13947" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 514 'read' 'weights_load_13947_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 515 [1/1] (0.00ns)   --->   "%weights_load_13946_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13946" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 515 'read' 'weights_load_13946_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 516 [1/1] (0.00ns)   --->   "%weights_load_13945_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13945" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 516 'read' 'weights_load_13945_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 517 [1/1] (0.00ns)   --->   "%weights_load_13944_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13944" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 517 'read' 'weights_load_13944_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 518 [1/1] (0.00ns)   --->   "%weights_load_13943_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13943" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 518 'read' 'weights_load_13943_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 519 [1/1] (0.00ns)   --->   "%weights_load_13942_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13942" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 519 'read' 'weights_load_13942_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 520 [1/1] (0.00ns)   --->   "%weights_load_13941_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13941" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 520 'read' 'weights_load_13941_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 521 [1/1] (0.00ns)   --->   "%weights_load_13940_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13940" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 521 'read' 'weights_load_13940_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 522 [1/1] (0.00ns)   --->   "%weights_load_13939_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13939" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 522 'read' 'weights_load_13939_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 523 [1/1] (0.00ns)   --->   "%weights_load_13938_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13938" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 523 'read' 'weights_load_13938_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 524 [1/1] (0.00ns)   --->   "%weights_load_13937_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13937" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 524 'read' 'weights_load_13937_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 525 [1/1] (0.00ns)   --->   "%weights_load_13936_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13936" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 525 'read' 'weights_load_13936_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 526 [1/1] (0.00ns)   --->   "%weights_load_13935_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13935" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 526 'read' 'weights_load_13935_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 527 [1/1] (0.00ns)   --->   "%weights_load_13934_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13934" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 527 'read' 'weights_load_13934_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 528 [1/1] (0.00ns)   --->   "%weights_load_13933_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13933" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 528 'read' 'weights_load_13933_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 529 [1/1] (0.00ns)   --->   "%weights_load_13932_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13932" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 529 'read' 'weights_load_13932_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 530 [1/1] (0.00ns)   --->   "%weights_load_13931_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13931" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 530 'read' 'weights_load_13931_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 531 [1/1] (0.00ns)   --->   "%weights_load_13930_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13930" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 531 'read' 'weights_load_13930_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 532 [1/1] (0.00ns)   --->   "%weights_load_13929_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13929" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 532 'read' 'weights_load_13929_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 533 [1/1] (0.00ns)   --->   "%weights_load_13928_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13928" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 533 'read' 'weights_load_13928_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 534 [1/1] (0.00ns)   --->   "%weights_load_13927_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13927" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 534 'read' 'weights_load_13927_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 535 [1/1] (0.00ns)   --->   "%weights_load_13926_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13926" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 535 'read' 'weights_load_13926_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 536 [1/1] (0.00ns)   --->   "%weights_load_13925_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13925" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 536 'read' 'weights_load_13925_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 537 [1/1] (0.00ns)   --->   "%weights_load_13924_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13924" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 537 'read' 'weights_load_13924_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 538 [1/1] (0.00ns)   --->   "%weights_load_13923_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13923" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 538 'read' 'weights_load_13923_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 539 [1/1] (0.00ns)   --->   "%weights_load_13922_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13922" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 539 'read' 'weights_load_13922_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 540 [1/1] (0.00ns)   --->   "%weights_load_13921_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13921" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 540 'read' 'weights_load_13921_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 541 [1/1] (0.00ns)   --->   "%weights_load_13920_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13920" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 541 'read' 'weights_load_13920_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 542 [1/1] (0.00ns)   --->   "%weights_load_13919_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13919" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 542 'read' 'weights_load_13919_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 543 [1/1] (0.00ns)   --->   "%weights_load_13918_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13918" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 543 'read' 'weights_load_13918_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 544 [1/1] (0.00ns)   --->   "%weights_load_13917_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13917" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 544 'read' 'weights_load_13917_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 545 [1/1] (0.00ns)   --->   "%weights_load_13916_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13916" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 545 'read' 'weights_load_13916_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 546 [1/1] (0.00ns)   --->   "%weights_load_13915_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13915" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 546 'read' 'weights_load_13915_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 547 [1/1] (0.00ns)   --->   "%weights_load_13914_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13914" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 547 'read' 'weights_load_13914_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 548 [1/1] (0.00ns)   --->   "%weights_load_13913_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13913" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 548 'read' 'weights_load_13913_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 549 [1/1] (0.00ns)   --->   "%weights_load_13912_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13912" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 549 'read' 'weights_load_13912_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 550 [1/1] (0.00ns)   --->   "%weights_load_13911_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13911" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 550 'read' 'weights_load_13911_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 551 [1/1] (0.00ns)   --->   "%weights_load_13910_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13910" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 551 'read' 'weights_load_13910_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 552 [1/1] (0.00ns)   --->   "%weights_load_13909_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13909" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 552 'read' 'weights_load_13909_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 553 [1/1] (0.00ns)   --->   "%weights_load_13908_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13908" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 553 'read' 'weights_load_13908_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 554 [1/1] (0.00ns)   --->   "%weights_load_13907_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13907" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 554 'read' 'weights_load_13907_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 555 [1/1] (0.00ns)   --->   "%weights_load_13906_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13906" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 555 'read' 'weights_load_13906_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 556 [1/1] (0.00ns)   --->   "%weights_load_13905_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13905" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 556 'read' 'weights_load_13905_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 557 [1/1] (0.00ns)   --->   "%weights_load_13904_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13904" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 557 'read' 'weights_load_13904_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 558 [1/1] (0.00ns)   --->   "%weights_load_13903_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13903" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 558 'read' 'weights_load_13903_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 559 [1/1] (0.00ns)   --->   "%weights_load_13902_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13902" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 559 'read' 'weights_load_13902_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 560 [1/1] (0.00ns)   --->   "%weights_load_13901_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13901" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 560 'read' 'weights_load_13901_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 561 [1/1] (0.00ns)   --->   "%weights_load_13900_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13900" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 561 'read' 'weights_load_13900_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 562 [1/1] (0.00ns)   --->   "%weights_load_13899_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13899" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 562 'read' 'weights_load_13899_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 563 [1/1] (0.00ns)   --->   "%weights_load_13898_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13898" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 563 'read' 'weights_load_13898_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 564 [1/1] (0.00ns)   --->   "%weights_load_13897_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13897" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 564 'read' 'weights_load_13897_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 565 [1/1] (0.00ns)   --->   "%weights_load_13896_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13896" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 565 'read' 'weights_load_13896_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 566 [1/1] (0.00ns)   --->   "%weights_load_13895_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13895" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 566 'read' 'weights_load_13895_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 567 [1/1] (0.00ns)   --->   "%weights_load_13894_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13894" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 567 'read' 'weights_load_13894_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 568 [1/1] (0.00ns)   --->   "%weights_load_13893_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13893" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 568 'read' 'weights_load_13893_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 569 [1/1] (0.00ns)   --->   "%weights_load_13892_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13892" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 569 'read' 'weights_load_13892_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 570 [1/1] (0.00ns)   --->   "%weights_load_13891_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13891" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 570 'read' 'weights_load_13891_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 571 [1/1] (0.00ns)   --->   "%weights_load_13890_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13890" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 571 'read' 'weights_load_13890_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 572 [1/1] (0.00ns)   --->   "%weights_load_13889_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13889" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 572 'read' 'weights_load_13889_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 573 [1/1] (0.00ns)   --->   "%weights_load_13888_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13888" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 573 'read' 'weights_load_13888_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 574 [1/1] (0.00ns)   --->   "%weights_load_13887_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13887" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 574 'read' 'weights_load_13887_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 575 [1/1] (0.00ns)   --->   "%weights_load_13886_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13886" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 575 'read' 'weights_load_13886_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 576 [1/1] (0.00ns)   --->   "%weights_load_13885_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13885" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 576 'read' 'weights_load_13885_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 577 [1/1] (0.00ns)   --->   "%weights_load_13884_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13884" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 577 'read' 'weights_load_13884_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 578 [1/1] (0.00ns)   --->   "%weights_load_13883_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13883" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 578 'read' 'weights_load_13883_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 579 [1/1] (0.00ns)   --->   "%weights_load_13882_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13882" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 579 'read' 'weights_load_13882_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 580 [1/1] (0.00ns)   --->   "%weights_load_13881_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13881" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 580 'read' 'weights_load_13881_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 581 [1/1] (0.00ns)   --->   "%weights_load_13880_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13880" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 581 'read' 'weights_load_13880_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 582 [1/1] (0.00ns)   --->   "%weights_load_13879_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13879" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 582 'read' 'weights_load_13879_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 583 [1/1] (0.00ns)   --->   "%weights_load_13878_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13878" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 583 'read' 'weights_load_13878_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 584 [1/1] (0.00ns)   --->   "%weights_load_13877_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13877" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 584 'read' 'weights_load_13877_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 585 [1/1] (0.00ns)   --->   "%weights_load_13876_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13876" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 585 'read' 'weights_load_13876_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 586 [1/1] (0.00ns)   --->   "%weights_load_13875_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13875" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 586 'read' 'weights_load_13875_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 587 [1/1] (0.00ns)   --->   "%weights_load_13874_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13874" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 587 'read' 'weights_load_13874_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 588 [1/1] (0.00ns)   --->   "%weights_load_13873_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13873" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 588 'read' 'weights_load_13873_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 589 [1/1] (0.00ns)   --->   "%weights_load_13872_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13872" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 589 'read' 'weights_load_13872_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 590 [1/1] (0.00ns)   --->   "%weights_load_13871_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13871" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 590 'read' 'weights_load_13871_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 591 [1/1] (0.00ns)   --->   "%weights_load_13870_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13870" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 591 'read' 'weights_load_13870_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 592 [1/1] (0.00ns)   --->   "%weights_load_13869_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13869" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 592 'read' 'weights_load_13869_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 593 [1/1] (0.00ns)   --->   "%weights_load_13868_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13868" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 593 'read' 'weights_load_13868_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 594 [1/1] (0.00ns)   --->   "%weights_load_13867_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13867" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 594 'read' 'weights_load_13867_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 595 [1/1] (0.00ns)   --->   "%weights_load_13866_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13866" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 595 'read' 'weights_load_13866_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 596 [1/1] (0.00ns)   --->   "%weights_load_13865_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13865" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 596 'read' 'weights_load_13865_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 597 [1/1] (0.00ns)   --->   "%weights_load_13864_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13864" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 597 'read' 'weights_load_13864_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 598 [1/1] (0.00ns)   --->   "%weights_load_13863_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13863" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 598 'read' 'weights_load_13863_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 599 [1/1] (0.00ns)   --->   "%weights_load_13862_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13862" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 599 'read' 'weights_load_13862_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 600 [1/1] (0.00ns)   --->   "%weights_load_13861_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13861" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 600 'read' 'weights_load_13861_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 601 [1/1] (0.00ns)   --->   "%weights_load_13860_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13860" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 601 'read' 'weights_load_13860_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 602 [1/1] (0.00ns)   --->   "%weights_load_13859_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13859" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 602 'read' 'weights_load_13859_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 603 [1/1] (0.00ns)   --->   "%weights_load_13858_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13858" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 603 'read' 'weights_load_13858_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 604 [1/1] (0.00ns)   --->   "%weights_load_13857_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13857" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 604 'read' 'weights_load_13857_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 605 [1/1] (0.00ns)   --->   "%weights_load_13856_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13856" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 605 'read' 'weights_load_13856_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 606 [1/1] (0.00ns)   --->   "%weights_load_13855_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13855" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 606 'read' 'weights_load_13855_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 607 [1/1] (0.00ns)   --->   "%weights_load_13854_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13854" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 607 'read' 'weights_load_13854_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 608 [1/1] (0.00ns)   --->   "%weights_load_13853_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13853" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 608 'read' 'weights_load_13853_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 609 [1/1] (0.00ns)   --->   "%weights_load_13852_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13852" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 609 'read' 'weights_load_13852_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 610 [1/1] (0.00ns)   --->   "%weights_load_13851_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13851" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 610 'read' 'weights_load_13851_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 611 [1/1] (0.00ns)   --->   "%weights_load_13850_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13850" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 611 'read' 'weights_load_13850_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 612 [1/1] (0.00ns)   --->   "%weights_load_13849_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13849" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 612 'read' 'weights_load_13849_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 613 [1/1] (0.00ns)   --->   "%weights_load_13848_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13848" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 613 'read' 'weights_load_13848_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 614 [1/1] (0.00ns)   --->   "%weights_load_13847_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13847" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 614 'read' 'weights_load_13847_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 615 [1/1] (0.00ns)   --->   "%weights_load_13846_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13846" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 615 'read' 'weights_load_13846_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 616 [1/1] (0.00ns)   --->   "%weights_load_13845_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13845" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 616 'read' 'weights_load_13845_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 617 [1/1] (0.00ns)   --->   "%weights_load_13844_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13844" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 617 'read' 'weights_load_13844_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 618 [1/1] (0.00ns)   --->   "%weights_load_13843_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13843" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 618 'read' 'weights_load_13843_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 619 [1/1] (0.00ns)   --->   "%weights_load_13842_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13842" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 619 'read' 'weights_load_13842_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 620 [1/1] (0.00ns)   --->   "%weights_load_13841_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13841" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 620 'read' 'weights_load_13841_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 621 [1/1] (0.00ns)   --->   "%weights_load_13840_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13840" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 621 'read' 'weights_load_13840_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 622 [1/1] (0.00ns)   --->   "%weights_load_13839_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13839" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 622 'read' 'weights_load_13839_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 623 [1/1] (0.00ns)   --->   "%weights_load_13838_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13838" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 623 'read' 'weights_load_13838_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 624 [1/1] (0.00ns)   --->   "%weights_load_13837_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13837" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 624 'read' 'weights_load_13837_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 625 [1/1] (0.00ns)   --->   "%weights_load_13836_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13836" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 625 'read' 'weights_load_13836_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 626 [1/1] (0.00ns)   --->   "%weights_load_13835_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13835" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 626 'read' 'weights_load_13835_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 627 [1/1] (0.00ns)   --->   "%weights_load_13834_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13834" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 627 'read' 'weights_load_13834_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 628 [1/1] (0.00ns)   --->   "%weights_load_13833_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13833" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 628 'read' 'weights_load_13833_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 629 [1/1] (0.00ns)   --->   "%weights_load_13832_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13832" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 629 'read' 'weights_load_13832_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 630 [1/1] (0.00ns)   --->   "%weights_load_13831_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13831" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 630 'read' 'weights_load_13831_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 631 [1/1] (0.00ns)   --->   "%weights_load_13830_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13830" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 631 'read' 'weights_load_13830_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 632 [1/1] (0.00ns)   --->   "%weights_load_13829_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13829" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 632 'read' 'weights_load_13829_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 633 [1/1] (0.00ns)   --->   "%weights_load_13828_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13828" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 633 'read' 'weights_load_13828_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 634 [1/1] (0.00ns)   --->   "%weights_load_13827_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13827" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 634 'read' 'weights_load_13827_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 635 [1/1] (0.00ns)   --->   "%weights_load_13826_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13826" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 635 'read' 'weights_load_13826_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 636 [1/1] (0.00ns)   --->   "%weights_load_13825_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13825" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 636 'read' 'weights_load_13825_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 637 [1/1] (0.00ns)   --->   "%weights_load_13824_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13824" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 637 'read' 'weights_load_13824_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 638 [1/1] (0.00ns)   --->   "%weights_load_13823_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13823" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 638 'read' 'weights_load_13823_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 639 [1/1] (0.00ns)   --->   "%weights_load_13822_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13822" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 639 'read' 'weights_load_13822_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 640 [1/1] (0.00ns)   --->   "%weights_load_13821_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13821" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 640 'read' 'weights_load_13821_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 641 [1/1] (0.00ns)   --->   "%weights_load_13820_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13820" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 641 'read' 'weights_load_13820_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 642 [1/1] (0.00ns)   --->   "%weights_load_13819_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13819" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 642 'read' 'weights_load_13819_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 643 [1/1] (0.00ns)   --->   "%weights_load_13818_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13818" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 643 'read' 'weights_load_13818_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 644 [1/1] (0.00ns)   --->   "%weights_load_13817_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13817" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 644 'read' 'weights_load_13817_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 645 [1/1] (0.00ns)   --->   "%weights_load_13816_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13816" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 645 'read' 'weights_load_13816_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 646 [1/1] (0.00ns)   --->   "%weights_load_13815_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13815" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 646 'read' 'weights_load_13815_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 647 [1/1] (0.00ns)   --->   "%weights_load_13814_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13814" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 647 'read' 'weights_load_13814_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 648 [1/1] (0.00ns)   --->   "%weights_load_13813_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13813" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 648 'read' 'weights_load_13813_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 649 [1/1] (0.00ns)   --->   "%weights_load_13812_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13812" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 649 'read' 'weights_load_13812_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 650 [1/1] (0.00ns)   --->   "%weights_load_13811_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13811" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 650 'read' 'weights_load_13811_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 651 [1/1] (0.00ns)   --->   "%weights_load_13810_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13810" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 651 'read' 'weights_load_13810_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 652 [1/1] (0.00ns)   --->   "%weights_load_13809_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13809" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 652 'read' 'weights_load_13809_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 653 [1/1] (0.00ns)   --->   "%weights_load_13808_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13808" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 653 'read' 'weights_load_13808_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 654 [1/1] (0.00ns)   --->   "%weights_load_13807_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13807" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 654 'read' 'weights_load_13807_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 655 [1/1] (0.00ns)   --->   "%weights_load_13806_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13806" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 655 'read' 'weights_load_13806_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 656 [1/1] (0.00ns)   --->   "%weights_load_13805_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13805" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 656 'read' 'weights_load_13805_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 657 [1/1] (0.00ns)   --->   "%weights_load_13804_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13804" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 657 'read' 'weights_load_13804_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 658 [1/1] (0.00ns)   --->   "%weights_load_13803_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13803" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 658 'read' 'weights_load_13803_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 659 [1/1] (0.00ns)   --->   "%weights_load_13802_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13802" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 659 'read' 'weights_load_13802_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 660 [1/1] (0.00ns)   --->   "%weights_load_13801_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load_13801" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 660 'read' 'weights_load_13801_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 661 [1/1] (0.00ns)   --->   "%weights_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_load" [forward_prop/src/forward_prop.cpp:271]   --->   Operation 661 'read' 'weights_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 662 [1/1] (0.46ns)   --->   "%store_ln0 = store i8 0, i8 %input_counter_012"   --->   Operation 662 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 663 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.63.2"   --->   Operation 663 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 664 [1/1] (0.00ns)   --->   "%input_counter = load i8 %input_counter_012" [forward_prop/src/forward_prop.cpp:275]   --->   Operation 664 'load' 'input_counter' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 665 [1/1] (0.70ns)   --->   "%icmp_ln275 = icmp_eq  i8 %input_counter, i8 196" [forward_prop/src/forward_prop.cpp:275]   --->   Operation 665 'icmp' 'icmp_ln275' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 666 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 196, i64 196, i64 196"   --->   Operation 666 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 667 [1/1] (0.87ns)   --->   "%input_counter_40 = add i8 %input_counter, i8 1" [forward_prop/src/forward_prop.cpp:275]   --->   Operation 667 'add' 'input_counter_40' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 668 [1/1] (0.00ns)   --->   "%br_ln275 = br i1 %icmp_ln275, void %for.inc.63.2.split, void %for.end31.exitStub" [forward_prop/src/forward_prop.cpp:275]   --->   Operation 668 'br' 'br_ln275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 669 [1/1] (0.46ns)   --->   "%store_ln275 = store i8 %input_counter_40, i8 %input_counter_012" [forward_prop/src/forward_prop.cpp:275]   --->   Operation 669 'store' 'store_ln275' <Predicate = (!icmp_ln275)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 2.10>
ST_2 : Operation 670 [1/1] (2.10ns)   --->   "%conv2d_64_padded_window_stream_15_read = read i288 @_ssdm_op_Read.ap_fifo.volatile.i288P0A, i288 %conv2d_64_padded_window_stream_15" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 670 'read' 'conv2d_64_padded_window_stream_15_read' <Predicate = (!icmp_ln275)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 288> <Depth = 3> <FIFO>
ST_2 : Operation 671 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i288 %conv2d_64_padded_window_stream_15_read" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 671 'trunc' 'trunc_ln145' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_2 : Operation 672 [1/1] (0.00ns)   --->   "%trunc_ln145_s = partselect i32 @_ssdm_op_PartSelect.i32.i288.i32.i32, i288 %conv2d_64_padded_window_stream_15_read, i32 32, i32 63" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 672 'partselect' 'trunc_ln145_s' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_2 : Operation 673 [1/1] (0.00ns)   --->   "%trunc_ln145_186 = partselect i32 @_ssdm_op_PartSelect.i32.i288.i32.i32, i288 %conv2d_64_padded_window_stream_15_read, i32 64, i32 95" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 673 'partselect' 'trunc_ln145_186' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_2 : Operation 674 [1/1] (0.00ns)   --->   "%trunc_ln145_187 = partselect i32 @_ssdm_op_PartSelect.i32.i288.i32.i32, i288 %conv2d_64_padded_window_stream_15_read, i32 96, i32 127" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 674 'partselect' 'trunc_ln145_187' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_2 : Operation 675 [1/1] (0.00ns)   --->   "%trunc_ln145_188 = partselect i32 @_ssdm_op_PartSelect.i32.i288.i32.i32, i288 %conv2d_64_padded_window_stream_15_read, i32 128, i32 159" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 675 'partselect' 'trunc_ln145_188' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_2 : Operation 676 [1/1] (0.00ns)   --->   "%trunc_ln145_189 = partselect i32 @_ssdm_op_PartSelect.i32.i288.i32.i32, i288 %conv2d_64_padded_window_stream_15_read, i32 160, i32 191" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 676 'partselect' 'trunc_ln145_189' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_2 : Operation 677 [1/1] (0.00ns)   --->   "%trunc_ln145_190 = partselect i32 @_ssdm_op_PartSelect.i32.i288.i32.i32, i288 %conv2d_64_padded_window_stream_15_read, i32 192, i32 223" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 677 'partselect' 'trunc_ln145_190' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_2 : Operation 678 [1/1] (0.00ns)   --->   "%trunc_ln145_191 = partselect i32 @_ssdm_op_PartSelect.i32.i288.i32.i32, i288 %conv2d_64_padded_window_stream_15_read, i32 224, i32 255" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 678 'partselect' 'trunc_ln145_191' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_2 : Operation 679 [1/1] (0.00ns)   --->   "%trunc_ln145_192 = partselect i32 @_ssdm_op_PartSelect.i32.i288.i32.i32, i288 %conv2d_64_padded_window_stream_15_read, i32 256, i32 287" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 679 'partselect' 'trunc_ln145_192' <Predicate = (!icmp_ln275)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.91>
ST_3 : Operation 680 [1/1] (0.00ns)   --->   "%temp_window_elements = bitcast i32 %trunc_ln145" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 680 'bitcast' 'temp_window_elements' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_3 : Operation 681 [1/1] (0.00ns)   --->   "%temp_window_elements_31 = bitcast i32 %trunc_ln145_s" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 681 'bitcast' 'temp_window_elements_31' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_3 : Operation 682 [1/1] (0.00ns)   --->   "%bitcast_ln145_203 = bitcast i32 %trunc_ln145_186" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 682 'bitcast' 'bitcast_ln145_203' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_3 : Operation 683 [1/1] (0.00ns)   --->   "%bitcast_ln145_208 = bitcast i32 %trunc_ln145_191" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 683 'bitcast' 'bitcast_ln145_208' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_3 : Operation 684 [1/1] (0.00ns)   --->   "%bitcast_ln145_209 = bitcast i32 %trunc_ln145_192" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 684 'bitcast' 'bitcast_ln145_209' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_3 : Operation 685 [2/2] (5.91ns)   --->   "%temp_sum = fmul i32 %weights_load_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 685 'fmul' 'temp_sum' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 686 [2/2] (5.91ns)   --->   "%mul21_s = fmul i32 %weights_load_13801_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 686 'fmul' 'mul21_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 687 [2/2] (5.91ns)   --->   "%mul21_52 = fmul i32 %weights_load_13802_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 687 'fmul' 'mul21_52' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 688 [2/2] (5.91ns)   --->   "%mul21_2652_1 = fmul i32 %weights_load_13807_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 688 'fmul' 'mul21_2652_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 689 [2/2] (5.91ns)   --->   "%mul21_2652_2 = fmul i32 %weights_load_13808_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 689 'fmul' 'mul21_2652_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 690 [2/2] (5.91ns)   --->   "%mul21_1_2_1 = fmul i32 %weights_load_13816_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 690 'fmul' 'mul21_1_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 691 [2/2] (5.91ns)   --->   "%mul21_1_2_2 = fmul i32 %weights_load_13817_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 691 'fmul' 'mul21_1_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 692 [2/2] (5.91ns)   --->   "%mul21_2_2_1 = fmul i32 %weights_load_13825_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 692 'fmul' 'mul21_2_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 693 [2/2] (5.91ns)   --->   "%mul21_2_2_2 = fmul i32 %weights_load_13826_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 693 'fmul' 'mul21_2_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.91>
ST_4 : Operation 694 [1/1] (0.00ns)   --->   "%bitcast_ln145_204 = bitcast i32 %trunc_ln145_187" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 694 'bitcast' 'bitcast_ln145_204' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_4 : Operation 695 [1/1] (0.00ns)   --->   "%bitcast_ln145_205 = bitcast i32 %trunc_ln145_188" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 695 'bitcast' 'bitcast_ln145_205' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_4 : Operation 696 [1/1] (0.00ns)   --->   "%bitcast_ln145_206 = bitcast i32 %trunc_ln145_189" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 696 'bitcast' 'bitcast_ln145_206' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_4 : Operation 697 [1/1] (0.00ns)   --->   "%bitcast_ln145_207 = bitcast i32 %trunc_ln145_190" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 697 'bitcast' 'bitcast_ln145_207' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_4 : Operation 698 [1/2] (5.91ns)   --->   "%temp_sum = fmul i32 %weights_load_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 698 'fmul' 'temp_sum' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 699 [1/2] (5.91ns)   --->   "%mul21_s = fmul i32 %weights_load_13801_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 699 'fmul' 'mul21_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 700 [1/2] (5.91ns)   --->   "%mul21_52 = fmul i32 %weights_load_13802_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 700 'fmul' 'mul21_52' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 701 [2/2] (5.91ns)   --->   "%mul21_53 = fmul i32 %weights_load_13803_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 701 'fmul' 'mul21_53' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 702 [2/2] (5.91ns)   --->   "%mul21_1646_1 = fmul i32 %weights_load_13804_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 702 'fmul' 'mul21_1646_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 703 [2/2] (5.91ns)   --->   "%mul21_1646_2 = fmul i32 %weights_load_13805_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 703 'fmul' 'mul21_1646_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 704 [2/2] (5.91ns)   --->   "%mul21_54 = fmul i32 %weights_load_13806_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 704 'fmul' 'mul21_54' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 705 [1/2] (5.91ns)   --->   "%mul21_2652_1 = fmul i32 %weights_load_13807_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 705 'fmul' 'mul21_2652_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 706 [1/2] (5.91ns)   --->   "%mul21_2652_2 = fmul i32 %weights_load_13808_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 706 'fmul' 'mul21_2652_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 707 [2/2] (5.91ns)   --->   "%temp_sum_3304 = fmul i32 %weights_load_13809_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 707 'fmul' 'temp_sum_3304' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 708 [2/2] (5.91ns)   --->   "%mul21_1_s = fmul i32 %weights_load_13810_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 708 'fmul' 'mul21_1_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 709 [2/2] (5.91ns)   --->   "%mul21_1_6 = fmul i32 %weights_load_13811_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 709 'fmul' 'mul21_1_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 710 [1/2] (5.91ns)   --->   "%mul21_1_2_1 = fmul i32 %weights_load_13816_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 710 'fmul' 'mul21_1_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 711 [1/2] (5.91ns)   --->   "%mul21_1_2_2 = fmul i32 %weights_load_13817_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 711 'fmul' 'mul21_1_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 712 [1/2] (5.91ns)   --->   "%mul21_2_2_1 = fmul i32 %weights_load_13825_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 712 'fmul' 'mul21_2_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 713 [1/2] (5.91ns)   --->   "%mul21_2_2_2 = fmul i32 %weights_load_13826_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 713 'fmul' 'mul21_2_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 714 [2/2] (5.91ns)   --->   "%mul21_3_2_1 = fmul i32 %weights_load_13834_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 714 'fmul' 'mul21_3_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 715 [2/2] (5.91ns)   --->   "%mul21_3_2_2 = fmul i32 %weights_load_13835_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 715 'fmul' 'mul21_3_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.29>
ST_5 : Operation 716 [1/2] (5.91ns)   --->   "%mul21_53 = fmul i32 %weights_load_13803_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 716 'fmul' 'mul21_53' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 717 [1/2] (5.91ns)   --->   "%mul21_1646_1 = fmul i32 %weights_load_13804_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 717 'fmul' 'mul21_1646_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 718 [1/2] (5.91ns)   --->   "%mul21_1646_2 = fmul i32 %weights_load_13805_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 718 'fmul' 'mul21_1646_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 719 [1/2] (5.91ns)   --->   "%mul21_54 = fmul i32 %weights_load_13806_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 719 'fmul' 'mul21_54' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 720 [3/3] (7.29ns)   --->   "%tmp1 = fadd i32 %temp_sum, i32 %mul21_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 720 'fadd' 'tmp1' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 721 [3/3] (7.29ns)   --->   "%tmp6 = fadd i32 %mul21_2652_1, i32 %mul21_2652_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 721 'fadd' 'tmp6' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 722 [1/2] (5.91ns)   --->   "%temp_sum_3304 = fmul i32 %weights_load_13809_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 722 'fmul' 'temp_sum_3304' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 723 [1/2] (5.91ns)   --->   "%mul21_1_s = fmul i32 %weights_load_13810_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 723 'fmul' 'mul21_1_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 724 [1/2] (5.91ns)   --->   "%mul21_1_6 = fmul i32 %weights_load_13811_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 724 'fmul' 'mul21_1_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 725 [2/2] (5.91ns)   --->   "%mul21_1_1 = fmul i32 %weights_load_13812_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 725 'fmul' 'mul21_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 726 [2/2] (5.91ns)   --->   "%mul21_1_1_1 = fmul i32 %weights_load_13813_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 726 'fmul' 'mul21_1_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 727 [2/2] (5.91ns)   --->   "%mul21_1_1_2 = fmul i32 %weights_load_13814_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 727 'fmul' 'mul21_1_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 728 [2/2] (5.91ns)   --->   "%mul21_1_2 = fmul i32 %weights_load_13815_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 728 'fmul' 'mul21_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 729 [3/3] (7.29ns)   --->   "%tmp13 = fadd i32 %mul21_1_2_1, i32 %mul21_1_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 729 'fadd' 'tmp13' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 730 [2/2] (5.91ns)   --->   "%temp_sum_3306 = fmul i32 %weights_load_13818_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 730 'fmul' 'temp_sum_3306' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 731 [2/2] (5.91ns)   --->   "%mul21_2_s = fmul i32 %weights_load_13819_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 731 'fmul' 'mul21_2_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 732 [2/2] (5.91ns)   --->   "%mul21_2_6 = fmul i32 %weights_load_13820_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 732 'fmul' 'mul21_2_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 733 [3/3] (7.29ns)   --->   "%tmp20 = fadd i32 %mul21_2_2_1, i32 %mul21_2_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 733 'fadd' 'tmp20' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 734 [1/2] (5.91ns)   --->   "%mul21_3_2_1 = fmul i32 %weights_load_13834_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 734 'fmul' 'mul21_3_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 735 [1/2] (5.91ns)   --->   "%mul21_3_2_2 = fmul i32 %weights_load_13835_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 735 'fmul' 'mul21_3_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 736 [2/2] (5.91ns)   --->   "%mul21_4_2_1 = fmul i32 %weights_load_13843_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 736 'fmul' 'mul21_4_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 737 [2/2] (5.91ns)   --->   "%mul21_4_2_2 = fmul i32 %weights_load_13844_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 737 'fmul' 'mul21_4_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.29>
ST_6 : Operation 738 [2/3] (7.29ns)   --->   "%tmp1 = fadd i32 %temp_sum, i32 %mul21_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 738 'fadd' 'tmp1' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 739 [3/3] (7.29ns)   --->   "%tmp2 = fadd i32 %mul21_52, i32 %mul21_53" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 739 'fadd' 'tmp2' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 740 [3/3] (7.29ns)   --->   "%tmp4 = fadd i32 %mul21_1646_1, i32 %mul21_1646_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 740 'fadd' 'tmp4' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 741 [2/3] (7.29ns)   --->   "%tmp6 = fadd i32 %mul21_2652_1, i32 %mul21_2652_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 741 'fadd' 'tmp6' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 742 [1/2] (5.91ns)   --->   "%mul21_1_1 = fmul i32 %weights_load_13812_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 742 'fmul' 'mul21_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 743 [1/2] (5.91ns)   --->   "%mul21_1_1_1 = fmul i32 %weights_load_13813_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 743 'fmul' 'mul21_1_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 744 [1/2] (5.91ns)   --->   "%mul21_1_1_2 = fmul i32 %weights_load_13814_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 744 'fmul' 'mul21_1_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 745 [1/2] (5.91ns)   --->   "%mul21_1_2 = fmul i32 %weights_load_13815_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 745 'fmul' 'mul21_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 746 [3/3] (7.29ns)   --->   "%tmp8 = fadd i32 %temp_sum_3304, i32 %mul21_1_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 746 'fadd' 'tmp8' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 747 [2/3] (7.29ns)   --->   "%tmp13 = fadd i32 %mul21_1_2_1, i32 %mul21_1_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 747 'fadd' 'tmp13' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 748 [1/2] (5.91ns)   --->   "%temp_sum_3306 = fmul i32 %weights_load_13818_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 748 'fmul' 'temp_sum_3306' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 749 [1/2] (5.91ns)   --->   "%mul21_2_s = fmul i32 %weights_load_13819_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 749 'fmul' 'mul21_2_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 750 [1/2] (5.91ns)   --->   "%mul21_2_6 = fmul i32 %weights_load_13820_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 750 'fmul' 'mul21_2_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 751 [2/2] (5.91ns)   --->   "%mul21_2_1 = fmul i32 %weights_load_13821_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 751 'fmul' 'mul21_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 752 [2/2] (5.91ns)   --->   "%mul21_2_1_1 = fmul i32 %weights_load_13822_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 752 'fmul' 'mul21_2_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 753 [2/2] (5.91ns)   --->   "%mul21_2_1_2 = fmul i32 %weights_load_13823_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 753 'fmul' 'mul21_2_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 754 [2/2] (5.91ns)   --->   "%mul21_2_2 = fmul i32 %weights_load_13824_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 754 'fmul' 'mul21_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 755 [2/3] (7.29ns)   --->   "%tmp20 = fadd i32 %mul21_2_2_1, i32 %mul21_2_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 755 'fadd' 'tmp20' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 756 [2/2] (5.91ns)   --->   "%temp_sum_3308 = fmul i32 %weights_load_13827_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 756 'fmul' 'temp_sum_3308' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 757 [2/2] (5.91ns)   --->   "%mul21_3_s = fmul i32 %weights_load_13828_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 757 'fmul' 'mul21_3_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 758 [2/2] (5.91ns)   --->   "%mul21_3_6 = fmul i32 %weights_load_13829_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 758 'fmul' 'mul21_3_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 759 [3/3] (7.29ns)   --->   "%tmp27 = fadd i32 %mul21_3_2_1, i32 %mul21_3_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 759 'fadd' 'tmp27' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 760 [1/2] (5.91ns)   --->   "%mul21_4_2_1 = fmul i32 %weights_load_13843_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 760 'fmul' 'mul21_4_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 761 [1/2] (5.91ns)   --->   "%mul21_4_2_2 = fmul i32 %weights_load_13844_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 761 'fmul' 'mul21_4_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 762 [2/2] (5.91ns)   --->   "%mul21_5_2_1 = fmul i32 %weights_load_13852_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 762 'fmul' 'mul21_5_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 763 [2/2] (5.91ns)   --->   "%mul21_5_2_2 = fmul i32 %weights_load_13853_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 763 'fmul' 'mul21_5_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.29>
ST_7 : Operation 764 [1/3] (7.29ns)   --->   "%tmp1 = fadd i32 %temp_sum, i32 %mul21_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 764 'fadd' 'tmp1' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 765 [2/3] (7.29ns)   --->   "%tmp2 = fadd i32 %mul21_52, i32 %mul21_53" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 765 'fadd' 'tmp2' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 766 [2/3] (7.29ns)   --->   "%tmp4 = fadd i32 %mul21_1646_1, i32 %mul21_1646_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 766 'fadd' 'tmp4' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 767 [1/3] (7.29ns)   --->   "%tmp6 = fadd i32 %mul21_2652_1, i32 %mul21_2652_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 767 'fadd' 'tmp6' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 768 [2/3] (7.29ns)   --->   "%tmp8 = fadd i32 %temp_sum_3304, i32 %mul21_1_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 768 'fadd' 'tmp8' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 769 [3/3] (7.29ns)   --->   "%tmp9 = fadd i32 %mul21_1_6, i32 %mul21_1_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 769 'fadd' 'tmp9' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 770 [3/3] (7.29ns)   --->   "%tmp11 = fadd i32 %mul21_1_1_1, i32 %mul21_1_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 770 'fadd' 'tmp11' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 771 [1/3] (7.29ns)   --->   "%tmp13 = fadd i32 %mul21_1_2_1, i32 %mul21_1_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 771 'fadd' 'tmp13' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 772 [1/2] (5.91ns)   --->   "%mul21_2_1 = fmul i32 %weights_load_13821_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 772 'fmul' 'mul21_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 773 [1/2] (5.91ns)   --->   "%mul21_2_1_1 = fmul i32 %weights_load_13822_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 773 'fmul' 'mul21_2_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 774 [1/2] (5.91ns)   --->   "%mul21_2_1_2 = fmul i32 %weights_load_13823_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 774 'fmul' 'mul21_2_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 775 [1/2] (5.91ns)   --->   "%mul21_2_2 = fmul i32 %weights_load_13824_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 775 'fmul' 'mul21_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 776 [3/3] (7.29ns)   --->   "%tmp15 = fadd i32 %temp_sum_3306, i32 %mul21_2_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 776 'fadd' 'tmp15' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 777 [1/3] (7.29ns)   --->   "%tmp20 = fadd i32 %mul21_2_2_1, i32 %mul21_2_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 777 'fadd' 'tmp20' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 778 [1/2] (5.91ns)   --->   "%temp_sum_3308 = fmul i32 %weights_load_13827_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 778 'fmul' 'temp_sum_3308' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 779 [1/2] (5.91ns)   --->   "%mul21_3_s = fmul i32 %weights_load_13828_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 779 'fmul' 'mul21_3_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 780 [1/2] (5.91ns)   --->   "%mul21_3_6 = fmul i32 %weights_load_13829_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 780 'fmul' 'mul21_3_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 781 [2/2] (5.91ns)   --->   "%mul21_3_1 = fmul i32 %weights_load_13830_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 781 'fmul' 'mul21_3_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 782 [2/2] (5.91ns)   --->   "%mul21_3_1_1 = fmul i32 %weights_load_13831_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 782 'fmul' 'mul21_3_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 783 [2/2] (5.91ns)   --->   "%mul21_3_1_2 = fmul i32 %weights_load_13832_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 783 'fmul' 'mul21_3_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 784 [2/2] (5.91ns)   --->   "%mul21_3_2 = fmul i32 %weights_load_13833_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 784 'fmul' 'mul21_3_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 785 [2/3] (7.29ns)   --->   "%tmp27 = fadd i32 %mul21_3_2_1, i32 %mul21_3_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 785 'fadd' 'tmp27' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 786 [2/2] (5.91ns)   --->   "%temp_sum_3310 = fmul i32 %weights_load_13836_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 786 'fmul' 'temp_sum_3310' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 787 [2/2] (5.91ns)   --->   "%mul21_4_s = fmul i32 %weights_load_13837_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 787 'fmul' 'mul21_4_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 788 [2/2] (5.91ns)   --->   "%mul21_4_6 = fmul i32 %weights_load_13838_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 788 'fmul' 'mul21_4_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 789 [3/3] (7.29ns)   --->   "%tmp34 = fadd i32 %mul21_4_2_1, i32 %mul21_4_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 789 'fadd' 'tmp34' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 790 [1/2] (5.91ns)   --->   "%mul21_5_2_1 = fmul i32 %weights_load_13852_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 790 'fmul' 'mul21_5_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 791 [1/2] (5.91ns)   --->   "%mul21_5_2_2 = fmul i32 %weights_load_13853_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 791 'fmul' 'mul21_5_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 792 [2/2] (5.91ns)   --->   "%mul21_6_2_1 = fmul i32 %weights_load_13861_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 792 'fmul' 'mul21_6_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 793 [2/2] (5.91ns)   --->   "%mul21_6_2_2 = fmul i32 %weights_load_13862_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 793 'fmul' 'mul21_6_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.29>
ST_8 : Operation 794 [1/3] (7.29ns)   --->   "%tmp2 = fadd i32 %mul21_52, i32 %mul21_53" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 794 'fadd' 'tmp2' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 795 [1/3] (7.29ns)   --->   "%tmp4 = fadd i32 %mul21_1646_1, i32 %mul21_1646_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 795 'fadd' 'tmp4' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 796 [3/3] (7.29ns)   --->   "%tmp5 = fadd i32 %tmp6, i32 %mul21_54" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 796 'fadd' 'tmp5' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 797 [1/3] (7.29ns)   --->   "%tmp8 = fadd i32 %temp_sum_3304, i32 %mul21_1_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 797 'fadd' 'tmp8' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 798 [2/3] (7.29ns)   --->   "%tmp9 = fadd i32 %mul21_1_6, i32 %mul21_1_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 798 'fadd' 'tmp9' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 799 [2/3] (7.29ns)   --->   "%tmp11 = fadd i32 %mul21_1_1_1, i32 %mul21_1_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 799 'fadd' 'tmp11' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 800 [3/3] (7.29ns)   --->   "%tmp12 = fadd i32 %tmp13, i32 %mul21_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 800 'fadd' 'tmp12' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 801 [2/3] (7.29ns)   --->   "%tmp15 = fadd i32 %temp_sum_3306, i32 %mul21_2_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 801 'fadd' 'tmp15' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 802 [3/3] (7.29ns)   --->   "%tmp16 = fadd i32 %mul21_2_6, i32 %mul21_2_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 802 'fadd' 'tmp16' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 803 [3/3] (7.29ns)   --->   "%tmp18 = fadd i32 %mul21_2_1_1, i32 %mul21_2_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 803 'fadd' 'tmp18' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 804 [3/3] (7.29ns)   --->   "%tmp19 = fadd i32 %tmp20, i32 %mul21_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 804 'fadd' 'tmp19' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 805 [1/2] (5.91ns)   --->   "%mul21_3_1 = fmul i32 %weights_load_13830_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 805 'fmul' 'mul21_3_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 806 [1/2] (5.91ns)   --->   "%mul21_3_1_1 = fmul i32 %weights_load_13831_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 806 'fmul' 'mul21_3_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 807 [1/2] (5.91ns)   --->   "%mul21_3_1_2 = fmul i32 %weights_load_13832_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 807 'fmul' 'mul21_3_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 808 [1/2] (5.91ns)   --->   "%mul21_3_2 = fmul i32 %weights_load_13833_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 808 'fmul' 'mul21_3_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 809 [3/3] (7.29ns)   --->   "%tmp22 = fadd i32 %temp_sum_3308, i32 %mul21_3_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 809 'fadd' 'tmp22' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 810 [1/3] (7.29ns)   --->   "%tmp27 = fadd i32 %mul21_3_2_1, i32 %mul21_3_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 810 'fadd' 'tmp27' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 811 [1/2] (5.91ns)   --->   "%temp_sum_3310 = fmul i32 %weights_load_13836_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 811 'fmul' 'temp_sum_3310' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 812 [1/2] (5.91ns)   --->   "%mul21_4_s = fmul i32 %weights_load_13837_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 812 'fmul' 'mul21_4_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 813 [1/2] (5.91ns)   --->   "%mul21_4_6 = fmul i32 %weights_load_13838_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 813 'fmul' 'mul21_4_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 814 [2/2] (5.91ns)   --->   "%mul21_4_1 = fmul i32 %weights_load_13839_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 814 'fmul' 'mul21_4_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 815 [2/2] (5.91ns)   --->   "%mul21_4_1_1 = fmul i32 %weights_load_13840_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 815 'fmul' 'mul21_4_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 816 [2/2] (5.91ns)   --->   "%mul21_4_1_2 = fmul i32 %weights_load_13841_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 816 'fmul' 'mul21_4_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 817 [2/2] (5.91ns)   --->   "%mul21_4_2 = fmul i32 %weights_load_13842_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 817 'fmul' 'mul21_4_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 818 [2/3] (7.29ns)   --->   "%tmp34 = fadd i32 %mul21_4_2_1, i32 %mul21_4_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 818 'fadd' 'tmp34' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 819 [2/2] (5.91ns)   --->   "%temp_sum_3312 = fmul i32 %weights_load_13845_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 819 'fmul' 'temp_sum_3312' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 820 [2/2] (5.91ns)   --->   "%mul21_5_s = fmul i32 %weights_load_13846_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 820 'fmul' 'mul21_5_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 821 [2/2] (5.91ns)   --->   "%mul21_5_6 = fmul i32 %weights_load_13847_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 821 'fmul' 'mul21_5_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 822 [3/3] (7.29ns)   --->   "%tmp41 = fadd i32 %mul21_5_2_1, i32 %mul21_5_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 822 'fadd' 'tmp41' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 823 [1/2] (5.91ns)   --->   "%mul21_6_2_1 = fmul i32 %weights_load_13861_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 823 'fmul' 'mul21_6_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 824 [1/2] (5.91ns)   --->   "%mul21_6_2_2 = fmul i32 %weights_load_13862_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 824 'fmul' 'mul21_6_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 825 [2/2] (5.91ns)   --->   "%mul21_7_2_1 = fmul i32 %weights_load_13870_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 825 'fmul' 'mul21_7_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 826 [2/2] (5.91ns)   --->   "%mul21_7_2_2 = fmul i32 %weights_load_13871_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 826 'fmul' 'mul21_7_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.29>
ST_9 : Operation 827 [3/3] (7.29ns)   --->   "%tmp = fadd i32 %tmp2, i32 %tmp1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 827 'fadd' 'tmp' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 828 [2/3] (7.29ns)   --->   "%tmp5 = fadd i32 %tmp6, i32 %mul21_54" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 828 'fadd' 'tmp5' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 829 [1/3] (7.29ns)   --->   "%tmp9 = fadd i32 %mul21_1_6, i32 %mul21_1_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 829 'fadd' 'tmp9' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 830 [1/3] (7.29ns)   --->   "%tmp11 = fadd i32 %mul21_1_1_1, i32 %mul21_1_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 830 'fadd' 'tmp11' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 831 [2/3] (7.29ns)   --->   "%tmp12 = fadd i32 %tmp13, i32 %mul21_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 831 'fadd' 'tmp12' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 832 [1/3] (7.29ns)   --->   "%tmp15 = fadd i32 %temp_sum_3306, i32 %mul21_2_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 832 'fadd' 'tmp15' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 833 [2/3] (7.29ns)   --->   "%tmp16 = fadd i32 %mul21_2_6, i32 %mul21_2_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 833 'fadd' 'tmp16' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 834 [2/3] (7.29ns)   --->   "%tmp18 = fadd i32 %mul21_2_1_1, i32 %mul21_2_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 834 'fadd' 'tmp18' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 835 [2/3] (7.29ns)   --->   "%tmp19 = fadd i32 %tmp20, i32 %mul21_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 835 'fadd' 'tmp19' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 836 [2/3] (7.29ns)   --->   "%tmp22 = fadd i32 %temp_sum_3308, i32 %mul21_3_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 836 'fadd' 'tmp22' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 837 [3/3] (7.29ns)   --->   "%tmp23 = fadd i32 %mul21_3_6, i32 %mul21_3_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 837 'fadd' 'tmp23' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 838 [3/3] (7.29ns)   --->   "%tmp25 = fadd i32 %mul21_3_1_1, i32 %mul21_3_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 838 'fadd' 'tmp25' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 839 [3/3] (7.29ns)   --->   "%tmp26 = fadd i32 %tmp27, i32 %mul21_3_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 839 'fadd' 'tmp26' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 840 [1/2] (5.91ns)   --->   "%mul21_4_1 = fmul i32 %weights_load_13839_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 840 'fmul' 'mul21_4_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 841 [1/2] (5.91ns)   --->   "%mul21_4_1_1 = fmul i32 %weights_load_13840_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 841 'fmul' 'mul21_4_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 842 [1/2] (5.91ns)   --->   "%mul21_4_1_2 = fmul i32 %weights_load_13841_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 842 'fmul' 'mul21_4_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 843 [1/2] (5.91ns)   --->   "%mul21_4_2 = fmul i32 %weights_load_13842_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 843 'fmul' 'mul21_4_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 844 [3/3] (7.29ns)   --->   "%tmp29 = fadd i32 %temp_sum_3310, i32 %mul21_4_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 844 'fadd' 'tmp29' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 845 [1/3] (7.29ns)   --->   "%tmp34 = fadd i32 %mul21_4_2_1, i32 %mul21_4_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 845 'fadd' 'tmp34' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 846 [1/2] (5.91ns)   --->   "%temp_sum_3312 = fmul i32 %weights_load_13845_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 846 'fmul' 'temp_sum_3312' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 847 [1/2] (5.91ns)   --->   "%mul21_5_s = fmul i32 %weights_load_13846_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 847 'fmul' 'mul21_5_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 848 [1/2] (5.91ns)   --->   "%mul21_5_6 = fmul i32 %weights_load_13847_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 848 'fmul' 'mul21_5_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 849 [2/2] (5.91ns)   --->   "%mul21_5_1 = fmul i32 %weights_load_13848_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 849 'fmul' 'mul21_5_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 850 [2/2] (5.91ns)   --->   "%mul21_5_1_1 = fmul i32 %weights_load_13849_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 850 'fmul' 'mul21_5_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 851 [2/2] (5.91ns)   --->   "%mul21_5_1_2 = fmul i32 %weights_load_13850_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 851 'fmul' 'mul21_5_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 852 [2/2] (5.91ns)   --->   "%mul21_5_2 = fmul i32 %weights_load_13851_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 852 'fmul' 'mul21_5_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 853 [2/3] (7.29ns)   --->   "%tmp41 = fadd i32 %mul21_5_2_1, i32 %mul21_5_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 853 'fadd' 'tmp41' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 854 [2/2] (5.91ns)   --->   "%temp_sum_3314 = fmul i32 %weights_load_13854_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 854 'fmul' 'temp_sum_3314' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 855 [2/2] (5.91ns)   --->   "%mul21_6_s = fmul i32 %weights_load_13855_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 855 'fmul' 'mul21_6_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 856 [2/2] (5.91ns)   --->   "%mul21_6_6 = fmul i32 %weights_load_13856_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 856 'fmul' 'mul21_6_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 857 [3/3] (7.29ns)   --->   "%tmp48 = fadd i32 %mul21_6_2_1, i32 %mul21_6_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 857 'fadd' 'tmp48' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 858 [1/2] (5.91ns)   --->   "%mul21_7_2_1 = fmul i32 %weights_load_13870_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 858 'fmul' 'mul21_7_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 859 [1/2] (5.91ns)   --->   "%mul21_7_2_2 = fmul i32 %weights_load_13871_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 859 'fmul' 'mul21_7_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 860 [2/2] (5.91ns)   --->   "%mul21_8_2_1 = fmul i32 %weights_load_13879_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 860 'fmul' 'mul21_8_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 861 [2/2] (5.91ns)   --->   "%mul21_8_2_2 = fmul i32 %weights_load_13880_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 861 'fmul' 'mul21_8_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.29>
ST_10 : Operation 862 [2/3] (7.29ns)   --->   "%tmp = fadd i32 %tmp2, i32 %tmp1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 862 'fadd' 'tmp' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 863 [1/3] (7.29ns)   --->   "%tmp5 = fadd i32 %tmp6, i32 %mul21_54" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 863 'fadd' 'tmp5' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 864 [3/3] (7.29ns)   --->   "%tmp7 = fadd i32 %tmp9, i32 %tmp8" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 864 'fadd' 'tmp7' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 865 [1/3] (7.29ns)   --->   "%tmp12 = fadd i32 %tmp13, i32 %mul21_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 865 'fadd' 'tmp12' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 866 [1/3] (7.29ns)   --->   "%tmp16 = fadd i32 %mul21_2_6, i32 %mul21_2_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 866 'fadd' 'tmp16' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 867 [1/3] (7.29ns)   --->   "%tmp18 = fadd i32 %mul21_2_1_1, i32 %mul21_2_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 867 'fadd' 'tmp18' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 868 [1/3] (7.29ns)   --->   "%tmp19 = fadd i32 %tmp20, i32 %mul21_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 868 'fadd' 'tmp19' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 869 [1/3] (7.29ns)   --->   "%tmp22 = fadd i32 %temp_sum_3308, i32 %mul21_3_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 869 'fadd' 'tmp22' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 870 [2/3] (7.29ns)   --->   "%tmp23 = fadd i32 %mul21_3_6, i32 %mul21_3_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 870 'fadd' 'tmp23' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 871 [2/3] (7.29ns)   --->   "%tmp25 = fadd i32 %mul21_3_1_1, i32 %mul21_3_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 871 'fadd' 'tmp25' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 872 [2/3] (7.29ns)   --->   "%tmp26 = fadd i32 %tmp27, i32 %mul21_3_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 872 'fadd' 'tmp26' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 873 [2/3] (7.29ns)   --->   "%tmp29 = fadd i32 %temp_sum_3310, i32 %mul21_4_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 873 'fadd' 'tmp29' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 874 [3/3] (7.29ns)   --->   "%tmp30 = fadd i32 %mul21_4_6, i32 %mul21_4_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 874 'fadd' 'tmp30' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 875 [3/3] (7.29ns)   --->   "%tmp32 = fadd i32 %mul21_4_1_1, i32 %mul21_4_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 875 'fadd' 'tmp32' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 876 [3/3] (7.29ns)   --->   "%tmp33 = fadd i32 %tmp34, i32 %mul21_4_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 876 'fadd' 'tmp33' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 877 [1/2] (5.91ns)   --->   "%mul21_5_1 = fmul i32 %weights_load_13848_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 877 'fmul' 'mul21_5_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 878 [1/2] (5.91ns)   --->   "%mul21_5_1_1 = fmul i32 %weights_load_13849_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 878 'fmul' 'mul21_5_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 879 [1/2] (5.91ns)   --->   "%mul21_5_1_2 = fmul i32 %weights_load_13850_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 879 'fmul' 'mul21_5_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 880 [1/2] (5.91ns)   --->   "%mul21_5_2 = fmul i32 %weights_load_13851_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 880 'fmul' 'mul21_5_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 881 [3/3] (7.29ns)   --->   "%tmp36 = fadd i32 %temp_sum_3312, i32 %mul21_5_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 881 'fadd' 'tmp36' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 882 [1/3] (7.29ns)   --->   "%tmp41 = fadd i32 %mul21_5_2_1, i32 %mul21_5_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 882 'fadd' 'tmp41' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 883 [1/2] (5.91ns)   --->   "%temp_sum_3314 = fmul i32 %weights_load_13854_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 883 'fmul' 'temp_sum_3314' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 884 [1/2] (5.91ns)   --->   "%mul21_6_s = fmul i32 %weights_load_13855_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 884 'fmul' 'mul21_6_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 885 [1/2] (5.91ns)   --->   "%mul21_6_6 = fmul i32 %weights_load_13856_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 885 'fmul' 'mul21_6_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 886 [2/2] (5.91ns)   --->   "%mul21_6_1 = fmul i32 %weights_load_13857_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 886 'fmul' 'mul21_6_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 887 [2/2] (5.91ns)   --->   "%mul21_6_1_1 = fmul i32 %weights_load_13858_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 887 'fmul' 'mul21_6_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 888 [2/2] (5.91ns)   --->   "%mul21_6_1_2 = fmul i32 %weights_load_13859_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 888 'fmul' 'mul21_6_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 889 [2/2] (5.91ns)   --->   "%mul21_6_2 = fmul i32 %weights_load_13860_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 889 'fmul' 'mul21_6_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 890 [2/3] (7.29ns)   --->   "%tmp48 = fadd i32 %mul21_6_2_1, i32 %mul21_6_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 890 'fadd' 'tmp48' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 891 [2/2] (5.91ns)   --->   "%temp_sum_3316 = fmul i32 %weights_load_13863_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 891 'fmul' 'temp_sum_3316' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 892 [2/2] (5.91ns)   --->   "%mul21_7_s = fmul i32 %weights_load_13864_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 892 'fmul' 'mul21_7_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 893 [2/2] (5.91ns)   --->   "%mul21_7_6 = fmul i32 %weights_load_13865_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 893 'fmul' 'mul21_7_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 894 [3/3] (7.29ns)   --->   "%tmp55 = fadd i32 %mul21_7_2_1, i32 %mul21_7_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 894 'fadd' 'tmp55' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 895 [1/2] (5.91ns)   --->   "%mul21_8_2_1 = fmul i32 %weights_load_13879_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 895 'fmul' 'mul21_8_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 896 [1/2] (5.91ns)   --->   "%mul21_8_2_2 = fmul i32 %weights_load_13880_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 896 'fmul' 'mul21_8_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 897 [2/2] (5.91ns)   --->   "%mul21_9_2_1 = fmul i32 %weights_load_13888_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 897 'fmul' 'mul21_9_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 898 [2/2] (5.91ns)   --->   "%mul21_9_2_2 = fmul i32 %weights_load_13889_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 898 'fmul' 'mul21_9_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.29>
ST_11 : Operation 899 [1/3] (7.29ns)   --->   "%tmp = fadd i32 %tmp2, i32 %tmp1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 899 'fadd' 'tmp' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 900 [3/3] (7.29ns)   --->   "%tmp3 = fadd i32 %tmp5, i32 %tmp4" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 900 'fadd' 'tmp3' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 901 [2/3] (7.29ns)   --->   "%tmp7 = fadd i32 %tmp9, i32 %tmp8" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 901 'fadd' 'tmp7' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 902 [3/3] (7.29ns)   --->   "%tmp10 = fadd i32 %tmp12, i32 %tmp11" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 902 'fadd' 'tmp10' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 903 [3/3] (7.29ns)   --->   "%tmp14 = fadd i32 %tmp16, i32 %tmp15" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 903 'fadd' 'tmp14' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 904 [3/3] (7.29ns)   --->   "%tmp17 = fadd i32 %tmp19, i32 %tmp18" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 904 'fadd' 'tmp17' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 905 [1/3] (7.29ns)   --->   "%tmp23 = fadd i32 %mul21_3_6, i32 %mul21_3_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 905 'fadd' 'tmp23' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 906 [1/3] (7.29ns)   --->   "%tmp25 = fadd i32 %mul21_3_1_1, i32 %mul21_3_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 906 'fadd' 'tmp25' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 907 [1/3] (7.29ns)   --->   "%tmp26 = fadd i32 %tmp27, i32 %mul21_3_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 907 'fadd' 'tmp26' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 908 [1/3] (7.29ns)   --->   "%tmp29 = fadd i32 %temp_sum_3310, i32 %mul21_4_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 908 'fadd' 'tmp29' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 909 [2/3] (7.29ns)   --->   "%tmp30 = fadd i32 %mul21_4_6, i32 %mul21_4_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 909 'fadd' 'tmp30' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 910 [2/3] (7.29ns)   --->   "%tmp32 = fadd i32 %mul21_4_1_1, i32 %mul21_4_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 910 'fadd' 'tmp32' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 911 [2/3] (7.29ns)   --->   "%tmp33 = fadd i32 %tmp34, i32 %mul21_4_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 911 'fadd' 'tmp33' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 912 [2/3] (7.29ns)   --->   "%tmp36 = fadd i32 %temp_sum_3312, i32 %mul21_5_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 912 'fadd' 'tmp36' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 913 [3/3] (7.29ns)   --->   "%tmp37 = fadd i32 %mul21_5_6, i32 %mul21_5_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 913 'fadd' 'tmp37' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 914 [3/3] (7.29ns)   --->   "%tmp39 = fadd i32 %mul21_5_1_1, i32 %mul21_5_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 914 'fadd' 'tmp39' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 915 [3/3] (7.29ns)   --->   "%tmp40 = fadd i32 %tmp41, i32 %mul21_5_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 915 'fadd' 'tmp40' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 916 [1/2] (5.91ns)   --->   "%mul21_6_1 = fmul i32 %weights_load_13857_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 916 'fmul' 'mul21_6_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 917 [1/2] (5.91ns)   --->   "%mul21_6_1_1 = fmul i32 %weights_load_13858_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 917 'fmul' 'mul21_6_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 918 [1/2] (5.91ns)   --->   "%mul21_6_1_2 = fmul i32 %weights_load_13859_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 918 'fmul' 'mul21_6_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 919 [1/2] (5.91ns)   --->   "%mul21_6_2 = fmul i32 %weights_load_13860_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 919 'fmul' 'mul21_6_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 920 [1/3] (7.29ns)   --->   "%tmp48 = fadd i32 %mul21_6_2_1, i32 %mul21_6_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 920 'fadd' 'tmp48' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 921 [1/2] (5.91ns)   --->   "%temp_sum_3316 = fmul i32 %weights_load_13863_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 921 'fmul' 'temp_sum_3316' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 922 [1/2] (5.91ns)   --->   "%mul21_7_s = fmul i32 %weights_load_13864_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 922 'fmul' 'mul21_7_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 923 [1/2] (5.91ns)   --->   "%mul21_7_6 = fmul i32 %weights_load_13865_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 923 'fmul' 'mul21_7_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 924 [2/2] (5.91ns)   --->   "%mul21_7_1 = fmul i32 %weights_load_13866_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 924 'fmul' 'mul21_7_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 925 [2/2] (5.91ns)   --->   "%mul21_7_1_1 = fmul i32 %weights_load_13867_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 925 'fmul' 'mul21_7_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 926 [2/2] (5.91ns)   --->   "%mul21_7_1_2 = fmul i32 %weights_load_13868_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 926 'fmul' 'mul21_7_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 927 [2/2] (5.91ns)   --->   "%mul21_7_2 = fmul i32 %weights_load_13869_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 927 'fmul' 'mul21_7_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 928 [2/3] (7.29ns)   --->   "%tmp55 = fadd i32 %mul21_7_2_1, i32 %mul21_7_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 928 'fadd' 'tmp55' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 929 [2/2] (5.91ns)   --->   "%temp_sum_3318 = fmul i32 %weights_load_13872_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 929 'fmul' 'temp_sum_3318' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 930 [2/2] (5.91ns)   --->   "%mul21_8_s = fmul i32 %weights_load_13873_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 930 'fmul' 'mul21_8_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 931 [2/2] (5.91ns)   --->   "%mul21_8_6 = fmul i32 %weights_load_13874_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 931 'fmul' 'mul21_8_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 932 [3/3] (7.29ns)   --->   "%tmp62 = fadd i32 %mul21_8_2_1, i32 %mul21_8_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 932 'fadd' 'tmp62' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 933 [1/2] (5.91ns)   --->   "%mul21_9_2_1 = fmul i32 %weights_load_13888_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 933 'fmul' 'mul21_9_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 934 [1/2] (5.91ns)   --->   "%mul21_9_2_2 = fmul i32 %weights_load_13889_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 934 'fmul' 'mul21_9_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 935 [2/2] (5.91ns)   --->   "%mul21_10_2_1 = fmul i32 %weights_load_13897_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 935 'fmul' 'mul21_10_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 936 [2/2] (5.91ns)   --->   "%mul21_10_2_2 = fmul i32 %weights_load_13898_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 936 'fmul' 'mul21_10_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.29>
ST_12 : Operation 937 [2/3] (7.29ns)   --->   "%tmp3 = fadd i32 %tmp5, i32 %tmp4" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 937 'fadd' 'tmp3' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 938 [1/3] (7.29ns)   --->   "%tmp7 = fadd i32 %tmp9, i32 %tmp8" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 938 'fadd' 'tmp7' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 939 [2/3] (7.29ns)   --->   "%tmp10 = fadd i32 %tmp12, i32 %tmp11" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 939 'fadd' 'tmp10' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 940 [2/3] (7.29ns)   --->   "%tmp14 = fadd i32 %tmp16, i32 %tmp15" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 940 'fadd' 'tmp14' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 941 [2/3] (7.29ns)   --->   "%tmp17 = fadd i32 %tmp19, i32 %tmp18" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 941 'fadd' 'tmp17' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 942 [3/3] (7.29ns)   --->   "%tmp21 = fadd i32 %tmp23, i32 %tmp22" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 942 'fadd' 'tmp21' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 943 [3/3] (7.29ns)   --->   "%tmp24 = fadd i32 %tmp26, i32 %tmp25" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 943 'fadd' 'tmp24' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 944 [1/3] (7.29ns)   --->   "%tmp30 = fadd i32 %mul21_4_6, i32 %mul21_4_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 944 'fadd' 'tmp30' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 945 [1/3] (7.29ns)   --->   "%tmp32 = fadd i32 %mul21_4_1_1, i32 %mul21_4_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 945 'fadd' 'tmp32' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 946 [1/3] (7.29ns)   --->   "%tmp33 = fadd i32 %tmp34, i32 %mul21_4_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 946 'fadd' 'tmp33' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 947 [1/3] (7.29ns)   --->   "%tmp36 = fadd i32 %temp_sum_3312, i32 %mul21_5_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 947 'fadd' 'tmp36' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 948 [2/3] (7.29ns)   --->   "%tmp37 = fadd i32 %mul21_5_6, i32 %mul21_5_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 948 'fadd' 'tmp37' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 949 [2/3] (7.29ns)   --->   "%tmp39 = fadd i32 %mul21_5_1_1, i32 %mul21_5_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 949 'fadd' 'tmp39' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 950 [2/3] (7.29ns)   --->   "%tmp40 = fadd i32 %tmp41, i32 %mul21_5_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 950 'fadd' 'tmp40' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 951 [3/3] (7.29ns)   --->   "%tmp43 = fadd i32 %temp_sum_3314, i32 %mul21_6_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 951 'fadd' 'tmp43' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 952 [3/3] (7.29ns)   --->   "%tmp44 = fadd i32 %mul21_6_6, i32 %mul21_6_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 952 'fadd' 'tmp44' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 953 [3/3] (7.29ns)   --->   "%tmp46 = fadd i32 %mul21_6_1_1, i32 %mul21_6_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 953 'fadd' 'tmp46' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 954 [3/3] (7.29ns)   --->   "%tmp47 = fadd i32 %tmp48, i32 %mul21_6_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 954 'fadd' 'tmp47' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 955 [1/2] (5.91ns)   --->   "%mul21_7_1 = fmul i32 %weights_load_13866_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 955 'fmul' 'mul21_7_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 956 [1/2] (5.91ns)   --->   "%mul21_7_1_1 = fmul i32 %weights_load_13867_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 956 'fmul' 'mul21_7_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 957 [1/2] (5.91ns)   --->   "%mul21_7_1_2 = fmul i32 %weights_load_13868_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 957 'fmul' 'mul21_7_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 958 [1/2] (5.91ns)   --->   "%mul21_7_2 = fmul i32 %weights_load_13869_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 958 'fmul' 'mul21_7_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 959 [3/3] (7.29ns)   --->   "%tmp50 = fadd i32 %temp_sum_3316, i32 %mul21_7_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 959 'fadd' 'tmp50' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 960 [1/3] (7.29ns)   --->   "%tmp55 = fadd i32 %mul21_7_2_1, i32 %mul21_7_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 960 'fadd' 'tmp55' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 961 [1/2] (5.91ns)   --->   "%temp_sum_3318 = fmul i32 %weights_load_13872_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 961 'fmul' 'temp_sum_3318' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 962 [1/2] (5.91ns)   --->   "%mul21_8_s = fmul i32 %weights_load_13873_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 962 'fmul' 'mul21_8_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 963 [1/2] (5.91ns)   --->   "%mul21_8_6 = fmul i32 %weights_load_13874_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 963 'fmul' 'mul21_8_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 964 [2/2] (5.91ns)   --->   "%mul21_8_1 = fmul i32 %weights_load_13875_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 964 'fmul' 'mul21_8_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 965 [2/2] (5.91ns)   --->   "%mul21_8_1_1 = fmul i32 %weights_load_13876_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 965 'fmul' 'mul21_8_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 966 [2/2] (5.91ns)   --->   "%mul21_8_1_2 = fmul i32 %weights_load_13877_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 966 'fmul' 'mul21_8_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 967 [2/2] (5.91ns)   --->   "%mul21_8_2 = fmul i32 %weights_load_13878_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 967 'fmul' 'mul21_8_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 968 [2/3] (7.29ns)   --->   "%tmp62 = fadd i32 %mul21_8_2_1, i32 %mul21_8_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 968 'fadd' 'tmp62' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 969 [2/2] (5.91ns)   --->   "%temp_sum_3320 = fmul i32 %weights_load_13881_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 969 'fmul' 'temp_sum_3320' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 970 [2/2] (5.91ns)   --->   "%mul21_9_s = fmul i32 %weights_load_13882_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 970 'fmul' 'mul21_9_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 971 [2/2] (5.91ns)   --->   "%mul21_9_6 = fmul i32 %weights_load_13883_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 971 'fmul' 'mul21_9_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 972 [3/3] (7.29ns)   --->   "%tmp69 = fadd i32 %mul21_9_2_1, i32 %mul21_9_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 972 'fadd' 'tmp69' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 973 [1/2] (5.91ns)   --->   "%mul21_10_2_1 = fmul i32 %weights_load_13897_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 973 'fmul' 'mul21_10_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 974 [1/2] (5.91ns)   --->   "%mul21_10_2_2 = fmul i32 %weights_load_13898_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 974 'fmul' 'mul21_10_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 975 [2/2] (5.91ns)   --->   "%mul21_11_2_1 = fmul i32 %weights_load_13906_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 975 'fmul' 'mul21_11_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 976 [2/2] (5.91ns)   --->   "%mul21_11_2_2 = fmul i32 %weights_load_13907_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 976 'fmul' 'mul21_11_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.29>
ST_13 : Operation 977 [1/3] (7.29ns)   --->   "%tmp3 = fadd i32 %tmp5, i32 %tmp4" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 977 'fadd' 'tmp3' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 978 [1/3] (7.29ns)   --->   "%tmp10 = fadd i32 %tmp12, i32 %tmp11" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 978 'fadd' 'tmp10' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 979 [1/3] (7.29ns)   --->   "%tmp14 = fadd i32 %tmp16, i32 %tmp15" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 979 'fadd' 'tmp14' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 980 [1/3] (7.29ns)   --->   "%tmp17 = fadd i32 %tmp19, i32 %tmp18" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 980 'fadd' 'tmp17' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 981 [2/3] (7.29ns)   --->   "%tmp21 = fadd i32 %tmp23, i32 %tmp22" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 981 'fadd' 'tmp21' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 982 [2/3] (7.29ns)   --->   "%tmp24 = fadd i32 %tmp26, i32 %tmp25" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 982 'fadd' 'tmp24' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 983 [3/3] (7.29ns)   --->   "%tmp28 = fadd i32 %tmp30, i32 %tmp29" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 983 'fadd' 'tmp28' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 984 [3/3] (7.29ns)   --->   "%tmp31 = fadd i32 %tmp33, i32 %tmp32" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 984 'fadd' 'tmp31' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 985 [1/3] (7.29ns)   --->   "%tmp37 = fadd i32 %mul21_5_6, i32 %mul21_5_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 985 'fadd' 'tmp37' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 986 [1/3] (7.29ns)   --->   "%tmp39 = fadd i32 %mul21_5_1_1, i32 %mul21_5_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 986 'fadd' 'tmp39' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 987 [1/3] (7.29ns)   --->   "%tmp40 = fadd i32 %tmp41, i32 %mul21_5_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 987 'fadd' 'tmp40' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 988 [2/3] (7.29ns)   --->   "%tmp43 = fadd i32 %temp_sum_3314, i32 %mul21_6_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 988 'fadd' 'tmp43' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 989 [2/3] (7.29ns)   --->   "%tmp44 = fadd i32 %mul21_6_6, i32 %mul21_6_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 989 'fadd' 'tmp44' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 990 [2/3] (7.29ns)   --->   "%tmp46 = fadd i32 %mul21_6_1_1, i32 %mul21_6_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 990 'fadd' 'tmp46' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 991 [2/3] (7.29ns)   --->   "%tmp47 = fadd i32 %tmp48, i32 %mul21_6_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 991 'fadd' 'tmp47' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 992 [2/3] (7.29ns)   --->   "%tmp50 = fadd i32 %temp_sum_3316, i32 %mul21_7_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 992 'fadd' 'tmp50' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 993 [3/3] (7.29ns)   --->   "%tmp51 = fadd i32 %mul21_7_6, i32 %mul21_7_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 993 'fadd' 'tmp51' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 994 [3/3] (7.29ns)   --->   "%tmp53 = fadd i32 %mul21_7_1_1, i32 %mul21_7_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 994 'fadd' 'tmp53' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 995 [3/3] (7.29ns)   --->   "%tmp54 = fadd i32 %tmp55, i32 %mul21_7_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 995 'fadd' 'tmp54' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 996 [1/2] (5.91ns)   --->   "%mul21_8_1 = fmul i32 %weights_load_13875_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 996 'fmul' 'mul21_8_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 997 [1/2] (5.91ns)   --->   "%mul21_8_1_1 = fmul i32 %weights_load_13876_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 997 'fmul' 'mul21_8_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 998 [1/2] (5.91ns)   --->   "%mul21_8_1_2 = fmul i32 %weights_load_13877_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 998 'fmul' 'mul21_8_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 999 [1/2] (5.91ns)   --->   "%mul21_8_2 = fmul i32 %weights_load_13878_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 999 'fmul' 'mul21_8_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1000 [3/3] (7.29ns)   --->   "%tmp57 = fadd i32 %temp_sum_3318, i32 %mul21_8_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1000 'fadd' 'tmp57' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1001 [1/3] (7.29ns)   --->   "%tmp62 = fadd i32 %mul21_8_2_1, i32 %mul21_8_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1001 'fadd' 'tmp62' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1002 [1/2] (5.91ns)   --->   "%temp_sum_3320 = fmul i32 %weights_load_13881_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1002 'fmul' 'temp_sum_3320' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1003 [1/2] (5.91ns)   --->   "%mul21_9_s = fmul i32 %weights_load_13882_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1003 'fmul' 'mul21_9_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1004 [1/2] (5.91ns)   --->   "%mul21_9_6 = fmul i32 %weights_load_13883_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1004 'fmul' 'mul21_9_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1005 [2/2] (5.91ns)   --->   "%mul21_9_1 = fmul i32 %weights_load_13884_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1005 'fmul' 'mul21_9_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1006 [2/2] (5.91ns)   --->   "%mul21_9_1_1 = fmul i32 %weights_load_13885_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1006 'fmul' 'mul21_9_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1007 [2/2] (5.91ns)   --->   "%mul21_9_1_2 = fmul i32 %weights_load_13886_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1007 'fmul' 'mul21_9_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1008 [2/2] (5.91ns)   --->   "%mul21_9_2 = fmul i32 %weights_load_13887_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1008 'fmul' 'mul21_9_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1009 [2/3] (7.29ns)   --->   "%tmp69 = fadd i32 %mul21_9_2_1, i32 %mul21_9_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1009 'fadd' 'tmp69' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1010 [2/2] (5.91ns)   --->   "%temp_sum_3322 = fmul i32 %weights_load_13890_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1010 'fmul' 'temp_sum_3322' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1011 [2/2] (5.91ns)   --->   "%mul21_10_s = fmul i32 %weights_load_13891_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1011 'fmul' 'mul21_10_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1012 [2/2] (5.91ns)   --->   "%mul21_10_6 = fmul i32 %weights_load_13892_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1012 'fmul' 'mul21_10_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1013 [3/3] (7.29ns)   --->   "%tmp76 = fadd i32 %mul21_10_2_1, i32 %mul21_10_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1013 'fadd' 'tmp76' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1014 [1/2] (5.91ns)   --->   "%mul21_11_2_1 = fmul i32 %weights_load_13906_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1014 'fmul' 'mul21_11_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1015 [1/2] (5.91ns)   --->   "%mul21_11_2_2 = fmul i32 %weights_load_13907_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1015 'fmul' 'mul21_11_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1016 [2/2] (5.91ns)   --->   "%mul21_12_2_1 = fmul i32 %weights_load_13915_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1016 'fmul' 'mul21_12_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1017 [2/2] (5.91ns)   --->   "%mul21_12_2_2 = fmul i32 %weights_load_13916_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1017 'fmul' 'mul21_12_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.29>
ST_14 : Operation 1018 [3/3] (7.29ns)   --->   "%temp_sum_3303 = fadd i32 %tmp3, i32 %tmp" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1018 'fadd' 'temp_sum_3303' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1019 [3/3] (7.29ns)   --->   "%temp_sum_3305 = fadd i32 %tmp10, i32 %tmp7" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1019 'fadd' 'temp_sum_3305' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1020 [1/3] (7.29ns)   --->   "%tmp21 = fadd i32 %tmp23, i32 %tmp22" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1020 'fadd' 'tmp21' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1021 [1/3] (7.29ns)   --->   "%tmp24 = fadd i32 %tmp26, i32 %tmp25" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1021 'fadd' 'tmp24' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1022 [2/3] (7.29ns)   --->   "%tmp28 = fadd i32 %tmp30, i32 %tmp29" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1022 'fadd' 'tmp28' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1023 [2/3] (7.29ns)   --->   "%tmp31 = fadd i32 %tmp33, i32 %tmp32" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1023 'fadd' 'tmp31' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1024 [3/3] (7.29ns)   --->   "%tmp35 = fadd i32 %tmp37, i32 %tmp36" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1024 'fadd' 'tmp35' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1025 [3/3] (7.29ns)   --->   "%tmp38 = fadd i32 %tmp40, i32 %tmp39" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1025 'fadd' 'tmp38' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1026 [1/3] (7.29ns)   --->   "%tmp43 = fadd i32 %temp_sum_3314, i32 %mul21_6_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1026 'fadd' 'tmp43' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1027 [1/3] (7.29ns)   --->   "%tmp44 = fadd i32 %mul21_6_6, i32 %mul21_6_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1027 'fadd' 'tmp44' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1028 [1/3] (7.29ns)   --->   "%tmp46 = fadd i32 %mul21_6_1_1, i32 %mul21_6_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1028 'fadd' 'tmp46' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1029 [1/3] (7.29ns)   --->   "%tmp47 = fadd i32 %tmp48, i32 %mul21_6_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1029 'fadd' 'tmp47' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1030 [1/3] (7.29ns)   --->   "%tmp50 = fadd i32 %temp_sum_3316, i32 %mul21_7_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1030 'fadd' 'tmp50' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1031 [2/3] (7.29ns)   --->   "%tmp51 = fadd i32 %mul21_7_6, i32 %mul21_7_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1031 'fadd' 'tmp51' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1032 [2/3] (7.29ns)   --->   "%tmp53 = fadd i32 %mul21_7_1_1, i32 %mul21_7_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1032 'fadd' 'tmp53' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1033 [2/3] (7.29ns)   --->   "%tmp54 = fadd i32 %tmp55, i32 %mul21_7_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1033 'fadd' 'tmp54' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1034 [2/3] (7.29ns)   --->   "%tmp57 = fadd i32 %temp_sum_3318, i32 %mul21_8_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1034 'fadd' 'tmp57' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1035 [3/3] (7.29ns)   --->   "%tmp58 = fadd i32 %mul21_8_6, i32 %mul21_8_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1035 'fadd' 'tmp58' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1036 [3/3] (7.29ns)   --->   "%tmp60 = fadd i32 %mul21_8_1_1, i32 %mul21_8_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1036 'fadd' 'tmp60' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1037 [3/3] (7.29ns)   --->   "%tmp61 = fadd i32 %tmp62, i32 %mul21_8_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1037 'fadd' 'tmp61' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1038 [1/2] (5.91ns)   --->   "%mul21_9_1 = fmul i32 %weights_load_13884_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1038 'fmul' 'mul21_9_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1039 [1/2] (5.91ns)   --->   "%mul21_9_1_1 = fmul i32 %weights_load_13885_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1039 'fmul' 'mul21_9_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1040 [1/2] (5.91ns)   --->   "%mul21_9_1_2 = fmul i32 %weights_load_13886_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1040 'fmul' 'mul21_9_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1041 [1/2] (5.91ns)   --->   "%mul21_9_2 = fmul i32 %weights_load_13887_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1041 'fmul' 'mul21_9_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1042 [1/3] (7.29ns)   --->   "%tmp69 = fadd i32 %mul21_9_2_1, i32 %mul21_9_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1042 'fadd' 'tmp69' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1043 [1/2] (5.91ns)   --->   "%temp_sum_3322 = fmul i32 %weights_load_13890_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1043 'fmul' 'temp_sum_3322' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1044 [1/2] (5.91ns)   --->   "%mul21_10_s = fmul i32 %weights_load_13891_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1044 'fmul' 'mul21_10_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1045 [1/2] (5.91ns)   --->   "%mul21_10_6 = fmul i32 %weights_load_13892_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1045 'fmul' 'mul21_10_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1046 [2/2] (5.91ns)   --->   "%mul21_10_1 = fmul i32 %weights_load_13893_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1046 'fmul' 'mul21_10_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1047 [2/2] (5.91ns)   --->   "%mul21_10_1_1 = fmul i32 %weights_load_13894_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1047 'fmul' 'mul21_10_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1048 [2/2] (5.91ns)   --->   "%mul21_10_1_2 = fmul i32 %weights_load_13895_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1048 'fmul' 'mul21_10_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1049 [2/2] (5.91ns)   --->   "%mul21_10_2 = fmul i32 %weights_load_13896_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1049 'fmul' 'mul21_10_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1050 [2/3] (7.29ns)   --->   "%tmp76 = fadd i32 %mul21_10_2_1, i32 %mul21_10_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1050 'fadd' 'tmp76' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1051 [2/2] (5.91ns)   --->   "%temp_sum_3324 = fmul i32 %weights_load_13899_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1051 'fmul' 'temp_sum_3324' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1052 [2/2] (5.91ns)   --->   "%mul21_11_s = fmul i32 %weights_load_13900_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1052 'fmul' 'mul21_11_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1053 [2/2] (5.91ns)   --->   "%mul21_11_6 = fmul i32 %weights_load_13901_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1053 'fmul' 'mul21_11_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1054 [3/3] (7.29ns)   --->   "%tmp83 = fadd i32 %mul21_11_2_1, i32 %mul21_11_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1054 'fadd' 'tmp83' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1055 [1/2] (5.91ns)   --->   "%mul21_12_2_1 = fmul i32 %weights_load_13915_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1055 'fmul' 'mul21_12_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1056 [1/2] (5.91ns)   --->   "%mul21_12_2_2 = fmul i32 %weights_load_13916_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1056 'fmul' 'mul21_12_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1057 [2/2] (5.91ns)   --->   "%mul21_13_2_1 = fmul i32 %weights_load_13924_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1057 'fmul' 'mul21_13_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1058 [2/2] (5.91ns)   --->   "%mul21_13_2_2 = fmul i32 %weights_load_13925_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1058 'fmul' 'mul21_13_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.29>
ST_15 : Operation 1059 [2/3] (7.29ns)   --->   "%temp_sum_3303 = fadd i32 %tmp3, i32 %tmp" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1059 'fadd' 'temp_sum_3303' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1060 [2/3] (7.29ns)   --->   "%temp_sum_3305 = fadd i32 %tmp10, i32 %tmp7" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1060 'fadd' 'temp_sum_3305' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1061 [3/3] (7.29ns)   --->   "%temp_sum_3307 = fadd i32 %tmp17, i32 %tmp14" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1061 'fadd' 'temp_sum_3307' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1062 [1/3] (7.29ns)   --->   "%tmp28 = fadd i32 %tmp30, i32 %tmp29" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1062 'fadd' 'tmp28' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1063 [1/3] (7.29ns)   --->   "%tmp31 = fadd i32 %tmp33, i32 %tmp32" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1063 'fadd' 'tmp31' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1064 [2/3] (7.29ns)   --->   "%tmp35 = fadd i32 %tmp37, i32 %tmp36" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1064 'fadd' 'tmp35' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1065 [2/3] (7.29ns)   --->   "%tmp38 = fadd i32 %tmp40, i32 %tmp39" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1065 'fadd' 'tmp38' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1066 [3/3] (7.29ns)   --->   "%tmp42 = fadd i32 %tmp44, i32 %tmp43" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1066 'fadd' 'tmp42' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1067 [3/3] (7.29ns)   --->   "%tmp45 = fadd i32 %tmp47, i32 %tmp46" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1067 'fadd' 'tmp45' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1068 [1/3] (7.29ns)   --->   "%tmp51 = fadd i32 %mul21_7_6, i32 %mul21_7_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1068 'fadd' 'tmp51' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1069 [1/3] (7.29ns)   --->   "%tmp53 = fadd i32 %mul21_7_1_1, i32 %mul21_7_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1069 'fadd' 'tmp53' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1070 [1/3] (7.29ns)   --->   "%tmp54 = fadd i32 %tmp55, i32 %mul21_7_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1070 'fadd' 'tmp54' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1071 [1/3] (7.29ns)   --->   "%tmp57 = fadd i32 %temp_sum_3318, i32 %mul21_8_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1071 'fadd' 'tmp57' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1072 [2/3] (7.29ns)   --->   "%tmp58 = fadd i32 %mul21_8_6, i32 %mul21_8_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1072 'fadd' 'tmp58' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1073 [2/3] (7.29ns)   --->   "%tmp60 = fadd i32 %mul21_8_1_1, i32 %mul21_8_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1073 'fadd' 'tmp60' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1074 [2/3] (7.29ns)   --->   "%tmp61 = fadd i32 %tmp62, i32 %mul21_8_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1074 'fadd' 'tmp61' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1075 [3/3] (7.29ns)   --->   "%tmp64 = fadd i32 %temp_sum_3320, i32 %mul21_9_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1075 'fadd' 'tmp64' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1076 [3/3] (7.29ns)   --->   "%tmp65 = fadd i32 %mul21_9_6, i32 %mul21_9_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1076 'fadd' 'tmp65' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1077 [3/3] (7.29ns)   --->   "%tmp67 = fadd i32 %mul21_9_1_1, i32 %mul21_9_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1077 'fadd' 'tmp67' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1078 [3/3] (7.29ns)   --->   "%tmp68 = fadd i32 %tmp69, i32 %mul21_9_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1078 'fadd' 'tmp68' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1079 [1/2] (5.91ns)   --->   "%mul21_10_1 = fmul i32 %weights_load_13893_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1079 'fmul' 'mul21_10_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1080 [1/2] (5.91ns)   --->   "%mul21_10_1_1 = fmul i32 %weights_load_13894_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1080 'fmul' 'mul21_10_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1081 [1/2] (5.91ns)   --->   "%mul21_10_1_2 = fmul i32 %weights_load_13895_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1081 'fmul' 'mul21_10_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1082 [1/2] (5.91ns)   --->   "%mul21_10_2 = fmul i32 %weights_load_13896_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1082 'fmul' 'mul21_10_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1083 [1/3] (7.29ns)   --->   "%tmp76 = fadd i32 %mul21_10_2_1, i32 %mul21_10_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1083 'fadd' 'tmp76' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1084 [1/2] (5.91ns)   --->   "%temp_sum_3324 = fmul i32 %weights_load_13899_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1084 'fmul' 'temp_sum_3324' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1085 [1/2] (5.91ns)   --->   "%mul21_11_s = fmul i32 %weights_load_13900_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1085 'fmul' 'mul21_11_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1086 [1/2] (5.91ns)   --->   "%mul21_11_6 = fmul i32 %weights_load_13901_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1086 'fmul' 'mul21_11_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1087 [2/2] (5.91ns)   --->   "%mul21_11_1 = fmul i32 %weights_load_13902_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1087 'fmul' 'mul21_11_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1088 [2/2] (5.91ns)   --->   "%mul21_11_1_1 = fmul i32 %weights_load_13903_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1088 'fmul' 'mul21_11_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1089 [2/2] (5.91ns)   --->   "%mul21_11_1_2 = fmul i32 %weights_load_13904_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1089 'fmul' 'mul21_11_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1090 [2/2] (5.91ns)   --->   "%mul21_11_2 = fmul i32 %weights_load_13905_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1090 'fmul' 'mul21_11_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1091 [2/3] (7.29ns)   --->   "%tmp83 = fadd i32 %mul21_11_2_1, i32 %mul21_11_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1091 'fadd' 'tmp83' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1092 [2/2] (5.91ns)   --->   "%temp_sum_3326 = fmul i32 %weights_load_13908_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1092 'fmul' 'temp_sum_3326' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1093 [2/2] (5.91ns)   --->   "%mul21_12_s = fmul i32 %weights_load_13909_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1093 'fmul' 'mul21_12_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1094 [2/2] (5.91ns)   --->   "%mul21_12_6 = fmul i32 %weights_load_13910_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1094 'fmul' 'mul21_12_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1095 [3/3] (7.29ns)   --->   "%tmp90 = fadd i32 %mul21_12_2_1, i32 %mul21_12_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1095 'fadd' 'tmp90' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1096 [1/2] (5.91ns)   --->   "%mul21_13_2_1 = fmul i32 %weights_load_13924_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1096 'fmul' 'mul21_13_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1097 [1/2] (5.91ns)   --->   "%mul21_13_2_2 = fmul i32 %weights_load_13925_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1097 'fmul' 'mul21_13_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1098 [2/2] (5.91ns)   --->   "%mul21_14_2_1 = fmul i32 %weights_load_13933_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1098 'fmul' 'mul21_14_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1099 [2/2] (5.91ns)   --->   "%mul21_14_2_2 = fmul i32 %weights_load_13934_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1099 'fmul' 'mul21_14_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.29>
ST_16 : Operation 1100 [1/3] (7.29ns)   --->   "%temp_sum_3303 = fadd i32 %tmp3, i32 %tmp" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1100 'fadd' 'temp_sum_3303' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1101 [1/3] (7.29ns)   --->   "%temp_sum_3305 = fadd i32 %tmp10, i32 %tmp7" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1101 'fadd' 'temp_sum_3305' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1102 [2/3] (7.29ns)   --->   "%temp_sum_3307 = fadd i32 %tmp17, i32 %tmp14" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1102 'fadd' 'temp_sum_3307' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1103 [3/3] (7.29ns)   --->   "%temp_sum_3309 = fadd i32 %tmp24, i32 %tmp21" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1103 'fadd' 'temp_sum_3309' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1104 [1/3] (7.29ns)   --->   "%tmp35 = fadd i32 %tmp37, i32 %tmp36" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1104 'fadd' 'tmp35' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1105 [1/3] (7.29ns)   --->   "%tmp38 = fadd i32 %tmp40, i32 %tmp39" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1105 'fadd' 'tmp38' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1106 [2/3] (7.29ns)   --->   "%tmp42 = fadd i32 %tmp44, i32 %tmp43" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1106 'fadd' 'tmp42' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1107 [2/3] (7.29ns)   --->   "%tmp45 = fadd i32 %tmp47, i32 %tmp46" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1107 'fadd' 'tmp45' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1108 [3/3] (7.29ns)   --->   "%tmp49 = fadd i32 %tmp51, i32 %tmp50" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1108 'fadd' 'tmp49' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1109 [3/3] (7.29ns)   --->   "%tmp52 = fadd i32 %tmp54, i32 %tmp53" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1109 'fadd' 'tmp52' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1110 [1/3] (7.29ns)   --->   "%tmp58 = fadd i32 %mul21_8_6, i32 %mul21_8_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1110 'fadd' 'tmp58' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1111 [1/3] (7.29ns)   --->   "%tmp60 = fadd i32 %mul21_8_1_1, i32 %mul21_8_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1111 'fadd' 'tmp60' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1112 [1/3] (7.29ns)   --->   "%tmp61 = fadd i32 %tmp62, i32 %mul21_8_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1112 'fadd' 'tmp61' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1113 [2/3] (7.29ns)   --->   "%tmp64 = fadd i32 %temp_sum_3320, i32 %mul21_9_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1113 'fadd' 'tmp64' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1114 [2/3] (7.29ns)   --->   "%tmp65 = fadd i32 %mul21_9_6, i32 %mul21_9_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1114 'fadd' 'tmp65' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1115 [2/3] (7.29ns)   --->   "%tmp67 = fadd i32 %mul21_9_1_1, i32 %mul21_9_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1115 'fadd' 'tmp67' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1116 [2/3] (7.29ns)   --->   "%tmp68 = fadd i32 %tmp69, i32 %mul21_9_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1116 'fadd' 'tmp68' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1117 [3/3] (7.29ns)   --->   "%tmp71 = fadd i32 %temp_sum_3322, i32 %mul21_10_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1117 'fadd' 'tmp71' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1118 [3/3] (7.29ns)   --->   "%tmp72 = fadd i32 %mul21_10_6, i32 %mul21_10_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1118 'fadd' 'tmp72' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1119 [3/3] (7.29ns)   --->   "%tmp74 = fadd i32 %mul21_10_1_1, i32 %mul21_10_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1119 'fadd' 'tmp74' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1120 [3/3] (7.29ns)   --->   "%tmp75 = fadd i32 %tmp76, i32 %mul21_10_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1120 'fadd' 'tmp75' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1121 [1/2] (5.91ns)   --->   "%mul21_11_1 = fmul i32 %weights_load_13902_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1121 'fmul' 'mul21_11_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1122 [1/2] (5.91ns)   --->   "%mul21_11_1_1 = fmul i32 %weights_load_13903_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1122 'fmul' 'mul21_11_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1123 [1/2] (5.91ns)   --->   "%mul21_11_1_2 = fmul i32 %weights_load_13904_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1123 'fmul' 'mul21_11_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1124 [1/2] (5.91ns)   --->   "%mul21_11_2 = fmul i32 %weights_load_13905_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1124 'fmul' 'mul21_11_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1125 [1/3] (7.29ns)   --->   "%tmp83 = fadd i32 %mul21_11_2_1, i32 %mul21_11_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1125 'fadd' 'tmp83' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1126 [1/2] (5.91ns)   --->   "%temp_sum_3326 = fmul i32 %weights_load_13908_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1126 'fmul' 'temp_sum_3326' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1127 [1/2] (5.91ns)   --->   "%mul21_12_s = fmul i32 %weights_load_13909_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1127 'fmul' 'mul21_12_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1128 [1/2] (5.91ns)   --->   "%mul21_12_6 = fmul i32 %weights_load_13910_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1128 'fmul' 'mul21_12_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1129 [2/2] (5.91ns)   --->   "%mul21_12_1 = fmul i32 %weights_load_13911_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1129 'fmul' 'mul21_12_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1130 [2/2] (5.91ns)   --->   "%mul21_12_1_1 = fmul i32 %weights_load_13912_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1130 'fmul' 'mul21_12_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1131 [2/2] (5.91ns)   --->   "%mul21_12_1_2 = fmul i32 %weights_load_13913_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1131 'fmul' 'mul21_12_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1132 [2/2] (5.91ns)   --->   "%mul21_12_2 = fmul i32 %weights_load_13914_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1132 'fmul' 'mul21_12_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1133 [2/3] (7.29ns)   --->   "%tmp90 = fadd i32 %mul21_12_2_1, i32 %mul21_12_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1133 'fadd' 'tmp90' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1134 [2/2] (5.91ns)   --->   "%temp_sum_3328 = fmul i32 %weights_load_13917_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1134 'fmul' 'temp_sum_3328' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1135 [2/2] (5.91ns)   --->   "%mul21_13_s = fmul i32 %weights_load_13918_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1135 'fmul' 'mul21_13_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1136 [2/2] (5.91ns)   --->   "%mul21_13_6 = fmul i32 %weights_load_13919_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1136 'fmul' 'mul21_13_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1137 [3/3] (7.29ns)   --->   "%tmp97 = fadd i32 %mul21_13_2_1, i32 %mul21_13_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1137 'fadd' 'tmp97' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1138 [1/2] (5.91ns)   --->   "%mul21_14_2_1 = fmul i32 %weights_load_13933_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1138 'fmul' 'mul21_14_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1139 [1/2] (5.91ns)   --->   "%mul21_14_2_2 = fmul i32 %weights_load_13934_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1139 'fmul' 'mul21_14_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1140 [2/2] (5.91ns)   --->   "%mul21_15_2_1 = fmul i32 %weights_load_13942_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1140 'fmul' 'mul21_15_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1141 [2/2] (5.91ns)   --->   "%mul21_15_2_2 = fmul i32 %weights_load_13943_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1141 'fmul' 'mul21_15_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3508 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 3508 'ret' 'ret_ln0' <Predicate = (icmp_ln275)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 7.29>
ST_17 : Operation 1142 [1/1] (0.00ns)   --->   "%bitcast_ln174 = bitcast i32 %temp_sum_3303" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1142 'bitcast' 'bitcast_ln174' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_17 : Operation 1143 [1/1] (2.10ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_15, i32 %bitcast_ln174" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1143 'write' 'write_ln174' <Predicate = (!icmp_ln275)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_17 : Operation 1144 [1/3] (7.29ns)   --->   "%temp_sum_3307 = fadd i32 %tmp17, i32 %tmp14" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1144 'fadd' 'temp_sum_3307' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1145 [2/3] (7.29ns)   --->   "%temp_sum_3309 = fadd i32 %tmp24, i32 %tmp21" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1145 'fadd' 'temp_sum_3309' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1146 [3/3] (7.29ns)   --->   "%temp_sum_3311 = fadd i32 %tmp31, i32 %tmp28" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1146 'fadd' 'temp_sum_3311' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1147 [1/3] (7.29ns)   --->   "%tmp42 = fadd i32 %tmp44, i32 %tmp43" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1147 'fadd' 'tmp42' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1148 [1/3] (7.29ns)   --->   "%tmp45 = fadd i32 %tmp47, i32 %tmp46" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1148 'fadd' 'tmp45' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1149 [2/3] (7.29ns)   --->   "%tmp49 = fadd i32 %tmp51, i32 %tmp50" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1149 'fadd' 'tmp49' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1150 [2/3] (7.29ns)   --->   "%tmp52 = fadd i32 %tmp54, i32 %tmp53" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1150 'fadd' 'tmp52' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1151 [3/3] (7.29ns)   --->   "%tmp56 = fadd i32 %tmp58, i32 %tmp57" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1151 'fadd' 'tmp56' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1152 [3/3] (7.29ns)   --->   "%tmp59 = fadd i32 %tmp61, i32 %tmp60" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1152 'fadd' 'tmp59' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1153 [1/3] (7.29ns)   --->   "%tmp64 = fadd i32 %temp_sum_3320, i32 %mul21_9_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1153 'fadd' 'tmp64' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1154 [1/3] (7.29ns)   --->   "%tmp65 = fadd i32 %mul21_9_6, i32 %mul21_9_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1154 'fadd' 'tmp65' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1155 [1/3] (7.29ns)   --->   "%tmp67 = fadd i32 %mul21_9_1_1, i32 %mul21_9_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1155 'fadd' 'tmp67' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1156 [1/3] (7.29ns)   --->   "%tmp68 = fadd i32 %tmp69, i32 %mul21_9_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1156 'fadd' 'tmp68' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1157 [2/3] (7.29ns)   --->   "%tmp71 = fadd i32 %temp_sum_3322, i32 %mul21_10_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1157 'fadd' 'tmp71' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1158 [2/3] (7.29ns)   --->   "%tmp72 = fadd i32 %mul21_10_6, i32 %mul21_10_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1158 'fadd' 'tmp72' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1159 [2/3] (7.29ns)   --->   "%tmp74 = fadd i32 %mul21_10_1_1, i32 %mul21_10_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1159 'fadd' 'tmp74' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1160 [2/3] (7.29ns)   --->   "%tmp75 = fadd i32 %tmp76, i32 %mul21_10_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1160 'fadd' 'tmp75' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1161 [3/3] (7.29ns)   --->   "%tmp78 = fadd i32 %temp_sum_3324, i32 %mul21_11_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1161 'fadd' 'tmp78' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1162 [3/3] (7.29ns)   --->   "%tmp79 = fadd i32 %mul21_11_6, i32 %mul21_11_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1162 'fadd' 'tmp79' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1163 [3/3] (7.29ns)   --->   "%tmp81 = fadd i32 %mul21_11_1_1, i32 %mul21_11_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1163 'fadd' 'tmp81' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1164 [3/3] (7.29ns)   --->   "%tmp82 = fadd i32 %tmp83, i32 %mul21_11_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1164 'fadd' 'tmp82' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1165 [1/2] (5.91ns)   --->   "%mul21_12_1 = fmul i32 %weights_load_13911_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1165 'fmul' 'mul21_12_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1166 [1/2] (5.91ns)   --->   "%mul21_12_1_1 = fmul i32 %weights_load_13912_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1166 'fmul' 'mul21_12_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1167 [1/2] (5.91ns)   --->   "%mul21_12_1_2 = fmul i32 %weights_load_13913_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1167 'fmul' 'mul21_12_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1168 [1/2] (5.91ns)   --->   "%mul21_12_2 = fmul i32 %weights_load_13914_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1168 'fmul' 'mul21_12_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1169 [1/3] (7.29ns)   --->   "%tmp90 = fadd i32 %mul21_12_2_1, i32 %mul21_12_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1169 'fadd' 'tmp90' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1170 [1/2] (5.91ns)   --->   "%temp_sum_3328 = fmul i32 %weights_load_13917_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1170 'fmul' 'temp_sum_3328' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1171 [1/2] (5.91ns)   --->   "%mul21_13_s = fmul i32 %weights_load_13918_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1171 'fmul' 'mul21_13_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1172 [1/2] (5.91ns)   --->   "%mul21_13_6 = fmul i32 %weights_load_13919_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1172 'fmul' 'mul21_13_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1173 [2/2] (5.91ns)   --->   "%mul21_13_1 = fmul i32 %weights_load_13920_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1173 'fmul' 'mul21_13_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1174 [2/2] (5.91ns)   --->   "%mul21_13_1_1 = fmul i32 %weights_load_13921_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1174 'fmul' 'mul21_13_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1175 [2/2] (5.91ns)   --->   "%mul21_13_1_2 = fmul i32 %weights_load_13922_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1175 'fmul' 'mul21_13_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1176 [2/2] (5.91ns)   --->   "%mul21_13_2 = fmul i32 %weights_load_13923_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1176 'fmul' 'mul21_13_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1177 [2/3] (7.29ns)   --->   "%tmp97 = fadd i32 %mul21_13_2_1, i32 %mul21_13_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1177 'fadd' 'tmp97' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1178 [2/2] (5.91ns)   --->   "%temp_sum_3330 = fmul i32 %weights_load_13926_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1178 'fmul' 'temp_sum_3330' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1179 [2/2] (5.91ns)   --->   "%mul21_14_s = fmul i32 %weights_load_13927_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1179 'fmul' 'mul21_14_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1180 [2/2] (5.91ns)   --->   "%mul21_14_6 = fmul i32 %weights_load_13928_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1180 'fmul' 'mul21_14_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1181 [3/3] (7.29ns)   --->   "%tmp104 = fadd i32 %mul21_14_2_1, i32 %mul21_14_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1181 'fadd' 'tmp104' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1182 [1/2] (5.91ns)   --->   "%mul21_15_2_1 = fmul i32 %weights_load_13942_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1182 'fmul' 'mul21_15_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1183 [1/2] (5.91ns)   --->   "%mul21_15_2_2 = fmul i32 %weights_load_13943_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1183 'fmul' 'mul21_15_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1184 [2/2] (5.91ns)   --->   "%mul21_16_2_1 = fmul i32 %weights_load_13951_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1184 'fmul' 'mul21_16_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1185 [2/2] (5.91ns)   --->   "%mul21_16_2_2 = fmul i32 %weights_load_13952_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1185 'fmul' 'mul21_16_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.29>
ST_18 : Operation 1186 [1/1] (0.00ns)   --->   "%bitcast_ln174_1916 = bitcast i32 %temp_sum_3305" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1186 'bitcast' 'bitcast_ln174_1916' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_18 : Operation 1187 [1/1] (2.10ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_15, i32 %bitcast_ln174_1916" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1187 'write' 'write_ln174' <Predicate = (!icmp_ln275)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_18 : Operation 1188 [1/3] (7.29ns)   --->   "%temp_sum_3309 = fadd i32 %tmp24, i32 %tmp21" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1188 'fadd' 'temp_sum_3309' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1189 [2/3] (7.29ns)   --->   "%temp_sum_3311 = fadd i32 %tmp31, i32 %tmp28" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1189 'fadd' 'temp_sum_3311' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1190 [3/3] (7.29ns)   --->   "%temp_sum_3313 = fadd i32 %tmp38, i32 %tmp35" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1190 'fadd' 'temp_sum_3313' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1191 [1/3] (7.29ns)   --->   "%tmp49 = fadd i32 %tmp51, i32 %tmp50" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1191 'fadd' 'tmp49' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1192 [1/3] (7.29ns)   --->   "%tmp52 = fadd i32 %tmp54, i32 %tmp53" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1192 'fadd' 'tmp52' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1193 [2/3] (7.29ns)   --->   "%tmp56 = fadd i32 %tmp58, i32 %tmp57" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1193 'fadd' 'tmp56' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1194 [2/3] (7.29ns)   --->   "%tmp59 = fadd i32 %tmp61, i32 %tmp60" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1194 'fadd' 'tmp59' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1195 [3/3] (7.29ns)   --->   "%tmp63 = fadd i32 %tmp65, i32 %tmp64" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1195 'fadd' 'tmp63' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1196 [3/3] (7.29ns)   --->   "%tmp66 = fadd i32 %tmp68, i32 %tmp67" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1196 'fadd' 'tmp66' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1197 [1/3] (7.29ns)   --->   "%tmp71 = fadd i32 %temp_sum_3322, i32 %mul21_10_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1197 'fadd' 'tmp71' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1198 [1/3] (7.29ns)   --->   "%tmp72 = fadd i32 %mul21_10_6, i32 %mul21_10_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1198 'fadd' 'tmp72' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1199 [1/3] (7.29ns)   --->   "%tmp74 = fadd i32 %mul21_10_1_1, i32 %mul21_10_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1199 'fadd' 'tmp74' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1200 [1/3] (7.29ns)   --->   "%tmp75 = fadd i32 %tmp76, i32 %mul21_10_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1200 'fadd' 'tmp75' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1201 [2/3] (7.29ns)   --->   "%tmp78 = fadd i32 %temp_sum_3324, i32 %mul21_11_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1201 'fadd' 'tmp78' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1202 [2/3] (7.29ns)   --->   "%tmp79 = fadd i32 %mul21_11_6, i32 %mul21_11_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1202 'fadd' 'tmp79' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1203 [2/3] (7.29ns)   --->   "%tmp81 = fadd i32 %mul21_11_1_1, i32 %mul21_11_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1203 'fadd' 'tmp81' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1204 [2/3] (7.29ns)   --->   "%tmp82 = fadd i32 %tmp83, i32 %mul21_11_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1204 'fadd' 'tmp82' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1205 [3/3] (7.29ns)   --->   "%tmp85 = fadd i32 %temp_sum_3326, i32 %mul21_12_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1205 'fadd' 'tmp85' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1206 [3/3] (7.29ns)   --->   "%tmp86 = fadd i32 %mul21_12_6, i32 %mul21_12_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1206 'fadd' 'tmp86' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1207 [3/3] (7.29ns)   --->   "%tmp88 = fadd i32 %mul21_12_1_1, i32 %mul21_12_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1207 'fadd' 'tmp88' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1208 [3/3] (7.29ns)   --->   "%tmp89 = fadd i32 %tmp90, i32 %mul21_12_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1208 'fadd' 'tmp89' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1209 [1/2] (5.91ns)   --->   "%mul21_13_1 = fmul i32 %weights_load_13920_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1209 'fmul' 'mul21_13_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1210 [1/2] (5.91ns)   --->   "%mul21_13_1_1 = fmul i32 %weights_load_13921_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1210 'fmul' 'mul21_13_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1211 [1/2] (5.91ns)   --->   "%mul21_13_1_2 = fmul i32 %weights_load_13922_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1211 'fmul' 'mul21_13_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1212 [1/2] (5.91ns)   --->   "%mul21_13_2 = fmul i32 %weights_load_13923_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1212 'fmul' 'mul21_13_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1213 [1/3] (7.29ns)   --->   "%tmp97 = fadd i32 %mul21_13_2_1, i32 %mul21_13_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1213 'fadd' 'tmp97' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1214 [1/2] (5.91ns)   --->   "%temp_sum_3330 = fmul i32 %weights_load_13926_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1214 'fmul' 'temp_sum_3330' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1215 [1/2] (5.91ns)   --->   "%mul21_14_s = fmul i32 %weights_load_13927_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1215 'fmul' 'mul21_14_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1216 [1/2] (5.91ns)   --->   "%mul21_14_6 = fmul i32 %weights_load_13928_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1216 'fmul' 'mul21_14_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1217 [2/2] (5.91ns)   --->   "%mul21_14_1 = fmul i32 %weights_load_13929_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1217 'fmul' 'mul21_14_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1218 [2/2] (5.91ns)   --->   "%mul21_14_1_1 = fmul i32 %weights_load_13930_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1218 'fmul' 'mul21_14_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1219 [2/2] (5.91ns)   --->   "%mul21_14_1_2 = fmul i32 %weights_load_13931_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1219 'fmul' 'mul21_14_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1220 [2/2] (5.91ns)   --->   "%mul21_14_2 = fmul i32 %weights_load_13932_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1220 'fmul' 'mul21_14_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1221 [2/3] (7.29ns)   --->   "%tmp104 = fadd i32 %mul21_14_2_1, i32 %mul21_14_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1221 'fadd' 'tmp104' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1222 [2/2] (5.91ns)   --->   "%temp_sum_3332 = fmul i32 %weights_load_13935_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1222 'fmul' 'temp_sum_3332' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1223 [2/2] (5.91ns)   --->   "%mul21_15_s = fmul i32 %weights_load_13936_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1223 'fmul' 'mul21_15_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1224 [2/2] (5.91ns)   --->   "%mul21_15_6 = fmul i32 %weights_load_13937_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1224 'fmul' 'mul21_15_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1225 [3/3] (7.29ns)   --->   "%tmp111 = fadd i32 %mul21_15_2_1, i32 %mul21_15_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1225 'fadd' 'tmp111' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1226 [1/2] (5.91ns)   --->   "%mul21_16_2_1 = fmul i32 %weights_load_13951_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1226 'fmul' 'mul21_16_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1227 [1/2] (5.91ns)   --->   "%mul21_16_2_2 = fmul i32 %weights_load_13952_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1227 'fmul' 'mul21_16_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1228 [2/2] (5.91ns)   --->   "%mul21_17_2_1 = fmul i32 %weights_load_13960_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1228 'fmul' 'mul21_17_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1229 [2/2] (5.91ns)   --->   "%mul21_17_2_2 = fmul i32 %weights_load_13961_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1229 'fmul' 'mul21_17_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.29>
ST_19 : Operation 1230 [1/1] (0.00ns)   --->   "%bitcast_ln174_1917 = bitcast i32 %temp_sum_3307" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1230 'bitcast' 'bitcast_ln174_1917' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_19 : Operation 1231 [1/1] (2.10ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_15, i32 %bitcast_ln174_1917" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1231 'write' 'write_ln174' <Predicate = (!icmp_ln275)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_19 : Operation 1232 [1/3] (7.29ns)   --->   "%temp_sum_3311 = fadd i32 %tmp31, i32 %tmp28" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1232 'fadd' 'temp_sum_3311' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1233 [2/3] (7.29ns)   --->   "%temp_sum_3313 = fadd i32 %tmp38, i32 %tmp35" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1233 'fadd' 'temp_sum_3313' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1234 [3/3] (7.29ns)   --->   "%temp_sum_3315 = fadd i32 %tmp45, i32 %tmp42" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1234 'fadd' 'temp_sum_3315' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1235 [1/3] (7.29ns)   --->   "%tmp56 = fadd i32 %tmp58, i32 %tmp57" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1235 'fadd' 'tmp56' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1236 [1/3] (7.29ns)   --->   "%tmp59 = fadd i32 %tmp61, i32 %tmp60" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1236 'fadd' 'tmp59' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1237 [2/3] (7.29ns)   --->   "%tmp63 = fadd i32 %tmp65, i32 %tmp64" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1237 'fadd' 'tmp63' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1238 [2/3] (7.29ns)   --->   "%tmp66 = fadd i32 %tmp68, i32 %tmp67" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1238 'fadd' 'tmp66' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1239 [3/3] (7.29ns)   --->   "%tmp70 = fadd i32 %tmp72, i32 %tmp71" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1239 'fadd' 'tmp70' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1240 [3/3] (7.29ns)   --->   "%tmp73 = fadd i32 %tmp75, i32 %tmp74" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1240 'fadd' 'tmp73' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1241 [1/3] (7.29ns)   --->   "%tmp78 = fadd i32 %temp_sum_3324, i32 %mul21_11_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1241 'fadd' 'tmp78' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1242 [1/3] (7.29ns)   --->   "%tmp79 = fadd i32 %mul21_11_6, i32 %mul21_11_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1242 'fadd' 'tmp79' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1243 [1/3] (7.29ns)   --->   "%tmp81 = fadd i32 %mul21_11_1_1, i32 %mul21_11_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1243 'fadd' 'tmp81' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1244 [1/3] (7.29ns)   --->   "%tmp82 = fadd i32 %tmp83, i32 %mul21_11_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1244 'fadd' 'tmp82' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1245 [2/3] (7.29ns)   --->   "%tmp85 = fadd i32 %temp_sum_3326, i32 %mul21_12_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1245 'fadd' 'tmp85' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1246 [2/3] (7.29ns)   --->   "%tmp86 = fadd i32 %mul21_12_6, i32 %mul21_12_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1246 'fadd' 'tmp86' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1247 [2/3] (7.29ns)   --->   "%tmp88 = fadd i32 %mul21_12_1_1, i32 %mul21_12_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1247 'fadd' 'tmp88' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1248 [2/3] (7.29ns)   --->   "%tmp89 = fadd i32 %tmp90, i32 %mul21_12_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1248 'fadd' 'tmp89' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1249 [3/3] (7.29ns)   --->   "%tmp92 = fadd i32 %temp_sum_3328, i32 %mul21_13_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1249 'fadd' 'tmp92' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1250 [3/3] (7.29ns)   --->   "%tmp93 = fadd i32 %mul21_13_6, i32 %mul21_13_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1250 'fadd' 'tmp93' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1251 [3/3] (7.29ns)   --->   "%tmp95 = fadd i32 %mul21_13_1_1, i32 %mul21_13_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1251 'fadd' 'tmp95' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1252 [3/3] (7.29ns)   --->   "%tmp96 = fadd i32 %tmp97, i32 %mul21_13_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1252 'fadd' 'tmp96' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1253 [1/2] (5.91ns)   --->   "%mul21_14_1 = fmul i32 %weights_load_13929_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1253 'fmul' 'mul21_14_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1254 [1/2] (5.91ns)   --->   "%mul21_14_1_1 = fmul i32 %weights_load_13930_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1254 'fmul' 'mul21_14_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1255 [1/2] (5.91ns)   --->   "%mul21_14_1_2 = fmul i32 %weights_load_13931_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1255 'fmul' 'mul21_14_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1256 [1/2] (5.91ns)   --->   "%mul21_14_2 = fmul i32 %weights_load_13932_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1256 'fmul' 'mul21_14_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1257 [1/3] (7.29ns)   --->   "%tmp104 = fadd i32 %mul21_14_2_1, i32 %mul21_14_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1257 'fadd' 'tmp104' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1258 [1/2] (5.91ns)   --->   "%temp_sum_3332 = fmul i32 %weights_load_13935_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1258 'fmul' 'temp_sum_3332' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1259 [1/2] (5.91ns)   --->   "%mul21_15_s = fmul i32 %weights_load_13936_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1259 'fmul' 'mul21_15_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1260 [1/2] (5.91ns)   --->   "%mul21_15_6 = fmul i32 %weights_load_13937_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1260 'fmul' 'mul21_15_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1261 [2/2] (5.91ns)   --->   "%mul21_15_1 = fmul i32 %weights_load_13938_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1261 'fmul' 'mul21_15_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1262 [2/2] (5.91ns)   --->   "%mul21_15_1_1 = fmul i32 %weights_load_13939_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1262 'fmul' 'mul21_15_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1263 [2/2] (5.91ns)   --->   "%mul21_15_1_2 = fmul i32 %weights_load_13940_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1263 'fmul' 'mul21_15_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1264 [2/2] (5.91ns)   --->   "%mul21_15_2 = fmul i32 %weights_load_13941_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1264 'fmul' 'mul21_15_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1265 [2/3] (7.29ns)   --->   "%tmp111 = fadd i32 %mul21_15_2_1, i32 %mul21_15_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1265 'fadd' 'tmp111' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1266 [2/2] (5.91ns)   --->   "%temp_sum_3334 = fmul i32 %weights_load_13944_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1266 'fmul' 'temp_sum_3334' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1267 [2/2] (5.91ns)   --->   "%mul21_16_s = fmul i32 %weights_load_13945_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1267 'fmul' 'mul21_16_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1268 [2/2] (5.91ns)   --->   "%mul21_16_6 = fmul i32 %weights_load_13946_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1268 'fmul' 'mul21_16_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1269 [3/3] (7.29ns)   --->   "%tmp118 = fadd i32 %mul21_16_2_1, i32 %mul21_16_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1269 'fadd' 'tmp118' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1270 [1/2] (5.91ns)   --->   "%mul21_17_2_1 = fmul i32 %weights_load_13960_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1270 'fmul' 'mul21_17_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1271 [1/2] (5.91ns)   --->   "%mul21_17_2_2 = fmul i32 %weights_load_13961_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1271 'fmul' 'mul21_17_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1272 [2/2] (5.91ns)   --->   "%mul21_18_2_1 = fmul i32 %weights_load_13969_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1272 'fmul' 'mul21_18_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1273 [2/2] (5.91ns)   --->   "%mul21_18_2_2 = fmul i32 %weights_load_13970_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1273 'fmul' 'mul21_18_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.29>
ST_20 : Operation 1274 [1/1] (0.00ns)   --->   "%bitcast_ln174_1918 = bitcast i32 %temp_sum_3309" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1274 'bitcast' 'bitcast_ln174_1918' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_20 : Operation 1275 [1/1] (2.10ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_15, i32 %bitcast_ln174_1918" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1275 'write' 'write_ln174' <Predicate = (!icmp_ln275)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_20 : Operation 1276 [1/3] (7.29ns)   --->   "%temp_sum_3313 = fadd i32 %tmp38, i32 %tmp35" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1276 'fadd' 'temp_sum_3313' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1277 [2/3] (7.29ns)   --->   "%temp_sum_3315 = fadd i32 %tmp45, i32 %tmp42" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1277 'fadd' 'temp_sum_3315' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1278 [3/3] (7.29ns)   --->   "%temp_sum_3317 = fadd i32 %tmp52, i32 %tmp49" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1278 'fadd' 'temp_sum_3317' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1279 [1/3] (7.29ns)   --->   "%tmp63 = fadd i32 %tmp65, i32 %tmp64" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1279 'fadd' 'tmp63' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1280 [1/3] (7.29ns)   --->   "%tmp66 = fadd i32 %tmp68, i32 %tmp67" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1280 'fadd' 'tmp66' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1281 [2/3] (7.29ns)   --->   "%tmp70 = fadd i32 %tmp72, i32 %tmp71" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1281 'fadd' 'tmp70' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1282 [2/3] (7.29ns)   --->   "%tmp73 = fadd i32 %tmp75, i32 %tmp74" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1282 'fadd' 'tmp73' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1283 [3/3] (7.29ns)   --->   "%tmp77 = fadd i32 %tmp79, i32 %tmp78" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1283 'fadd' 'tmp77' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1284 [3/3] (7.29ns)   --->   "%tmp80 = fadd i32 %tmp82, i32 %tmp81" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1284 'fadd' 'tmp80' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1285 [1/3] (7.29ns)   --->   "%tmp85 = fadd i32 %temp_sum_3326, i32 %mul21_12_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1285 'fadd' 'tmp85' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1286 [1/3] (7.29ns)   --->   "%tmp86 = fadd i32 %mul21_12_6, i32 %mul21_12_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1286 'fadd' 'tmp86' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1287 [1/3] (7.29ns)   --->   "%tmp88 = fadd i32 %mul21_12_1_1, i32 %mul21_12_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1287 'fadd' 'tmp88' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1288 [1/3] (7.29ns)   --->   "%tmp89 = fadd i32 %tmp90, i32 %mul21_12_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1288 'fadd' 'tmp89' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1289 [2/3] (7.29ns)   --->   "%tmp92 = fadd i32 %temp_sum_3328, i32 %mul21_13_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1289 'fadd' 'tmp92' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1290 [2/3] (7.29ns)   --->   "%tmp93 = fadd i32 %mul21_13_6, i32 %mul21_13_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1290 'fadd' 'tmp93' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1291 [2/3] (7.29ns)   --->   "%tmp95 = fadd i32 %mul21_13_1_1, i32 %mul21_13_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1291 'fadd' 'tmp95' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1292 [2/3] (7.29ns)   --->   "%tmp96 = fadd i32 %tmp97, i32 %mul21_13_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1292 'fadd' 'tmp96' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1293 [3/3] (7.29ns)   --->   "%tmp99 = fadd i32 %temp_sum_3330, i32 %mul21_14_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1293 'fadd' 'tmp99' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1294 [3/3] (7.29ns)   --->   "%tmp100 = fadd i32 %mul21_14_6, i32 %mul21_14_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1294 'fadd' 'tmp100' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1295 [3/3] (7.29ns)   --->   "%tmp102 = fadd i32 %mul21_14_1_1, i32 %mul21_14_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1295 'fadd' 'tmp102' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1296 [3/3] (7.29ns)   --->   "%tmp103 = fadd i32 %tmp104, i32 %mul21_14_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1296 'fadd' 'tmp103' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1297 [1/2] (5.91ns)   --->   "%mul21_15_1 = fmul i32 %weights_load_13938_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1297 'fmul' 'mul21_15_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1298 [1/2] (5.91ns)   --->   "%mul21_15_1_1 = fmul i32 %weights_load_13939_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1298 'fmul' 'mul21_15_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1299 [1/2] (5.91ns)   --->   "%mul21_15_1_2 = fmul i32 %weights_load_13940_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1299 'fmul' 'mul21_15_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1300 [1/2] (5.91ns)   --->   "%mul21_15_2 = fmul i32 %weights_load_13941_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1300 'fmul' 'mul21_15_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1301 [1/3] (7.29ns)   --->   "%tmp111 = fadd i32 %mul21_15_2_1, i32 %mul21_15_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1301 'fadd' 'tmp111' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1302 [1/2] (5.91ns)   --->   "%temp_sum_3334 = fmul i32 %weights_load_13944_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1302 'fmul' 'temp_sum_3334' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1303 [1/2] (5.91ns)   --->   "%mul21_16_s = fmul i32 %weights_load_13945_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1303 'fmul' 'mul21_16_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1304 [1/2] (5.91ns)   --->   "%mul21_16_6 = fmul i32 %weights_load_13946_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1304 'fmul' 'mul21_16_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1305 [2/2] (5.91ns)   --->   "%mul21_16_1 = fmul i32 %weights_load_13947_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1305 'fmul' 'mul21_16_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1306 [2/2] (5.91ns)   --->   "%mul21_16_1_1 = fmul i32 %weights_load_13948_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1306 'fmul' 'mul21_16_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1307 [2/2] (5.91ns)   --->   "%mul21_16_1_2 = fmul i32 %weights_load_13949_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1307 'fmul' 'mul21_16_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1308 [2/2] (5.91ns)   --->   "%mul21_16_2 = fmul i32 %weights_load_13950_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1308 'fmul' 'mul21_16_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1309 [2/3] (7.29ns)   --->   "%tmp118 = fadd i32 %mul21_16_2_1, i32 %mul21_16_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1309 'fadd' 'tmp118' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1310 [2/2] (5.91ns)   --->   "%temp_sum_3336 = fmul i32 %weights_load_13953_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1310 'fmul' 'temp_sum_3336' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1311 [2/2] (5.91ns)   --->   "%mul21_17_s = fmul i32 %weights_load_13954_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1311 'fmul' 'mul21_17_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1312 [2/2] (5.91ns)   --->   "%mul21_17_6 = fmul i32 %weights_load_13955_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1312 'fmul' 'mul21_17_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1313 [3/3] (7.29ns)   --->   "%tmp125 = fadd i32 %mul21_17_2_1, i32 %mul21_17_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1313 'fadd' 'tmp125' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1314 [1/2] (5.91ns)   --->   "%mul21_18_2_1 = fmul i32 %weights_load_13969_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1314 'fmul' 'mul21_18_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1315 [1/2] (5.91ns)   --->   "%mul21_18_2_2 = fmul i32 %weights_load_13970_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1315 'fmul' 'mul21_18_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1316 [2/2] (5.91ns)   --->   "%mul21_19_2_1 = fmul i32 %weights_load_13978_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1316 'fmul' 'mul21_19_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1317 [2/2] (5.91ns)   --->   "%mul21_19_2_2 = fmul i32 %weights_load_13979_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1317 'fmul' 'mul21_19_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.29>
ST_21 : Operation 1318 [1/1] (0.00ns)   --->   "%bitcast_ln174_1919 = bitcast i32 %temp_sum_3311" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1318 'bitcast' 'bitcast_ln174_1919' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_21 : Operation 1319 [1/1] (2.10ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_15, i32 %bitcast_ln174_1919" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1319 'write' 'write_ln174' <Predicate = (!icmp_ln275)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_21 : Operation 1320 [1/3] (7.29ns)   --->   "%temp_sum_3315 = fadd i32 %tmp45, i32 %tmp42" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1320 'fadd' 'temp_sum_3315' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1321 [2/3] (7.29ns)   --->   "%temp_sum_3317 = fadd i32 %tmp52, i32 %tmp49" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1321 'fadd' 'temp_sum_3317' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1322 [3/3] (7.29ns)   --->   "%temp_sum_3319 = fadd i32 %tmp59, i32 %tmp56" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1322 'fadd' 'temp_sum_3319' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1323 [1/3] (7.29ns)   --->   "%tmp70 = fadd i32 %tmp72, i32 %tmp71" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1323 'fadd' 'tmp70' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1324 [1/3] (7.29ns)   --->   "%tmp73 = fadd i32 %tmp75, i32 %tmp74" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1324 'fadd' 'tmp73' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1325 [2/3] (7.29ns)   --->   "%tmp77 = fadd i32 %tmp79, i32 %tmp78" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1325 'fadd' 'tmp77' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1326 [2/3] (7.29ns)   --->   "%tmp80 = fadd i32 %tmp82, i32 %tmp81" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1326 'fadd' 'tmp80' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1327 [3/3] (7.29ns)   --->   "%tmp84 = fadd i32 %tmp86, i32 %tmp85" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1327 'fadd' 'tmp84' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1328 [3/3] (7.29ns)   --->   "%tmp87 = fadd i32 %tmp89, i32 %tmp88" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1328 'fadd' 'tmp87' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1329 [1/3] (7.29ns)   --->   "%tmp92 = fadd i32 %temp_sum_3328, i32 %mul21_13_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1329 'fadd' 'tmp92' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1330 [1/3] (7.29ns)   --->   "%tmp93 = fadd i32 %mul21_13_6, i32 %mul21_13_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1330 'fadd' 'tmp93' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1331 [1/3] (7.29ns)   --->   "%tmp95 = fadd i32 %mul21_13_1_1, i32 %mul21_13_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1331 'fadd' 'tmp95' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1332 [1/3] (7.29ns)   --->   "%tmp96 = fadd i32 %tmp97, i32 %mul21_13_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1332 'fadd' 'tmp96' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1333 [2/3] (7.29ns)   --->   "%tmp99 = fadd i32 %temp_sum_3330, i32 %mul21_14_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1333 'fadd' 'tmp99' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1334 [2/3] (7.29ns)   --->   "%tmp100 = fadd i32 %mul21_14_6, i32 %mul21_14_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1334 'fadd' 'tmp100' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1335 [2/3] (7.29ns)   --->   "%tmp102 = fadd i32 %mul21_14_1_1, i32 %mul21_14_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1335 'fadd' 'tmp102' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1336 [2/3] (7.29ns)   --->   "%tmp103 = fadd i32 %tmp104, i32 %mul21_14_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1336 'fadd' 'tmp103' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1337 [3/3] (7.29ns)   --->   "%tmp106 = fadd i32 %temp_sum_3332, i32 %mul21_15_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1337 'fadd' 'tmp106' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1338 [3/3] (7.29ns)   --->   "%tmp107 = fadd i32 %mul21_15_6, i32 %mul21_15_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1338 'fadd' 'tmp107' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1339 [3/3] (7.29ns)   --->   "%tmp109 = fadd i32 %mul21_15_1_1, i32 %mul21_15_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1339 'fadd' 'tmp109' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1340 [3/3] (7.29ns)   --->   "%tmp110 = fadd i32 %tmp111, i32 %mul21_15_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1340 'fadd' 'tmp110' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1341 [1/2] (5.91ns)   --->   "%mul21_16_1 = fmul i32 %weights_load_13947_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1341 'fmul' 'mul21_16_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1342 [1/2] (5.91ns)   --->   "%mul21_16_1_1 = fmul i32 %weights_load_13948_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1342 'fmul' 'mul21_16_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1343 [1/2] (5.91ns)   --->   "%mul21_16_1_2 = fmul i32 %weights_load_13949_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1343 'fmul' 'mul21_16_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1344 [1/2] (5.91ns)   --->   "%mul21_16_2 = fmul i32 %weights_load_13950_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1344 'fmul' 'mul21_16_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1345 [1/3] (7.29ns)   --->   "%tmp118 = fadd i32 %mul21_16_2_1, i32 %mul21_16_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1345 'fadd' 'tmp118' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1346 [1/2] (5.91ns)   --->   "%temp_sum_3336 = fmul i32 %weights_load_13953_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1346 'fmul' 'temp_sum_3336' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1347 [1/2] (5.91ns)   --->   "%mul21_17_s = fmul i32 %weights_load_13954_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1347 'fmul' 'mul21_17_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1348 [1/2] (5.91ns)   --->   "%mul21_17_6 = fmul i32 %weights_load_13955_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1348 'fmul' 'mul21_17_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1349 [2/2] (5.91ns)   --->   "%mul21_17_1 = fmul i32 %weights_load_13956_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1349 'fmul' 'mul21_17_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1350 [2/2] (5.91ns)   --->   "%mul21_17_1_1 = fmul i32 %weights_load_13957_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1350 'fmul' 'mul21_17_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1351 [2/2] (5.91ns)   --->   "%mul21_17_1_2 = fmul i32 %weights_load_13958_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1351 'fmul' 'mul21_17_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1352 [2/2] (5.91ns)   --->   "%mul21_17_2 = fmul i32 %weights_load_13959_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1352 'fmul' 'mul21_17_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1353 [2/3] (7.29ns)   --->   "%tmp125 = fadd i32 %mul21_17_2_1, i32 %mul21_17_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1353 'fadd' 'tmp125' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1354 [2/2] (5.91ns)   --->   "%temp_sum_3338 = fmul i32 %weights_load_13962_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1354 'fmul' 'temp_sum_3338' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1355 [2/2] (5.91ns)   --->   "%mul21_18_s = fmul i32 %weights_load_13963_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1355 'fmul' 'mul21_18_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1356 [2/2] (5.91ns)   --->   "%mul21_18_6 = fmul i32 %weights_load_13964_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1356 'fmul' 'mul21_18_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1357 [3/3] (7.29ns)   --->   "%tmp132 = fadd i32 %mul21_18_2_1, i32 %mul21_18_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1357 'fadd' 'tmp132' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1358 [1/2] (5.91ns)   --->   "%mul21_19_2_1 = fmul i32 %weights_load_13978_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1358 'fmul' 'mul21_19_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1359 [1/2] (5.91ns)   --->   "%mul21_19_2_2 = fmul i32 %weights_load_13979_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1359 'fmul' 'mul21_19_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1360 [2/2] (5.91ns)   --->   "%mul21_20_2_1 = fmul i32 %weights_load_13987_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1360 'fmul' 'mul21_20_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1361 [2/2] (5.91ns)   --->   "%mul21_20_2_2 = fmul i32 %weights_load_13988_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1361 'fmul' 'mul21_20_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.29>
ST_22 : Operation 1362 [1/1] (0.00ns)   --->   "%bitcast_ln174_1920 = bitcast i32 %temp_sum_3313" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1362 'bitcast' 'bitcast_ln174_1920' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_22 : Operation 1363 [1/1] (2.10ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_15, i32 %bitcast_ln174_1920" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1363 'write' 'write_ln174' <Predicate = (!icmp_ln275)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_22 : Operation 1364 [1/3] (7.29ns)   --->   "%temp_sum_3317 = fadd i32 %tmp52, i32 %tmp49" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1364 'fadd' 'temp_sum_3317' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1365 [2/3] (7.29ns)   --->   "%temp_sum_3319 = fadd i32 %tmp59, i32 %tmp56" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1365 'fadd' 'temp_sum_3319' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1366 [3/3] (7.29ns)   --->   "%temp_sum_3321 = fadd i32 %tmp66, i32 %tmp63" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1366 'fadd' 'temp_sum_3321' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1367 [1/3] (7.29ns)   --->   "%tmp77 = fadd i32 %tmp79, i32 %tmp78" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1367 'fadd' 'tmp77' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1368 [1/3] (7.29ns)   --->   "%tmp80 = fadd i32 %tmp82, i32 %tmp81" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1368 'fadd' 'tmp80' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1369 [2/3] (7.29ns)   --->   "%tmp84 = fadd i32 %tmp86, i32 %tmp85" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1369 'fadd' 'tmp84' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1370 [2/3] (7.29ns)   --->   "%tmp87 = fadd i32 %tmp89, i32 %tmp88" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1370 'fadd' 'tmp87' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1371 [3/3] (7.29ns)   --->   "%tmp91 = fadd i32 %tmp93, i32 %tmp92" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1371 'fadd' 'tmp91' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1372 [3/3] (7.29ns)   --->   "%tmp94 = fadd i32 %tmp96, i32 %tmp95" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1372 'fadd' 'tmp94' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1373 [1/3] (7.29ns)   --->   "%tmp99 = fadd i32 %temp_sum_3330, i32 %mul21_14_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1373 'fadd' 'tmp99' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1374 [1/3] (7.29ns)   --->   "%tmp100 = fadd i32 %mul21_14_6, i32 %mul21_14_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1374 'fadd' 'tmp100' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1375 [1/3] (7.29ns)   --->   "%tmp102 = fadd i32 %mul21_14_1_1, i32 %mul21_14_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1375 'fadd' 'tmp102' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1376 [1/3] (7.29ns)   --->   "%tmp103 = fadd i32 %tmp104, i32 %mul21_14_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1376 'fadd' 'tmp103' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1377 [2/3] (7.29ns)   --->   "%tmp106 = fadd i32 %temp_sum_3332, i32 %mul21_15_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1377 'fadd' 'tmp106' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1378 [2/3] (7.29ns)   --->   "%tmp107 = fadd i32 %mul21_15_6, i32 %mul21_15_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1378 'fadd' 'tmp107' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1379 [2/3] (7.29ns)   --->   "%tmp109 = fadd i32 %mul21_15_1_1, i32 %mul21_15_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1379 'fadd' 'tmp109' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1380 [2/3] (7.29ns)   --->   "%tmp110 = fadd i32 %tmp111, i32 %mul21_15_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1380 'fadd' 'tmp110' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1381 [3/3] (7.29ns)   --->   "%tmp113 = fadd i32 %temp_sum_3334, i32 %mul21_16_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1381 'fadd' 'tmp113' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1382 [3/3] (7.29ns)   --->   "%tmp114 = fadd i32 %mul21_16_6, i32 %mul21_16_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1382 'fadd' 'tmp114' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1383 [3/3] (7.29ns)   --->   "%tmp116 = fadd i32 %mul21_16_1_1, i32 %mul21_16_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1383 'fadd' 'tmp116' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1384 [3/3] (7.29ns)   --->   "%tmp117 = fadd i32 %tmp118, i32 %mul21_16_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1384 'fadd' 'tmp117' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1385 [1/2] (5.91ns)   --->   "%mul21_17_1 = fmul i32 %weights_load_13956_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1385 'fmul' 'mul21_17_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1386 [1/2] (5.91ns)   --->   "%mul21_17_1_1 = fmul i32 %weights_load_13957_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1386 'fmul' 'mul21_17_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1387 [1/2] (5.91ns)   --->   "%mul21_17_1_2 = fmul i32 %weights_load_13958_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1387 'fmul' 'mul21_17_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1388 [1/2] (5.91ns)   --->   "%mul21_17_2 = fmul i32 %weights_load_13959_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1388 'fmul' 'mul21_17_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1389 [1/3] (7.29ns)   --->   "%tmp125 = fadd i32 %mul21_17_2_1, i32 %mul21_17_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1389 'fadd' 'tmp125' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1390 [1/2] (5.91ns)   --->   "%temp_sum_3338 = fmul i32 %weights_load_13962_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1390 'fmul' 'temp_sum_3338' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1391 [1/2] (5.91ns)   --->   "%mul21_18_s = fmul i32 %weights_load_13963_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1391 'fmul' 'mul21_18_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1392 [1/2] (5.91ns)   --->   "%mul21_18_6 = fmul i32 %weights_load_13964_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1392 'fmul' 'mul21_18_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1393 [2/2] (5.91ns)   --->   "%mul21_18_1 = fmul i32 %weights_load_13965_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1393 'fmul' 'mul21_18_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1394 [2/2] (5.91ns)   --->   "%mul21_18_1_1 = fmul i32 %weights_load_13966_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1394 'fmul' 'mul21_18_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1395 [2/2] (5.91ns)   --->   "%mul21_18_1_2 = fmul i32 %weights_load_13967_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1395 'fmul' 'mul21_18_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1396 [2/2] (5.91ns)   --->   "%mul21_18_2 = fmul i32 %weights_load_13968_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1396 'fmul' 'mul21_18_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1397 [2/3] (7.29ns)   --->   "%tmp132 = fadd i32 %mul21_18_2_1, i32 %mul21_18_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1397 'fadd' 'tmp132' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1398 [2/2] (5.91ns)   --->   "%temp_sum_3340 = fmul i32 %weights_load_13971_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1398 'fmul' 'temp_sum_3340' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1399 [2/2] (5.91ns)   --->   "%mul21_19_s = fmul i32 %weights_load_13972_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1399 'fmul' 'mul21_19_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1400 [2/2] (5.91ns)   --->   "%mul21_19_6 = fmul i32 %weights_load_13973_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1400 'fmul' 'mul21_19_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1401 [3/3] (7.29ns)   --->   "%tmp139 = fadd i32 %mul21_19_2_1, i32 %mul21_19_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1401 'fadd' 'tmp139' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1402 [1/2] (5.91ns)   --->   "%mul21_20_2_1 = fmul i32 %weights_load_13987_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1402 'fmul' 'mul21_20_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1403 [1/2] (5.91ns)   --->   "%mul21_20_2_2 = fmul i32 %weights_load_13988_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1403 'fmul' 'mul21_20_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1404 [2/2] (5.91ns)   --->   "%mul21_21_2_1 = fmul i32 %weights_load_13996_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1404 'fmul' 'mul21_21_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1405 [2/2] (5.91ns)   --->   "%mul21_21_2_2 = fmul i32 %weights_load_13997_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1405 'fmul' 'mul21_21_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.29>
ST_23 : Operation 1406 [1/1] (0.00ns)   --->   "%bitcast_ln174_1921 = bitcast i32 %temp_sum_3315" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1406 'bitcast' 'bitcast_ln174_1921' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_23 : Operation 1407 [1/1] (2.10ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_15, i32 %bitcast_ln174_1921" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1407 'write' 'write_ln174' <Predicate = (!icmp_ln275)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_23 : Operation 1408 [1/3] (7.29ns)   --->   "%temp_sum_3319 = fadd i32 %tmp59, i32 %tmp56" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1408 'fadd' 'temp_sum_3319' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1409 [2/3] (7.29ns)   --->   "%temp_sum_3321 = fadd i32 %tmp66, i32 %tmp63" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1409 'fadd' 'temp_sum_3321' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1410 [3/3] (7.29ns)   --->   "%temp_sum_3323 = fadd i32 %tmp73, i32 %tmp70" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1410 'fadd' 'temp_sum_3323' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1411 [1/3] (7.29ns)   --->   "%tmp84 = fadd i32 %tmp86, i32 %tmp85" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1411 'fadd' 'tmp84' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1412 [1/3] (7.29ns)   --->   "%tmp87 = fadd i32 %tmp89, i32 %tmp88" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1412 'fadd' 'tmp87' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1413 [2/3] (7.29ns)   --->   "%tmp91 = fadd i32 %tmp93, i32 %tmp92" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1413 'fadd' 'tmp91' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1414 [2/3] (7.29ns)   --->   "%tmp94 = fadd i32 %tmp96, i32 %tmp95" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1414 'fadd' 'tmp94' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1415 [3/3] (7.29ns)   --->   "%tmp98 = fadd i32 %tmp100, i32 %tmp99" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1415 'fadd' 'tmp98' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1416 [3/3] (7.29ns)   --->   "%tmp101 = fadd i32 %tmp103, i32 %tmp102" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1416 'fadd' 'tmp101' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1417 [1/3] (7.29ns)   --->   "%tmp106 = fadd i32 %temp_sum_3332, i32 %mul21_15_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1417 'fadd' 'tmp106' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1418 [1/3] (7.29ns)   --->   "%tmp107 = fadd i32 %mul21_15_6, i32 %mul21_15_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1418 'fadd' 'tmp107' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1419 [1/3] (7.29ns)   --->   "%tmp109 = fadd i32 %mul21_15_1_1, i32 %mul21_15_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1419 'fadd' 'tmp109' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1420 [1/3] (7.29ns)   --->   "%tmp110 = fadd i32 %tmp111, i32 %mul21_15_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1420 'fadd' 'tmp110' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1421 [2/3] (7.29ns)   --->   "%tmp113 = fadd i32 %temp_sum_3334, i32 %mul21_16_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1421 'fadd' 'tmp113' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1422 [2/3] (7.29ns)   --->   "%tmp114 = fadd i32 %mul21_16_6, i32 %mul21_16_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1422 'fadd' 'tmp114' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1423 [2/3] (7.29ns)   --->   "%tmp116 = fadd i32 %mul21_16_1_1, i32 %mul21_16_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1423 'fadd' 'tmp116' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1424 [2/3] (7.29ns)   --->   "%tmp117 = fadd i32 %tmp118, i32 %mul21_16_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1424 'fadd' 'tmp117' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1425 [3/3] (7.29ns)   --->   "%tmp120 = fadd i32 %temp_sum_3336, i32 %mul21_17_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1425 'fadd' 'tmp120' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1426 [3/3] (7.29ns)   --->   "%tmp121 = fadd i32 %mul21_17_6, i32 %mul21_17_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1426 'fadd' 'tmp121' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1427 [3/3] (7.29ns)   --->   "%tmp123 = fadd i32 %mul21_17_1_1, i32 %mul21_17_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1427 'fadd' 'tmp123' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1428 [3/3] (7.29ns)   --->   "%tmp124 = fadd i32 %tmp125, i32 %mul21_17_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1428 'fadd' 'tmp124' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1429 [1/2] (5.91ns)   --->   "%mul21_18_1 = fmul i32 %weights_load_13965_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1429 'fmul' 'mul21_18_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1430 [1/2] (5.91ns)   --->   "%mul21_18_1_1 = fmul i32 %weights_load_13966_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1430 'fmul' 'mul21_18_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1431 [1/2] (5.91ns)   --->   "%mul21_18_1_2 = fmul i32 %weights_load_13967_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1431 'fmul' 'mul21_18_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1432 [1/2] (5.91ns)   --->   "%mul21_18_2 = fmul i32 %weights_load_13968_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1432 'fmul' 'mul21_18_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1433 [1/3] (7.29ns)   --->   "%tmp132 = fadd i32 %mul21_18_2_1, i32 %mul21_18_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1433 'fadd' 'tmp132' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1434 [1/2] (5.91ns)   --->   "%temp_sum_3340 = fmul i32 %weights_load_13971_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1434 'fmul' 'temp_sum_3340' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1435 [1/2] (5.91ns)   --->   "%mul21_19_s = fmul i32 %weights_load_13972_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1435 'fmul' 'mul21_19_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1436 [1/2] (5.91ns)   --->   "%mul21_19_6 = fmul i32 %weights_load_13973_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1436 'fmul' 'mul21_19_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1437 [2/2] (5.91ns)   --->   "%mul21_19_1 = fmul i32 %weights_load_13974_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1437 'fmul' 'mul21_19_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1438 [2/2] (5.91ns)   --->   "%mul21_19_1_1 = fmul i32 %weights_load_13975_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1438 'fmul' 'mul21_19_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1439 [2/2] (5.91ns)   --->   "%mul21_19_1_2 = fmul i32 %weights_load_13976_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1439 'fmul' 'mul21_19_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1440 [2/2] (5.91ns)   --->   "%mul21_19_2 = fmul i32 %weights_load_13977_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1440 'fmul' 'mul21_19_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1441 [2/3] (7.29ns)   --->   "%tmp139 = fadd i32 %mul21_19_2_1, i32 %mul21_19_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1441 'fadd' 'tmp139' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1442 [2/2] (5.91ns)   --->   "%temp_sum_3342 = fmul i32 %weights_load_13980_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1442 'fmul' 'temp_sum_3342' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1443 [2/2] (5.91ns)   --->   "%mul21_20_s = fmul i32 %weights_load_13981_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1443 'fmul' 'mul21_20_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1444 [2/2] (5.91ns)   --->   "%mul21_20_6 = fmul i32 %weights_load_13982_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1444 'fmul' 'mul21_20_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1445 [3/3] (7.29ns)   --->   "%tmp146 = fadd i32 %mul21_20_2_1, i32 %mul21_20_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1445 'fadd' 'tmp146' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1446 [1/2] (5.91ns)   --->   "%mul21_21_2_1 = fmul i32 %weights_load_13996_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1446 'fmul' 'mul21_21_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1447 [1/2] (5.91ns)   --->   "%mul21_21_2_2 = fmul i32 %weights_load_13997_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1447 'fmul' 'mul21_21_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1448 [2/2] (5.91ns)   --->   "%mul21_22_2_1 = fmul i32 %weights_load_14005_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1448 'fmul' 'mul21_22_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1449 [2/2] (5.91ns)   --->   "%mul21_22_2_2 = fmul i32 %weights_load_14006_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1449 'fmul' 'mul21_22_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.29>
ST_24 : Operation 1450 [1/1] (0.00ns)   --->   "%bitcast_ln174_1922 = bitcast i32 %temp_sum_3317" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1450 'bitcast' 'bitcast_ln174_1922' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_24 : Operation 1451 [1/1] (2.10ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_15, i32 %bitcast_ln174_1922" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1451 'write' 'write_ln174' <Predicate = (!icmp_ln275)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_24 : Operation 1452 [1/3] (7.29ns)   --->   "%temp_sum_3321 = fadd i32 %tmp66, i32 %tmp63" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1452 'fadd' 'temp_sum_3321' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1453 [2/3] (7.29ns)   --->   "%temp_sum_3323 = fadd i32 %tmp73, i32 %tmp70" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1453 'fadd' 'temp_sum_3323' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1454 [3/3] (7.29ns)   --->   "%temp_sum_3325 = fadd i32 %tmp80, i32 %tmp77" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1454 'fadd' 'temp_sum_3325' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1455 [1/3] (7.29ns)   --->   "%tmp91 = fadd i32 %tmp93, i32 %tmp92" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1455 'fadd' 'tmp91' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1456 [1/3] (7.29ns)   --->   "%tmp94 = fadd i32 %tmp96, i32 %tmp95" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1456 'fadd' 'tmp94' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1457 [2/3] (7.29ns)   --->   "%tmp98 = fadd i32 %tmp100, i32 %tmp99" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1457 'fadd' 'tmp98' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1458 [2/3] (7.29ns)   --->   "%tmp101 = fadd i32 %tmp103, i32 %tmp102" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1458 'fadd' 'tmp101' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1459 [3/3] (7.29ns)   --->   "%tmp105 = fadd i32 %tmp107, i32 %tmp106" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1459 'fadd' 'tmp105' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1460 [3/3] (7.29ns)   --->   "%tmp108 = fadd i32 %tmp110, i32 %tmp109" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1460 'fadd' 'tmp108' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1461 [1/3] (7.29ns)   --->   "%tmp113 = fadd i32 %temp_sum_3334, i32 %mul21_16_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1461 'fadd' 'tmp113' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1462 [1/3] (7.29ns)   --->   "%tmp114 = fadd i32 %mul21_16_6, i32 %mul21_16_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1462 'fadd' 'tmp114' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1463 [1/3] (7.29ns)   --->   "%tmp116 = fadd i32 %mul21_16_1_1, i32 %mul21_16_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1463 'fadd' 'tmp116' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1464 [1/3] (7.29ns)   --->   "%tmp117 = fadd i32 %tmp118, i32 %mul21_16_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1464 'fadd' 'tmp117' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1465 [2/3] (7.29ns)   --->   "%tmp120 = fadd i32 %temp_sum_3336, i32 %mul21_17_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1465 'fadd' 'tmp120' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1466 [2/3] (7.29ns)   --->   "%tmp121 = fadd i32 %mul21_17_6, i32 %mul21_17_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1466 'fadd' 'tmp121' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1467 [2/3] (7.29ns)   --->   "%tmp123 = fadd i32 %mul21_17_1_1, i32 %mul21_17_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1467 'fadd' 'tmp123' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1468 [2/3] (7.29ns)   --->   "%tmp124 = fadd i32 %tmp125, i32 %mul21_17_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1468 'fadd' 'tmp124' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1469 [3/3] (7.29ns)   --->   "%tmp127 = fadd i32 %temp_sum_3338, i32 %mul21_18_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1469 'fadd' 'tmp127' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1470 [3/3] (7.29ns)   --->   "%tmp128 = fadd i32 %mul21_18_6, i32 %mul21_18_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1470 'fadd' 'tmp128' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1471 [3/3] (7.29ns)   --->   "%tmp130 = fadd i32 %mul21_18_1_1, i32 %mul21_18_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1471 'fadd' 'tmp130' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1472 [3/3] (7.29ns)   --->   "%tmp131 = fadd i32 %tmp132, i32 %mul21_18_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1472 'fadd' 'tmp131' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1473 [1/2] (5.91ns)   --->   "%mul21_19_1 = fmul i32 %weights_load_13974_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1473 'fmul' 'mul21_19_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1474 [1/2] (5.91ns)   --->   "%mul21_19_1_1 = fmul i32 %weights_load_13975_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1474 'fmul' 'mul21_19_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1475 [1/2] (5.91ns)   --->   "%mul21_19_1_2 = fmul i32 %weights_load_13976_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1475 'fmul' 'mul21_19_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1476 [1/2] (5.91ns)   --->   "%mul21_19_2 = fmul i32 %weights_load_13977_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1476 'fmul' 'mul21_19_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1477 [1/3] (7.29ns)   --->   "%tmp139 = fadd i32 %mul21_19_2_1, i32 %mul21_19_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1477 'fadd' 'tmp139' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1478 [1/2] (5.91ns)   --->   "%temp_sum_3342 = fmul i32 %weights_load_13980_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1478 'fmul' 'temp_sum_3342' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1479 [1/2] (5.91ns)   --->   "%mul21_20_s = fmul i32 %weights_load_13981_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1479 'fmul' 'mul21_20_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1480 [1/2] (5.91ns)   --->   "%mul21_20_6 = fmul i32 %weights_load_13982_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1480 'fmul' 'mul21_20_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1481 [2/2] (5.91ns)   --->   "%mul21_20_1 = fmul i32 %weights_load_13983_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1481 'fmul' 'mul21_20_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1482 [2/2] (5.91ns)   --->   "%mul21_20_1_1 = fmul i32 %weights_load_13984_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1482 'fmul' 'mul21_20_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1483 [2/2] (5.91ns)   --->   "%mul21_20_1_2 = fmul i32 %weights_load_13985_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1483 'fmul' 'mul21_20_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1484 [2/2] (5.91ns)   --->   "%mul21_20_2 = fmul i32 %weights_load_13986_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1484 'fmul' 'mul21_20_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1485 [2/3] (7.29ns)   --->   "%tmp146 = fadd i32 %mul21_20_2_1, i32 %mul21_20_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1485 'fadd' 'tmp146' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1486 [2/2] (5.91ns)   --->   "%temp_sum_3344 = fmul i32 %weights_load_13989_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1486 'fmul' 'temp_sum_3344' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1487 [2/2] (5.91ns)   --->   "%mul21_21_s = fmul i32 %weights_load_13990_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1487 'fmul' 'mul21_21_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1488 [2/2] (5.91ns)   --->   "%mul21_21_6 = fmul i32 %weights_load_13991_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1488 'fmul' 'mul21_21_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1489 [3/3] (7.29ns)   --->   "%tmp153 = fadd i32 %mul21_21_2_1, i32 %mul21_21_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1489 'fadd' 'tmp153' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1490 [1/2] (5.91ns)   --->   "%mul21_22_2_1 = fmul i32 %weights_load_14005_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1490 'fmul' 'mul21_22_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1491 [1/2] (5.91ns)   --->   "%mul21_22_2_2 = fmul i32 %weights_load_14006_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1491 'fmul' 'mul21_22_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1492 [2/2] (5.91ns)   --->   "%mul21_23_2_1 = fmul i32 %weights_load_14014_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1492 'fmul' 'mul21_23_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1493 [2/2] (5.91ns)   --->   "%mul21_23_2_2 = fmul i32 %weights_load_14015_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1493 'fmul' 'mul21_23_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.29>
ST_25 : Operation 1494 [1/1] (0.00ns)   --->   "%bitcast_ln174_1923 = bitcast i32 %temp_sum_3319" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1494 'bitcast' 'bitcast_ln174_1923' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_25 : Operation 1495 [1/1] (2.10ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_15, i32 %bitcast_ln174_1923" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1495 'write' 'write_ln174' <Predicate = (!icmp_ln275)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_25 : Operation 1496 [1/3] (7.29ns)   --->   "%temp_sum_3323 = fadd i32 %tmp73, i32 %tmp70" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1496 'fadd' 'temp_sum_3323' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1497 [2/3] (7.29ns)   --->   "%temp_sum_3325 = fadd i32 %tmp80, i32 %tmp77" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1497 'fadd' 'temp_sum_3325' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1498 [3/3] (7.29ns)   --->   "%temp_sum_3327 = fadd i32 %tmp87, i32 %tmp84" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1498 'fadd' 'temp_sum_3327' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1499 [1/3] (7.29ns)   --->   "%tmp98 = fadd i32 %tmp100, i32 %tmp99" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1499 'fadd' 'tmp98' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1500 [1/3] (7.29ns)   --->   "%tmp101 = fadd i32 %tmp103, i32 %tmp102" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1500 'fadd' 'tmp101' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1501 [2/3] (7.29ns)   --->   "%tmp105 = fadd i32 %tmp107, i32 %tmp106" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1501 'fadd' 'tmp105' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1502 [2/3] (7.29ns)   --->   "%tmp108 = fadd i32 %tmp110, i32 %tmp109" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1502 'fadd' 'tmp108' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1503 [3/3] (7.29ns)   --->   "%tmp112 = fadd i32 %tmp114, i32 %tmp113" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1503 'fadd' 'tmp112' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1504 [3/3] (7.29ns)   --->   "%tmp115 = fadd i32 %tmp117, i32 %tmp116" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1504 'fadd' 'tmp115' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1505 [1/3] (7.29ns)   --->   "%tmp120 = fadd i32 %temp_sum_3336, i32 %mul21_17_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1505 'fadd' 'tmp120' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1506 [1/3] (7.29ns)   --->   "%tmp121 = fadd i32 %mul21_17_6, i32 %mul21_17_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1506 'fadd' 'tmp121' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1507 [1/3] (7.29ns)   --->   "%tmp123 = fadd i32 %mul21_17_1_1, i32 %mul21_17_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1507 'fadd' 'tmp123' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1508 [1/3] (7.29ns)   --->   "%tmp124 = fadd i32 %tmp125, i32 %mul21_17_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1508 'fadd' 'tmp124' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1509 [2/3] (7.29ns)   --->   "%tmp127 = fadd i32 %temp_sum_3338, i32 %mul21_18_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1509 'fadd' 'tmp127' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1510 [2/3] (7.29ns)   --->   "%tmp128 = fadd i32 %mul21_18_6, i32 %mul21_18_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1510 'fadd' 'tmp128' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1511 [2/3] (7.29ns)   --->   "%tmp130 = fadd i32 %mul21_18_1_1, i32 %mul21_18_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1511 'fadd' 'tmp130' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1512 [2/3] (7.29ns)   --->   "%tmp131 = fadd i32 %tmp132, i32 %mul21_18_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1512 'fadd' 'tmp131' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1513 [3/3] (7.29ns)   --->   "%tmp134 = fadd i32 %temp_sum_3340, i32 %mul21_19_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1513 'fadd' 'tmp134' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1514 [3/3] (7.29ns)   --->   "%tmp135 = fadd i32 %mul21_19_6, i32 %mul21_19_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1514 'fadd' 'tmp135' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1515 [3/3] (7.29ns)   --->   "%tmp137 = fadd i32 %mul21_19_1_1, i32 %mul21_19_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1515 'fadd' 'tmp137' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1516 [3/3] (7.29ns)   --->   "%tmp138 = fadd i32 %tmp139, i32 %mul21_19_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1516 'fadd' 'tmp138' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1517 [1/2] (5.91ns)   --->   "%mul21_20_1 = fmul i32 %weights_load_13983_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1517 'fmul' 'mul21_20_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1518 [1/2] (5.91ns)   --->   "%mul21_20_1_1 = fmul i32 %weights_load_13984_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1518 'fmul' 'mul21_20_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1519 [1/2] (5.91ns)   --->   "%mul21_20_1_2 = fmul i32 %weights_load_13985_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1519 'fmul' 'mul21_20_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1520 [1/2] (5.91ns)   --->   "%mul21_20_2 = fmul i32 %weights_load_13986_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1520 'fmul' 'mul21_20_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1521 [1/3] (7.29ns)   --->   "%tmp146 = fadd i32 %mul21_20_2_1, i32 %mul21_20_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1521 'fadd' 'tmp146' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1522 [1/2] (5.91ns)   --->   "%temp_sum_3344 = fmul i32 %weights_load_13989_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1522 'fmul' 'temp_sum_3344' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1523 [1/2] (5.91ns)   --->   "%mul21_21_s = fmul i32 %weights_load_13990_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1523 'fmul' 'mul21_21_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1524 [1/2] (5.91ns)   --->   "%mul21_21_6 = fmul i32 %weights_load_13991_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1524 'fmul' 'mul21_21_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1525 [2/2] (5.91ns)   --->   "%mul21_21_1 = fmul i32 %weights_load_13992_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1525 'fmul' 'mul21_21_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1526 [2/2] (5.91ns)   --->   "%mul21_21_1_1 = fmul i32 %weights_load_13993_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1526 'fmul' 'mul21_21_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1527 [2/2] (5.91ns)   --->   "%mul21_21_1_2 = fmul i32 %weights_load_13994_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1527 'fmul' 'mul21_21_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1528 [2/2] (5.91ns)   --->   "%mul21_21_2 = fmul i32 %weights_load_13995_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1528 'fmul' 'mul21_21_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1529 [2/3] (7.29ns)   --->   "%tmp153 = fadd i32 %mul21_21_2_1, i32 %mul21_21_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1529 'fadd' 'tmp153' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1530 [2/2] (5.91ns)   --->   "%temp_sum_3346 = fmul i32 %weights_load_13998_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1530 'fmul' 'temp_sum_3346' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1531 [2/2] (5.91ns)   --->   "%mul21_22_s = fmul i32 %weights_load_13999_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1531 'fmul' 'mul21_22_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1532 [2/2] (5.91ns)   --->   "%mul21_22_6 = fmul i32 %weights_load_14000_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1532 'fmul' 'mul21_22_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1533 [3/3] (7.29ns)   --->   "%tmp160 = fadd i32 %mul21_22_2_1, i32 %mul21_22_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1533 'fadd' 'tmp160' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1534 [1/2] (5.91ns)   --->   "%mul21_23_2_1 = fmul i32 %weights_load_14014_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1534 'fmul' 'mul21_23_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1535 [1/2] (5.91ns)   --->   "%mul21_23_2_2 = fmul i32 %weights_load_14015_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1535 'fmul' 'mul21_23_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1536 [2/2] (5.91ns)   --->   "%mul21_24_2_1 = fmul i32 %weights_load_14023_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1536 'fmul' 'mul21_24_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1537 [2/2] (5.91ns)   --->   "%mul21_24_2_2 = fmul i32 %weights_load_14024_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1537 'fmul' 'mul21_24_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.29>
ST_26 : Operation 1538 [1/1] (0.00ns)   --->   "%bitcast_ln174_1924 = bitcast i32 %temp_sum_3321" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1538 'bitcast' 'bitcast_ln174_1924' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_26 : Operation 1539 [1/1] (2.10ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_15, i32 %bitcast_ln174_1924" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1539 'write' 'write_ln174' <Predicate = (!icmp_ln275)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_26 : Operation 1540 [1/3] (7.29ns)   --->   "%temp_sum_3325 = fadd i32 %tmp80, i32 %tmp77" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1540 'fadd' 'temp_sum_3325' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1541 [2/3] (7.29ns)   --->   "%temp_sum_3327 = fadd i32 %tmp87, i32 %tmp84" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1541 'fadd' 'temp_sum_3327' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1542 [3/3] (7.29ns)   --->   "%temp_sum_3329 = fadd i32 %tmp94, i32 %tmp91" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1542 'fadd' 'temp_sum_3329' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1543 [1/3] (7.29ns)   --->   "%tmp105 = fadd i32 %tmp107, i32 %tmp106" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1543 'fadd' 'tmp105' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1544 [1/3] (7.29ns)   --->   "%tmp108 = fadd i32 %tmp110, i32 %tmp109" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1544 'fadd' 'tmp108' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1545 [2/3] (7.29ns)   --->   "%tmp112 = fadd i32 %tmp114, i32 %tmp113" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1545 'fadd' 'tmp112' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1546 [2/3] (7.29ns)   --->   "%tmp115 = fadd i32 %tmp117, i32 %tmp116" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1546 'fadd' 'tmp115' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1547 [3/3] (7.29ns)   --->   "%tmp119 = fadd i32 %tmp121, i32 %tmp120" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1547 'fadd' 'tmp119' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1548 [3/3] (7.29ns)   --->   "%tmp122 = fadd i32 %tmp124, i32 %tmp123" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1548 'fadd' 'tmp122' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1549 [1/3] (7.29ns)   --->   "%tmp127 = fadd i32 %temp_sum_3338, i32 %mul21_18_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1549 'fadd' 'tmp127' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1550 [1/3] (7.29ns)   --->   "%tmp128 = fadd i32 %mul21_18_6, i32 %mul21_18_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1550 'fadd' 'tmp128' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1551 [1/3] (7.29ns)   --->   "%tmp130 = fadd i32 %mul21_18_1_1, i32 %mul21_18_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1551 'fadd' 'tmp130' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1552 [1/3] (7.29ns)   --->   "%tmp131 = fadd i32 %tmp132, i32 %mul21_18_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1552 'fadd' 'tmp131' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1553 [2/3] (7.29ns)   --->   "%tmp134 = fadd i32 %temp_sum_3340, i32 %mul21_19_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1553 'fadd' 'tmp134' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1554 [2/3] (7.29ns)   --->   "%tmp135 = fadd i32 %mul21_19_6, i32 %mul21_19_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1554 'fadd' 'tmp135' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1555 [2/3] (7.29ns)   --->   "%tmp137 = fadd i32 %mul21_19_1_1, i32 %mul21_19_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1555 'fadd' 'tmp137' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1556 [2/3] (7.29ns)   --->   "%tmp138 = fadd i32 %tmp139, i32 %mul21_19_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1556 'fadd' 'tmp138' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1557 [3/3] (7.29ns)   --->   "%tmp141 = fadd i32 %temp_sum_3342, i32 %mul21_20_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1557 'fadd' 'tmp141' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1558 [3/3] (7.29ns)   --->   "%tmp142 = fadd i32 %mul21_20_6, i32 %mul21_20_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1558 'fadd' 'tmp142' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1559 [3/3] (7.29ns)   --->   "%tmp144 = fadd i32 %mul21_20_1_1, i32 %mul21_20_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1559 'fadd' 'tmp144' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1560 [3/3] (7.29ns)   --->   "%tmp145 = fadd i32 %tmp146, i32 %mul21_20_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1560 'fadd' 'tmp145' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1561 [1/2] (5.91ns)   --->   "%mul21_21_1 = fmul i32 %weights_load_13992_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1561 'fmul' 'mul21_21_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1562 [1/2] (5.91ns)   --->   "%mul21_21_1_1 = fmul i32 %weights_load_13993_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1562 'fmul' 'mul21_21_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1563 [1/2] (5.91ns)   --->   "%mul21_21_1_2 = fmul i32 %weights_load_13994_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1563 'fmul' 'mul21_21_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1564 [1/2] (5.91ns)   --->   "%mul21_21_2 = fmul i32 %weights_load_13995_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1564 'fmul' 'mul21_21_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1565 [1/3] (7.29ns)   --->   "%tmp153 = fadd i32 %mul21_21_2_1, i32 %mul21_21_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1565 'fadd' 'tmp153' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1566 [1/2] (5.91ns)   --->   "%temp_sum_3346 = fmul i32 %weights_load_13998_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1566 'fmul' 'temp_sum_3346' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1567 [1/2] (5.91ns)   --->   "%mul21_22_s = fmul i32 %weights_load_13999_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1567 'fmul' 'mul21_22_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1568 [1/2] (5.91ns)   --->   "%mul21_22_6 = fmul i32 %weights_load_14000_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1568 'fmul' 'mul21_22_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1569 [2/2] (5.91ns)   --->   "%mul21_22_1 = fmul i32 %weights_load_14001_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1569 'fmul' 'mul21_22_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1570 [2/2] (5.91ns)   --->   "%mul21_22_1_1 = fmul i32 %weights_load_14002_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1570 'fmul' 'mul21_22_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1571 [2/2] (5.91ns)   --->   "%mul21_22_1_2 = fmul i32 %weights_load_14003_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1571 'fmul' 'mul21_22_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1572 [2/2] (5.91ns)   --->   "%mul21_22_2 = fmul i32 %weights_load_14004_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1572 'fmul' 'mul21_22_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1573 [2/3] (7.29ns)   --->   "%tmp160 = fadd i32 %mul21_22_2_1, i32 %mul21_22_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1573 'fadd' 'tmp160' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1574 [2/2] (5.91ns)   --->   "%temp_sum_3348 = fmul i32 %weights_load_14007_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1574 'fmul' 'temp_sum_3348' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1575 [2/2] (5.91ns)   --->   "%mul21_23_s = fmul i32 %weights_load_14008_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1575 'fmul' 'mul21_23_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1576 [2/2] (5.91ns)   --->   "%mul21_23_6 = fmul i32 %weights_load_14009_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1576 'fmul' 'mul21_23_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1577 [3/3] (7.29ns)   --->   "%tmp167 = fadd i32 %mul21_23_2_1, i32 %mul21_23_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1577 'fadd' 'tmp167' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1578 [1/2] (5.91ns)   --->   "%mul21_24_2_1 = fmul i32 %weights_load_14023_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1578 'fmul' 'mul21_24_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1579 [1/2] (5.91ns)   --->   "%mul21_24_2_2 = fmul i32 %weights_load_14024_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1579 'fmul' 'mul21_24_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1580 [2/2] (5.91ns)   --->   "%mul21_25_2_1 = fmul i32 %weights_load_14032_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1580 'fmul' 'mul21_25_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1581 [2/2] (5.91ns)   --->   "%mul21_25_2_2 = fmul i32 %weights_load_14033_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1581 'fmul' 'mul21_25_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.29>
ST_27 : Operation 1582 [1/1] (0.00ns)   --->   "%bitcast_ln174_1925 = bitcast i32 %temp_sum_3323" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1582 'bitcast' 'bitcast_ln174_1925' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_27 : Operation 1583 [1/1] (2.10ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_15, i32 %bitcast_ln174_1925" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1583 'write' 'write_ln174' <Predicate = (!icmp_ln275)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_27 : Operation 1584 [1/3] (7.29ns)   --->   "%temp_sum_3327 = fadd i32 %tmp87, i32 %tmp84" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1584 'fadd' 'temp_sum_3327' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1585 [2/3] (7.29ns)   --->   "%temp_sum_3329 = fadd i32 %tmp94, i32 %tmp91" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1585 'fadd' 'temp_sum_3329' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1586 [3/3] (7.29ns)   --->   "%temp_sum_3331 = fadd i32 %tmp101, i32 %tmp98" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1586 'fadd' 'temp_sum_3331' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1587 [1/3] (7.29ns)   --->   "%tmp112 = fadd i32 %tmp114, i32 %tmp113" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1587 'fadd' 'tmp112' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1588 [1/3] (7.29ns)   --->   "%tmp115 = fadd i32 %tmp117, i32 %tmp116" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1588 'fadd' 'tmp115' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1589 [2/3] (7.29ns)   --->   "%tmp119 = fadd i32 %tmp121, i32 %tmp120" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1589 'fadd' 'tmp119' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1590 [2/3] (7.29ns)   --->   "%tmp122 = fadd i32 %tmp124, i32 %tmp123" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1590 'fadd' 'tmp122' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1591 [3/3] (7.29ns)   --->   "%tmp126 = fadd i32 %tmp128, i32 %tmp127" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1591 'fadd' 'tmp126' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1592 [3/3] (7.29ns)   --->   "%tmp129 = fadd i32 %tmp131, i32 %tmp130" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1592 'fadd' 'tmp129' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1593 [1/3] (7.29ns)   --->   "%tmp134 = fadd i32 %temp_sum_3340, i32 %mul21_19_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1593 'fadd' 'tmp134' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1594 [1/3] (7.29ns)   --->   "%tmp135 = fadd i32 %mul21_19_6, i32 %mul21_19_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1594 'fadd' 'tmp135' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1595 [1/3] (7.29ns)   --->   "%tmp137 = fadd i32 %mul21_19_1_1, i32 %mul21_19_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1595 'fadd' 'tmp137' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1596 [1/3] (7.29ns)   --->   "%tmp138 = fadd i32 %tmp139, i32 %mul21_19_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1596 'fadd' 'tmp138' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1597 [2/3] (7.29ns)   --->   "%tmp141 = fadd i32 %temp_sum_3342, i32 %mul21_20_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1597 'fadd' 'tmp141' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1598 [2/3] (7.29ns)   --->   "%tmp142 = fadd i32 %mul21_20_6, i32 %mul21_20_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1598 'fadd' 'tmp142' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1599 [2/3] (7.29ns)   --->   "%tmp144 = fadd i32 %mul21_20_1_1, i32 %mul21_20_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1599 'fadd' 'tmp144' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1600 [2/3] (7.29ns)   --->   "%tmp145 = fadd i32 %tmp146, i32 %mul21_20_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1600 'fadd' 'tmp145' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1601 [3/3] (7.29ns)   --->   "%tmp148 = fadd i32 %temp_sum_3344, i32 %mul21_21_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1601 'fadd' 'tmp148' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1602 [3/3] (7.29ns)   --->   "%tmp149 = fadd i32 %mul21_21_6, i32 %mul21_21_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1602 'fadd' 'tmp149' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1603 [3/3] (7.29ns)   --->   "%tmp151 = fadd i32 %mul21_21_1_1, i32 %mul21_21_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1603 'fadd' 'tmp151' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1604 [3/3] (7.29ns)   --->   "%tmp152 = fadd i32 %tmp153, i32 %mul21_21_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1604 'fadd' 'tmp152' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1605 [1/2] (5.91ns)   --->   "%mul21_22_1 = fmul i32 %weights_load_14001_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1605 'fmul' 'mul21_22_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1606 [1/2] (5.91ns)   --->   "%mul21_22_1_1 = fmul i32 %weights_load_14002_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1606 'fmul' 'mul21_22_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1607 [1/2] (5.91ns)   --->   "%mul21_22_1_2 = fmul i32 %weights_load_14003_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1607 'fmul' 'mul21_22_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1608 [1/2] (5.91ns)   --->   "%mul21_22_2 = fmul i32 %weights_load_14004_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1608 'fmul' 'mul21_22_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1609 [1/3] (7.29ns)   --->   "%tmp160 = fadd i32 %mul21_22_2_1, i32 %mul21_22_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1609 'fadd' 'tmp160' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1610 [1/2] (5.91ns)   --->   "%temp_sum_3348 = fmul i32 %weights_load_14007_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1610 'fmul' 'temp_sum_3348' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1611 [1/2] (5.91ns)   --->   "%mul21_23_s = fmul i32 %weights_load_14008_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1611 'fmul' 'mul21_23_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1612 [1/2] (5.91ns)   --->   "%mul21_23_6 = fmul i32 %weights_load_14009_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1612 'fmul' 'mul21_23_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1613 [2/2] (5.91ns)   --->   "%mul21_23_1 = fmul i32 %weights_load_14010_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1613 'fmul' 'mul21_23_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1614 [2/2] (5.91ns)   --->   "%mul21_23_1_1 = fmul i32 %weights_load_14011_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1614 'fmul' 'mul21_23_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1615 [2/2] (5.91ns)   --->   "%mul21_23_1_2 = fmul i32 %weights_load_14012_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1615 'fmul' 'mul21_23_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1616 [2/2] (5.91ns)   --->   "%mul21_23_2 = fmul i32 %weights_load_14013_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1616 'fmul' 'mul21_23_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1617 [2/3] (7.29ns)   --->   "%tmp167 = fadd i32 %mul21_23_2_1, i32 %mul21_23_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1617 'fadd' 'tmp167' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1618 [2/2] (5.91ns)   --->   "%temp_sum_3350 = fmul i32 %weights_load_14016_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1618 'fmul' 'temp_sum_3350' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1619 [2/2] (5.91ns)   --->   "%mul21_24_s = fmul i32 %weights_load_14017_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1619 'fmul' 'mul21_24_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1620 [2/2] (5.91ns)   --->   "%mul21_24_6 = fmul i32 %weights_load_14018_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1620 'fmul' 'mul21_24_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1621 [3/3] (7.29ns)   --->   "%tmp174 = fadd i32 %mul21_24_2_1, i32 %mul21_24_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1621 'fadd' 'tmp174' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1622 [1/2] (5.91ns)   --->   "%mul21_25_2_1 = fmul i32 %weights_load_14032_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1622 'fmul' 'mul21_25_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1623 [1/2] (5.91ns)   --->   "%mul21_25_2_2 = fmul i32 %weights_load_14033_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1623 'fmul' 'mul21_25_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1624 [2/2] (5.91ns)   --->   "%mul21_26_2_1 = fmul i32 %weights_load_14041_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1624 'fmul' 'mul21_26_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1625 [2/2] (5.91ns)   --->   "%mul21_26_2_2 = fmul i32 %weights_load_14042_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1625 'fmul' 'mul21_26_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.29>
ST_28 : Operation 1626 [1/1] (0.00ns)   --->   "%bitcast_ln174_1926 = bitcast i32 %temp_sum_3325" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1626 'bitcast' 'bitcast_ln174_1926' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_28 : Operation 1627 [1/1] (2.10ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_15, i32 %bitcast_ln174_1926" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1627 'write' 'write_ln174' <Predicate = (!icmp_ln275)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_28 : Operation 1628 [1/3] (7.29ns)   --->   "%temp_sum_3329 = fadd i32 %tmp94, i32 %tmp91" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1628 'fadd' 'temp_sum_3329' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1629 [2/3] (7.29ns)   --->   "%temp_sum_3331 = fadd i32 %tmp101, i32 %tmp98" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1629 'fadd' 'temp_sum_3331' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1630 [3/3] (7.29ns)   --->   "%temp_sum_3333 = fadd i32 %tmp108, i32 %tmp105" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1630 'fadd' 'temp_sum_3333' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1631 [1/3] (7.29ns)   --->   "%tmp119 = fadd i32 %tmp121, i32 %tmp120" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1631 'fadd' 'tmp119' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1632 [1/3] (7.29ns)   --->   "%tmp122 = fadd i32 %tmp124, i32 %tmp123" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1632 'fadd' 'tmp122' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1633 [2/3] (7.29ns)   --->   "%tmp126 = fadd i32 %tmp128, i32 %tmp127" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1633 'fadd' 'tmp126' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1634 [2/3] (7.29ns)   --->   "%tmp129 = fadd i32 %tmp131, i32 %tmp130" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1634 'fadd' 'tmp129' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1635 [3/3] (7.29ns)   --->   "%tmp133 = fadd i32 %tmp135, i32 %tmp134" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1635 'fadd' 'tmp133' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1636 [3/3] (7.29ns)   --->   "%tmp136 = fadd i32 %tmp138, i32 %tmp137" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1636 'fadd' 'tmp136' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1637 [1/3] (7.29ns)   --->   "%tmp141 = fadd i32 %temp_sum_3342, i32 %mul21_20_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1637 'fadd' 'tmp141' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1638 [1/3] (7.29ns)   --->   "%tmp142 = fadd i32 %mul21_20_6, i32 %mul21_20_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1638 'fadd' 'tmp142' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1639 [1/3] (7.29ns)   --->   "%tmp144 = fadd i32 %mul21_20_1_1, i32 %mul21_20_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1639 'fadd' 'tmp144' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1640 [1/3] (7.29ns)   --->   "%tmp145 = fadd i32 %tmp146, i32 %mul21_20_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1640 'fadd' 'tmp145' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1641 [2/3] (7.29ns)   --->   "%tmp148 = fadd i32 %temp_sum_3344, i32 %mul21_21_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1641 'fadd' 'tmp148' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1642 [2/3] (7.29ns)   --->   "%tmp149 = fadd i32 %mul21_21_6, i32 %mul21_21_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1642 'fadd' 'tmp149' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1643 [2/3] (7.29ns)   --->   "%tmp151 = fadd i32 %mul21_21_1_1, i32 %mul21_21_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1643 'fadd' 'tmp151' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1644 [2/3] (7.29ns)   --->   "%tmp152 = fadd i32 %tmp153, i32 %mul21_21_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1644 'fadd' 'tmp152' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1645 [3/3] (7.29ns)   --->   "%tmp155 = fadd i32 %temp_sum_3346, i32 %mul21_22_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1645 'fadd' 'tmp155' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1646 [3/3] (7.29ns)   --->   "%tmp156 = fadd i32 %mul21_22_6, i32 %mul21_22_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1646 'fadd' 'tmp156' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1647 [3/3] (7.29ns)   --->   "%tmp158 = fadd i32 %mul21_22_1_1, i32 %mul21_22_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1647 'fadd' 'tmp158' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1648 [3/3] (7.29ns)   --->   "%tmp159 = fadd i32 %tmp160, i32 %mul21_22_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1648 'fadd' 'tmp159' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1649 [1/2] (5.91ns)   --->   "%mul21_23_1 = fmul i32 %weights_load_14010_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1649 'fmul' 'mul21_23_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1650 [1/2] (5.91ns)   --->   "%mul21_23_1_1 = fmul i32 %weights_load_14011_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1650 'fmul' 'mul21_23_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1651 [1/2] (5.91ns)   --->   "%mul21_23_1_2 = fmul i32 %weights_load_14012_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1651 'fmul' 'mul21_23_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1652 [1/2] (5.91ns)   --->   "%mul21_23_2 = fmul i32 %weights_load_14013_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1652 'fmul' 'mul21_23_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1653 [1/3] (7.29ns)   --->   "%tmp167 = fadd i32 %mul21_23_2_1, i32 %mul21_23_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1653 'fadd' 'tmp167' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1654 [1/2] (5.91ns)   --->   "%temp_sum_3350 = fmul i32 %weights_load_14016_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1654 'fmul' 'temp_sum_3350' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1655 [1/2] (5.91ns)   --->   "%mul21_24_s = fmul i32 %weights_load_14017_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1655 'fmul' 'mul21_24_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1656 [1/2] (5.91ns)   --->   "%mul21_24_6 = fmul i32 %weights_load_14018_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1656 'fmul' 'mul21_24_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1657 [2/2] (5.91ns)   --->   "%mul21_24_1 = fmul i32 %weights_load_14019_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1657 'fmul' 'mul21_24_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1658 [2/2] (5.91ns)   --->   "%mul21_24_1_1 = fmul i32 %weights_load_14020_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1658 'fmul' 'mul21_24_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1659 [2/2] (5.91ns)   --->   "%mul21_24_1_2 = fmul i32 %weights_load_14021_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1659 'fmul' 'mul21_24_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1660 [2/2] (5.91ns)   --->   "%mul21_24_2 = fmul i32 %weights_load_14022_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1660 'fmul' 'mul21_24_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1661 [2/3] (7.29ns)   --->   "%tmp174 = fadd i32 %mul21_24_2_1, i32 %mul21_24_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1661 'fadd' 'tmp174' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1662 [2/2] (5.91ns)   --->   "%temp_sum_3352 = fmul i32 %weights_load_14025_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1662 'fmul' 'temp_sum_3352' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1663 [2/2] (5.91ns)   --->   "%mul21_25_s = fmul i32 %weights_load_14026_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1663 'fmul' 'mul21_25_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1664 [2/2] (5.91ns)   --->   "%mul21_25_6 = fmul i32 %weights_load_14027_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1664 'fmul' 'mul21_25_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1665 [3/3] (7.29ns)   --->   "%tmp181 = fadd i32 %mul21_25_2_1, i32 %mul21_25_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1665 'fadd' 'tmp181' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1666 [1/2] (5.91ns)   --->   "%mul21_26_2_1 = fmul i32 %weights_load_14041_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1666 'fmul' 'mul21_26_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1667 [1/2] (5.91ns)   --->   "%mul21_26_2_2 = fmul i32 %weights_load_14042_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1667 'fmul' 'mul21_26_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1668 [2/2] (5.91ns)   --->   "%mul21_27_2_1 = fmul i32 %weights_load_14050_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1668 'fmul' 'mul21_27_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1669 [2/2] (5.91ns)   --->   "%mul21_27_2_2 = fmul i32 %weights_load_14051_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1669 'fmul' 'mul21_27_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.29>
ST_29 : Operation 1670 [1/1] (0.00ns)   --->   "%bitcast_ln174_1927 = bitcast i32 %temp_sum_3327" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1670 'bitcast' 'bitcast_ln174_1927' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_29 : Operation 1671 [1/1] (2.10ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_15, i32 %bitcast_ln174_1927" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1671 'write' 'write_ln174' <Predicate = (!icmp_ln275)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_29 : Operation 1672 [1/3] (7.29ns)   --->   "%temp_sum_3331 = fadd i32 %tmp101, i32 %tmp98" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1672 'fadd' 'temp_sum_3331' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1673 [2/3] (7.29ns)   --->   "%temp_sum_3333 = fadd i32 %tmp108, i32 %tmp105" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1673 'fadd' 'temp_sum_3333' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1674 [3/3] (7.29ns)   --->   "%temp_sum_3335 = fadd i32 %tmp115, i32 %tmp112" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1674 'fadd' 'temp_sum_3335' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1675 [1/3] (7.29ns)   --->   "%tmp126 = fadd i32 %tmp128, i32 %tmp127" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1675 'fadd' 'tmp126' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1676 [1/3] (7.29ns)   --->   "%tmp129 = fadd i32 %tmp131, i32 %tmp130" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1676 'fadd' 'tmp129' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1677 [2/3] (7.29ns)   --->   "%tmp133 = fadd i32 %tmp135, i32 %tmp134" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1677 'fadd' 'tmp133' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1678 [2/3] (7.29ns)   --->   "%tmp136 = fadd i32 %tmp138, i32 %tmp137" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1678 'fadd' 'tmp136' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1679 [3/3] (7.29ns)   --->   "%tmp140 = fadd i32 %tmp142, i32 %tmp141" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1679 'fadd' 'tmp140' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1680 [3/3] (7.29ns)   --->   "%tmp143 = fadd i32 %tmp145, i32 %tmp144" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1680 'fadd' 'tmp143' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1681 [1/3] (7.29ns)   --->   "%tmp148 = fadd i32 %temp_sum_3344, i32 %mul21_21_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1681 'fadd' 'tmp148' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1682 [1/3] (7.29ns)   --->   "%tmp149 = fadd i32 %mul21_21_6, i32 %mul21_21_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1682 'fadd' 'tmp149' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1683 [1/3] (7.29ns)   --->   "%tmp151 = fadd i32 %mul21_21_1_1, i32 %mul21_21_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1683 'fadd' 'tmp151' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1684 [1/3] (7.29ns)   --->   "%tmp152 = fadd i32 %tmp153, i32 %mul21_21_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1684 'fadd' 'tmp152' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1685 [2/3] (7.29ns)   --->   "%tmp155 = fadd i32 %temp_sum_3346, i32 %mul21_22_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1685 'fadd' 'tmp155' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1686 [2/3] (7.29ns)   --->   "%tmp156 = fadd i32 %mul21_22_6, i32 %mul21_22_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1686 'fadd' 'tmp156' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1687 [2/3] (7.29ns)   --->   "%tmp158 = fadd i32 %mul21_22_1_1, i32 %mul21_22_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1687 'fadd' 'tmp158' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1688 [2/3] (7.29ns)   --->   "%tmp159 = fadd i32 %tmp160, i32 %mul21_22_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1688 'fadd' 'tmp159' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1689 [3/3] (7.29ns)   --->   "%tmp162 = fadd i32 %temp_sum_3348, i32 %mul21_23_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1689 'fadd' 'tmp162' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1690 [3/3] (7.29ns)   --->   "%tmp163 = fadd i32 %mul21_23_6, i32 %mul21_23_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1690 'fadd' 'tmp163' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1691 [3/3] (7.29ns)   --->   "%tmp165 = fadd i32 %mul21_23_1_1, i32 %mul21_23_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1691 'fadd' 'tmp165' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1692 [3/3] (7.29ns)   --->   "%tmp166 = fadd i32 %tmp167, i32 %mul21_23_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1692 'fadd' 'tmp166' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1693 [1/2] (5.91ns)   --->   "%mul21_24_1 = fmul i32 %weights_load_14019_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1693 'fmul' 'mul21_24_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1694 [1/2] (5.91ns)   --->   "%mul21_24_1_1 = fmul i32 %weights_load_14020_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1694 'fmul' 'mul21_24_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1695 [1/2] (5.91ns)   --->   "%mul21_24_1_2 = fmul i32 %weights_load_14021_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1695 'fmul' 'mul21_24_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1696 [1/2] (5.91ns)   --->   "%mul21_24_2 = fmul i32 %weights_load_14022_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1696 'fmul' 'mul21_24_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1697 [1/3] (7.29ns)   --->   "%tmp174 = fadd i32 %mul21_24_2_1, i32 %mul21_24_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1697 'fadd' 'tmp174' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1698 [1/2] (5.91ns)   --->   "%temp_sum_3352 = fmul i32 %weights_load_14025_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1698 'fmul' 'temp_sum_3352' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1699 [1/2] (5.91ns)   --->   "%mul21_25_s = fmul i32 %weights_load_14026_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1699 'fmul' 'mul21_25_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1700 [1/2] (5.91ns)   --->   "%mul21_25_6 = fmul i32 %weights_load_14027_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1700 'fmul' 'mul21_25_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1701 [2/2] (5.91ns)   --->   "%mul21_25_1 = fmul i32 %weights_load_14028_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1701 'fmul' 'mul21_25_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1702 [2/2] (5.91ns)   --->   "%mul21_25_1_1 = fmul i32 %weights_load_14029_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1702 'fmul' 'mul21_25_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1703 [2/2] (5.91ns)   --->   "%mul21_25_1_2 = fmul i32 %weights_load_14030_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1703 'fmul' 'mul21_25_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1704 [2/2] (5.91ns)   --->   "%mul21_25_2 = fmul i32 %weights_load_14031_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1704 'fmul' 'mul21_25_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1705 [2/3] (7.29ns)   --->   "%tmp181 = fadd i32 %mul21_25_2_1, i32 %mul21_25_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1705 'fadd' 'tmp181' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1706 [2/2] (5.91ns)   --->   "%temp_sum_3354 = fmul i32 %weights_load_14034_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1706 'fmul' 'temp_sum_3354' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1707 [2/2] (5.91ns)   --->   "%mul21_26_s = fmul i32 %weights_load_14035_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1707 'fmul' 'mul21_26_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1708 [2/2] (5.91ns)   --->   "%mul21_26_6 = fmul i32 %weights_load_14036_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1708 'fmul' 'mul21_26_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1709 [3/3] (7.29ns)   --->   "%tmp188 = fadd i32 %mul21_26_2_1, i32 %mul21_26_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1709 'fadd' 'tmp188' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1710 [1/2] (5.91ns)   --->   "%mul21_27_2_1 = fmul i32 %weights_load_14050_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1710 'fmul' 'mul21_27_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1711 [1/2] (5.91ns)   --->   "%mul21_27_2_2 = fmul i32 %weights_load_14051_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1711 'fmul' 'mul21_27_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1712 [2/2] (5.91ns)   --->   "%mul21_28_2_1 = fmul i32 %weights_load_14059_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1712 'fmul' 'mul21_28_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1713 [2/2] (5.91ns)   --->   "%mul21_28_2_2 = fmul i32 %weights_load_14060_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1713 'fmul' 'mul21_28_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.29>
ST_30 : Operation 1714 [1/1] (0.00ns)   --->   "%bitcast_ln174_1928 = bitcast i32 %temp_sum_3329" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1714 'bitcast' 'bitcast_ln174_1928' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_30 : Operation 1715 [1/1] (2.10ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_15, i32 %bitcast_ln174_1928" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1715 'write' 'write_ln174' <Predicate = (!icmp_ln275)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_30 : Operation 1716 [1/3] (7.29ns)   --->   "%temp_sum_3333 = fadd i32 %tmp108, i32 %tmp105" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1716 'fadd' 'temp_sum_3333' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1717 [2/3] (7.29ns)   --->   "%temp_sum_3335 = fadd i32 %tmp115, i32 %tmp112" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1717 'fadd' 'temp_sum_3335' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1718 [3/3] (7.29ns)   --->   "%temp_sum_3337 = fadd i32 %tmp122, i32 %tmp119" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1718 'fadd' 'temp_sum_3337' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1719 [1/3] (7.29ns)   --->   "%tmp133 = fadd i32 %tmp135, i32 %tmp134" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1719 'fadd' 'tmp133' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1720 [1/3] (7.29ns)   --->   "%tmp136 = fadd i32 %tmp138, i32 %tmp137" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1720 'fadd' 'tmp136' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1721 [2/3] (7.29ns)   --->   "%tmp140 = fadd i32 %tmp142, i32 %tmp141" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1721 'fadd' 'tmp140' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1722 [2/3] (7.29ns)   --->   "%tmp143 = fadd i32 %tmp145, i32 %tmp144" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1722 'fadd' 'tmp143' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1723 [3/3] (7.29ns)   --->   "%tmp147 = fadd i32 %tmp149, i32 %tmp148" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1723 'fadd' 'tmp147' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1724 [3/3] (7.29ns)   --->   "%tmp150 = fadd i32 %tmp152, i32 %tmp151" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1724 'fadd' 'tmp150' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1725 [1/3] (7.29ns)   --->   "%tmp155 = fadd i32 %temp_sum_3346, i32 %mul21_22_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1725 'fadd' 'tmp155' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1726 [1/3] (7.29ns)   --->   "%tmp156 = fadd i32 %mul21_22_6, i32 %mul21_22_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1726 'fadd' 'tmp156' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1727 [1/3] (7.29ns)   --->   "%tmp158 = fadd i32 %mul21_22_1_1, i32 %mul21_22_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1727 'fadd' 'tmp158' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1728 [1/3] (7.29ns)   --->   "%tmp159 = fadd i32 %tmp160, i32 %mul21_22_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1728 'fadd' 'tmp159' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1729 [2/3] (7.29ns)   --->   "%tmp162 = fadd i32 %temp_sum_3348, i32 %mul21_23_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1729 'fadd' 'tmp162' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1730 [2/3] (7.29ns)   --->   "%tmp163 = fadd i32 %mul21_23_6, i32 %mul21_23_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1730 'fadd' 'tmp163' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1731 [2/3] (7.29ns)   --->   "%tmp165 = fadd i32 %mul21_23_1_1, i32 %mul21_23_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1731 'fadd' 'tmp165' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1732 [2/3] (7.29ns)   --->   "%tmp166 = fadd i32 %tmp167, i32 %mul21_23_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1732 'fadd' 'tmp166' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1733 [3/3] (7.29ns)   --->   "%tmp169 = fadd i32 %temp_sum_3350, i32 %mul21_24_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1733 'fadd' 'tmp169' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1734 [3/3] (7.29ns)   --->   "%tmp170 = fadd i32 %mul21_24_6, i32 %mul21_24_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1734 'fadd' 'tmp170' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1735 [3/3] (7.29ns)   --->   "%tmp172 = fadd i32 %mul21_24_1_1, i32 %mul21_24_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1735 'fadd' 'tmp172' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1736 [3/3] (7.29ns)   --->   "%tmp173 = fadd i32 %tmp174, i32 %mul21_24_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1736 'fadd' 'tmp173' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1737 [1/2] (5.91ns)   --->   "%mul21_25_1 = fmul i32 %weights_load_14028_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1737 'fmul' 'mul21_25_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1738 [1/2] (5.91ns)   --->   "%mul21_25_1_1 = fmul i32 %weights_load_14029_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1738 'fmul' 'mul21_25_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1739 [1/2] (5.91ns)   --->   "%mul21_25_1_2 = fmul i32 %weights_load_14030_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1739 'fmul' 'mul21_25_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1740 [1/2] (5.91ns)   --->   "%mul21_25_2 = fmul i32 %weights_load_14031_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1740 'fmul' 'mul21_25_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1741 [1/3] (7.29ns)   --->   "%tmp181 = fadd i32 %mul21_25_2_1, i32 %mul21_25_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1741 'fadd' 'tmp181' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1742 [1/2] (5.91ns)   --->   "%temp_sum_3354 = fmul i32 %weights_load_14034_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1742 'fmul' 'temp_sum_3354' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1743 [1/2] (5.91ns)   --->   "%mul21_26_s = fmul i32 %weights_load_14035_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1743 'fmul' 'mul21_26_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1744 [1/2] (5.91ns)   --->   "%mul21_26_6 = fmul i32 %weights_load_14036_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1744 'fmul' 'mul21_26_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1745 [2/2] (5.91ns)   --->   "%mul21_26_1 = fmul i32 %weights_load_14037_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1745 'fmul' 'mul21_26_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1746 [2/2] (5.91ns)   --->   "%mul21_26_1_1 = fmul i32 %weights_load_14038_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1746 'fmul' 'mul21_26_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1747 [2/2] (5.91ns)   --->   "%mul21_26_1_2 = fmul i32 %weights_load_14039_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1747 'fmul' 'mul21_26_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1748 [2/2] (5.91ns)   --->   "%mul21_26_2 = fmul i32 %weights_load_14040_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1748 'fmul' 'mul21_26_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1749 [2/3] (7.29ns)   --->   "%tmp188 = fadd i32 %mul21_26_2_1, i32 %mul21_26_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1749 'fadd' 'tmp188' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1750 [2/2] (5.91ns)   --->   "%temp_sum_3356 = fmul i32 %weights_load_14043_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1750 'fmul' 'temp_sum_3356' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1751 [2/2] (5.91ns)   --->   "%mul21_27_s = fmul i32 %weights_load_14044_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1751 'fmul' 'mul21_27_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1752 [2/2] (5.91ns)   --->   "%mul21_27_6 = fmul i32 %weights_load_14045_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1752 'fmul' 'mul21_27_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1753 [3/3] (7.29ns)   --->   "%tmp195 = fadd i32 %mul21_27_2_1, i32 %mul21_27_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1753 'fadd' 'tmp195' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1754 [1/2] (5.91ns)   --->   "%mul21_28_2_1 = fmul i32 %weights_load_14059_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1754 'fmul' 'mul21_28_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1755 [1/2] (5.91ns)   --->   "%mul21_28_2_2 = fmul i32 %weights_load_14060_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1755 'fmul' 'mul21_28_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1756 [2/2] (5.91ns)   --->   "%mul21_29_2_1 = fmul i32 %weights_load_14068_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1756 'fmul' 'mul21_29_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1757 [2/2] (5.91ns)   --->   "%mul21_29_2_2 = fmul i32 %weights_load_14069_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1757 'fmul' 'mul21_29_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.29>
ST_31 : Operation 1758 [1/1] (0.00ns)   --->   "%bitcast_ln174_1929 = bitcast i32 %temp_sum_3331" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1758 'bitcast' 'bitcast_ln174_1929' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_31 : Operation 1759 [1/1] (2.10ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_15, i32 %bitcast_ln174_1929" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1759 'write' 'write_ln174' <Predicate = (!icmp_ln275)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_31 : Operation 1760 [1/3] (7.29ns)   --->   "%temp_sum_3335 = fadd i32 %tmp115, i32 %tmp112" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1760 'fadd' 'temp_sum_3335' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1761 [2/3] (7.29ns)   --->   "%temp_sum_3337 = fadd i32 %tmp122, i32 %tmp119" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1761 'fadd' 'temp_sum_3337' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1762 [3/3] (7.29ns)   --->   "%temp_sum_3339 = fadd i32 %tmp129, i32 %tmp126" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1762 'fadd' 'temp_sum_3339' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1763 [1/3] (7.29ns)   --->   "%tmp140 = fadd i32 %tmp142, i32 %tmp141" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1763 'fadd' 'tmp140' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1764 [1/3] (7.29ns)   --->   "%tmp143 = fadd i32 %tmp145, i32 %tmp144" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1764 'fadd' 'tmp143' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1765 [2/3] (7.29ns)   --->   "%tmp147 = fadd i32 %tmp149, i32 %tmp148" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1765 'fadd' 'tmp147' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1766 [2/3] (7.29ns)   --->   "%tmp150 = fadd i32 %tmp152, i32 %tmp151" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1766 'fadd' 'tmp150' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1767 [3/3] (7.29ns)   --->   "%tmp154 = fadd i32 %tmp156, i32 %tmp155" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1767 'fadd' 'tmp154' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1768 [3/3] (7.29ns)   --->   "%tmp157 = fadd i32 %tmp159, i32 %tmp158" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1768 'fadd' 'tmp157' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1769 [1/3] (7.29ns)   --->   "%tmp162 = fadd i32 %temp_sum_3348, i32 %mul21_23_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1769 'fadd' 'tmp162' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1770 [1/3] (7.29ns)   --->   "%tmp163 = fadd i32 %mul21_23_6, i32 %mul21_23_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1770 'fadd' 'tmp163' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1771 [1/3] (7.29ns)   --->   "%tmp165 = fadd i32 %mul21_23_1_1, i32 %mul21_23_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1771 'fadd' 'tmp165' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1772 [1/3] (7.29ns)   --->   "%tmp166 = fadd i32 %tmp167, i32 %mul21_23_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1772 'fadd' 'tmp166' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1773 [2/3] (7.29ns)   --->   "%tmp169 = fadd i32 %temp_sum_3350, i32 %mul21_24_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1773 'fadd' 'tmp169' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1774 [2/3] (7.29ns)   --->   "%tmp170 = fadd i32 %mul21_24_6, i32 %mul21_24_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1774 'fadd' 'tmp170' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1775 [2/3] (7.29ns)   --->   "%tmp172 = fadd i32 %mul21_24_1_1, i32 %mul21_24_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1775 'fadd' 'tmp172' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1776 [2/3] (7.29ns)   --->   "%tmp173 = fadd i32 %tmp174, i32 %mul21_24_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1776 'fadd' 'tmp173' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1777 [3/3] (7.29ns)   --->   "%tmp176 = fadd i32 %temp_sum_3352, i32 %mul21_25_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1777 'fadd' 'tmp176' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1778 [3/3] (7.29ns)   --->   "%tmp177 = fadd i32 %mul21_25_6, i32 %mul21_25_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1778 'fadd' 'tmp177' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1779 [3/3] (7.29ns)   --->   "%tmp179 = fadd i32 %mul21_25_1_1, i32 %mul21_25_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1779 'fadd' 'tmp179' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1780 [3/3] (7.29ns)   --->   "%tmp180 = fadd i32 %tmp181, i32 %mul21_25_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1780 'fadd' 'tmp180' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1781 [1/2] (5.91ns)   --->   "%mul21_26_1 = fmul i32 %weights_load_14037_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1781 'fmul' 'mul21_26_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1782 [1/2] (5.91ns)   --->   "%mul21_26_1_1 = fmul i32 %weights_load_14038_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1782 'fmul' 'mul21_26_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1783 [1/2] (5.91ns)   --->   "%mul21_26_1_2 = fmul i32 %weights_load_14039_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1783 'fmul' 'mul21_26_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1784 [1/2] (5.91ns)   --->   "%mul21_26_2 = fmul i32 %weights_load_14040_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1784 'fmul' 'mul21_26_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1785 [1/3] (7.29ns)   --->   "%tmp188 = fadd i32 %mul21_26_2_1, i32 %mul21_26_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1785 'fadd' 'tmp188' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1786 [1/2] (5.91ns)   --->   "%temp_sum_3356 = fmul i32 %weights_load_14043_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1786 'fmul' 'temp_sum_3356' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1787 [1/2] (5.91ns)   --->   "%mul21_27_s = fmul i32 %weights_load_14044_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1787 'fmul' 'mul21_27_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1788 [1/2] (5.91ns)   --->   "%mul21_27_6 = fmul i32 %weights_load_14045_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1788 'fmul' 'mul21_27_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1789 [2/2] (5.91ns)   --->   "%mul21_27_1 = fmul i32 %weights_load_14046_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1789 'fmul' 'mul21_27_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1790 [2/2] (5.91ns)   --->   "%mul21_27_1_1 = fmul i32 %weights_load_14047_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1790 'fmul' 'mul21_27_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1791 [2/2] (5.91ns)   --->   "%mul21_27_1_2 = fmul i32 %weights_load_14048_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1791 'fmul' 'mul21_27_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1792 [2/2] (5.91ns)   --->   "%mul21_27_2 = fmul i32 %weights_load_14049_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1792 'fmul' 'mul21_27_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1793 [2/3] (7.29ns)   --->   "%tmp195 = fadd i32 %mul21_27_2_1, i32 %mul21_27_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1793 'fadd' 'tmp195' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1794 [2/2] (5.91ns)   --->   "%temp_sum_3358 = fmul i32 %weights_load_14052_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1794 'fmul' 'temp_sum_3358' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1795 [2/2] (5.91ns)   --->   "%mul21_28_s = fmul i32 %weights_load_14053_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1795 'fmul' 'mul21_28_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1796 [2/2] (5.91ns)   --->   "%mul21_28_6 = fmul i32 %weights_load_14054_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1796 'fmul' 'mul21_28_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1797 [3/3] (7.29ns)   --->   "%tmp202 = fadd i32 %mul21_28_2_1, i32 %mul21_28_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1797 'fadd' 'tmp202' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1798 [1/2] (5.91ns)   --->   "%mul21_29_2_1 = fmul i32 %weights_load_14068_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1798 'fmul' 'mul21_29_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1799 [1/2] (5.91ns)   --->   "%mul21_29_2_2 = fmul i32 %weights_load_14069_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1799 'fmul' 'mul21_29_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1800 [2/2] (5.91ns)   --->   "%mul21_30_2_1 = fmul i32 %weights_load_14077_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1800 'fmul' 'mul21_30_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1801 [2/2] (5.91ns)   --->   "%mul21_30_2_2 = fmul i32 %weights_load_14078_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1801 'fmul' 'mul21_30_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.29>
ST_32 : Operation 1802 [1/1] (0.00ns)   --->   "%bitcast_ln174_1930 = bitcast i32 %temp_sum_3333" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1802 'bitcast' 'bitcast_ln174_1930' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_32 : Operation 1803 [1/1] (2.10ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_15, i32 %bitcast_ln174_1930" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1803 'write' 'write_ln174' <Predicate = (!icmp_ln275)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_32 : Operation 1804 [1/3] (7.29ns)   --->   "%temp_sum_3337 = fadd i32 %tmp122, i32 %tmp119" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1804 'fadd' 'temp_sum_3337' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1805 [2/3] (7.29ns)   --->   "%temp_sum_3339 = fadd i32 %tmp129, i32 %tmp126" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1805 'fadd' 'temp_sum_3339' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1806 [3/3] (7.29ns)   --->   "%temp_sum_3341 = fadd i32 %tmp136, i32 %tmp133" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1806 'fadd' 'temp_sum_3341' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1807 [1/3] (7.29ns)   --->   "%tmp147 = fadd i32 %tmp149, i32 %tmp148" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1807 'fadd' 'tmp147' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1808 [1/3] (7.29ns)   --->   "%tmp150 = fadd i32 %tmp152, i32 %tmp151" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1808 'fadd' 'tmp150' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1809 [2/3] (7.29ns)   --->   "%tmp154 = fadd i32 %tmp156, i32 %tmp155" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1809 'fadd' 'tmp154' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1810 [2/3] (7.29ns)   --->   "%tmp157 = fadd i32 %tmp159, i32 %tmp158" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1810 'fadd' 'tmp157' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1811 [3/3] (7.29ns)   --->   "%tmp161 = fadd i32 %tmp163, i32 %tmp162" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1811 'fadd' 'tmp161' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1812 [3/3] (7.29ns)   --->   "%tmp164 = fadd i32 %tmp166, i32 %tmp165" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1812 'fadd' 'tmp164' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1813 [1/3] (7.29ns)   --->   "%tmp169 = fadd i32 %temp_sum_3350, i32 %mul21_24_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1813 'fadd' 'tmp169' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1814 [1/3] (7.29ns)   --->   "%tmp170 = fadd i32 %mul21_24_6, i32 %mul21_24_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1814 'fadd' 'tmp170' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1815 [1/3] (7.29ns)   --->   "%tmp172 = fadd i32 %mul21_24_1_1, i32 %mul21_24_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1815 'fadd' 'tmp172' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1816 [1/3] (7.29ns)   --->   "%tmp173 = fadd i32 %tmp174, i32 %mul21_24_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1816 'fadd' 'tmp173' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1817 [2/3] (7.29ns)   --->   "%tmp176 = fadd i32 %temp_sum_3352, i32 %mul21_25_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1817 'fadd' 'tmp176' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1818 [2/3] (7.29ns)   --->   "%tmp177 = fadd i32 %mul21_25_6, i32 %mul21_25_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1818 'fadd' 'tmp177' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1819 [2/3] (7.29ns)   --->   "%tmp179 = fadd i32 %mul21_25_1_1, i32 %mul21_25_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1819 'fadd' 'tmp179' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1820 [2/3] (7.29ns)   --->   "%tmp180 = fadd i32 %tmp181, i32 %mul21_25_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1820 'fadd' 'tmp180' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1821 [3/3] (7.29ns)   --->   "%tmp183 = fadd i32 %temp_sum_3354, i32 %mul21_26_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1821 'fadd' 'tmp183' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1822 [3/3] (7.29ns)   --->   "%tmp184 = fadd i32 %mul21_26_6, i32 %mul21_26_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1822 'fadd' 'tmp184' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1823 [3/3] (7.29ns)   --->   "%tmp186 = fadd i32 %mul21_26_1_1, i32 %mul21_26_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1823 'fadd' 'tmp186' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1824 [3/3] (7.29ns)   --->   "%tmp187 = fadd i32 %tmp188, i32 %mul21_26_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1824 'fadd' 'tmp187' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1825 [1/2] (5.91ns)   --->   "%mul21_27_1 = fmul i32 %weights_load_14046_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1825 'fmul' 'mul21_27_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1826 [1/2] (5.91ns)   --->   "%mul21_27_1_1 = fmul i32 %weights_load_14047_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1826 'fmul' 'mul21_27_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1827 [1/2] (5.91ns)   --->   "%mul21_27_1_2 = fmul i32 %weights_load_14048_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1827 'fmul' 'mul21_27_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1828 [1/2] (5.91ns)   --->   "%mul21_27_2 = fmul i32 %weights_load_14049_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1828 'fmul' 'mul21_27_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1829 [1/3] (7.29ns)   --->   "%tmp195 = fadd i32 %mul21_27_2_1, i32 %mul21_27_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1829 'fadd' 'tmp195' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1830 [1/2] (5.91ns)   --->   "%temp_sum_3358 = fmul i32 %weights_load_14052_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1830 'fmul' 'temp_sum_3358' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1831 [1/2] (5.91ns)   --->   "%mul21_28_s = fmul i32 %weights_load_14053_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1831 'fmul' 'mul21_28_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1832 [1/2] (5.91ns)   --->   "%mul21_28_6 = fmul i32 %weights_load_14054_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1832 'fmul' 'mul21_28_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1833 [2/2] (5.91ns)   --->   "%mul21_28_1 = fmul i32 %weights_load_14055_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1833 'fmul' 'mul21_28_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1834 [2/2] (5.91ns)   --->   "%mul21_28_1_1 = fmul i32 %weights_load_14056_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1834 'fmul' 'mul21_28_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1835 [2/2] (5.91ns)   --->   "%mul21_28_1_2 = fmul i32 %weights_load_14057_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1835 'fmul' 'mul21_28_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1836 [2/2] (5.91ns)   --->   "%mul21_28_2 = fmul i32 %weights_load_14058_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1836 'fmul' 'mul21_28_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1837 [2/3] (7.29ns)   --->   "%tmp202 = fadd i32 %mul21_28_2_1, i32 %mul21_28_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1837 'fadd' 'tmp202' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1838 [2/2] (5.91ns)   --->   "%temp_sum_3360 = fmul i32 %weights_load_14061_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1838 'fmul' 'temp_sum_3360' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1839 [2/2] (5.91ns)   --->   "%mul21_29_s = fmul i32 %weights_load_14062_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1839 'fmul' 'mul21_29_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1840 [2/2] (5.91ns)   --->   "%mul21_29_6 = fmul i32 %weights_load_14063_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1840 'fmul' 'mul21_29_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1841 [3/3] (7.29ns)   --->   "%tmp209 = fadd i32 %mul21_29_2_1, i32 %mul21_29_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1841 'fadd' 'tmp209' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1842 [1/2] (5.91ns)   --->   "%mul21_30_2_1 = fmul i32 %weights_load_14077_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1842 'fmul' 'mul21_30_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1843 [1/2] (5.91ns)   --->   "%mul21_30_2_2 = fmul i32 %weights_load_14078_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1843 'fmul' 'mul21_30_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1844 [2/2] (5.91ns)   --->   "%mul21_31_2_1 = fmul i32 %weights_load_14086_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1844 'fmul' 'mul21_31_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1845 [2/2] (5.91ns)   --->   "%mul21_31_2_2 = fmul i32 %weights_load_14087_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1845 'fmul' 'mul21_31_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.29>
ST_33 : Operation 1846 [1/1] (0.00ns)   --->   "%bitcast_ln174_1931 = bitcast i32 %temp_sum_3335" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1846 'bitcast' 'bitcast_ln174_1931' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_33 : Operation 1847 [1/1] (2.10ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_15, i32 %bitcast_ln174_1931" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1847 'write' 'write_ln174' <Predicate = (!icmp_ln275)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_33 : Operation 1848 [1/3] (7.29ns)   --->   "%temp_sum_3339 = fadd i32 %tmp129, i32 %tmp126" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1848 'fadd' 'temp_sum_3339' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1849 [2/3] (7.29ns)   --->   "%temp_sum_3341 = fadd i32 %tmp136, i32 %tmp133" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1849 'fadd' 'temp_sum_3341' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1850 [3/3] (7.29ns)   --->   "%temp_sum_3343 = fadd i32 %tmp143, i32 %tmp140" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1850 'fadd' 'temp_sum_3343' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1851 [1/3] (7.29ns)   --->   "%tmp154 = fadd i32 %tmp156, i32 %tmp155" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1851 'fadd' 'tmp154' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1852 [1/3] (7.29ns)   --->   "%tmp157 = fadd i32 %tmp159, i32 %tmp158" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1852 'fadd' 'tmp157' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1853 [2/3] (7.29ns)   --->   "%tmp161 = fadd i32 %tmp163, i32 %tmp162" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1853 'fadd' 'tmp161' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1854 [2/3] (7.29ns)   --->   "%tmp164 = fadd i32 %tmp166, i32 %tmp165" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1854 'fadd' 'tmp164' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1855 [3/3] (7.29ns)   --->   "%tmp168 = fadd i32 %tmp170, i32 %tmp169" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1855 'fadd' 'tmp168' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1856 [3/3] (7.29ns)   --->   "%tmp171 = fadd i32 %tmp173, i32 %tmp172" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1856 'fadd' 'tmp171' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1857 [1/3] (7.29ns)   --->   "%tmp176 = fadd i32 %temp_sum_3352, i32 %mul21_25_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1857 'fadd' 'tmp176' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1858 [1/3] (7.29ns)   --->   "%tmp177 = fadd i32 %mul21_25_6, i32 %mul21_25_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1858 'fadd' 'tmp177' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1859 [1/3] (7.29ns)   --->   "%tmp179 = fadd i32 %mul21_25_1_1, i32 %mul21_25_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1859 'fadd' 'tmp179' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1860 [1/3] (7.29ns)   --->   "%tmp180 = fadd i32 %tmp181, i32 %mul21_25_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1860 'fadd' 'tmp180' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1861 [2/3] (7.29ns)   --->   "%tmp183 = fadd i32 %temp_sum_3354, i32 %mul21_26_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1861 'fadd' 'tmp183' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1862 [2/3] (7.29ns)   --->   "%tmp184 = fadd i32 %mul21_26_6, i32 %mul21_26_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1862 'fadd' 'tmp184' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1863 [2/3] (7.29ns)   --->   "%tmp186 = fadd i32 %mul21_26_1_1, i32 %mul21_26_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1863 'fadd' 'tmp186' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1864 [2/3] (7.29ns)   --->   "%tmp187 = fadd i32 %tmp188, i32 %mul21_26_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1864 'fadd' 'tmp187' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1865 [3/3] (7.29ns)   --->   "%tmp190 = fadd i32 %temp_sum_3356, i32 %mul21_27_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1865 'fadd' 'tmp190' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1866 [3/3] (7.29ns)   --->   "%tmp191 = fadd i32 %mul21_27_6, i32 %mul21_27_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1866 'fadd' 'tmp191' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1867 [3/3] (7.29ns)   --->   "%tmp193 = fadd i32 %mul21_27_1_1, i32 %mul21_27_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1867 'fadd' 'tmp193' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1868 [3/3] (7.29ns)   --->   "%tmp194 = fadd i32 %tmp195, i32 %mul21_27_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1868 'fadd' 'tmp194' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1869 [1/2] (5.91ns)   --->   "%mul21_28_1 = fmul i32 %weights_load_14055_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1869 'fmul' 'mul21_28_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1870 [1/2] (5.91ns)   --->   "%mul21_28_1_1 = fmul i32 %weights_load_14056_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1870 'fmul' 'mul21_28_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1871 [1/2] (5.91ns)   --->   "%mul21_28_1_2 = fmul i32 %weights_load_14057_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1871 'fmul' 'mul21_28_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1872 [1/2] (5.91ns)   --->   "%mul21_28_2 = fmul i32 %weights_load_14058_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1872 'fmul' 'mul21_28_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1873 [1/3] (7.29ns)   --->   "%tmp202 = fadd i32 %mul21_28_2_1, i32 %mul21_28_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1873 'fadd' 'tmp202' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1874 [1/2] (5.91ns)   --->   "%temp_sum_3360 = fmul i32 %weights_load_14061_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1874 'fmul' 'temp_sum_3360' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1875 [1/2] (5.91ns)   --->   "%mul21_29_s = fmul i32 %weights_load_14062_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1875 'fmul' 'mul21_29_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1876 [1/2] (5.91ns)   --->   "%mul21_29_6 = fmul i32 %weights_load_14063_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1876 'fmul' 'mul21_29_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1877 [2/2] (5.91ns)   --->   "%mul21_29_1 = fmul i32 %weights_load_14064_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1877 'fmul' 'mul21_29_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1878 [2/2] (5.91ns)   --->   "%mul21_29_1_1 = fmul i32 %weights_load_14065_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1878 'fmul' 'mul21_29_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1879 [2/2] (5.91ns)   --->   "%mul21_29_1_2 = fmul i32 %weights_load_14066_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1879 'fmul' 'mul21_29_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1880 [2/2] (5.91ns)   --->   "%mul21_29_2 = fmul i32 %weights_load_14067_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1880 'fmul' 'mul21_29_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1881 [2/3] (7.29ns)   --->   "%tmp209 = fadd i32 %mul21_29_2_1, i32 %mul21_29_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1881 'fadd' 'tmp209' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1882 [2/2] (5.91ns)   --->   "%temp_sum_3362 = fmul i32 %weights_load_14070_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1882 'fmul' 'temp_sum_3362' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1883 [2/2] (5.91ns)   --->   "%mul21_30_s = fmul i32 %weights_load_14071_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1883 'fmul' 'mul21_30_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1884 [2/2] (5.91ns)   --->   "%mul21_30_6 = fmul i32 %weights_load_14072_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1884 'fmul' 'mul21_30_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1885 [3/3] (7.29ns)   --->   "%tmp216 = fadd i32 %mul21_30_2_1, i32 %mul21_30_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1885 'fadd' 'tmp216' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1886 [1/2] (5.91ns)   --->   "%mul21_31_2_1 = fmul i32 %weights_load_14086_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1886 'fmul' 'mul21_31_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1887 [1/2] (5.91ns)   --->   "%mul21_31_2_2 = fmul i32 %weights_load_14087_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1887 'fmul' 'mul21_31_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1888 [2/2] (5.91ns)   --->   "%mul21_32_2_1 = fmul i32 %weights_load_14095_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1888 'fmul' 'mul21_32_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1889 [2/2] (5.91ns)   --->   "%mul21_32_2_2 = fmul i32 %weights_load_14096_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1889 'fmul' 'mul21_32_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.29>
ST_34 : Operation 1890 [1/1] (0.00ns)   --->   "%bitcast_ln174_1932 = bitcast i32 %temp_sum_3337" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1890 'bitcast' 'bitcast_ln174_1932' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_34 : Operation 1891 [1/1] (2.10ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_15, i32 %bitcast_ln174_1932" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1891 'write' 'write_ln174' <Predicate = (!icmp_ln275)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_34 : Operation 1892 [1/3] (7.29ns)   --->   "%temp_sum_3341 = fadd i32 %tmp136, i32 %tmp133" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1892 'fadd' 'temp_sum_3341' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1893 [2/3] (7.29ns)   --->   "%temp_sum_3343 = fadd i32 %tmp143, i32 %tmp140" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1893 'fadd' 'temp_sum_3343' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1894 [3/3] (7.29ns)   --->   "%temp_sum_3345 = fadd i32 %tmp150, i32 %tmp147" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1894 'fadd' 'temp_sum_3345' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1895 [1/3] (7.29ns)   --->   "%tmp161 = fadd i32 %tmp163, i32 %tmp162" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1895 'fadd' 'tmp161' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1896 [1/3] (7.29ns)   --->   "%tmp164 = fadd i32 %tmp166, i32 %tmp165" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1896 'fadd' 'tmp164' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1897 [2/3] (7.29ns)   --->   "%tmp168 = fadd i32 %tmp170, i32 %tmp169" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1897 'fadd' 'tmp168' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1898 [2/3] (7.29ns)   --->   "%tmp171 = fadd i32 %tmp173, i32 %tmp172" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1898 'fadd' 'tmp171' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1899 [3/3] (7.29ns)   --->   "%tmp175 = fadd i32 %tmp177, i32 %tmp176" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1899 'fadd' 'tmp175' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1900 [3/3] (7.29ns)   --->   "%tmp178 = fadd i32 %tmp180, i32 %tmp179" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1900 'fadd' 'tmp178' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1901 [1/3] (7.29ns)   --->   "%tmp183 = fadd i32 %temp_sum_3354, i32 %mul21_26_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1901 'fadd' 'tmp183' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1902 [1/3] (7.29ns)   --->   "%tmp184 = fadd i32 %mul21_26_6, i32 %mul21_26_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1902 'fadd' 'tmp184' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1903 [1/3] (7.29ns)   --->   "%tmp186 = fadd i32 %mul21_26_1_1, i32 %mul21_26_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1903 'fadd' 'tmp186' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1904 [1/3] (7.29ns)   --->   "%tmp187 = fadd i32 %tmp188, i32 %mul21_26_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1904 'fadd' 'tmp187' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1905 [2/3] (7.29ns)   --->   "%tmp190 = fadd i32 %temp_sum_3356, i32 %mul21_27_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1905 'fadd' 'tmp190' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1906 [2/3] (7.29ns)   --->   "%tmp191 = fadd i32 %mul21_27_6, i32 %mul21_27_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1906 'fadd' 'tmp191' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1907 [2/3] (7.29ns)   --->   "%tmp193 = fadd i32 %mul21_27_1_1, i32 %mul21_27_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1907 'fadd' 'tmp193' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1908 [2/3] (7.29ns)   --->   "%tmp194 = fadd i32 %tmp195, i32 %mul21_27_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1908 'fadd' 'tmp194' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1909 [3/3] (7.29ns)   --->   "%tmp197 = fadd i32 %temp_sum_3358, i32 %mul21_28_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1909 'fadd' 'tmp197' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1910 [3/3] (7.29ns)   --->   "%tmp198 = fadd i32 %mul21_28_6, i32 %mul21_28_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1910 'fadd' 'tmp198' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1911 [3/3] (7.29ns)   --->   "%tmp200 = fadd i32 %mul21_28_1_1, i32 %mul21_28_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1911 'fadd' 'tmp200' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1912 [3/3] (7.29ns)   --->   "%tmp201 = fadd i32 %tmp202, i32 %mul21_28_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1912 'fadd' 'tmp201' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1913 [1/2] (5.91ns)   --->   "%mul21_29_1 = fmul i32 %weights_load_14064_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1913 'fmul' 'mul21_29_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1914 [1/2] (5.91ns)   --->   "%mul21_29_1_1 = fmul i32 %weights_load_14065_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1914 'fmul' 'mul21_29_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1915 [1/2] (5.91ns)   --->   "%mul21_29_1_2 = fmul i32 %weights_load_14066_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1915 'fmul' 'mul21_29_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1916 [1/2] (5.91ns)   --->   "%mul21_29_2 = fmul i32 %weights_load_14067_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1916 'fmul' 'mul21_29_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1917 [1/3] (7.29ns)   --->   "%tmp209 = fadd i32 %mul21_29_2_1, i32 %mul21_29_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1917 'fadd' 'tmp209' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1918 [1/2] (5.91ns)   --->   "%temp_sum_3362 = fmul i32 %weights_load_14070_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1918 'fmul' 'temp_sum_3362' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1919 [1/2] (5.91ns)   --->   "%mul21_30_s = fmul i32 %weights_load_14071_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1919 'fmul' 'mul21_30_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1920 [1/2] (5.91ns)   --->   "%mul21_30_6 = fmul i32 %weights_load_14072_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1920 'fmul' 'mul21_30_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1921 [2/2] (5.91ns)   --->   "%mul21_30_1 = fmul i32 %weights_load_14073_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1921 'fmul' 'mul21_30_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1922 [2/2] (5.91ns)   --->   "%mul21_30_1_1 = fmul i32 %weights_load_14074_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1922 'fmul' 'mul21_30_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1923 [2/2] (5.91ns)   --->   "%mul21_30_1_2 = fmul i32 %weights_load_14075_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1923 'fmul' 'mul21_30_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1924 [2/2] (5.91ns)   --->   "%mul21_30_2 = fmul i32 %weights_load_14076_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1924 'fmul' 'mul21_30_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1925 [2/3] (7.29ns)   --->   "%tmp216 = fadd i32 %mul21_30_2_1, i32 %mul21_30_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1925 'fadd' 'tmp216' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1926 [2/2] (5.91ns)   --->   "%temp_sum_3364 = fmul i32 %weights_load_14079_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1926 'fmul' 'temp_sum_3364' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1927 [2/2] (5.91ns)   --->   "%mul21_31_s = fmul i32 %weights_load_14080_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1927 'fmul' 'mul21_31_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1928 [2/2] (5.91ns)   --->   "%mul21_31_6 = fmul i32 %weights_load_14081_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1928 'fmul' 'mul21_31_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1929 [3/3] (7.29ns)   --->   "%tmp223 = fadd i32 %mul21_31_2_1, i32 %mul21_31_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1929 'fadd' 'tmp223' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1930 [1/2] (5.91ns)   --->   "%mul21_32_2_1 = fmul i32 %weights_load_14095_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1930 'fmul' 'mul21_32_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1931 [1/2] (5.91ns)   --->   "%mul21_32_2_2 = fmul i32 %weights_load_14096_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1931 'fmul' 'mul21_32_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1932 [2/2] (5.91ns)   --->   "%mul21_33_2_1 = fmul i32 %weights_load_14104_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1932 'fmul' 'mul21_33_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1933 [2/2] (5.91ns)   --->   "%mul21_33_2_2 = fmul i32 %weights_load_14105_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1933 'fmul' 'mul21_33_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.29>
ST_35 : Operation 1934 [1/1] (0.00ns)   --->   "%bitcast_ln174_1933 = bitcast i32 %temp_sum_3339" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1934 'bitcast' 'bitcast_ln174_1933' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_35 : Operation 1935 [1/1] (2.10ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_15, i32 %bitcast_ln174_1933" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1935 'write' 'write_ln174' <Predicate = (!icmp_ln275)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_35 : Operation 1936 [1/3] (7.29ns)   --->   "%temp_sum_3343 = fadd i32 %tmp143, i32 %tmp140" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1936 'fadd' 'temp_sum_3343' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1937 [2/3] (7.29ns)   --->   "%temp_sum_3345 = fadd i32 %tmp150, i32 %tmp147" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1937 'fadd' 'temp_sum_3345' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1938 [3/3] (7.29ns)   --->   "%temp_sum_3347 = fadd i32 %tmp157, i32 %tmp154" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1938 'fadd' 'temp_sum_3347' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1939 [1/3] (7.29ns)   --->   "%tmp168 = fadd i32 %tmp170, i32 %tmp169" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1939 'fadd' 'tmp168' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1940 [1/3] (7.29ns)   --->   "%tmp171 = fadd i32 %tmp173, i32 %tmp172" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1940 'fadd' 'tmp171' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1941 [2/3] (7.29ns)   --->   "%tmp175 = fadd i32 %tmp177, i32 %tmp176" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1941 'fadd' 'tmp175' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1942 [2/3] (7.29ns)   --->   "%tmp178 = fadd i32 %tmp180, i32 %tmp179" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1942 'fadd' 'tmp178' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1943 [3/3] (7.29ns)   --->   "%tmp182 = fadd i32 %tmp184, i32 %tmp183" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1943 'fadd' 'tmp182' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1944 [3/3] (7.29ns)   --->   "%tmp185 = fadd i32 %tmp187, i32 %tmp186" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1944 'fadd' 'tmp185' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1945 [1/3] (7.29ns)   --->   "%tmp190 = fadd i32 %temp_sum_3356, i32 %mul21_27_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1945 'fadd' 'tmp190' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1946 [1/3] (7.29ns)   --->   "%tmp191 = fadd i32 %mul21_27_6, i32 %mul21_27_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1946 'fadd' 'tmp191' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1947 [1/3] (7.29ns)   --->   "%tmp193 = fadd i32 %mul21_27_1_1, i32 %mul21_27_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1947 'fadd' 'tmp193' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1948 [1/3] (7.29ns)   --->   "%tmp194 = fadd i32 %tmp195, i32 %mul21_27_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1948 'fadd' 'tmp194' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1949 [2/3] (7.29ns)   --->   "%tmp197 = fadd i32 %temp_sum_3358, i32 %mul21_28_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1949 'fadd' 'tmp197' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1950 [2/3] (7.29ns)   --->   "%tmp198 = fadd i32 %mul21_28_6, i32 %mul21_28_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1950 'fadd' 'tmp198' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1951 [2/3] (7.29ns)   --->   "%tmp200 = fadd i32 %mul21_28_1_1, i32 %mul21_28_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1951 'fadd' 'tmp200' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1952 [2/3] (7.29ns)   --->   "%tmp201 = fadd i32 %tmp202, i32 %mul21_28_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1952 'fadd' 'tmp201' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1953 [3/3] (7.29ns)   --->   "%tmp204 = fadd i32 %temp_sum_3360, i32 %mul21_29_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1953 'fadd' 'tmp204' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1954 [3/3] (7.29ns)   --->   "%tmp205 = fadd i32 %mul21_29_6, i32 %mul21_29_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1954 'fadd' 'tmp205' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1955 [3/3] (7.29ns)   --->   "%tmp207 = fadd i32 %mul21_29_1_1, i32 %mul21_29_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1955 'fadd' 'tmp207' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1956 [3/3] (7.29ns)   --->   "%tmp208 = fadd i32 %tmp209, i32 %mul21_29_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1956 'fadd' 'tmp208' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1957 [1/2] (5.91ns)   --->   "%mul21_30_1 = fmul i32 %weights_load_14073_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1957 'fmul' 'mul21_30_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1958 [1/2] (5.91ns)   --->   "%mul21_30_1_1 = fmul i32 %weights_load_14074_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1958 'fmul' 'mul21_30_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1959 [1/2] (5.91ns)   --->   "%mul21_30_1_2 = fmul i32 %weights_load_14075_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1959 'fmul' 'mul21_30_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1960 [1/2] (5.91ns)   --->   "%mul21_30_2 = fmul i32 %weights_load_14076_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1960 'fmul' 'mul21_30_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1961 [1/3] (7.29ns)   --->   "%tmp216 = fadd i32 %mul21_30_2_1, i32 %mul21_30_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1961 'fadd' 'tmp216' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1962 [1/2] (5.91ns)   --->   "%temp_sum_3364 = fmul i32 %weights_load_14079_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1962 'fmul' 'temp_sum_3364' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1963 [1/2] (5.91ns)   --->   "%mul21_31_s = fmul i32 %weights_load_14080_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1963 'fmul' 'mul21_31_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1964 [1/2] (5.91ns)   --->   "%mul21_31_6 = fmul i32 %weights_load_14081_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1964 'fmul' 'mul21_31_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1965 [2/2] (5.91ns)   --->   "%mul21_31_1 = fmul i32 %weights_load_14082_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1965 'fmul' 'mul21_31_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1966 [2/2] (5.91ns)   --->   "%mul21_31_1_1 = fmul i32 %weights_load_14083_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1966 'fmul' 'mul21_31_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1967 [2/2] (5.91ns)   --->   "%mul21_31_1_2 = fmul i32 %weights_load_14084_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1967 'fmul' 'mul21_31_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1968 [2/2] (5.91ns)   --->   "%mul21_31_2 = fmul i32 %weights_load_14085_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1968 'fmul' 'mul21_31_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1969 [2/3] (7.29ns)   --->   "%tmp223 = fadd i32 %mul21_31_2_1, i32 %mul21_31_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1969 'fadd' 'tmp223' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1970 [2/2] (5.91ns)   --->   "%temp_sum_3366 = fmul i32 %weights_load_14088_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1970 'fmul' 'temp_sum_3366' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1971 [2/2] (5.91ns)   --->   "%mul21_32_s = fmul i32 %weights_load_14089_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1971 'fmul' 'mul21_32_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1972 [2/2] (5.91ns)   --->   "%mul21_32_6 = fmul i32 %weights_load_14090_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1972 'fmul' 'mul21_32_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1973 [3/3] (7.29ns)   --->   "%tmp230 = fadd i32 %mul21_32_2_1, i32 %mul21_32_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1973 'fadd' 'tmp230' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1974 [1/2] (5.91ns)   --->   "%mul21_33_2_1 = fmul i32 %weights_load_14104_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1974 'fmul' 'mul21_33_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1975 [1/2] (5.91ns)   --->   "%mul21_33_2_2 = fmul i32 %weights_load_14105_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1975 'fmul' 'mul21_33_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1976 [2/2] (5.91ns)   --->   "%mul21_34_2_1 = fmul i32 %weights_load_14113_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1976 'fmul' 'mul21_34_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1977 [2/2] (5.91ns)   --->   "%mul21_34_2_2 = fmul i32 %weights_load_14114_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1977 'fmul' 'mul21_34_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.29>
ST_36 : Operation 1978 [1/1] (0.00ns)   --->   "%bitcast_ln174_1934 = bitcast i32 %temp_sum_3341" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1978 'bitcast' 'bitcast_ln174_1934' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_36 : Operation 1979 [1/1] (2.10ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_15, i32 %bitcast_ln174_1934" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1979 'write' 'write_ln174' <Predicate = (!icmp_ln275)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_36 : Operation 1980 [1/3] (7.29ns)   --->   "%temp_sum_3345 = fadd i32 %tmp150, i32 %tmp147" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1980 'fadd' 'temp_sum_3345' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1981 [2/3] (7.29ns)   --->   "%temp_sum_3347 = fadd i32 %tmp157, i32 %tmp154" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1981 'fadd' 'temp_sum_3347' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1982 [3/3] (7.29ns)   --->   "%temp_sum_3349 = fadd i32 %tmp164, i32 %tmp161" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1982 'fadd' 'temp_sum_3349' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1983 [1/3] (7.29ns)   --->   "%tmp175 = fadd i32 %tmp177, i32 %tmp176" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1983 'fadd' 'tmp175' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1984 [1/3] (7.29ns)   --->   "%tmp178 = fadd i32 %tmp180, i32 %tmp179" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1984 'fadd' 'tmp178' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1985 [2/3] (7.29ns)   --->   "%tmp182 = fadd i32 %tmp184, i32 %tmp183" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1985 'fadd' 'tmp182' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1986 [2/3] (7.29ns)   --->   "%tmp185 = fadd i32 %tmp187, i32 %tmp186" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1986 'fadd' 'tmp185' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1987 [3/3] (7.29ns)   --->   "%tmp189 = fadd i32 %tmp191, i32 %tmp190" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1987 'fadd' 'tmp189' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1988 [3/3] (7.29ns)   --->   "%tmp192 = fadd i32 %tmp194, i32 %tmp193" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1988 'fadd' 'tmp192' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1989 [1/3] (7.29ns)   --->   "%tmp197 = fadd i32 %temp_sum_3358, i32 %mul21_28_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1989 'fadd' 'tmp197' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1990 [1/3] (7.29ns)   --->   "%tmp198 = fadd i32 %mul21_28_6, i32 %mul21_28_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1990 'fadd' 'tmp198' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1991 [1/3] (7.29ns)   --->   "%tmp200 = fadd i32 %mul21_28_1_1, i32 %mul21_28_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1991 'fadd' 'tmp200' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1992 [1/3] (7.29ns)   --->   "%tmp201 = fadd i32 %tmp202, i32 %mul21_28_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1992 'fadd' 'tmp201' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1993 [2/3] (7.29ns)   --->   "%tmp204 = fadd i32 %temp_sum_3360, i32 %mul21_29_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1993 'fadd' 'tmp204' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1994 [2/3] (7.29ns)   --->   "%tmp205 = fadd i32 %mul21_29_6, i32 %mul21_29_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1994 'fadd' 'tmp205' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1995 [2/3] (7.29ns)   --->   "%tmp207 = fadd i32 %mul21_29_1_1, i32 %mul21_29_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1995 'fadd' 'tmp207' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1996 [2/3] (7.29ns)   --->   "%tmp208 = fadd i32 %tmp209, i32 %mul21_29_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1996 'fadd' 'tmp208' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1997 [3/3] (7.29ns)   --->   "%tmp211 = fadd i32 %temp_sum_3362, i32 %mul21_30_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1997 'fadd' 'tmp211' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1998 [3/3] (7.29ns)   --->   "%tmp212 = fadd i32 %mul21_30_6, i32 %mul21_30_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1998 'fadd' 'tmp212' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1999 [3/3] (7.29ns)   --->   "%tmp214 = fadd i32 %mul21_30_1_1, i32 %mul21_30_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 1999 'fadd' 'tmp214' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2000 [3/3] (7.29ns)   --->   "%tmp215 = fadd i32 %tmp216, i32 %mul21_30_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2000 'fadd' 'tmp215' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2001 [1/2] (5.91ns)   --->   "%mul21_31_1 = fmul i32 %weights_load_14082_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2001 'fmul' 'mul21_31_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2002 [1/2] (5.91ns)   --->   "%mul21_31_1_1 = fmul i32 %weights_load_14083_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2002 'fmul' 'mul21_31_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2003 [1/2] (5.91ns)   --->   "%mul21_31_1_2 = fmul i32 %weights_load_14084_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2003 'fmul' 'mul21_31_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2004 [1/2] (5.91ns)   --->   "%mul21_31_2 = fmul i32 %weights_load_14085_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2004 'fmul' 'mul21_31_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2005 [1/3] (7.29ns)   --->   "%tmp223 = fadd i32 %mul21_31_2_1, i32 %mul21_31_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2005 'fadd' 'tmp223' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2006 [1/2] (5.91ns)   --->   "%temp_sum_3366 = fmul i32 %weights_load_14088_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2006 'fmul' 'temp_sum_3366' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2007 [1/2] (5.91ns)   --->   "%mul21_32_s = fmul i32 %weights_load_14089_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2007 'fmul' 'mul21_32_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2008 [1/2] (5.91ns)   --->   "%mul21_32_6 = fmul i32 %weights_load_14090_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2008 'fmul' 'mul21_32_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2009 [2/2] (5.91ns)   --->   "%mul21_32_1 = fmul i32 %weights_load_14091_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2009 'fmul' 'mul21_32_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2010 [2/2] (5.91ns)   --->   "%mul21_32_1_1 = fmul i32 %weights_load_14092_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2010 'fmul' 'mul21_32_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2011 [2/2] (5.91ns)   --->   "%mul21_32_1_2 = fmul i32 %weights_load_14093_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2011 'fmul' 'mul21_32_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2012 [2/2] (5.91ns)   --->   "%mul21_32_2 = fmul i32 %weights_load_14094_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2012 'fmul' 'mul21_32_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2013 [2/3] (7.29ns)   --->   "%tmp230 = fadd i32 %mul21_32_2_1, i32 %mul21_32_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2013 'fadd' 'tmp230' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2014 [2/2] (5.91ns)   --->   "%temp_sum_3368 = fmul i32 %weights_load_14097_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2014 'fmul' 'temp_sum_3368' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2015 [2/2] (5.91ns)   --->   "%mul21_33_s = fmul i32 %weights_load_14098_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2015 'fmul' 'mul21_33_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2016 [2/2] (5.91ns)   --->   "%mul21_33_6 = fmul i32 %weights_load_14099_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2016 'fmul' 'mul21_33_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2017 [3/3] (7.29ns)   --->   "%tmp237 = fadd i32 %mul21_33_2_1, i32 %mul21_33_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2017 'fadd' 'tmp237' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2018 [1/2] (5.91ns)   --->   "%mul21_34_2_1 = fmul i32 %weights_load_14113_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2018 'fmul' 'mul21_34_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2019 [1/2] (5.91ns)   --->   "%mul21_34_2_2 = fmul i32 %weights_load_14114_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2019 'fmul' 'mul21_34_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2020 [2/2] (5.91ns)   --->   "%mul21_35_2_1 = fmul i32 %weights_load_14122_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2020 'fmul' 'mul21_35_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2021 [2/2] (5.91ns)   --->   "%mul21_35_2_2 = fmul i32 %weights_load_14123_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2021 'fmul' 'mul21_35_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.29>
ST_37 : Operation 2022 [1/1] (0.00ns)   --->   "%bitcast_ln174_1935 = bitcast i32 %temp_sum_3343" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 2022 'bitcast' 'bitcast_ln174_1935' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_37 : Operation 2023 [1/1] (2.10ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_15, i32 %bitcast_ln174_1935" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 2023 'write' 'write_ln174' <Predicate = (!icmp_ln275)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_37 : Operation 2024 [1/3] (7.29ns)   --->   "%temp_sum_3347 = fadd i32 %tmp157, i32 %tmp154" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2024 'fadd' 'temp_sum_3347' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2025 [2/3] (7.29ns)   --->   "%temp_sum_3349 = fadd i32 %tmp164, i32 %tmp161" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2025 'fadd' 'temp_sum_3349' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2026 [3/3] (7.29ns)   --->   "%temp_sum_3351 = fadd i32 %tmp171, i32 %tmp168" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2026 'fadd' 'temp_sum_3351' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2027 [1/3] (7.29ns)   --->   "%tmp182 = fadd i32 %tmp184, i32 %tmp183" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2027 'fadd' 'tmp182' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2028 [1/3] (7.29ns)   --->   "%tmp185 = fadd i32 %tmp187, i32 %tmp186" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2028 'fadd' 'tmp185' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2029 [2/3] (7.29ns)   --->   "%tmp189 = fadd i32 %tmp191, i32 %tmp190" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2029 'fadd' 'tmp189' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2030 [2/3] (7.29ns)   --->   "%tmp192 = fadd i32 %tmp194, i32 %tmp193" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2030 'fadd' 'tmp192' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2031 [3/3] (7.29ns)   --->   "%tmp196 = fadd i32 %tmp198, i32 %tmp197" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2031 'fadd' 'tmp196' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2032 [3/3] (7.29ns)   --->   "%tmp199 = fadd i32 %tmp201, i32 %tmp200" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2032 'fadd' 'tmp199' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2033 [1/3] (7.29ns)   --->   "%tmp204 = fadd i32 %temp_sum_3360, i32 %mul21_29_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2033 'fadd' 'tmp204' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2034 [1/3] (7.29ns)   --->   "%tmp205 = fadd i32 %mul21_29_6, i32 %mul21_29_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2034 'fadd' 'tmp205' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2035 [1/3] (7.29ns)   --->   "%tmp207 = fadd i32 %mul21_29_1_1, i32 %mul21_29_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2035 'fadd' 'tmp207' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2036 [1/3] (7.29ns)   --->   "%tmp208 = fadd i32 %tmp209, i32 %mul21_29_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2036 'fadd' 'tmp208' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2037 [2/3] (7.29ns)   --->   "%tmp211 = fadd i32 %temp_sum_3362, i32 %mul21_30_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2037 'fadd' 'tmp211' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2038 [2/3] (7.29ns)   --->   "%tmp212 = fadd i32 %mul21_30_6, i32 %mul21_30_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2038 'fadd' 'tmp212' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2039 [2/3] (7.29ns)   --->   "%tmp214 = fadd i32 %mul21_30_1_1, i32 %mul21_30_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2039 'fadd' 'tmp214' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2040 [2/3] (7.29ns)   --->   "%tmp215 = fadd i32 %tmp216, i32 %mul21_30_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2040 'fadd' 'tmp215' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2041 [3/3] (7.29ns)   --->   "%tmp218 = fadd i32 %temp_sum_3364, i32 %mul21_31_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2041 'fadd' 'tmp218' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2042 [3/3] (7.29ns)   --->   "%tmp219 = fadd i32 %mul21_31_6, i32 %mul21_31_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2042 'fadd' 'tmp219' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2043 [3/3] (7.29ns)   --->   "%tmp221 = fadd i32 %mul21_31_1_1, i32 %mul21_31_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2043 'fadd' 'tmp221' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2044 [3/3] (7.29ns)   --->   "%tmp222 = fadd i32 %tmp223, i32 %mul21_31_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2044 'fadd' 'tmp222' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2045 [1/2] (5.91ns)   --->   "%mul21_32_1 = fmul i32 %weights_load_14091_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2045 'fmul' 'mul21_32_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2046 [1/2] (5.91ns)   --->   "%mul21_32_1_1 = fmul i32 %weights_load_14092_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2046 'fmul' 'mul21_32_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2047 [1/2] (5.91ns)   --->   "%mul21_32_1_2 = fmul i32 %weights_load_14093_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2047 'fmul' 'mul21_32_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2048 [1/2] (5.91ns)   --->   "%mul21_32_2 = fmul i32 %weights_load_14094_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2048 'fmul' 'mul21_32_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2049 [1/3] (7.29ns)   --->   "%tmp230 = fadd i32 %mul21_32_2_1, i32 %mul21_32_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2049 'fadd' 'tmp230' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2050 [1/2] (5.91ns)   --->   "%temp_sum_3368 = fmul i32 %weights_load_14097_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2050 'fmul' 'temp_sum_3368' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2051 [1/2] (5.91ns)   --->   "%mul21_33_s = fmul i32 %weights_load_14098_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2051 'fmul' 'mul21_33_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2052 [1/2] (5.91ns)   --->   "%mul21_33_6 = fmul i32 %weights_load_14099_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2052 'fmul' 'mul21_33_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2053 [2/2] (5.91ns)   --->   "%mul21_33_1 = fmul i32 %weights_load_14100_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2053 'fmul' 'mul21_33_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2054 [2/2] (5.91ns)   --->   "%mul21_33_1_1 = fmul i32 %weights_load_14101_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2054 'fmul' 'mul21_33_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2055 [2/2] (5.91ns)   --->   "%mul21_33_1_2 = fmul i32 %weights_load_14102_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2055 'fmul' 'mul21_33_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2056 [2/2] (5.91ns)   --->   "%mul21_33_2 = fmul i32 %weights_load_14103_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2056 'fmul' 'mul21_33_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2057 [2/3] (7.29ns)   --->   "%tmp237 = fadd i32 %mul21_33_2_1, i32 %mul21_33_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2057 'fadd' 'tmp237' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2058 [2/2] (5.91ns)   --->   "%temp_sum_3370 = fmul i32 %weights_load_14106_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2058 'fmul' 'temp_sum_3370' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2059 [2/2] (5.91ns)   --->   "%mul21_34_s = fmul i32 %weights_load_14107_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2059 'fmul' 'mul21_34_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2060 [2/2] (5.91ns)   --->   "%mul21_34_6 = fmul i32 %weights_load_14108_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2060 'fmul' 'mul21_34_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2061 [3/3] (7.29ns)   --->   "%tmp244 = fadd i32 %mul21_34_2_1, i32 %mul21_34_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2061 'fadd' 'tmp244' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2062 [1/2] (5.91ns)   --->   "%mul21_35_2_1 = fmul i32 %weights_load_14122_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2062 'fmul' 'mul21_35_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2063 [1/2] (5.91ns)   --->   "%mul21_35_2_2 = fmul i32 %weights_load_14123_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2063 'fmul' 'mul21_35_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2064 [2/2] (5.91ns)   --->   "%mul21_36_2_1 = fmul i32 %weights_load_14131_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2064 'fmul' 'mul21_36_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2065 [2/2] (5.91ns)   --->   "%mul21_36_2_2 = fmul i32 %weights_load_14132_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2065 'fmul' 'mul21_36_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.29>
ST_38 : Operation 2066 [1/1] (0.00ns)   --->   "%bitcast_ln174_1936 = bitcast i32 %temp_sum_3345" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 2066 'bitcast' 'bitcast_ln174_1936' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_38 : Operation 2067 [1/1] (2.10ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_15, i32 %bitcast_ln174_1936" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 2067 'write' 'write_ln174' <Predicate = (!icmp_ln275)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_38 : Operation 2068 [1/3] (7.29ns)   --->   "%temp_sum_3349 = fadd i32 %tmp164, i32 %tmp161" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2068 'fadd' 'temp_sum_3349' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2069 [2/3] (7.29ns)   --->   "%temp_sum_3351 = fadd i32 %tmp171, i32 %tmp168" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2069 'fadd' 'temp_sum_3351' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2070 [3/3] (7.29ns)   --->   "%temp_sum_3353 = fadd i32 %tmp178, i32 %tmp175" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2070 'fadd' 'temp_sum_3353' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2071 [1/3] (7.29ns)   --->   "%tmp189 = fadd i32 %tmp191, i32 %tmp190" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2071 'fadd' 'tmp189' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2072 [1/3] (7.29ns)   --->   "%tmp192 = fadd i32 %tmp194, i32 %tmp193" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2072 'fadd' 'tmp192' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2073 [2/3] (7.29ns)   --->   "%tmp196 = fadd i32 %tmp198, i32 %tmp197" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2073 'fadd' 'tmp196' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2074 [2/3] (7.29ns)   --->   "%tmp199 = fadd i32 %tmp201, i32 %tmp200" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2074 'fadd' 'tmp199' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2075 [3/3] (7.29ns)   --->   "%tmp203 = fadd i32 %tmp205, i32 %tmp204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2075 'fadd' 'tmp203' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2076 [3/3] (7.29ns)   --->   "%tmp206 = fadd i32 %tmp208, i32 %tmp207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2076 'fadd' 'tmp206' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2077 [1/3] (7.29ns)   --->   "%tmp211 = fadd i32 %temp_sum_3362, i32 %mul21_30_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2077 'fadd' 'tmp211' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2078 [1/3] (7.29ns)   --->   "%tmp212 = fadd i32 %mul21_30_6, i32 %mul21_30_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2078 'fadd' 'tmp212' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2079 [1/3] (7.29ns)   --->   "%tmp214 = fadd i32 %mul21_30_1_1, i32 %mul21_30_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2079 'fadd' 'tmp214' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2080 [1/3] (7.29ns)   --->   "%tmp215 = fadd i32 %tmp216, i32 %mul21_30_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2080 'fadd' 'tmp215' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2081 [2/3] (7.29ns)   --->   "%tmp218 = fadd i32 %temp_sum_3364, i32 %mul21_31_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2081 'fadd' 'tmp218' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2082 [2/3] (7.29ns)   --->   "%tmp219 = fadd i32 %mul21_31_6, i32 %mul21_31_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2082 'fadd' 'tmp219' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2083 [2/3] (7.29ns)   --->   "%tmp221 = fadd i32 %mul21_31_1_1, i32 %mul21_31_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2083 'fadd' 'tmp221' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2084 [2/3] (7.29ns)   --->   "%tmp222 = fadd i32 %tmp223, i32 %mul21_31_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2084 'fadd' 'tmp222' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2085 [3/3] (7.29ns)   --->   "%tmp225 = fadd i32 %temp_sum_3366, i32 %mul21_32_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2085 'fadd' 'tmp225' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2086 [3/3] (7.29ns)   --->   "%tmp226 = fadd i32 %mul21_32_6, i32 %mul21_32_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2086 'fadd' 'tmp226' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2087 [3/3] (7.29ns)   --->   "%tmp228 = fadd i32 %mul21_32_1_1, i32 %mul21_32_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2087 'fadd' 'tmp228' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2088 [3/3] (7.29ns)   --->   "%tmp229 = fadd i32 %tmp230, i32 %mul21_32_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2088 'fadd' 'tmp229' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2089 [1/2] (5.91ns)   --->   "%mul21_33_1 = fmul i32 %weights_load_14100_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2089 'fmul' 'mul21_33_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2090 [1/2] (5.91ns)   --->   "%mul21_33_1_1 = fmul i32 %weights_load_14101_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2090 'fmul' 'mul21_33_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2091 [1/2] (5.91ns)   --->   "%mul21_33_1_2 = fmul i32 %weights_load_14102_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2091 'fmul' 'mul21_33_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2092 [1/2] (5.91ns)   --->   "%mul21_33_2 = fmul i32 %weights_load_14103_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2092 'fmul' 'mul21_33_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2093 [1/3] (7.29ns)   --->   "%tmp237 = fadd i32 %mul21_33_2_1, i32 %mul21_33_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2093 'fadd' 'tmp237' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2094 [1/2] (5.91ns)   --->   "%temp_sum_3370 = fmul i32 %weights_load_14106_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2094 'fmul' 'temp_sum_3370' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2095 [1/2] (5.91ns)   --->   "%mul21_34_s = fmul i32 %weights_load_14107_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2095 'fmul' 'mul21_34_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2096 [1/2] (5.91ns)   --->   "%mul21_34_6 = fmul i32 %weights_load_14108_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2096 'fmul' 'mul21_34_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2097 [2/2] (5.91ns)   --->   "%mul21_34_1 = fmul i32 %weights_load_14109_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2097 'fmul' 'mul21_34_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2098 [2/2] (5.91ns)   --->   "%mul21_34_1_1 = fmul i32 %weights_load_14110_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2098 'fmul' 'mul21_34_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2099 [2/2] (5.91ns)   --->   "%mul21_34_1_2 = fmul i32 %weights_load_14111_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2099 'fmul' 'mul21_34_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2100 [2/2] (5.91ns)   --->   "%mul21_34_2 = fmul i32 %weights_load_14112_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2100 'fmul' 'mul21_34_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2101 [2/3] (7.29ns)   --->   "%tmp244 = fadd i32 %mul21_34_2_1, i32 %mul21_34_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2101 'fadd' 'tmp244' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2102 [2/2] (5.91ns)   --->   "%temp_sum_3372 = fmul i32 %weights_load_14115_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2102 'fmul' 'temp_sum_3372' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2103 [2/2] (5.91ns)   --->   "%mul21_35_s = fmul i32 %weights_load_14116_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2103 'fmul' 'mul21_35_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2104 [2/2] (5.91ns)   --->   "%mul21_35_6 = fmul i32 %weights_load_14117_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2104 'fmul' 'mul21_35_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2105 [3/3] (7.29ns)   --->   "%tmp251 = fadd i32 %mul21_35_2_1, i32 %mul21_35_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2105 'fadd' 'tmp251' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2106 [1/2] (5.91ns)   --->   "%mul21_36_2_1 = fmul i32 %weights_load_14131_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2106 'fmul' 'mul21_36_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2107 [1/2] (5.91ns)   --->   "%mul21_36_2_2 = fmul i32 %weights_load_14132_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2107 'fmul' 'mul21_36_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2108 [2/2] (5.91ns)   --->   "%mul21_37_2_1 = fmul i32 %weights_load_14140_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2108 'fmul' 'mul21_37_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2109 [2/2] (5.91ns)   --->   "%mul21_37_2_2 = fmul i32 %weights_load_14141_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2109 'fmul' 'mul21_37_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.29>
ST_39 : Operation 2110 [1/1] (0.00ns)   --->   "%bitcast_ln174_1937 = bitcast i32 %temp_sum_3347" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 2110 'bitcast' 'bitcast_ln174_1937' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_39 : Operation 2111 [1/1] (2.10ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_15, i32 %bitcast_ln174_1937" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 2111 'write' 'write_ln174' <Predicate = (!icmp_ln275)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_39 : Operation 2112 [1/3] (7.29ns)   --->   "%temp_sum_3351 = fadd i32 %tmp171, i32 %tmp168" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2112 'fadd' 'temp_sum_3351' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2113 [2/3] (7.29ns)   --->   "%temp_sum_3353 = fadd i32 %tmp178, i32 %tmp175" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2113 'fadd' 'temp_sum_3353' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2114 [3/3] (7.29ns)   --->   "%temp_sum_3355 = fadd i32 %tmp185, i32 %tmp182" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2114 'fadd' 'temp_sum_3355' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2115 [1/3] (7.29ns)   --->   "%tmp196 = fadd i32 %tmp198, i32 %tmp197" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2115 'fadd' 'tmp196' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2116 [1/3] (7.29ns)   --->   "%tmp199 = fadd i32 %tmp201, i32 %tmp200" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2116 'fadd' 'tmp199' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2117 [2/3] (7.29ns)   --->   "%tmp203 = fadd i32 %tmp205, i32 %tmp204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2117 'fadd' 'tmp203' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2118 [2/3] (7.29ns)   --->   "%tmp206 = fadd i32 %tmp208, i32 %tmp207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2118 'fadd' 'tmp206' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2119 [3/3] (7.29ns)   --->   "%tmp210 = fadd i32 %tmp212, i32 %tmp211" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2119 'fadd' 'tmp210' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2120 [3/3] (7.29ns)   --->   "%tmp213 = fadd i32 %tmp215, i32 %tmp214" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2120 'fadd' 'tmp213' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2121 [1/3] (7.29ns)   --->   "%tmp218 = fadd i32 %temp_sum_3364, i32 %mul21_31_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2121 'fadd' 'tmp218' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2122 [1/3] (7.29ns)   --->   "%tmp219 = fadd i32 %mul21_31_6, i32 %mul21_31_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2122 'fadd' 'tmp219' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2123 [1/3] (7.29ns)   --->   "%tmp221 = fadd i32 %mul21_31_1_1, i32 %mul21_31_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2123 'fadd' 'tmp221' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2124 [1/3] (7.29ns)   --->   "%tmp222 = fadd i32 %tmp223, i32 %mul21_31_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2124 'fadd' 'tmp222' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2125 [2/3] (7.29ns)   --->   "%tmp225 = fadd i32 %temp_sum_3366, i32 %mul21_32_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2125 'fadd' 'tmp225' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2126 [2/3] (7.29ns)   --->   "%tmp226 = fadd i32 %mul21_32_6, i32 %mul21_32_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2126 'fadd' 'tmp226' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2127 [2/3] (7.29ns)   --->   "%tmp228 = fadd i32 %mul21_32_1_1, i32 %mul21_32_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2127 'fadd' 'tmp228' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2128 [2/3] (7.29ns)   --->   "%tmp229 = fadd i32 %tmp230, i32 %mul21_32_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2128 'fadd' 'tmp229' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2129 [3/3] (7.29ns)   --->   "%tmp232 = fadd i32 %temp_sum_3368, i32 %mul21_33_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2129 'fadd' 'tmp232' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2130 [3/3] (7.29ns)   --->   "%tmp233 = fadd i32 %mul21_33_6, i32 %mul21_33_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2130 'fadd' 'tmp233' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2131 [3/3] (7.29ns)   --->   "%tmp235 = fadd i32 %mul21_33_1_1, i32 %mul21_33_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2131 'fadd' 'tmp235' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2132 [3/3] (7.29ns)   --->   "%tmp236 = fadd i32 %tmp237, i32 %mul21_33_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2132 'fadd' 'tmp236' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2133 [1/2] (5.91ns)   --->   "%mul21_34_1 = fmul i32 %weights_load_14109_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2133 'fmul' 'mul21_34_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2134 [1/2] (5.91ns)   --->   "%mul21_34_1_1 = fmul i32 %weights_load_14110_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2134 'fmul' 'mul21_34_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2135 [1/2] (5.91ns)   --->   "%mul21_34_1_2 = fmul i32 %weights_load_14111_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2135 'fmul' 'mul21_34_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2136 [1/2] (5.91ns)   --->   "%mul21_34_2 = fmul i32 %weights_load_14112_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2136 'fmul' 'mul21_34_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2137 [1/3] (7.29ns)   --->   "%tmp244 = fadd i32 %mul21_34_2_1, i32 %mul21_34_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2137 'fadd' 'tmp244' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2138 [1/2] (5.91ns)   --->   "%temp_sum_3372 = fmul i32 %weights_load_14115_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2138 'fmul' 'temp_sum_3372' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2139 [1/2] (5.91ns)   --->   "%mul21_35_s = fmul i32 %weights_load_14116_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2139 'fmul' 'mul21_35_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2140 [1/2] (5.91ns)   --->   "%mul21_35_6 = fmul i32 %weights_load_14117_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2140 'fmul' 'mul21_35_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2141 [2/2] (5.91ns)   --->   "%mul21_35_1 = fmul i32 %weights_load_14118_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2141 'fmul' 'mul21_35_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2142 [2/2] (5.91ns)   --->   "%mul21_35_1_1 = fmul i32 %weights_load_14119_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2142 'fmul' 'mul21_35_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2143 [2/2] (5.91ns)   --->   "%mul21_35_1_2 = fmul i32 %weights_load_14120_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2143 'fmul' 'mul21_35_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2144 [2/2] (5.91ns)   --->   "%mul21_35_2 = fmul i32 %weights_load_14121_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2144 'fmul' 'mul21_35_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2145 [2/3] (7.29ns)   --->   "%tmp251 = fadd i32 %mul21_35_2_1, i32 %mul21_35_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2145 'fadd' 'tmp251' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2146 [2/2] (5.91ns)   --->   "%temp_sum_3374 = fmul i32 %weights_load_14124_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2146 'fmul' 'temp_sum_3374' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2147 [2/2] (5.91ns)   --->   "%mul21_36_s = fmul i32 %weights_load_14125_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2147 'fmul' 'mul21_36_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2148 [2/2] (5.91ns)   --->   "%mul21_36_6 = fmul i32 %weights_load_14126_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2148 'fmul' 'mul21_36_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2149 [3/3] (7.29ns)   --->   "%tmp258 = fadd i32 %mul21_36_2_1, i32 %mul21_36_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2149 'fadd' 'tmp258' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2150 [1/2] (5.91ns)   --->   "%mul21_37_2_1 = fmul i32 %weights_load_14140_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2150 'fmul' 'mul21_37_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2151 [1/2] (5.91ns)   --->   "%mul21_37_2_2 = fmul i32 %weights_load_14141_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2151 'fmul' 'mul21_37_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2152 [2/2] (5.91ns)   --->   "%mul21_38_2_1 = fmul i32 %weights_load_14149_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2152 'fmul' 'mul21_38_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2153 [2/2] (5.91ns)   --->   "%mul21_38_2_2 = fmul i32 %weights_load_14150_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2153 'fmul' 'mul21_38_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.29>
ST_40 : Operation 2154 [1/1] (0.00ns)   --->   "%bitcast_ln174_1938 = bitcast i32 %temp_sum_3349" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 2154 'bitcast' 'bitcast_ln174_1938' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_40 : Operation 2155 [1/1] (2.10ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_15, i32 %bitcast_ln174_1938" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 2155 'write' 'write_ln174' <Predicate = (!icmp_ln275)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_40 : Operation 2156 [1/3] (7.29ns)   --->   "%temp_sum_3353 = fadd i32 %tmp178, i32 %tmp175" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2156 'fadd' 'temp_sum_3353' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2157 [2/3] (7.29ns)   --->   "%temp_sum_3355 = fadd i32 %tmp185, i32 %tmp182" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2157 'fadd' 'temp_sum_3355' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2158 [3/3] (7.29ns)   --->   "%temp_sum_3357 = fadd i32 %tmp192, i32 %tmp189" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2158 'fadd' 'temp_sum_3357' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2159 [1/3] (7.29ns)   --->   "%tmp203 = fadd i32 %tmp205, i32 %tmp204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2159 'fadd' 'tmp203' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2160 [1/3] (7.29ns)   --->   "%tmp206 = fadd i32 %tmp208, i32 %tmp207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2160 'fadd' 'tmp206' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2161 [2/3] (7.29ns)   --->   "%tmp210 = fadd i32 %tmp212, i32 %tmp211" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2161 'fadd' 'tmp210' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2162 [2/3] (7.29ns)   --->   "%tmp213 = fadd i32 %tmp215, i32 %tmp214" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2162 'fadd' 'tmp213' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2163 [3/3] (7.29ns)   --->   "%tmp217 = fadd i32 %tmp219, i32 %tmp218" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2163 'fadd' 'tmp217' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2164 [3/3] (7.29ns)   --->   "%tmp220 = fadd i32 %tmp222, i32 %tmp221" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2164 'fadd' 'tmp220' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2165 [1/3] (7.29ns)   --->   "%tmp225 = fadd i32 %temp_sum_3366, i32 %mul21_32_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2165 'fadd' 'tmp225' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2166 [1/3] (7.29ns)   --->   "%tmp226 = fadd i32 %mul21_32_6, i32 %mul21_32_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2166 'fadd' 'tmp226' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2167 [1/3] (7.29ns)   --->   "%tmp228 = fadd i32 %mul21_32_1_1, i32 %mul21_32_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2167 'fadd' 'tmp228' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2168 [1/3] (7.29ns)   --->   "%tmp229 = fadd i32 %tmp230, i32 %mul21_32_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2168 'fadd' 'tmp229' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2169 [2/3] (7.29ns)   --->   "%tmp232 = fadd i32 %temp_sum_3368, i32 %mul21_33_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2169 'fadd' 'tmp232' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2170 [2/3] (7.29ns)   --->   "%tmp233 = fadd i32 %mul21_33_6, i32 %mul21_33_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2170 'fadd' 'tmp233' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2171 [2/3] (7.29ns)   --->   "%tmp235 = fadd i32 %mul21_33_1_1, i32 %mul21_33_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2171 'fadd' 'tmp235' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2172 [2/3] (7.29ns)   --->   "%tmp236 = fadd i32 %tmp237, i32 %mul21_33_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2172 'fadd' 'tmp236' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2173 [3/3] (7.29ns)   --->   "%tmp239 = fadd i32 %temp_sum_3370, i32 %mul21_34_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2173 'fadd' 'tmp239' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2174 [3/3] (7.29ns)   --->   "%tmp240 = fadd i32 %mul21_34_6, i32 %mul21_34_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2174 'fadd' 'tmp240' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2175 [3/3] (7.29ns)   --->   "%tmp242 = fadd i32 %mul21_34_1_1, i32 %mul21_34_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2175 'fadd' 'tmp242' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2176 [3/3] (7.29ns)   --->   "%tmp243 = fadd i32 %tmp244, i32 %mul21_34_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2176 'fadd' 'tmp243' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2177 [1/2] (5.91ns)   --->   "%mul21_35_1 = fmul i32 %weights_load_14118_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2177 'fmul' 'mul21_35_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2178 [1/2] (5.91ns)   --->   "%mul21_35_1_1 = fmul i32 %weights_load_14119_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2178 'fmul' 'mul21_35_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2179 [1/2] (5.91ns)   --->   "%mul21_35_1_2 = fmul i32 %weights_load_14120_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2179 'fmul' 'mul21_35_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2180 [1/2] (5.91ns)   --->   "%mul21_35_2 = fmul i32 %weights_load_14121_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2180 'fmul' 'mul21_35_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2181 [1/3] (7.29ns)   --->   "%tmp251 = fadd i32 %mul21_35_2_1, i32 %mul21_35_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2181 'fadd' 'tmp251' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2182 [1/2] (5.91ns)   --->   "%temp_sum_3374 = fmul i32 %weights_load_14124_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2182 'fmul' 'temp_sum_3374' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2183 [1/2] (5.91ns)   --->   "%mul21_36_s = fmul i32 %weights_load_14125_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2183 'fmul' 'mul21_36_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2184 [1/2] (5.91ns)   --->   "%mul21_36_6 = fmul i32 %weights_load_14126_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2184 'fmul' 'mul21_36_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2185 [2/2] (5.91ns)   --->   "%mul21_36_1 = fmul i32 %weights_load_14127_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2185 'fmul' 'mul21_36_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2186 [2/2] (5.91ns)   --->   "%mul21_36_1_1 = fmul i32 %weights_load_14128_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2186 'fmul' 'mul21_36_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2187 [2/2] (5.91ns)   --->   "%mul21_36_1_2 = fmul i32 %weights_load_14129_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2187 'fmul' 'mul21_36_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2188 [2/2] (5.91ns)   --->   "%mul21_36_2 = fmul i32 %weights_load_14130_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2188 'fmul' 'mul21_36_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2189 [2/3] (7.29ns)   --->   "%tmp258 = fadd i32 %mul21_36_2_1, i32 %mul21_36_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2189 'fadd' 'tmp258' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2190 [2/2] (5.91ns)   --->   "%temp_sum_3376 = fmul i32 %weights_load_14133_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2190 'fmul' 'temp_sum_3376' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2191 [2/2] (5.91ns)   --->   "%mul21_37_s = fmul i32 %weights_load_14134_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2191 'fmul' 'mul21_37_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2192 [2/2] (5.91ns)   --->   "%mul21_37_6 = fmul i32 %weights_load_14135_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2192 'fmul' 'mul21_37_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2193 [3/3] (7.29ns)   --->   "%tmp265 = fadd i32 %mul21_37_2_1, i32 %mul21_37_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2193 'fadd' 'tmp265' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2194 [1/2] (5.91ns)   --->   "%mul21_38_2_1 = fmul i32 %weights_load_14149_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2194 'fmul' 'mul21_38_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2195 [1/2] (5.91ns)   --->   "%mul21_38_2_2 = fmul i32 %weights_load_14150_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2195 'fmul' 'mul21_38_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2196 [2/2] (5.91ns)   --->   "%mul21_39_2_1 = fmul i32 %weights_load_14158_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2196 'fmul' 'mul21_39_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2197 [2/2] (5.91ns)   --->   "%mul21_39_2_2 = fmul i32 %weights_load_14159_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2197 'fmul' 'mul21_39_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.29>
ST_41 : Operation 2198 [1/1] (0.00ns)   --->   "%bitcast_ln174_1939 = bitcast i32 %temp_sum_3351" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 2198 'bitcast' 'bitcast_ln174_1939' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_41 : Operation 2199 [1/1] (2.10ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_15, i32 %bitcast_ln174_1939" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 2199 'write' 'write_ln174' <Predicate = (!icmp_ln275)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_41 : Operation 2200 [1/3] (7.29ns)   --->   "%temp_sum_3355 = fadd i32 %tmp185, i32 %tmp182" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2200 'fadd' 'temp_sum_3355' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2201 [2/3] (7.29ns)   --->   "%temp_sum_3357 = fadd i32 %tmp192, i32 %tmp189" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2201 'fadd' 'temp_sum_3357' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2202 [3/3] (7.29ns)   --->   "%temp_sum_3359 = fadd i32 %tmp199, i32 %tmp196" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2202 'fadd' 'temp_sum_3359' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2203 [1/3] (7.29ns)   --->   "%tmp210 = fadd i32 %tmp212, i32 %tmp211" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2203 'fadd' 'tmp210' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2204 [1/3] (7.29ns)   --->   "%tmp213 = fadd i32 %tmp215, i32 %tmp214" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2204 'fadd' 'tmp213' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2205 [2/3] (7.29ns)   --->   "%tmp217 = fadd i32 %tmp219, i32 %tmp218" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2205 'fadd' 'tmp217' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2206 [2/3] (7.29ns)   --->   "%tmp220 = fadd i32 %tmp222, i32 %tmp221" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2206 'fadd' 'tmp220' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2207 [3/3] (7.29ns)   --->   "%tmp224 = fadd i32 %tmp226, i32 %tmp225" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2207 'fadd' 'tmp224' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2208 [3/3] (7.29ns)   --->   "%tmp227 = fadd i32 %tmp229, i32 %tmp228" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2208 'fadd' 'tmp227' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2209 [1/3] (7.29ns)   --->   "%tmp232 = fadd i32 %temp_sum_3368, i32 %mul21_33_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2209 'fadd' 'tmp232' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2210 [1/3] (7.29ns)   --->   "%tmp233 = fadd i32 %mul21_33_6, i32 %mul21_33_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2210 'fadd' 'tmp233' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2211 [1/3] (7.29ns)   --->   "%tmp235 = fadd i32 %mul21_33_1_1, i32 %mul21_33_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2211 'fadd' 'tmp235' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2212 [1/3] (7.29ns)   --->   "%tmp236 = fadd i32 %tmp237, i32 %mul21_33_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2212 'fadd' 'tmp236' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2213 [2/3] (7.29ns)   --->   "%tmp239 = fadd i32 %temp_sum_3370, i32 %mul21_34_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2213 'fadd' 'tmp239' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2214 [2/3] (7.29ns)   --->   "%tmp240 = fadd i32 %mul21_34_6, i32 %mul21_34_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2214 'fadd' 'tmp240' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2215 [2/3] (7.29ns)   --->   "%tmp242 = fadd i32 %mul21_34_1_1, i32 %mul21_34_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2215 'fadd' 'tmp242' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2216 [2/3] (7.29ns)   --->   "%tmp243 = fadd i32 %tmp244, i32 %mul21_34_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2216 'fadd' 'tmp243' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2217 [3/3] (7.29ns)   --->   "%tmp246 = fadd i32 %temp_sum_3372, i32 %mul21_35_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2217 'fadd' 'tmp246' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2218 [3/3] (7.29ns)   --->   "%tmp247 = fadd i32 %mul21_35_6, i32 %mul21_35_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2218 'fadd' 'tmp247' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2219 [3/3] (7.29ns)   --->   "%tmp249 = fadd i32 %mul21_35_1_1, i32 %mul21_35_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2219 'fadd' 'tmp249' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2220 [3/3] (7.29ns)   --->   "%tmp250 = fadd i32 %tmp251, i32 %mul21_35_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2220 'fadd' 'tmp250' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2221 [1/2] (5.91ns)   --->   "%mul21_36_1 = fmul i32 %weights_load_14127_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2221 'fmul' 'mul21_36_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2222 [1/2] (5.91ns)   --->   "%mul21_36_1_1 = fmul i32 %weights_load_14128_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2222 'fmul' 'mul21_36_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2223 [1/2] (5.91ns)   --->   "%mul21_36_1_2 = fmul i32 %weights_load_14129_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2223 'fmul' 'mul21_36_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2224 [1/2] (5.91ns)   --->   "%mul21_36_2 = fmul i32 %weights_load_14130_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2224 'fmul' 'mul21_36_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2225 [1/3] (7.29ns)   --->   "%tmp258 = fadd i32 %mul21_36_2_1, i32 %mul21_36_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2225 'fadd' 'tmp258' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2226 [1/2] (5.91ns)   --->   "%temp_sum_3376 = fmul i32 %weights_load_14133_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2226 'fmul' 'temp_sum_3376' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2227 [1/2] (5.91ns)   --->   "%mul21_37_s = fmul i32 %weights_load_14134_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2227 'fmul' 'mul21_37_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2228 [1/2] (5.91ns)   --->   "%mul21_37_6 = fmul i32 %weights_load_14135_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2228 'fmul' 'mul21_37_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2229 [2/2] (5.91ns)   --->   "%mul21_37_1 = fmul i32 %weights_load_14136_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2229 'fmul' 'mul21_37_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2230 [2/2] (5.91ns)   --->   "%mul21_37_1_1 = fmul i32 %weights_load_14137_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2230 'fmul' 'mul21_37_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2231 [2/2] (5.91ns)   --->   "%mul21_37_1_2 = fmul i32 %weights_load_14138_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2231 'fmul' 'mul21_37_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2232 [2/2] (5.91ns)   --->   "%mul21_37_2 = fmul i32 %weights_load_14139_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2232 'fmul' 'mul21_37_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2233 [2/3] (7.29ns)   --->   "%tmp265 = fadd i32 %mul21_37_2_1, i32 %mul21_37_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2233 'fadd' 'tmp265' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2234 [2/2] (5.91ns)   --->   "%temp_sum_3378 = fmul i32 %weights_load_14142_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2234 'fmul' 'temp_sum_3378' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2235 [2/2] (5.91ns)   --->   "%mul21_38_s = fmul i32 %weights_load_14143_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2235 'fmul' 'mul21_38_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2236 [2/2] (5.91ns)   --->   "%mul21_38_6 = fmul i32 %weights_load_14144_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2236 'fmul' 'mul21_38_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2237 [3/3] (7.29ns)   --->   "%tmp272 = fadd i32 %mul21_38_2_1, i32 %mul21_38_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2237 'fadd' 'tmp272' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2238 [1/2] (5.91ns)   --->   "%mul21_39_2_1 = fmul i32 %weights_load_14158_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2238 'fmul' 'mul21_39_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2239 [1/2] (5.91ns)   --->   "%mul21_39_2_2 = fmul i32 %weights_load_14159_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2239 'fmul' 'mul21_39_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2240 [2/2] (5.91ns)   --->   "%mul21_40_2_1 = fmul i32 %weights_load_14167_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2240 'fmul' 'mul21_40_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2241 [2/2] (5.91ns)   --->   "%mul21_40_2_2 = fmul i32 %weights_load_14168_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2241 'fmul' 'mul21_40_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.29>
ST_42 : Operation 2242 [1/1] (0.00ns)   --->   "%bitcast_ln174_1940 = bitcast i32 %temp_sum_3353" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 2242 'bitcast' 'bitcast_ln174_1940' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_42 : Operation 2243 [1/1] (2.10ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_15, i32 %bitcast_ln174_1940" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 2243 'write' 'write_ln174' <Predicate = (!icmp_ln275)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_42 : Operation 2244 [1/3] (7.29ns)   --->   "%temp_sum_3357 = fadd i32 %tmp192, i32 %tmp189" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2244 'fadd' 'temp_sum_3357' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2245 [2/3] (7.29ns)   --->   "%temp_sum_3359 = fadd i32 %tmp199, i32 %tmp196" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2245 'fadd' 'temp_sum_3359' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2246 [3/3] (7.29ns)   --->   "%temp_sum_3361 = fadd i32 %tmp206, i32 %tmp203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2246 'fadd' 'temp_sum_3361' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2247 [1/3] (7.29ns)   --->   "%tmp217 = fadd i32 %tmp219, i32 %tmp218" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2247 'fadd' 'tmp217' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2248 [1/3] (7.29ns)   --->   "%tmp220 = fadd i32 %tmp222, i32 %tmp221" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2248 'fadd' 'tmp220' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2249 [2/3] (7.29ns)   --->   "%tmp224 = fadd i32 %tmp226, i32 %tmp225" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2249 'fadd' 'tmp224' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2250 [2/3] (7.29ns)   --->   "%tmp227 = fadd i32 %tmp229, i32 %tmp228" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2250 'fadd' 'tmp227' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2251 [3/3] (7.29ns)   --->   "%tmp231 = fadd i32 %tmp233, i32 %tmp232" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2251 'fadd' 'tmp231' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2252 [3/3] (7.29ns)   --->   "%tmp234 = fadd i32 %tmp236, i32 %tmp235" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2252 'fadd' 'tmp234' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2253 [1/3] (7.29ns)   --->   "%tmp239 = fadd i32 %temp_sum_3370, i32 %mul21_34_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2253 'fadd' 'tmp239' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2254 [1/3] (7.29ns)   --->   "%tmp240 = fadd i32 %mul21_34_6, i32 %mul21_34_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2254 'fadd' 'tmp240' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2255 [1/3] (7.29ns)   --->   "%tmp242 = fadd i32 %mul21_34_1_1, i32 %mul21_34_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2255 'fadd' 'tmp242' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2256 [1/3] (7.29ns)   --->   "%tmp243 = fadd i32 %tmp244, i32 %mul21_34_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2256 'fadd' 'tmp243' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2257 [2/3] (7.29ns)   --->   "%tmp246 = fadd i32 %temp_sum_3372, i32 %mul21_35_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2257 'fadd' 'tmp246' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2258 [2/3] (7.29ns)   --->   "%tmp247 = fadd i32 %mul21_35_6, i32 %mul21_35_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2258 'fadd' 'tmp247' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2259 [2/3] (7.29ns)   --->   "%tmp249 = fadd i32 %mul21_35_1_1, i32 %mul21_35_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2259 'fadd' 'tmp249' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2260 [2/3] (7.29ns)   --->   "%tmp250 = fadd i32 %tmp251, i32 %mul21_35_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2260 'fadd' 'tmp250' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2261 [3/3] (7.29ns)   --->   "%tmp253 = fadd i32 %temp_sum_3374, i32 %mul21_36_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2261 'fadd' 'tmp253' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2262 [3/3] (7.29ns)   --->   "%tmp254 = fadd i32 %mul21_36_6, i32 %mul21_36_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2262 'fadd' 'tmp254' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2263 [3/3] (7.29ns)   --->   "%tmp256 = fadd i32 %mul21_36_1_1, i32 %mul21_36_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2263 'fadd' 'tmp256' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2264 [3/3] (7.29ns)   --->   "%tmp257 = fadd i32 %tmp258, i32 %mul21_36_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2264 'fadd' 'tmp257' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2265 [1/2] (5.91ns)   --->   "%mul21_37_1 = fmul i32 %weights_load_14136_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2265 'fmul' 'mul21_37_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2266 [1/2] (5.91ns)   --->   "%mul21_37_1_1 = fmul i32 %weights_load_14137_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2266 'fmul' 'mul21_37_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2267 [1/2] (5.91ns)   --->   "%mul21_37_1_2 = fmul i32 %weights_load_14138_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2267 'fmul' 'mul21_37_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2268 [1/2] (5.91ns)   --->   "%mul21_37_2 = fmul i32 %weights_load_14139_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2268 'fmul' 'mul21_37_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2269 [1/3] (7.29ns)   --->   "%tmp265 = fadd i32 %mul21_37_2_1, i32 %mul21_37_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2269 'fadd' 'tmp265' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2270 [1/2] (5.91ns)   --->   "%temp_sum_3378 = fmul i32 %weights_load_14142_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2270 'fmul' 'temp_sum_3378' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2271 [1/2] (5.91ns)   --->   "%mul21_38_s = fmul i32 %weights_load_14143_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2271 'fmul' 'mul21_38_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2272 [1/2] (5.91ns)   --->   "%mul21_38_6 = fmul i32 %weights_load_14144_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2272 'fmul' 'mul21_38_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2273 [2/2] (5.91ns)   --->   "%mul21_38_1 = fmul i32 %weights_load_14145_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2273 'fmul' 'mul21_38_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2274 [2/2] (5.91ns)   --->   "%mul21_38_1_1 = fmul i32 %weights_load_14146_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2274 'fmul' 'mul21_38_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2275 [2/2] (5.91ns)   --->   "%mul21_38_1_2 = fmul i32 %weights_load_14147_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2275 'fmul' 'mul21_38_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2276 [2/2] (5.91ns)   --->   "%mul21_38_2 = fmul i32 %weights_load_14148_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2276 'fmul' 'mul21_38_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2277 [2/3] (7.29ns)   --->   "%tmp272 = fadd i32 %mul21_38_2_1, i32 %mul21_38_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2277 'fadd' 'tmp272' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2278 [2/2] (5.91ns)   --->   "%temp_sum_3380 = fmul i32 %weights_load_14151_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2278 'fmul' 'temp_sum_3380' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2279 [2/2] (5.91ns)   --->   "%mul21_39_s = fmul i32 %weights_load_14152_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2279 'fmul' 'mul21_39_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2280 [2/2] (5.91ns)   --->   "%mul21_39_6 = fmul i32 %weights_load_14153_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2280 'fmul' 'mul21_39_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2281 [3/3] (7.29ns)   --->   "%tmp279 = fadd i32 %mul21_39_2_1, i32 %mul21_39_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2281 'fadd' 'tmp279' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2282 [1/2] (5.91ns)   --->   "%mul21_40_2_1 = fmul i32 %weights_load_14167_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2282 'fmul' 'mul21_40_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2283 [1/2] (5.91ns)   --->   "%mul21_40_2_2 = fmul i32 %weights_load_14168_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2283 'fmul' 'mul21_40_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2284 [2/2] (5.91ns)   --->   "%mul21_41_2_1 = fmul i32 %weights_load_14176_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2284 'fmul' 'mul21_41_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2285 [2/2] (5.91ns)   --->   "%mul21_41_2_2 = fmul i32 %weights_load_14177_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2285 'fmul' 'mul21_41_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.29>
ST_43 : Operation 2286 [1/1] (0.00ns)   --->   "%bitcast_ln174_1941 = bitcast i32 %temp_sum_3355" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 2286 'bitcast' 'bitcast_ln174_1941' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_43 : Operation 2287 [1/1] (2.10ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_15, i32 %bitcast_ln174_1941" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 2287 'write' 'write_ln174' <Predicate = (!icmp_ln275)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_43 : Operation 2288 [1/3] (7.29ns)   --->   "%temp_sum_3359 = fadd i32 %tmp199, i32 %tmp196" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2288 'fadd' 'temp_sum_3359' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2289 [2/3] (7.29ns)   --->   "%temp_sum_3361 = fadd i32 %tmp206, i32 %tmp203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2289 'fadd' 'temp_sum_3361' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2290 [3/3] (7.29ns)   --->   "%temp_sum_3363 = fadd i32 %tmp213, i32 %tmp210" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2290 'fadd' 'temp_sum_3363' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2291 [1/3] (7.29ns)   --->   "%tmp224 = fadd i32 %tmp226, i32 %tmp225" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2291 'fadd' 'tmp224' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2292 [1/3] (7.29ns)   --->   "%tmp227 = fadd i32 %tmp229, i32 %tmp228" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2292 'fadd' 'tmp227' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2293 [2/3] (7.29ns)   --->   "%tmp231 = fadd i32 %tmp233, i32 %tmp232" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2293 'fadd' 'tmp231' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2294 [2/3] (7.29ns)   --->   "%tmp234 = fadd i32 %tmp236, i32 %tmp235" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2294 'fadd' 'tmp234' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2295 [3/3] (7.29ns)   --->   "%tmp238 = fadd i32 %tmp240, i32 %tmp239" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2295 'fadd' 'tmp238' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2296 [3/3] (7.29ns)   --->   "%tmp241 = fadd i32 %tmp243, i32 %tmp242" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2296 'fadd' 'tmp241' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2297 [1/3] (7.29ns)   --->   "%tmp246 = fadd i32 %temp_sum_3372, i32 %mul21_35_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2297 'fadd' 'tmp246' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2298 [1/3] (7.29ns)   --->   "%tmp247 = fadd i32 %mul21_35_6, i32 %mul21_35_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2298 'fadd' 'tmp247' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2299 [1/3] (7.29ns)   --->   "%tmp249 = fadd i32 %mul21_35_1_1, i32 %mul21_35_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2299 'fadd' 'tmp249' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2300 [1/3] (7.29ns)   --->   "%tmp250 = fadd i32 %tmp251, i32 %mul21_35_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2300 'fadd' 'tmp250' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2301 [2/3] (7.29ns)   --->   "%tmp253 = fadd i32 %temp_sum_3374, i32 %mul21_36_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2301 'fadd' 'tmp253' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2302 [2/3] (7.29ns)   --->   "%tmp254 = fadd i32 %mul21_36_6, i32 %mul21_36_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2302 'fadd' 'tmp254' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2303 [2/3] (7.29ns)   --->   "%tmp256 = fadd i32 %mul21_36_1_1, i32 %mul21_36_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2303 'fadd' 'tmp256' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2304 [2/3] (7.29ns)   --->   "%tmp257 = fadd i32 %tmp258, i32 %mul21_36_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2304 'fadd' 'tmp257' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2305 [3/3] (7.29ns)   --->   "%tmp260 = fadd i32 %temp_sum_3376, i32 %mul21_37_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2305 'fadd' 'tmp260' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2306 [3/3] (7.29ns)   --->   "%tmp261 = fadd i32 %mul21_37_6, i32 %mul21_37_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2306 'fadd' 'tmp261' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2307 [3/3] (7.29ns)   --->   "%tmp263 = fadd i32 %mul21_37_1_1, i32 %mul21_37_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2307 'fadd' 'tmp263' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2308 [3/3] (7.29ns)   --->   "%tmp264 = fadd i32 %tmp265, i32 %mul21_37_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2308 'fadd' 'tmp264' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2309 [1/2] (5.91ns)   --->   "%mul21_38_1 = fmul i32 %weights_load_14145_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2309 'fmul' 'mul21_38_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2310 [1/2] (5.91ns)   --->   "%mul21_38_1_1 = fmul i32 %weights_load_14146_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2310 'fmul' 'mul21_38_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2311 [1/2] (5.91ns)   --->   "%mul21_38_1_2 = fmul i32 %weights_load_14147_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2311 'fmul' 'mul21_38_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2312 [1/2] (5.91ns)   --->   "%mul21_38_2 = fmul i32 %weights_load_14148_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2312 'fmul' 'mul21_38_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2313 [1/3] (7.29ns)   --->   "%tmp272 = fadd i32 %mul21_38_2_1, i32 %mul21_38_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2313 'fadd' 'tmp272' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2314 [1/2] (5.91ns)   --->   "%temp_sum_3380 = fmul i32 %weights_load_14151_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2314 'fmul' 'temp_sum_3380' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2315 [1/2] (5.91ns)   --->   "%mul21_39_s = fmul i32 %weights_load_14152_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2315 'fmul' 'mul21_39_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2316 [1/2] (5.91ns)   --->   "%mul21_39_6 = fmul i32 %weights_load_14153_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2316 'fmul' 'mul21_39_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2317 [2/2] (5.91ns)   --->   "%mul21_39_1 = fmul i32 %weights_load_14154_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2317 'fmul' 'mul21_39_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2318 [2/2] (5.91ns)   --->   "%mul21_39_1_1 = fmul i32 %weights_load_14155_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2318 'fmul' 'mul21_39_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2319 [2/2] (5.91ns)   --->   "%mul21_39_1_2 = fmul i32 %weights_load_14156_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2319 'fmul' 'mul21_39_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2320 [2/2] (5.91ns)   --->   "%mul21_39_2 = fmul i32 %weights_load_14157_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2320 'fmul' 'mul21_39_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2321 [2/3] (7.29ns)   --->   "%tmp279 = fadd i32 %mul21_39_2_1, i32 %mul21_39_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2321 'fadd' 'tmp279' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2322 [2/2] (5.91ns)   --->   "%temp_sum_3382 = fmul i32 %weights_load_14160_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2322 'fmul' 'temp_sum_3382' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2323 [2/2] (5.91ns)   --->   "%mul21_40_s = fmul i32 %weights_load_14161_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2323 'fmul' 'mul21_40_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2324 [2/2] (5.91ns)   --->   "%mul21_40_6 = fmul i32 %weights_load_14162_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2324 'fmul' 'mul21_40_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2325 [3/3] (7.29ns)   --->   "%tmp286 = fadd i32 %mul21_40_2_1, i32 %mul21_40_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2325 'fadd' 'tmp286' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2326 [1/2] (5.91ns)   --->   "%mul21_41_2_1 = fmul i32 %weights_load_14176_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2326 'fmul' 'mul21_41_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2327 [1/2] (5.91ns)   --->   "%mul21_41_2_2 = fmul i32 %weights_load_14177_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2327 'fmul' 'mul21_41_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2328 [2/2] (5.91ns)   --->   "%mul21_42_2_1 = fmul i32 %weights_load_14185_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2328 'fmul' 'mul21_42_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2329 [2/2] (5.91ns)   --->   "%mul21_42_2_2 = fmul i32 %weights_load_14186_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2329 'fmul' 'mul21_42_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.29>
ST_44 : Operation 2330 [1/1] (0.00ns)   --->   "%bitcast_ln174_1942 = bitcast i32 %temp_sum_3357" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 2330 'bitcast' 'bitcast_ln174_1942' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_44 : Operation 2331 [1/1] (2.10ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_15, i32 %bitcast_ln174_1942" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 2331 'write' 'write_ln174' <Predicate = (!icmp_ln275)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_44 : Operation 2332 [1/3] (7.29ns)   --->   "%temp_sum_3361 = fadd i32 %tmp206, i32 %tmp203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2332 'fadd' 'temp_sum_3361' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2333 [2/3] (7.29ns)   --->   "%temp_sum_3363 = fadd i32 %tmp213, i32 %tmp210" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2333 'fadd' 'temp_sum_3363' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2334 [3/3] (7.29ns)   --->   "%temp_sum_3365 = fadd i32 %tmp220, i32 %tmp217" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2334 'fadd' 'temp_sum_3365' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2335 [1/3] (7.29ns)   --->   "%tmp231 = fadd i32 %tmp233, i32 %tmp232" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2335 'fadd' 'tmp231' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2336 [1/3] (7.29ns)   --->   "%tmp234 = fadd i32 %tmp236, i32 %tmp235" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2336 'fadd' 'tmp234' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2337 [2/3] (7.29ns)   --->   "%tmp238 = fadd i32 %tmp240, i32 %tmp239" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2337 'fadd' 'tmp238' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2338 [2/3] (7.29ns)   --->   "%tmp241 = fadd i32 %tmp243, i32 %tmp242" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2338 'fadd' 'tmp241' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2339 [3/3] (7.29ns)   --->   "%tmp245 = fadd i32 %tmp247, i32 %tmp246" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2339 'fadd' 'tmp245' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2340 [3/3] (7.29ns)   --->   "%tmp248 = fadd i32 %tmp250, i32 %tmp249" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2340 'fadd' 'tmp248' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2341 [1/3] (7.29ns)   --->   "%tmp253 = fadd i32 %temp_sum_3374, i32 %mul21_36_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2341 'fadd' 'tmp253' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2342 [1/3] (7.29ns)   --->   "%tmp254 = fadd i32 %mul21_36_6, i32 %mul21_36_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2342 'fadd' 'tmp254' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2343 [1/3] (7.29ns)   --->   "%tmp256 = fadd i32 %mul21_36_1_1, i32 %mul21_36_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2343 'fadd' 'tmp256' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2344 [1/3] (7.29ns)   --->   "%tmp257 = fadd i32 %tmp258, i32 %mul21_36_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2344 'fadd' 'tmp257' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2345 [2/3] (7.29ns)   --->   "%tmp260 = fadd i32 %temp_sum_3376, i32 %mul21_37_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2345 'fadd' 'tmp260' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2346 [2/3] (7.29ns)   --->   "%tmp261 = fadd i32 %mul21_37_6, i32 %mul21_37_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2346 'fadd' 'tmp261' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2347 [2/3] (7.29ns)   --->   "%tmp263 = fadd i32 %mul21_37_1_1, i32 %mul21_37_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2347 'fadd' 'tmp263' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2348 [2/3] (7.29ns)   --->   "%tmp264 = fadd i32 %tmp265, i32 %mul21_37_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2348 'fadd' 'tmp264' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2349 [3/3] (7.29ns)   --->   "%tmp267 = fadd i32 %temp_sum_3378, i32 %mul21_38_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2349 'fadd' 'tmp267' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2350 [3/3] (7.29ns)   --->   "%tmp268 = fadd i32 %mul21_38_6, i32 %mul21_38_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2350 'fadd' 'tmp268' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2351 [3/3] (7.29ns)   --->   "%tmp270 = fadd i32 %mul21_38_1_1, i32 %mul21_38_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2351 'fadd' 'tmp270' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2352 [3/3] (7.29ns)   --->   "%tmp271 = fadd i32 %tmp272, i32 %mul21_38_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2352 'fadd' 'tmp271' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2353 [1/2] (5.91ns)   --->   "%mul21_39_1 = fmul i32 %weights_load_14154_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2353 'fmul' 'mul21_39_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2354 [1/2] (5.91ns)   --->   "%mul21_39_1_1 = fmul i32 %weights_load_14155_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2354 'fmul' 'mul21_39_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2355 [1/2] (5.91ns)   --->   "%mul21_39_1_2 = fmul i32 %weights_load_14156_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2355 'fmul' 'mul21_39_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2356 [1/2] (5.91ns)   --->   "%mul21_39_2 = fmul i32 %weights_load_14157_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2356 'fmul' 'mul21_39_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2357 [1/3] (7.29ns)   --->   "%tmp279 = fadd i32 %mul21_39_2_1, i32 %mul21_39_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2357 'fadd' 'tmp279' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2358 [1/2] (5.91ns)   --->   "%temp_sum_3382 = fmul i32 %weights_load_14160_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2358 'fmul' 'temp_sum_3382' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2359 [1/2] (5.91ns)   --->   "%mul21_40_s = fmul i32 %weights_load_14161_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2359 'fmul' 'mul21_40_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2360 [1/2] (5.91ns)   --->   "%mul21_40_6 = fmul i32 %weights_load_14162_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2360 'fmul' 'mul21_40_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2361 [2/2] (5.91ns)   --->   "%mul21_40_1 = fmul i32 %weights_load_14163_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2361 'fmul' 'mul21_40_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2362 [2/2] (5.91ns)   --->   "%mul21_40_1_1 = fmul i32 %weights_load_14164_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2362 'fmul' 'mul21_40_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2363 [2/2] (5.91ns)   --->   "%mul21_40_1_2 = fmul i32 %weights_load_14165_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2363 'fmul' 'mul21_40_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2364 [2/2] (5.91ns)   --->   "%mul21_40_2 = fmul i32 %weights_load_14166_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2364 'fmul' 'mul21_40_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2365 [2/3] (7.29ns)   --->   "%tmp286 = fadd i32 %mul21_40_2_1, i32 %mul21_40_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2365 'fadd' 'tmp286' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2366 [2/2] (5.91ns)   --->   "%temp_sum_3384 = fmul i32 %weights_load_14169_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2366 'fmul' 'temp_sum_3384' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2367 [2/2] (5.91ns)   --->   "%mul21_41_s = fmul i32 %weights_load_14170_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2367 'fmul' 'mul21_41_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2368 [2/2] (5.91ns)   --->   "%mul21_41_6 = fmul i32 %weights_load_14171_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2368 'fmul' 'mul21_41_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2369 [3/3] (7.29ns)   --->   "%tmp293 = fadd i32 %mul21_41_2_1, i32 %mul21_41_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2369 'fadd' 'tmp293' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2370 [1/2] (5.91ns)   --->   "%mul21_42_2_1 = fmul i32 %weights_load_14185_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2370 'fmul' 'mul21_42_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2371 [1/2] (5.91ns)   --->   "%mul21_42_2_2 = fmul i32 %weights_load_14186_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2371 'fmul' 'mul21_42_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2372 [2/2] (5.91ns)   --->   "%mul21_43_2_1 = fmul i32 %weights_load_14194_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2372 'fmul' 'mul21_43_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2373 [2/2] (5.91ns)   --->   "%mul21_43_2_2 = fmul i32 %weights_load_14195_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2373 'fmul' 'mul21_43_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 7.29>
ST_45 : Operation 2374 [1/1] (0.00ns)   --->   "%bitcast_ln174_1943 = bitcast i32 %temp_sum_3359" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 2374 'bitcast' 'bitcast_ln174_1943' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_45 : Operation 2375 [1/1] (2.10ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_15, i32 %bitcast_ln174_1943" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 2375 'write' 'write_ln174' <Predicate = (!icmp_ln275)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_45 : Operation 2376 [1/3] (7.29ns)   --->   "%temp_sum_3363 = fadd i32 %tmp213, i32 %tmp210" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2376 'fadd' 'temp_sum_3363' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2377 [2/3] (7.29ns)   --->   "%temp_sum_3365 = fadd i32 %tmp220, i32 %tmp217" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2377 'fadd' 'temp_sum_3365' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2378 [3/3] (7.29ns)   --->   "%temp_sum_3367 = fadd i32 %tmp227, i32 %tmp224" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2378 'fadd' 'temp_sum_3367' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2379 [1/3] (7.29ns)   --->   "%tmp238 = fadd i32 %tmp240, i32 %tmp239" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2379 'fadd' 'tmp238' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2380 [1/3] (7.29ns)   --->   "%tmp241 = fadd i32 %tmp243, i32 %tmp242" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2380 'fadd' 'tmp241' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2381 [2/3] (7.29ns)   --->   "%tmp245 = fadd i32 %tmp247, i32 %tmp246" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2381 'fadd' 'tmp245' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2382 [2/3] (7.29ns)   --->   "%tmp248 = fadd i32 %tmp250, i32 %tmp249" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2382 'fadd' 'tmp248' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2383 [3/3] (7.29ns)   --->   "%tmp252 = fadd i32 %tmp254, i32 %tmp253" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2383 'fadd' 'tmp252' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2384 [3/3] (7.29ns)   --->   "%tmp255 = fadd i32 %tmp257, i32 %tmp256" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2384 'fadd' 'tmp255' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2385 [1/3] (7.29ns)   --->   "%tmp260 = fadd i32 %temp_sum_3376, i32 %mul21_37_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2385 'fadd' 'tmp260' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2386 [1/3] (7.29ns)   --->   "%tmp261 = fadd i32 %mul21_37_6, i32 %mul21_37_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2386 'fadd' 'tmp261' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2387 [1/3] (7.29ns)   --->   "%tmp263 = fadd i32 %mul21_37_1_1, i32 %mul21_37_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2387 'fadd' 'tmp263' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2388 [1/3] (7.29ns)   --->   "%tmp264 = fadd i32 %tmp265, i32 %mul21_37_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2388 'fadd' 'tmp264' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2389 [2/3] (7.29ns)   --->   "%tmp267 = fadd i32 %temp_sum_3378, i32 %mul21_38_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2389 'fadd' 'tmp267' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2390 [2/3] (7.29ns)   --->   "%tmp268 = fadd i32 %mul21_38_6, i32 %mul21_38_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2390 'fadd' 'tmp268' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2391 [2/3] (7.29ns)   --->   "%tmp270 = fadd i32 %mul21_38_1_1, i32 %mul21_38_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2391 'fadd' 'tmp270' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2392 [2/3] (7.29ns)   --->   "%tmp271 = fadd i32 %tmp272, i32 %mul21_38_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2392 'fadd' 'tmp271' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2393 [3/3] (7.29ns)   --->   "%tmp274 = fadd i32 %temp_sum_3380, i32 %mul21_39_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2393 'fadd' 'tmp274' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2394 [3/3] (7.29ns)   --->   "%tmp275 = fadd i32 %mul21_39_6, i32 %mul21_39_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2394 'fadd' 'tmp275' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2395 [3/3] (7.29ns)   --->   "%tmp277 = fadd i32 %mul21_39_1_1, i32 %mul21_39_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2395 'fadd' 'tmp277' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2396 [3/3] (7.29ns)   --->   "%tmp278 = fadd i32 %tmp279, i32 %mul21_39_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2396 'fadd' 'tmp278' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2397 [1/2] (5.91ns)   --->   "%mul21_40_1 = fmul i32 %weights_load_14163_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2397 'fmul' 'mul21_40_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2398 [1/2] (5.91ns)   --->   "%mul21_40_1_1 = fmul i32 %weights_load_14164_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2398 'fmul' 'mul21_40_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2399 [1/2] (5.91ns)   --->   "%mul21_40_1_2 = fmul i32 %weights_load_14165_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2399 'fmul' 'mul21_40_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2400 [1/2] (5.91ns)   --->   "%mul21_40_2 = fmul i32 %weights_load_14166_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2400 'fmul' 'mul21_40_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2401 [1/3] (7.29ns)   --->   "%tmp286 = fadd i32 %mul21_40_2_1, i32 %mul21_40_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2401 'fadd' 'tmp286' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2402 [1/2] (5.91ns)   --->   "%temp_sum_3384 = fmul i32 %weights_load_14169_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2402 'fmul' 'temp_sum_3384' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2403 [1/2] (5.91ns)   --->   "%mul21_41_s = fmul i32 %weights_load_14170_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2403 'fmul' 'mul21_41_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2404 [1/2] (5.91ns)   --->   "%mul21_41_6 = fmul i32 %weights_load_14171_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2404 'fmul' 'mul21_41_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2405 [2/2] (5.91ns)   --->   "%mul21_41_1 = fmul i32 %weights_load_14172_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2405 'fmul' 'mul21_41_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2406 [2/2] (5.91ns)   --->   "%mul21_41_1_1 = fmul i32 %weights_load_14173_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2406 'fmul' 'mul21_41_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2407 [2/2] (5.91ns)   --->   "%mul21_41_1_2 = fmul i32 %weights_load_14174_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2407 'fmul' 'mul21_41_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2408 [2/2] (5.91ns)   --->   "%mul21_41_2 = fmul i32 %weights_load_14175_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2408 'fmul' 'mul21_41_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2409 [2/3] (7.29ns)   --->   "%tmp293 = fadd i32 %mul21_41_2_1, i32 %mul21_41_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2409 'fadd' 'tmp293' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2410 [2/2] (5.91ns)   --->   "%temp_sum_3386 = fmul i32 %weights_load_14178_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2410 'fmul' 'temp_sum_3386' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2411 [2/2] (5.91ns)   --->   "%mul21_42_s = fmul i32 %weights_load_14179_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2411 'fmul' 'mul21_42_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2412 [2/2] (5.91ns)   --->   "%mul21_42_6 = fmul i32 %weights_load_14180_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2412 'fmul' 'mul21_42_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2413 [3/3] (7.29ns)   --->   "%tmp300 = fadd i32 %mul21_42_2_1, i32 %mul21_42_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2413 'fadd' 'tmp300' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2414 [1/2] (5.91ns)   --->   "%mul21_43_2_1 = fmul i32 %weights_load_14194_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2414 'fmul' 'mul21_43_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2415 [1/2] (5.91ns)   --->   "%mul21_43_2_2 = fmul i32 %weights_load_14195_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2415 'fmul' 'mul21_43_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2416 [2/2] (5.91ns)   --->   "%mul21_44_2_1 = fmul i32 %weights_load_14203_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2416 'fmul' 'mul21_44_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2417 [2/2] (5.91ns)   --->   "%mul21_44_2_2 = fmul i32 %weights_load_14204_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2417 'fmul' 'mul21_44_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 7.29>
ST_46 : Operation 2418 [1/1] (0.00ns)   --->   "%bitcast_ln174_1944 = bitcast i32 %temp_sum_3361" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 2418 'bitcast' 'bitcast_ln174_1944' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_46 : Operation 2419 [1/1] (2.10ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_15, i32 %bitcast_ln174_1944" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 2419 'write' 'write_ln174' <Predicate = (!icmp_ln275)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_46 : Operation 2420 [1/3] (7.29ns)   --->   "%temp_sum_3365 = fadd i32 %tmp220, i32 %tmp217" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2420 'fadd' 'temp_sum_3365' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2421 [2/3] (7.29ns)   --->   "%temp_sum_3367 = fadd i32 %tmp227, i32 %tmp224" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2421 'fadd' 'temp_sum_3367' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2422 [3/3] (7.29ns)   --->   "%temp_sum_3369 = fadd i32 %tmp234, i32 %tmp231" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2422 'fadd' 'temp_sum_3369' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2423 [1/3] (7.29ns)   --->   "%tmp245 = fadd i32 %tmp247, i32 %tmp246" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2423 'fadd' 'tmp245' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2424 [1/3] (7.29ns)   --->   "%tmp248 = fadd i32 %tmp250, i32 %tmp249" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2424 'fadd' 'tmp248' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2425 [2/3] (7.29ns)   --->   "%tmp252 = fadd i32 %tmp254, i32 %tmp253" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2425 'fadd' 'tmp252' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2426 [2/3] (7.29ns)   --->   "%tmp255 = fadd i32 %tmp257, i32 %tmp256" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2426 'fadd' 'tmp255' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2427 [3/3] (7.29ns)   --->   "%tmp259 = fadd i32 %tmp261, i32 %tmp260" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2427 'fadd' 'tmp259' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2428 [3/3] (7.29ns)   --->   "%tmp262 = fadd i32 %tmp264, i32 %tmp263" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2428 'fadd' 'tmp262' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2429 [1/3] (7.29ns)   --->   "%tmp267 = fadd i32 %temp_sum_3378, i32 %mul21_38_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2429 'fadd' 'tmp267' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2430 [1/3] (7.29ns)   --->   "%tmp268 = fadd i32 %mul21_38_6, i32 %mul21_38_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2430 'fadd' 'tmp268' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2431 [1/3] (7.29ns)   --->   "%tmp270 = fadd i32 %mul21_38_1_1, i32 %mul21_38_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2431 'fadd' 'tmp270' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2432 [1/3] (7.29ns)   --->   "%tmp271 = fadd i32 %tmp272, i32 %mul21_38_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2432 'fadd' 'tmp271' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2433 [2/3] (7.29ns)   --->   "%tmp274 = fadd i32 %temp_sum_3380, i32 %mul21_39_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2433 'fadd' 'tmp274' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2434 [2/3] (7.29ns)   --->   "%tmp275 = fadd i32 %mul21_39_6, i32 %mul21_39_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2434 'fadd' 'tmp275' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2435 [2/3] (7.29ns)   --->   "%tmp277 = fadd i32 %mul21_39_1_1, i32 %mul21_39_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2435 'fadd' 'tmp277' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2436 [2/3] (7.29ns)   --->   "%tmp278 = fadd i32 %tmp279, i32 %mul21_39_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2436 'fadd' 'tmp278' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2437 [3/3] (7.29ns)   --->   "%tmp281 = fadd i32 %temp_sum_3382, i32 %mul21_40_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2437 'fadd' 'tmp281' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2438 [3/3] (7.29ns)   --->   "%tmp282 = fadd i32 %mul21_40_6, i32 %mul21_40_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2438 'fadd' 'tmp282' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2439 [3/3] (7.29ns)   --->   "%tmp284 = fadd i32 %mul21_40_1_1, i32 %mul21_40_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2439 'fadd' 'tmp284' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2440 [3/3] (7.29ns)   --->   "%tmp285 = fadd i32 %tmp286, i32 %mul21_40_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2440 'fadd' 'tmp285' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2441 [1/2] (5.91ns)   --->   "%mul21_41_1 = fmul i32 %weights_load_14172_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2441 'fmul' 'mul21_41_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2442 [1/2] (5.91ns)   --->   "%mul21_41_1_1 = fmul i32 %weights_load_14173_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2442 'fmul' 'mul21_41_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2443 [1/2] (5.91ns)   --->   "%mul21_41_1_2 = fmul i32 %weights_load_14174_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2443 'fmul' 'mul21_41_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2444 [1/2] (5.91ns)   --->   "%mul21_41_2 = fmul i32 %weights_load_14175_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2444 'fmul' 'mul21_41_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2445 [1/3] (7.29ns)   --->   "%tmp293 = fadd i32 %mul21_41_2_1, i32 %mul21_41_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2445 'fadd' 'tmp293' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2446 [1/2] (5.91ns)   --->   "%temp_sum_3386 = fmul i32 %weights_load_14178_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2446 'fmul' 'temp_sum_3386' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2447 [1/2] (5.91ns)   --->   "%mul21_42_s = fmul i32 %weights_load_14179_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2447 'fmul' 'mul21_42_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2448 [1/2] (5.91ns)   --->   "%mul21_42_6 = fmul i32 %weights_load_14180_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2448 'fmul' 'mul21_42_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2449 [2/2] (5.91ns)   --->   "%mul21_42_1 = fmul i32 %weights_load_14181_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2449 'fmul' 'mul21_42_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2450 [2/2] (5.91ns)   --->   "%mul21_42_1_1 = fmul i32 %weights_load_14182_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2450 'fmul' 'mul21_42_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2451 [2/2] (5.91ns)   --->   "%mul21_42_1_2 = fmul i32 %weights_load_14183_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2451 'fmul' 'mul21_42_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2452 [2/2] (5.91ns)   --->   "%mul21_42_2 = fmul i32 %weights_load_14184_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2452 'fmul' 'mul21_42_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2453 [2/3] (7.29ns)   --->   "%tmp300 = fadd i32 %mul21_42_2_1, i32 %mul21_42_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2453 'fadd' 'tmp300' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2454 [2/2] (5.91ns)   --->   "%temp_sum_3388 = fmul i32 %weights_load_14187_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2454 'fmul' 'temp_sum_3388' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2455 [2/2] (5.91ns)   --->   "%mul21_43_s = fmul i32 %weights_load_14188_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2455 'fmul' 'mul21_43_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2456 [2/2] (5.91ns)   --->   "%mul21_43_6 = fmul i32 %weights_load_14189_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2456 'fmul' 'mul21_43_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2457 [3/3] (7.29ns)   --->   "%tmp307 = fadd i32 %mul21_43_2_1, i32 %mul21_43_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2457 'fadd' 'tmp307' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2458 [1/2] (5.91ns)   --->   "%mul21_44_2_1 = fmul i32 %weights_load_14203_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2458 'fmul' 'mul21_44_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2459 [1/2] (5.91ns)   --->   "%mul21_44_2_2 = fmul i32 %weights_load_14204_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2459 'fmul' 'mul21_44_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2460 [2/2] (5.91ns)   --->   "%mul21_45_2_1 = fmul i32 %weights_load_14212_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2460 'fmul' 'mul21_45_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2461 [2/2] (5.91ns)   --->   "%mul21_45_2_2 = fmul i32 %weights_load_14213_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2461 'fmul' 'mul21_45_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 7.29>
ST_47 : Operation 2462 [1/1] (0.00ns)   --->   "%bitcast_ln174_1945 = bitcast i32 %temp_sum_3363" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 2462 'bitcast' 'bitcast_ln174_1945' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_47 : Operation 2463 [1/1] (2.10ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_15, i32 %bitcast_ln174_1945" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 2463 'write' 'write_ln174' <Predicate = (!icmp_ln275)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_47 : Operation 2464 [1/3] (7.29ns)   --->   "%temp_sum_3367 = fadd i32 %tmp227, i32 %tmp224" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2464 'fadd' 'temp_sum_3367' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2465 [2/3] (7.29ns)   --->   "%temp_sum_3369 = fadd i32 %tmp234, i32 %tmp231" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2465 'fadd' 'temp_sum_3369' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2466 [3/3] (7.29ns)   --->   "%temp_sum_3371 = fadd i32 %tmp241, i32 %tmp238" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2466 'fadd' 'temp_sum_3371' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2467 [1/3] (7.29ns)   --->   "%tmp252 = fadd i32 %tmp254, i32 %tmp253" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2467 'fadd' 'tmp252' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2468 [1/3] (7.29ns)   --->   "%tmp255 = fadd i32 %tmp257, i32 %tmp256" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2468 'fadd' 'tmp255' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2469 [2/3] (7.29ns)   --->   "%tmp259 = fadd i32 %tmp261, i32 %tmp260" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2469 'fadd' 'tmp259' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2470 [2/3] (7.29ns)   --->   "%tmp262 = fadd i32 %tmp264, i32 %tmp263" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2470 'fadd' 'tmp262' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2471 [3/3] (7.29ns)   --->   "%tmp266 = fadd i32 %tmp268, i32 %tmp267" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2471 'fadd' 'tmp266' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2472 [3/3] (7.29ns)   --->   "%tmp269 = fadd i32 %tmp271, i32 %tmp270" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2472 'fadd' 'tmp269' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2473 [1/3] (7.29ns)   --->   "%tmp274 = fadd i32 %temp_sum_3380, i32 %mul21_39_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2473 'fadd' 'tmp274' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2474 [1/3] (7.29ns)   --->   "%tmp275 = fadd i32 %mul21_39_6, i32 %mul21_39_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2474 'fadd' 'tmp275' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2475 [1/3] (7.29ns)   --->   "%tmp277 = fadd i32 %mul21_39_1_1, i32 %mul21_39_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2475 'fadd' 'tmp277' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2476 [1/3] (7.29ns)   --->   "%tmp278 = fadd i32 %tmp279, i32 %mul21_39_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2476 'fadd' 'tmp278' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2477 [2/3] (7.29ns)   --->   "%tmp281 = fadd i32 %temp_sum_3382, i32 %mul21_40_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2477 'fadd' 'tmp281' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2478 [2/3] (7.29ns)   --->   "%tmp282 = fadd i32 %mul21_40_6, i32 %mul21_40_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2478 'fadd' 'tmp282' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2479 [2/3] (7.29ns)   --->   "%tmp284 = fadd i32 %mul21_40_1_1, i32 %mul21_40_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2479 'fadd' 'tmp284' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2480 [2/3] (7.29ns)   --->   "%tmp285 = fadd i32 %tmp286, i32 %mul21_40_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2480 'fadd' 'tmp285' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2481 [3/3] (7.29ns)   --->   "%tmp288 = fadd i32 %temp_sum_3384, i32 %mul21_41_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2481 'fadd' 'tmp288' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2482 [3/3] (7.29ns)   --->   "%tmp289 = fadd i32 %mul21_41_6, i32 %mul21_41_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2482 'fadd' 'tmp289' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2483 [3/3] (7.29ns)   --->   "%tmp291 = fadd i32 %mul21_41_1_1, i32 %mul21_41_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2483 'fadd' 'tmp291' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2484 [3/3] (7.29ns)   --->   "%tmp292 = fadd i32 %tmp293, i32 %mul21_41_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2484 'fadd' 'tmp292' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2485 [1/2] (5.91ns)   --->   "%mul21_42_1 = fmul i32 %weights_load_14181_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2485 'fmul' 'mul21_42_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2486 [1/2] (5.91ns)   --->   "%mul21_42_1_1 = fmul i32 %weights_load_14182_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2486 'fmul' 'mul21_42_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2487 [1/2] (5.91ns)   --->   "%mul21_42_1_2 = fmul i32 %weights_load_14183_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2487 'fmul' 'mul21_42_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2488 [1/2] (5.91ns)   --->   "%mul21_42_2 = fmul i32 %weights_load_14184_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2488 'fmul' 'mul21_42_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2489 [1/3] (7.29ns)   --->   "%tmp300 = fadd i32 %mul21_42_2_1, i32 %mul21_42_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2489 'fadd' 'tmp300' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2490 [1/2] (5.91ns)   --->   "%temp_sum_3388 = fmul i32 %weights_load_14187_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2490 'fmul' 'temp_sum_3388' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2491 [1/2] (5.91ns)   --->   "%mul21_43_s = fmul i32 %weights_load_14188_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2491 'fmul' 'mul21_43_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2492 [1/2] (5.91ns)   --->   "%mul21_43_6 = fmul i32 %weights_load_14189_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2492 'fmul' 'mul21_43_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2493 [2/2] (5.91ns)   --->   "%mul21_43_1 = fmul i32 %weights_load_14190_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2493 'fmul' 'mul21_43_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2494 [2/2] (5.91ns)   --->   "%mul21_43_1_1 = fmul i32 %weights_load_14191_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2494 'fmul' 'mul21_43_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2495 [2/2] (5.91ns)   --->   "%mul21_43_1_2 = fmul i32 %weights_load_14192_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2495 'fmul' 'mul21_43_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2496 [2/2] (5.91ns)   --->   "%mul21_43_2 = fmul i32 %weights_load_14193_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2496 'fmul' 'mul21_43_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2497 [2/3] (7.29ns)   --->   "%tmp307 = fadd i32 %mul21_43_2_1, i32 %mul21_43_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2497 'fadd' 'tmp307' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2498 [2/2] (5.91ns)   --->   "%temp_sum_3390 = fmul i32 %weights_load_14196_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2498 'fmul' 'temp_sum_3390' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2499 [2/2] (5.91ns)   --->   "%mul21_44_s = fmul i32 %weights_load_14197_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2499 'fmul' 'mul21_44_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2500 [2/2] (5.91ns)   --->   "%mul21_44_6 = fmul i32 %weights_load_14198_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2500 'fmul' 'mul21_44_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2501 [3/3] (7.29ns)   --->   "%tmp314 = fadd i32 %mul21_44_2_1, i32 %mul21_44_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2501 'fadd' 'tmp314' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2502 [1/2] (5.91ns)   --->   "%mul21_45_2_1 = fmul i32 %weights_load_14212_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2502 'fmul' 'mul21_45_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2503 [1/2] (5.91ns)   --->   "%mul21_45_2_2 = fmul i32 %weights_load_14213_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2503 'fmul' 'mul21_45_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2504 [2/2] (5.91ns)   --->   "%mul21_46_2_1 = fmul i32 %weights_load_14221_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2504 'fmul' 'mul21_46_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2505 [2/2] (5.91ns)   --->   "%mul21_46_2_2 = fmul i32 %weights_load_14222_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2505 'fmul' 'mul21_46_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 7.29>
ST_48 : Operation 2506 [1/1] (0.00ns)   --->   "%bitcast_ln174_1946 = bitcast i32 %temp_sum_3365" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 2506 'bitcast' 'bitcast_ln174_1946' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_48 : Operation 2507 [1/1] (2.10ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_15, i32 %bitcast_ln174_1946" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 2507 'write' 'write_ln174' <Predicate = (!icmp_ln275)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_48 : Operation 2508 [1/3] (7.29ns)   --->   "%temp_sum_3369 = fadd i32 %tmp234, i32 %tmp231" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2508 'fadd' 'temp_sum_3369' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2509 [2/3] (7.29ns)   --->   "%temp_sum_3371 = fadd i32 %tmp241, i32 %tmp238" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2509 'fadd' 'temp_sum_3371' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2510 [3/3] (7.29ns)   --->   "%temp_sum_3373 = fadd i32 %tmp248, i32 %tmp245" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2510 'fadd' 'temp_sum_3373' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2511 [1/3] (7.29ns)   --->   "%tmp259 = fadd i32 %tmp261, i32 %tmp260" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2511 'fadd' 'tmp259' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2512 [1/3] (7.29ns)   --->   "%tmp262 = fadd i32 %tmp264, i32 %tmp263" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2512 'fadd' 'tmp262' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2513 [2/3] (7.29ns)   --->   "%tmp266 = fadd i32 %tmp268, i32 %tmp267" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2513 'fadd' 'tmp266' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2514 [2/3] (7.29ns)   --->   "%tmp269 = fadd i32 %tmp271, i32 %tmp270" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2514 'fadd' 'tmp269' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2515 [3/3] (7.29ns)   --->   "%tmp273 = fadd i32 %tmp275, i32 %tmp274" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2515 'fadd' 'tmp273' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2516 [3/3] (7.29ns)   --->   "%tmp276 = fadd i32 %tmp278, i32 %tmp277" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2516 'fadd' 'tmp276' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2517 [1/3] (7.29ns)   --->   "%tmp281 = fadd i32 %temp_sum_3382, i32 %mul21_40_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2517 'fadd' 'tmp281' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2518 [1/3] (7.29ns)   --->   "%tmp282 = fadd i32 %mul21_40_6, i32 %mul21_40_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2518 'fadd' 'tmp282' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2519 [1/3] (7.29ns)   --->   "%tmp284 = fadd i32 %mul21_40_1_1, i32 %mul21_40_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2519 'fadd' 'tmp284' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2520 [1/3] (7.29ns)   --->   "%tmp285 = fadd i32 %tmp286, i32 %mul21_40_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2520 'fadd' 'tmp285' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2521 [2/3] (7.29ns)   --->   "%tmp288 = fadd i32 %temp_sum_3384, i32 %mul21_41_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2521 'fadd' 'tmp288' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2522 [2/3] (7.29ns)   --->   "%tmp289 = fadd i32 %mul21_41_6, i32 %mul21_41_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2522 'fadd' 'tmp289' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2523 [2/3] (7.29ns)   --->   "%tmp291 = fadd i32 %mul21_41_1_1, i32 %mul21_41_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2523 'fadd' 'tmp291' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2524 [2/3] (7.29ns)   --->   "%tmp292 = fadd i32 %tmp293, i32 %mul21_41_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2524 'fadd' 'tmp292' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2525 [3/3] (7.29ns)   --->   "%tmp295 = fadd i32 %temp_sum_3386, i32 %mul21_42_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2525 'fadd' 'tmp295' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2526 [3/3] (7.29ns)   --->   "%tmp296 = fadd i32 %mul21_42_6, i32 %mul21_42_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2526 'fadd' 'tmp296' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2527 [3/3] (7.29ns)   --->   "%tmp298 = fadd i32 %mul21_42_1_1, i32 %mul21_42_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2527 'fadd' 'tmp298' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2528 [3/3] (7.29ns)   --->   "%tmp299 = fadd i32 %tmp300, i32 %mul21_42_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2528 'fadd' 'tmp299' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2529 [1/2] (5.91ns)   --->   "%mul21_43_1 = fmul i32 %weights_load_14190_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2529 'fmul' 'mul21_43_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2530 [1/2] (5.91ns)   --->   "%mul21_43_1_1 = fmul i32 %weights_load_14191_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2530 'fmul' 'mul21_43_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2531 [1/2] (5.91ns)   --->   "%mul21_43_1_2 = fmul i32 %weights_load_14192_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2531 'fmul' 'mul21_43_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2532 [1/2] (5.91ns)   --->   "%mul21_43_2 = fmul i32 %weights_load_14193_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2532 'fmul' 'mul21_43_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2533 [1/3] (7.29ns)   --->   "%tmp307 = fadd i32 %mul21_43_2_1, i32 %mul21_43_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2533 'fadd' 'tmp307' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2534 [1/2] (5.91ns)   --->   "%temp_sum_3390 = fmul i32 %weights_load_14196_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2534 'fmul' 'temp_sum_3390' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2535 [1/2] (5.91ns)   --->   "%mul21_44_s = fmul i32 %weights_load_14197_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2535 'fmul' 'mul21_44_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2536 [1/2] (5.91ns)   --->   "%mul21_44_6 = fmul i32 %weights_load_14198_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2536 'fmul' 'mul21_44_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2537 [2/2] (5.91ns)   --->   "%mul21_44_1 = fmul i32 %weights_load_14199_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2537 'fmul' 'mul21_44_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2538 [2/2] (5.91ns)   --->   "%mul21_44_1_1 = fmul i32 %weights_load_14200_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2538 'fmul' 'mul21_44_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2539 [2/2] (5.91ns)   --->   "%mul21_44_1_2 = fmul i32 %weights_load_14201_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2539 'fmul' 'mul21_44_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2540 [2/2] (5.91ns)   --->   "%mul21_44_2 = fmul i32 %weights_load_14202_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2540 'fmul' 'mul21_44_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2541 [2/3] (7.29ns)   --->   "%tmp314 = fadd i32 %mul21_44_2_1, i32 %mul21_44_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2541 'fadd' 'tmp314' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2542 [2/2] (5.91ns)   --->   "%temp_sum_3392 = fmul i32 %weights_load_14205_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2542 'fmul' 'temp_sum_3392' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2543 [2/2] (5.91ns)   --->   "%mul21_45_s = fmul i32 %weights_load_14206_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2543 'fmul' 'mul21_45_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2544 [2/2] (5.91ns)   --->   "%mul21_45_6 = fmul i32 %weights_load_14207_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2544 'fmul' 'mul21_45_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2545 [3/3] (7.29ns)   --->   "%tmp321 = fadd i32 %mul21_45_2_1, i32 %mul21_45_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2545 'fadd' 'tmp321' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2546 [1/2] (5.91ns)   --->   "%mul21_46_2_1 = fmul i32 %weights_load_14221_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2546 'fmul' 'mul21_46_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2547 [1/2] (5.91ns)   --->   "%mul21_46_2_2 = fmul i32 %weights_load_14222_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2547 'fmul' 'mul21_46_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2548 [2/2] (5.91ns)   --->   "%mul21_47_2_1 = fmul i32 %weights_load_14230_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2548 'fmul' 'mul21_47_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2549 [2/2] (5.91ns)   --->   "%mul21_47_2_2 = fmul i32 %weights_load_14231_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2549 'fmul' 'mul21_47_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 7.29>
ST_49 : Operation 2550 [1/1] (0.00ns)   --->   "%bitcast_ln174_1947 = bitcast i32 %temp_sum_3367" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 2550 'bitcast' 'bitcast_ln174_1947' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_49 : Operation 2551 [1/1] (2.10ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_15, i32 %bitcast_ln174_1947" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 2551 'write' 'write_ln174' <Predicate = (!icmp_ln275)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_49 : Operation 2552 [1/3] (7.29ns)   --->   "%temp_sum_3371 = fadd i32 %tmp241, i32 %tmp238" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2552 'fadd' 'temp_sum_3371' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2553 [2/3] (7.29ns)   --->   "%temp_sum_3373 = fadd i32 %tmp248, i32 %tmp245" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2553 'fadd' 'temp_sum_3373' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2554 [3/3] (7.29ns)   --->   "%temp_sum_3375 = fadd i32 %tmp255, i32 %tmp252" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2554 'fadd' 'temp_sum_3375' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2555 [1/3] (7.29ns)   --->   "%tmp266 = fadd i32 %tmp268, i32 %tmp267" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2555 'fadd' 'tmp266' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2556 [1/3] (7.29ns)   --->   "%tmp269 = fadd i32 %tmp271, i32 %tmp270" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2556 'fadd' 'tmp269' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2557 [2/3] (7.29ns)   --->   "%tmp273 = fadd i32 %tmp275, i32 %tmp274" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2557 'fadd' 'tmp273' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2558 [2/3] (7.29ns)   --->   "%tmp276 = fadd i32 %tmp278, i32 %tmp277" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2558 'fadd' 'tmp276' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2559 [3/3] (7.29ns)   --->   "%tmp280 = fadd i32 %tmp282, i32 %tmp281" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2559 'fadd' 'tmp280' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2560 [3/3] (7.29ns)   --->   "%tmp283 = fadd i32 %tmp285, i32 %tmp284" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2560 'fadd' 'tmp283' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2561 [1/3] (7.29ns)   --->   "%tmp288 = fadd i32 %temp_sum_3384, i32 %mul21_41_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2561 'fadd' 'tmp288' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2562 [1/3] (7.29ns)   --->   "%tmp289 = fadd i32 %mul21_41_6, i32 %mul21_41_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2562 'fadd' 'tmp289' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2563 [1/3] (7.29ns)   --->   "%tmp291 = fadd i32 %mul21_41_1_1, i32 %mul21_41_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2563 'fadd' 'tmp291' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2564 [1/3] (7.29ns)   --->   "%tmp292 = fadd i32 %tmp293, i32 %mul21_41_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2564 'fadd' 'tmp292' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2565 [2/3] (7.29ns)   --->   "%tmp295 = fadd i32 %temp_sum_3386, i32 %mul21_42_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2565 'fadd' 'tmp295' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2566 [2/3] (7.29ns)   --->   "%tmp296 = fadd i32 %mul21_42_6, i32 %mul21_42_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2566 'fadd' 'tmp296' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2567 [2/3] (7.29ns)   --->   "%tmp298 = fadd i32 %mul21_42_1_1, i32 %mul21_42_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2567 'fadd' 'tmp298' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2568 [2/3] (7.29ns)   --->   "%tmp299 = fadd i32 %tmp300, i32 %mul21_42_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2568 'fadd' 'tmp299' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2569 [3/3] (7.29ns)   --->   "%tmp302 = fadd i32 %temp_sum_3388, i32 %mul21_43_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2569 'fadd' 'tmp302' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2570 [3/3] (7.29ns)   --->   "%tmp303 = fadd i32 %mul21_43_6, i32 %mul21_43_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2570 'fadd' 'tmp303' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2571 [3/3] (7.29ns)   --->   "%tmp305 = fadd i32 %mul21_43_1_1, i32 %mul21_43_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2571 'fadd' 'tmp305' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2572 [3/3] (7.29ns)   --->   "%tmp306 = fadd i32 %tmp307, i32 %mul21_43_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2572 'fadd' 'tmp306' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2573 [1/2] (5.91ns)   --->   "%mul21_44_1 = fmul i32 %weights_load_14199_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2573 'fmul' 'mul21_44_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2574 [1/2] (5.91ns)   --->   "%mul21_44_1_1 = fmul i32 %weights_load_14200_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2574 'fmul' 'mul21_44_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2575 [1/2] (5.91ns)   --->   "%mul21_44_1_2 = fmul i32 %weights_load_14201_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2575 'fmul' 'mul21_44_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2576 [1/2] (5.91ns)   --->   "%mul21_44_2 = fmul i32 %weights_load_14202_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2576 'fmul' 'mul21_44_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2577 [1/3] (7.29ns)   --->   "%tmp314 = fadd i32 %mul21_44_2_1, i32 %mul21_44_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2577 'fadd' 'tmp314' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2578 [1/2] (5.91ns)   --->   "%temp_sum_3392 = fmul i32 %weights_load_14205_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2578 'fmul' 'temp_sum_3392' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2579 [1/2] (5.91ns)   --->   "%mul21_45_s = fmul i32 %weights_load_14206_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2579 'fmul' 'mul21_45_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2580 [1/2] (5.91ns)   --->   "%mul21_45_6 = fmul i32 %weights_load_14207_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2580 'fmul' 'mul21_45_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2581 [2/2] (5.91ns)   --->   "%mul21_45_1 = fmul i32 %weights_load_14208_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2581 'fmul' 'mul21_45_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2582 [2/2] (5.91ns)   --->   "%mul21_45_1_1 = fmul i32 %weights_load_14209_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2582 'fmul' 'mul21_45_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2583 [2/2] (5.91ns)   --->   "%mul21_45_1_2 = fmul i32 %weights_load_14210_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2583 'fmul' 'mul21_45_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2584 [2/2] (5.91ns)   --->   "%mul21_45_2 = fmul i32 %weights_load_14211_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2584 'fmul' 'mul21_45_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2585 [2/3] (7.29ns)   --->   "%tmp321 = fadd i32 %mul21_45_2_1, i32 %mul21_45_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2585 'fadd' 'tmp321' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2586 [2/2] (5.91ns)   --->   "%temp_sum_3394 = fmul i32 %weights_load_14214_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2586 'fmul' 'temp_sum_3394' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2587 [2/2] (5.91ns)   --->   "%mul21_46_s = fmul i32 %weights_load_14215_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2587 'fmul' 'mul21_46_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2588 [2/2] (5.91ns)   --->   "%mul21_46_6 = fmul i32 %weights_load_14216_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2588 'fmul' 'mul21_46_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2589 [3/3] (7.29ns)   --->   "%tmp328 = fadd i32 %mul21_46_2_1, i32 %mul21_46_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2589 'fadd' 'tmp328' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2590 [1/2] (5.91ns)   --->   "%mul21_47_2_1 = fmul i32 %weights_load_14230_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2590 'fmul' 'mul21_47_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2591 [1/2] (5.91ns)   --->   "%mul21_47_2_2 = fmul i32 %weights_load_14231_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2591 'fmul' 'mul21_47_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2592 [2/2] (5.91ns)   --->   "%mul21_48_2_1 = fmul i32 %weights_load_14239_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2592 'fmul' 'mul21_48_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2593 [2/2] (5.91ns)   --->   "%mul21_48_2_2 = fmul i32 %weights_load_14240_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2593 'fmul' 'mul21_48_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 7.29>
ST_50 : Operation 2594 [1/1] (0.00ns)   --->   "%bitcast_ln174_1948 = bitcast i32 %temp_sum_3369" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 2594 'bitcast' 'bitcast_ln174_1948' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_50 : Operation 2595 [1/1] (2.10ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_15, i32 %bitcast_ln174_1948" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 2595 'write' 'write_ln174' <Predicate = (!icmp_ln275)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_50 : Operation 2596 [1/3] (7.29ns)   --->   "%temp_sum_3373 = fadd i32 %tmp248, i32 %tmp245" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2596 'fadd' 'temp_sum_3373' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2597 [2/3] (7.29ns)   --->   "%temp_sum_3375 = fadd i32 %tmp255, i32 %tmp252" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2597 'fadd' 'temp_sum_3375' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2598 [3/3] (7.29ns)   --->   "%temp_sum_3377 = fadd i32 %tmp262, i32 %tmp259" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2598 'fadd' 'temp_sum_3377' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2599 [1/3] (7.29ns)   --->   "%tmp273 = fadd i32 %tmp275, i32 %tmp274" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2599 'fadd' 'tmp273' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2600 [1/3] (7.29ns)   --->   "%tmp276 = fadd i32 %tmp278, i32 %tmp277" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2600 'fadd' 'tmp276' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2601 [2/3] (7.29ns)   --->   "%tmp280 = fadd i32 %tmp282, i32 %tmp281" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2601 'fadd' 'tmp280' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2602 [2/3] (7.29ns)   --->   "%tmp283 = fadd i32 %tmp285, i32 %tmp284" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2602 'fadd' 'tmp283' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2603 [3/3] (7.29ns)   --->   "%tmp287 = fadd i32 %tmp289, i32 %tmp288" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2603 'fadd' 'tmp287' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2604 [3/3] (7.29ns)   --->   "%tmp290 = fadd i32 %tmp292, i32 %tmp291" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2604 'fadd' 'tmp290' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2605 [1/3] (7.29ns)   --->   "%tmp295 = fadd i32 %temp_sum_3386, i32 %mul21_42_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2605 'fadd' 'tmp295' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2606 [1/3] (7.29ns)   --->   "%tmp296 = fadd i32 %mul21_42_6, i32 %mul21_42_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2606 'fadd' 'tmp296' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2607 [1/3] (7.29ns)   --->   "%tmp298 = fadd i32 %mul21_42_1_1, i32 %mul21_42_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2607 'fadd' 'tmp298' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2608 [1/3] (7.29ns)   --->   "%tmp299 = fadd i32 %tmp300, i32 %mul21_42_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2608 'fadd' 'tmp299' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2609 [2/3] (7.29ns)   --->   "%tmp302 = fadd i32 %temp_sum_3388, i32 %mul21_43_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2609 'fadd' 'tmp302' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2610 [2/3] (7.29ns)   --->   "%tmp303 = fadd i32 %mul21_43_6, i32 %mul21_43_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2610 'fadd' 'tmp303' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2611 [2/3] (7.29ns)   --->   "%tmp305 = fadd i32 %mul21_43_1_1, i32 %mul21_43_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2611 'fadd' 'tmp305' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2612 [2/3] (7.29ns)   --->   "%tmp306 = fadd i32 %tmp307, i32 %mul21_43_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2612 'fadd' 'tmp306' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2613 [3/3] (7.29ns)   --->   "%tmp309 = fadd i32 %temp_sum_3390, i32 %mul21_44_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2613 'fadd' 'tmp309' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2614 [3/3] (7.29ns)   --->   "%tmp310 = fadd i32 %mul21_44_6, i32 %mul21_44_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2614 'fadd' 'tmp310' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2615 [3/3] (7.29ns)   --->   "%tmp312 = fadd i32 %mul21_44_1_1, i32 %mul21_44_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2615 'fadd' 'tmp312' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2616 [3/3] (7.29ns)   --->   "%tmp313 = fadd i32 %tmp314, i32 %mul21_44_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2616 'fadd' 'tmp313' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2617 [1/2] (5.91ns)   --->   "%mul21_45_1 = fmul i32 %weights_load_14208_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2617 'fmul' 'mul21_45_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2618 [1/2] (5.91ns)   --->   "%mul21_45_1_1 = fmul i32 %weights_load_14209_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2618 'fmul' 'mul21_45_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2619 [1/2] (5.91ns)   --->   "%mul21_45_1_2 = fmul i32 %weights_load_14210_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2619 'fmul' 'mul21_45_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2620 [1/2] (5.91ns)   --->   "%mul21_45_2 = fmul i32 %weights_load_14211_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2620 'fmul' 'mul21_45_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2621 [1/3] (7.29ns)   --->   "%tmp321 = fadd i32 %mul21_45_2_1, i32 %mul21_45_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2621 'fadd' 'tmp321' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2622 [1/2] (5.91ns)   --->   "%temp_sum_3394 = fmul i32 %weights_load_14214_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2622 'fmul' 'temp_sum_3394' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2623 [1/2] (5.91ns)   --->   "%mul21_46_s = fmul i32 %weights_load_14215_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2623 'fmul' 'mul21_46_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2624 [1/2] (5.91ns)   --->   "%mul21_46_6 = fmul i32 %weights_load_14216_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2624 'fmul' 'mul21_46_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2625 [2/2] (5.91ns)   --->   "%mul21_46_1 = fmul i32 %weights_load_14217_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2625 'fmul' 'mul21_46_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2626 [2/2] (5.91ns)   --->   "%mul21_46_1_1 = fmul i32 %weights_load_14218_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2626 'fmul' 'mul21_46_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2627 [2/2] (5.91ns)   --->   "%mul21_46_1_2 = fmul i32 %weights_load_14219_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2627 'fmul' 'mul21_46_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2628 [2/2] (5.91ns)   --->   "%mul21_46_2 = fmul i32 %weights_load_14220_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2628 'fmul' 'mul21_46_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2629 [2/3] (7.29ns)   --->   "%tmp328 = fadd i32 %mul21_46_2_1, i32 %mul21_46_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2629 'fadd' 'tmp328' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2630 [2/2] (5.91ns)   --->   "%temp_sum_3396 = fmul i32 %weights_load_14223_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2630 'fmul' 'temp_sum_3396' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2631 [2/2] (5.91ns)   --->   "%mul21_47_s = fmul i32 %weights_load_14224_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2631 'fmul' 'mul21_47_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2632 [2/2] (5.91ns)   --->   "%mul21_47_6 = fmul i32 %weights_load_14225_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2632 'fmul' 'mul21_47_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2633 [3/3] (7.29ns)   --->   "%tmp335 = fadd i32 %mul21_47_2_1, i32 %mul21_47_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2633 'fadd' 'tmp335' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2634 [1/2] (5.91ns)   --->   "%mul21_48_2_1 = fmul i32 %weights_load_14239_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2634 'fmul' 'mul21_48_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2635 [1/2] (5.91ns)   --->   "%mul21_48_2_2 = fmul i32 %weights_load_14240_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2635 'fmul' 'mul21_48_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2636 [2/2] (5.91ns)   --->   "%mul21_49_2_1 = fmul i32 %weights_load_14248_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2636 'fmul' 'mul21_49_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2637 [2/2] (5.91ns)   --->   "%mul21_49_2_2 = fmul i32 %weights_load_14249_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2637 'fmul' 'mul21_49_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 7.29>
ST_51 : Operation 2638 [1/1] (0.00ns)   --->   "%bitcast_ln174_1949 = bitcast i32 %temp_sum_3371" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 2638 'bitcast' 'bitcast_ln174_1949' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_51 : Operation 2639 [1/1] (2.10ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_15, i32 %bitcast_ln174_1949" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 2639 'write' 'write_ln174' <Predicate = (!icmp_ln275)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_51 : Operation 2640 [1/3] (7.29ns)   --->   "%temp_sum_3375 = fadd i32 %tmp255, i32 %tmp252" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2640 'fadd' 'temp_sum_3375' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2641 [2/3] (7.29ns)   --->   "%temp_sum_3377 = fadd i32 %tmp262, i32 %tmp259" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2641 'fadd' 'temp_sum_3377' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2642 [3/3] (7.29ns)   --->   "%temp_sum_3379 = fadd i32 %tmp269, i32 %tmp266" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2642 'fadd' 'temp_sum_3379' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2643 [1/3] (7.29ns)   --->   "%tmp280 = fadd i32 %tmp282, i32 %tmp281" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2643 'fadd' 'tmp280' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2644 [1/3] (7.29ns)   --->   "%tmp283 = fadd i32 %tmp285, i32 %tmp284" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2644 'fadd' 'tmp283' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2645 [2/3] (7.29ns)   --->   "%tmp287 = fadd i32 %tmp289, i32 %tmp288" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2645 'fadd' 'tmp287' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2646 [2/3] (7.29ns)   --->   "%tmp290 = fadd i32 %tmp292, i32 %tmp291" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2646 'fadd' 'tmp290' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2647 [3/3] (7.29ns)   --->   "%tmp294 = fadd i32 %tmp296, i32 %tmp295" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2647 'fadd' 'tmp294' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2648 [3/3] (7.29ns)   --->   "%tmp297 = fadd i32 %tmp299, i32 %tmp298" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2648 'fadd' 'tmp297' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2649 [1/3] (7.29ns)   --->   "%tmp302 = fadd i32 %temp_sum_3388, i32 %mul21_43_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2649 'fadd' 'tmp302' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2650 [1/3] (7.29ns)   --->   "%tmp303 = fadd i32 %mul21_43_6, i32 %mul21_43_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2650 'fadd' 'tmp303' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2651 [1/3] (7.29ns)   --->   "%tmp305 = fadd i32 %mul21_43_1_1, i32 %mul21_43_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2651 'fadd' 'tmp305' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2652 [1/3] (7.29ns)   --->   "%tmp306 = fadd i32 %tmp307, i32 %mul21_43_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2652 'fadd' 'tmp306' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2653 [2/3] (7.29ns)   --->   "%tmp309 = fadd i32 %temp_sum_3390, i32 %mul21_44_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2653 'fadd' 'tmp309' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2654 [2/3] (7.29ns)   --->   "%tmp310 = fadd i32 %mul21_44_6, i32 %mul21_44_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2654 'fadd' 'tmp310' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2655 [2/3] (7.29ns)   --->   "%tmp312 = fadd i32 %mul21_44_1_1, i32 %mul21_44_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2655 'fadd' 'tmp312' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2656 [2/3] (7.29ns)   --->   "%tmp313 = fadd i32 %tmp314, i32 %mul21_44_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2656 'fadd' 'tmp313' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2657 [3/3] (7.29ns)   --->   "%tmp316 = fadd i32 %temp_sum_3392, i32 %mul21_45_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2657 'fadd' 'tmp316' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2658 [3/3] (7.29ns)   --->   "%tmp317 = fadd i32 %mul21_45_6, i32 %mul21_45_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2658 'fadd' 'tmp317' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2659 [3/3] (7.29ns)   --->   "%tmp319 = fadd i32 %mul21_45_1_1, i32 %mul21_45_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2659 'fadd' 'tmp319' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2660 [3/3] (7.29ns)   --->   "%tmp320 = fadd i32 %tmp321, i32 %mul21_45_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2660 'fadd' 'tmp320' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2661 [1/2] (5.91ns)   --->   "%mul21_46_1 = fmul i32 %weights_load_14217_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2661 'fmul' 'mul21_46_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2662 [1/2] (5.91ns)   --->   "%mul21_46_1_1 = fmul i32 %weights_load_14218_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2662 'fmul' 'mul21_46_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2663 [1/2] (5.91ns)   --->   "%mul21_46_1_2 = fmul i32 %weights_load_14219_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2663 'fmul' 'mul21_46_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2664 [1/2] (5.91ns)   --->   "%mul21_46_2 = fmul i32 %weights_load_14220_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2664 'fmul' 'mul21_46_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2665 [1/3] (7.29ns)   --->   "%tmp328 = fadd i32 %mul21_46_2_1, i32 %mul21_46_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2665 'fadd' 'tmp328' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2666 [1/2] (5.91ns)   --->   "%temp_sum_3396 = fmul i32 %weights_load_14223_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2666 'fmul' 'temp_sum_3396' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2667 [1/2] (5.91ns)   --->   "%mul21_47_s = fmul i32 %weights_load_14224_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2667 'fmul' 'mul21_47_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2668 [1/2] (5.91ns)   --->   "%mul21_47_6 = fmul i32 %weights_load_14225_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2668 'fmul' 'mul21_47_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2669 [2/2] (5.91ns)   --->   "%mul21_47_1 = fmul i32 %weights_load_14226_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2669 'fmul' 'mul21_47_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2670 [2/2] (5.91ns)   --->   "%mul21_47_1_1 = fmul i32 %weights_load_14227_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2670 'fmul' 'mul21_47_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2671 [2/2] (5.91ns)   --->   "%mul21_47_1_2 = fmul i32 %weights_load_14228_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2671 'fmul' 'mul21_47_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2672 [2/2] (5.91ns)   --->   "%mul21_47_2 = fmul i32 %weights_load_14229_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2672 'fmul' 'mul21_47_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2673 [2/3] (7.29ns)   --->   "%tmp335 = fadd i32 %mul21_47_2_1, i32 %mul21_47_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2673 'fadd' 'tmp335' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2674 [2/2] (5.91ns)   --->   "%temp_sum_3398 = fmul i32 %weights_load_14232_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2674 'fmul' 'temp_sum_3398' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2675 [2/2] (5.91ns)   --->   "%mul21_48_s = fmul i32 %weights_load_14233_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2675 'fmul' 'mul21_48_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2676 [2/2] (5.91ns)   --->   "%mul21_48_6 = fmul i32 %weights_load_14234_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2676 'fmul' 'mul21_48_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2677 [3/3] (7.29ns)   --->   "%tmp342 = fadd i32 %mul21_48_2_1, i32 %mul21_48_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2677 'fadd' 'tmp342' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2678 [1/2] (5.91ns)   --->   "%mul21_49_2_1 = fmul i32 %weights_load_14248_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2678 'fmul' 'mul21_49_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2679 [1/2] (5.91ns)   --->   "%mul21_49_2_2 = fmul i32 %weights_load_14249_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2679 'fmul' 'mul21_49_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2680 [2/2] (5.91ns)   --->   "%mul21_50_2_1 = fmul i32 %weights_load_14257_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2680 'fmul' 'mul21_50_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2681 [2/2] (5.91ns)   --->   "%mul21_50_2_2 = fmul i32 %weights_load_14258_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2681 'fmul' 'mul21_50_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 7.29>
ST_52 : Operation 2682 [1/1] (0.00ns)   --->   "%bitcast_ln174_1950 = bitcast i32 %temp_sum_3373" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 2682 'bitcast' 'bitcast_ln174_1950' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_52 : Operation 2683 [1/1] (2.10ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_15, i32 %bitcast_ln174_1950" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 2683 'write' 'write_ln174' <Predicate = (!icmp_ln275)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_52 : Operation 2684 [1/3] (7.29ns)   --->   "%temp_sum_3377 = fadd i32 %tmp262, i32 %tmp259" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2684 'fadd' 'temp_sum_3377' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2685 [2/3] (7.29ns)   --->   "%temp_sum_3379 = fadd i32 %tmp269, i32 %tmp266" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2685 'fadd' 'temp_sum_3379' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2686 [3/3] (7.29ns)   --->   "%temp_sum_3381 = fadd i32 %tmp276, i32 %tmp273" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2686 'fadd' 'temp_sum_3381' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2687 [1/3] (7.29ns)   --->   "%tmp287 = fadd i32 %tmp289, i32 %tmp288" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2687 'fadd' 'tmp287' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2688 [1/3] (7.29ns)   --->   "%tmp290 = fadd i32 %tmp292, i32 %tmp291" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2688 'fadd' 'tmp290' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2689 [2/3] (7.29ns)   --->   "%tmp294 = fadd i32 %tmp296, i32 %tmp295" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2689 'fadd' 'tmp294' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2690 [2/3] (7.29ns)   --->   "%tmp297 = fadd i32 %tmp299, i32 %tmp298" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2690 'fadd' 'tmp297' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2691 [3/3] (7.29ns)   --->   "%tmp301 = fadd i32 %tmp303, i32 %tmp302" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2691 'fadd' 'tmp301' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2692 [3/3] (7.29ns)   --->   "%tmp304 = fadd i32 %tmp306, i32 %tmp305" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2692 'fadd' 'tmp304' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2693 [1/3] (7.29ns)   --->   "%tmp309 = fadd i32 %temp_sum_3390, i32 %mul21_44_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2693 'fadd' 'tmp309' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2694 [1/3] (7.29ns)   --->   "%tmp310 = fadd i32 %mul21_44_6, i32 %mul21_44_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2694 'fadd' 'tmp310' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2695 [1/3] (7.29ns)   --->   "%tmp312 = fadd i32 %mul21_44_1_1, i32 %mul21_44_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2695 'fadd' 'tmp312' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2696 [1/3] (7.29ns)   --->   "%tmp313 = fadd i32 %tmp314, i32 %mul21_44_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2696 'fadd' 'tmp313' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2697 [2/3] (7.29ns)   --->   "%tmp316 = fadd i32 %temp_sum_3392, i32 %mul21_45_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2697 'fadd' 'tmp316' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2698 [2/3] (7.29ns)   --->   "%tmp317 = fadd i32 %mul21_45_6, i32 %mul21_45_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2698 'fadd' 'tmp317' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2699 [2/3] (7.29ns)   --->   "%tmp319 = fadd i32 %mul21_45_1_1, i32 %mul21_45_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2699 'fadd' 'tmp319' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2700 [2/3] (7.29ns)   --->   "%tmp320 = fadd i32 %tmp321, i32 %mul21_45_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2700 'fadd' 'tmp320' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2701 [3/3] (7.29ns)   --->   "%tmp323 = fadd i32 %temp_sum_3394, i32 %mul21_46_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2701 'fadd' 'tmp323' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2702 [3/3] (7.29ns)   --->   "%tmp324 = fadd i32 %mul21_46_6, i32 %mul21_46_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2702 'fadd' 'tmp324' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2703 [3/3] (7.29ns)   --->   "%tmp326 = fadd i32 %mul21_46_1_1, i32 %mul21_46_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2703 'fadd' 'tmp326' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2704 [3/3] (7.29ns)   --->   "%tmp327 = fadd i32 %tmp328, i32 %mul21_46_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2704 'fadd' 'tmp327' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2705 [1/2] (5.91ns)   --->   "%mul21_47_1 = fmul i32 %weights_load_14226_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2705 'fmul' 'mul21_47_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2706 [1/2] (5.91ns)   --->   "%mul21_47_1_1 = fmul i32 %weights_load_14227_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2706 'fmul' 'mul21_47_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2707 [1/2] (5.91ns)   --->   "%mul21_47_1_2 = fmul i32 %weights_load_14228_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2707 'fmul' 'mul21_47_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2708 [1/2] (5.91ns)   --->   "%mul21_47_2 = fmul i32 %weights_load_14229_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2708 'fmul' 'mul21_47_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2709 [1/3] (7.29ns)   --->   "%tmp335 = fadd i32 %mul21_47_2_1, i32 %mul21_47_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2709 'fadd' 'tmp335' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2710 [1/2] (5.91ns)   --->   "%temp_sum_3398 = fmul i32 %weights_load_14232_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2710 'fmul' 'temp_sum_3398' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2711 [1/2] (5.91ns)   --->   "%mul21_48_s = fmul i32 %weights_load_14233_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2711 'fmul' 'mul21_48_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2712 [1/2] (5.91ns)   --->   "%mul21_48_6 = fmul i32 %weights_load_14234_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2712 'fmul' 'mul21_48_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2713 [2/2] (5.91ns)   --->   "%mul21_48_1 = fmul i32 %weights_load_14235_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2713 'fmul' 'mul21_48_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2714 [2/2] (5.91ns)   --->   "%mul21_48_1_1 = fmul i32 %weights_load_14236_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2714 'fmul' 'mul21_48_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2715 [2/2] (5.91ns)   --->   "%mul21_48_1_2 = fmul i32 %weights_load_14237_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2715 'fmul' 'mul21_48_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2716 [2/2] (5.91ns)   --->   "%mul21_48_2 = fmul i32 %weights_load_14238_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2716 'fmul' 'mul21_48_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2717 [2/3] (7.29ns)   --->   "%tmp342 = fadd i32 %mul21_48_2_1, i32 %mul21_48_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2717 'fadd' 'tmp342' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2718 [2/2] (5.91ns)   --->   "%temp_sum_3400 = fmul i32 %weights_load_14241_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2718 'fmul' 'temp_sum_3400' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2719 [2/2] (5.91ns)   --->   "%mul21_49_s = fmul i32 %weights_load_14242_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2719 'fmul' 'mul21_49_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2720 [2/2] (5.91ns)   --->   "%mul21_49_6 = fmul i32 %weights_load_14243_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2720 'fmul' 'mul21_49_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2721 [3/3] (7.29ns)   --->   "%tmp349 = fadd i32 %mul21_49_2_1, i32 %mul21_49_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2721 'fadd' 'tmp349' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2722 [1/2] (5.91ns)   --->   "%mul21_50_2_1 = fmul i32 %weights_load_14257_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2722 'fmul' 'mul21_50_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2723 [1/2] (5.91ns)   --->   "%mul21_50_2_2 = fmul i32 %weights_load_14258_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2723 'fmul' 'mul21_50_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2724 [2/2] (5.91ns)   --->   "%mul21_51_2_1 = fmul i32 %weights_load_14266_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2724 'fmul' 'mul21_51_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2725 [2/2] (5.91ns)   --->   "%mul21_51_2_2 = fmul i32 %weights_load_14267_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2725 'fmul' 'mul21_51_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 7.29>
ST_53 : Operation 2726 [1/1] (0.00ns)   --->   "%bitcast_ln174_1951 = bitcast i32 %temp_sum_3375" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 2726 'bitcast' 'bitcast_ln174_1951' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_53 : Operation 2727 [1/1] (2.10ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_15, i32 %bitcast_ln174_1951" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 2727 'write' 'write_ln174' <Predicate = (!icmp_ln275)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_53 : Operation 2728 [1/3] (7.29ns)   --->   "%temp_sum_3379 = fadd i32 %tmp269, i32 %tmp266" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2728 'fadd' 'temp_sum_3379' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2729 [2/3] (7.29ns)   --->   "%temp_sum_3381 = fadd i32 %tmp276, i32 %tmp273" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2729 'fadd' 'temp_sum_3381' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2730 [3/3] (7.29ns)   --->   "%temp_sum_3383 = fadd i32 %tmp283, i32 %tmp280" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2730 'fadd' 'temp_sum_3383' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2731 [1/3] (7.29ns)   --->   "%tmp294 = fadd i32 %tmp296, i32 %tmp295" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2731 'fadd' 'tmp294' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2732 [1/3] (7.29ns)   --->   "%tmp297 = fadd i32 %tmp299, i32 %tmp298" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2732 'fadd' 'tmp297' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2733 [2/3] (7.29ns)   --->   "%tmp301 = fadd i32 %tmp303, i32 %tmp302" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2733 'fadd' 'tmp301' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2734 [2/3] (7.29ns)   --->   "%tmp304 = fadd i32 %tmp306, i32 %tmp305" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2734 'fadd' 'tmp304' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2735 [3/3] (7.29ns)   --->   "%tmp308 = fadd i32 %tmp310, i32 %tmp309" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2735 'fadd' 'tmp308' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2736 [3/3] (7.29ns)   --->   "%tmp311 = fadd i32 %tmp313, i32 %tmp312" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2736 'fadd' 'tmp311' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2737 [1/3] (7.29ns)   --->   "%tmp316 = fadd i32 %temp_sum_3392, i32 %mul21_45_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2737 'fadd' 'tmp316' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2738 [1/3] (7.29ns)   --->   "%tmp317 = fadd i32 %mul21_45_6, i32 %mul21_45_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2738 'fadd' 'tmp317' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2739 [1/3] (7.29ns)   --->   "%tmp319 = fadd i32 %mul21_45_1_1, i32 %mul21_45_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2739 'fadd' 'tmp319' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2740 [1/3] (7.29ns)   --->   "%tmp320 = fadd i32 %tmp321, i32 %mul21_45_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2740 'fadd' 'tmp320' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2741 [2/3] (7.29ns)   --->   "%tmp323 = fadd i32 %temp_sum_3394, i32 %mul21_46_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2741 'fadd' 'tmp323' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2742 [2/3] (7.29ns)   --->   "%tmp324 = fadd i32 %mul21_46_6, i32 %mul21_46_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2742 'fadd' 'tmp324' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2743 [2/3] (7.29ns)   --->   "%tmp326 = fadd i32 %mul21_46_1_1, i32 %mul21_46_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2743 'fadd' 'tmp326' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2744 [2/3] (7.29ns)   --->   "%tmp327 = fadd i32 %tmp328, i32 %mul21_46_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2744 'fadd' 'tmp327' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2745 [3/3] (7.29ns)   --->   "%tmp330 = fadd i32 %temp_sum_3396, i32 %mul21_47_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2745 'fadd' 'tmp330' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2746 [3/3] (7.29ns)   --->   "%tmp331 = fadd i32 %mul21_47_6, i32 %mul21_47_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2746 'fadd' 'tmp331' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2747 [3/3] (7.29ns)   --->   "%tmp333 = fadd i32 %mul21_47_1_1, i32 %mul21_47_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2747 'fadd' 'tmp333' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2748 [3/3] (7.29ns)   --->   "%tmp334 = fadd i32 %tmp335, i32 %mul21_47_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2748 'fadd' 'tmp334' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2749 [1/2] (5.91ns)   --->   "%mul21_48_1 = fmul i32 %weights_load_14235_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2749 'fmul' 'mul21_48_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2750 [1/2] (5.91ns)   --->   "%mul21_48_1_1 = fmul i32 %weights_load_14236_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2750 'fmul' 'mul21_48_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2751 [1/2] (5.91ns)   --->   "%mul21_48_1_2 = fmul i32 %weights_load_14237_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2751 'fmul' 'mul21_48_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2752 [1/2] (5.91ns)   --->   "%mul21_48_2 = fmul i32 %weights_load_14238_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2752 'fmul' 'mul21_48_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2753 [1/3] (7.29ns)   --->   "%tmp342 = fadd i32 %mul21_48_2_1, i32 %mul21_48_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2753 'fadd' 'tmp342' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2754 [1/2] (5.91ns)   --->   "%temp_sum_3400 = fmul i32 %weights_load_14241_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2754 'fmul' 'temp_sum_3400' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2755 [1/2] (5.91ns)   --->   "%mul21_49_s = fmul i32 %weights_load_14242_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2755 'fmul' 'mul21_49_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2756 [1/2] (5.91ns)   --->   "%mul21_49_6 = fmul i32 %weights_load_14243_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2756 'fmul' 'mul21_49_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2757 [2/2] (5.91ns)   --->   "%mul21_49_1 = fmul i32 %weights_load_14244_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2757 'fmul' 'mul21_49_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2758 [2/2] (5.91ns)   --->   "%mul21_49_1_1 = fmul i32 %weights_load_14245_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2758 'fmul' 'mul21_49_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2759 [2/2] (5.91ns)   --->   "%mul21_49_1_2 = fmul i32 %weights_load_14246_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2759 'fmul' 'mul21_49_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2760 [2/2] (5.91ns)   --->   "%mul21_49_2 = fmul i32 %weights_load_14247_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2760 'fmul' 'mul21_49_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2761 [2/3] (7.29ns)   --->   "%tmp349 = fadd i32 %mul21_49_2_1, i32 %mul21_49_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2761 'fadd' 'tmp349' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2762 [2/2] (5.91ns)   --->   "%temp_sum_3402 = fmul i32 %weights_load_14250_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2762 'fmul' 'temp_sum_3402' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2763 [2/2] (5.91ns)   --->   "%mul21_50_s = fmul i32 %weights_load_14251_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2763 'fmul' 'mul21_50_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2764 [2/2] (5.91ns)   --->   "%mul21_50_6 = fmul i32 %weights_load_14252_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2764 'fmul' 'mul21_50_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2765 [3/3] (7.29ns)   --->   "%tmp356 = fadd i32 %mul21_50_2_1, i32 %mul21_50_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2765 'fadd' 'tmp356' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2766 [1/2] (5.91ns)   --->   "%mul21_51_2_1 = fmul i32 %weights_load_14266_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2766 'fmul' 'mul21_51_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2767 [1/2] (5.91ns)   --->   "%mul21_51_2_2 = fmul i32 %weights_load_14267_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2767 'fmul' 'mul21_51_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2768 [2/2] (5.91ns)   --->   "%mul21_52_2_1 = fmul i32 %weights_load_14275_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2768 'fmul' 'mul21_52_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2769 [2/2] (5.91ns)   --->   "%mul21_52_2_2 = fmul i32 %weights_load_14276_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2769 'fmul' 'mul21_52_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 7.29>
ST_54 : Operation 2770 [1/1] (0.00ns)   --->   "%bitcast_ln174_1952 = bitcast i32 %temp_sum_3377" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 2770 'bitcast' 'bitcast_ln174_1952' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_54 : Operation 2771 [1/1] (2.10ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_15, i32 %bitcast_ln174_1952" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 2771 'write' 'write_ln174' <Predicate = (!icmp_ln275)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_54 : Operation 2772 [1/3] (7.29ns)   --->   "%temp_sum_3381 = fadd i32 %tmp276, i32 %tmp273" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2772 'fadd' 'temp_sum_3381' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2773 [2/3] (7.29ns)   --->   "%temp_sum_3383 = fadd i32 %tmp283, i32 %tmp280" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2773 'fadd' 'temp_sum_3383' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2774 [3/3] (7.29ns)   --->   "%temp_sum_3385 = fadd i32 %tmp290, i32 %tmp287" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2774 'fadd' 'temp_sum_3385' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2775 [1/3] (7.29ns)   --->   "%tmp301 = fadd i32 %tmp303, i32 %tmp302" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2775 'fadd' 'tmp301' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2776 [1/3] (7.29ns)   --->   "%tmp304 = fadd i32 %tmp306, i32 %tmp305" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2776 'fadd' 'tmp304' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2777 [2/3] (7.29ns)   --->   "%tmp308 = fadd i32 %tmp310, i32 %tmp309" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2777 'fadd' 'tmp308' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2778 [2/3] (7.29ns)   --->   "%tmp311 = fadd i32 %tmp313, i32 %tmp312" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2778 'fadd' 'tmp311' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2779 [3/3] (7.29ns)   --->   "%tmp315 = fadd i32 %tmp317, i32 %tmp316" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2779 'fadd' 'tmp315' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2780 [3/3] (7.29ns)   --->   "%tmp318 = fadd i32 %tmp320, i32 %tmp319" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2780 'fadd' 'tmp318' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2781 [1/3] (7.29ns)   --->   "%tmp323 = fadd i32 %temp_sum_3394, i32 %mul21_46_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2781 'fadd' 'tmp323' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2782 [1/3] (7.29ns)   --->   "%tmp324 = fadd i32 %mul21_46_6, i32 %mul21_46_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2782 'fadd' 'tmp324' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2783 [1/3] (7.29ns)   --->   "%tmp326 = fadd i32 %mul21_46_1_1, i32 %mul21_46_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2783 'fadd' 'tmp326' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2784 [1/3] (7.29ns)   --->   "%tmp327 = fadd i32 %tmp328, i32 %mul21_46_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2784 'fadd' 'tmp327' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2785 [2/3] (7.29ns)   --->   "%tmp330 = fadd i32 %temp_sum_3396, i32 %mul21_47_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2785 'fadd' 'tmp330' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2786 [2/3] (7.29ns)   --->   "%tmp331 = fadd i32 %mul21_47_6, i32 %mul21_47_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2786 'fadd' 'tmp331' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2787 [2/3] (7.29ns)   --->   "%tmp333 = fadd i32 %mul21_47_1_1, i32 %mul21_47_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2787 'fadd' 'tmp333' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2788 [2/3] (7.29ns)   --->   "%tmp334 = fadd i32 %tmp335, i32 %mul21_47_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2788 'fadd' 'tmp334' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2789 [3/3] (7.29ns)   --->   "%tmp337 = fadd i32 %temp_sum_3398, i32 %mul21_48_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2789 'fadd' 'tmp337' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2790 [3/3] (7.29ns)   --->   "%tmp338 = fadd i32 %mul21_48_6, i32 %mul21_48_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2790 'fadd' 'tmp338' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2791 [3/3] (7.29ns)   --->   "%tmp340 = fadd i32 %mul21_48_1_1, i32 %mul21_48_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2791 'fadd' 'tmp340' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2792 [3/3] (7.29ns)   --->   "%tmp341 = fadd i32 %tmp342, i32 %mul21_48_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2792 'fadd' 'tmp341' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2793 [1/2] (5.91ns)   --->   "%mul21_49_1 = fmul i32 %weights_load_14244_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2793 'fmul' 'mul21_49_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2794 [1/2] (5.91ns)   --->   "%mul21_49_1_1 = fmul i32 %weights_load_14245_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2794 'fmul' 'mul21_49_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2795 [1/2] (5.91ns)   --->   "%mul21_49_1_2 = fmul i32 %weights_load_14246_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2795 'fmul' 'mul21_49_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2796 [1/2] (5.91ns)   --->   "%mul21_49_2 = fmul i32 %weights_load_14247_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2796 'fmul' 'mul21_49_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2797 [1/3] (7.29ns)   --->   "%tmp349 = fadd i32 %mul21_49_2_1, i32 %mul21_49_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2797 'fadd' 'tmp349' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2798 [1/2] (5.91ns)   --->   "%temp_sum_3402 = fmul i32 %weights_load_14250_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2798 'fmul' 'temp_sum_3402' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2799 [1/2] (5.91ns)   --->   "%mul21_50_s = fmul i32 %weights_load_14251_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2799 'fmul' 'mul21_50_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2800 [1/2] (5.91ns)   --->   "%mul21_50_6 = fmul i32 %weights_load_14252_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2800 'fmul' 'mul21_50_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2801 [2/2] (5.91ns)   --->   "%mul21_50_1 = fmul i32 %weights_load_14253_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2801 'fmul' 'mul21_50_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2802 [2/2] (5.91ns)   --->   "%mul21_50_1_1 = fmul i32 %weights_load_14254_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2802 'fmul' 'mul21_50_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2803 [2/2] (5.91ns)   --->   "%mul21_50_1_2 = fmul i32 %weights_load_14255_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2803 'fmul' 'mul21_50_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2804 [2/2] (5.91ns)   --->   "%mul21_50_2 = fmul i32 %weights_load_14256_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2804 'fmul' 'mul21_50_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2805 [2/3] (7.29ns)   --->   "%tmp356 = fadd i32 %mul21_50_2_1, i32 %mul21_50_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2805 'fadd' 'tmp356' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2806 [2/2] (5.91ns)   --->   "%temp_sum_3404 = fmul i32 %weights_load_14259_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2806 'fmul' 'temp_sum_3404' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2807 [2/2] (5.91ns)   --->   "%mul21_51_s = fmul i32 %weights_load_14260_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2807 'fmul' 'mul21_51_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2808 [2/2] (5.91ns)   --->   "%mul21_51_6 = fmul i32 %weights_load_14261_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2808 'fmul' 'mul21_51_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2809 [3/3] (7.29ns)   --->   "%tmp363 = fadd i32 %mul21_51_2_1, i32 %mul21_51_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2809 'fadd' 'tmp363' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2810 [1/2] (5.91ns)   --->   "%mul21_52_2_1 = fmul i32 %weights_load_14275_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2810 'fmul' 'mul21_52_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2811 [1/2] (5.91ns)   --->   "%mul21_52_2_2 = fmul i32 %weights_load_14276_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2811 'fmul' 'mul21_52_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2812 [2/2] (5.91ns)   --->   "%mul21_53_2_1 = fmul i32 %weights_load_14284_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2812 'fmul' 'mul21_53_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2813 [2/2] (5.91ns)   --->   "%mul21_53_2_2 = fmul i32 %weights_load_14285_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2813 'fmul' 'mul21_53_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 7.29>
ST_55 : Operation 2814 [1/1] (0.00ns)   --->   "%bitcast_ln174_1953 = bitcast i32 %temp_sum_3379" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 2814 'bitcast' 'bitcast_ln174_1953' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_55 : Operation 2815 [1/1] (2.10ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_15, i32 %bitcast_ln174_1953" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 2815 'write' 'write_ln174' <Predicate = (!icmp_ln275)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_55 : Operation 2816 [1/3] (7.29ns)   --->   "%temp_sum_3383 = fadd i32 %tmp283, i32 %tmp280" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2816 'fadd' 'temp_sum_3383' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2817 [2/3] (7.29ns)   --->   "%temp_sum_3385 = fadd i32 %tmp290, i32 %tmp287" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2817 'fadd' 'temp_sum_3385' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2818 [3/3] (7.29ns)   --->   "%temp_sum_3387 = fadd i32 %tmp297, i32 %tmp294" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2818 'fadd' 'temp_sum_3387' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2819 [1/3] (7.29ns)   --->   "%tmp308 = fadd i32 %tmp310, i32 %tmp309" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2819 'fadd' 'tmp308' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2820 [1/3] (7.29ns)   --->   "%tmp311 = fadd i32 %tmp313, i32 %tmp312" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2820 'fadd' 'tmp311' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2821 [2/3] (7.29ns)   --->   "%tmp315 = fadd i32 %tmp317, i32 %tmp316" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2821 'fadd' 'tmp315' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2822 [2/3] (7.29ns)   --->   "%tmp318 = fadd i32 %tmp320, i32 %tmp319" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2822 'fadd' 'tmp318' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2823 [3/3] (7.29ns)   --->   "%tmp322 = fadd i32 %tmp324, i32 %tmp323" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2823 'fadd' 'tmp322' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2824 [3/3] (7.29ns)   --->   "%tmp325 = fadd i32 %tmp327, i32 %tmp326" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2824 'fadd' 'tmp325' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2825 [1/3] (7.29ns)   --->   "%tmp330 = fadd i32 %temp_sum_3396, i32 %mul21_47_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2825 'fadd' 'tmp330' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2826 [1/3] (7.29ns)   --->   "%tmp331 = fadd i32 %mul21_47_6, i32 %mul21_47_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2826 'fadd' 'tmp331' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2827 [1/3] (7.29ns)   --->   "%tmp333 = fadd i32 %mul21_47_1_1, i32 %mul21_47_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2827 'fadd' 'tmp333' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2828 [1/3] (7.29ns)   --->   "%tmp334 = fadd i32 %tmp335, i32 %mul21_47_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2828 'fadd' 'tmp334' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2829 [2/3] (7.29ns)   --->   "%tmp337 = fadd i32 %temp_sum_3398, i32 %mul21_48_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2829 'fadd' 'tmp337' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2830 [2/3] (7.29ns)   --->   "%tmp338 = fadd i32 %mul21_48_6, i32 %mul21_48_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2830 'fadd' 'tmp338' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2831 [2/3] (7.29ns)   --->   "%tmp340 = fadd i32 %mul21_48_1_1, i32 %mul21_48_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2831 'fadd' 'tmp340' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2832 [2/3] (7.29ns)   --->   "%tmp341 = fadd i32 %tmp342, i32 %mul21_48_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2832 'fadd' 'tmp341' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2833 [3/3] (7.29ns)   --->   "%tmp344 = fadd i32 %temp_sum_3400, i32 %mul21_49_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2833 'fadd' 'tmp344' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2834 [3/3] (7.29ns)   --->   "%tmp345 = fadd i32 %mul21_49_6, i32 %mul21_49_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2834 'fadd' 'tmp345' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2835 [3/3] (7.29ns)   --->   "%tmp347 = fadd i32 %mul21_49_1_1, i32 %mul21_49_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2835 'fadd' 'tmp347' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2836 [3/3] (7.29ns)   --->   "%tmp348 = fadd i32 %tmp349, i32 %mul21_49_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2836 'fadd' 'tmp348' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2837 [1/2] (5.91ns)   --->   "%mul21_50_1 = fmul i32 %weights_load_14253_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2837 'fmul' 'mul21_50_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2838 [1/2] (5.91ns)   --->   "%mul21_50_1_1 = fmul i32 %weights_load_14254_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2838 'fmul' 'mul21_50_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2839 [1/2] (5.91ns)   --->   "%mul21_50_1_2 = fmul i32 %weights_load_14255_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2839 'fmul' 'mul21_50_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2840 [1/2] (5.91ns)   --->   "%mul21_50_2 = fmul i32 %weights_load_14256_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2840 'fmul' 'mul21_50_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2841 [1/3] (7.29ns)   --->   "%tmp356 = fadd i32 %mul21_50_2_1, i32 %mul21_50_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2841 'fadd' 'tmp356' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2842 [1/2] (5.91ns)   --->   "%temp_sum_3404 = fmul i32 %weights_load_14259_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2842 'fmul' 'temp_sum_3404' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2843 [1/2] (5.91ns)   --->   "%mul21_51_s = fmul i32 %weights_load_14260_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2843 'fmul' 'mul21_51_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2844 [1/2] (5.91ns)   --->   "%mul21_51_6 = fmul i32 %weights_load_14261_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2844 'fmul' 'mul21_51_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2845 [2/2] (5.91ns)   --->   "%mul21_51_1 = fmul i32 %weights_load_14262_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2845 'fmul' 'mul21_51_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2846 [2/2] (5.91ns)   --->   "%mul21_51_1_1 = fmul i32 %weights_load_14263_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2846 'fmul' 'mul21_51_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2847 [2/2] (5.91ns)   --->   "%mul21_51_1_2 = fmul i32 %weights_load_14264_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2847 'fmul' 'mul21_51_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2848 [2/2] (5.91ns)   --->   "%mul21_51_2 = fmul i32 %weights_load_14265_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2848 'fmul' 'mul21_51_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2849 [2/3] (7.29ns)   --->   "%tmp363 = fadd i32 %mul21_51_2_1, i32 %mul21_51_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2849 'fadd' 'tmp363' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2850 [2/2] (5.91ns)   --->   "%temp_sum_3406 = fmul i32 %weights_load_14268_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2850 'fmul' 'temp_sum_3406' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2851 [2/2] (5.91ns)   --->   "%mul21_52_s = fmul i32 %weights_load_14269_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2851 'fmul' 'mul21_52_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2852 [2/2] (5.91ns)   --->   "%mul21_52_6 = fmul i32 %weights_load_14270_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2852 'fmul' 'mul21_52_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2853 [3/3] (7.29ns)   --->   "%tmp370 = fadd i32 %mul21_52_2_1, i32 %mul21_52_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2853 'fadd' 'tmp370' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2854 [1/2] (5.91ns)   --->   "%mul21_53_2_1 = fmul i32 %weights_load_14284_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2854 'fmul' 'mul21_53_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2855 [1/2] (5.91ns)   --->   "%mul21_53_2_2 = fmul i32 %weights_load_14285_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2855 'fmul' 'mul21_53_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2856 [2/2] (5.91ns)   --->   "%mul21_54_2_1 = fmul i32 %weights_load_14293_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2856 'fmul' 'mul21_54_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2857 [2/2] (5.91ns)   --->   "%mul21_54_2_2 = fmul i32 %weights_load_14294_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2857 'fmul' 'mul21_54_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 7.29>
ST_56 : Operation 2858 [1/1] (0.00ns)   --->   "%bitcast_ln174_1954 = bitcast i32 %temp_sum_3381" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 2858 'bitcast' 'bitcast_ln174_1954' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_56 : Operation 2859 [1/1] (2.10ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_15, i32 %bitcast_ln174_1954" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 2859 'write' 'write_ln174' <Predicate = (!icmp_ln275)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_56 : Operation 2860 [1/3] (7.29ns)   --->   "%temp_sum_3385 = fadd i32 %tmp290, i32 %tmp287" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2860 'fadd' 'temp_sum_3385' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2861 [2/3] (7.29ns)   --->   "%temp_sum_3387 = fadd i32 %tmp297, i32 %tmp294" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2861 'fadd' 'temp_sum_3387' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2862 [3/3] (7.29ns)   --->   "%temp_sum_3389 = fadd i32 %tmp304, i32 %tmp301" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2862 'fadd' 'temp_sum_3389' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2863 [1/3] (7.29ns)   --->   "%tmp315 = fadd i32 %tmp317, i32 %tmp316" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2863 'fadd' 'tmp315' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2864 [1/3] (7.29ns)   --->   "%tmp318 = fadd i32 %tmp320, i32 %tmp319" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2864 'fadd' 'tmp318' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2865 [2/3] (7.29ns)   --->   "%tmp322 = fadd i32 %tmp324, i32 %tmp323" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2865 'fadd' 'tmp322' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2866 [2/3] (7.29ns)   --->   "%tmp325 = fadd i32 %tmp327, i32 %tmp326" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2866 'fadd' 'tmp325' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2867 [3/3] (7.29ns)   --->   "%tmp329 = fadd i32 %tmp331, i32 %tmp330" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2867 'fadd' 'tmp329' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2868 [3/3] (7.29ns)   --->   "%tmp332 = fadd i32 %tmp334, i32 %tmp333" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2868 'fadd' 'tmp332' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2869 [1/3] (7.29ns)   --->   "%tmp337 = fadd i32 %temp_sum_3398, i32 %mul21_48_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2869 'fadd' 'tmp337' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2870 [1/3] (7.29ns)   --->   "%tmp338 = fadd i32 %mul21_48_6, i32 %mul21_48_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2870 'fadd' 'tmp338' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2871 [1/3] (7.29ns)   --->   "%tmp340 = fadd i32 %mul21_48_1_1, i32 %mul21_48_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2871 'fadd' 'tmp340' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2872 [1/3] (7.29ns)   --->   "%tmp341 = fadd i32 %tmp342, i32 %mul21_48_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2872 'fadd' 'tmp341' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2873 [2/3] (7.29ns)   --->   "%tmp344 = fadd i32 %temp_sum_3400, i32 %mul21_49_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2873 'fadd' 'tmp344' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2874 [2/3] (7.29ns)   --->   "%tmp345 = fadd i32 %mul21_49_6, i32 %mul21_49_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2874 'fadd' 'tmp345' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2875 [2/3] (7.29ns)   --->   "%tmp347 = fadd i32 %mul21_49_1_1, i32 %mul21_49_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2875 'fadd' 'tmp347' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2876 [2/3] (7.29ns)   --->   "%tmp348 = fadd i32 %tmp349, i32 %mul21_49_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2876 'fadd' 'tmp348' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2877 [3/3] (7.29ns)   --->   "%tmp351 = fadd i32 %temp_sum_3402, i32 %mul21_50_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2877 'fadd' 'tmp351' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2878 [3/3] (7.29ns)   --->   "%tmp352 = fadd i32 %mul21_50_6, i32 %mul21_50_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2878 'fadd' 'tmp352' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2879 [3/3] (7.29ns)   --->   "%tmp354 = fadd i32 %mul21_50_1_1, i32 %mul21_50_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2879 'fadd' 'tmp354' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2880 [3/3] (7.29ns)   --->   "%tmp355 = fadd i32 %tmp356, i32 %mul21_50_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2880 'fadd' 'tmp355' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2881 [1/2] (5.91ns)   --->   "%mul21_51_1 = fmul i32 %weights_load_14262_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2881 'fmul' 'mul21_51_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2882 [1/2] (5.91ns)   --->   "%mul21_51_1_1 = fmul i32 %weights_load_14263_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2882 'fmul' 'mul21_51_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2883 [1/2] (5.91ns)   --->   "%mul21_51_1_2 = fmul i32 %weights_load_14264_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2883 'fmul' 'mul21_51_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2884 [1/2] (5.91ns)   --->   "%mul21_51_2 = fmul i32 %weights_load_14265_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2884 'fmul' 'mul21_51_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2885 [1/3] (7.29ns)   --->   "%tmp363 = fadd i32 %mul21_51_2_1, i32 %mul21_51_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2885 'fadd' 'tmp363' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2886 [1/2] (5.91ns)   --->   "%temp_sum_3406 = fmul i32 %weights_load_14268_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2886 'fmul' 'temp_sum_3406' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2887 [1/2] (5.91ns)   --->   "%mul21_52_s = fmul i32 %weights_load_14269_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2887 'fmul' 'mul21_52_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2888 [1/2] (5.91ns)   --->   "%mul21_52_6 = fmul i32 %weights_load_14270_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2888 'fmul' 'mul21_52_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2889 [2/2] (5.91ns)   --->   "%mul21_52_1 = fmul i32 %weights_load_14271_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2889 'fmul' 'mul21_52_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2890 [2/2] (5.91ns)   --->   "%mul21_52_1_1 = fmul i32 %weights_load_14272_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2890 'fmul' 'mul21_52_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2891 [2/2] (5.91ns)   --->   "%mul21_52_1_2 = fmul i32 %weights_load_14273_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2891 'fmul' 'mul21_52_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2892 [2/2] (5.91ns)   --->   "%mul21_52_2 = fmul i32 %weights_load_14274_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2892 'fmul' 'mul21_52_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2893 [2/3] (7.29ns)   --->   "%tmp370 = fadd i32 %mul21_52_2_1, i32 %mul21_52_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2893 'fadd' 'tmp370' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2894 [2/2] (5.91ns)   --->   "%temp_sum_3408 = fmul i32 %weights_load_14277_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2894 'fmul' 'temp_sum_3408' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2895 [2/2] (5.91ns)   --->   "%mul21_53_s = fmul i32 %weights_load_14278_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2895 'fmul' 'mul21_53_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2896 [2/2] (5.91ns)   --->   "%mul21_53_6 = fmul i32 %weights_load_14279_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2896 'fmul' 'mul21_53_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2897 [3/3] (7.29ns)   --->   "%tmp377 = fadd i32 %mul21_53_2_1, i32 %mul21_53_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2897 'fadd' 'tmp377' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2898 [1/2] (5.91ns)   --->   "%mul21_54_2_1 = fmul i32 %weights_load_14293_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2898 'fmul' 'mul21_54_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2899 [1/2] (5.91ns)   --->   "%mul21_54_2_2 = fmul i32 %weights_load_14294_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2899 'fmul' 'mul21_54_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2900 [2/2] (5.91ns)   --->   "%mul21_55_2_1 = fmul i32 %weights_load_14302_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2900 'fmul' 'mul21_55_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2901 [2/2] (5.91ns)   --->   "%mul21_55_2_2 = fmul i32 %weights_load_14303_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2901 'fmul' 'mul21_55_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 7.29>
ST_57 : Operation 2902 [1/1] (0.00ns)   --->   "%bitcast_ln174_1955 = bitcast i32 %temp_sum_3383" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 2902 'bitcast' 'bitcast_ln174_1955' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_57 : Operation 2903 [1/1] (2.10ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_15, i32 %bitcast_ln174_1955" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 2903 'write' 'write_ln174' <Predicate = (!icmp_ln275)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_57 : Operation 2904 [1/3] (7.29ns)   --->   "%temp_sum_3387 = fadd i32 %tmp297, i32 %tmp294" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2904 'fadd' 'temp_sum_3387' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2905 [2/3] (7.29ns)   --->   "%temp_sum_3389 = fadd i32 %tmp304, i32 %tmp301" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2905 'fadd' 'temp_sum_3389' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2906 [3/3] (7.29ns)   --->   "%temp_sum_3391 = fadd i32 %tmp311, i32 %tmp308" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2906 'fadd' 'temp_sum_3391' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2907 [1/3] (7.29ns)   --->   "%tmp322 = fadd i32 %tmp324, i32 %tmp323" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2907 'fadd' 'tmp322' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2908 [1/3] (7.29ns)   --->   "%tmp325 = fadd i32 %tmp327, i32 %tmp326" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2908 'fadd' 'tmp325' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2909 [2/3] (7.29ns)   --->   "%tmp329 = fadd i32 %tmp331, i32 %tmp330" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2909 'fadd' 'tmp329' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2910 [2/3] (7.29ns)   --->   "%tmp332 = fadd i32 %tmp334, i32 %tmp333" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2910 'fadd' 'tmp332' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2911 [3/3] (7.29ns)   --->   "%tmp336 = fadd i32 %tmp338, i32 %tmp337" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2911 'fadd' 'tmp336' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2912 [3/3] (7.29ns)   --->   "%tmp339 = fadd i32 %tmp341, i32 %tmp340" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2912 'fadd' 'tmp339' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2913 [1/3] (7.29ns)   --->   "%tmp344 = fadd i32 %temp_sum_3400, i32 %mul21_49_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2913 'fadd' 'tmp344' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2914 [1/3] (7.29ns)   --->   "%tmp345 = fadd i32 %mul21_49_6, i32 %mul21_49_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2914 'fadd' 'tmp345' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2915 [1/3] (7.29ns)   --->   "%tmp347 = fadd i32 %mul21_49_1_1, i32 %mul21_49_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2915 'fadd' 'tmp347' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2916 [1/3] (7.29ns)   --->   "%tmp348 = fadd i32 %tmp349, i32 %mul21_49_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2916 'fadd' 'tmp348' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2917 [2/3] (7.29ns)   --->   "%tmp351 = fadd i32 %temp_sum_3402, i32 %mul21_50_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2917 'fadd' 'tmp351' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2918 [2/3] (7.29ns)   --->   "%tmp352 = fadd i32 %mul21_50_6, i32 %mul21_50_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2918 'fadd' 'tmp352' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2919 [2/3] (7.29ns)   --->   "%tmp354 = fadd i32 %mul21_50_1_1, i32 %mul21_50_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2919 'fadd' 'tmp354' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2920 [2/3] (7.29ns)   --->   "%tmp355 = fadd i32 %tmp356, i32 %mul21_50_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2920 'fadd' 'tmp355' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2921 [3/3] (7.29ns)   --->   "%tmp358 = fadd i32 %temp_sum_3404, i32 %mul21_51_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2921 'fadd' 'tmp358' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2922 [3/3] (7.29ns)   --->   "%tmp359 = fadd i32 %mul21_51_6, i32 %mul21_51_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2922 'fadd' 'tmp359' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2923 [3/3] (7.29ns)   --->   "%tmp361 = fadd i32 %mul21_51_1_1, i32 %mul21_51_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2923 'fadd' 'tmp361' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2924 [3/3] (7.29ns)   --->   "%tmp362 = fadd i32 %tmp363, i32 %mul21_51_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2924 'fadd' 'tmp362' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2925 [1/2] (5.91ns)   --->   "%mul21_52_1 = fmul i32 %weights_load_14271_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2925 'fmul' 'mul21_52_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2926 [1/2] (5.91ns)   --->   "%mul21_52_1_1 = fmul i32 %weights_load_14272_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2926 'fmul' 'mul21_52_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2927 [1/2] (5.91ns)   --->   "%mul21_52_1_2 = fmul i32 %weights_load_14273_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2927 'fmul' 'mul21_52_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2928 [1/2] (5.91ns)   --->   "%mul21_52_2 = fmul i32 %weights_load_14274_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2928 'fmul' 'mul21_52_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2929 [1/3] (7.29ns)   --->   "%tmp370 = fadd i32 %mul21_52_2_1, i32 %mul21_52_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2929 'fadd' 'tmp370' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2930 [1/2] (5.91ns)   --->   "%temp_sum_3408 = fmul i32 %weights_load_14277_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2930 'fmul' 'temp_sum_3408' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2931 [1/2] (5.91ns)   --->   "%mul21_53_s = fmul i32 %weights_load_14278_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2931 'fmul' 'mul21_53_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2932 [1/2] (5.91ns)   --->   "%mul21_53_6 = fmul i32 %weights_load_14279_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2932 'fmul' 'mul21_53_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2933 [2/2] (5.91ns)   --->   "%mul21_53_1 = fmul i32 %weights_load_14280_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2933 'fmul' 'mul21_53_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2934 [2/2] (5.91ns)   --->   "%mul21_53_1_1 = fmul i32 %weights_load_14281_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2934 'fmul' 'mul21_53_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2935 [2/2] (5.91ns)   --->   "%mul21_53_1_2 = fmul i32 %weights_load_14282_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2935 'fmul' 'mul21_53_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2936 [2/2] (5.91ns)   --->   "%mul21_53_2 = fmul i32 %weights_load_14283_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2936 'fmul' 'mul21_53_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2937 [2/3] (7.29ns)   --->   "%tmp377 = fadd i32 %mul21_53_2_1, i32 %mul21_53_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2937 'fadd' 'tmp377' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2938 [2/2] (5.91ns)   --->   "%temp_sum_3410 = fmul i32 %weights_load_14286_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2938 'fmul' 'temp_sum_3410' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2939 [2/2] (5.91ns)   --->   "%mul21_54_s = fmul i32 %weights_load_14287_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2939 'fmul' 'mul21_54_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2940 [2/2] (5.91ns)   --->   "%mul21_54_6 = fmul i32 %weights_load_14288_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2940 'fmul' 'mul21_54_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2941 [3/3] (7.29ns)   --->   "%tmp384 = fadd i32 %mul21_54_2_1, i32 %mul21_54_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2941 'fadd' 'tmp384' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2942 [1/2] (5.91ns)   --->   "%mul21_55_2_1 = fmul i32 %weights_load_14302_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2942 'fmul' 'mul21_55_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2943 [1/2] (5.91ns)   --->   "%mul21_55_2_2 = fmul i32 %weights_load_14303_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2943 'fmul' 'mul21_55_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2944 [2/2] (5.91ns)   --->   "%mul21_56_2_1 = fmul i32 %weights_load_14311_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2944 'fmul' 'mul21_56_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2945 [2/2] (5.91ns)   --->   "%mul21_56_2_2 = fmul i32 %weights_load_14312_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2945 'fmul' 'mul21_56_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 7.29>
ST_58 : Operation 2946 [1/1] (0.00ns)   --->   "%bitcast_ln174_1956 = bitcast i32 %temp_sum_3385" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 2946 'bitcast' 'bitcast_ln174_1956' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_58 : Operation 2947 [1/1] (2.10ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_15, i32 %bitcast_ln174_1956" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 2947 'write' 'write_ln174' <Predicate = (!icmp_ln275)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_58 : Operation 2948 [1/3] (7.29ns)   --->   "%temp_sum_3389 = fadd i32 %tmp304, i32 %tmp301" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2948 'fadd' 'temp_sum_3389' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2949 [2/3] (7.29ns)   --->   "%temp_sum_3391 = fadd i32 %tmp311, i32 %tmp308" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2949 'fadd' 'temp_sum_3391' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2950 [3/3] (7.29ns)   --->   "%temp_sum_3393 = fadd i32 %tmp318, i32 %tmp315" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2950 'fadd' 'temp_sum_3393' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2951 [1/3] (7.29ns)   --->   "%tmp329 = fadd i32 %tmp331, i32 %tmp330" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2951 'fadd' 'tmp329' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2952 [1/3] (7.29ns)   --->   "%tmp332 = fadd i32 %tmp334, i32 %tmp333" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2952 'fadd' 'tmp332' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2953 [2/3] (7.29ns)   --->   "%tmp336 = fadd i32 %tmp338, i32 %tmp337" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2953 'fadd' 'tmp336' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2954 [2/3] (7.29ns)   --->   "%tmp339 = fadd i32 %tmp341, i32 %tmp340" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2954 'fadd' 'tmp339' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2955 [3/3] (7.29ns)   --->   "%tmp343 = fadd i32 %tmp345, i32 %tmp344" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2955 'fadd' 'tmp343' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2956 [3/3] (7.29ns)   --->   "%tmp346 = fadd i32 %tmp348, i32 %tmp347" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2956 'fadd' 'tmp346' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2957 [1/3] (7.29ns)   --->   "%tmp351 = fadd i32 %temp_sum_3402, i32 %mul21_50_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2957 'fadd' 'tmp351' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2958 [1/3] (7.29ns)   --->   "%tmp352 = fadd i32 %mul21_50_6, i32 %mul21_50_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2958 'fadd' 'tmp352' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2959 [1/3] (7.29ns)   --->   "%tmp354 = fadd i32 %mul21_50_1_1, i32 %mul21_50_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2959 'fadd' 'tmp354' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2960 [1/3] (7.29ns)   --->   "%tmp355 = fadd i32 %tmp356, i32 %mul21_50_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2960 'fadd' 'tmp355' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2961 [2/3] (7.29ns)   --->   "%tmp358 = fadd i32 %temp_sum_3404, i32 %mul21_51_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2961 'fadd' 'tmp358' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2962 [2/3] (7.29ns)   --->   "%tmp359 = fadd i32 %mul21_51_6, i32 %mul21_51_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2962 'fadd' 'tmp359' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2963 [2/3] (7.29ns)   --->   "%tmp361 = fadd i32 %mul21_51_1_1, i32 %mul21_51_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2963 'fadd' 'tmp361' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2964 [2/3] (7.29ns)   --->   "%tmp362 = fadd i32 %tmp363, i32 %mul21_51_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2964 'fadd' 'tmp362' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2965 [3/3] (7.29ns)   --->   "%tmp365 = fadd i32 %temp_sum_3406, i32 %mul21_52_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2965 'fadd' 'tmp365' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2966 [3/3] (7.29ns)   --->   "%tmp366 = fadd i32 %mul21_52_6, i32 %mul21_52_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2966 'fadd' 'tmp366' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2967 [3/3] (7.29ns)   --->   "%tmp368 = fadd i32 %mul21_52_1_1, i32 %mul21_52_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2967 'fadd' 'tmp368' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2968 [3/3] (7.29ns)   --->   "%tmp369 = fadd i32 %tmp370, i32 %mul21_52_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2968 'fadd' 'tmp369' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2969 [1/2] (5.91ns)   --->   "%mul21_53_1 = fmul i32 %weights_load_14280_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2969 'fmul' 'mul21_53_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2970 [1/2] (5.91ns)   --->   "%mul21_53_1_1 = fmul i32 %weights_load_14281_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2970 'fmul' 'mul21_53_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2971 [1/2] (5.91ns)   --->   "%mul21_53_1_2 = fmul i32 %weights_load_14282_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2971 'fmul' 'mul21_53_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2972 [1/2] (5.91ns)   --->   "%mul21_53_2 = fmul i32 %weights_load_14283_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2972 'fmul' 'mul21_53_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2973 [1/3] (7.29ns)   --->   "%tmp377 = fadd i32 %mul21_53_2_1, i32 %mul21_53_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2973 'fadd' 'tmp377' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2974 [1/2] (5.91ns)   --->   "%temp_sum_3410 = fmul i32 %weights_load_14286_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2974 'fmul' 'temp_sum_3410' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2975 [1/2] (5.91ns)   --->   "%mul21_54_s = fmul i32 %weights_load_14287_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2975 'fmul' 'mul21_54_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2976 [1/2] (5.91ns)   --->   "%mul21_54_6 = fmul i32 %weights_load_14288_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2976 'fmul' 'mul21_54_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2977 [2/2] (5.91ns)   --->   "%mul21_54_1 = fmul i32 %weights_load_14289_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2977 'fmul' 'mul21_54_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2978 [2/2] (5.91ns)   --->   "%mul21_54_1_1 = fmul i32 %weights_load_14290_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2978 'fmul' 'mul21_54_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2979 [2/2] (5.91ns)   --->   "%mul21_54_1_2 = fmul i32 %weights_load_14291_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2979 'fmul' 'mul21_54_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2980 [2/2] (5.91ns)   --->   "%mul21_54_2 = fmul i32 %weights_load_14292_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2980 'fmul' 'mul21_54_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2981 [2/3] (7.29ns)   --->   "%tmp384 = fadd i32 %mul21_54_2_1, i32 %mul21_54_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2981 'fadd' 'tmp384' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2982 [2/2] (5.91ns)   --->   "%temp_sum_3412 = fmul i32 %weights_load_14295_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2982 'fmul' 'temp_sum_3412' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2983 [2/2] (5.91ns)   --->   "%mul21_55_s = fmul i32 %weights_load_14296_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2983 'fmul' 'mul21_55_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2984 [2/2] (5.91ns)   --->   "%mul21_55_6 = fmul i32 %weights_load_14297_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2984 'fmul' 'mul21_55_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2985 [3/3] (7.29ns)   --->   "%tmp391 = fadd i32 %mul21_55_2_1, i32 %mul21_55_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2985 'fadd' 'tmp391' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2986 [1/2] (5.91ns)   --->   "%mul21_56_2_1 = fmul i32 %weights_load_14311_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2986 'fmul' 'mul21_56_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2987 [1/2] (5.91ns)   --->   "%mul21_56_2_2 = fmul i32 %weights_load_14312_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2987 'fmul' 'mul21_56_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2988 [2/2] (5.91ns)   --->   "%mul21_57_2_1 = fmul i32 %weights_load_14320_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2988 'fmul' 'mul21_57_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2989 [2/2] (5.91ns)   --->   "%mul21_57_2_2 = fmul i32 %weights_load_14321_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2989 'fmul' 'mul21_57_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 7.29>
ST_59 : Operation 2990 [1/1] (0.00ns)   --->   "%bitcast_ln174_1957 = bitcast i32 %temp_sum_3387" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 2990 'bitcast' 'bitcast_ln174_1957' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_59 : Operation 2991 [1/1] (2.10ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_15, i32 %bitcast_ln174_1957" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 2991 'write' 'write_ln174' <Predicate = (!icmp_ln275)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_59 : Operation 2992 [1/3] (7.29ns)   --->   "%temp_sum_3391 = fadd i32 %tmp311, i32 %tmp308" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2992 'fadd' 'temp_sum_3391' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2993 [2/3] (7.29ns)   --->   "%temp_sum_3393 = fadd i32 %tmp318, i32 %tmp315" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2993 'fadd' 'temp_sum_3393' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2994 [3/3] (7.29ns)   --->   "%temp_sum_3395 = fadd i32 %tmp325, i32 %tmp322" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2994 'fadd' 'temp_sum_3395' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2995 [1/3] (7.29ns)   --->   "%tmp336 = fadd i32 %tmp338, i32 %tmp337" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2995 'fadd' 'tmp336' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2996 [1/3] (7.29ns)   --->   "%tmp339 = fadd i32 %tmp341, i32 %tmp340" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2996 'fadd' 'tmp339' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2997 [2/3] (7.29ns)   --->   "%tmp343 = fadd i32 %tmp345, i32 %tmp344" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2997 'fadd' 'tmp343' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2998 [2/3] (7.29ns)   --->   "%tmp346 = fadd i32 %tmp348, i32 %tmp347" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2998 'fadd' 'tmp346' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2999 [3/3] (7.29ns)   --->   "%tmp350 = fadd i32 %tmp352, i32 %tmp351" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 2999 'fadd' 'tmp350' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 3000 [3/3] (7.29ns)   --->   "%tmp353 = fadd i32 %tmp355, i32 %tmp354" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3000 'fadd' 'tmp353' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 3001 [1/3] (7.29ns)   --->   "%tmp358 = fadd i32 %temp_sum_3404, i32 %mul21_51_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3001 'fadd' 'tmp358' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 3002 [1/3] (7.29ns)   --->   "%tmp359 = fadd i32 %mul21_51_6, i32 %mul21_51_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3002 'fadd' 'tmp359' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 3003 [1/3] (7.29ns)   --->   "%tmp361 = fadd i32 %mul21_51_1_1, i32 %mul21_51_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3003 'fadd' 'tmp361' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 3004 [1/3] (7.29ns)   --->   "%tmp362 = fadd i32 %tmp363, i32 %mul21_51_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3004 'fadd' 'tmp362' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 3005 [2/3] (7.29ns)   --->   "%tmp365 = fadd i32 %temp_sum_3406, i32 %mul21_52_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3005 'fadd' 'tmp365' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 3006 [2/3] (7.29ns)   --->   "%tmp366 = fadd i32 %mul21_52_6, i32 %mul21_52_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3006 'fadd' 'tmp366' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 3007 [2/3] (7.29ns)   --->   "%tmp368 = fadd i32 %mul21_52_1_1, i32 %mul21_52_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3007 'fadd' 'tmp368' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 3008 [2/3] (7.29ns)   --->   "%tmp369 = fadd i32 %tmp370, i32 %mul21_52_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3008 'fadd' 'tmp369' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 3009 [3/3] (7.29ns)   --->   "%tmp372 = fadd i32 %temp_sum_3408, i32 %mul21_53_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3009 'fadd' 'tmp372' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 3010 [3/3] (7.29ns)   --->   "%tmp373 = fadd i32 %mul21_53_6, i32 %mul21_53_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3010 'fadd' 'tmp373' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 3011 [3/3] (7.29ns)   --->   "%tmp375 = fadd i32 %mul21_53_1_1, i32 %mul21_53_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3011 'fadd' 'tmp375' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 3012 [3/3] (7.29ns)   --->   "%tmp376 = fadd i32 %tmp377, i32 %mul21_53_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3012 'fadd' 'tmp376' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 3013 [1/2] (5.91ns)   --->   "%mul21_54_1 = fmul i32 %weights_load_14289_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3013 'fmul' 'mul21_54_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 3014 [1/2] (5.91ns)   --->   "%mul21_54_1_1 = fmul i32 %weights_load_14290_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3014 'fmul' 'mul21_54_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 3015 [1/2] (5.91ns)   --->   "%mul21_54_1_2 = fmul i32 %weights_load_14291_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3015 'fmul' 'mul21_54_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 3016 [1/2] (5.91ns)   --->   "%mul21_54_2 = fmul i32 %weights_load_14292_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3016 'fmul' 'mul21_54_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 3017 [1/3] (7.29ns)   --->   "%tmp384 = fadd i32 %mul21_54_2_1, i32 %mul21_54_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3017 'fadd' 'tmp384' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 3018 [1/2] (5.91ns)   --->   "%temp_sum_3412 = fmul i32 %weights_load_14295_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3018 'fmul' 'temp_sum_3412' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 3019 [1/2] (5.91ns)   --->   "%mul21_55_s = fmul i32 %weights_load_14296_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3019 'fmul' 'mul21_55_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 3020 [1/2] (5.91ns)   --->   "%mul21_55_6 = fmul i32 %weights_load_14297_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3020 'fmul' 'mul21_55_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 3021 [2/2] (5.91ns)   --->   "%mul21_55_1 = fmul i32 %weights_load_14298_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3021 'fmul' 'mul21_55_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 3022 [2/2] (5.91ns)   --->   "%mul21_55_1_1 = fmul i32 %weights_load_14299_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3022 'fmul' 'mul21_55_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 3023 [2/2] (5.91ns)   --->   "%mul21_55_1_2 = fmul i32 %weights_load_14300_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3023 'fmul' 'mul21_55_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 3024 [2/2] (5.91ns)   --->   "%mul21_55_2 = fmul i32 %weights_load_14301_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3024 'fmul' 'mul21_55_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 3025 [2/3] (7.29ns)   --->   "%tmp391 = fadd i32 %mul21_55_2_1, i32 %mul21_55_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3025 'fadd' 'tmp391' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 3026 [2/2] (5.91ns)   --->   "%temp_sum_3414 = fmul i32 %weights_load_14304_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3026 'fmul' 'temp_sum_3414' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 3027 [2/2] (5.91ns)   --->   "%mul21_56_s = fmul i32 %weights_load_14305_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3027 'fmul' 'mul21_56_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 3028 [2/2] (5.91ns)   --->   "%mul21_56_6 = fmul i32 %weights_load_14306_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3028 'fmul' 'mul21_56_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 3029 [3/3] (7.29ns)   --->   "%tmp398 = fadd i32 %mul21_56_2_1, i32 %mul21_56_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3029 'fadd' 'tmp398' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 3030 [1/2] (5.91ns)   --->   "%mul21_57_2_1 = fmul i32 %weights_load_14320_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3030 'fmul' 'mul21_57_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 3031 [1/2] (5.91ns)   --->   "%mul21_57_2_2 = fmul i32 %weights_load_14321_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3031 'fmul' 'mul21_57_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 3032 [2/2] (5.91ns)   --->   "%mul21_58_2_1 = fmul i32 %weights_load_14329_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3032 'fmul' 'mul21_58_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 3033 [2/2] (5.91ns)   --->   "%mul21_58_2_2 = fmul i32 %weights_load_14330_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3033 'fmul' 'mul21_58_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 7.29>
ST_60 : Operation 3034 [1/1] (0.00ns)   --->   "%bitcast_ln174_1958 = bitcast i32 %temp_sum_3389" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 3034 'bitcast' 'bitcast_ln174_1958' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_60 : Operation 3035 [1/1] (2.10ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_15, i32 %bitcast_ln174_1958" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 3035 'write' 'write_ln174' <Predicate = (!icmp_ln275)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_60 : Operation 3036 [1/3] (7.29ns)   --->   "%temp_sum_3393 = fadd i32 %tmp318, i32 %tmp315" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3036 'fadd' 'temp_sum_3393' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3037 [2/3] (7.29ns)   --->   "%temp_sum_3395 = fadd i32 %tmp325, i32 %tmp322" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3037 'fadd' 'temp_sum_3395' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3038 [3/3] (7.29ns)   --->   "%temp_sum_3397 = fadd i32 %tmp332, i32 %tmp329" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3038 'fadd' 'temp_sum_3397' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3039 [1/3] (7.29ns)   --->   "%tmp343 = fadd i32 %tmp345, i32 %tmp344" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3039 'fadd' 'tmp343' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3040 [1/3] (7.29ns)   --->   "%tmp346 = fadd i32 %tmp348, i32 %tmp347" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3040 'fadd' 'tmp346' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3041 [2/3] (7.29ns)   --->   "%tmp350 = fadd i32 %tmp352, i32 %tmp351" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3041 'fadd' 'tmp350' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3042 [2/3] (7.29ns)   --->   "%tmp353 = fadd i32 %tmp355, i32 %tmp354" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3042 'fadd' 'tmp353' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3043 [3/3] (7.29ns)   --->   "%tmp357 = fadd i32 %tmp359, i32 %tmp358" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3043 'fadd' 'tmp357' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3044 [3/3] (7.29ns)   --->   "%tmp360 = fadd i32 %tmp362, i32 %tmp361" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3044 'fadd' 'tmp360' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3045 [1/3] (7.29ns)   --->   "%tmp365 = fadd i32 %temp_sum_3406, i32 %mul21_52_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3045 'fadd' 'tmp365' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3046 [1/3] (7.29ns)   --->   "%tmp366 = fadd i32 %mul21_52_6, i32 %mul21_52_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3046 'fadd' 'tmp366' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3047 [1/3] (7.29ns)   --->   "%tmp368 = fadd i32 %mul21_52_1_1, i32 %mul21_52_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3047 'fadd' 'tmp368' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3048 [1/3] (7.29ns)   --->   "%tmp369 = fadd i32 %tmp370, i32 %mul21_52_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3048 'fadd' 'tmp369' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3049 [2/3] (7.29ns)   --->   "%tmp372 = fadd i32 %temp_sum_3408, i32 %mul21_53_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3049 'fadd' 'tmp372' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3050 [2/3] (7.29ns)   --->   "%tmp373 = fadd i32 %mul21_53_6, i32 %mul21_53_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3050 'fadd' 'tmp373' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3051 [2/3] (7.29ns)   --->   "%tmp375 = fadd i32 %mul21_53_1_1, i32 %mul21_53_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3051 'fadd' 'tmp375' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3052 [2/3] (7.29ns)   --->   "%tmp376 = fadd i32 %tmp377, i32 %mul21_53_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3052 'fadd' 'tmp376' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3053 [3/3] (7.29ns)   --->   "%tmp379 = fadd i32 %temp_sum_3410, i32 %mul21_54_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3053 'fadd' 'tmp379' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3054 [3/3] (7.29ns)   --->   "%tmp380 = fadd i32 %mul21_54_6, i32 %mul21_54_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3054 'fadd' 'tmp380' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3055 [3/3] (7.29ns)   --->   "%tmp382 = fadd i32 %mul21_54_1_1, i32 %mul21_54_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3055 'fadd' 'tmp382' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3056 [3/3] (7.29ns)   --->   "%tmp383 = fadd i32 %tmp384, i32 %mul21_54_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3056 'fadd' 'tmp383' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3057 [1/2] (5.91ns)   --->   "%mul21_55_1 = fmul i32 %weights_load_14298_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3057 'fmul' 'mul21_55_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3058 [1/2] (5.91ns)   --->   "%mul21_55_1_1 = fmul i32 %weights_load_14299_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3058 'fmul' 'mul21_55_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3059 [1/2] (5.91ns)   --->   "%mul21_55_1_2 = fmul i32 %weights_load_14300_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3059 'fmul' 'mul21_55_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3060 [1/2] (5.91ns)   --->   "%mul21_55_2 = fmul i32 %weights_load_14301_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3060 'fmul' 'mul21_55_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3061 [1/3] (7.29ns)   --->   "%tmp391 = fadd i32 %mul21_55_2_1, i32 %mul21_55_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3061 'fadd' 'tmp391' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3062 [1/2] (5.91ns)   --->   "%temp_sum_3414 = fmul i32 %weights_load_14304_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3062 'fmul' 'temp_sum_3414' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3063 [1/2] (5.91ns)   --->   "%mul21_56_s = fmul i32 %weights_load_14305_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3063 'fmul' 'mul21_56_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3064 [1/2] (5.91ns)   --->   "%mul21_56_6 = fmul i32 %weights_load_14306_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3064 'fmul' 'mul21_56_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3065 [2/2] (5.91ns)   --->   "%mul21_56_1 = fmul i32 %weights_load_14307_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3065 'fmul' 'mul21_56_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3066 [2/2] (5.91ns)   --->   "%mul21_56_1_1 = fmul i32 %weights_load_14308_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3066 'fmul' 'mul21_56_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3067 [2/2] (5.91ns)   --->   "%mul21_56_1_2 = fmul i32 %weights_load_14309_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3067 'fmul' 'mul21_56_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3068 [2/2] (5.91ns)   --->   "%mul21_56_2 = fmul i32 %weights_load_14310_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3068 'fmul' 'mul21_56_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3069 [2/3] (7.29ns)   --->   "%tmp398 = fadd i32 %mul21_56_2_1, i32 %mul21_56_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3069 'fadd' 'tmp398' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3070 [2/2] (5.91ns)   --->   "%temp_sum_3416 = fmul i32 %weights_load_14313_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3070 'fmul' 'temp_sum_3416' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3071 [2/2] (5.91ns)   --->   "%mul21_57_s = fmul i32 %weights_load_14314_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3071 'fmul' 'mul21_57_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3072 [2/2] (5.91ns)   --->   "%mul21_57_6 = fmul i32 %weights_load_14315_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3072 'fmul' 'mul21_57_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3073 [3/3] (7.29ns)   --->   "%tmp405 = fadd i32 %mul21_57_2_1, i32 %mul21_57_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3073 'fadd' 'tmp405' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3074 [1/2] (5.91ns)   --->   "%mul21_58_2_1 = fmul i32 %weights_load_14329_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3074 'fmul' 'mul21_58_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3075 [1/2] (5.91ns)   --->   "%mul21_58_2_2 = fmul i32 %weights_load_14330_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3075 'fmul' 'mul21_58_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3076 [2/2] (5.91ns)   --->   "%mul21_59_2_1 = fmul i32 %weights_load_14338_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3076 'fmul' 'mul21_59_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3077 [2/2] (5.91ns)   --->   "%mul21_59_2_2 = fmul i32 %weights_load_14339_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3077 'fmul' 'mul21_59_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 7.29>
ST_61 : Operation 3078 [1/1] (0.00ns)   --->   "%bitcast_ln174_1959 = bitcast i32 %temp_sum_3391" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 3078 'bitcast' 'bitcast_ln174_1959' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_61 : Operation 3079 [1/1] (2.10ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_15, i32 %bitcast_ln174_1959" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 3079 'write' 'write_ln174' <Predicate = (!icmp_ln275)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_61 : Operation 3080 [1/3] (7.29ns)   --->   "%temp_sum_3395 = fadd i32 %tmp325, i32 %tmp322" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3080 'fadd' 'temp_sum_3395' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3081 [2/3] (7.29ns)   --->   "%temp_sum_3397 = fadd i32 %tmp332, i32 %tmp329" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3081 'fadd' 'temp_sum_3397' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3082 [3/3] (7.29ns)   --->   "%temp_sum_3399 = fadd i32 %tmp339, i32 %tmp336" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3082 'fadd' 'temp_sum_3399' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3083 [1/3] (7.29ns)   --->   "%tmp350 = fadd i32 %tmp352, i32 %tmp351" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3083 'fadd' 'tmp350' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3084 [1/3] (7.29ns)   --->   "%tmp353 = fadd i32 %tmp355, i32 %tmp354" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3084 'fadd' 'tmp353' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3085 [2/3] (7.29ns)   --->   "%tmp357 = fadd i32 %tmp359, i32 %tmp358" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3085 'fadd' 'tmp357' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3086 [2/3] (7.29ns)   --->   "%tmp360 = fadd i32 %tmp362, i32 %tmp361" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3086 'fadd' 'tmp360' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3087 [3/3] (7.29ns)   --->   "%tmp364 = fadd i32 %tmp366, i32 %tmp365" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3087 'fadd' 'tmp364' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3088 [3/3] (7.29ns)   --->   "%tmp367 = fadd i32 %tmp369, i32 %tmp368" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3088 'fadd' 'tmp367' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3089 [1/3] (7.29ns)   --->   "%tmp372 = fadd i32 %temp_sum_3408, i32 %mul21_53_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3089 'fadd' 'tmp372' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3090 [1/3] (7.29ns)   --->   "%tmp373 = fadd i32 %mul21_53_6, i32 %mul21_53_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3090 'fadd' 'tmp373' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3091 [1/3] (7.29ns)   --->   "%tmp375 = fadd i32 %mul21_53_1_1, i32 %mul21_53_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3091 'fadd' 'tmp375' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3092 [1/3] (7.29ns)   --->   "%tmp376 = fadd i32 %tmp377, i32 %mul21_53_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3092 'fadd' 'tmp376' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3093 [2/3] (7.29ns)   --->   "%tmp379 = fadd i32 %temp_sum_3410, i32 %mul21_54_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3093 'fadd' 'tmp379' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3094 [2/3] (7.29ns)   --->   "%tmp380 = fadd i32 %mul21_54_6, i32 %mul21_54_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3094 'fadd' 'tmp380' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3095 [2/3] (7.29ns)   --->   "%tmp382 = fadd i32 %mul21_54_1_1, i32 %mul21_54_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3095 'fadd' 'tmp382' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3096 [2/3] (7.29ns)   --->   "%tmp383 = fadd i32 %tmp384, i32 %mul21_54_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3096 'fadd' 'tmp383' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3097 [3/3] (7.29ns)   --->   "%tmp386 = fadd i32 %temp_sum_3412, i32 %mul21_55_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3097 'fadd' 'tmp386' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3098 [3/3] (7.29ns)   --->   "%tmp387 = fadd i32 %mul21_55_6, i32 %mul21_55_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3098 'fadd' 'tmp387' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3099 [3/3] (7.29ns)   --->   "%tmp389 = fadd i32 %mul21_55_1_1, i32 %mul21_55_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3099 'fadd' 'tmp389' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3100 [3/3] (7.29ns)   --->   "%tmp390 = fadd i32 %tmp391, i32 %mul21_55_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3100 'fadd' 'tmp390' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3101 [1/2] (5.91ns)   --->   "%mul21_56_1 = fmul i32 %weights_load_14307_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3101 'fmul' 'mul21_56_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3102 [1/2] (5.91ns)   --->   "%mul21_56_1_1 = fmul i32 %weights_load_14308_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3102 'fmul' 'mul21_56_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3103 [1/2] (5.91ns)   --->   "%mul21_56_1_2 = fmul i32 %weights_load_14309_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3103 'fmul' 'mul21_56_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3104 [1/2] (5.91ns)   --->   "%mul21_56_2 = fmul i32 %weights_load_14310_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3104 'fmul' 'mul21_56_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3105 [1/3] (7.29ns)   --->   "%tmp398 = fadd i32 %mul21_56_2_1, i32 %mul21_56_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3105 'fadd' 'tmp398' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3106 [1/2] (5.91ns)   --->   "%temp_sum_3416 = fmul i32 %weights_load_14313_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3106 'fmul' 'temp_sum_3416' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3107 [1/2] (5.91ns)   --->   "%mul21_57_s = fmul i32 %weights_load_14314_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3107 'fmul' 'mul21_57_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3108 [1/2] (5.91ns)   --->   "%mul21_57_6 = fmul i32 %weights_load_14315_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3108 'fmul' 'mul21_57_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3109 [2/2] (5.91ns)   --->   "%mul21_57_1 = fmul i32 %weights_load_14316_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3109 'fmul' 'mul21_57_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3110 [2/2] (5.91ns)   --->   "%mul21_57_1_1 = fmul i32 %weights_load_14317_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3110 'fmul' 'mul21_57_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3111 [2/2] (5.91ns)   --->   "%mul21_57_1_2 = fmul i32 %weights_load_14318_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3111 'fmul' 'mul21_57_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3112 [2/2] (5.91ns)   --->   "%mul21_57_2 = fmul i32 %weights_load_14319_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3112 'fmul' 'mul21_57_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3113 [2/3] (7.29ns)   --->   "%tmp405 = fadd i32 %mul21_57_2_1, i32 %mul21_57_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3113 'fadd' 'tmp405' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3114 [2/2] (5.91ns)   --->   "%temp_sum_3418 = fmul i32 %weights_load_14322_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3114 'fmul' 'temp_sum_3418' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3115 [2/2] (5.91ns)   --->   "%mul21_58_s = fmul i32 %weights_load_14323_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3115 'fmul' 'mul21_58_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3116 [2/2] (5.91ns)   --->   "%mul21_58_6 = fmul i32 %weights_load_14324_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3116 'fmul' 'mul21_58_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3117 [3/3] (7.29ns)   --->   "%tmp412 = fadd i32 %mul21_58_2_1, i32 %mul21_58_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3117 'fadd' 'tmp412' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3118 [1/2] (5.91ns)   --->   "%mul21_59_2_1 = fmul i32 %weights_load_14338_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3118 'fmul' 'mul21_59_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3119 [1/2] (5.91ns)   --->   "%mul21_59_2_2 = fmul i32 %weights_load_14339_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3119 'fmul' 'mul21_59_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3120 [2/2] (5.91ns)   --->   "%mul21_60_2_1 = fmul i32 %weights_load_14347_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3120 'fmul' 'mul21_60_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3121 [2/2] (5.91ns)   --->   "%mul21_60_2_2 = fmul i32 %weights_load_14348_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3121 'fmul' 'mul21_60_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 7.29>
ST_62 : Operation 3122 [1/1] (0.00ns)   --->   "%bitcast_ln174_1960 = bitcast i32 %temp_sum_3393" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 3122 'bitcast' 'bitcast_ln174_1960' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_62 : Operation 3123 [1/1] (2.10ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_15, i32 %bitcast_ln174_1960" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 3123 'write' 'write_ln174' <Predicate = (!icmp_ln275)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_62 : Operation 3124 [1/3] (7.29ns)   --->   "%temp_sum_3397 = fadd i32 %tmp332, i32 %tmp329" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3124 'fadd' 'temp_sum_3397' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3125 [2/3] (7.29ns)   --->   "%temp_sum_3399 = fadd i32 %tmp339, i32 %tmp336" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3125 'fadd' 'temp_sum_3399' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3126 [3/3] (7.29ns)   --->   "%temp_sum_3401 = fadd i32 %tmp346, i32 %tmp343" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3126 'fadd' 'temp_sum_3401' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3127 [1/3] (7.29ns)   --->   "%tmp357 = fadd i32 %tmp359, i32 %tmp358" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3127 'fadd' 'tmp357' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3128 [1/3] (7.29ns)   --->   "%tmp360 = fadd i32 %tmp362, i32 %tmp361" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3128 'fadd' 'tmp360' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3129 [2/3] (7.29ns)   --->   "%tmp364 = fadd i32 %tmp366, i32 %tmp365" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3129 'fadd' 'tmp364' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3130 [2/3] (7.29ns)   --->   "%tmp367 = fadd i32 %tmp369, i32 %tmp368" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3130 'fadd' 'tmp367' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3131 [3/3] (7.29ns)   --->   "%tmp371 = fadd i32 %tmp373, i32 %tmp372" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3131 'fadd' 'tmp371' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3132 [3/3] (7.29ns)   --->   "%tmp374 = fadd i32 %tmp376, i32 %tmp375" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3132 'fadd' 'tmp374' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3133 [1/3] (7.29ns)   --->   "%tmp379 = fadd i32 %temp_sum_3410, i32 %mul21_54_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3133 'fadd' 'tmp379' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3134 [1/3] (7.29ns)   --->   "%tmp380 = fadd i32 %mul21_54_6, i32 %mul21_54_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3134 'fadd' 'tmp380' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3135 [1/3] (7.29ns)   --->   "%tmp382 = fadd i32 %mul21_54_1_1, i32 %mul21_54_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3135 'fadd' 'tmp382' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3136 [1/3] (7.29ns)   --->   "%tmp383 = fadd i32 %tmp384, i32 %mul21_54_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3136 'fadd' 'tmp383' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3137 [2/3] (7.29ns)   --->   "%tmp386 = fadd i32 %temp_sum_3412, i32 %mul21_55_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3137 'fadd' 'tmp386' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3138 [2/3] (7.29ns)   --->   "%tmp387 = fadd i32 %mul21_55_6, i32 %mul21_55_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3138 'fadd' 'tmp387' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3139 [2/3] (7.29ns)   --->   "%tmp389 = fadd i32 %mul21_55_1_1, i32 %mul21_55_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3139 'fadd' 'tmp389' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3140 [2/3] (7.29ns)   --->   "%tmp390 = fadd i32 %tmp391, i32 %mul21_55_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3140 'fadd' 'tmp390' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3141 [3/3] (7.29ns)   --->   "%tmp393 = fadd i32 %temp_sum_3414, i32 %mul21_56_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3141 'fadd' 'tmp393' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3142 [3/3] (7.29ns)   --->   "%tmp394 = fadd i32 %mul21_56_6, i32 %mul21_56_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3142 'fadd' 'tmp394' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3143 [3/3] (7.29ns)   --->   "%tmp396 = fadd i32 %mul21_56_1_1, i32 %mul21_56_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3143 'fadd' 'tmp396' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3144 [3/3] (7.29ns)   --->   "%tmp397 = fadd i32 %tmp398, i32 %mul21_56_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3144 'fadd' 'tmp397' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3145 [1/2] (5.91ns)   --->   "%mul21_57_1 = fmul i32 %weights_load_14316_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3145 'fmul' 'mul21_57_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3146 [1/2] (5.91ns)   --->   "%mul21_57_1_1 = fmul i32 %weights_load_14317_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3146 'fmul' 'mul21_57_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3147 [1/2] (5.91ns)   --->   "%mul21_57_1_2 = fmul i32 %weights_load_14318_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3147 'fmul' 'mul21_57_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3148 [1/2] (5.91ns)   --->   "%mul21_57_2 = fmul i32 %weights_load_14319_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3148 'fmul' 'mul21_57_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3149 [1/3] (7.29ns)   --->   "%tmp405 = fadd i32 %mul21_57_2_1, i32 %mul21_57_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3149 'fadd' 'tmp405' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3150 [1/2] (5.91ns)   --->   "%temp_sum_3418 = fmul i32 %weights_load_14322_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3150 'fmul' 'temp_sum_3418' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3151 [1/2] (5.91ns)   --->   "%mul21_58_s = fmul i32 %weights_load_14323_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3151 'fmul' 'mul21_58_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3152 [1/2] (5.91ns)   --->   "%mul21_58_6 = fmul i32 %weights_load_14324_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3152 'fmul' 'mul21_58_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3153 [2/2] (5.91ns)   --->   "%mul21_58_1 = fmul i32 %weights_load_14325_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3153 'fmul' 'mul21_58_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3154 [2/2] (5.91ns)   --->   "%mul21_58_1_1 = fmul i32 %weights_load_14326_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3154 'fmul' 'mul21_58_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3155 [2/2] (5.91ns)   --->   "%mul21_58_1_2 = fmul i32 %weights_load_14327_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3155 'fmul' 'mul21_58_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3156 [2/2] (5.91ns)   --->   "%mul21_58_2 = fmul i32 %weights_load_14328_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3156 'fmul' 'mul21_58_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3157 [2/3] (7.29ns)   --->   "%tmp412 = fadd i32 %mul21_58_2_1, i32 %mul21_58_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3157 'fadd' 'tmp412' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3158 [2/2] (5.91ns)   --->   "%temp_sum_3420 = fmul i32 %weights_load_14331_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3158 'fmul' 'temp_sum_3420' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3159 [2/2] (5.91ns)   --->   "%mul21_59_s = fmul i32 %weights_load_14332_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3159 'fmul' 'mul21_59_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3160 [2/2] (5.91ns)   --->   "%mul21_59_6 = fmul i32 %weights_load_14333_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3160 'fmul' 'mul21_59_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3161 [3/3] (7.29ns)   --->   "%tmp419 = fadd i32 %mul21_59_2_1, i32 %mul21_59_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3161 'fadd' 'tmp419' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3162 [1/2] (5.91ns)   --->   "%mul21_60_2_1 = fmul i32 %weights_load_14347_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3162 'fmul' 'mul21_60_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3163 [1/2] (5.91ns)   --->   "%mul21_60_2_2 = fmul i32 %weights_load_14348_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3163 'fmul' 'mul21_60_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3164 [2/2] (5.91ns)   --->   "%mul21_61_2_1 = fmul i32 %weights_load_14356_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3164 'fmul' 'mul21_61_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3165 [2/2] (5.91ns)   --->   "%mul21_61_2_2 = fmul i32 %weights_load_14357_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3165 'fmul' 'mul21_61_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 7.29>
ST_63 : Operation 3166 [1/1] (0.00ns)   --->   "%bitcast_ln174_1961 = bitcast i32 %temp_sum_3395" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 3166 'bitcast' 'bitcast_ln174_1961' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_63 : Operation 3167 [1/1] (2.10ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_15, i32 %bitcast_ln174_1961" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 3167 'write' 'write_ln174' <Predicate = (!icmp_ln275)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_63 : Operation 3168 [1/3] (7.29ns)   --->   "%temp_sum_3399 = fadd i32 %tmp339, i32 %tmp336" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3168 'fadd' 'temp_sum_3399' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3169 [2/3] (7.29ns)   --->   "%temp_sum_3401 = fadd i32 %tmp346, i32 %tmp343" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3169 'fadd' 'temp_sum_3401' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3170 [3/3] (7.29ns)   --->   "%temp_sum_3403 = fadd i32 %tmp353, i32 %tmp350" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3170 'fadd' 'temp_sum_3403' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3171 [1/3] (7.29ns)   --->   "%tmp364 = fadd i32 %tmp366, i32 %tmp365" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3171 'fadd' 'tmp364' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3172 [1/3] (7.29ns)   --->   "%tmp367 = fadd i32 %tmp369, i32 %tmp368" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3172 'fadd' 'tmp367' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3173 [2/3] (7.29ns)   --->   "%tmp371 = fadd i32 %tmp373, i32 %tmp372" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3173 'fadd' 'tmp371' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3174 [2/3] (7.29ns)   --->   "%tmp374 = fadd i32 %tmp376, i32 %tmp375" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3174 'fadd' 'tmp374' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3175 [3/3] (7.29ns)   --->   "%tmp378 = fadd i32 %tmp380, i32 %tmp379" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3175 'fadd' 'tmp378' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3176 [3/3] (7.29ns)   --->   "%tmp381 = fadd i32 %tmp383, i32 %tmp382" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3176 'fadd' 'tmp381' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3177 [1/3] (7.29ns)   --->   "%tmp386 = fadd i32 %temp_sum_3412, i32 %mul21_55_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3177 'fadd' 'tmp386' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3178 [1/3] (7.29ns)   --->   "%tmp387 = fadd i32 %mul21_55_6, i32 %mul21_55_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3178 'fadd' 'tmp387' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3179 [1/3] (7.29ns)   --->   "%tmp389 = fadd i32 %mul21_55_1_1, i32 %mul21_55_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3179 'fadd' 'tmp389' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3180 [1/3] (7.29ns)   --->   "%tmp390 = fadd i32 %tmp391, i32 %mul21_55_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3180 'fadd' 'tmp390' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3181 [2/3] (7.29ns)   --->   "%tmp393 = fadd i32 %temp_sum_3414, i32 %mul21_56_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3181 'fadd' 'tmp393' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3182 [2/3] (7.29ns)   --->   "%tmp394 = fadd i32 %mul21_56_6, i32 %mul21_56_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3182 'fadd' 'tmp394' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3183 [2/3] (7.29ns)   --->   "%tmp396 = fadd i32 %mul21_56_1_1, i32 %mul21_56_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3183 'fadd' 'tmp396' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3184 [2/3] (7.29ns)   --->   "%tmp397 = fadd i32 %tmp398, i32 %mul21_56_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3184 'fadd' 'tmp397' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3185 [3/3] (7.29ns)   --->   "%tmp400 = fadd i32 %temp_sum_3416, i32 %mul21_57_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3185 'fadd' 'tmp400' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3186 [3/3] (7.29ns)   --->   "%tmp401 = fadd i32 %mul21_57_6, i32 %mul21_57_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3186 'fadd' 'tmp401' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3187 [3/3] (7.29ns)   --->   "%tmp403 = fadd i32 %mul21_57_1_1, i32 %mul21_57_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3187 'fadd' 'tmp403' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3188 [3/3] (7.29ns)   --->   "%tmp404 = fadd i32 %tmp405, i32 %mul21_57_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3188 'fadd' 'tmp404' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3189 [1/2] (5.91ns)   --->   "%mul21_58_1 = fmul i32 %weights_load_14325_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3189 'fmul' 'mul21_58_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3190 [1/2] (5.91ns)   --->   "%mul21_58_1_1 = fmul i32 %weights_load_14326_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3190 'fmul' 'mul21_58_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3191 [1/2] (5.91ns)   --->   "%mul21_58_1_2 = fmul i32 %weights_load_14327_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3191 'fmul' 'mul21_58_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3192 [1/2] (5.91ns)   --->   "%mul21_58_2 = fmul i32 %weights_load_14328_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3192 'fmul' 'mul21_58_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3193 [1/3] (7.29ns)   --->   "%tmp412 = fadd i32 %mul21_58_2_1, i32 %mul21_58_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3193 'fadd' 'tmp412' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3194 [1/2] (5.91ns)   --->   "%temp_sum_3420 = fmul i32 %weights_load_14331_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3194 'fmul' 'temp_sum_3420' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3195 [1/2] (5.91ns)   --->   "%mul21_59_s = fmul i32 %weights_load_14332_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3195 'fmul' 'mul21_59_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3196 [1/2] (5.91ns)   --->   "%mul21_59_6 = fmul i32 %weights_load_14333_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3196 'fmul' 'mul21_59_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3197 [2/2] (5.91ns)   --->   "%mul21_59_1 = fmul i32 %weights_load_14334_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3197 'fmul' 'mul21_59_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3198 [2/2] (5.91ns)   --->   "%mul21_59_1_1 = fmul i32 %weights_load_14335_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3198 'fmul' 'mul21_59_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3199 [2/2] (5.91ns)   --->   "%mul21_59_1_2 = fmul i32 %weights_load_14336_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3199 'fmul' 'mul21_59_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3200 [2/2] (5.91ns)   --->   "%mul21_59_2 = fmul i32 %weights_load_14337_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3200 'fmul' 'mul21_59_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3201 [2/3] (7.29ns)   --->   "%tmp419 = fadd i32 %mul21_59_2_1, i32 %mul21_59_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3201 'fadd' 'tmp419' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3202 [2/2] (5.91ns)   --->   "%temp_sum_3422 = fmul i32 %weights_load_14340_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3202 'fmul' 'temp_sum_3422' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3203 [2/2] (5.91ns)   --->   "%mul21_60_s = fmul i32 %weights_load_14341_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3203 'fmul' 'mul21_60_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3204 [2/2] (5.91ns)   --->   "%mul21_60_6 = fmul i32 %weights_load_14342_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3204 'fmul' 'mul21_60_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3205 [3/3] (7.29ns)   --->   "%tmp426 = fadd i32 %mul21_60_2_1, i32 %mul21_60_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3205 'fadd' 'tmp426' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3206 [1/2] (5.91ns)   --->   "%mul21_61_2_1 = fmul i32 %weights_load_14356_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3206 'fmul' 'mul21_61_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3207 [1/2] (5.91ns)   --->   "%mul21_61_2_2 = fmul i32 %weights_load_14357_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3207 'fmul' 'mul21_61_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3208 [2/2] (5.91ns)   --->   "%mul21_62_2_1 = fmul i32 %weights_load_14365_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3208 'fmul' 'mul21_62_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3209 [2/2] (5.91ns)   --->   "%mul21_62_2_2 = fmul i32 %weights_load_14366_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3209 'fmul' 'mul21_62_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 7.29>
ST_64 : Operation 3210 [1/1] (0.00ns)   --->   "%bitcast_ln174_1962 = bitcast i32 %temp_sum_3397" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 3210 'bitcast' 'bitcast_ln174_1962' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_64 : Operation 3211 [1/1] (2.10ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_15, i32 %bitcast_ln174_1962" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 3211 'write' 'write_ln174' <Predicate = (!icmp_ln275)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_64 : Operation 3212 [1/3] (7.29ns)   --->   "%temp_sum_3401 = fadd i32 %tmp346, i32 %tmp343" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3212 'fadd' 'temp_sum_3401' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3213 [2/3] (7.29ns)   --->   "%temp_sum_3403 = fadd i32 %tmp353, i32 %tmp350" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3213 'fadd' 'temp_sum_3403' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3214 [3/3] (7.29ns)   --->   "%temp_sum_3405 = fadd i32 %tmp360, i32 %tmp357" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3214 'fadd' 'temp_sum_3405' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3215 [1/3] (7.29ns)   --->   "%tmp371 = fadd i32 %tmp373, i32 %tmp372" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3215 'fadd' 'tmp371' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3216 [1/3] (7.29ns)   --->   "%tmp374 = fadd i32 %tmp376, i32 %tmp375" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3216 'fadd' 'tmp374' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3217 [2/3] (7.29ns)   --->   "%tmp378 = fadd i32 %tmp380, i32 %tmp379" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3217 'fadd' 'tmp378' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3218 [2/3] (7.29ns)   --->   "%tmp381 = fadd i32 %tmp383, i32 %tmp382" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3218 'fadd' 'tmp381' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3219 [3/3] (7.29ns)   --->   "%tmp385 = fadd i32 %tmp387, i32 %tmp386" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3219 'fadd' 'tmp385' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3220 [3/3] (7.29ns)   --->   "%tmp388 = fadd i32 %tmp390, i32 %tmp389" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3220 'fadd' 'tmp388' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3221 [1/3] (7.29ns)   --->   "%tmp393 = fadd i32 %temp_sum_3414, i32 %mul21_56_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3221 'fadd' 'tmp393' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3222 [1/3] (7.29ns)   --->   "%tmp394 = fadd i32 %mul21_56_6, i32 %mul21_56_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3222 'fadd' 'tmp394' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3223 [1/3] (7.29ns)   --->   "%tmp396 = fadd i32 %mul21_56_1_1, i32 %mul21_56_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3223 'fadd' 'tmp396' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3224 [1/3] (7.29ns)   --->   "%tmp397 = fadd i32 %tmp398, i32 %mul21_56_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3224 'fadd' 'tmp397' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3225 [2/3] (7.29ns)   --->   "%tmp400 = fadd i32 %temp_sum_3416, i32 %mul21_57_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3225 'fadd' 'tmp400' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3226 [2/3] (7.29ns)   --->   "%tmp401 = fadd i32 %mul21_57_6, i32 %mul21_57_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3226 'fadd' 'tmp401' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3227 [2/3] (7.29ns)   --->   "%tmp403 = fadd i32 %mul21_57_1_1, i32 %mul21_57_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3227 'fadd' 'tmp403' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3228 [2/3] (7.29ns)   --->   "%tmp404 = fadd i32 %tmp405, i32 %mul21_57_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3228 'fadd' 'tmp404' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3229 [3/3] (7.29ns)   --->   "%tmp407 = fadd i32 %temp_sum_3418, i32 %mul21_58_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3229 'fadd' 'tmp407' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3230 [3/3] (7.29ns)   --->   "%tmp408 = fadd i32 %mul21_58_6, i32 %mul21_58_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3230 'fadd' 'tmp408' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3231 [3/3] (7.29ns)   --->   "%tmp410 = fadd i32 %mul21_58_1_1, i32 %mul21_58_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3231 'fadd' 'tmp410' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3232 [3/3] (7.29ns)   --->   "%tmp411 = fadd i32 %tmp412, i32 %mul21_58_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3232 'fadd' 'tmp411' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3233 [1/2] (5.91ns)   --->   "%mul21_59_1 = fmul i32 %weights_load_14334_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3233 'fmul' 'mul21_59_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3234 [1/2] (5.91ns)   --->   "%mul21_59_1_1 = fmul i32 %weights_load_14335_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3234 'fmul' 'mul21_59_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3235 [1/2] (5.91ns)   --->   "%mul21_59_1_2 = fmul i32 %weights_load_14336_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3235 'fmul' 'mul21_59_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3236 [1/2] (5.91ns)   --->   "%mul21_59_2 = fmul i32 %weights_load_14337_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3236 'fmul' 'mul21_59_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3237 [1/3] (7.29ns)   --->   "%tmp419 = fadd i32 %mul21_59_2_1, i32 %mul21_59_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3237 'fadd' 'tmp419' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3238 [1/2] (5.91ns)   --->   "%temp_sum_3422 = fmul i32 %weights_load_14340_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3238 'fmul' 'temp_sum_3422' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3239 [1/2] (5.91ns)   --->   "%mul21_60_s = fmul i32 %weights_load_14341_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3239 'fmul' 'mul21_60_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3240 [1/2] (5.91ns)   --->   "%mul21_60_6 = fmul i32 %weights_load_14342_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3240 'fmul' 'mul21_60_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3241 [2/2] (5.91ns)   --->   "%mul21_60_1 = fmul i32 %weights_load_14343_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3241 'fmul' 'mul21_60_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3242 [2/2] (5.91ns)   --->   "%mul21_60_1_1 = fmul i32 %weights_load_14344_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3242 'fmul' 'mul21_60_1_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3243 [2/2] (5.91ns)   --->   "%mul21_60_1_2 = fmul i32 %weights_load_14345_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3243 'fmul' 'mul21_60_1_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3244 [2/2] (5.91ns)   --->   "%mul21_60_2 = fmul i32 %weights_load_14346_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3244 'fmul' 'mul21_60_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3245 [2/3] (7.29ns)   --->   "%tmp426 = fadd i32 %mul21_60_2_1, i32 %mul21_60_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3245 'fadd' 'tmp426' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3246 [2/2] (5.91ns)   --->   "%temp_sum_3424 = fmul i32 %weights_load_14349_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3246 'fmul' 'temp_sum_3424' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3247 [2/2] (5.91ns)   --->   "%mul21_61_s = fmul i32 %weights_load_14350_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3247 'fmul' 'mul21_61_s' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3248 [2/2] (5.91ns)   --->   "%mul21_61_6 = fmul i32 %weights_load_14351_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3248 'fmul' 'mul21_61_6' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3249 [3/3] (7.29ns)   --->   "%tmp433 = fadd i32 %mul21_61_2_1, i32 %mul21_61_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3249 'fadd' 'tmp433' <Predicate = (!icmp_ln275)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3250 [1/2] (5.91ns)   --->   "%mul21_62_2_1 = fmul i32 %weights_load_14365_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3250 'fmul' 'mul21_62_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3251 [1/2] (5.91ns)   --->   "%mul21_62_2_2 = fmul i32 %weights_load_14366_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3251 'fmul' 'mul21_62_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3252 [2/2] (5.91ns)   --->   "%mul21_63_2_1 = fmul i32 %weights_load_14374_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3252 'fmul' 'mul21_63_2_1' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3253 [2/2] (5.91ns)   --->   "%mul21_63_2_2 = fmul i32 %weights_load_14375_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3253 'fmul' 'mul21_63_2_2' <Predicate = (!icmp_ln275)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 7.29>
ST_65 : Operation 3254 [1/1] (0.00ns)   --->   "%bitcast_ln174_1963 = bitcast i32 %temp_sum_3399" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 3254 'bitcast' 'bitcast_ln174_1963' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 3255 [1/1] (2.10ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_15, i32 %bitcast_ln174_1963" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 3255 'write' 'write_ln174' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_65 : Operation 3256 [1/3] (7.29ns)   --->   "%temp_sum_3403 = fadd i32 %tmp353, i32 %tmp350" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3256 'fadd' 'temp_sum_3403' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3257 [2/3] (7.29ns)   --->   "%temp_sum_3405 = fadd i32 %tmp360, i32 %tmp357" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3257 'fadd' 'temp_sum_3405' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3258 [3/3] (7.29ns)   --->   "%temp_sum_3407 = fadd i32 %tmp367, i32 %tmp364" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3258 'fadd' 'temp_sum_3407' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3259 [1/3] (7.29ns)   --->   "%tmp378 = fadd i32 %tmp380, i32 %tmp379" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3259 'fadd' 'tmp378' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3260 [1/3] (7.29ns)   --->   "%tmp381 = fadd i32 %tmp383, i32 %tmp382" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3260 'fadd' 'tmp381' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3261 [2/3] (7.29ns)   --->   "%tmp385 = fadd i32 %tmp387, i32 %tmp386" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3261 'fadd' 'tmp385' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3262 [2/3] (7.29ns)   --->   "%tmp388 = fadd i32 %tmp390, i32 %tmp389" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3262 'fadd' 'tmp388' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3263 [3/3] (7.29ns)   --->   "%tmp392 = fadd i32 %tmp394, i32 %tmp393" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3263 'fadd' 'tmp392' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3264 [3/3] (7.29ns)   --->   "%tmp395 = fadd i32 %tmp397, i32 %tmp396" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3264 'fadd' 'tmp395' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3265 [1/3] (7.29ns)   --->   "%tmp400 = fadd i32 %temp_sum_3416, i32 %mul21_57_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3265 'fadd' 'tmp400' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3266 [1/3] (7.29ns)   --->   "%tmp401 = fadd i32 %mul21_57_6, i32 %mul21_57_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3266 'fadd' 'tmp401' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3267 [1/3] (7.29ns)   --->   "%tmp403 = fadd i32 %mul21_57_1_1, i32 %mul21_57_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3267 'fadd' 'tmp403' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3268 [1/3] (7.29ns)   --->   "%tmp404 = fadd i32 %tmp405, i32 %mul21_57_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3268 'fadd' 'tmp404' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3269 [2/3] (7.29ns)   --->   "%tmp407 = fadd i32 %temp_sum_3418, i32 %mul21_58_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3269 'fadd' 'tmp407' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3270 [2/3] (7.29ns)   --->   "%tmp408 = fadd i32 %mul21_58_6, i32 %mul21_58_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3270 'fadd' 'tmp408' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3271 [2/3] (7.29ns)   --->   "%tmp410 = fadd i32 %mul21_58_1_1, i32 %mul21_58_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3271 'fadd' 'tmp410' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3272 [2/3] (7.29ns)   --->   "%tmp411 = fadd i32 %tmp412, i32 %mul21_58_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3272 'fadd' 'tmp411' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3273 [3/3] (7.29ns)   --->   "%tmp414 = fadd i32 %temp_sum_3420, i32 %mul21_59_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3273 'fadd' 'tmp414' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3274 [3/3] (7.29ns)   --->   "%tmp415 = fadd i32 %mul21_59_6, i32 %mul21_59_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3274 'fadd' 'tmp415' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3275 [3/3] (7.29ns)   --->   "%tmp417 = fadd i32 %mul21_59_1_1, i32 %mul21_59_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3275 'fadd' 'tmp417' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3276 [3/3] (7.29ns)   --->   "%tmp418 = fadd i32 %tmp419, i32 %mul21_59_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3276 'fadd' 'tmp418' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3277 [1/2] (5.91ns)   --->   "%mul21_60_1 = fmul i32 %weights_load_14343_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3277 'fmul' 'mul21_60_1' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3278 [1/2] (5.91ns)   --->   "%mul21_60_1_1 = fmul i32 %weights_load_14344_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3278 'fmul' 'mul21_60_1_1' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3279 [1/2] (5.91ns)   --->   "%mul21_60_1_2 = fmul i32 %weights_load_14345_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3279 'fmul' 'mul21_60_1_2' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3280 [1/2] (5.91ns)   --->   "%mul21_60_2 = fmul i32 %weights_load_14346_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3280 'fmul' 'mul21_60_2' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3281 [1/3] (7.29ns)   --->   "%tmp426 = fadd i32 %mul21_60_2_1, i32 %mul21_60_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3281 'fadd' 'tmp426' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3282 [1/2] (5.91ns)   --->   "%temp_sum_3424 = fmul i32 %weights_load_14349_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3282 'fmul' 'temp_sum_3424' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3283 [1/2] (5.91ns)   --->   "%mul21_61_s = fmul i32 %weights_load_14350_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3283 'fmul' 'mul21_61_s' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3284 [1/2] (5.91ns)   --->   "%mul21_61_6 = fmul i32 %weights_load_14351_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3284 'fmul' 'mul21_61_6' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3285 [2/2] (5.91ns)   --->   "%mul21_61_1 = fmul i32 %weights_load_14352_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3285 'fmul' 'mul21_61_1' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3286 [2/2] (5.91ns)   --->   "%mul21_61_1_1 = fmul i32 %weights_load_14353_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3286 'fmul' 'mul21_61_1_1' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3287 [2/2] (5.91ns)   --->   "%mul21_61_1_2 = fmul i32 %weights_load_14354_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3287 'fmul' 'mul21_61_1_2' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3288 [2/2] (5.91ns)   --->   "%mul21_61_2 = fmul i32 %weights_load_14355_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3288 'fmul' 'mul21_61_2' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3289 [2/3] (7.29ns)   --->   "%tmp433 = fadd i32 %mul21_61_2_1, i32 %mul21_61_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3289 'fadd' 'tmp433' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3290 [2/2] (5.91ns)   --->   "%temp_sum_3426 = fmul i32 %weights_load_14358_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3290 'fmul' 'temp_sum_3426' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3291 [2/2] (5.91ns)   --->   "%mul21_62_s = fmul i32 %weights_load_14359_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3291 'fmul' 'mul21_62_s' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3292 [2/2] (5.91ns)   --->   "%mul21_62_6 = fmul i32 %weights_load_14360_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3292 'fmul' 'mul21_62_6' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3293 [2/2] (5.91ns)   --->   "%mul21_62_1 = fmul i32 %weights_load_14361_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3293 'fmul' 'mul21_62_1' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3294 [2/2] (5.91ns)   --->   "%mul21_62_1_1 = fmul i32 %weights_load_14362_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3294 'fmul' 'mul21_62_1_1' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3295 [3/3] (7.29ns)   --->   "%tmp440 = fadd i32 %mul21_62_2_1, i32 %mul21_62_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3295 'fadd' 'tmp440' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3296 [1/2] (5.91ns)   --->   "%mul21_63_2_1 = fmul i32 %weights_load_14374_read, i32 %bitcast_ln145_208" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3296 'fmul' 'mul21_63_2_1' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3297 [1/2] (5.91ns)   --->   "%mul21_63_2_2 = fmul i32 %weights_load_14375_read, i32 %bitcast_ln145_209" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3297 'fmul' 'mul21_63_2_2' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 7.29>
ST_66 : Operation 3298 [1/1] (0.00ns)   --->   "%bitcast_ln174_1964 = bitcast i32 %temp_sum_3401" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 3298 'bitcast' 'bitcast_ln174_1964' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 3299 [1/1] (2.10ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_15, i32 %bitcast_ln174_1964" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 3299 'write' 'write_ln174' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_66 : Operation 3300 [1/3] (7.29ns)   --->   "%temp_sum_3405 = fadd i32 %tmp360, i32 %tmp357" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3300 'fadd' 'temp_sum_3405' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 3301 [2/3] (7.29ns)   --->   "%temp_sum_3407 = fadd i32 %tmp367, i32 %tmp364" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3301 'fadd' 'temp_sum_3407' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 3302 [3/3] (7.29ns)   --->   "%temp_sum_3409 = fadd i32 %tmp374, i32 %tmp371" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3302 'fadd' 'temp_sum_3409' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 3303 [1/3] (7.29ns)   --->   "%tmp385 = fadd i32 %tmp387, i32 %tmp386" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3303 'fadd' 'tmp385' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 3304 [1/3] (7.29ns)   --->   "%tmp388 = fadd i32 %tmp390, i32 %tmp389" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3304 'fadd' 'tmp388' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 3305 [2/3] (7.29ns)   --->   "%tmp392 = fadd i32 %tmp394, i32 %tmp393" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3305 'fadd' 'tmp392' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 3306 [2/3] (7.29ns)   --->   "%tmp395 = fadd i32 %tmp397, i32 %tmp396" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3306 'fadd' 'tmp395' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 3307 [3/3] (7.29ns)   --->   "%tmp399 = fadd i32 %tmp401, i32 %tmp400" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3307 'fadd' 'tmp399' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 3308 [3/3] (7.29ns)   --->   "%tmp402 = fadd i32 %tmp404, i32 %tmp403" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3308 'fadd' 'tmp402' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 3309 [1/3] (7.29ns)   --->   "%tmp407 = fadd i32 %temp_sum_3418, i32 %mul21_58_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3309 'fadd' 'tmp407' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 3310 [1/3] (7.29ns)   --->   "%tmp408 = fadd i32 %mul21_58_6, i32 %mul21_58_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3310 'fadd' 'tmp408' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 3311 [1/3] (7.29ns)   --->   "%tmp410 = fadd i32 %mul21_58_1_1, i32 %mul21_58_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3311 'fadd' 'tmp410' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 3312 [1/3] (7.29ns)   --->   "%tmp411 = fadd i32 %tmp412, i32 %mul21_58_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3312 'fadd' 'tmp411' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 3313 [2/3] (7.29ns)   --->   "%tmp414 = fadd i32 %temp_sum_3420, i32 %mul21_59_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3313 'fadd' 'tmp414' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 3314 [2/3] (7.29ns)   --->   "%tmp415 = fadd i32 %mul21_59_6, i32 %mul21_59_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3314 'fadd' 'tmp415' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 3315 [2/3] (7.29ns)   --->   "%tmp417 = fadd i32 %mul21_59_1_1, i32 %mul21_59_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3315 'fadd' 'tmp417' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 3316 [2/3] (7.29ns)   --->   "%tmp418 = fadd i32 %tmp419, i32 %mul21_59_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3316 'fadd' 'tmp418' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 3317 [3/3] (7.29ns)   --->   "%tmp421 = fadd i32 %temp_sum_3422, i32 %mul21_60_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3317 'fadd' 'tmp421' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 3318 [3/3] (7.29ns)   --->   "%tmp422 = fadd i32 %mul21_60_6, i32 %mul21_60_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3318 'fadd' 'tmp422' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 3319 [3/3] (7.29ns)   --->   "%tmp424 = fadd i32 %mul21_60_1_1, i32 %mul21_60_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3319 'fadd' 'tmp424' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 3320 [3/3] (7.29ns)   --->   "%tmp425 = fadd i32 %tmp426, i32 %mul21_60_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3320 'fadd' 'tmp425' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 3321 [1/2] (5.91ns)   --->   "%mul21_61_1 = fmul i32 %weights_load_14352_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3321 'fmul' 'mul21_61_1' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 3322 [1/2] (5.91ns)   --->   "%mul21_61_1_1 = fmul i32 %weights_load_14353_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3322 'fmul' 'mul21_61_1_1' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 3323 [1/2] (5.91ns)   --->   "%mul21_61_1_2 = fmul i32 %weights_load_14354_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3323 'fmul' 'mul21_61_1_2' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 3324 [1/2] (5.91ns)   --->   "%mul21_61_2 = fmul i32 %weights_load_14355_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3324 'fmul' 'mul21_61_2' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 3325 [1/3] (7.29ns)   --->   "%tmp433 = fadd i32 %mul21_61_2_1, i32 %mul21_61_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3325 'fadd' 'tmp433' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 3326 [1/2] (5.91ns)   --->   "%temp_sum_3426 = fmul i32 %weights_load_14358_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3326 'fmul' 'temp_sum_3426' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 3327 [1/2] (5.91ns)   --->   "%mul21_62_s = fmul i32 %weights_load_14359_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3327 'fmul' 'mul21_62_s' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 3328 [1/2] (5.91ns)   --->   "%mul21_62_6 = fmul i32 %weights_load_14360_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3328 'fmul' 'mul21_62_6' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 3329 [1/2] (5.91ns)   --->   "%mul21_62_1 = fmul i32 %weights_load_14361_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3329 'fmul' 'mul21_62_1' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 3330 [1/2] (5.91ns)   --->   "%mul21_62_1_1 = fmul i32 %weights_load_14362_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3330 'fmul' 'mul21_62_1_1' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 3331 [2/2] (5.91ns)   --->   "%mul21_62_1_2 = fmul i32 %weights_load_14363_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3331 'fmul' 'mul21_62_1_2' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 3332 [2/2] (5.91ns)   --->   "%mul21_62_2 = fmul i32 %weights_load_14364_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3332 'fmul' 'mul21_62_2' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 3333 [2/3] (7.29ns)   --->   "%tmp440 = fadd i32 %mul21_62_2_1, i32 %mul21_62_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3333 'fadd' 'tmp440' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 3334 [2/2] (5.91ns)   --->   "%temp_sum_3428 = fmul i32 %weights_load_14367_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3334 'fmul' 'temp_sum_3428' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 3335 [2/2] (5.91ns)   --->   "%mul21_63_s = fmul i32 %weights_load_14368_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3335 'fmul' 'mul21_63_s' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 3336 [2/2] (5.91ns)   --->   "%mul21_63_6 = fmul i32 %weights_load_14369_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3336 'fmul' 'mul21_63_6' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 3337 [2/2] (5.91ns)   --->   "%mul21_63_1 = fmul i32 %weights_load_14370_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3337 'fmul' 'mul21_63_1' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 3338 [2/2] (5.91ns)   --->   "%mul21_63_1_1 = fmul i32 %weights_load_14371_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3338 'fmul' 'mul21_63_1_1' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 3339 [2/2] (5.91ns)   --->   "%mul21_63_1_2 = fmul i32 %weights_load_14372_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3339 'fmul' 'mul21_63_1_2' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 3340 [2/2] (5.91ns)   --->   "%mul21_63_2 = fmul i32 %weights_load_14373_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3340 'fmul' 'mul21_63_2' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 3341 [3/3] (7.29ns)   --->   "%tmp447 = fadd i32 %mul21_63_2_1, i32 %mul21_63_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3341 'fadd' 'tmp447' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 7.29>
ST_67 : Operation 3342 [1/1] (0.00ns)   --->   "%bitcast_ln174_1965 = bitcast i32 %temp_sum_3403" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 3342 'bitcast' 'bitcast_ln174_1965' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 3343 [1/1] (2.10ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_15, i32 %bitcast_ln174_1965" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 3343 'write' 'write_ln174' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_67 : Operation 3344 [1/3] (7.29ns)   --->   "%temp_sum_3407 = fadd i32 %tmp367, i32 %tmp364" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3344 'fadd' 'temp_sum_3407' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3345 [2/3] (7.29ns)   --->   "%temp_sum_3409 = fadd i32 %tmp374, i32 %tmp371" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3345 'fadd' 'temp_sum_3409' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3346 [3/3] (7.29ns)   --->   "%temp_sum_3411 = fadd i32 %tmp381, i32 %tmp378" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3346 'fadd' 'temp_sum_3411' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3347 [3/3] (7.29ns)   --->   "%temp_sum_3413 = fadd i32 %tmp388, i32 %tmp385" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3347 'fadd' 'temp_sum_3413' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3348 [1/3] (7.29ns)   --->   "%tmp392 = fadd i32 %tmp394, i32 %tmp393" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3348 'fadd' 'tmp392' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3349 [1/3] (7.29ns)   --->   "%tmp395 = fadd i32 %tmp397, i32 %tmp396" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3349 'fadd' 'tmp395' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3350 [2/3] (7.29ns)   --->   "%tmp399 = fadd i32 %tmp401, i32 %tmp400" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3350 'fadd' 'tmp399' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3351 [2/3] (7.29ns)   --->   "%tmp402 = fadd i32 %tmp404, i32 %tmp403" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3351 'fadd' 'tmp402' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3352 [3/3] (7.29ns)   --->   "%tmp406 = fadd i32 %tmp408, i32 %tmp407" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3352 'fadd' 'tmp406' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3353 [3/3] (7.29ns)   --->   "%tmp409 = fadd i32 %tmp411, i32 %tmp410" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3353 'fadd' 'tmp409' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3354 [1/3] (7.29ns)   --->   "%tmp414 = fadd i32 %temp_sum_3420, i32 %mul21_59_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3354 'fadd' 'tmp414' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3355 [1/3] (7.29ns)   --->   "%tmp415 = fadd i32 %mul21_59_6, i32 %mul21_59_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3355 'fadd' 'tmp415' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3356 [1/3] (7.29ns)   --->   "%tmp417 = fadd i32 %mul21_59_1_1, i32 %mul21_59_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3356 'fadd' 'tmp417' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3357 [1/3] (7.29ns)   --->   "%tmp418 = fadd i32 %tmp419, i32 %mul21_59_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3357 'fadd' 'tmp418' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3358 [2/3] (7.29ns)   --->   "%tmp421 = fadd i32 %temp_sum_3422, i32 %mul21_60_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3358 'fadd' 'tmp421' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3359 [2/3] (7.29ns)   --->   "%tmp422 = fadd i32 %mul21_60_6, i32 %mul21_60_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3359 'fadd' 'tmp422' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3360 [2/3] (7.29ns)   --->   "%tmp424 = fadd i32 %mul21_60_1_1, i32 %mul21_60_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3360 'fadd' 'tmp424' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3361 [2/3] (7.29ns)   --->   "%tmp425 = fadd i32 %tmp426, i32 %mul21_60_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3361 'fadd' 'tmp425' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3362 [3/3] (7.29ns)   --->   "%tmp428 = fadd i32 %temp_sum_3424, i32 %mul21_61_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3362 'fadd' 'tmp428' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3363 [3/3] (7.29ns)   --->   "%tmp429 = fadd i32 %mul21_61_6, i32 %mul21_61_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3363 'fadd' 'tmp429' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3364 [3/3] (7.29ns)   --->   "%tmp431 = fadd i32 %mul21_61_1_1, i32 %mul21_61_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3364 'fadd' 'tmp431' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3365 [3/3] (7.29ns)   --->   "%tmp432 = fadd i32 %tmp433, i32 %mul21_61_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3365 'fadd' 'tmp432' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3366 [1/2] (5.91ns)   --->   "%mul21_62_1_2 = fmul i32 %weights_load_14363_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3366 'fmul' 'mul21_62_1_2' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3367 [1/2] (5.91ns)   --->   "%mul21_62_2 = fmul i32 %weights_load_14364_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3367 'fmul' 'mul21_62_2' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3368 [1/3] (7.29ns)   --->   "%tmp440 = fadd i32 %mul21_62_2_1, i32 %mul21_62_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3368 'fadd' 'tmp440' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3369 [1/2] (5.91ns)   --->   "%temp_sum_3428 = fmul i32 %weights_load_14367_read, i32 %temp_window_elements" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3369 'fmul' 'temp_sum_3428' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3370 [1/2] (5.91ns)   --->   "%mul21_63_s = fmul i32 %weights_load_14368_read, i32 %temp_window_elements_31" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3370 'fmul' 'mul21_63_s' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3371 [1/2] (5.91ns)   --->   "%mul21_63_6 = fmul i32 %weights_load_14369_read, i32 %bitcast_ln145_203" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3371 'fmul' 'mul21_63_6' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3372 [1/2] (5.91ns)   --->   "%mul21_63_1 = fmul i32 %weights_load_14370_read, i32 %bitcast_ln145_204" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3372 'fmul' 'mul21_63_1' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3373 [1/2] (5.91ns)   --->   "%mul21_63_1_1 = fmul i32 %weights_load_14371_read, i32 %bitcast_ln145_205" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3373 'fmul' 'mul21_63_1_1' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3374 [1/2] (5.91ns)   --->   "%mul21_63_1_2 = fmul i32 %weights_load_14372_read, i32 %bitcast_ln145_206" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3374 'fmul' 'mul21_63_1_2' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3375 [1/2] (5.91ns)   --->   "%mul21_63_2 = fmul i32 %weights_load_14373_read, i32 %bitcast_ln145_207" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3375 'fmul' 'mul21_63_2' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3376 [2/3] (7.29ns)   --->   "%tmp447 = fadd i32 %mul21_63_2_1, i32 %mul21_63_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3376 'fadd' 'tmp447' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 7.29>
ST_68 : Operation 3377 [1/1] (0.00ns)   --->   "%bitcast_ln174_1966 = bitcast i32 %temp_sum_3405" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 3377 'bitcast' 'bitcast_ln174_1966' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 3378 [1/1] (2.10ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_15, i32 %bitcast_ln174_1966" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 3378 'write' 'write_ln174' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_68 : Operation 3379 [1/3] (7.29ns)   --->   "%temp_sum_3409 = fadd i32 %tmp374, i32 %tmp371" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3379 'fadd' 'temp_sum_3409' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 3380 [2/3] (7.29ns)   --->   "%temp_sum_3411 = fadd i32 %tmp381, i32 %tmp378" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3380 'fadd' 'temp_sum_3411' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 3381 [2/3] (7.29ns)   --->   "%temp_sum_3413 = fadd i32 %tmp388, i32 %tmp385" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3381 'fadd' 'temp_sum_3413' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 3382 [3/3] (7.29ns)   --->   "%temp_sum_3415 = fadd i32 %tmp395, i32 %tmp392" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3382 'fadd' 'temp_sum_3415' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 3383 [1/3] (7.29ns)   --->   "%tmp399 = fadd i32 %tmp401, i32 %tmp400" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3383 'fadd' 'tmp399' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 3384 [1/3] (7.29ns)   --->   "%tmp402 = fadd i32 %tmp404, i32 %tmp403" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3384 'fadd' 'tmp402' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 3385 [2/3] (7.29ns)   --->   "%tmp406 = fadd i32 %tmp408, i32 %tmp407" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3385 'fadd' 'tmp406' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 3386 [2/3] (7.29ns)   --->   "%tmp409 = fadd i32 %tmp411, i32 %tmp410" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3386 'fadd' 'tmp409' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 3387 [3/3] (7.29ns)   --->   "%tmp413 = fadd i32 %tmp415, i32 %tmp414" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3387 'fadd' 'tmp413' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 3388 [3/3] (7.29ns)   --->   "%tmp416 = fadd i32 %tmp418, i32 %tmp417" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3388 'fadd' 'tmp416' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 3389 [1/3] (7.29ns)   --->   "%tmp421 = fadd i32 %temp_sum_3422, i32 %mul21_60_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3389 'fadd' 'tmp421' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 3390 [1/3] (7.29ns)   --->   "%tmp422 = fadd i32 %mul21_60_6, i32 %mul21_60_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3390 'fadd' 'tmp422' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 3391 [1/3] (7.29ns)   --->   "%tmp424 = fadd i32 %mul21_60_1_1, i32 %mul21_60_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3391 'fadd' 'tmp424' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 3392 [1/3] (7.29ns)   --->   "%tmp425 = fadd i32 %tmp426, i32 %mul21_60_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3392 'fadd' 'tmp425' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 3393 [2/3] (7.29ns)   --->   "%tmp428 = fadd i32 %temp_sum_3424, i32 %mul21_61_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3393 'fadd' 'tmp428' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 3394 [2/3] (7.29ns)   --->   "%tmp429 = fadd i32 %mul21_61_6, i32 %mul21_61_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3394 'fadd' 'tmp429' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 3395 [2/3] (7.29ns)   --->   "%tmp431 = fadd i32 %mul21_61_1_1, i32 %mul21_61_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3395 'fadd' 'tmp431' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 3396 [2/3] (7.29ns)   --->   "%tmp432 = fadd i32 %tmp433, i32 %mul21_61_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3396 'fadd' 'tmp432' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 3397 [3/3] (7.29ns)   --->   "%tmp435 = fadd i32 %temp_sum_3426, i32 %mul21_62_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3397 'fadd' 'tmp435' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 3398 [3/3] (7.29ns)   --->   "%tmp436 = fadd i32 %mul21_62_6, i32 %mul21_62_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3398 'fadd' 'tmp436' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 3399 [3/3] (7.29ns)   --->   "%tmp438 = fadd i32 %mul21_62_1_1, i32 %mul21_62_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3399 'fadd' 'tmp438' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 3400 [3/3] (7.29ns)   --->   "%tmp439 = fadd i32 %tmp440, i32 %mul21_62_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3400 'fadd' 'tmp439' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 3401 [3/3] (7.29ns)   --->   "%tmp442 = fadd i32 %temp_sum_3428, i32 %mul21_63_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3401 'fadd' 'tmp442' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 3402 [1/3] (7.29ns)   --->   "%tmp447 = fadd i32 %mul21_63_2_1, i32 %mul21_63_2_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3402 'fadd' 'tmp447' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 7.29>
ST_69 : Operation 3403 [1/1] (0.00ns)   --->   "%bitcast_ln174_1967 = bitcast i32 %temp_sum_3407" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 3403 'bitcast' 'bitcast_ln174_1967' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 3404 [1/1] (2.10ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_15, i32 %bitcast_ln174_1967" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 3404 'write' 'write_ln174' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_69 : Operation 3405 [1/3] (7.29ns)   --->   "%temp_sum_3411 = fadd i32 %tmp381, i32 %tmp378" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3405 'fadd' 'temp_sum_3411' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3406 [1/3] (7.29ns)   --->   "%temp_sum_3413 = fadd i32 %tmp388, i32 %tmp385" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3406 'fadd' 'temp_sum_3413' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3407 [2/3] (7.29ns)   --->   "%temp_sum_3415 = fadd i32 %tmp395, i32 %tmp392" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3407 'fadd' 'temp_sum_3415' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3408 [1/3] (7.29ns)   --->   "%tmp406 = fadd i32 %tmp408, i32 %tmp407" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3408 'fadd' 'tmp406' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3409 [1/3] (7.29ns)   --->   "%tmp409 = fadd i32 %tmp411, i32 %tmp410" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3409 'fadd' 'tmp409' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3410 [2/3] (7.29ns)   --->   "%tmp413 = fadd i32 %tmp415, i32 %tmp414" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3410 'fadd' 'tmp413' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3411 [2/3] (7.29ns)   --->   "%tmp416 = fadd i32 %tmp418, i32 %tmp417" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3411 'fadd' 'tmp416' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3412 [3/3] (7.29ns)   --->   "%tmp420 = fadd i32 %tmp422, i32 %tmp421" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3412 'fadd' 'tmp420' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3413 [1/3] (7.29ns)   --->   "%tmp428 = fadd i32 %temp_sum_3424, i32 %mul21_61_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3413 'fadd' 'tmp428' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3414 [1/3] (7.29ns)   --->   "%tmp429 = fadd i32 %mul21_61_6, i32 %mul21_61_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3414 'fadd' 'tmp429' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3415 [1/3] (7.29ns)   --->   "%tmp431 = fadd i32 %mul21_61_1_1, i32 %mul21_61_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3415 'fadd' 'tmp431' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3416 [1/3] (7.29ns)   --->   "%tmp432 = fadd i32 %tmp433, i32 %mul21_61_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3416 'fadd' 'tmp432' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3417 [2/3] (7.29ns)   --->   "%tmp435 = fadd i32 %temp_sum_3426, i32 %mul21_62_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3417 'fadd' 'tmp435' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3418 [2/3] (7.29ns)   --->   "%tmp436 = fadd i32 %mul21_62_6, i32 %mul21_62_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3418 'fadd' 'tmp436' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3419 [2/3] (7.29ns)   --->   "%tmp438 = fadd i32 %mul21_62_1_1, i32 %mul21_62_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3419 'fadd' 'tmp438' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3420 [2/3] (7.29ns)   --->   "%tmp439 = fadd i32 %tmp440, i32 %mul21_62_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3420 'fadd' 'tmp439' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3421 [2/3] (7.29ns)   --->   "%tmp442 = fadd i32 %temp_sum_3428, i32 %mul21_63_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3421 'fadd' 'tmp442' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3422 [3/3] (7.29ns)   --->   "%tmp443 = fadd i32 %mul21_63_6, i32 %mul21_63_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3422 'fadd' 'tmp443' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3423 [3/3] (7.29ns)   --->   "%tmp445 = fadd i32 %mul21_63_1_1, i32 %mul21_63_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3423 'fadd' 'tmp445' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3424 [3/3] (7.29ns)   --->   "%tmp446 = fadd i32 %tmp447, i32 %mul21_63_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3424 'fadd' 'tmp446' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 7.29>
ST_70 : Operation 3425 [1/1] (0.00ns)   --->   "%bitcast_ln174_1968 = bitcast i32 %temp_sum_3409" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 3425 'bitcast' 'bitcast_ln174_1968' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 3426 [1/1] (2.10ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_15, i32 %bitcast_ln174_1968" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 3426 'write' 'write_ln174' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_70 : Operation 3427 [1/3] (7.29ns)   --->   "%temp_sum_3415 = fadd i32 %tmp395, i32 %tmp392" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3427 'fadd' 'temp_sum_3415' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 3428 [3/3] (7.29ns)   --->   "%temp_sum_3417 = fadd i32 %tmp402, i32 %tmp399" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3428 'fadd' 'temp_sum_3417' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 3429 [1/3] (7.29ns)   --->   "%tmp413 = fadd i32 %tmp415, i32 %tmp414" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3429 'fadd' 'tmp413' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 3430 [1/3] (7.29ns)   --->   "%tmp416 = fadd i32 %tmp418, i32 %tmp417" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3430 'fadd' 'tmp416' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 3431 [2/3] (7.29ns)   --->   "%tmp420 = fadd i32 %tmp422, i32 %tmp421" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3431 'fadd' 'tmp420' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 3432 [3/3] (7.29ns)   --->   "%tmp423 = fadd i32 %tmp425, i32 %tmp424" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3432 'fadd' 'tmp423' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 3433 [3/3] (7.29ns)   --->   "%tmp427 = fadd i32 %tmp429, i32 %tmp428" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3433 'fadd' 'tmp427' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 3434 [3/3] (7.29ns)   --->   "%tmp430 = fadd i32 %tmp432, i32 %tmp431" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3434 'fadd' 'tmp430' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 3435 [1/3] (7.29ns)   --->   "%tmp435 = fadd i32 %temp_sum_3426, i32 %mul21_62_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3435 'fadd' 'tmp435' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 3436 [1/3] (7.29ns)   --->   "%tmp436 = fadd i32 %mul21_62_6, i32 %mul21_62_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3436 'fadd' 'tmp436' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 3437 [1/3] (7.29ns)   --->   "%tmp438 = fadd i32 %mul21_62_1_1, i32 %mul21_62_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3437 'fadd' 'tmp438' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 3438 [1/3] (7.29ns)   --->   "%tmp439 = fadd i32 %tmp440, i32 %mul21_62_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3438 'fadd' 'tmp439' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 3439 [1/3] (7.29ns)   --->   "%tmp442 = fadd i32 %temp_sum_3428, i32 %mul21_63_s" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3439 'fadd' 'tmp442' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 3440 [2/3] (7.29ns)   --->   "%tmp443 = fadd i32 %mul21_63_6, i32 %mul21_63_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3440 'fadd' 'tmp443' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 3441 [2/3] (7.29ns)   --->   "%tmp445 = fadd i32 %mul21_63_1_1, i32 %mul21_63_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3441 'fadd' 'tmp445' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 3442 [2/3] (7.29ns)   --->   "%tmp446 = fadd i32 %tmp447, i32 %mul21_63_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3442 'fadd' 'tmp446' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 7.29>
ST_71 : Operation 3443 [1/1] (0.00ns)   --->   "%bitcast_ln174_1969 = bitcast i32 %temp_sum_3411" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 3443 'bitcast' 'bitcast_ln174_1969' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 3444 [1/1] (2.10ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_15, i32 %bitcast_ln174_1969" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 3444 'write' 'write_ln174' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_71 : Operation 3445 [2/3] (7.29ns)   --->   "%temp_sum_3417 = fadd i32 %tmp402, i32 %tmp399" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3445 'fadd' 'temp_sum_3417' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3446 [3/3] (7.29ns)   --->   "%temp_sum_3419 = fadd i32 %tmp409, i32 %tmp406" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3446 'fadd' 'temp_sum_3419' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3447 [3/3] (7.29ns)   --->   "%temp_sum_3421 = fadd i32 %tmp416, i32 %tmp413" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3447 'fadd' 'temp_sum_3421' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3448 [1/3] (7.29ns)   --->   "%tmp420 = fadd i32 %tmp422, i32 %tmp421" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3448 'fadd' 'tmp420' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3449 [2/3] (7.29ns)   --->   "%tmp423 = fadd i32 %tmp425, i32 %tmp424" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3449 'fadd' 'tmp423' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3450 [2/3] (7.29ns)   --->   "%tmp427 = fadd i32 %tmp429, i32 %tmp428" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3450 'fadd' 'tmp427' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3451 [2/3] (7.29ns)   --->   "%tmp430 = fadd i32 %tmp432, i32 %tmp431" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3451 'fadd' 'tmp430' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3452 [3/3] (7.29ns)   --->   "%tmp434 = fadd i32 %tmp436, i32 %tmp435" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3452 'fadd' 'tmp434' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3453 [3/3] (7.29ns)   --->   "%tmp437 = fadd i32 %tmp439, i32 %tmp438" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3453 'fadd' 'tmp437' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3454 [1/3] (7.29ns)   --->   "%tmp443 = fadd i32 %mul21_63_6, i32 %mul21_63_1" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3454 'fadd' 'tmp443' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3455 [1/3] (7.29ns)   --->   "%tmp445 = fadd i32 %mul21_63_1_1, i32 %mul21_63_1_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3455 'fadd' 'tmp445' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3456 [1/3] (7.29ns)   --->   "%tmp446 = fadd i32 %tmp447, i32 %mul21_63_2" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3456 'fadd' 'tmp446' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 7.29>
ST_72 : Operation 3457 [1/1] (0.00ns)   --->   "%bitcast_ln174_1970 = bitcast i32 %temp_sum_3413" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 3457 'bitcast' 'bitcast_ln174_1970' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 3458 [1/1] (2.10ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_15, i32 %bitcast_ln174_1970" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 3458 'write' 'write_ln174' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_72 : Operation 3459 [1/3] (7.29ns)   --->   "%temp_sum_3417 = fadd i32 %tmp402, i32 %tmp399" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3459 'fadd' 'temp_sum_3417' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 3460 [2/3] (7.29ns)   --->   "%temp_sum_3419 = fadd i32 %tmp409, i32 %tmp406" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3460 'fadd' 'temp_sum_3419' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 3461 [2/3] (7.29ns)   --->   "%temp_sum_3421 = fadd i32 %tmp416, i32 %tmp413" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3461 'fadd' 'temp_sum_3421' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 3462 [1/3] (7.29ns)   --->   "%tmp423 = fadd i32 %tmp425, i32 %tmp424" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3462 'fadd' 'tmp423' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 3463 [1/3] (7.29ns)   --->   "%tmp427 = fadd i32 %tmp429, i32 %tmp428" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3463 'fadd' 'tmp427' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 3464 [1/3] (7.29ns)   --->   "%tmp430 = fadd i32 %tmp432, i32 %tmp431" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3464 'fadd' 'tmp430' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 3465 [2/3] (7.29ns)   --->   "%tmp434 = fadd i32 %tmp436, i32 %tmp435" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3465 'fadd' 'tmp434' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 3466 [2/3] (7.29ns)   --->   "%tmp437 = fadd i32 %tmp439, i32 %tmp438" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3466 'fadd' 'tmp437' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 3467 [3/3] (7.29ns)   --->   "%tmp441 = fadd i32 %tmp443, i32 %tmp442" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3467 'fadd' 'tmp441' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 7.29>
ST_73 : Operation 3468 [1/1] (0.00ns)   --->   "%bitcast_ln174_1971 = bitcast i32 %temp_sum_3415" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 3468 'bitcast' 'bitcast_ln174_1971' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 3469 [1/1] (2.10ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_15, i32 %bitcast_ln174_1971" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 3469 'write' 'write_ln174' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_73 : Operation 3470 [1/3] (7.29ns)   --->   "%temp_sum_3419 = fadd i32 %tmp409, i32 %tmp406" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3470 'fadd' 'temp_sum_3419' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 3471 [1/3] (7.29ns)   --->   "%temp_sum_3421 = fadd i32 %tmp416, i32 %tmp413" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3471 'fadd' 'temp_sum_3421' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 3472 [3/3] (7.29ns)   --->   "%temp_sum_3423 = fadd i32 %tmp423, i32 %tmp420" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3472 'fadd' 'temp_sum_3423' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 3473 [1/3] (7.29ns)   --->   "%tmp434 = fadd i32 %tmp436, i32 %tmp435" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3473 'fadd' 'tmp434' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 3474 [1/3] (7.29ns)   --->   "%tmp437 = fadd i32 %tmp439, i32 %tmp438" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3474 'fadd' 'tmp437' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 3475 [2/3] (7.29ns)   --->   "%tmp441 = fadd i32 %tmp443, i32 %tmp442" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3475 'fadd' 'tmp441' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 3476 [3/3] (7.29ns)   --->   "%tmp444 = fadd i32 %tmp446, i32 %tmp445" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3476 'fadd' 'tmp444' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 7.29>
ST_74 : Operation 3477 [1/1] (0.00ns)   --->   "%bitcast_ln174_1972 = bitcast i32 %temp_sum_3417" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 3477 'bitcast' 'bitcast_ln174_1972' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 3478 [1/1] (2.10ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_15, i32 %bitcast_ln174_1972" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 3478 'write' 'write_ln174' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_74 : Operation 3479 [2/3] (7.29ns)   --->   "%temp_sum_3423 = fadd i32 %tmp423, i32 %tmp420" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3479 'fadd' 'temp_sum_3423' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3480 [3/3] (7.29ns)   --->   "%temp_sum_3425 = fadd i32 %tmp430, i32 %tmp427" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3480 'fadd' 'temp_sum_3425' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3481 [3/3] (7.29ns)   --->   "%temp_sum_3427 = fadd i32 %tmp437, i32 %tmp434" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3481 'fadd' 'temp_sum_3427' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3482 [1/3] (7.29ns)   --->   "%tmp441 = fadd i32 %tmp443, i32 %tmp442" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3482 'fadd' 'tmp441' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3483 [2/3] (7.29ns)   --->   "%tmp444 = fadd i32 %tmp446, i32 %tmp445" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3483 'fadd' 'tmp444' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 7.29>
ST_75 : Operation 3484 [1/1] (0.00ns)   --->   "%bitcast_ln174_1973 = bitcast i32 %temp_sum_3419" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 3484 'bitcast' 'bitcast_ln174_1973' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3485 [1/1] (2.10ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_15, i32 %bitcast_ln174_1973" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 3485 'write' 'write_ln174' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_75 : Operation 3486 [1/3] (7.29ns)   --->   "%temp_sum_3423 = fadd i32 %tmp423, i32 %tmp420" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3486 'fadd' 'temp_sum_3423' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3487 [2/3] (7.29ns)   --->   "%temp_sum_3425 = fadd i32 %tmp430, i32 %tmp427" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3487 'fadd' 'temp_sum_3425' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3488 [2/3] (7.29ns)   --->   "%temp_sum_3427 = fadd i32 %tmp437, i32 %tmp434" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3488 'fadd' 'temp_sum_3427' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3489 [1/3] (7.29ns)   --->   "%tmp444 = fadd i32 %tmp446, i32 %tmp445" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3489 'fadd' 'tmp444' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 7.29>
ST_76 : Operation 3490 [1/1] (0.00ns)   --->   "%bitcast_ln174_1974 = bitcast i32 %temp_sum_3421" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 3490 'bitcast' 'bitcast_ln174_1974' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3491 [1/1] (2.10ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_15, i32 %bitcast_ln174_1974" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 3491 'write' 'write_ln174' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_76 : Operation 3492 [1/3] (7.29ns)   --->   "%temp_sum_3425 = fadd i32 %tmp430, i32 %tmp427" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3492 'fadd' 'temp_sum_3425' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3493 [1/3] (7.29ns)   --->   "%temp_sum_3427 = fadd i32 %tmp437, i32 %tmp434" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3493 'fadd' 'temp_sum_3427' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 7.29>
ST_77 : Operation 3494 [1/1] (0.00ns)   --->   "%bitcast_ln174_1975 = bitcast i32 %temp_sum_3423" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 3494 'bitcast' 'bitcast_ln174_1975' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3495 [1/1] (2.10ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_15, i32 %bitcast_ln174_1975" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 3495 'write' 'write_ln174' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_77 : Operation 3496 [3/3] (7.29ns)   --->   "%temp_sum_3429 = fadd i32 %tmp444, i32 %tmp441" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3496 'fadd' 'temp_sum_3429' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 7.29>
ST_78 : Operation 3497 [1/1] (0.00ns)   --->   "%bitcast_ln174_1976 = bitcast i32 %temp_sum_3425" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 3497 'bitcast' 'bitcast_ln174_1976' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3498 [1/1] (2.10ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_15, i32 %bitcast_ln174_1976" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 3498 'write' 'write_ln174' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_78 : Operation 3499 [2/3] (7.29ns)   --->   "%temp_sum_3429 = fadd i32 %tmp444, i32 %tmp441" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3499 'fadd' 'temp_sum_3429' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 7.29>
ST_79 : Operation 3500 [1/1] (0.00ns)   --->   "%bitcast_ln174_1977 = bitcast i32 %temp_sum_3427" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 3500 'bitcast' 'bitcast_ln174_1977' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 3501 [1/1] (2.10ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_15, i32 %bitcast_ln174_1977" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 3501 'write' 'write_ln174' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_79 : Operation 3502 [1/3] (7.29ns)   --->   "%temp_sum_3429 = fadd i32 %tmp444, i32 %tmp441" [forward_prop/src/forward_prop.cpp:287]   --->   Operation 3502 'fadd' 'temp_sum_3429' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 2.10>
ST_80 : Operation 3503 [1/1] (0.00ns)   --->   "%specpipeline_ln277 = specpipeline void @_ssdm_op_SpecPipeline, i32 64, i32 0, i32 0, i32 0, void @empty_30" [forward_prop/src/forward_prop.cpp:277]   --->   Operation 3503 'specpipeline' 'specpipeline_ln277' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 3504 [1/1] (0.00ns)   --->   "%specloopname_ln275 = specloopname void @_ssdm_op_SpecLoopName, void @empty_42" [forward_prop/src/forward_prop.cpp:275]   --->   Operation 3504 'specloopname' 'specloopname_ln275' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 3505 [1/1] (0.00ns)   --->   "%bitcast_ln174_1978 = bitcast i32 %temp_sum_3429" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 3505 'bitcast' 'bitcast_ln174_1978' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 3506 [1/1] (2.10ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_15, i32 %bitcast_ln174_1978" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 3506 'write' 'write_ln174' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_80 : Operation 3507 [1/1] (0.00ns)   --->   "%br_ln275 = br void %for.inc.63.2" [forward_prop/src/forward_prop.cpp:275]   --->   Operation 3507 'br' 'br_ln275' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.33ns
The critical path consists of the following:
	'alloca' operation ('input_counter') [579]  (0 ns)
	'load' operation ('input_counter', forward_prop/src/forward_prop.cpp:275) on local variable 'input_counter' [1161]  (0 ns)
	'add' operation ('input_counter', forward_prop/src/forward_prop.cpp:275) [1164]  (0.871 ns)
	'store' operation ('store_ln275', forward_prop/src/forward_prop.cpp:275) of variable 'input_counter', forward_prop/src/forward_prop.cpp:275 on local variable 'input_counter' [2404]  (0.46 ns)

 <State 2>: 2.1ns
The critical path consists of the following:
	fifo read operation ('conv2d_64_padded_window_stream_15_read', /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv2d_64_padded_window_stream_15' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [1169]  (2.1 ns)

 <State 3>: 5.91ns
The critical path consists of the following:
	'fmul' operation ('temp_sum', forward_prop/src/forward_prop.cpp:287) [1188]  (5.91 ns)

 <State 4>: 5.91ns
The critical path consists of the following:
	'fmul' operation ('temp_sum', forward_prop/src/forward_prop.cpp:287) [1188]  (5.91 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('tmp1', forward_prop/src/forward_prop.cpp:287) [1197]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('tmp1', forward_prop/src/forward_prop.cpp:287) [1197]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('tmp1', forward_prop/src/forward_prop.cpp:287) [1197]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('tmp2', forward_prop/src/forward_prop.cpp:287) [1198]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('tmp', forward_prop/src/forward_prop.cpp:287) [1199]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('tmp', forward_prop/src/forward_prop.cpp:287) [1199]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('tmp', forward_prop/src/forward_prop.cpp:287) [1199]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('tmp3', forward_prop/src/forward_prop.cpp:287) [1203]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('tmp3', forward_prop/src/forward_prop.cpp:287) [1203]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('temp_sum', forward_prop/src/forward_prop.cpp:287) [1204]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('temp_sum', forward_prop/src/forward_prop.cpp:287) [1204]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('temp_sum', forward_prop/src/forward_prop.cpp:287) [1204]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('temp_sum', forward_prop/src/forward_prop.cpp:287) [1242]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('temp_sum', forward_prop/src/forward_prop.cpp:287) [1261]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('temp_sum', forward_prop/src/forward_prop.cpp:287) [1280]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('temp_sum', forward_prop/src/forward_prop.cpp:287) [1299]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('temp_sum', forward_prop/src/forward_prop.cpp:287) [1318]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('temp_sum', forward_prop/src/forward_prop.cpp:287) [1337]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('temp_sum', forward_prop/src/forward_prop.cpp:287) [1356]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('temp_sum', forward_prop/src/forward_prop.cpp:287) [1375]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('temp_sum', forward_prop/src/forward_prop.cpp:287) [1394]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('temp_sum', forward_prop/src/forward_prop.cpp:287) [1413]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('temp_sum', forward_prop/src/forward_prop.cpp:287) [1432]  (7.3 ns)

 <State 28>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('temp_sum', forward_prop/src/forward_prop.cpp:287) [1451]  (7.3 ns)

 <State 29>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('temp_sum', forward_prop/src/forward_prop.cpp:287) [1470]  (7.3 ns)

 <State 30>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('temp_sum', forward_prop/src/forward_prop.cpp:287) [1489]  (7.3 ns)

 <State 31>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('temp_sum', forward_prop/src/forward_prop.cpp:287) [1508]  (7.3 ns)

 <State 32>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('temp_sum', forward_prop/src/forward_prop.cpp:287) [1527]  (7.3 ns)

 <State 33>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('temp_sum', forward_prop/src/forward_prop.cpp:287) [1546]  (7.3 ns)

 <State 34>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('temp_sum', forward_prop/src/forward_prop.cpp:287) [1565]  (7.3 ns)

 <State 35>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('temp_sum', forward_prop/src/forward_prop.cpp:287) [1584]  (7.3 ns)

 <State 36>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('temp_sum', forward_prop/src/forward_prop.cpp:287) [1603]  (7.3 ns)

 <State 37>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('temp_sum', forward_prop/src/forward_prop.cpp:287) [1622]  (7.3 ns)

 <State 38>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('temp_sum', forward_prop/src/forward_prop.cpp:287) [1641]  (7.3 ns)

 <State 39>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('temp_sum', forward_prop/src/forward_prop.cpp:287) [1660]  (7.3 ns)

 <State 40>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('temp_sum', forward_prop/src/forward_prop.cpp:287) [1679]  (7.3 ns)

 <State 41>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('temp_sum', forward_prop/src/forward_prop.cpp:287) [1698]  (7.3 ns)

 <State 42>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('temp_sum', forward_prop/src/forward_prop.cpp:287) [1717]  (7.3 ns)

 <State 43>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('temp_sum', forward_prop/src/forward_prop.cpp:287) [1736]  (7.3 ns)

 <State 44>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('temp_sum', forward_prop/src/forward_prop.cpp:287) [1755]  (7.3 ns)

 <State 45>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('temp_sum', forward_prop/src/forward_prop.cpp:287) [1774]  (7.3 ns)

 <State 46>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('temp_sum', forward_prop/src/forward_prop.cpp:287) [1793]  (7.3 ns)

 <State 47>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('temp_sum', forward_prop/src/forward_prop.cpp:287) [1812]  (7.3 ns)

 <State 48>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('temp_sum', forward_prop/src/forward_prop.cpp:287) [1831]  (7.3 ns)

 <State 49>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('temp_sum', forward_prop/src/forward_prop.cpp:287) [1850]  (7.3 ns)

 <State 50>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('temp_sum', forward_prop/src/forward_prop.cpp:287) [1869]  (7.3 ns)

 <State 51>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('temp_sum', forward_prop/src/forward_prop.cpp:287) [1888]  (7.3 ns)

 <State 52>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('temp_sum', forward_prop/src/forward_prop.cpp:287) [1907]  (7.3 ns)

 <State 53>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('temp_sum', forward_prop/src/forward_prop.cpp:287) [1926]  (7.3 ns)

 <State 54>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('temp_sum', forward_prop/src/forward_prop.cpp:287) [1945]  (7.3 ns)

 <State 55>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('temp_sum', forward_prop/src/forward_prop.cpp:287) [1964]  (7.3 ns)

 <State 56>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('temp_sum', forward_prop/src/forward_prop.cpp:287) [1983]  (7.3 ns)

 <State 57>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('temp_sum', forward_prop/src/forward_prop.cpp:287) [2002]  (7.3 ns)

 <State 58>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('temp_sum', forward_prop/src/forward_prop.cpp:287) [2021]  (7.3 ns)

 <State 59>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('temp_sum', forward_prop/src/forward_prop.cpp:287) [2040]  (7.3 ns)

 <State 60>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('temp_sum', forward_prop/src/forward_prop.cpp:287) [2059]  (7.3 ns)

 <State 61>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('temp_sum', forward_prop/src/forward_prop.cpp:287) [2078]  (7.3 ns)

 <State 62>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('temp_sum', forward_prop/src/forward_prop.cpp:287) [2097]  (7.3 ns)

 <State 63>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('temp_sum', forward_prop/src/forward_prop.cpp:287) [2116]  (7.3 ns)

 <State 64>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('temp_sum', forward_prop/src/forward_prop.cpp:287) [2135]  (7.3 ns)

 <State 65>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('temp_sum', forward_prop/src/forward_prop.cpp:287) [2154]  (7.3 ns)

 <State 66>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('temp_sum', forward_prop/src/forward_prop.cpp:287) [2173]  (7.3 ns)

 <State 67>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('temp_sum', forward_prop/src/forward_prop.cpp:287) [2192]  (7.3 ns)

 <State 68>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('temp_sum', forward_prop/src/forward_prop.cpp:287) [2211]  (7.3 ns)

 <State 69>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('temp_sum', forward_prop/src/forward_prop.cpp:287) [2230]  (7.3 ns)

 <State 70>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('temp_sum', forward_prop/src/forward_prop.cpp:287) [2268]  (7.3 ns)

 <State 71>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('temp_sum', forward_prop/src/forward_prop.cpp:287) [2287]  (7.3 ns)

 <State 72>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('temp_sum', forward_prop/src/forward_prop.cpp:287) [2287]  (7.3 ns)

 <State 73>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('temp_sum', forward_prop/src/forward_prop.cpp:287) [2306]  (7.3 ns)

 <State 74>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('temp_sum', forward_prop/src/forward_prop.cpp:287) [2344]  (7.3 ns)

 <State 75>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('temp_sum', forward_prop/src/forward_prop.cpp:287) [2344]  (7.3 ns)

 <State 76>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('temp_sum', forward_prop/src/forward_prop.cpp:287) [2363]  (7.3 ns)

 <State 77>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('temp_sum', forward_prop/src/forward_prop.cpp:287) [2401]  (7.3 ns)

 <State 78>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('temp_sum', forward_prop/src/forward_prop.cpp:287) [2401]  (7.3 ns)

 <State 79>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('temp_sum', forward_prop/src/forward_prop.cpp:287) [2401]  (7.3 ns)

 <State 80>: 2.1ns
The critical path consists of the following:
	fifo write operation ('write_ln174', /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'in_channel_map_stream_15' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [2403]  (2.1 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
