rx_data_in_n[0] i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_iddr/D 1.608ns
rx_data_in_n[2] i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/i_rx_data_iddr/D 1.606ns
rx_data_in_n[1] i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[1].i_rx_data/i_rx_data_iddr/D 1.594ns
rx_frame_in_n i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/D 1.581ns
rx_data_in_n[5] i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[5].i_rx_data/i_rx_data_iddr/D 1.581ns
rx_data_in_n[4] i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[4].i_rx_data/i_rx_data_iddr/D 1.573ns
rx_data_in_n[3] i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[3].i_rx_data/i_rx_data_iddr/D 1.562ns
rx_clk_in_p i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[1].i_rx_data/i_rx_data_iddr/C 4.421ns
rx_clk_in_p i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[4].i_rx_data/i_rx_data_iddr/C 4.421ns
rx_clk_in_p i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[3].i_rx_data/i_rx_data_iddr/C 4.418ns
rx_clk_in_p i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_iddr/C 4.416ns
rx_clk_in_p i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[5].i_rx_data/i_rx_data_iddr/C 4.416ns
rx_clk_in_p i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/i_rx_data_iddr/C 4.413ns
rx_clk_in_p i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C 4.407ns

Details:

Slack:                    inf
  Source:                 rx_data_in_n[0]
                            (input port)
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_iddr/D
                            (rising edge-triggered cell IDDR clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.608ns  (logic 1.608ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        3.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.987ns = ( 7.987 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 f  rx_data_in_n[0] (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/rx_data_in_n[0]
    Y18                  IBUFDS (Prop_ibufds_IB_O)    0.928     0.928 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_ibuf/O
                         net (fo=1, routed)           0.000     0.928    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/rx_data_ibuf_s
    IDELAY_X1Y66         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.680     1.608 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_idelay/DATAOUT
                         net (fo=1, routed)           0.000     1.608    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/rx_data_idelay_s
    ILOGIC_X1Y66         IDDR                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_iddr/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     4.000     4.000 f  
    N20                                               0.000     4.000 f  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.816     4.816 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701     6.517    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078     6.595 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=6104, routed)        1.392     7.987    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/clk
    ILOGIC_X1Y66         IDDR                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_iddr/C

Slack:                    inf
  Source:                 rx_data_in_n[2]
                            (input port)
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/i_rx_data_iddr/D
                            (rising edge-triggered cell IDDR clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.606ns  (logic 1.606ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        3.984ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.984ns = ( 7.984 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W20                                               0.000     0.000 f  rx_data_in_n[2] (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/rx_data_in_n[0]
    V20                  IBUFDS (Prop_ibufds_IB_O)    0.926     0.926 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/i_rx_data_ibuf/O
                         net (fo=1, routed)           0.000     0.926    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/rx_data_ibuf_s
    IDELAY_X1Y68         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.680     1.606 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/i_rx_data_idelay/DATAOUT
                         net (fo=1, routed)           0.000     1.606    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/rx_data_idelay_s
    ILOGIC_X1Y68         IDDR                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/i_rx_data_iddr/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     4.000     4.000 f  
    N20                                               0.000     4.000 f  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.816     4.816 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701     6.517    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078     6.595 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=6104, routed)        1.389     7.984    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/clk
    ILOGIC_X1Y68         IDDR                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/i_rx_data_iddr/C

Slack:                    inf
  Source:                 rx_data_in_n[1]
                            (input port)
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[1].i_rx_data/i_rx_data_iddr/D
                            (rising edge-triggered cell IDDR clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.594ns  (logic 1.594ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        3.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.991ns = ( 7.991 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 f  rx_data_in_n[1] (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[1].i_rx_data/rx_data_in_n[0]
    V17                  IBUFDS (Prop_ibufds_IB_O)    0.914     0.914 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[1].i_rx_data/i_rx_data_ibuf/O
                         net (fo=1, routed)           0.000     0.914    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[1].i_rx_data/rx_data_ibuf_s
    IDELAY_X1Y58         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.680     1.594 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[1].i_rx_data/i_rx_data_idelay/DATAOUT
                         net (fo=1, routed)           0.000     1.594    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[1].i_rx_data/rx_data_idelay_s
    ILOGIC_X1Y58         IDDR                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[1].i_rx_data/i_rx_data_iddr/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     4.000     4.000 f  
    N20                                               0.000     4.000 f  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.816     4.816 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701     6.517    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078     6.595 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=6104, routed)        1.396     7.991    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[1].i_rx_data/clk
    ILOGIC_X1Y58         IDDR                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[1].i_rx_data/i_rx_data_iddr/C

Slack:                    inf
  Source:                 rx_frame_in_n
                            (input port)
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/D
                            (rising edge-triggered cell IDDR clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.581ns  (logic 1.581ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        3.979ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.979ns = ( 7.979 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 f  rx_frame_in_n (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/rx_frame_in_n
    U18                  IBUFDS (Prop_ibufds_IB_O)    0.901     0.901 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_rx_data_ibuf/O
                         net (fo=1, routed)           0.000     0.901    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/rx_data_ibuf_s
    IDELAY_X1Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.680     1.581 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_rx_data_idelay/DATAOUT
                         net (fo=1, routed)           0.000     1.581    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/rx_data_idelay_s
    ILOGIC_X1Y76         IDDR                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     4.000     4.000 f  
    N20                                               0.000     4.000 f  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.816     4.816 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701     6.517    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078     6.595 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=6104, routed)        1.384     7.979    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/clk
    ILOGIC_X1Y76         IDDR                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C

Slack:                    inf
  Source:                 rx_data_in_n[5]
                            (input port)
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[5].i_rx_data/i_rx_data_iddr/D
                            (rising edge-triggered cell IDDR clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.581ns  (logic 1.581ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        3.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.987ns = ( 7.987 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  rx_data_in_n[5] (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[5].i_rx_data/rx_data_in_n[0]
    V16                  IBUFDS (Prop_ibufds_IB_O)    0.901     0.901 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[5].i_rx_data/i_rx_data_ibuf/O
                         net (fo=1, routed)           0.000     0.901    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[5].i_rx_data/rx_data_ibuf_s
    IDELAY_X1Y64         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.680     1.581 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[5].i_rx_data/i_rx_data_idelay/DATAOUT
                         net (fo=1, routed)           0.000     1.581    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[5].i_rx_data/rx_data_idelay_s
    ILOGIC_X1Y64         IDDR                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[5].i_rx_data/i_rx_data_iddr/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     4.000     4.000 f  
    N20                                               0.000     4.000 f  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.816     4.816 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701     6.517    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078     6.595 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=6104, routed)        1.392     7.987    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[5].i_rx_data/clk
    ILOGIC_X1Y64         IDDR                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[5].i_rx_data/i_rx_data_iddr/C

Slack:                    inf
  Source:                 rx_data_in_n[4]
                            (input port)
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[4].i_rx_data/i_rx_data_iddr/D
                            (rising edge-triggered cell IDDR clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.573ns  (logic 1.573ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        3.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.991ns = ( 7.991 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rx_data_in_n[4] (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[4].i_rx_data/rx_data_in_n[0]
    W18                  IBUFDS (Prop_ibufds_IB_O)    0.893     0.893 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[4].i_rx_data/i_rx_data_ibuf/O
                         net (fo=1, routed)           0.000     0.893    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[4].i_rx_data/rx_data_ibuf_s
    IDELAY_X1Y56         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.680     1.573 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[4].i_rx_data/i_rx_data_idelay/DATAOUT
                         net (fo=1, routed)           0.000     1.573    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[4].i_rx_data/rx_data_idelay_s
    ILOGIC_X1Y56         IDDR                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[4].i_rx_data/i_rx_data_iddr/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     4.000     4.000 f  
    N20                                               0.000     4.000 f  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.816     4.816 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701     6.517    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078     6.595 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=6104, routed)        1.396     7.991    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[4].i_rx_data/clk
    ILOGIC_X1Y56         IDDR                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[4].i_rx_data/i_rx_data_iddr/C

Slack:                    inf
  Source:                 rx_data_in_n[3]
                            (input port)
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[3].i_rx_data/i_rx_data_iddr/D
                            (rising edge-triggered cell IDDR clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.562ns  (logic 1.562ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        3.989ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.989ns = ( 7.989 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  rx_data_in_n[3] (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[3].i_rx_data/rx_data_in_n[0]
    R16                  IBUFDS (Prop_ibufds_IB_O)    0.882     0.882 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[3].i_rx_data/i_rx_data_ibuf/O
                         net (fo=1, routed)           0.000     0.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[3].i_rx_data/rx_data_ibuf_s
    IDELAY_X1Y62         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.680     1.562 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[3].i_rx_data/i_rx_data_idelay/DATAOUT
                         net (fo=1, routed)           0.000     1.562    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[3].i_rx_data/rx_data_idelay_s
    ILOGIC_X1Y62         IDDR                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[3].i_rx_data/i_rx_data_iddr/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     4.000     4.000 f  
    N20                                               0.000     4.000 f  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.816     4.816 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701     6.517    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078     6.595 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=6104, routed)        1.394     7.989    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[3].i_rx_data/clk
    ILOGIC_X1Y62         IDDR                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[3].i_rx_data/i_rx_data_iddr/C

Slack:                    inf
  Source:                 rx_clk_in_p
                            (clock source 'rx_clk'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[1].i_rx_data/i_rx_data_iddr/C
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.421ns  (logic 0.942ns (21.301%)  route 3.479ns (78.699%))
  Logic Levels:           2  (BUFG=1 IBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     4.000     4.000 f  
    N20                                               0.000     4.000 f  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.856     4.856 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     6.729    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     6.815 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=6104, routed)        1.606     8.421    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[1].i_rx_data/clk
    ILOGIC_X1Y58         IDDR                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[1].i_rx_data/i_rx_data_iddr/C
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_clk_in_p
                            (clock source 'rx_clk'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[4].i_rx_data/i_rx_data_iddr/C
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.421ns  (logic 0.942ns (21.301%)  route 3.479ns (78.699%))
  Logic Levels:           2  (BUFG=1 IBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     4.000     4.000 f  
    N20                                               0.000     4.000 f  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.856     4.856 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     6.729    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     6.815 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=6104, routed)        1.606     8.421    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[4].i_rx_data/clk
    ILOGIC_X1Y56         IDDR                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[4].i_rx_data/i_rx_data_iddr/C
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_clk_in_p
                            (clock source 'rx_clk'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[3].i_rx_data/i_rx_data_iddr/C
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.418ns  (logic 0.942ns (21.315%)  route 3.476ns (78.685%))
  Logic Levels:           2  (BUFG=1 IBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     4.000     4.000 f  
    N20                                               0.000     4.000 f  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.856     4.856 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     6.729    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     6.815 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=6104, routed)        1.603     8.418    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[3].i_rx_data/clk
    ILOGIC_X1Y62         IDDR                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[3].i_rx_data/i_rx_data_iddr/C
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_clk_in_p
                            (clock source 'rx_clk'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_iddr/C
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.416ns  (logic 0.942ns (21.325%)  route 3.474ns (78.675%))
  Logic Levels:           2  (BUFG=1 IBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     4.000     4.000 f  
    N20                                               0.000     4.000 f  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.856     4.856 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     6.729    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     6.815 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=6104, routed)        1.601     8.416    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/clk
    ILOGIC_X1Y66         IDDR                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_iddr/C
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_clk_in_p
                            (clock source 'rx_clk'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[5].i_rx_data/i_rx_data_iddr/C
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.416ns  (logic 0.942ns (21.325%)  route 3.474ns (78.675%))
  Logic Levels:           2  (BUFG=1 IBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     4.000     4.000 f  
    N20                                               0.000     4.000 f  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.856     4.856 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     6.729    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     6.815 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=6104, routed)        1.601     8.416    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[5].i_rx_data/clk
    ILOGIC_X1Y64         IDDR                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[5].i_rx_data/i_rx_data_iddr/C
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_clk_in_p
                            (clock source 'rx_clk'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/i_rx_data_iddr/C
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.413ns  (logic 0.942ns (21.339%)  route 3.471ns (78.661%))
  Logic Levels:           2  (BUFG=1 IBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     4.000     4.000 f  
    N20                                               0.000     4.000 f  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.856     4.856 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     6.729    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     6.815 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=6104, routed)        1.598     8.413    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/clk
    ILOGIC_X1Y68         IDDR                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/i_rx_data_iddr/C
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_clk_in_p
                            (clock source 'rx_clk'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.407ns  (logic 0.942ns (21.368%)  route 3.465ns (78.632%))
  Logic Levels:           2  (BUFG=1 IBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     4.000     4.000 f  
    N20                                               0.000     4.000 f  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.856     4.856 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     6.729    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     6.815 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=6104, routed)        1.592     8.407    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/clk
    ILOGIC_X1Y76         IDDR                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C
  -------------------------------------------------------------------    -------------------





