Cadence Genus(TM) Synthesis Solution.
Copyright 2018 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 18.10-p003_1, built Thu Jun 07 23:53:27 IST 2018
Options: 
Date:    Wed Mar 10 18:48:42 2021
Host:    vlsi-09 (x86_64 w/Linux 2.6.32-696.20.1.el6.x86_64) (6cores*6cpus*1physical cpu*Intel(R) Core(TM) i5-8400 CPU @ 2.80GHz 9216KB) (7929776KB)
OS:      Red Hat Enterprise Linux Server release 6.9 (Santiago)

Checking out license: Genus_Synthesis

Loading tool scripts...

Finished loading tool scripts (4 seconds elapsed).

WARNING: This version of the tool is 1006 days old.
@genus:root: 1> set_db init_lib_search_path ./
  Setting attribute of root '/': 'init_lib_search_path' = ./
1 ./
@genus:root: 2> set_db init_hdl_search_path ./
  Setting attribute of root '/': 'init_hdl_search_path' = ./
1 ./
@genus:root: 3> set_db library fast.lib

Threads Configured:3

  Message Summary for Library fast.lib:
  *************************************
  Could not find an attribute in the library. [LBR-436]: 2184
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  Missing library level attribute. [LBR-516]: 1
  *************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.100000, 0.000000) in library 'fast.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
  Setting attribute of root '/': 'library' = fast.lib
1 fast.lib
@genus:root: 4> gui_show
@genus:root: 5> read_hdl -sv top.sv
@genus:root: 6> elaborate
  Library has 324 usable logic and 128 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'DES' from file './top.sv'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'DES'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:             9             35                                      elaborate
design:DES
@genus:root: 7> read_vcd -vcd_scope DES trace.vcd
Warning : None of '-static' or '-activity_profile' options given. [VCD-4]
        : Static analysis will be done on the VCD file 'trace.vcd'.
        : The '-static' option has been selected by default. To specify explicitly, use at least one of '-static' or '-activity_profile' options.


		Setting end time as last timestamp in VCD file

Error   : Syntax error in input VCD file. [POPT-550] [lp_new_vcd_analysis]
        : syntax error at line number 10 in file trace.vcd

        : Correct the error at indicated line number.
Done reading 10% of VCD file...
Done reading 20% of VCD file...
Done reading 30% of VCD file...
Done reading 40% of VCD file...
Done reading 50% of VCD file...
Done reading 60% of VCD file...
Done reading 70% of VCD file...
Done reading 80% of VCD file...
Done reading 90% of VCD file...
Done reading VCD file...

---------------------------------------------------------------
Asserted primary inputs in design         : 0 (0.00%)
Total connected primary inputs in design  : 129 (100.00%)
---------------------------------------------------------------
Asserted sequential outputs               : 0 (0.00%)
Total connected sequential outputs        : 12544 (100.00%)
------------------------------------------------------------------------------------
Total nets in design                      : 145682 (100.00%)
Nets asserted                             : 0 (0.00%)
Nets with no assertions                   : 145682 (100.00%)
   Constant nets                          : 37872 (26.00%)
------------------------------------------------------------------------------------
@genus:root: 8> read_sdc design.sdc
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      2 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      1 , failed      0 (runtime  0.00)
 "create_clock"             - successful      2 , failed      0 (runtime  0.00)
 "get_clocks"               - successful      2 , failed      0 (runtime  0.00)
 "get_ports"                - successful      2 , failed      0 (runtime  0.00)
 "remove_from_collection"   - successful      1 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      2 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.00)
 "set_input_transition"     - successful      1 , failed      0 (runtime  0.00)
 "set_load"                 - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
 "set_units"                - successful      1 , failed      0 (runtime  0.00)
Total runtime 0.0
@genus:root: 9> report_timing
============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.10-p003_1
  Generated on:           Mar 10 2021  06:49:59 pm
  Module:                 DES
  Operating conditions:   fast (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (400 ps) Setup Check with Pin E1/IP_reg[1]/clk->d
          Group: clk
     Startpoint: (R) msg[58]
          Clock: (R) VCLK
       Endpoint: (R) E1/IP_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     100                  
       Uncertainty:-     100                  
     Required Time:=     800                  
      Launch Clock:-       0                  
       Input Delay:-     400                  
         Data Path:-       0                  
             Slack:=     400                  

Exceptions/Constraints:
  input_delay             400             design.sdc_line_10_122_1 

#---------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  msg[58]        (u)     -     R     (arrival)            1  7.4    50     0     400    (-,-) 
  E1/IP_reg[1]/d <<<     -     R     unmapped_d_flop      1    -     -     0     400    (-,-) 
#---------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

@genus:root: 10> syn_generic
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 128 sequential instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'DES' to generic gates using 'medium' effort.
  Setting attribute of design 'DES': 'is_excp_dupcln' = false
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:01:23) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:50:08 (Mar10) |  467.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 768 sequential instances.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'DES'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 16 hierarchical instances.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 16 hierarchical instances.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'DES'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_10135'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_10135'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_10134'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_10134'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_10133'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_10133'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_10132'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_10132'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_10131'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_10131'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_10130'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_10130'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_10143'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_10143'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_10142'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_10142'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_10141'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_10141'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_10140'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_10140'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_10139'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_10139'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_10138'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_10138'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_10137'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_10137'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_10136'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_10136'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_10129'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_10129'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'DES'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 8 sequential instances.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 6 cpu machine.
        : The requested number of cpus are not available on machine.
Info    : Attempting to launch a super-threading server. [ST-120]
        : Attempting to Launch server 1 of 6.
        : The tool is entering super-threading mode and is launching a CPU server process.  This is enabled by the root attribute 'super_thread_servers' or 'auto_super_thread'.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_0' is process '15552' on this host.
        : The tool is entering super-threading mode and has established a connection with a CPU server process.  This is enabled by the root attributes 'super_thread_servers' or 'auto_super_thread'.
  Resetting attribute of root '/': 'hide_timing_condition_clones' = 
                  Library loading done successfully on server 'localhost_1_0'.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_1' is forked process '15703' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_2' is forked process '15705' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_3' is forked process '15707' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_4' is forked process '15709' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_5' is forked process '15711' on this host.
Multi-threaded constant propagation [1|0] ...
Multi-threaded Virtual Mapping    (6 threads per ST process, 6 of 6 CPUs usable)
        Distributing super-thread jobs: fiestal_round
          Sending 'fiestal_round' to server 'localhost_1_4'...
            Sent 'fiestal_round' to server 'localhost_1_4'.
          Received 'fiestal_round' from server 'localhost_1_4'. (1559 ms elapsed)
        Distributing super-thread jobs: fiestal_round_1
          Sending 'fiestal_round_1' to server 'localhost_1_4'...
            Sent 'fiestal_round_1' to server 'localhost_1_4'.
          Received 'fiestal_round_1' from server 'localhost_1_4'. (1370 ms elapsed)
        Distributing super-thread jobs: fiestal_round_2
          Sending 'fiestal_round_2' to server 'localhost_1_4'...
            Sent 'fiestal_round_2' to server 'localhost_1_4'.
          Received 'fiestal_round_2' from server 'localhost_1_4'. (1383 ms elapsed)
        Distributing super-thread jobs: fiestal_round_3
          Sending 'fiestal_round_3' to server 'localhost_1_4'...
            Sent 'fiestal_round_3' to server 'localhost_1_4'.
          Received 'fiestal_round_3' from server 'localhost_1_4'. (1399 ms elapsed)
        Distributing super-thread jobs: fiestal_round_4
          Sending 'fiestal_round_4' to server 'localhost_1_4'...
            Sent 'fiestal_round_4' to server 'localhost_1_4'.
          Received 'fiestal_round_4' from server 'localhost_1_4'. (1385 ms elapsed)
        Distributing super-thread jobs: fiestal_round_5
          Sending 'fiestal_round_5' to server 'localhost_1_4'...
            Sent 'fiestal_round_5' to server 'localhost_1_4'.
          Received 'fiestal_round_5' from server 'localhost_1_4'. (1391 ms elapsed)
        Distributing super-thread jobs: fiestal_round_6
          Sending 'fiestal_round_6' to server 'localhost_1_4'...
            Sent 'fiestal_round_6' to server 'localhost_1_4'.
          Received 'fiestal_round_6' from server 'localhost_1_4'. (1388 ms elapsed)
        Distributing super-thread jobs: fiestal_round_7
          Sending 'fiestal_round_7' to server 'localhost_1_4'...
            Sent 'fiestal_round_7' to server 'localhost_1_4'.
          Received 'fiestal_round_7' from server 'localhost_1_4'. (1383 ms elapsed)
        Distributing super-thread jobs: fiestal_round_8
          Sending 'fiestal_round_8' to server 'localhost_1_4'...
            Sent 'fiestal_round_8' to server 'localhost_1_4'.
          Received 'fiestal_round_8' from server 'localhost_1_4'. (1383 ms elapsed)
        Distributing super-thread jobs: fiestal_round_9
          Sending 'fiestal_round_9' to server 'localhost_1_4'...
            Sent 'fiestal_round_9' to server 'localhost_1_4'.
          Received 'fiestal_round_9' from server 'localhost_1_4'. (1409 ms elapsed)
        Distributing super-thread jobs: fiestal_round_10
          Sending 'fiestal_round_10' to server 'localhost_1_4'...
            Sent 'fiestal_round_10' to server 'localhost_1_4'.
          Received 'fiestal_round_10' from server 'localhost_1_4'. (1386 ms elapsed)
        Distributing super-thread jobs: fiestal_round_11
          Sending 'fiestal_round_11' to server 'localhost_1_4'...
            Sent 'fiestal_round_11' to server 'localhost_1_4'.
          Received 'fiestal_round_11' from server 'localhost_1_4'. (1397 ms elapsed)
        Distributing super-thread jobs: fiestal_round_12
          Sending 'fiestal_round_12' to server 'localhost_1_4'...
            Sent 'fiestal_round_12' to server 'localhost_1_4'.
          Received 'fiestal_round_12' from server 'localhost_1_4'. (1397 ms elapsed)
        Distributing super-thread jobs: fiestal_round_13
          Sending 'fiestal_round_13' to server 'localhost_1_4'...
            Sent 'fiestal_round_13' to server 'localhost_1_4'.
          Received 'fiestal_round_13' from server 'localhost_1_4'. (1383 ms elapsed)
        Distributing super-thread jobs: fiestal_round_14
          Sending 'fiestal_round_14' to server 'localhost_1_4'...
            Sent 'fiestal_round_14' to server 'localhost_1_4'.
          Received 'fiestal_round_14' from server 'localhost_1_4'. (1391 ms elapsed)
        Distributing super-thread jobs: fiestal_round_15
          Sending 'fiestal_round_15' to server 'localhost_1_4'...
            Sent 'fiestal_round_15' to server 'localhost_1_4'.
          Received 'fiestal_round_15' from server 'localhost_1_4'. (1395 ms elapsed)
 
Global mapping target info
==========================
Cost Group 'VCLK' target slack:    18 ps
Target path end-point (Port: DES/Encrypt[64])

Cost Group 'clk' target slack:    13 ps
Target path end-point (Pin: E1_K1_reg[63]/d)


+-----------+-----------+-----+----------------------+---------------------------+
|   Host    |  Machine  | CPU | Physical Memory (MB) | Peak Physical Memory (MB) |
+-----------+-----------+-----+----------------------+---------------------------+
| localhost | localhost |  6  |        765.2         |           765.2           |
+-----------+-----------+-----+----------------------+---------------------------+

+---------------+----------------------+---------------------------+
|    Server     | Physical Memory (MB) | Peak Physical Memory (MB) |
+---------------+----------------------+---------------------------+
| localhost_1_0 |      327.7 [1]       |         338.5 [1]         |
| localhost_1_1 |       47.5 [2]       |          [2] [3]          |
| localhost_1_3 |       47.5 [2]       |          [2] [3]          |
| localhost_1_2 |       47.5 [2]       |          [2] [3]          |
| localhost_1_5 |       47.5 [2]       |          [2] [3]          |
| localhost_1_4 |       75.5 [2]       |          [2] [3]          |
+---------------+----------------------+---------------------------+
[1] Memory of child processes is included.
[2] Memory is included in parent localhost_1_0.
[3] Peak physical memory is not available for forked background servers.


+-----------+-----------+-----+----------------------+---------------------------+
|   Host    |  Machine  | CPU | Physical Memory (MB) | Peak Physical Memory (MB) |
+-----------+-----------+-----+----------------------+---------------------------+
| localhost | localhost |  1  |        658.9         |           765.2           |
+-----------+-----------+-----+----------------------+---------------------------+

+---------------+----------------------+---------------------------+
|    Server     | Physical Memory (MB) | Peak Physical Memory (MB) |
+---------------+----------------------+---------------------------+
| localhost_1_0 |        217.5         |           338.5           |
+---------------+----------------------+---------------------------+

PBS_Generic_Opt-Post - Elapsed_Time 79, CPU_Time 70.377713
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:01:23) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:50:08 (Mar10) |  467.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:27(00:02:42) |  00:01:10(00:01:19) | 100.0(100.0) |   18:51:27 (Mar10) |  658.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:01:23) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:50:08 (Mar10) |  467.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:27(00:02:42) |  00:01:10(00:01:19) | 100.0(100.0) |   18:51:27 (Mar10) |  658.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:27(00:02:42) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:51:27 (Mar10) |  658.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            1         -         -     38496    848365       467
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -     34856    487932       658
##>G:Misc                              79
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       80
##>========================================================================================

======================= Sequential Deletion Report =============================
   Reason      Instance Name
-----------------------------
unloaded       E1/F16/PC_2_reg[54]
unloaded       E1/F15/PC_2_reg[54]
unloaded       E1/F14/PC_2_reg[54]
unloaded       E1/F13/PC_2_reg[54]
unloaded       E1/F12/PC_2_reg[54]
unloaded       E1/F11/PC_2_reg[54]
unloaded       E1/F10/PC_2_reg[54]
unloaded       E1/F9/PC_2_reg[54]
unloaded       E1/F8/PC_2_reg[54]
unloaded       E1/F7/PC_2_reg[54]
unloaded       E1/F6/PC_2_reg[54]
unloaded       E1/F5/PC_2_reg[54]
unloaded       E1/F4/PC_2_reg[54]
unloaded       E1/F3/PC_2_reg[54]
unloaded       E1/F2/PC_2_reg[54]
unloaded       E1/F1/PC_2_reg[54]
unloaded       E1/F16/PC_2_reg[43]
unloaded       E1/F15/PC_2_reg[43]
unloaded       E1/F14/PC_2_reg[43]
unloaded       E1/F13/PC_2_reg[43]
unloaded       E1/F12/PC_2_reg[43]
unloaded       E1/F11/PC_2_reg[43]
unloaded       E1/F10/PC_2_reg[43]
unloaded       E1/F9/PC_2_reg[43]
unloaded       E1/F8/PC_2_reg[43]
unloaded       E1/F7/PC_2_reg[43]
unloaded       E1/F6/PC_2_reg[43]
unloaded       E1/F5/PC_2_reg[43]
unloaded       E1/F4/PC_2_reg[43]
unloaded       E1/F3/PC_2_reg[43]
unloaded       E1/F2/PC_2_reg[43]
unloaded       E1/F1/PC_2_reg[43]
unloaded       E1/F16/PC_2_reg[38]
unloaded       E1/F15/PC_2_reg[38]
unloaded       E1/F14/PC_2_reg[38]
unloaded       E1/F13/PC_2_reg[38]
unloaded       E1/F12/PC_2_reg[38]
unloaded       E1/F11/PC_2_reg[38]
unloaded       E1/F10/PC_2_reg[38]
unloaded       E1/F9/PC_2_reg[38]
unloaded       E1/F8/PC_2_reg[38]
unloaded       E1/F7/PC_2_reg[38]
unloaded       E1/F6/PC_2_reg[38]
unloaded       E1/F5/PC_2_reg[38]
unloaded       E1/F4/PC_2_reg[38]
unloaded       E1/F3/PC_2_reg[38]
unloaded       E1/F2/PC_2_reg[38]
unloaded       E1/F1/PC_2_reg[38]
unloaded       E1/F16/PC_2_reg[35]
unloaded       E1/F15/PC_2_reg[35]
unloaded       E1/F14/PC_2_reg[35]
unloaded       E1/F13/PC_2_reg[35]
unloaded       E1/F12/PC_2_reg[35]
unloaded       E1/F11/PC_2_reg[35]
unloaded       E1/F10/PC_2_reg[35]
unloaded       E1/F9/PC_2_reg[35]
unloaded       E1/F8/PC_2_reg[35]
unloaded       E1/F7/PC_2_reg[35]
unloaded       E1/F6/PC_2_reg[35]
unloaded       E1/F5/PC_2_reg[35]
unloaded       E1/F4/PC_2_reg[35]
unloaded       E1/F3/PC_2_reg[35]
unloaded       E1/F2/PC_2_reg[35]
unloaded       E1/F1/PC_2_reg[35]
unloaded       E1/F16/PC_2_reg[25]
unloaded       E1/F15/PC_2_reg[25]
unloaded       E1/F14/PC_2_reg[25]
unloaded       E1/F13/PC_2_reg[25]
unloaded       E1/F12/PC_2_reg[25]
unloaded       E1/F11/PC_2_reg[25]
unloaded       E1/F10/PC_2_reg[25]
unloaded       E1/F9/PC_2_reg[25]
unloaded       E1/F8/PC_2_reg[25]
unloaded       E1/F7/PC_2_reg[25]
unloaded       E1/F6/PC_2_reg[25]
unloaded       E1/F5/PC_2_reg[25]
unloaded       E1/F4/PC_2_reg[25]
unloaded       E1/F3/PC_2_reg[25]
unloaded       E1/F2/PC_2_reg[25]
unloaded       E1/F1/PC_2_reg[25]
unloaded       E1/F16/PC_2_reg[22]
unloaded       E1/F15/PC_2_reg[22]
unloaded       E1/F14/PC_2_reg[22]
unloaded       E1/F13/PC_2_reg[22]
unloaded       E1/F12/PC_2_reg[22]
unloaded       E1/F11/PC_2_reg[22]
unloaded       E1/F10/PC_2_reg[22]
unloaded       E1/F9/PC_2_reg[22]
unloaded       E1/F8/PC_2_reg[22]
unloaded       E1/F7/PC_2_reg[22]
unloaded       E1/F6/PC_2_reg[22]
unloaded       E1/F5/PC_2_reg[22]
unloaded       E1/F4/PC_2_reg[22]
unloaded       E1/F3/PC_2_reg[22]
unloaded       E1/F2/PC_2_reg[22]
unloaded       E1/F1/PC_2_reg[22]
unloaded       E1/F16/PC_2_reg[18]
unloaded       E1/F15/PC_2_reg[18]
unloaded       E1/F14/PC_2_reg[18]
unloaded       E1/F13/PC_2_reg[18]
unloaded       E1/F12/PC_2_reg[18]
unloaded       E1/F11/PC_2_reg[18]
unloaded       E1/F10/PC_2_reg[18]
unloaded       E1/F9/PC_2_reg[18]
unloaded       E1/F8/PC_2_reg[18]
unloaded       E1/F7/PC_2_reg[18]
unloaded       E1/F6/PC_2_reg[18]
unloaded       E1/F5/PC_2_reg[18]
unloaded       E1/F4/PC_2_reg[18]
unloaded       E1/F3/PC_2_reg[18]
unloaded       E1/F2/PC_2_reg[18]
unloaded       E1/F1/PC_2_reg[18]
unloaded       E1/F16/PC_2_reg[9]
unloaded       E1/F15/PC_2_reg[9]
unloaded       E1/F14/PC_2_reg[9]
unloaded       E1/F13/PC_2_reg[9]
unloaded       E1/F12/PC_2_reg[9]
unloaded       E1/F11/PC_2_reg[9]
unloaded       E1/F10/PC_2_reg[9]
unloaded       E1/F9/PC_2_reg[9]
unloaded       E1/F8/PC_2_reg[9]
unloaded       E1/F7/PC_2_reg[9]
unloaded       E1/F6/PC_2_reg[9]
unloaded       E1/F5/PC_2_reg[9]
unloaded       E1/F4/PC_2_reg[9]
unloaded       E1/F3/PC_2_reg[9]
unloaded       E1/F2/PC_2_reg[9]
unloaded       E1/F1/PC_2_reg[9]
unloaded       E1/K1_reg[64]
unloaded       E1/K1_reg[56]
unloaded       E1/K1_reg[48]
unloaded       E1/K1_reg[40]
unloaded       E1/K1_reg[32]
unloaded       E1/K1_reg[24]
unloaded       E1/K1_reg[16]
unloaded       E1/K1_reg[8]
unloaded       E1/K2_reg[64]
unloaded       E1/K2_reg[56]
unloaded       E1/K2_reg[48]
unloaded       E1/K2_reg[40]
unloaded       E1/K2_reg[32]
unloaded       E1/K2_reg[24]
unloaded       E1/K2_reg[16]
unloaded       E1/K2_reg[8]
unloaded       E1/K3_reg[64]
unloaded       E1/K3_reg[56]
unloaded       E1/K3_reg[48]
unloaded       E1/K3_reg[40]
unloaded       E1/K3_reg[32]
unloaded       E1/K3_reg[24]
unloaded       E1/K3_reg[16]
unloaded       E1/K3_reg[8]
unloaded       E1/K4_reg[64]
unloaded       E1/K4_reg[56]
unloaded       E1/K4_reg[48]
unloaded       E1/K4_reg[40]
unloaded       E1/K4_reg[32]
unloaded       E1/K4_reg[24]
unloaded       E1/K4_reg[16]
unloaded       E1/K4_reg[8]
unloaded       E1/K5_reg[64]
unloaded       E1/K5_reg[56]
unloaded       E1/K5_reg[48]
unloaded       E1/K5_reg[40]
unloaded       E1/K5_reg[32]
unloaded       E1/K5_reg[24]
unloaded       E1/K5_reg[16]
unloaded       E1/K5_reg[8]
unloaded       E1/K6_reg[64]
unloaded       E1/K6_reg[56]
unloaded       E1/K6_reg[48]
unloaded       E1/K6_reg[40]
unloaded       E1/K6_reg[32]
unloaded       E1/K6_reg[24]
unloaded       E1/K6_reg[16]
unloaded       E1/K6_reg[8]
unloaded       E1/K7_reg[64]
unloaded       E1/K7_reg[56]
unloaded       E1/K7_reg[48]
unloaded       E1/K7_reg[40]
unloaded       E1/K7_reg[32]
unloaded       E1/K7_reg[24]
unloaded       E1/K7_reg[16]
unloaded       E1/K7_reg[8]
unloaded       E1/K8_reg[64]
unloaded       E1/K8_reg[56]
unloaded       E1/K8_reg[48]
unloaded       E1/K8_reg[40]
unloaded       E1/K8_reg[32]
unloaded       E1/K8_reg[24]
unloaded       E1/K8_reg[16]
unloaded       E1/K8_reg[8]
unloaded       E1/K9_reg[64]
unloaded       E1/K9_reg[56]
unloaded       E1/K9_reg[48]
unloaded       E1/K9_reg[40]
unloaded       E1/K9_reg[32]
unloaded       E1/K9_reg[24]
unloaded       E1/K9_reg[16]
unloaded       E1/K9_reg[8]
unloaded       E1/K10_reg[64]
unloaded       E1/K10_reg[56]
unloaded       E1/K10_reg[48]
unloaded       E1/K10_reg[40]
unloaded       E1/K10_reg[32]
unloaded       E1/K10_reg[24]
unloaded       E1/K10_reg[16]
unloaded       E1/K10_reg[8]
unloaded       E1/K11_reg[64]
unloaded       E1/K11_reg[56]
unloaded       E1/K11_reg[48]
unloaded       E1/K11_reg[40]
unloaded       E1/K11_reg[32]
unloaded       E1/K11_reg[24]
unloaded       E1/K11_reg[16]
unloaded       E1/K11_reg[8]
unloaded       E1/K12_reg[64]
unloaded       E1/K12_reg[56]
unloaded       E1/K12_reg[48]
unloaded       E1/K12_reg[40]
unloaded       E1/K12_reg[32]
unloaded       E1/K12_reg[24]
unloaded       E1/K12_reg[16]
unloaded       E1/K12_reg[8]
unloaded       E1/K13_reg[64]
unloaded       E1/K13_reg[56]
unloaded       E1/K13_reg[48]
unloaded       E1/K13_reg[40]
unloaded       E1/K13_reg[32]
unloaded       E1/K13_reg[24]
unloaded       E1/K13_reg[16]
unloaded       E1/K13_reg[8]
unloaded       E1/K14_reg[64]
unloaded       E1/K14_reg[56]
unloaded       E1/K14_reg[48]
unloaded       E1/K14_reg[40]
unloaded       E1/K14_reg[32]
unloaded       E1/K14_reg[24]
unloaded       E1/K14_reg[16]
unloaded       E1/K14_reg[8]
unloaded       E1/K15_reg[64]
unloaded       E1/K15_reg[56]
unloaded       E1/K15_reg[48]
unloaded       E1/K15_reg[40]
unloaded       E1/K15_reg[32]
unloaded       E1/K15_reg[24]
unloaded       E1/K15_reg[16]
unloaded       E1/K15_reg[8]
unloaded       E1/K16_reg[64]
unloaded       E1/K16_reg[56]
unloaded       E1/K16_reg[48]
unloaded       E1/K16_reg[40]
unloaded       E1/K16_reg[32]
unloaded       E1/K16_reg[24]
unloaded       E1/K16_reg[16]
unloaded       E1/K16_reg[8]
merged         E1/F1/Ebit_reg[47] merged with E1/F1/Ebit_reg[1]
merged         E1/F1/r1_temp_reg[32] merged with E1/F1/Ebit_reg[1]
merged         E1/F1/Ebit_reg[48] merged with E1/F1/Ebit_reg[2]
merged         E1/F1/r1_temp_reg[1] merged with E1/F1/Ebit_reg[2]
merged         E1/F1/r1_temp_reg[2] merged with E1/F1/Ebit_reg[3]
merged         E1/F1/r1_temp_reg[3] merged with E1/F1/Ebit_reg[4]
merged         E1/F1/Ebit_reg[7] merged with E1/F1/Ebit_reg[5]
merged         E1/F1/r1_temp_reg[4] merged with E1/F1/Ebit_reg[5]
merged         E1/F1/Ebit_reg[8] merged with E1/F1/Ebit_reg[6]
merged         E1/F1/r1_temp_reg[5] merged with E1/F1/Ebit_reg[6]
merged         E1/F1/r1_temp_reg[6] merged with E1/F1/Ebit_reg[9]
merged         E1/F1/r1_temp_reg[7] merged with E1/F1/Ebit_reg[10]
merged         E1/F1/Ebit_reg[13] merged with E1/F1/Ebit_reg[11]
merged         E1/F1/r1_temp_reg[8] merged with E1/F1/Ebit_reg[11]
merged         E1/F1/Ebit_reg[14] merged with E1/F1/Ebit_reg[12]
merged         E1/F1/r1_temp_reg[9] merged with E1/F1/Ebit_reg[12]
merged         E1/F1/r1_temp_reg[10] merged with E1/F1/Ebit_reg[15]
merged         E1/F1/r1_temp_reg[11] merged with E1/F1/Ebit_reg[16]
merged         E1/F1/Ebit_reg[19] merged with E1/F1/Ebit_reg[17]
merged         E1/F1/r1_temp_reg[12] merged with E1/F1/Ebit_reg[17]
merged         E1/F1/Ebit_reg[20] merged with E1/F1/Ebit_reg[18]
merged         E1/F1/r1_temp_reg[13] merged with E1/F1/Ebit_reg[18]
merged         E1/F1/r1_temp_reg[14] merged with E1/F1/Ebit_reg[21]
merged         E1/F1/r1_temp_reg[15] merged with E1/F1/Ebit_reg[22]
merged         E1/F1/Ebit_reg[25] merged with E1/F1/Ebit_reg[23]
merged         E1/F1/r1_temp_reg[16] merged with E1/F1/Ebit_reg[23]
merged         E1/F1/Ebit_reg[26] merged with E1/F1/Ebit_reg[24]
merged         E1/F1/r1_temp_reg[17] merged with E1/F1/Ebit_reg[24]
merged         E1/F1/r1_temp_reg[18] merged with E1/F1/Ebit_reg[27]
merged         E1/F1/r1_temp_reg[19] merged with E1/F1/Ebit_reg[28]
merged         E1/F1/Ebit_reg[31] merged with E1/F1/Ebit_reg[29]
merged         E1/F1/r1_temp_reg[20] merged with E1/F1/Ebit_reg[29]
merged         E1/F1/Ebit_reg[32] merged with E1/F1/Ebit_reg[30]
merged         E1/F1/r1_temp_reg[21] merged with E1/F1/Ebit_reg[30]
merged         E1/F1/r1_temp_reg[22] merged with E1/F1/Ebit_reg[33]
merged         E1/F1/r1_temp_reg[23] merged with E1/F1/Ebit_reg[34]
merged         E1/F1/Ebit_reg[37] merged with E1/F1/Ebit_reg[35]
merged         E1/F1/r1_temp_reg[24] merged with E1/F1/Ebit_reg[35]
merged         E1/F1/Ebit_reg[38] merged with E1/F1/Ebit_reg[36]
merged         E1/F1/r1_temp_reg[25] merged with E1/F1/Ebit_reg[36]
merged         E1/F1/r1_temp_reg[26] merged with E1/F1/Ebit_reg[39]
merged         E1/F1/r1_temp_reg[27] merged with E1/F1/Ebit_reg[40]
merged         E1/F1/Ebit_reg[43] merged with E1/F1/Ebit_reg[41]
merged         E1/F1/r1_temp_reg[28] merged with E1/F1/Ebit_reg[41]
merged         E1/F1/Ebit_reg[44] merged with E1/F1/Ebit_reg[42]
merged         E1/F1/r1_temp_reg[29] merged with E1/F1/Ebit_reg[42]
merged         E1/F1/r1_temp_reg[30] merged with E1/F1/Ebit_reg[45]
merged         E1/F1/r1_temp_reg[31] merged with E1/F1/Ebit_reg[46]
merged         E1/F2/Ebit_reg[47] merged with E1/F2/Ebit_reg[1]
merged         E1/F2/r1_temp_reg[32] merged with E1/F2/Ebit_reg[1]
merged         E1/F2/Ebit_reg[48] merged with E1/F2/Ebit_reg[2]
merged         E1/F2/r1_temp_reg[1] merged with E1/F2/Ebit_reg[2]
merged         E1/F2/r1_temp_reg[2] merged with E1/F2/Ebit_reg[3]
merged         E1/F2/r1_temp_reg[3] merged with E1/F2/Ebit_reg[4]
merged         E1/F2/Ebit_reg[7] merged with E1/F2/Ebit_reg[5]
merged         E1/F2/r1_temp_reg[4] merged with E1/F2/Ebit_reg[5]
merged         E1/F2/Ebit_reg[8] merged with E1/F2/Ebit_reg[6]
merged         E1/F2/r1_temp_reg[5] merged with E1/F2/Ebit_reg[6]
merged         E1/F2/r1_temp_reg[6] merged with E1/F2/Ebit_reg[9]
merged         E1/F2/r1_temp_reg[7] merged with E1/F2/Ebit_reg[10]
merged         E1/F2/Ebit_reg[13] merged with E1/F2/Ebit_reg[11]
merged         E1/F2/r1_temp_reg[8] merged with E1/F2/Ebit_reg[11]
merged         E1/F2/Ebit_reg[14] merged with E1/F2/Ebit_reg[12]
merged         E1/F2/r1_temp_reg[9] merged with E1/F2/Ebit_reg[12]
merged         E1/F2/r1_temp_reg[10] merged with E1/F2/Ebit_reg[15]
merged         E1/F2/r1_temp_reg[11] merged with E1/F2/Ebit_reg[16]
merged         E1/F2/Ebit_reg[19] merged with E1/F2/Ebit_reg[17]
merged         E1/F2/r1_temp_reg[12] merged with E1/F2/Ebit_reg[17]
merged         E1/F2/Ebit_reg[20] merged with E1/F2/Ebit_reg[18]
merged         E1/F2/r1_temp_reg[13] merged with E1/F2/Ebit_reg[18]
merged         E1/F2/r1_temp_reg[14] merged with E1/F2/Ebit_reg[21]
merged         E1/F2/r1_temp_reg[15] merged with E1/F2/Ebit_reg[22]
merged         E1/F2/Ebit_reg[25] merged with E1/F2/Ebit_reg[23]
merged         E1/F2/r1_temp_reg[16] merged with E1/F2/Ebit_reg[23]
merged         E1/F2/Ebit_reg[26] merged with E1/F2/Ebit_reg[24]
merged         E1/F2/r1_temp_reg[17] merged with E1/F2/Ebit_reg[24]
merged         E1/F2/r1_temp_reg[18] merged with E1/F2/Ebit_reg[27]
merged         E1/F2/r1_temp_reg[19] merged with E1/F2/Ebit_reg[28]
merged         E1/F2/Ebit_reg[31] merged with E1/F2/Ebit_reg[29]
merged         E1/F2/r1_temp_reg[20] merged with E1/F2/Ebit_reg[29]
merged         E1/F2/Ebit_reg[32] merged with E1/F2/Ebit_reg[30]
merged         E1/F2/r1_temp_reg[21] merged with E1/F2/Ebit_reg[30]
merged         E1/F2/r1_temp_reg[22] merged with E1/F2/Ebit_reg[33]
merged         E1/F2/r1_temp_reg[23] merged with E1/F2/Ebit_reg[34]
merged         E1/F2/Ebit_reg[37] merged with E1/F2/Ebit_reg[35]
merged         E1/F2/r1_temp_reg[24] merged with E1/F2/Ebit_reg[35]
merged         E1/F2/Ebit_reg[38] merged with E1/F2/Ebit_reg[36]
merged         E1/F2/r1_temp_reg[25] merged with E1/F2/Ebit_reg[36]
merged         E1/F2/r1_temp_reg[26] merged with E1/F2/Ebit_reg[39]
merged         E1/F2/r1_temp_reg[27] merged with E1/F2/Ebit_reg[40]
merged         E1/F2/Ebit_reg[43] merged with E1/F2/Ebit_reg[41]
merged         E1/F2/r1_temp_reg[28] merged with E1/F2/Ebit_reg[41]
merged         E1/F2/Ebit_reg[44] merged with E1/F2/Ebit_reg[42]
merged         E1/F2/r1_temp_reg[29] merged with E1/F2/Ebit_reg[42]
merged         E1/F2/r1_temp_reg[30] merged with E1/F2/Ebit_reg[45]
merged         E1/F2/r1_temp_reg[31] merged with E1/F2/Ebit_reg[46]
merged         E1/F3/Ebit_reg[47] merged with E1/F3/Ebit_reg[1]
merged         E1/F3/r1_temp_reg[32] merged with E1/F3/Ebit_reg[1]
merged         E1/F3/Ebit_reg[48] merged with E1/F3/Ebit_reg[2]
merged         E1/F3/r1_temp_reg[1] merged with E1/F3/Ebit_reg[2]
merged         E1/F3/r1_temp_reg[2] merged with E1/F3/Ebit_reg[3]
merged         E1/F3/r1_temp_reg[3] merged with E1/F3/Ebit_reg[4]
merged         E1/F3/Ebit_reg[7] merged with E1/F3/Ebit_reg[5]
merged         E1/F3/r1_temp_reg[4] merged with E1/F3/Ebit_reg[5]
merged         E1/F3/Ebit_reg[8] merged with E1/F3/Ebit_reg[6]
merged         E1/F3/r1_temp_reg[5] merged with E1/F3/Ebit_reg[6]
merged         E1/F3/r1_temp_reg[6] merged with E1/F3/Ebit_reg[9]
merged         E1/F3/r1_temp_reg[7] merged with E1/F3/Ebit_reg[10]
merged         E1/F3/Ebit_reg[13] merged with E1/F3/Ebit_reg[11]
merged         E1/F3/r1_temp_reg[8] merged with E1/F3/Ebit_reg[11]
merged         E1/F3/Ebit_reg[14] merged with E1/F3/Ebit_reg[12]
merged         E1/F3/r1_temp_reg[9] merged with E1/F3/Ebit_reg[12]
merged         E1/F3/r1_temp_reg[10] merged with E1/F3/Ebit_reg[15]
merged         E1/F3/r1_temp_reg[11] merged with E1/F3/Ebit_reg[16]
merged         E1/F3/Ebit_reg[19] merged with E1/F3/Ebit_reg[17]
merged         E1/F3/r1_temp_reg[12] merged with E1/F3/Ebit_reg[17]
merged         E1/F3/Ebit_reg[20] merged with E1/F3/Ebit_reg[18]
merged         E1/F3/r1_temp_reg[13] merged with E1/F3/Ebit_reg[18]
merged         E1/F3/r1_temp_reg[14] merged with E1/F3/Ebit_reg[21]
merged         E1/F3/r1_temp_reg[15] merged with E1/F3/Ebit_reg[22]
merged         E1/F3/Ebit_reg[25] merged with E1/F3/Ebit_reg[23]
merged         E1/F3/r1_temp_reg[16] merged with E1/F3/Ebit_reg[23]
merged         E1/F3/Ebit_reg[26] merged with E1/F3/Ebit_reg[24]
merged         E1/F3/r1_temp_reg[17] merged with E1/F3/Ebit_reg[24]
merged         E1/F3/r1_temp_reg[18] merged with E1/F3/Ebit_reg[27]
merged         E1/F3/r1_temp_reg[19] merged with E1/F3/Ebit_reg[28]
merged         E1/F3/Ebit_reg[31] merged with E1/F3/Ebit_reg[29]
merged         E1/F3/r1_temp_reg[20] merged with E1/F3/Ebit_reg[29]
merged         E1/F3/Ebit_reg[32] merged with E1/F3/Ebit_reg[30]
merged         E1/F3/r1_temp_reg[21] merged with E1/F3/Ebit_reg[30]
merged         E1/F3/r1_temp_reg[22] merged with E1/F3/Ebit_reg[33]
merged         E1/F3/r1_temp_reg[23] merged with E1/F3/Ebit_reg[34]
merged         E1/F3/Ebit_reg[37] merged with E1/F3/Ebit_reg[35]
merged         E1/F3/r1_temp_reg[24] merged with E1/F3/Ebit_reg[35]
merged         E1/F3/Ebit_reg[38] merged with E1/F3/Ebit_reg[36]
merged         E1/F3/r1_temp_reg[25] merged with E1/F3/Ebit_reg[36]
merged         E1/F3/r1_temp_reg[26] merged with E1/F3/Ebit_reg[39]
merged         E1/F3/r1_temp_reg[27] merged with E1/F3/Ebit_reg[40]
merged         E1/F3/Ebit_reg[43] merged with E1/F3/Ebit_reg[41]
merged         E1/F3/r1_temp_reg[28] merged with E1/F3/Ebit_reg[41]
merged         E1/F3/Ebit_reg[44] merged with E1/F3/Ebit_reg[42]
merged         E1/F3/r1_temp_reg[29] merged with E1/F3/Ebit_reg[42]
merged         E1/F3/r1_temp_reg[30] merged with E1/F3/Ebit_reg[45]
merged         E1/F3/r1_temp_reg[31] merged with E1/F3/Ebit_reg[46]
merged         E1/F4/Ebit_reg[47] merged with E1/F4/Ebit_reg[1]
merged         E1/F4/r1_temp_reg[32] merged with E1/F4/Ebit_reg[1]
merged         E1/F4/Ebit_reg[48] merged with E1/F4/Ebit_reg[2]
merged         E1/F4/r1_temp_reg[1] merged with E1/F4/Ebit_reg[2]
merged         E1/F4/r1_temp_reg[2] merged with E1/F4/Ebit_reg[3]
merged         E1/F4/r1_temp_reg[3] merged with E1/F4/Ebit_reg[4]
merged         E1/F4/Ebit_reg[7] merged with E1/F4/Ebit_reg[5]
merged         E1/F4/r1_temp_reg[4] merged with E1/F4/Ebit_reg[5]
merged         E1/F4/Ebit_reg[8] merged with E1/F4/Ebit_reg[6]
merged         E1/F4/r1_temp_reg[5] merged with E1/F4/Ebit_reg[6]
merged         E1/F4/r1_temp_reg[6] merged with E1/F4/Ebit_reg[9]
merged         E1/F4/r1_temp_reg[7] merged with E1/F4/Ebit_reg[10]
merged         E1/F4/Ebit_reg[13] merged with E1/F4/Ebit_reg[11]
merged         E1/F4/r1_temp_reg[8] merged with E1/F4/Ebit_reg[11]
merged         E1/F4/Ebit_reg[14] merged with E1/F4/Ebit_reg[12]
merged         E1/F4/r1_temp_reg[9] merged with E1/F4/Ebit_reg[12]
merged         E1/F4/r1_temp_reg[10] merged with E1/F4/Ebit_reg[15]
merged         E1/F4/r1_temp_reg[11] merged with E1/F4/Ebit_reg[16]
merged         E1/F4/Ebit_reg[19] merged with E1/F4/Ebit_reg[17]
merged         E1/F4/r1_temp_reg[12] merged with E1/F4/Ebit_reg[17]
merged         E1/F4/Ebit_reg[20] merged with E1/F4/Ebit_reg[18]
merged         E1/F4/r1_temp_reg[13] merged with E1/F4/Ebit_reg[18]
merged         E1/F4/r1_temp_reg[14] merged with E1/F4/Ebit_reg[21]
merged         E1/F4/r1_temp_reg[15] merged with E1/F4/Ebit_reg[22]
merged         E1/F4/Ebit_reg[25] merged with E1/F4/Ebit_reg[23]
merged         E1/F4/r1_temp_reg[16] merged with E1/F4/Ebit_reg[23]
merged         E1/F4/Ebit_reg[26] merged with E1/F4/Ebit_reg[24]
merged         E1/F4/r1_temp_reg[17] merged with E1/F4/Ebit_reg[24]
merged         E1/F4/r1_temp_reg[18] merged with E1/F4/Ebit_reg[27]
merged         E1/F4/r1_temp_reg[19] merged with E1/F4/Ebit_reg[28]
merged         E1/F4/Ebit_reg[31] merged with E1/F4/Ebit_reg[29]
merged         E1/F4/r1_temp_reg[20] merged with E1/F4/Ebit_reg[29]
merged         E1/F4/Ebit_reg[32] merged with E1/F4/Ebit_reg[30]
merged         E1/F4/r1_temp_reg[21] merged with E1/F4/Ebit_reg[30]
merged         E1/F4/r1_temp_reg[22] merged with E1/F4/Ebit_reg[33]
merged         E1/F4/r1_temp_reg[23] merged with E1/F4/Ebit_reg[34]
merged         E1/F4/Ebit_reg[37] merged with E1/F4/Ebit_reg[35]
merged         E1/F4/r1_temp_reg[24] merged with E1/F4/Ebit_reg[35]
merged         E1/F4/Ebit_reg[38] merged with E1/F4/Ebit_reg[36]
merged         E1/F4/r1_temp_reg[25] merged with E1/F4/Ebit_reg[36]
merged         E1/F4/r1_temp_reg[26] merged with E1/F4/Ebit_reg[39]
merged         E1/F4/r1_temp_reg[27] merged with E1/F4/Ebit_reg[40]
merged         E1/F4/Ebit_reg[43] merged with E1/F4/Ebit_reg[41]
merged         E1/F4/r1_temp_reg[28] merged with E1/F4/Ebit_reg[41]
merged         E1/F4/Ebit_reg[44] merged with E1/F4/Ebit_reg[42]
merged         E1/F4/r1_temp_reg[29] merged with E1/F4/Ebit_reg[42]
merged         E1/F4/r1_temp_reg[30] merged with E1/F4/Ebit_reg[45]
merged         E1/F4/r1_temp_reg[31] merged with E1/F4/Ebit_reg[46]
merged         E1/F5/Ebit_reg[47] merged with E1/F5/Ebit_reg[1]
merged         E1/F5/r1_temp_reg[32] merged with E1/F5/Ebit_reg[1]
merged         E1/F5/Ebit_reg[48] merged with E1/F5/Ebit_reg[2]
merged         E1/F5/r1_temp_reg[1] merged with E1/F5/Ebit_reg[2]
merged         E1/F5/r1_temp_reg[2] merged with E1/F5/Ebit_reg[3]
merged         E1/F5/r1_temp_reg[3] merged with E1/F5/Ebit_reg[4]
merged         E1/F5/Ebit_reg[7] merged with E1/F5/Ebit_reg[5]
merged         E1/F5/r1_temp_reg[4] merged with E1/F5/Ebit_reg[5]
merged         E1/F5/Ebit_reg[8] merged with E1/F5/Ebit_reg[6]
merged         E1/F5/r1_temp_reg[5] merged with E1/F5/Ebit_reg[6]
merged         E1/F5/r1_temp_reg[6] merged with E1/F5/Ebit_reg[9]
merged         E1/F5/r1_temp_reg[7] merged with E1/F5/Ebit_reg[10]
merged         E1/F5/Ebit_reg[13] merged with E1/F5/Ebit_reg[11]
merged         E1/F5/r1_temp_reg[8] merged with E1/F5/Ebit_reg[11]
merged         E1/F5/Ebit_reg[14] merged with E1/F5/Ebit_reg[12]
merged         E1/F5/r1_temp_reg[9] merged with E1/F5/Ebit_reg[12]
merged         E1/F5/r1_temp_reg[10] merged with E1/F5/Ebit_reg[15]
merged         E1/F5/r1_temp_reg[11] merged with E1/F5/Ebit_reg[16]
merged         E1/F5/Ebit_reg[19] merged with E1/F5/Ebit_reg[17]
merged         E1/F5/r1_temp_reg[12] merged with E1/F5/Ebit_reg[17]
merged         E1/F5/Ebit_reg[20] merged with E1/F5/Ebit_reg[18]
merged         E1/F5/r1_temp_reg[13] merged with E1/F5/Ebit_reg[18]
merged         E1/F5/r1_temp_reg[14] merged with E1/F5/Ebit_reg[21]
merged         E1/F5/r1_temp_reg[15] merged with E1/F5/Ebit_reg[22]
merged         E1/F5/Ebit_reg[25] merged with E1/F5/Ebit_reg[23]
merged         E1/F5/r1_temp_reg[16] merged with E1/F5/Ebit_reg[23]
merged         E1/F5/Ebit_reg[26] merged with E1/F5/Ebit_reg[24]
merged         E1/F5/r1_temp_reg[17] merged with E1/F5/Ebit_reg[24]
merged         E1/F5/r1_temp_reg[18] merged with E1/F5/Ebit_reg[27]
merged         E1/F5/r1_temp_reg[19] merged with E1/F5/Ebit_reg[28]
merged         E1/F5/Ebit_reg[31] merged with E1/F5/Ebit_reg[29]
merged         E1/F5/r1_temp_reg[20] merged with E1/F5/Ebit_reg[29]
merged         E1/F5/Ebit_reg[32] merged with E1/F5/Ebit_reg[30]
merged         E1/F5/r1_temp_reg[21] merged with E1/F5/Ebit_reg[30]
merged         E1/F5/r1_temp_reg[22] merged with E1/F5/Ebit_reg[33]
merged         E1/F5/r1_temp_reg[23] merged with E1/F5/Ebit_reg[34]
merged         E1/F5/Ebit_reg[37] merged with E1/F5/Ebit_reg[35]
merged         E1/F5/r1_temp_reg[24] merged with E1/F5/Ebit_reg[35]
merged         E1/F5/Ebit_reg[38] merged with E1/F5/Ebit_reg[36]
merged         E1/F5/r1_temp_reg[25] merged with E1/F5/Ebit_reg[36]
merged         E1/F5/r1_temp_reg[26] merged with E1/F5/Ebit_reg[39]
merged         E1/F5/r1_temp_reg[27] merged with E1/F5/Ebit_reg[40]
merged         E1/F5/Ebit_reg[43] merged with E1/F5/Ebit_reg[41]
merged         E1/F5/r1_temp_reg[28] merged with E1/F5/Ebit_reg[41]
merged         E1/F5/Ebit_reg[44] merged with E1/F5/Ebit_reg[42]
merged         E1/F5/r1_temp_reg[29] merged with E1/F5/Ebit_reg[42]
merged         E1/F5/r1_temp_reg[30] merged with E1/F5/Ebit_reg[45]
merged         E1/F5/r1_temp_reg[31] merged with E1/F5/Ebit_reg[46]
merged         E1/F6/Ebit_reg[47] merged with E1/F6/Ebit_reg[1]
merged         E1/F6/r1_temp_reg[32] merged with E1/F6/Ebit_reg[1]
merged         E1/F6/Ebit_reg[48] merged with E1/F6/Ebit_reg[2]
merged         E1/F6/r1_temp_reg[1] merged with E1/F6/Ebit_reg[2]
merged         E1/F6/r1_temp_reg[2] merged with E1/F6/Ebit_reg[3]
merged         E1/F6/r1_temp_reg[3] merged with E1/F6/Ebit_reg[4]
merged         E1/F6/Ebit_reg[7] merged with E1/F6/Ebit_reg[5]
merged         E1/F6/r1_temp_reg[4] merged with E1/F6/Ebit_reg[5]
merged         E1/F6/Ebit_reg[8] merged with E1/F6/Ebit_reg[6]
merged         E1/F6/r1_temp_reg[5] merged with E1/F6/Ebit_reg[6]
merged         E1/F6/r1_temp_reg[6] merged with E1/F6/Ebit_reg[9]
merged         E1/F6/r1_temp_reg[7] merged with E1/F6/Ebit_reg[10]
merged         E1/F6/Ebit_reg[13] merged with E1/F6/Ebit_reg[11]
merged         E1/F6/r1_temp_reg[8] merged with E1/F6/Ebit_reg[11]
merged         E1/F6/Ebit_reg[14] merged with E1/F6/Ebit_reg[12]
merged         E1/F6/r1_temp_reg[9] merged with E1/F6/Ebit_reg[12]
merged         E1/F6/r1_temp_reg[10] merged with E1/F6/Ebit_reg[15]
merged         E1/F6/r1_temp_reg[11] merged with E1/F6/Ebit_reg[16]
merged         E1/F6/Ebit_reg[19] merged with E1/F6/Ebit_reg[17]
merged         E1/F6/r1_temp_reg[12] merged with E1/F6/Ebit_reg[17]
merged         E1/F6/Ebit_reg[20] merged with E1/F6/Ebit_reg[18]
merged         E1/F6/r1_temp_reg[13] merged with E1/F6/Ebit_reg[18]
merged         E1/F6/r1_temp_reg[14] merged with E1/F6/Ebit_reg[21]
merged         E1/F6/r1_temp_reg[15] merged with E1/F6/Ebit_reg[22]
merged         E1/F6/Ebit_reg[25] merged with E1/F6/Ebit_reg[23]
merged         E1/F6/r1_temp_reg[16] merged with E1/F6/Ebit_reg[23]
merged         E1/F6/Ebit_reg[26] merged with E1/F6/Ebit_reg[24]
merged         E1/F6/r1_temp_reg[17] merged with E1/F6/Ebit_reg[24]
merged         E1/F6/r1_temp_reg[18] merged with E1/F6/Ebit_reg[27]
merged         E1/F6/r1_temp_reg[19] merged with E1/F6/Ebit_reg[28]
merged         E1/F6/Ebit_reg[31] merged with E1/F6/Ebit_reg[29]
merged         E1/F6/r1_temp_reg[20] merged with E1/F6/Ebit_reg[29]
merged         E1/F6/Ebit_reg[32] merged with E1/F6/Ebit_reg[30]
merged         E1/F6/r1_temp_reg[21] merged with E1/F6/Ebit_reg[30]
merged         E1/F6/r1_temp_reg[22] merged with E1/F6/Ebit_reg[33]
merged         E1/F6/r1_temp_reg[23] merged with E1/F6/Ebit_reg[34]
merged         E1/F6/Ebit_reg[37] merged with E1/F6/Ebit_reg[35]
merged         E1/F6/r1_temp_reg[24] merged with E1/F6/Ebit_reg[35]
merged         E1/F6/Ebit_reg[38] merged with E1/F6/Ebit_reg[36]
merged         E1/F6/r1_temp_reg[25] merged with E1/F6/Ebit_reg[36]
merged         E1/F6/r1_temp_reg[26] merged with E1/F6/Ebit_reg[39]
merged         E1/F6/r1_temp_reg[27] merged with E1/F6/Ebit_reg[40]
merged         E1/F6/Ebit_reg[43] merged with E1/F6/Ebit_reg[41]
merged         E1/F6/r1_temp_reg[28] merged with E1/F6/Ebit_reg[41]
merged         E1/F6/Ebit_reg[44] merged with E1/F6/Ebit_reg[42]
merged         E1/F6/r1_temp_reg[29] merged with E1/F6/Ebit_reg[42]
merged         E1/F6/r1_temp_reg[30] merged with E1/F6/Ebit_reg[45]
merged         E1/F6/r1_temp_reg[31] merged with E1/F6/Ebit_reg[46]
merged         E1/F7/Ebit_reg[47] merged with E1/F7/Ebit_reg[1]
merged         E1/F7/r1_temp_reg[32] merged with E1/F7/Ebit_reg[1]
merged         E1/F7/Ebit_reg[48] merged with E1/F7/Ebit_reg[2]
merged         E1/F7/r1_temp_reg[1] merged with E1/F7/Ebit_reg[2]
merged         E1/F7/r1_temp_reg[2] merged with E1/F7/Ebit_reg[3]
merged         E1/F7/r1_temp_reg[3] merged with E1/F7/Ebit_reg[4]
merged         E1/F7/Ebit_reg[7] merged with E1/F7/Ebit_reg[5]
merged         E1/F7/r1_temp_reg[4] merged with E1/F7/Ebit_reg[5]
merged         E1/F7/Ebit_reg[8] merged with E1/F7/Ebit_reg[6]
merged         E1/F7/r1_temp_reg[5] merged with E1/F7/Ebit_reg[6]
merged         E1/F7/r1_temp_reg[6] merged with E1/F7/Ebit_reg[9]
merged         E1/F7/r1_temp_reg[7] merged with E1/F7/Ebit_reg[10]
merged         E1/F7/Ebit_reg[13] merged with E1/F7/Ebit_reg[11]
merged         E1/F7/r1_temp_reg[8] merged with E1/F7/Ebit_reg[11]
merged         E1/F7/Ebit_reg[14] merged with E1/F7/Ebit_reg[12]
merged         E1/F7/r1_temp_reg[9] merged with E1/F7/Ebit_reg[12]
merged         E1/F7/r1_temp_reg[10] merged with E1/F7/Ebit_reg[15]
merged         E1/F7/r1_temp_reg[11] merged with E1/F7/Ebit_reg[16]
merged         E1/F7/Ebit_reg[19] merged with E1/F7/Ebit_reg[17]
merged         E1/F7/r1_temp_reg[12] merged with E1/F7/Ebit_reg[17]
merged         E1/F7/Ebit_reg[20] merged with E1/F7/Ebit_reg[18]
merged         E1/F7/r1_temp_reg[13] merged with E1/F7/Ebit_reg[18]
merged         E1/F7/r1_temp_reg[14] merged with E1/F7/Ebit_reg[21]
merged         E1/F7/r1_temp_reg[15] merged with E1/F7/Ebit_reg[22]
merged         E1/F7/Ebit_reg[25] merged with E1/F7/Ebit_reg[23]
merged         E1/F7/r1_temp_reg[16] merged with E1/F7/Ebit_reg[23]
merged         E1/F7/Ebit_reg[26] merged with E1/F7/Ebit_reg[24]
merged         E1/F7/r1_temp_reg[17] merged with E1/F7/Ebit_reg[24]
merged         E1/F7/r1_temp_reg[18] merged with E1/F7/Ebit_reg[27]
merged         E1/F7/r1_temp_reg[19] merged with E1/F7/Ebit_reg[28]
merged         E1/F7/Ebit_reg[31] merged with E1/F7/Ebit_reg[29]
merged         E1/F7/r1_temp_reg[20] merged with E1/F7/Ebit_reg[29]
merged         E1/F7/Ebit_reg[32] merged with E1/F7/Ebit_reg[30]
merged         E1/F7/r1_temp_reg[21] merged with E1/F7/Ebit_reg[30]
merged         E1/F7/r1_temp_reg[22] merged with E1/F7/Ebit_reg[33]
merged         E1/F7/r1_temp_reg[23] merged with E1/F7/Ebit_reg[34]
merged         E1/F7/Ebit_reg[37] merged with E1/F7/Ebit_reg[35]
merged         E1/F7/r1_temp_reg[24] merged with E1/F7/Ebit_reg[35]
merged         E1/F7/Ebit_reg[38] merged with E1/F7/Ebit_reg[36]
merged         E1/F7/r1_temp_reg[25] merged with E1/F7/Ebit_reg[36]
merged         E1/F7/r1_temp_reg[26] merged with E1/F7/Ebit_reg[39]
merged         E1/F7/r1_temp_reg[27] merged with E1/F7/Ebit_reg[40]
merged         E1/F7/Ebit_reg[43] merged with E1/F7/Ebit_reg[41]
merged         E1/F7/r1_temp_reg[28] merged with E1/F7/Ebit_reg[41]
merged         E1/F7/Ebit_reg[44] merged with E1/F7/Ebit_reg[42]
merged         E1/F7/r1_temp_reg[29] merged with E1/F7/Ebit_reg[42]
merged         E1/F7/r1_temp_reg[30] merged with E1/F7/Ebit_reg[45]
merged         E1/F7/r1_temp_reg[31] merged with E1/F7/Ebit_reg[46]
merged         E1/F8/Ebit_reg[47] merged with E1/F8/Ebit_reg[1]
merged         E1/F8/r1_temp_reg[32] merged with E1/F8/Ebit_reg[1]
merged         E1/F8/Ebit_reg[48] merged with E1/F8/Ebit_reg[2]
merged         E1/F8/r1_temp_reg[1] merged with E1/F8/Ebit_reg[2]
merged         E1/F8/r1_temp_reg[2] merged with E1/F8/Ebit_reg[3]
merged         E1/F8/r1_temp_reg[3] merged with E1/F8/Ebit_reg[4]
merged         E1/F8/Ebit_reg[7] merged with E1/F8/Ebit_reg[5]
merged         E1/F8/r1_temp_reg[4] merged with E1/F8/Ebit_reg[5]
merged         E1/F8/Ebit_reg[8] merged with E1/F8/Ebit_reg[6]
merged         E1/F8/r1_temp_reg[5] merged with E1/F8/Ebit_reg[6]
merged         E1/F8/r1_temp_reg[6] merged with E1/F8/Ebit_reg[9]
merged         E1/F8/r1_temp_reg[7] merged with E1/F8/Ebit_reg[10]
merged         E1/F8/Ebit_reg[13] merged with E1/F8/Ebit_reg[11]
merged         E1/F8/r1_temp_reg[8] merged with E1/F8/Ebit_reg[11]
merged         E1/F8/Ebit_reg[14] merged with E1/F8/Ebit_reg[12]
merged         E1/F8/r1_temp_reg[9] merged with E1/F8/Ebit_reg[12]
merged         E1/F8/r1_temp_reg[10] merged with E1/F8/Ebit_reg[15]
merged         E1/F8/r1_temp_reg[11] merged with E1/F8/Ebit_reg[16]
merged         E1/F8/Ebit_reg[19] merged with E1/F8/Ebit_reg[17]
merged         E1/F8/r1_temp_reg[12] merged with E1/F8/Ebit_reg[17]
merged         E1/F8/Ebit_reg[20] merged with E1/F8/Ebit_reg[18]
merged         E1/F8/r1_temp_reg[13] merged with E1/F8/Ebit_reg[18]
merged         E1/F8/r1_temp_reg[14] merged with E1/F8/Ebit_reg[21]
merged         E1/F8/r1_temp_reg[15] merged with E1/F8/Ebit_reg[22]
merged         E1/F8/Ebit_reg[25] merged with E1/F8/Ebit_reg[23]
merged         E1/F8/r1_temp_reg[16] merged with E1/F8/Ebit_reg[23]
merged         E1/F8/Ebit_reg[26] merged with E1/F8/Ebit_reg[24]
merged         E1/F8/r1_temp_reg[17] merged with E1/F8/Ebit_reg[24]
merged         E1/F8/r1_temp_reg[18] merged with E1/F8/Ebit_reg[27]
merged         E1/F8/r1_temp_reg[19] merged with E1/F8/Ebit_reg[28]
merged         E1/F8/Ebit_reg[31] merged with E1/F8/Ebit_reg[29]
merged         E1/F8/r1_temp_reg[20] merged with E1/F8/Ebit_reg[29]
merged         E1/F8/Ebit_reg[32] merged with E1/F8/Ebit_reg[30]
merged         E1/F8/r1_temp_reg[21] merged with E1/F8/Ebit_reg[30]
merged         E1/F8/r1_temp_reg[22] merged with E1/F8/Ebit_reg[33]
merged         E1/F8/r1_temp_reg[23] merged with E1/F8/Ebit_reg[34]
merged         E1/F8/Ebit_reg[37] merged with E1/F8/Ebit_reg[35]
merged         E1/F8/r1_temp_reg[24] merged with E1/F8/Ebit_reg[35]
merged         E1/F8/Ebit_reg[38] merged with E1/F8/Ebit_reg[36]
merged         E1/F8/r1_temp_reg[25] merged with E1/F8/Ebit_reg[36]
merged         E1/F8/r1_temp_reg[26] merged with E1/F8/Ebit_reg[39]
merged         E1/F8/r1_temp_reg[27] merged with E1/F8/Ebit_reg[40]
merged         E1/F8/Ebit_reg[43] merged with E1/F8/Ebit_reg[41]
merged         E1/F8/r1_temp_reg[28] merged with E1/F8/Ebit_reg[41]
merged         E1/F8/Ebit_reg[44] merged with E1/F8/Ebit_reg[42]
merged         E1/F8/r1_temp_reg[29] merged with E1/F8/Ebit_reg[42]
merged         E1/F8/r1_temp_reg[30] merged with E1/F8/Ebit_reg[45]
merged         E1/F8/r1_temp_reg[31] merged with E1/F8/Ebit_reg[46]
merged         E1/F9/Ebit_reg[47] merged with E1/F9/Ebit_reg[1]
merged         E1/F9/r1_temp_reg[32] merged with E1/F9/Ebit_reg[1]
merged         E1/F9/Ebit_reg[48] merged with E1/F9/Ebit_reg[2]
merged         E1/F9/r1_temp_reg[1] merged with E1/F9/Ebit_reg[2]
merged         E1/F9/r1_temp_reg[2] merged with E1/F9/Ebit_reg[3]
merged         E1/F9/r1_temp_reg[3] merged with E1/F9/Ebit_reg[4]
merged         E1/F9/Ebit_reg[7] merged with E1/F9/Ebit_reg[5]
merged         E1/F9/r1_temp_reg[4] merged with E1/F9/Ebit_reg[5]
merged         E1/F9/Ebit_reg[8] merged with E1/F9/Ebit_reg[6]
merged         E1/F9/r1_temp_reg[5] merged with E1/F9/Ebit_reg[6]
merged         E1/F9/r1_temp_reg[6] merged with E1/F9/Ebit_reg[9]
merged         E1/F9/r1_temp_reg[7] merged with E1/F9/Ebit_reg[10]
merged         E1/F9/Ebit_reg[13] merged with E1/F9/Ebit_reg[11]
merged         E1/F9/r1_temp_reg[8] merged with E1/F9/Ebit_reg[11]
merged         E1/F9/Ebit_reg[14] merged with E1/F9/Ebit_reg[12]
merged         E1/F9/r1_temp_reg[9] merged with E1/F9/Ebit_reg[12]
merged         E1/F9/r1_temp_reg[10] merged with E1/F9/Ebit_reg[15]
merged         E1/F9/r1_temp_reg[11] merged with E1/F9/Ebit_reg[16]
merged         E1/F9/Ebit_reg[19] merged with E1/F9/Ebit_reg[17]
merged         E1/F9/r1_temp_reg[12] merged with E1/F9/Ebit_reg[17]
merged         E1/F9/Ebit_reg[20] merged with E1/F9/Ebit_reg[18]
merged         E1/F9/r1_temp_reg[13] merged with E1/F9/Ebit_reg[18]
merged         E1/F9/r1_temp_reg[14] merged with E1/F9/Ebit_reg[21]
merged         E1/F9/r1_temp_reg[15] merged with E1/F9/Ebit_reg[22]
merged         E1/F9/Ebit_reg[25] merged with E1/F9/Ebit_reg[23]
merged         E1/F9/r1_temp_reg[16] merged with E1/F9/Ebit_reg[23]
merged         E1/F9/Ebit_reg[26] merged with E1/F9/Ebit_reg[24]
merged         E1/F9/r1_temp_reg[17] merged with E1/F9/Ebit_reg[24]
merged         E1/F9/r1_temp_reg[18] merged with E1/F9/Ebit_reg[27]
merged         E1/F9/r1_temp_reg[19] merged with E1/F9/Ebit_reg[28]
merged         E1/F9/Ebit_reg[31] merged with E1/F9/Ebit_reg[29]
merged         E1/F9/r1_temp_reg[20] merged with E1/F9/Ebit_reg[29]
merged         E1/F9/Ebit_reg[32] merged with E1/F9/Ebit_reg[30]
merged         E1/F9/r1_temp_reg[21] merged with E1/F9/Ebit_reg[30]
merged         E1/F9/r1_temp_reg[22] merged with E1/F9/Ebit_reg[33]
merged         E1/F9/r1_temp_reg[23] merged with E1/F9/Ebit_reg[34]
merged         E1/F9/Ebit_reg[37] merged with E1/F9/Ebit_reg[35]
merged         E1/F9/r1_temp_reg[24] merged with E1/F9/Ebit_reg[35]
merged         E1/F9/Ebit_reg[38] merged with E1/F9/Ebit_reg[36]
merged         E1/F9/r1_temp_reg[25] merged with E1/F9/Ebit_reg[36]
merged         E1/F9/r1_temp_reg[26] merged with E1/F9/Ebit_reg[39]
merged         E1/F9/r1_temp_reg[27] merged with E1/F9/Ebit_reg[40]
merged         E1/F9/Ebit_reg[43] merged with E1/F9/Ebit_reg[41]
merged         E1/F9/r1_temp_reg[28] merged with E1/F9/Ebit_reg[41]
merged         E1/F9/Ebit_reg[44] merged with E1/F9/Ebit_reg[42]
merged         E1/F9/r1_temp_reg[29] merged with E1/F9/Ebit_reg[42]
merged         E1/F9/r1_temp_reg[30] merged with E1/F9/Ebit_reg[45]
merged         E1/F9/r1_temp_reg[31] merged with E1/F9/Ebit_reg[46]
merged         E1/F10/Ebit_reg[47] merged with E1/F10/Ebit_reg[1]
merged         E1/F10/r1_temp_reg[32] merged with E1/F10/Ebit_reg[1]
merged         E1/F10/Ebit_reg[48] merged with E1/F10/Ebit_reg[2]
merged         E1/F10/r1_temp_reg[1] merged with E1/F10/Ebit_reg[2]
merged         E1/F10/r1_temp_reg[2] merged with E1/F10/Ebit_reg[3]
merged         E1/F10/r1_temp_reg[3] merged with E1/F10/Ebit_reg[4]
merged         E1/F10/Ebit_reg[7] merged with E1/F10/Ebit_reg[5]
merged         E1/F10/r1_temp_reg[4] merged with E1/F10/Ebit_reg[5]
merged         E1/F10/Ebit_reg[8] merged with E1/F10/Ebit_reg[6]
merged         E1/F10/r1_temp_reg[5] merged with E1/F10/Ebit_reg[6]
merged         E1/F10/r1_temp_reg[6] merged with E1/F10/Ebit_reg[9]
merged         E1/F10/r1_temp_reg[7] merged with E1/F10/Ebit_reg[10]
merged         E1/F10/Ebit_reg[13] merged with E1/F10/Ebit_reg[11]
merged         E1/F10/r1_temp_reg[8] merged with E1/F10/Ebit_reg[11]
merged         E1/F10/Ebit_reg[14] merged with E1/F10/Ebit_reg[12]
merged         E1/F10/r1_temp_reg[9] merged with E1/F10/Ebit_reg[12]
merged         E1/F10/r1_temp_reg[10] merged with E1/F10/Ebit_reg[15]
merged         E1/F10/r1_temp_reg[11] merged with E1/F10/Ebit_reg[16]
merged         E1/F10/Ebit_reg[19] merged with E1/F10/Ebit_reg[17]
merged         E1/F10/r1_temp_reg[12] merged with E1/F10/Ebit_reg[17]
merged         E1/F10/Ebit_reg[20] merged with E1/F10/Ebit_reg[18]
merged         E1/F10/r1_temp_reg[13] merged with E1/F10/Ebit_reg[18]
merged         E1/F10/r1_temp_reg[14] merged with E1/F10/Ebit_reg[21]
merged         E1/F10/r1_temp_reg[15] merged with E1/F10/Ebit_reg[22]
merged         E1/F10/Ebit_reg[25] merged with E1/F10/Ebit_reg[23]
merged         E1/F10/r1_temp_reg[16] merged with E1/F10/Ebit_reg[23]
merged         E1/F10/Ebit_reg[26] merged with E1/F10/Ebit_reg[24]
merged         E1/F10/r1_temp_reg[17] merged with E1/F10/Ebit_reg[24]
merged         E1/F10/r1_temp_reg[18] merged with E1/F10/Ebit_reg[27]
merged         E1/F10/r1_temp_reg[19] merged with E1/F10/Ebit_reg[28]
merged         E1/F10/Ebit_reg[31] merged with E1/F10/Ebit_reg[29]
merged         E1/F10/r1_temp_reg[20] merged with E1/F10/Ebit_reg[29]
merged         E1/F10/Ebit_reg[32] merged with E1/F10/Ebit_reg[30]
merged         E1/F10/r1_temp_reg[21] merged with E1/F10/Ebit_reg[30]
merged         E1/F10/r1_temp_reg[22] merged with E1/F10/Ebit_reg[33]
merged         E1/F10/r1_temp_reg[23] merged with E1/F10/Ebit_reg[34]
merged         E1/F10/Ebit_reg[37] merged with E1/F10/Ebit_reg[35]
merged         E1/F10/r1_temp_reg[24] merged with E1/F10/Ebit_reg[35]
merged         E1/F10/Ebit_reg[38] merged with E1/F10/Ebit_reg[36]
merged         E1/F10/r1_temp_reg[25] merged with E1/F10/Ebit_reg[36]
merged         E1/F10/r1_temp_reg[26] merged with E1/F10/Ebit_reg[39]
merged         E1/F10/r1_temp_reg[27] merged with E1/F10/Ebit_reg[40]
merged         E1/F10/Ebit_reg[43] merged with E1/F10/Ebit_reg[41]
merged         E1/F10/r1_temp_reg[28] merged with E1/F10/Ebit_reg[41]
merged         E1/F10/Ebit_reg[44] merged with E1/F10/Ebit_reg[42]
merged         E1/F10/r1_temp_reg[29] merged with E1/F10/Ebit_reg[42]
merged         E1/F10/r1_temp_reg[30] merged with E1/F10/Ebit_reg[45]
merged         E1/F10/r1_temp_reg[31] merged with E1/F10/Ebit_reg[46]
merged         E1/F11/Ebit_reg[47] merged with E1/F11/Ebit_reg[1]
merged         E1/F11/r1_temp_reg[32] merged with E1/F11/Ebit_reg[1]
merged         E1/F11/Ebit_reg[48] merged with E1/F11/Ebit_reg[2]
merged         E1/F11/r1_temp_reg[1] merged with E1/F11/Ebit_reg[2]
merged         E1/F11/r1_temp_reg[2] merged with E1/F11/Ebit_reg[3]
merged         E1/F11/r1_temp_reg[3] merged with E1/F11/Ebit_reg[4]
merged         E1/F11/Ebit_reg[7] merged with E1/F11/Ebit_reg[5]
merged         E1/F11/r1_temp_reg[4] merged with E1/F11/Ebit_reg[5]
merged         E1/F11/Ebit_reg[8] merged with E1/F11/Ebit_reg[6]
merged         E1/F11/r1_temp_reg[5] merged with E1/F11/Ebit_reg[6]
merged         E1/F11/r1_temp_reg[6] merged with E1/F11/Ebit_reg[9]
merged         E1/F11/r1_temp_reg[7] merged with E1/F11/Ebit_reg[10]
merged         E1/F11/Ebit_reg[13] merged with E1/F11/Ebit_reg[11]
merged         E1/F11/r1_temp_reg[8] merged with E1/F11/Ebit_reg[11]
merged         E1/F11/Ebit_reg[14] merged with E1/F11/Ebit_reg[12]
merged         E1/F11/r1_temp_reg[9] merged with E1/F11/Ebit_reg[12]
merged         E1/F11/r1_temp_reg[10] merged with E1/F11/Ebit_reg[15]
merged         E1/F11/r1_temp_reg[11] merged with E1/F11/Ebit_reg[16]
merged         E1/F11/Ebit_reg[19] merged with E1/F11/Ebit_reg[17]
merged         E1/F11/r1_temp_reg[12] merged with E1/F11/Ebit_reg[17]
merged         E1/F11/Ebit_reg[20] merged with E1/F11/Ebit_reg[18]
merged         E1/F11/r1_temp_reg[13] merged with E1/F11/Ebit_reg[18]
merged         E1/F11/r1_temp_reg[14] merged with E1/F11/Ebit_reg[21]
merged         E1/F11/r1_temp_reg[15] merged with E1/F11/Ebit_reg[22]
merged         E1/F11/Ebit_reg[25] merged with E1/F11/Ebit_reg[23]
merged         E1/F11/r1_temp_reg[16] merged with E1/F11/Ebit_reg[23]
merged         E1/F11/Ebit_reg[26] merged with E1/F11/Ebit_reg[24]
merged         E1/F11/r1_temp_reg[17] merged with E1/F11/Ebit_reg[24]
merged         E1/F11/r1_temp_reg[18] merged with E1/F11/Ebit_reg[27]
merged         E1/F11/r1_temp_reg[19] merged with E1/F11/Ebit_reg[28]
merged         E1/F11/Ebit_reg[31] merged with E1/F11/Ebit_reg[29]
merged         E1/F11/r1_temp_reg[20] merged with E1/F11/Ebit_reg[29]
merged         E1/F11/Ebit_reg[32] merged with E1/F11/Ebit_reg[30]
merged         E1/F11/r1_temp_reg[21] merged with E1/F11/Ebit_reg[30]
merged         E1/F11/r1_temp_reg[22] merged with E1/F11/Ebit_reg[33]
merged         E1/F11/r1_temp_reg[23] merged with E1/F11/Ebit_reg[34]
merged         E1/F11/Ebit_reg[37] merged with E1/F11/Ebit_reg[35]
merged         E1/F11/r1_temp_reg[24] merged with E1/F11/Ebit_reg[35]
merged         E1/F11/Ebit_reg[38] merged with E1/F11/Ebit_reg[36]
merged         E1/F11/r1_temp_reg[25] merged with E1/F11/Ebit_reg[36]
merged         E1/F11/r1_temp_reg[26] merged with E1/F11/Ebit_reg[39]
merged         E1/F11/r1_temp_reg[27] merged with E1/F11/Ebit_reg[40]
merged         E1/F11/Ebit_reg[43] merged with E1/F11/Ebit_reg[41]
merged         E1/F11/r1_temp_reg[28] merged with E1/F11/Ebit_reg[41]
merged         E1/F11/Ebit_reg[44] merged with E1/F11/Ebit_reg[42]
merged         E1/F11/r1_temp_reg[29] merged with E1/F11/Ebit_reg[42]
merged         E1/F11/r1_temp_reg[30] merged with E1/F11/Ebit_reg[45]
merged         E1/F11/r1_temp_reg[31] merged with E1/F11/Ebit_reg[46]
merged         E1/F12/Ebit_reg[47] merged with E1/F12/Ebit_reg[1]
merged         E1/F12/r1_temp_reg[32] merged with E1/F12/Ebit_reg[1]
merged         E1/F12/Ebit_reg[48] merged with E1/F12/Ebit_reg[2]
merged         E1/F12/r1_temp_reg[1] merged with E1/F12/Ebit_reg[2]
merged         E1/F12/r1_temp_reg[2] merged with E1/F12/Ebit_reg[3]
merged         E1/F12/r1_temp_reg[3] merged with E1/F12/Ebit_reg[4]
merged         E1/F12/Ebit_reg[7] merged with E1/F12/Ebit_reg[5]
merged         E1/F12/r1_temp_reg[4] merged with E1/F12/Ebit_reg[5]
merged         E1/F12/Ebit_reg[8] merged with E1/F12/Ebit_reg[6]
merged         E1/F12/r1_temp_reg[5] merged with E1/F12/Ebit_reg[6]
merged         E1/F12/r1_temp_reg[6] merged with E1/F12/Ebit_reg[9]
merged         E1/F12/r1_temp_reg[7] merged with E1/F12/Ebit_reg[10]
merged         E1/F12/Ebit_reg[13] merged with E1/F12/Ebit_reg[11]
merged         E1/F12/r1_temp_reg[8] merged with E1/F12/Ebit_reg[11]
merged         E1/F12/Ebit_reg[14] merged with E1/F12/Ebit_reg[12]
merged         E1/F12/r1_temp_reg[9] merged with E1/F12/Ebit_reg[12]
merged         E1/F12/r1_temp_reg[10] merged with E1/F12/Ebit_reg[15]
merged         E1/F12/r1_temp_reg[11] merged with E1/F12/Ebit_reg[16]
merged         E1/F12/Ebit_reg[19] merged with E1/F12/Ebit_reg[17]
merged         E1/F12/r1_temp_reg[12] merged with E1/F12/Ebit_reg[17]
merged         E1/F12/Ebit_reg[20] merged with E1/F12/Ebit_reg[18]
merged         E1/F12/r1_temp_reg[13] merged with E1/F12/Ebit_reg[18]
merged         E1/F12/r1_temp_reg[14] merged with E1/F12/Ebit_reg[21]
merged         E1/F12/r1_temp_reg[15] merged with E1/F12/Ebit_reg[22]
merged         E1/F12/Ebit_reg[25] merged with E1/F12/Ebit_reg[23]
merged         E1/F12/r1_temp_reg[16] merged with E1/F12/Ebit_reg[23]
merged         E1/F12/Ebit_reg[26] merged with E1/F12/Ebit_reg[24]
merged         E1/F12/r1_temp_reg[17] merged with E1/F12/Ebit_reg[24]
merged         E1/F12/r1_temp_reg[18] merged with E1/F12/Ebit_reg[27]
merged         E1/F12/r1_temp_reg[19] merged with E1/F12/Ebit_reg[28]
merged         E1/F12/Ebit_reg[31] merged with E1/F12/Ebit_reg[29]
merged         E1/F12/r1_temp_reg[20] merged with E1/F12/Ebit_reg[29]
merged         E1/F12/Ebit_reg[32] merged with E1/F12/Ebit_reg[30]
merged         E1/F12/r1_temp_reg[21] merged with E1/F12/Ebit_reg[30]
merged         E1/F12/r1_temp_reg[22] merged with E1/F12/Ebit_reg[33]
merged         E1/F12/r1_temp_reg[23] merged with E1/F12/Ebit_reg[34]
merged         E1/F12/Ebit_reg[37] merged with E1/F12/Ebit_reg[35]
merged         E1/F12/r1_temp_reg[24] merged with E1/F12/Ebit_reg[35]
merged         E1/F12/Ebit_reg[38] merged with E1/F12/Ebit_reg[36]
merged         E1/F12/r1_temp_reg[25] merged with E1/F12/Ebit_reg[36]
merged         E1/F12/r1_temp_reg[26] merged with E1/F12/Ebit_reg[39]
merged         E1/F12/r1_temp_reg[27] merged with E1/F12/Ebit_reg[40]
merged         E1/F12/Ebit_reg[43] merged with E1/F12/Ebit_reg[41]
merged         E1/F12/r1_temp_reg[28] merged with E1/F12/Ebit_reg[41]
merged         E1/F12/Ebit_reg[44] merged with E1/F12/Ebit_reg[42]
merged         E1/F12/r1_temp_reg[29] merged with E1/F12/Ebit_reg[42]
merged         E1/F12/r1_temp_reg[30] merged with E1/F12/Ebit_reg[45]
merged         E1/F12/r1_temp_reg[31] merged with E1/F12/Ebit_reg[46]
merged         E1/F13/Ebit_reg[47] merged with E1/F13/Ebit_reg[1]
merged         E1/F13/r1_temp_reg[32] merged with E1/F13/Ebit_reg[1]
merged         E1/F13/Ebit_reg[48] merged with E1/F13/Ebit_reg[2]
merged         E1/F13/r1_temp_reg[1] merged with E1/F13/Ebit_reg[2]
merged         E1/F13/r1_temp_reg[2] merged with E1/F13/Ebit_reg[3]
merged         E1/F13/r1_temp_reg[3] merged with E1/F13/Ebit_reg[4]
merged         E1/F13/Ebit_reg[7] merged with E1/F13/Ebit_reg[5]
merged         E1/F13/r1_temp_reg[4] merged with E1/F13/Ebit_reg[5]
merged         E1/F13/Ebit_reg[8] merged with E1/F13/Ebit_reg[6]
merged         E1/F13/r1_temp_reg[5] merged with E1/F13/Ebit_reg[6]
merged         E1/F13/r1_temp_reg[6] merged with E1/F13/Ebit_reg[9]
merged         E1/F13/r1_temp_reg[7] merged with E1/F13/Ebit_reg[10]
merged         E1/F13/Ebit_reg[13] merged with E1/F13/Ebit_reg[11]
merged         E1/F13/r1_temp_reg[8] merged with E1/F13/Ebit_reg[11]
merged         E1/F13/Ebit_reg[14] merged with E1/F13/Ebit_reg[12]
merged         E1/F13/r1_temp_reg[9] merged with E1/F13/Ebit_reg[12]
merged         E1/F13/r1_temp_reg[10] merged with E1/F13/Ebit_reg[15]
merged         E1/F13/r1_temp_reg[11] merged with E1/F13/Ebit_reg[16]
merged         E1/F13/Ebit_reg[19] merged with E1/F13/Ebit_reg[17]
merged         E1/F13/r1_temp_reg[12] merged with E1/F13/Ebit_reg[17]
merged         E1/F13/Ebit_reg[20] merged with E1/F13/Ebit_reg[18]
merged         E1/F13/r1_temp_reg[13] merged with E1/F13/Ebit_reg[18]
merged         E1/F13/r1_temp_reg[14] merged with E1/F13/Ebit_reg[21]
merged         E1/F13/r1_temp_reg[15] merged with E1/F13/Ebit_reg[22]
merged         E1/F13/Ebit_reg[25] merged with E1/F13/Ebit_reg[23]
merged         E1/F13/r1_temp_reg[16] merged with E1/F13/Ebit_reg[23]
merged         E1/F13/Ebit_reg[26] merged with E1/F13/Ebit_reg[24]
merged         E1/F13/r1_temp_reg[17] merged with E1/F13/Ebit_reg[24]
merged         E1/F13/r1_temp_reg[18] merged with E1/F13/Ebit_reg[27]
merged         E1/F13/r1_temp_reg[19] merged with E1/F13/Ebit_reg[28]
merged         E1/F13/Ebit_reg[31] merged with E1/F13/Ebit_reg[29]
merged         E1/F13/r1_temp_reg[20] merged with E1/F13/Ebit_reg[29]
merged         E1/F13/Ebit_reg[32] merged with E1/F13/Ebit_reg[30]
merged         E1/F13/r1_temp_reg[21] merged with E1/F13/Ebit_reg[30]
merged         E1/F13/r1_temp_reg[22] merged with E1/F13/Ebit_reg[33]
merged         E1/F13/r1_temp_reg[23] merged with E1/F13/Ebit_reg[34]
merged         E1/F13/Ebit_reg[37] merged with E1/F13/Ebit_reg[35]
merged         E1/F13/r1_temp_reg[24] merged with E1/F13/Ebit_reg[35]
merged         E1/F13/Ebit_reg[38] merged with E1/F13/Ebit_reg[36]
merged         E1/F13/r1_temp_reg[25] merged with E1/F13/Ebit_reg[36]
merged         E1/F13/r1_temp_reg[26] merged with E1/F13/Ebit_reg[39]
merged         E1/F13/r1_temp_reg[27] merged with E1/F13/Ebit_reg[40]
merged         E1/F13/Ebit_reg[43] merged with E1/F13/Ebit_reg[41]
merged         E1/F13/r1_temp_reg[28] merged with E1/F13/Ebit_reg[41]
merged         E1/F13/Ebit_reg[44] merged with E1/F13/Ebit_reg[42]
merged         E1/F13/r1_temp_reg[29] merged with E1/F13/Ebit_reg[42]
merged         E1/F13/r1_temp_reg[30] merged with E1/F13/Ebit_reg[45]
merged         E1/F13/r1_temp_reg[31] merged with E1/F13/Ebit_reg[46]
merged         E1/F14/Ebit_reg[47] merged with E1/F14/Ebit_reg[1]
merged         E1/F14/r1_temp_reg[32] merged with E1/F14/Ebit_reg[1]
merged         E1/F14/Ebit_reg[48] merged with E1/F14/Ebit_reg[2]
merged         E1/F14/r1_temp_reg[1] merged with E1/F14/Ebit_reg[2]
merged         E1/F14/r1_temp_reg[2] merged with E1/F14/Ebit_reg[3]
merged         E1/F14/r1_temp_reg[3] merged with E1/F14/Ebit_reg[4]
merged         E1/F14/Ebit_reg[7] merged with E1/F14/Ebit_reg[5]
merged         E1/F14/r1_temp_reg[4] merged with E1/F14/Ebit_reg[5]
merged         E1/F14/Ebit_reg[8] merged with E1/F14/Ebit_reg[6]
merged         E1/F14/r1_temp_reg[5] merged with E1/F14/Ebit_reg[6]
merged         E1/F14/r1_temp_reg[6] merged with E1/F14/Ebit_reg[9]
merged         E1/F14/r1_temp_reg[7] merged with E1/F14/Ebit_reg[10]
merged         E1/F14/Ebit_reg[13] merged with E1/F14/Ebit_reg[11]
merged         E1/F14/r1_temp_reg[8] merged with E1/F14/Ebit_reg[11]
merged         E1/F14/Ebit_reg[14] merged with E1/F14/Ebit_reg[12]
merged         E1/F14/r1_temp_reg[9] merged with E1/F14/Ebit_reg[12]
merged         E1/F14/r1_temp_reg[10] merged with E1/F14/Ebit_reg[15]
merged         E1/F14/r1_temp_reg[11] merged with E1/F14/Ebit_reg[16]
merged         E1/F14/Ebit_reg[19] merged with E1/F14/Ebit_reg[17]
merged         E1/F14/r1_temp_reg[12] merged with E1/F14/Ebit_reg[17]
merged         E1/F14/Ebit_reg[20] merged with E1/F14/Ebit_reg[18]
merged         E1/F14/r1_temp_reg[13] merged with E1/F14/Ebit_reg[18]
merged         E1/F14/r1_temp_reg[14] merged with E1/F14/Ebit_reg[21]
merged         E1/F14/r1_temp_reg[15] merged with E1/F14/Ebit_reg[22]
merged         E1/F14/Ebit_reg[25] merged with E1/F14/Ebit_reg[23]
merged         E1/F14/r1_temp_reg[16] merged with E1/F14/Ebit_reg[23]
merged         E1/F14/Ebit_reg[26] merged with E1/F14/Ebit_reg[24]
merged         E1/F14/r1_temp_reg[17] merged with E1/F14/Ebit_reg[24]
merged         E1/F14/r1_temp_reg[18] merged with E1/F14/Ebit_reg[27]
merged         E1/F14/r1_temp_reg[19] merged with E1/F14/Ebit_reg[28]
merged         E1/F14/Ebit_reg[31] merged with E1/F14/Ebit_reg[29]
merged         E1/F14/r1_temp_reg[20] merged with E1/F14/Ebit_reg[29]
merged         E1/F14/Ebit_reg[32] merged with E1/F14/Ebit_reg[30]
merged         E1/F14/r1_temp_reg[21] merged with E1/F14/Ebit_reg[30]
merged         E1/F14/r1_temp_reg[22] merged with E1/F14/Ebit_reg[33]
merged         E1/F14/r1_temp_reg[23] merged with E1/F14/Ebit_reg[34]
merged         E1/F14/Ebit_reg[37] merged with E1/F14/Ebit_reg[35]
merged         E1/F14/r1_temp_reg[24] merged with E1/F14/Ebit_reg[35]
merged         E1/F14/Ebit_reg[38] merged with E1/F14/Ebit_reg[36]
merged         E1/F14/r1_temp_reg[25] merged with E1/F14/Ebit_reg[36]
merged         E1/F14/r1_temp_reg[26] merged with E1/F14/Ebit_reg[39]
merged         E1/F14/r1_temp_reg[27] merged with E1/F14/Ebit_reg[40]
merged         E1/F14/Ebit_reg[43] merged with E1/F14/Ebit_reg[41]
merged         E1/F14/r1_temp_reg[28] merged with E1/F14/Ebit_reg[41]
merged         E1/F14/Ebit_reg[44] merged with E1/F14/Ebit_reg[42]
merged         E1/F14/r1_temp_reg[29] merged with E1/F14/Ebit_reg[42]
merged         E1/F14/r1_temp_reg[30] merged with E1/F14/Ebit_reg[45]
merged         E1/F14/r1_temp_reg[31] merged with E1/F14/Ebit_reg[46]
merged         E1/F15/Ebit_reg[47] merged with E1/F15/Ebit_reg[1]
merged         E1/F15/r1_temp_reg[32] merged with E1/F15/Ebit_reg[1]
merged         E1/F15/Ebit_reg[48] merged with E1/F15/Ebit_reg[2]
merged         E1/F15/r1_temp_reg[1] merged with E1/F15/Ebit_reg[2]
merged         E1/F15/r1_temp_reg[2] merged with E1/F15/Ebit_reg[3]
merged         E1/F15/r1_temp_reg[3] merged with E1/F15/Ebit_reg[4]
merged         E1/F15/Ebit_reg[7] merged with E1/F15/Ebit_reg[5]
merged         E1/F15/r1_temp_reg[4] merged with E1/F15/Ebit_reg[5]
merged         E1/F15/Ebit_reg[8] merged with E1/F15/Ebit_reg[6]
merged         E1/F15/r1_temp_reg[5] merged with E1/F15/Ebit_reg[6]
merged         E1/F15/r1_temp_reg[6] merged with E1/F15/Ebit_reg[9]
merged         E1/F15/r1_temp_reg[7] merged with E1/F15/Ebit_reg[10]
merged         E1/F15/Ebit_reg[13] merged with E1/F15/Ebit_reg[11]
merged         E1/F15/r1_temp_reg[8] merged with E1/F15/Ebit_reg[11]
merged         E1/F15/Ebit_reg[14] merged with E1/F15/Ebit_reg[12]
merged         E1/F15/r1_temp_reg[9] merged with E1/F15/Ebit_reg[12]
merged         E1/F15/r1_temp_reg[10] merged with E1/F15/Ebit_reg[15]
merged         E1/F15/r1_temp_reg[11] merged with E1/F15/Ebit_reg[16]
merged         E1/F15/Ebit_reg[19] merged with E1/F15/Ebit_reg[17]
merged         E1/F15/r1_temp_reg[12] merged with E1/F15/Ebit_reg[17]
merged         E1/F15/Ebit_reg[20] merged with E1/F15/Ebit_reg[18]
merged         E1/F15/r1_temp_reg[13] merged with E1/F15/Ebit_reg[18]
merged         E1/F15/r1_temp_reg[14] merged with E1/F15/Ebit_reg[21]
merged         E1/F15/r1_temp_reg[15] merged with E1/F15/Ebit_reg[22]
merged         E1/F15/Ebit_reg[25] merged with E1/F15/Ebit_reg[23]
merged         E1/F15/r1_temp_reg[16] merged with E1/F15/Ebit_reg[23]
merged         E1/F15/Ebit_reg[26] merged with E1/F15/Ebit_reg[24]
merged         E1/F15/r1_temp_reg[17] merged with E1/F15/Ebit_reg[24]
merged         E1/F15/r1_temp_reg[18] merged with E1/F15/Ebit_reg[27]
merged         E1/F15/r1_temp_reg[19] merged with E1/F15/Ebit_reg[28]
merged         E1/F15/Ebit_reg[31] merged with E1/F15/Ebit_reg[29]
merged         E1/F15/r1_temp_reg[20] merged with E1/F15/Ebit_reg[29]
merged         E1/F15/Ebit_reg[32] merged with E1/F15/Ebit_reg[30]
merged         E1/F15/r1_temp_reg[21] merged with E1/F15/Ebit_reg[30]
merged         E1/F15/r1_temp_reg[22] merged with E1/F15/Ebit_reg[33]
merged         E1/F15/r1_temp_reg[23] merged with E1/F15/Ebit_reg[34]
merged         E1/F15/Ebit_reg[37] merged with E1/F15/Ebit_reg[35]
merged         E1/F15/r1_temp_reg[24] merged with E1/F15/Ebit_reg[35]
merged         E1/F15/Ebit_reg[38] merged with E1/F15/Ebit_reg[36]
merged         E1/F15/r1_temp_reg[25] merged with E1/F15/Ebit_reg[36]
merged         E1/F15/r1_temp_reg[26] merged with E1/F15/Ebit_reg[39]
merged         E1/F15/r1_temp_reg[27] merged with E1/F15/Ebit_reg[40]
merged         E1/F15/Ebit_reg[43] merged with E1/F15/Ebit_reg[41]
merged         E1/F15/r1_temp_reg[28] merged with E1/F15/Ebit_reg[41]
merged         E1/F15/Ebit_reg[44] merged with E1/F15/Ebit_reg[42]
merged         E1/F15/r1_temp_reg[29] merged with E1/F15/Ebit_reg[42]
merged         E1/F15/r1_temp_reg[30] merged with E1/F15/Ebit_reg[45]
merged         E1/F15/r1_temp_reg[31] merged with E1/F15/Ebit_reg[46]
merged         E1/F16/Ebit_reg[47] merged with E1/F16/Ebit_reg[1]
merged         E1/F16/r1_temp_reg[32] merged with E1/F16/Ebit_reg[1]
merged         E1/F16/Ebit_reg[48] merged with E1/F16/Ebit_reg[2]
merged         E1/F16/r1_temp_reg[1] merged with E1/F16/Ebit_reg[2]
merged         E1/F16/r1_temp_reg[2] merged with E1/F16/Ebit_reg[3]
merged         E1/F16/r1_temp_reg[3] merged with E1/F16/Ebit_reg[4]
merged         E1/F16/Ebit_reg[7] merged with E1/F16/Ebit_reg[5]
merged         E1/F16/r1_temp_reg[4] merged with E1/F16/Ebit_reg[5]
merged         E1/F16/Ebit_reg[8] merged with E1/F16/Ebit_reg[6]
merged         E1/F16/r1_temp_reg[5] merged with E1/F16/Ebit_reg[6]
merged         E1/F16/r1_temp_reg[6] merged with E1/F16/Ebit_reg[9]
merged         E1/F16/r1_temp_reg[7] merged with E1/F16/Ebit_reg[10]
merged         E1/F16/Ebit_reg[13] merged with E1/F16/Ebit_reg[11]
merged         E1/F16/r1_temp_reg[8] merged with E1/F16/Ebit_reg[11]
merged         E1/F16/Ebit_reg[14] merged with E1/F16/Ebit_reg[12]
merged         E1/F16/r1_temp_reg[9] merged with E1/F16/Ebit_reg[12]
merged         E1/F16/r1_temp_reg[10] merged with E1/F16/Ebit_reg[15]
merged         E1/F16/r1_temp_reg[11] merged with E1/F16/Ebit_reg[16]
merged         E1/F16/Ebit_reg[19] merged with E1/F16/Ebit_reg[17]
merged         E1/F16/r1_temp_reg[12] merged with E1/F16/Ebit_reg[17]
merged         E1/F16/Ebit_reg[20] merged with E1/F16/Ebit_reg[18]
merged         E1/F16/r1_temp_reg[13] merged with E1/F16/Ebit_reg[18]
merged         E1/F16/r1_temp_reg[14] merged with E1/F16/Ebit_reg[21]
merged         E1/F16/r1_temp_reg[15] merged with E1/F16/Ebit_reg[22]
merged         E1/F16/Ebit_reg[25] merged with E1/F16/Ebit_reg[23]
merged         E1/F16/r1_temp_reg[16] merged with E1/F16/Ebit_reg[23]
merged         E1/F16/Ebit_reg[26] merged with E1/F16/Ebit_reg[24]
merged         E1/F16/r1_temp_reg[17] merged with E1/F16/Ebit_reg[24]
merged         E1/F16/r1_temp_reg[18] merged with E1/F16/Ebit_reg[27]
merged         E1/F16/r1_temp_reg[19] merged with E1/F16/Ebit_reg[28]
merged         E1/F16/Ebit_reg[31] merged with E1/F16/Ebit_reg[29]
merged         E1/F16/r1_temp_reg[20] merged with E1/F16/Ebit_reg[29]
merged         E1/F16/Ebit_reg[32] merged with E1/F16/Ebit_reg[30]
merged         E1/F16/r1_temp_reg[21] merged with E1/F16/Ebit_reg[30]
merged         E1/F16/r1_temp_reg[22] merged with E1/F16/Ebit_reg[33]
merged         E1/F16/r1_temp_reg[23] merged with E1/F16/Ebit_reg[34]
merged         E1/F16/Ebit_reg[37] merged with E1/F16/Ebit_reg[35]
merged         E1/F16/r1_temp_reg[24] merged with E1/F16/Ebit_reg[35]
merged         E1/F16/Ebit_reg[38] merged with E1/F16/Ebit_reg[36]
merged         E1/F16/r1_temp_reg[25] merged with E1/F16/Ebit_reg[36]
merged         E1/F16/r1_temp_reg[26] merged with E1/F16/Ebit_reg[39]
merged         E1/F16/r1_temp_reg[27] merged with E1/F16/Ebit_reg[40]
merged         E1/F16/Ebit_reg[43] merged with E1/F16/Ebit_reg[41]
merged         E1/F16/r1_temp_reg[28] merged with E1/F16/Ebit_reg[41]
merged         E1/F16/Ebit_reg[44] merged with E1/F16/Ebit_reg[42]
merged         E1/F16/r1_temp_reg[29] merged with E1/F16/Ebit_reg[42]
merged         E1/F16/r1_temp_reg[30] merged with E1/F16/Ebit_reg[45]
merged         E1/F16/r1_temp_reg[31] merged with E1/F16/Ebit_reg[46]
unloaded       E1/K16_reg[14]
unloaded       E1/K16_reg[15]
unloaded       E1/K16_reg[19]
unloaded       E1/K16_reg[20]
unloaded       E1/K16_reg[51]
unloaded       E1/K16_reg[54]
unloaded       E1/K16_reg[58]
unloaded       E1/K16_reg[60]
================================================================================

Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'DES' to generic gates.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            97            132                                      syn_generic
@genus:root: 11> syn_map
Info    : Mapping. [SYNTH-4]
        : Mapping 'DES' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:01:23) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:50:08 (Mar10) |  467.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:27(00:02:42) |  00:01:10(00:01:19) |  97.2( 96.3) |   18:51:27 (Mar10) |  658.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:27(00:02:42) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:51:27 (Mar10) |  658.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:29(00:02:45) |  00:00:02(00:00:03) |   2.8(  3.7) |   18:51:30 (Mar10) |  658.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 1.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:01:23) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:50:08 (Mar10) |  467.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:27(00:02:42) |  00:01:10(00:01:19) |  95.9( 96.3) |   18:51:27 (Mar10) |  658.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:27(00:02:42) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:51:27 (Mar10) |  658.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:29(00:02:45) |  00:00:02(00:00:03) |   2.7(  3.7) |   18:51:30 (Mar10) |  658.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:30(00:02:45) |  00:00:01(00:00:00) |   1.4(  0.0) |   18:51:30 (Mar10) |  658.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
Updating ST server settings
  Resetting attribute of root '/': 'hide_timing_condition_clones' = 
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_6' is forked process '15954' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_7' is forked process '15956' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_8' is forked process '15958' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_9' is forked process '15960' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_10' is forked process '15962' on this host.
Multi-threaded Virtual Mapping    (6 threads per ST process, 6 of 6 CPUs usable)
        Distributing super-thread jobs: fiestal_round_2
          Sending 'fiestal_round_2' to server 'localhost_1_10'...
            Sent 'fiestal_round_2' to server 'localhost_1_10'.
          Received 'fiestal_round_2' from server 'localhost_1_10'. (1454 ms elapsed)
        Distributing super-thread jobs: fiestal_round_3
          Sending 'fiestal_round_3' to server 'localhost_1_10'...
            Sent 'fiestal_round_3' to server 'localhost_1_10'.
          Received 'fiestal_round_3' from server 'localhost_1_10'. (1311 ms elapsed)
        Distributing super-thread jobs: fiestal_round_4
          Sending 'fiestal_round_4' to server 'localhost_1_10'...
            Sent 'fiestal_round_4' to server 'localhost_1_10'.
          Received 'fiestal_round_4' from server 'localhost_1_10'. (1304 ms elapsed)
        Distributing super-thread jobs: fiestal_round_5
          Sending 'fiestal_round_5' to server 'localhost_1_10'...
            Sent 'fiestal_round_5' to server 'localhost_1_10'.
          Received 'fiestal_round_5' from server 'localhost_1_10'. (1308 ms elapsed)
        Distributing super-thread jobs: fiestal_round_6
          Sending 'fiestal_round_6' to server 'localhost_1_10'...
            Sent 'fiestal_round_6' to server 'localhost_1_10'.
          Received 'fiestal_round_6' from server 'localhost_1_10'. (1297 ms elapsed)
        Distributing super-thread jobs: fiestal_round_7
          Sending 'fiestal_round_7' to server 'localhost_1_10'...
            Sent 'fiestal_round_7' to server 'localhost_1_10'.
          Received 'fiestal_round_7' from server 'localhost_1_10'. (1290 ms elapsed)
        Distributing super-thread jobs: fiestal_round_8
          Sending 'fiestal_round_8' to server 'localhost_1_10'...
            Sent 'fiestal_round_8' to server 'localhost_1_10'.
          Received 'fiestal_round_8' from server 'localhost_1_10'. (1295 ms elapsed)
        Distributing super-thread jobs: fiestal_round_9
          Sending 'fiestal_round_9' to server 'localhost_1_10'...
            Sent 'fiestal_round_9' to server 'localhost_1_10'.
          Received 'fiestal_round_9' from server 'localhost_1_10'. (1294 ms elapsed)
        Distributing super-thread jobs: mux_ctl_0x
          Sending 'mux_ctl_0x' to server 'localhost_1_10'...
            Sent 'mux_ctl_0x' to server 'localhost_1_10'.
          Received 'mux_ctl_0x' from server 'localhost_1_10'. (12829 ms elapsed)
 
Global mapping target info
==========================
Cost Group 'VCLK' target slack:    18 ps
Target path end-point (Port: DES/Encrypt[64])

Cost Group 'clk' target slack:    13 ps
Target path end-point (Pin: E1_K1_reg[63]/d)

Multi-threaded Technology Mapping (6 threads per ST process, 6 of 6 CPUs usable)
        Distributing super-thread jobs: mux_ctl_0x
          Sending 'mux_ctl_0x' to server 'localhost_1_10'...
            Sent 'mux_ctl_0x' to server 'localhost_1_10'.
          Received 'mux_ctl_0x' from server 'localhost_1_10'. (18904 ms elapsed)
        Distributing super-thread jobs: fiestal_round_9
          Sending 'fiestal_round_9' to server 'localhost_1_10'...
            Sent 'fiestal_round_9' to server 'localhost_1_10'.
          Received 'fiestal_round_9' from server 'localhost_1_10'. (1735 ms elapsed)
        Distributing super-thread jobs: fiestal_round_8
          Sending 'fiestal_round_8' to server 'localhost_1_10'...
            Sent 'fiestal_round_8' to server 'localhost_1_10'.
          Received 'fiestal_round_8' from server 'localhost_1_10'. (1766 ms elapsed)
        Distributing super-thread jobs: fiestal_round_7
          Sending 'fiestal_round_7' to server 'localhost_1_10'...
            Sent 'fiestal_round_7' to server 'localhost_1_10'.
          Received 'fiestal_round_7' from server 'localhost_1_10'. (1740 ms elapsed)
        Distributing super-thread jobs: fiestal_round_6
          Sending 'fiestal_round_6' to server 'localhost_1_10'...
            Sent 'fiestal_round_6' to server 'localhost_1_10'.
          Received 'fiestal_round_6' from server 'localhost_1_10'. (1744 ms elapsed)
        Distributing super-thread jobs: fiestal_round_5
          Sending 'fiestal_round_5' to server 'localhost_1_10'...
            Sent 'fiestal_round_5' to server 'localhost_1_10'.
          Received 'fiestal_round_5' from server 'localhost_1_10'. (1743 ms elapsed)
        Distributing super-thread jobs: fiestal_round_4
          Sending 'fiestal_round_4' to server 'localhost_1_10'...
            Sent 'fiestal_round_4' to server 'localhost_1_10'.
          Received 'fiestal_round_4' from server 'localhost_1_10'. (1749 ms elapsed)
        Distributing super-thread jobs: fiestal_round_3
          Sending 'fiestal_round_3' to server 'localhost_1_10'...
            Sent 'fiestal_round_3' to server 'localhost_1_10'.
          Received 'fiestal_round_3' from server 'localhost_1_10'. (1746 ms elapsed)
        Distributing super-thread jobs: fiestal_round_2
          Sending 'fiestal_round_2' to server 'localhost_1_10'...
            Sent 'fiestal_round_2' to server 'localhost_1_10'.
          Received 'fiestal_round_2' from server 'localhost_1_10'. (1744 ms elapsed)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map               239683        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
          VCLK                18      497              1000 
           clk                13      382              1000 

 
Global incremental target info
==============================
Cost Group 'VCLK' target slack:    12 ps
Target path end-point (Port: DES/Encrypt[64])

Cost Group 'clk' target slack:    16 ps
Target path end-point (Pin: E1_F16_S_reg[28]/D (DFFQX1/D))

              Distributing super-thread jobs: mux_ctl_0x
                Sending 'mux_ctl_0x' to server 'localhost_1_10'...
                  Sent 'mux_ctl_0x' to server 'localhost_1_10'.
                Received 'mux_ctl_0x' from server 'localhost_1_10'. (2501 ms elapsed)
              Distributing super-thread jobs: fiestal_round_9
                Sending 'fiestal_round_9' to server 'localhost_1_10'...
                  Sent 'fiestal_round_9' to server 'localhost_1_10'.
                Received 'fiestal_round_9' from server 'localhost_1_10'. (338 ms elapsed)
              Distributing super-thread jobs: fiestal_round_8
                Sending 'fiestal_round_8' to server 'localhost_1_10'...
                  Sent 'fiestal_round_8' to server 'localhost_1_10'.
                Received 'fiestal_round_8' from server 'localhost_1_10'. (338 ms elapsed)
              Distributing super-thread jobs: fiestal_round_7
                Sending 'fiestal_round_7' to server 'localhost_1_10'...
                  Sent 'fiestal_round_7' to server 'localhost_1_10'.
                Received 'fiestal_round_7' from server 'localhost_1_10'. (343 ms elapsed)
              Distributing super-thread jobs: fiestal_round_6
                Sending 'fiestal_round_6' to server 'localhost_1_10'...
                  Sent 'fiestal_round_6' to server 'localhost_1_10'.
                Received 'fiestal_round_6' from server 'localhost_1_10'. (298 ms elapsed)
              Distributing super-thread jobs: fiestal_round_5
                Sending 'fiestal_round_5' to server 'localhost_1_10'...
                  Sent 'fiestal_round_5' to server 'localhost_1_10'.
                Received 'fiestal_round_5' from server 'localhost_1_10'. (339 ms elapsed)
              Distributing super-thread jobs: fiestal_round_4
                Sending 'fiestal_round_4' to server 'localhost_1_10'...
                  Sent 'fiestal_round_4' to server 'localhost_1_10'.
                Received 'fiestal_round_4' from server 'localhost_1_10'. (341 ms elapsed)
              Distributing super-thread jobs: fiestal_round_3
                Sending 'fiestal_round_3' to server 'localhost_1_10'...
                  Sent 'fiestal_round_3' to server 'localhost_1_10'.
                Received 'fiestal_round_3' from server 'localhost_1_10'. (345 ms elapsed)
              Distributing super-thread jobs: fiestal_round_2
                Sending 'fiestal_round_2' to server 'localhost_1_10'...
                  Sent 'fiestal_round_2' to server 'localhost_1_10'.
                Received 'fiestal_round_2' from server 'localhost_1_10'. (338 ms elapsed)
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_incr              239469        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
          VCLK                12      497              1000 
           clk                16      382              1000 


+-----------+-----------+-----+----------------------+---------------------------+
|   Host    |  Machine  | CPU | Physical Memory (MB) | Peak Physical Memory (MB) |
+-----------+-----------+-----+----------------------+---------------------------+
| localhost | localhost |  6  |        755.4         |           841.1           |
+-----------+-----------+-----+----------------------+---------------------------+

+----------------+----------------------+---------------------------+
|     Server     | Physical Memory (MB) | Peak Physical Memory (MB) |
+----------------+----------------------+---------------------------+
| localhost_1_0  |      366.0 [1]       |         409.4 [1]         |
| localhost_1_10 |      100.0 [2]       |          [2] [3]          |
| localhost_1_8  |       46.9 [2]       |          [2] [3]          |
| localhost_1_9  |       46.9 [2]       |          [2] [3]          |
| localhost_1_6  |       46.9 [2]       |          [2] [3]          |
| localhost_1_7  |       46.9 [2]       |          [2] [3]          |
+----------------+----------------------+---------------------------+
[1] Memory of child processes is included.
[2] Memory is included in parent localhost_1_0.
[3] Peak physical memory is not available for forked background servers.

PBS_Techmap-Global Mapping - Elapsed_Time 81, CPU_Time 74.936185
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:01:23) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:50:08 (Mar10) |  467.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:27(00:02:42) |  00:01:10(00:01:19) |  47.5( 48.5) |   18:51:27 (Mar10) |  658.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:27(00:02:42) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:51:27 (Mar10) |  658.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:29(00:02:45) |  00:00:02(00:00:03) |   1.3(  1.8) |   18:51:30 (Mar10) |  658.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:30(00:02:45) |  00:00:01(00:00:00) |   0.7(  0.0) |   18:51:30 (Mar10) |  658.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:45(00:04:06) |  00:01:14(00:01:21) |  50.5( 49.7) |   18:52:51 (Mar10) |  634.4 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/DES/fv_map.fv.json' for netlist 'fv/DES/fv_map.v.gz'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/DES/rtl_to_fv_map.do'.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 4, CPU_Time 4.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:01:23) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:50:08 (Mar10) |  467.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:27(00:02:42) |  00:01:10(00:01:19) |  46.2( 47.3) |   18:51:27 (Mar10) |  658.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:27(00:02:42) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:51:27 (Mar10) |  658.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:29(00:02:45) |  00:00:02(00:00:03) |   1.3(  1.8) |   18:51:30 (Mar10) |  658.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:30(00:02:45) |  00:00:01(00:00:00) |   0.7(  0.0) |   18:51:30 (Mar10) |  658.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:45(00:04:06) |  00:01:14(00:01:21) |  49.2( 48.5) |   18:52:51 (Mar10) |  634.4 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:49(00:04:10) |  00:00:04(00:00:04) |   2.6(  2.4) |   18:52:55 (Mar10) |  634.4 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:01:23) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:50:08 (Mar10) |  467.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:27(00:02:42) |  00:01:10(00:01:19) |  46.2( 47.3) |   18:51:27 (Mar10) |  658.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:27(00:02:42) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:51:27 (Mar10) |  658.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:29(00:02:45) |  00:00:02(00:00:03) |   1.3(  1.8) |   18:51:30 (Mar10) |  658.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:30(00:02:45) |  00:00:01(00:00:00) |   0.7(  0.0) |   18:51:30 (Mar10) |  658.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:45(00:04:06) |  00:01:14(00:01:21) |  49.2( 48.5) |   18:52:51 (Mar10) |  634.4 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:49(00:04:10) |  00:00:04(00:00:04) |   2.6(  2.4) |   18:52:55 (Mar10) |  634.4 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:49(00:04:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:52:55 (Mar10) |  634.4 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:DES ... 

PBS_TechMap-Postmap Clock Gating - Elapsed_Time 1, CPU_Time 1.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:01:23) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:50:08 (Mar10) |  467.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:27(00:02:42) |  00:01:10(00:01:19) |  45.9( 47.0) |   18:51:27 (Mar10) |  658.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:27(00:02:42) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:51:27 (Mar10) |  658.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:29(00:02:45) |  00:00:02(00:00:03) |   1.3(  1.8) |   18:51:30 (Mar10) |  658.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:30(00:02:45) |  00:00:01(00:00:00) |   0.7(  0.0) |   18:51:30 (Mar10) |  658.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:45(00:04:06) |  00:01:14(00:01:21) |  48.9( 48.2) |   18:52:51 (Mar10) |  634.4 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:49(00:04:10) |  00:00:04(00:00:04) |   2.6(  2.4) |   18:52:55 (Mar10) |  634.4 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:49(00:04:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:52:55 (Mar10) |  634.4 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:50(00:04:11) |  00:00:01(00:00:01) |   0.7(  0.6) |   18:52:56 (Mar10) |  607.8 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 hi_fo_buf                239469        0         0         0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total DRC Total
                           Total  Weighted      Neg       Max 
Operation                   Area   Slacks      Slack      Cap 
-------------------------------------------------------------------------------
 init_delay               239469        0         0         0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total DRC Total
                           Total  Weighted      Neg       Max 
Operation                   Area   Slacks      Slack      Cap 
-------------------------------------------------------------------------------
 init_tns                 239469        0         0         0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:01:23) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:50:08 (Mar10) |  467.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:27(00:02:42) |  00:01:10(00:01:19) |  45.9( 47.0) |   18:51:27 (Mar10) |  658.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:27(00:02:42) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:51:27 (Mar10) |  658.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:29(00:02:45) |  00:00:02(00:00:03) |   1.3(  1.8) |   18:51:30 (Mar10) |  658.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:30(00:02:45) |  00:00:01(00:00:00) |   0.7(  0.0) |   18:51:30 (Mar10) |  658.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:45(00:04:06) |  00:01:14(00:01:21) |  48.9( 48.2) |   18:52:51 (Mar10) |  634.4 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:49(00:04:10) |  00:00:04(00:00:04) |   2.6(  2.4) |   18:52:55 (Mar10) |  634.4 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:49(00:04:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:52:55 (Mar10) |  634.4 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:50(00:04:11) |  00:00:01(00:00:01) |   0.7(  0.6) |   18:52:56 (Mar10) |  607.8 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:50(00:04:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:52:56 (Mar10) |  607.8 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:01:23) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:50:08 (Mar10) |  467.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:27(00:02:42) |  00:01:10(00:01:19) |  45.9( 47.0) |   18:51:27 (Mar10) |  658.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:27(00:02:42) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:51:27 (Mar10) |  658.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:29(00:02:45) |  00:00:02(00:00:03) |   1.3(  1.8) |   18:51:30 (Mar10) |  658.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:30(00:02:45) |  00:00:01(00:00:00) |   0.7(  0.0) |   18:51:30 (Mar10) |  658.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:45(00:04:06) |  00:01:14(00:01:21) |  48.9( 48.2) |   18:52:51 (Mar10) |  634.4 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:49(00:04:10) |  00:00:04(00:00:04) |   2.6(  2.4) |   18:52:55 (Mar10) |  634.4 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:49(00:04:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:52:55 (Mar10) |  634.4 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:50(00:04:11) |  00:00:01(00:00:01) |   0.7(  0.6) |   18:52:56 (Mar10) |  607.8 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:50(00:04:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:52:56 (Mar10) |  607.8 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:50(00:04:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:52:56 (Mar10) |  607.8 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread

======================= Sequential Deletion Report =============================
   Reason      Instance Name
-----------------------------
================================================================================

##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            1         -         -     34856    487932       658
##>M:Pre Cleanup                        0         -         -     34856    487932       658
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      4         -         -     23726    239468       634
##>M:Const Prop                         0       381         0     23726    239468       634
##>M:Cleanup                            0       381         0     23726    239468       607
##>M:MBCI                               0         -         -     23726    239468       607
##>M:Misc                              82
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       87
##>========================================================================================

+-----------+-----------+-----+----------------------+---------------------------+
|   Host    |  Machine  | CPU | Physical Memory (MB) | Peak Physical Memory (MB) |
+-----------+-----------+-----+----------------------+---------------------------+
| localhost | localhost |  1  |        607.8         |           841.1           |
+-----------+-----------+-----+----------------------+---------------------------+

+---------------+----------------------+---------------------------+
|    Server     | Physical Memory (MB) | Peak Physical Memory (MB) |
+---------------+----------------------+---------------------------+
| localhost_1_0 |        217.6         |           409.4           |
+---------------+----------------------+---------------------------+

Info    : Done mapping. [SYNTH-5]
        : Done mapping 'DES'.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           154             89                                      syn_map
no gcells found!
@genus:root: 12> syn_opt
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'DES' using 'high' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total DRC Total
                           Total  Weighted      Neg       Max 
Operation                   Area   Slacks      Slack      Cap 
-------------------------------------------------------------------------------
 init_iopt                239469        0         0         0
 const_prop               239469        0         0         0
 hi_fo_buf                239469        0         0         0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total DRC Total
                           Total  Weighted      Neg       Max 
Operation                   Area   Slacks      Slack      Cap 
-------------------------------------------------------------------------------
 init_delay               239469        0         0         0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                 239469        0         0         0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                 239469        0         0         0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                239469        0         0         0
 gate_comp                239469        0         0         0
 glob_area                239467        0         0         0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.01
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.01
        merge_bi         0  (        0 /        0 )  0.03
      rem_inv_qb      1136  (        0 /        0 )  0.92
    seq_res_area        50  (        0 /        0 )  29.96
        io_phase        44  (        0 /        0 )  0.02
       gate_comp        68  (        3 /        3 )  0.70
       gcomp_mog         2  (        0 /        0 )  0.33
       glob_area        13  (        4 /       13 )  0.06
       area_down         0  (        0 /        0 )  0.06
      size_n_buf         0  (        0 /        0 )  0.05
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.01
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.03
      rem_inv_qb      1136  (        0 /        0 )  0.97

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total DRC Total
                           Total  Weighted      Neg       Max 
Operation                   Area   Slacks      Slack      Cap 
-------------------------------------------------------------------------------
 init_delay               239467        0         0         0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                 239467        0         0         0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                 239467        0         0         0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                239467        0         0         0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.01
         rem_buf         0  (        0 /        0 )  0.01
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.03
      rem_inv_qb      1136  (        0 /        0 )  0.96
        io_phase        44  (        0 /        0 )  0.02
       gate_comp        65  (        0 /        0 )  0.65
       gcomp_mog         2  (        0 /        0 )  0.31
       glob_area        11  (        0 /       11 )  0.06
       area_down         0  (        0 /        0 )  0.06
      size_n_buf         0  (        0 /        0 )  0.05
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total DRC Total
                           Total  Weighted      Neg       Max 
Operation                   Area   Slacks      Slack      Cap 
-------------------------------------------------------------------------------
 init_delay               239467        0         0         0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                 239467        0         0         0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'DES'.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            40             48                                      syn_opt
no gcells found!
@genus:root: 13> 
@genus:root: 13> write_hdl >  Design_nl.sv
@genus:root: 14> 
@genus:root: 14> report_timing
============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.10-p003_1
  Generated on:           Mar 10 2021  06:54:54 pm
  Module:                 DES
  Operating conditions:   fast (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (382 ps) Setup Check with Pin E1_F16_S_reg[28]/CK->D
          Group: clk
     Startpoint: (R) E1_F16_f1_reg[41]/CK
          Clock: (R) clk
       Endpoint: (R) E1_F16_S_reg[28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      94                  
       Uncertainty:-     100                  
     Required Time:=     806                  
      Launch Clock:-       0                  
         Data Path:-     425                  
             Slack:=     382                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  E1_F16_f1_reg[41]/CK -       -     R     (arrival)  11640    -     0     -       0    (-,-) 
  E1_F16_f1_reg[41]/Q  -       CK->Q F     SDFFQX1        7 16.6    35   109     109    (-,-) 
  g88317/Y             -       A->Y  R     CLKINVX1       7 16.1    48    45     154    (-,-) 
  g88252/Y             -       B->Y  F     NOR2XL         4  9.6    39    34     189    (-,-) 
  g88163/Y             -       B->Y  R     NOR2XL         4 10.4    97    81     269    (-,-) 
  g88114/Y             -       A->Y  F     CLKINVX1       5 12.1    45    29     298    (-,-) 
  g88011__2250/Y       -       A->Y  R     NAND2XL        2  5.9    39    41     340    (-,-) 
  g87984/Y             -       A->Y  F     INVX1          1  1.8    14     7     347    (-,-) 
  g87583__2703/Y       -       A1->Y R     OAI21XL        1  1.8    34    28     375    (-,-) 
  g87446__7118/Y       -       C->Y  R     AND4XL         1  1.7    20    49     425    (-,-) 
  E1_F16_S_reg[28]/D   <<<     -     R     DFFQX1         1    -     -     0     425    (-,-) 
#---------------------------------------------------------------------------------------------

@genus:root: 15> report_qor
============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.10-p003_1
  Generated on:           Mar 10 2021  06:55:05 pm
  Module:                 DES
  Operating conditions:   fast (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

Timing
--------

Clock Period 
-------------
clk   1000.0 
VCLK  1000.0 


  Cost    Critical         Violating 
 Group   Path Slack  TNS     Paths   
-------------------------------------
clk           381.8   0.0          0 
default    No paths   0.0            
VCLK          497.2   0.0          0 
-------------------------------------
Total                 0.0          0 

Instance Count
--------------
Leaf Instance Count             23723 
Physical Instance count             0 
Sequential Instance Count       11640 
Combinational Instance Count    12083 
Hierarchical Instance Count         1 

Area
----
Cell Area                          239466.508
Physical Cell Area                 0.000
Total Cell Area (Cell+Physical)    239466.508
Net Area                           0.000
Total Area (Cell+Physical+Net)     239466.508

Max Fanout                         11640 (clk)
Min Fanout                         0 (key[8])
Average Fanout                     2.4
Terms to net ratio                 3.3671
Terms to instance ratio            3.3866
Runtime                            216.313898 seconds
Elapsed Runtime                    384 seconds
Genus peak memory usage            991.03 
Innovus peak memory usage          no_value 
Hostname                           localhost
@genus:root: 16> pwd
/root/Desktop/_Satish_Nayak_201038005/project/Mar_10_OUtput
Normal exit.