============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.10-p001_1
  Generated on:           Mar 12 2025  11:47:10 pm
  Module:                 Port_C
  Operating conditions:   ss_v1p08_125c (balanced_tree)
  Operating conditions:   ff_v1p32_-40c (balanced_tree)
  Operating conditions:   tt_v1p5_25c (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (28100 ps) Late External Delay Assertion at pin dbus_out[0]
           View: view_ff_v1p32
          Group: CLK
     Startpoint: (F) IO_Addr[4]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[0]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     648                  
             Slack:=   28100                  

Exceptions/Constraints:
  input_delay             10000            Port_C_constraints_f_line_81_90_1  
  output_delay            10000            Port_C_constraints_f_line_82_142_1 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  IO_Addr[4]                   -       -      F     (arrival)      1  3.3    17     0   12252    (-,-) 
  IO_Addr[4]                   -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g684__8246/ZN -       A2->ZN R     NOR2HDV2       2  5.4    86    70   12322    (-,-) 
  IO_Port_C_inst/n_0           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g682__1705/ZN -       A1->ZN R     INOR2HDV2      2  6.6   103   120   12442    (-,-) 
  IO_Port_C_inst/n_2           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g679__3680/ZN -       A1->ZN F     NAND2HDV2      1  2.8    42    42   12484    (-,-) 
  IO_Port_C_inst/n_5           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g676__8428/ZN -       A1->ZN R     NOR3HDV2       9 20.0   359   220   12704    (-,-) 
  IO_Port_C_inst/n_8           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g667__1666/Z  -       B1->Z  R     AO222HDV1      1  2.2    59   196   12900    (-,-) 
  dbus_out[0]                  -       -      -     (net)          -    -     -     -       -    (-,-) 
  dbus_out[0]                  -       -      R     (port)         -    -     -     0   12900    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 2: MET (28100 ps) Late External Delay Assertion at pin dbus_out[1]
           View: view_ff_v1p32
          Group: CLK
     Startpoint: (F) IO_Addr[4]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[1]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     648                  
             Slack:=   28100                  

Exceptions/Constraints:
  input_delay             10000            Port_C_constraints_f_line_81_90_1  
  output_delay            10000            Port_C_constraints_f_line_82_141_1 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  IO_Addr[4]                   -       -      F     (arrival)      1  3.3    17     0   12252    (-,-) 
  IO_Addr[4]                   -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g684__8246/ZN -       A2->ZN R     NOR2HDV2       2  5.4    86    70   12322    (-,-) 
  IO_Port_C_inst/n_0           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g682__1705/ZN -       A1->ZN R     INOR2HDV2      2  6.6   103   120   12442    (-,-) 
  IO_Port_C_inst/n_2           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g679__3680/ZN -       A1->ZN F     NAND2HDV2      1  2.8    42    42   12484    (-,-) 
  IO_Port_C_inst/n_5           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g676__8428/ZN -       A1->ZN R     NOR3HDV2       9 20.0   359   220   12704    (-,-) 
  IO_Port_C_inst/n_8           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g671__2398/Z  -       B1->Z  R     AO222HDV1      1  2.2    59   196   12900    (-,-) 
  dbus_out[1]                  -       -      -     (net)          -    -     -     -       -    (-,-) 
  dbus_out[1]                  -       -      R     (port)         -    -     -     0   12900    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 3: MET (28100 ps) Late External Delay Assertion at pin dbus_out[2]
           View: view_ff_v1p32
          Group: CLK
     Startpoint: (F) IO_Addr[4]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[2]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     648                  
             Slack:=   28100                  

Exceptions/Constraints:
  input_delay             10000            Port_C_constraints_f_line_81_90_1  
  output_delay            10000            Port_C_constraints_f_line_82_140_1 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  IO_Addr[4]                   -       -      F     (arrival)      1  3.3    17     0   12252    (-,-) 
  IO_Addr[4]                   -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g684__8246/ZN -       A2->ZN R     NOR2HDV2       2  5.4    86    70   12322    (-,-) 
  IO_Port_C_inst/n_0           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g682__1705/ZN -       A1->ZN R     INOR2HDV2      2  6.6   103   120   12442    (-,-) 
  IO_Port_C_inst/n_2           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g679__3680/ZN -       A1->ZN F     NAND2HDV2      1  2.8    42    42   12484    (-,-) 
  IO_Port_C_inst/n_5           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g676__8428/ZN -       A1->ZN R     NOR3HDV2       9 20.0   359   220   12704    (-,-) 
  IO_Port_C_inst/n_8           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g668__7410/Z  -       B1->Z  R     AO222HDV1      1  2.2    59   196   12900    (-,-) 
  dbus_out[2]                  -       -      -     (net)          -    -     -     -       -    (-,-) 
  dbus_out[2]                  -       -      R     (port)         -    -     -     0   12900    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 4: MET (28100 ps) Late External Delay Assertion at pin dbus_out[3]
           View: view_ff_v1p32
          Group: CLK
     Startpoint: (F) IO_Addr[4]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[3]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     648                  
             Slack:=   28100                  

Exceptions/Constraints:
  input_delay             10000            Port_C_constraints_f_line_81_90_1  
  output_delay            10000            Port_C_constraints_f_line_82_139_1 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  IO_Addr[4]                   -       -      F     (arrival)      1  3.3    17     0   12252    (-,-) 
  IO_Addr[4]                   -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g684__8246/ZN -       A2->ZN R     NOR2HDV2       2  5.4    86    70   12322    (-,-) 
  IO_Port_C_inst/n_0           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g682__1705/ZN -       A1->ZN R     INOR2HDV2      2  6.6   103   120   12442    (-,-) 
  IO_Port_C_inst/n_2           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g679__3680/ZN -       A1->ZN F     NAND2HDV2      1  2.8    42    42   12484    (-,-) 
  IO_Port_C_inst/n_5           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g676__8428/ZN -       A1->ZN R     NOR3HDV2       9 20.0   359   220   12704    (-,-) 
  IO_Port_C_inst/n_8           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g670__5477/Z  -       B1->Z  R     AO222HDV1      1  2.2    59   196   12900    (-,-) 
  dbus_out[3]                  -       -      -     (net)          -    -     -     -       -    (-,-) 
  dbus_out[3]                  -       -      R     (port)         -    -     -     0   12900    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 5: MET (28100 ps) Late External Delay Assertion at pin dbus_out[4]
           View: view_ff_v1p32
          Group: CLK
     Startpoint: (F) IO_Addr[4]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[4]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     648                  
             Slack:=   28100                  

Exceptions/Constraints:
  input_delay             10000            Port_C_constraints_f_line_81_90_1  
  output_delay            10000            Port_C_constraints_f_line_82_138_1 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  IO_Addr[4]                   -       -      F     (arrival)      1  3.3    17     0   12252    (-,-) 
  IO_Addr[4]                   -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g684__8246/ZN -       A2->ZN R     NOR2HDV2       2  5.4    86    70   12322    (-,-) 
  IO_Port_C_inst/n_0           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g682__1705/ZN -       A1->ZN R     INOR2HDV2      2  6.6   103   120   12442    (-,-) 
  IO_Port_C_inst/n_2           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g679__3680/ZN -       A1->ZN F     NAND2HDV2      1  2.8    42    42   12484    (-,-) 
  IO_Port_C_inst/n_5           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g676__8428/ZN -       A1->ZN R     NOR3HDV2       9 20.0   359   220   12704    (-,-) 
  IO_Port_C_inst/n_8           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g666__2346/Z  -       B1->Z  R     AO222HDV1      1  2.2    59   196   12900    (-,-) 
  dbus_out[4]                  -       -      -     (net)          -    -     -     -       -    (-,-) 
  dbus_out[4]                  -       -      R     (port)         -    -     -     0   12900    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 6: MET (28100 ps) Late External Delay Assertion at pin dbus_out[5]
           View: view_ff_v1p32
          Group: CLK
     Startpoint: (F) IO_Addr[4]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[5]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     648                  
             Slack:=   28100                  

Exceptions/Constraints:
  input_delay             10000            Port_C_constraints_f_line_81_90_1  
  output_delay            10000            Port_C_constraints_f_line_82_137_1 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  IO_Addr[4]                   -       -      F     (arrival)      1  3.3    17     0   12252    (-,-) 
  IO_Addr[4]                   -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g684__8246/ZN -       A2->ZN R     NOR2HDV2       2  5.4    86    70   12322    (-,-) 
  IO_Port_C_inst/n_0           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g682__1705/ZN -       A1->ZN R     INOR2HDV2      2  6.6   103   120   12442    (-,-) 
  IO_Port_C_inst/n_2           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g679__3680/ZN -       A1->ZN F     NAND2HDV2      1  2.8    42    42   12484    (-,-) 
  IO_Port_C_inst/n_5           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g676__8428/ZN -       A1->ZN R     NOR3HDV2       9 20.0   359   220   12704    (-,-) 
  IO_Port_C_inst/n_8           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g669__6417/Z  -       B1->Z  R     AO222HDV1      1  2.2    59   196   12900    (-,-) 
  dbus_out[5]                  -       -      -     (net)          -    -     -     -       -    (-,-) 
  dbus_out[5]                  -       -      R     (port)         -    -     -     0   12900    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 7: MET (28100 ps) Late External Delay Assertion at pin dbus_out[6]
           View: view_ff_v1p32
          Group: CLK
     Startpoint: (F) IO_Addr[4]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[6]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     648                  
             Slack:=   28100                  

Exceptions/Constraints:
  input_delay             10000            Port_C_constraints_f_line_81_90_1  
  output_delay            10000            Port_C_constraints_f_line_82_136_1 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  IO_Addr[4]                   -       -      F     (arrival)      1  3.3    17     0   12252    (-,-) 
  IO_Addr[4]                   -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g684__8246/ZN -       A2->ZN R     NOR2HDV2       2  5.4    86    70   12322    (-,-) 
  IO_Port_C_inst/n_0           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g682__1705/ZN -       A1->ZN R     INOR2HDV2      2  6.6   103   120   12442    (-,-) 
  IO_Port_C_inst/n_2           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g679__3680/ZN -       A1->ZN F     NAND2HDV2      1  2.8    42    42   12484    (-,-) 
  IO_Port_C_inst/n_5           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g676__8428/ZN -       A1->ZN R     NOR3HDV2       9 20.0   359   220   12704    (-,-) 
  IO_Port_C_inst/n_8           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g665__2883/Z  -       B1->Z  R     AO222HDV1      1  2.2    59   196   12900    (-,-) 
  dbus_out[6]                  -       -      -     (net)          -    -     -     -       -    (-,-) 
  dbus_out[6]                  -       -      R     (port)         -    -     -     0   12900    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 8: MET (28109 ps) Late External Delay Assertion at pin dbus_out[0]
           View: view_ff_v1p32
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[0]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     639                  
             Slack:=   28109                  

Exceptions/Constraints:
  input_delay             10000            Port_C_constraints_f_line_81_89_1  
  output_delay            10000            Port_C_constraints_f_line_82_142_1 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)      1  3.2    17     0   12252    (-,-) 
  IO_Addr[5]                   -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g684__8246/ZN -       A1->ZN R     NOR2HDV2       2  5.4    86    61   12313    (-,-) 
  IO_Port_C_inst/n_0           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g682__1705/ZN -       A1->ZN R     INOR2HDV2      2  6.6   103   120   12433    (-,-) 
  IO_Port_C_inst/n_2           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g679__3680/ZN -       A1->ZN F     NAND2HDV2      1  2.8    42    42   12475    (-,-) 
  IO_Port_C_inst/n_5           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g676__8428/ZN -       A1->ZN R     NOR3HDV2       9 20.0   359   220   12695    (-,-) 
  IO_Port_C_inst/n_8           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g667__1666/Z  -       B1->Z  R     AO222HDV1      1  2.2    59   196   12891    (-,-) 
  dbus_out[0]                  -       -      -     (net)          -    -     -     -       -    (-,-) 
  dbus_out[0]                  -       -      R     (port)         -    -     -     0   12891    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 9: MET (28109 ps) Late External Delay Assertion at pin dbus_out[1]
           View: view_ff_v1p32
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[1]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     639                  
             Slack:=   28109                  

Exceptions/Constraints:
  input_delay             10000            Port_C_constraints_f_line_81_89_1  
  output_delay            10000            Port_C_constraints_f_line_82_141_1 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)      1  3.2    17     0   12252    (-,-) 
  IO_Addr[5]                   -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g684__8246/ZN -       A1->ZN R     NOR2HDV2       2  5.4    86    61   12313    (-,-) 
  IO_Port_C_inst/n_0           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g682__1705/ZN -       A1->ZN R     INOR2HDV2      2  6.6   103   120   12433    (-,-) 
  IO_Port_C_inst/n_2           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g679__3680/ZN -       A1->ZN F     NAND2HDV2      1  2.8    42    42   12475    (-,-) 
  IO_Port_C_inst/n_5           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g676__8428/ZN -       A1->ZN R     NOR3HDV2       9 20.0   359   220   12695    (-,-) 
  IO_Port_C_inst/n_8           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g671__2398/Z  -       B1->Z  R     AO222HDV1      1  2.2    59   196   12891    (-,-) 
  dbus_out[1]                  -       -      -     (net)          -    -     -     -       -    (-,-) 
  dbus_out[1]                  -       -      R     (port)         -    -     -     0   12891    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 10: MET (28109 ps) Late External Delay Assertion at pin dbus_out[2]
           View: view_ff_v1p32
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[2]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     639                  
             Slack:=   28109                  

Exceptions/Constraints:
  input_delay             10000            Port_C_constraints_f_line_81_89_1  
  output_delay            10000            Port_C_constraints_f_line_82_140_1 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)      1  3.2    17     0   12252    (-,-) 
  IO_Addr[5]                   -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g684__8246/ZN -       A1->ZN R     NOR2HDV2       2  5.4    86    61   12313    (-,-) 
  IO_Port_C_inst/n_0           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g682__1705/ZN -       A1->ZN R     INOR2HDV2      2  6.6   103   120   12433    (-,-) 
  IO_Port_C_inst/n_2           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g679__3680/ZN -       A1->ZN F     NAND2HDV2      1  2.8    42    42   12475    (-,-) 
  IO_Port_C_inst/n_5           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g676__8428/ZN -       A1->ZN R     NOR3HDV2       9 20.0   359   220   12695    (-,-) 
  IO_Port_C_inst/n_8           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g668__7410/Z  -       B1->Z  R     AO222HDV1      1  2.2    59   196   12891    (-,-) 
  dbus_out[2]                  -       -      -     (net)          -    -     -     -       -    (-,-) 
  dbus_out[2]                  -       -      R     (port)         -    -     -     0   12891    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 11: MET (28109 ps) Late External Delay Assertion at pin dbus_out[3]
           View: view_ff_v1p32
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[3]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     639                  
             Slack:=   28109                  

Exceptions/Constraints:
  input_delay             10000            Port_C_constraints_f_line_81_89_1  
  output_delay            10000            Port_C_constraints_f_line_82_139_1 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)      1  3.2    17     0   12252    (-,-) 
  IO_Addr[5]                   -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g684__8246/ZN -       A1->ZN R     NOR2HDV2       2  5.4    86    61   12313    (-,-) 
  IO_Port_C_inst/n_0           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g682__1705/ZN -       A1->ZN R     INOR2HDV2      2  6.6   103   120   12433    (-,-) 
  IO_Port_C_inst/n_2           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g679__3680/ZN -       A1->ZN F     NAND2HDV2      1  2.8    42    42   12475    (-,-) 
  IO_Port_C_inst/n_5           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g676__8428/ZN -       A1->ZN R     NOR3HDV2       9 20.0   359   220   12695    (-,-) 
  IO_Port_C_inst/n_8           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g670__5477/Z  -       B1->Z  R     AO222HDV1      1  2.2    59   196   12891    (-,-) 
  dbus_out[3]                  -       -      -     (net)          -    -     -     -       -    (-,-) 
  dbus_out[3]                  -       -      R     (port)         -    -     -     0   12891    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 12: MET (28109 ps) Late External Delay Assertion at pin dbus_out[4]
           View: view_ff_v1p32
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[4]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     639                  
             Slack:=   28109                  

Exceptions/Constraints:
  input_delay             10000            Port_C_constraints_f_line_81_89_1  
  output_delay            10000            Port_C_constraints_f_line_82_138_1 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)      1  3.2    17     0   12252    (-,-) 
  IO_Addr[5]                   -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g684__8246/ZN -       A1->ZN R     NOR2HDV2       2  5.4    86    61   12313    (-,-) 
  IO_Port_C_inst/n_0           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g682__1705/ZN -       A1->ZN R     INOR2HDV2      2  6.6   103   120   12433    (-,-) 
  IO_Port_C_inst/n_2           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g679__3680/ZN -       A1->ZN F     NAND2HDV2      1  2.8    42    42   12475    (-,-) 
  IO_Port_C_inst/n_5           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g676__8428/ZN -       A1->ZN R     NOR3HDV2       9 20.0   359   220   12695    (-,-) 
  IO_Port_C_inst/n_8           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g666__2346/Z  -       B1->Z  R     AO222HDV1      1  2.2    59   196   12891    (-,-) 
  dbus_out[4]                  -       -      -     (net)          -    -     -     -       -    (-,-) 
  dbus_out[4]                  -       -      R     (port)         -    -     -     0   12891    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 13: MET (28109 ps) Late External Delay Assertion at pin dbus_out[5]
           View: view_ff_v1p32
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[5]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     639                  
             Slack:=   28109                  

Exceptions/Constraints:
  input_delay             10000            Port_C_constraints_f_line_81_89_1  
  output_delay            10000            Port_C_constraints_f_line_82_137_1 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)      1  3.2    17     0   12252    (-,-) 
  IO_Addr[5]                   -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g684__8246/ZN -       A1->ZN R     NOR2HDV2       2  5.4    86    61   12313    (-,-) 
  IO_Port_C_inst/n_0           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g682__1705/ZN -       A1->ZN R     INOR2HDV2      2  6.6   103   120   12433    (-,-) 
  IO_Port_C_inst/n_2           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g679__3680/ZN -       A1->ZN F     NAND2HDV2      1  2.8    42    42   12475    (-,-) 
  IO_Port_C_inst/n_5           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g676__8428/ZN -       A1->ZN R     NOR3HDV2       9 20.0   359   220   12695    (-,-) 
  IO_Port_C_inst/n_8           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g669__6417/Z  -       B1->Z  R     AO222HDV1      1  2.2    59   196   12891    (-,-) 
  dbus_out[5]                  -       -      -     (net)          -    -     -     -       -    (-,-) 
  dbus_out[5]                  -       -      R     (port)         -    -     -     0   12891    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 14: MET (28109 ps) Late External Delay Assertion at pin dbus_out[6]
           View: view_ff_v1p32
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[6]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     639                  
             Slack:=   28109                  

Exceptions/Constraints:
  input_delay             10000            Port_C_constraints_f_line_81_89_1  
  output_delay            10000            Port_C_constraints_f_line_82_136_1 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)      1  3.2    17     0   12252    (-,-) 
  IO_Addr[5]                   -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g684__8246/ZN -       A1->ZN R     NOR2HDV2       2  5.4    86    61   12313    (-,-) 
  IO_Port_C_inst/n_0           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g682__1705/ZN -       A1->ZN R     INOR2HDV2      2  6.6   103   120   12433    (-,-) 
  IO_Port_C_inst/n_2           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g679__3680/ZN -       A1->ZN F     NAND2HDV2      1  2.8    42    42   12475    (-,-) 
  IO_Port_C_inst/n_5           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g676__8428/ZN -       A1->ZN R     NOR3HDV2       9 20.0   359   220   12695    (-,-) 
  IO_Port_C_inst/n_8           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g665__2883/Z  -       B1->Z  R     AO222HDV1      1  2.2    59   196   12891    (-,-) 
  dbus_out[6]                  -       -      -     (net)          -    -     -     -       -    (-,-) 
  dbus_out[6]                  -       -      R     (port)         -    -     -     0   12891    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 15: MET (28129 ps) Late External Delay Assertion at pin out_en
           View: view_ff_v1p32
          Group: CLK
     Startpoint: (F) IO_Addr[4]
          Clock: (R) CLK
       Endpoint: (R) out_en
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     618                  
             Slack:=   28129                  

Exceptions/Constraints:
  input_delay             10000            Port_C_constraints_f_line_81_90_1 
  output_delay            10000            Port_C_constraints_f_line_82      

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[4]                   -       -      F     (arrival)       1  3.3    17     0   12252    (-,-) 
  IO_Addr[4]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g684__8246/ZN -       A2->ZN R     NOR2HDV2        2  5.4    86    70   12322    (-,-) 
  IO_Port_C_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g682__1705/ZN -       A1->ZN R     INOR2HDV2       2  6.6   103   120   12442    (-,-) 
  IO_Port_C_inst/n_2           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g679__3680/ZN -       A1->ZN F     NAND2HDV2       1  2.8    42    42   12484    (-,-) 
  IO_Port_C_inst/n_5           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g676__8428/ZN -       A1->ZN R     NOR3HDV2        9 20.0   359   220   12704    (-,-) 
  IO_Port_C_inst/n_8           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g675/ZN       -       I->ZN  F     INHDV0          1  2.0    75    56   12761    (-,-) 
  IO_Port_C_inst/n_7           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g672__5107/ZN -       B1->ZN R     AOI21BHDV0      1  2.2   117   110   12871    (-,-) 
  out_en                       -       -      -     (net)           -    -     -     -       -    (-,-) 
  out_en                       -       -      R     (port)          -    -     -     0   12871    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 16: MET (28138 ps) Late External Delay Assertion at pin out_en
           View: view_ff_v1p32
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) out_en
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     610                  
             Slack:=   28138                  

Exceptions/Constraints:
  input_delay             10000            Port_C_constraints_f_line_81_89_1 
  output_delay            10000            Port_C_constraints_f_line_82      

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)       1  3.2    17     0   12252    (-,-) 
  IO_Addr[5]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g684__8246/ZN -       A1->ZN R     NOR2HDV2        2  5.4    86    61   12313    (-,-) 
  IO_Port_C_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g682__1705/ZN -       A1->ZN R     INOR2HDV2       2  6.6   103   120   12433    (-,-) 
  IO_Port_C_inst/n_2           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g679__3680/ZN -       A1->ZN F     NAND2HDV2       1  2.8    42    42   12475    (-,-) 
  IO_Port_C_inst/n_5           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g676__8428/ZN -       A1->ZN R     NOR3HDV2        9 20.0   359   220   12695    (-,-) 
  IO_Port_C_inst/n_8           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g675/ZN       -       I->ZN  F     INHDV0          1  2.0    75    56   12752    (-,-) 
  IO_Port_C_inst/n_7           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g672__5107/ZN -       B1->ZN R     AOI21BHDV0      1  2.2   117   110   12862    (-,-) 
  out_en                       -       -      -     (net)           -    -     -     -       -    (-,-) 
  out_en                       -       -      R     (port)          -    -     -     0   12862    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 17: MET (28181 ps) Late External Delay Assertion at pin dbus_out[0]
           View: view_ff_v1p32
          Group: CLK
     Startpoint: (R) IO_Addr[4]
          Clock: (R) CLK
       Endpoint: (F) dbus_out[0]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            3     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2253     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2253                  
       Input Delay:-   10000                  
         Data Path:-     566                  
             Slack:=   28181                  

Exceptions/Constraints:
  input_delay             10000            Port_C_constraints_f_line_81_90_1  
  output_delay            10000            Port_C_constraints_f_line_82_142_1 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  IO_Addr[4]                   -       -      R     (arrival)      1  3.2    19     0   12253    (-,-) 
  IO_Addr[4]                   -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g684__8246/ZN -       A2->ZN F     NOR2HDV2       2  5.0    35    33   12286    (-,-) 
  IO_Port_C_inst/n_0           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g682__1705/ZN -       A1->ZN F     INOR2HDV2      2  6.4    53   112   12398    (-,-) 
  IO_Port_C_inst/n_2           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g679__3680/ZN -       A1->ZN R     NAND2HDV2      1  3.3    55    49   12446    (-,-) 
  IO_Port_C_inst/n_5           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g676__8428/ZN -       A1->ZN F     NOR3HDV2       9 19.1   121    87   12533    (-,-) 
  IO_Port_C_inst/n_8           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g667__1666/Z  -       B1->Z  F     AO222HDV1      1  2.2    70   286   12819    (-,-) 
  dbus_out[0]                  -       -      -     (net)          -    -     -     -       -    (-,-) 
  dbus_out[0]                  -       -      F     (port)         -    -     -     0   12819    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 18: MET (28181 ps) Late External Delay Assertion at pin dbus_out[1]
           View: view_ff_v1p32
          Group: CLK
     Startpoint: (R) IO_Addr[4]
          Clock: (R) CLK
       Endpoint: (F) dbus_out[1]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            3     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2253     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2253                  
       Input Delay:-   10000                  
         Data Path:-     566                  
             Slack:=   28181                  

Exceptions/Constraints:
  input_delay             10000            Port_C_constraints_f_line_81_90_1  
  output_delay            10000            Port_C_constraints_f_line_82_141_1 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  IO_Addr[4]                   -       -      R     (arrival)      1  3.2    19     0   12253    (-,-) 
  IO_Addr[4]                   -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g684__8246/ZN -       A2->ZN F     NOR2HDV2       2  5.0    35    33   12286    (-,-) 
  IO_Port_C_inst/n_0           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g682__1705/ZN -       A1->ZN F     INOR2HDV2      2  6.4    53   112   12398    (-,-) 
  IO_Port_C_inst/n_2           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g679__3680/ZN -       A1->ZN R     NAND2HDV2      1  3.3    55    49   12446    (-,-) 
  IO_Port_C_inst/n_5           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g676__8428/ZN -       A1->ZN F     NOR3HDV2       9 19.1   121    87   12533    (-,-) 
  IO_Port_C_inst/n_8           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g671__2398/Z  -       B1->Z  F     AO222HDV1      1  2.2    70   286   12819    (-,-) 
  dbus_out[1]                  -       -      -     (net)          -    -     -     -       -    (-,-) 
  dbus_out[1]                  -       -      F     (port)         -    -     -     0   12819    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 19: MET (28181 ps) Late External Delay Assertion at pin dbus_out[2]
           View: view_ff_v1p32
          Group: CLK
     Startpoint: (R) IO_Addr[4]
          Clock: (R) CLK
       Endpoint: (F) dbus_out[2]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            3     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2253     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2253                  
       Input Delay:-   10000                  
         Data Path:-     566                  
             Slack:=   28181                  

Exceptions/Constraints:
  input_delay             10000            Port_C_constraints_f_line_81_90_1  
  output_delay            10000            Port_C_constraints_f_line_82_140_1 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  IO_Addr[4]                   -       -      R     (arrival)      1  3.2    19     0   12253    (-,-) 
  IO_Addr[4]                   -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g684__8246/ZN -       A2->ZN F     NOR2HDV2       2  5.0    35    33   12286    (-,-) 
  IO_Port_C_inst/n_0           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g682__1705/ZN -       A1->ZN F     INOR2HDV2      2  6.4    53   112   12398    (-,-) 
  IO_Port_C_inst/n_2           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g679__3680/ZN -       A1->ZN R     NAND2HDV2      1  3.3    55    49   12446    (-,-) 
  IO_Port_C_inst/n_5           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g676__8428/ZN -       A1->ZN F     NOR3HDV2       9 19.1   121    87   12533    (-,-) 
  IO_Port_C_inst/n_8           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g668__7410/Z  -       B1->Z  F     AO222HDV1      1  2.2    70   286   12819    (-,-) 
  dbus_out[2]                  -       -      -     (net)          -    -     -     -       -    (-,-) 
  dbus_out[2]                  -       -      F     (port)         -    -     -     0   12819    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 20: MET (28181 ps) Late External Delay Assertion at pin dbus_out[3]
           View: view_ff_v1p32
          Group: CLK
     Startpoint: (R) IO_Addr[4]
          Clock: (R) CLK
       Endpoint: (F) dbus_out[3]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            3     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2253     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2253                  
       Input Delay:-   10000                  
         Data Path:-     566                  
             Slack:=   28181                  

Exceptions/Constraints:
  input_delay             10000            Port_C_constraints_f_line_81_90_1  
  output_delay            10000            Port_C_constraints_f_line_82_139_1 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  IO_Addr[4]                   -       -      R     (arrival)      1  3.2    19     0   12253    (-,-) 
  IO_Addr[4]                   -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g684__8246/ZN -       A2->ZN F     NOR2HDV2       2  5.0    35    33   12286    (-,-) 
  IO_Port_C_inst/n_0           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g682__1705/ZN -       A1->ZN F     INOR2HDV2      2  6.4    53   112   12398    (-,-) 
  IO_Port_C_inst/n_2           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g679__3680/ZN -       A1->ZN R     NAND2HDV2      1  3.3    55    49   12446    (-,-) 
  IO_Port_C_inst/n_5           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g676__8428/ZN -       A1->ZN F     NOR3HDV2       9 19.1   121    87   12533    (-,-) 
  IO_Port_C_inst/n_8           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g670__5477/Z  -       B1->Z  F     AO222HDV1      1  2.2    70   286   12819    (-,-) 
  dbus_out[3]                  -       -      -     (net)          -    -     -     -       -    (-,-) 
  dbus_out[3]                  -       -      F     (port)         -    -     -     0   12819    (-,-) 
#------------------------------------------------------------------------------------------------------

