{"vcs1":{"timestamp_begin":1737546742.989956115, "rt":0.21, "ut":0.07, "st":0.09}}
{"vcselab":{"timestamp_begin":1737546743.275719996, "rt":0.17, "ut":0.13, "st":0.02}}
{"link":{"timestamp_begin":1737546743.505259655, "rt":0.19, "ut":0.09, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1737546742.739255435}
{"VCS_COMP_START_TIME": 1737546742.739255435}
{"VCS_COMP_END_TIME": 1737546743.770942595}
{"VCS_USER_OPTIONS": "-sverilog constructor.sv simple_class.sv tb.sv -o sim_t1"}
{"vcs1": {"peak_mem": 261540}}
{"vcselab": {"peak_mem": 133948}}
