m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/tiago_nevoa/QuartusProjects/ParkCounter/VHDL/simulation/modelsim
Eadder3bit
Z1 w1652291347
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 1
R0
Z4 8C:/Users/tiago_nevoa/QuartusProjects/ParkCounter/VHDL/adder3bit.vhd
Z5 FC:/Users/tiago_nevoa/QuartusProjects/ParkCounter/VHDL/adder3bit.vhd
l0
L4 1
Vffcceo5;6_DXdQ6LE1:RJ3
!s100 9Yi;o54mklo_LZ;aWGUEj1
Z6 OV;C;2020.1;71
31
Z7 !s110 1652291467
!i10b 1
Z8 !s108 1652291467.000000
Z9 !s90 -reportprogress|300|-93|-work|work|C:/Users/tiago_nevoa/QuartusProjects/ParkCounter/VHDL/adder3bit.vhd|
!s107 C:/Users/tiago_nevoa/QuartusProjects/ParkCounter/VHDL/adder3bit.vhd|
!i113 1
Z10 o-93 -work work
Z11 tExplicit 1 CvgOpt 0
Astructural
R2
R3
DEx4 work 9 adder3bit 0 22 ffcceo5;6_DXdQ6LE1:RJ3
!i122 1
l23
L12 20
V47mYRnM5@c0=1YS:bPcko3
!s100 bdmbUZO>NDmnlU9NLA8?B0
R6
31
R7
!i10b 1
R8
R9
Z12 !s107 C:/Users/tiago_nevoa/QuartusProjects/ParkCounter/VHDL/adder3bit.vhd|
!i113 1
R10
R11
Efa
Z13 w1652290436
R2
R3
!i122 0
R0
Z14 8C:/Users/tiago_nevoa/QuartusProjects/ParkCounter/VHDL/FA.vhd
Z15 FC:/Users/tiago_nevoa/QuartusProjects/ParkCounter/VHDL/FA.vhd
l0
L4 1
V:KAIHNH99nmP_V^l9D3fn0
!s100 YDOclFfngBXlK8;3DTI0d2
R6
31
R7
!i10b 1
Z16 !s108 1652291466.000000
Z17 !s90 -reportprogress|300|-93|-work|work|C:/Users/tiago_nevoa/QuartusProjects/ParkCounter/VHDL/FA.vhd|
Z18 !s107 C:/Users/tiago_nevoa/QuartusProjects/ParkCounter/VHDL/FA.vhd|
!i113 1
R10
R11
Abehavioral
R2
R3
DEx4 work 2 fa 0 22 :KAIHNH99nmP_V^l9D3fn0
!i122 0
l16
L12 13
V54Ge7zo[JmZg8zbJ5IAcG2
!s100 1I_VMfjkhS8TflCN2eJ0f1
R6
31
R7
!i10b 1
R16
R17
R18
!i113 1
R10
R11
