$date
  Mon Jun 19 18:09:41 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module unidad_logica_tb $end
$var reg 8 ! a_tb[7:0] $end
$var reg 8 " b_tb[7:0] $end
$var reg 3 # s_tb[2:0] $end
$var reg 8 $ r_tb[7:0] $end
$scope module test $end
$var reg 8 % a[7:0] $end
$var reg 8 & b[7:0] $end
$var reg 3 ' s[2:0] $end
$var reg 8 ( r[7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b01010101 !
b00110011 "
b000 #
b10101010 $
b01010101 %
b00110011 &
b000 '
b10101010 (
#10000000
b11111111 !
b00000000 "
b001 #
b11111111 $
b11111111 %
b00000000 &
b001 '
b11111111 (
#20000000
b01010101 !
b00110011 "
b010 #
b00010001 $
b01010101 %
b00110011 &
b010 '
b00010001 (
#30000000
b011 #
b01110111 $
b011 '
b01110111 (
#40000000
b100 #
b11101110 $
b100 '
b11101110 (
#50000000
b101 #
b10001000 $
b101 '
b10001000 (
#60000000
b111 #
b10011001 $
b111 '
b10011001 (
#70000000
