{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1661233136020 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1661233136020 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 23 13:38:55 2022 " "Processing started: Tue Aug 23 13:38:55 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1661233136020 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1661233136020 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Digital_Clock -c Digital_Clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off Digital_Clock -c Digital_Clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1661233136020 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1661233136787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/top.v 1 1 " "Found 1 design units, including 1 entities, in source file code/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661233137424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661233137424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/display_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file code/display_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_ctrl " "Found entity 1: display_ctrl" {  } { { "Code/display_ctrl.v" "" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661233137427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661233137427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/time_control.v 1 1 " "Found 1 design units, including 1 entities, in source file code/time_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 time_control " "Found entity 1: time_control" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661233137448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661233137448 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP " "Elaborating entity \"TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1661233137580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_control time_control:time_control_inst " "Elaborating entity \"time_control\" for hierarchy \"time_control:time_control_inst\"" {  } { { "Code/TOP.v" "time_control_inst" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661233137812 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_1s time_control.v(48) " "Verilog HDL or VHDL warning at time_control.v(48): object \"flag_1s\" assigned a value but never read" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1661233137822 "|TOP|time_control:time_control_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_hour_shi time_control.v(186) " "Verilog HDL or VHDL warning at time_control.v(186): object \"flag_hour_shi\" assigned a value but never read" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1661233137822 "|TOP|time_control:time_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 time_control.v(42) " "Verilog HDL assignment warning at time_control.v(42): truncated value with size 32 to match size of target (16)" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661233137823 "|TOP|time_control:time_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 time_control.v(60) " "Verilog HDL assignment warning at time_control.v(60): truncated value with size 32 to match size of target (12)" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661233137823 "|TOP|time_control:time_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 time_control.v(93) " "Verilog HDL assignment warning at time_control.v(93): truncated value with size 32 to match size of target (4)" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661233137824 "|TOP|time_control:time_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 time_control.v(108) " "Verilog HDL assignment warning at time_control.v(108): truncated value with size 4 to match size of target (3)" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661233137824 "|TOP|time_control:time_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 time_control.v(117) " "Verilog HDL assignment warning at time_control.v(117): truncated value with size 32 to match size of target (3)" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661233137824 "|TOP|time_control:time_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 time_control.v(148) " "Verilog HDL assignment warning at time_control.v(148): truncated value with size 32 to match size of target (4)" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661233137824 "|TOP|time_control:time_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 time_control.v(163) " "Verilog HDL assignment warning at time_control.v(163): truncated value with size 4 to match size of target (3)" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661233137824 "|TOP|time_control:time_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 time_control.v(172) " "Verilog HDL assignment warning at time_control.v(172): truncated value with size 32 to match size of target (3)" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661233137825 "|TOP|time_control:time_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 time_control.v(207) " "Verilog HDL assignment warning at time_control.v(207): truncated value with size 32 to match size of target (4)" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661233137825 "|TOP|time_control:time_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 time_control.v(222) " "Verilog HDL assignment warning at time_control.v(222): truncated value with size 4 to match size of target (2)" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661233137825 "|TOP|time_control:time_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 time_control.v(231) " "Verilog HDL assignment warning at time_control.v(231): truncated value with size 32 to match size of target (2)" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661233137825 "|TOP|time_control:time_control_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_ctrl display_ctrl:display_ctrl_inst " "Elaborating entity \"display_ctrl\" for hierarchy \"display_ctrl:display_ctrl_inst\"" {  } { { "Code/TOP.v" "display_ctrl_inst" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661233137860 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 display_ctrl.v(26) " "Verilog HDL assignment warning at display_ctrl.v(26): truncated value with size 32 to match size of target (11)" {  } { { "Code/display_ctrl.v" "" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661233137861 "|TOP|display_ctrl:display_ctrl_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data display_ctrl.v(85) " "Verilog HDL Always Construct warning at display_ctrl.v(85): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Code/display_ctrl.v" "" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1661233137862 "|TOP|display_ctrl:display_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data display_ctrl.v(73) " "Verilog HDL Always Construct warning at display_ctrl.v(73): inferring latch(es) for variable \"data\", which holds its previous value in one or more paths through the always construct" {  } { { "Code/display_ctrl.v" "" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1661233137862 "|TOP|display_ctrl:display_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] display_ctrl.v(73) " "Inferred latch for \"data\[0\]\" at display_ctrl.v(73)" {  } { { "Code/display_ctrl.v" "" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661233137863 "|TOP|display_ctrl:display_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] display_ctrl.v(73) " "Inferred latch for \"data\[1\]\" at display_ctrl.v(73)" {  } { { "Code/display_ctrl.v" "" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661233137864 "|TOP|display_ctrl:display_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] display_ctrl.v(73) " "Inferred latch for \"data\[2\]\" at display_ctrl.v(73)" {  } { { "Code/display_ctrl.v" "" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661233137864 "|TOP|display_ctrl:display_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] display_ctrl.v(73) " "Inferred latch for \"data\[3\]\" at display_ctrl.v(73)" {  } { { "Code/display_ctrl.v" "" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661233137864 "|TOP|display_ctrl:display_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] display_ctrl.v(73) " "Inferred latch for \"data\[4\]\" at display_ctrl.v(73)" {  } { { "Code/display_ctrl.v" "" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661233137864 "|TOP|display_ctrl:display_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] display_ctrl.v(73) " "Inferred latch for \"data\[5\]\" at display_ctrl.v(73)" {  } { { "Code/display_ctrl.v" "" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661233137864 "|TOP|display_ctrl:display_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] display_ctrl.v(73) " "Inferred latch for \"data\[6\]\" at display_ctrl.v(73)" {  } { { "Code/display_ctrl.v" "" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661233137864 "|TOP|display_ctrl:display_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] display_ctrl.v(73) " "Inferred latch for \"data\[7\]\" at display_ctrl.v(73)" {  } { { "Code/display_ctrl.v" "" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661233137864 "|TOP|display_ctrl:display_ctrl_inst"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_ctrl:display_ctrl_inst\|data\[0\] " "Latch display_ctrl:display_ctrl_inst\|data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_ctrl:display_ctrl_inst\|display_data\[1\] " "Ports D and ENA on the latch are fed by the same signal display_ctrl:display_ctrl_inst\|display_data\[1\]" {  } { { "Code/display_ctrl.v" "" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661233139010 ""}  } { { "Code/display_ctrl.v" "" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 73 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661233139010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_ctrl:display_ctrl_inst\|data\[1\] " "Latch display_ctrl:display_ctrl_inst\|data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_ctrl:display_ctrl_inst\|display_data\[2\] " "Ports D and ENA on the latch are fed by the same signal display_ctrl:display_ctrl_inst\|display_data\[2\]" {  } { { "Code/display_ctrl.v" "" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661233139010 ""}  } { { "Code/display_ctrl.v" "" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 73 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661233139010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_ctrl:display_ctrl_inst\|data\[2\] " "Latch display_ctrl:display_ctrl_inst\|data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_ctrl:display_ctrl_inst\|display_data\[1\] " "Ports D and ENA on the latch are fed by the same signal display_ctrl:display_ctrl_inst\|display_data\[1\]" {  } { { "Code/display_ctrl.v" "" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661233139010 ""}  } { { "Code/display_ctrl.v" "" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 73 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661233139010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_ctrl:display_ctrl_inst\|data\[3\] " "Latch display_ctrl:display_ctrl_inst\|data\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_ctrl:display_ctrl_inst\|display_data\[1\] " "Ports D and ENA on the latch are fed by the same signal display_ctrl:display_ctrl_inst\|display_data\[1\]" {  } { { "Code/display_ctrl.v" "" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661233139010 ""}  } { { "Code/display_ctrl.v" "" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 73 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661233139010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_ctrl:display_ctrl_inst\|data\[4\] " "Latch display_ctrl:display_ctrl_inst\|data\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_ctrl:display_ctrl_inst\|display_data\[1\] " "Ports D and ENA on the latch are fed by the same signal display_ctrl:display_ctrl_inst\|display_data\[1\]" {  } { { "Code/display_ctrl.v" "" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661233139011 ""}  } { { "Code/display_ctrl.v" "" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 73 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661233139011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_ctrl:display_ctrl_inst\|data\[5\] " "Latch display_ctrl:display_ctrl_inst\|data\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_ctrl:display_ctrl_inst\|display_data\[1\] " "Ports D and ENA on the latch are fed by the same signal display_ctrl:display_ctrl_inst\|display_data\[1\]" {  } { { "Code/display_ctrl.v" "" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661233139011 ""}  } { { "Code/display_ctrl.v" "" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 73 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661233139011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_ctrl:display_ctrl_inst\|data\[6\] " "Latch display_ctrl:display_ctrl_inst\|data\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_ctrl:display_ctrl_inst\|display_data\[1\] " "Ports D and ENA on the latch are fed by the same signal display_ctrl:display_ctrl_inst\|display_data\[1\]" {  } { { "Code/display_ctrl.v" "" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661233139011 ""}  } { { "Code/display_ctrl.v" "" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 73 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661233139011 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sec_shi_r\[3\] GND " "Pin \"sec_shi_r\[3\]\" is stuck at GND" {  } { { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661233139045 "|TOP|sec_shi_r[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "min_shi_r\[3\] GND " "Pin \"min_shi_r\[3\]\" is stuck at GND" {  } { { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661233139045 "|TOP|min_shi_r[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hour_shi_r\[2\] GND " "Pin \"hour_shi_r\[2\]\" is stuck at GND" {  } { { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661233139045 "|TOP|hour_shi_r[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hour_shi_r\[3\] GND " "Pin \"hour_shi_r\[3\]\" is stuck at GND" {  } { { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661233139045 "|TOP|hour_shi_r[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[7\] VCC " "Pin \"data_out\[7\]\" is stuck at VCC" {  } { { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661233139045 "|TOP|data_out[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1661233139045 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1661233139249 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1661233139592 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1661233140526 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661233140526 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "set_sec_shi\[3\] " "No output dependent on input pin \"set_sec_shi\[3\]\"" {  } { { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661233141055 "|TOP|set_sec_shi[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "set_min_shi\[3\] " "No output dependent on input pin \"set_min_shi\[3\]\"" {  } { { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661233141055 "|TOP|set_min_shi[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "set_hour_shi\[2\] " "No output dependent on input pin \"set_hour_shi\[2\]\"" {  } { { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661233141055 "|TOP|set_hour_shi[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "set_hour_shi\[3\] " "No output dependent on input pin \"set_hour_shi\[3\]\"" {  } { { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661233141055 "|TOP|set_hour_shi[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1661233141055 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "208 " "Implemented 208 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "44 " "Implemented 44 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1661233141065 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1661233141065 ""} { "Info" "ICUT_CUT_TM_LCELLS" "123 " "Implemented 123 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1661233141065 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1661233141065 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "391 " "Peak virtual memory: 391 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1661233141094 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 23 13:39:01 2022 " "Processing ended: Tue Aug 23 13:39:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1661233141094 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1661233141094 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1661233141094 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1661233141094 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1661233142455 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1661233142456 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 23 13:39:01 2022 " "Processing started: Tue Aug 23 13:39:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1661233142456 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1661233142456 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Digital_Clock -c Digital_Clock " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Digital_Clock -c Digital_Clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1661233142456 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1661233142730 ""}
{ "Info" "0" "" "Project  = Digital_Clock" {  } {  } 0 0 "Project  = Digital_Clock" 0 0 "Fitter" 0 0 1661233142732 ""}
{ "Info" "0" "" "Revision = Digital_Clock" {  } {  } 0 0 "Revision = Digital_Clock" 0 0 "Fitter" 0 0 1661233142732 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1661233142826 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Digital_Clock EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"Digital_Clock\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1661233142923 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1661233143029 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1661233143029 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1661233143847 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1661233144428 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1661233144428 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1661233144428 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1661233144428 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 434 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1661233144494 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 436 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1661233144494 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 438 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1661233144494 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 440 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1661233144494 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 442 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1661233144494 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1661233144494 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1661233144495 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "85 85 " "No exact pin location assignment(s) for 85 pins of 85 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "set_sec_shi\[3\] " "Pin set_sec_shi\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { set_sec_shi[3] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 7 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_sec_shi[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "set_min_shi\[3\] " "Pin set_min_shi\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { set_min_shi[3] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 9 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_min_shi[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "set_hour_shi\[2\] " "Pin set_hour_shi\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { set_hour_shi[2] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 11 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_hour_shi[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "set_hour_shi\[3\] " "Pin set_hour_shi\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { set_hour_shi[3] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 11 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_hour_shi[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_out " "Pin clock_out not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { clock_out } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 18 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sec_ge_r\[0\] " "Pin sec_ge_r\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { sec_ge_r[0] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 20 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sec_ge_r[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sec_ge_r\[1\] " "Pin sec_ge_r\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { sec_ge_r[1] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 20 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sec_ge_r[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sec_ge_r\[2\] " "Pin sec_ge_r\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { sec_ge_r[2] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 20 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sec_ge_r[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sec_ge_r\[3\] " "Pin sec_ge_r\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { sec_ge_r[3] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 20 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sec_ge_r[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sec_shi_r\[0\] " "Pin sec_shi_r\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { sec_shi_r[0] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 21 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sec_shi_r[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sec_shi_r\[1\] " "Pin sec_shi_r\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { sec_shi_r[1] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 21 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sec_shi_r[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sec_shi_r\[2\] " "Pin sec_shi_r\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { sec_shi_r[2] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 21 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sec_shi_r[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sec_shi_r\[3\] " "Pin sec_shi_r\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { sec_shi_r[3] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 21 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sec_shi_r[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_ge_r\[0\] " "Pin min_ge_r\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { min_ge_r[0] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 22 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { min_ge_r[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_ge_r\[1\] " "Pin min_ge_r\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { min_ge_r[1] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 22 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { min_ge_r[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_ge_r\[2\] " "Pin min_ge_r\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { min_ge_r[2] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 22 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { min_ge_r[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_ge_r\[3\] " "Pin min_ge_r\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { min_ge_r[3] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 22 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { min_ge_r[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_shi_r\[0\] " "Pin min_shi_r\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { min_shi_r[0] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 23 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { min_shi_r[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_shi_r\[1\] " "Pin min_shi_r\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { min_shi_r[1] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 23 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { min_shi_r[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_shi_r\[2\] " "Pin min_shi_r\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { min_shi_r[2] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 23 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { min_shi_r[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_shi_r\[3\] " "Pin min_shi_r\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { min_shi_r[3] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 23 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { min_shi_r[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hour_ge_r\[0\] " "Pin hour_ge_r\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { hour_ge_r[0] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 24 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { hour_ge_r[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hour_ge_r\[1\] " "Pin hour_ge_r\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { hour_ge_r[1] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 24 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { hour_ge_r[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hour_ge_r\[2\] " "Pin hour_ge_r\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { hour_ge_r[2] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 24 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { hour_ge_r[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hour_ge_r\[3\] " "Pin hour_ge_r\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { hour_ge_r[3] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 24 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { hour_ge_r[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hour_shi_r\[0\] " "Pin hour_shi_r\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { hour_shi_r[0] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 25 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { hour_shi_r[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hour_shi_r\[1\] " "Pin hour_shi_r\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { hour_shi_r[1] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 25 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { hour_shi_r[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hour_shi_r\[2\] " "Pin hour_shi_r\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { hour_shi_r[2] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 25 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { hour_shi_r[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hour_shi_r\[3\] " "Pin hour_shi_r\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { hour_shi_r[3] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 25 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { hour_shi_r[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[0\] " "Pin data_out\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { data_out[0] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 27 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[1\] " "Pin data_out\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { data_out[1] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 27 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[2\] " "Pin data_out\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { data_out[2] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 27 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[3\] " "Pin data_out\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { data_out[3] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 27 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[4\] " "Pin data_out\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { data_out[4] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 27 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[5\] " "Pin data_out\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { data_out[5] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 27 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[6\] " "Pin data_out\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { data_out[6] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 27 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[7\] " "Pin data_out\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { data_out[7] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 27 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "select\[0\] " "Pin select\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { select[0] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 29 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { select[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "select\[1\] " "Pin select\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { select[1] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 29 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { select[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "select\[2\] " "Pin select\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { select[2] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 29 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { select[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "select\[3\] " "Pin select\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { select[3] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 29 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { select[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "select\[4\] " "Pin select\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { select[4] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 29 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { select[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "select\[5\] " "Pin select\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { select[5] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 29 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { select[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "select\[6\] " "Pin select\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { select[6] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 29 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { select[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "select\[7\] " "Pin select\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { select[7] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 29 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { select[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_en " "Pin clock_en not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { clock_en } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 13 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_min_ge\[1\] " "Pin clock_min_ge\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { clock_min_ge[1] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 14 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_min_ge[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_min_ge\[0\] " "Pin clock_min_ge\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { clock_min_ge[0] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 14 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_min_ge[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_min_ge\[3\] " "Pin clock_min_ge\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { clock_min_ge[3] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 14 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_min_ge[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_min_ge\[2\] " "Pin clock_min_ge\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { clock_min_ge[2] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 14 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_min_ge[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_min_shi\[1\] " "Pin clock_min_shi\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { clock_min_shi[1] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 15 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_min_shi[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_min_shi\[0\] " "Pin clock_min_shi\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { clock_min_shi[0] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 15 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_min_shi[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_min_shi\[3\] " "Pin clock_min_shi\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { clock_min_shi[3] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 15 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_min_shi[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_min_shi\[2\] " "Pin clock_min_shi\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { clock_min_shi[2] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 15 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_min_shi[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_hour_ge\[3\] " "Pin clock_hour_ge\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { clock_hour_ge[3] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 16 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_hour_ge[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_hour_ge\[2\] " "Pin clock_hour_ge\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { clock_hour_ge[2] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 16 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_hour_ge[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_hour_ge\[1\] " "Pin clock_hour_ge\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { clock_hour_ge[1] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 16 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_hour_ge[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_hour_ge\[0\] " "Pin clock_hour_ge\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { clock_hour_ge[0] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 16 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_hour_ge[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_hour_shi\[0\] " "Pin clock_hour_shi\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { clock_hour_shi[0] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 17 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_hour_shi[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_hour_shi\[1\] " "Pin clock_hour_shi\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { clock_hour_shi[1] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 17 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_hour_shi[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_hour_shi\[2\] " "Pin clock_hour_shi\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { clock_hour_shi[2] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 17 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_hour_shi[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_hour_shi\[3\] " "Pin clock_hour_shi\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { clock_hour_shi[3] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 17 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_hour_shi[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { clk } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 2 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst_n " "Pin rst_n not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { rst_n } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 3 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "set_sec_ge\[0\] " "Pin set_sec_ge\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { set_sec_ge[0] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 6 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_sec_ge[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "set_time_finish " "Pin set_time_finish not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { set_time_finish } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 5 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_time_finish } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "set_sec_ge\[1\] " "Pin set_sec_ge\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { set_sec_ge[1] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 6 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_sec_ge[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "set_sec_ge\[2\] " "Pin set_sec_ge\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { set_sec_ge[2] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 6 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_sec_ge[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "set_sec_ge\[3\] " "Pin set_sec_ge\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { set_sec_ge[3] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 6 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_sec_ge[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "set_sec_shi\[0\] " "Pin set_sec_shi\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { set_sec_shi[0] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 7 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_sec_shi[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "set_sec_shi\[1\] " "Pin set_sec_shi\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { set_sec_shi[1] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 7 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_sec_shi[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "set_sec_shi\[2\] " "Pin set_sec_shi\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { set_sec_shi[2] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 7 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_sec_shi[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "set_min_ge\[0\] " "Pin set_min_ge\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { set_min_ge[0] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 8 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_min_ge[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "set_min_ge\[1\] " "Pin set_min_ge\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { set_min_ge[1] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 8 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_min_ge[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "set_min_ge\[2\] " "Pin set_min_ge\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { set_min_ge[2] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 8 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_min_ge[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "set_min_ge\[3\] " "Pin set_min_ge\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { set_min_ge[3] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 8 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_min_ge[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "set_min_shi\[0\] " "Pin set_min_shi\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { set_min_shi[0] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 9 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_min_shi[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "set_min_shi\[1\] " "Pin set_min_shi\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { set_min_shi[1] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 9 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_min_shi[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "set_min_shi\[2\] " "Pin set_min_shi\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { set_min_shi[2] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 9 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_min_shi[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "set_hour_ge\[0\] " "Pin set_hour_ge\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { set_hour_ge[0] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 10 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_hour_ge[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "set_hour_ge\[1\] " "Pin set_hour_ge\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { set_hour_ge[1] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 10 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_hour_ge[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "set_hour_ge\[2\] " "Pin set_hour_ge\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { set_hour_ge[2] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 10 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_hour_ge[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "set_hour_ge\[3\] " "Pin set_hour_ge\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { set_hour_ge[3] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 10 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_hour_ge[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "set_hour_shi\[0\] " "Pin set_hour_shi\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { set_hour_shi[0] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 11 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_hour_shi[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "set_hour_shi\[1\] " "Pin set_hour_shi\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { set_hour_shi[1] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 11 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_hour_shi[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1661233144844 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1661233144844 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "TimeQuest Timing Analyzer is analyzing 7 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1661233145462 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Digital_Clock.sdc " "Synopsys Design Constraints File file not found: 'Digital_Clock.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1661233145462 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1661233145476 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1661233145478 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1661233145478 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1661233145496 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1661233145512 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display_ctrl:display_ctrl_inst\|display_data\[3\] " "Destination node display_ctrl:display_ctrl_inst\|display_data\[3\]" {  } { { "Code/display_ctrl.v" "" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 31 -1 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_ctrl:display_ctrl_inst|display_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1661233145512 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display_ctrl:display_ctrl_inst\|display_data\[2\] " "Destination node display_ctrl:display_ctrl_inst\|display_data\[2\]" {  } { { "Code/display_ctrl.v" "" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 31 -1 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_ctrl:display_ctrl_inst|display_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1661233145512 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1661233145512 ""}  } { { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 2 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 407 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1661233145512 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "display_ctrl:display_ctrl_inst\|Mux11~0  " "Automatically promoted node display_ctrl:display_ctrl_inst\|Mux11~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1661233145512 ""}  } { { "Code/display_ctrl.v" "" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 74 -1 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_ctrl:display_ctrl_inst|Mux11~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 258 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1661233145512 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~input (placed in PIN 24 (CLK2, DIFFCLK_1p)) " "Automatically promoted node rst_n~input (placed in PIN 24 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1661233145512 ""}  } { { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 3 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 408 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1661233145512 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1661233146141 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1661233146142 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1661233146142 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1661233146142 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1661233146143 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1661233146144 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1661233146144 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1661233146144 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1661233146158 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1661233146159 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1661233146159 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "83 unused 2.5V 42 41 0 " "Number of I/O pins in group: 83 (unused VREF, 2.5V VCCIO, 42 input, 41 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1661233146183 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1661233146183 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1661233146183 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1661233146183 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 7 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1661233146183 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1661233146183 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1661233146183 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1661233146183 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1661233146183 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1661233146183 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1661233146183 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1661233146183 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1661233146183 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1661233146232 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1661233147110 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1661233147221 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1661233147254 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1661233147922 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1661233147922 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1661233148212 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1661233148706 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1661233148706 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1661233149301 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1661233149303 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1661233149303 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.31 " "Total time spent on timing analysis during the Fitter is 0.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1661233149387 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1661233149433 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1661233149625 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1661233149669 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1661233149872 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1661233150215 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FPGA/Digital_Clock/output_files/Digital_Clock.fit.smsg " "Generated suppressed messages file E:/FPGA/Digital_Clock/output_files/Digital_Clock.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1661233150699 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "682 " "Peak virtual memory: 682 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1661233151113 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 23 13:39:11 2022 " "Processing ended: Tue Aug 23 13:39:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1661233151113 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1661233151113 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1661233151113 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1661233151113 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1661233152805 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1661233152805 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 23 13:39:12 2022 " "Processing started: Tue Aug 23 13:39:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1661233152805 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1661233152805 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Digital_Clock -c Digital_Clock " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Digital_Clock -c Digital_Clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1661233152805 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1661233153685 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1661233153706 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "361 " "Peak virtual memory: 361 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1661233154178 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 23 13:39:14 2022 " "Processing ended: Tue Aug 23 13:39:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1661233154178 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1661233154178 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1661233154178 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1661233154178 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1661233154883 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1661233155609 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1661233155610 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 23 13:39:15 2022 " "Processing started: Tue Aug 23 13:39:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1661233155610 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1661233155610 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Digital_Clock -c Digital_Clock " "Command: quartus_sta Digital_Clock -c Digital_Clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1661233155610 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1661233155788 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1661233155952 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1661233155996 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1661233155997 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "TimeQuest Timing Analyzer is analyzing 7 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1661233156137 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Digital_Clock.sdc " "Synopsys Design Constraints File file not found: 'Digital_Clock.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1661233156196 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1661233156196 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1661233156197 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name display_ctrl:display_ctrl_inst\|display_data\[1\] display_ctrl:display_ctrl_inst\|display_data\[1\] " "create_clock -period 1.000 -name display_ctrl:display_ctrl_inst\|display_data\[1\] display_ctrl:display_ctrl_inst\|display_data\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1661233156197 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1661233156197 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1661233156275 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1661233156276 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1661233156277 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1661233156307 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1661233156319 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1661233156319 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.537 " "Worst-case setup slack is -2.537" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1661233156321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1661233156321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.537       -78.402 clk  " "   -2.537       -78.402 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1661233156321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.171        -6.886 display_ctrl:display_ctrl_inst\|display_data\[1\]  " "   -1.171        -6.886 display_ctrl:display_ctrl_inst\|display_data\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1661233156321 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1661233156321 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.744 " "Worst-case hold slack is -0.744" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1661233156323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1661233156323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.744        -4.099 display_ctrl:display_ctrl_inst\|display_data\[1\]  " "   -0.744        -4.099 display_ctrl:display_ctrl_inst\|display_data\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1661233156323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.438         0.000 clk  " "    0.438         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1661233156323 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1661233156323 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1661233156325 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1661233156327 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1661233156329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1661233156329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -93.707 clk  " "   -3.000       -93.707 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1661233156329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.327         0.000 display_ctrl:display_ctrl_inst\|display_data\[1\]  " "    0.327         0.000 display_ctrl:display_ctrl_inst\|display_data\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1661233156329 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1661233156329 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1661233156438 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1661233156480 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1661233157116 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1661233157163 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1661233157178 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1661233157178 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.290 " "Worst-case setup slack is -2.290" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1661233157181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1661233157181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.290       -67.432 clk  " "   -2.290       -67.432 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1661233157181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.094        -6.613 display_ctrl:display_ctrl_inst\|display_data\[1\]  " "   -1.094        -6.613 display_ctrl:display_ctrl_inst\|display_data\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1661233157181 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1661233157181 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.461 " "Worst-case hold slack is -0.461" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1661233157197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1661233157197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.461        -2.158 display_ctrl:display_ctrl_inst\|display_data\[1\]  " "   -0.461        -2.158 display_ctrl:display_ctrl_inst\|display_data\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1661233157197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.371         0.000 clk  " "    0.371         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1661233157197 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1661233157197 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1661233157215 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1661233157219 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1661233157222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1661233157222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -93.707 clk  " "   -3.000       -93.707 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1661233157222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183         0.000 display_ctrl:display_ctrl_inst\|display_data\[1\]  " "    0.183         0.000 display_ctrl:display_ctrl_inst\|display_data\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1661233157222 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1661233157222 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1661233157322 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1661233157509 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1661233157510 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1661233157510 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.459 " "Worst-case setup slack is -0.459" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1661233157513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1661233157513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.459        -4.770 clk  " "   -0.459        -4.770 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1661233157513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.075         0.000 display_ctrl:display_ctrl_inst\|display_data\[1\]  " "    0.075         0.000 display_ctrl:display_ctrl_inst\|display_data\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1661233157513 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1661233157513 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.530 " "Worst-case hold slack is -0.530" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1661233157518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1661233157518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.530        -3.330 display_ctrl:display_ctrl_inst\|display_data\[1\]  " "   -0.530        -3.330 display_ctrl:display_ctrl_inst\|display_data\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1661233157518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.049         0.000 clk  " "    0.049         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1661233157518 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1661233157518 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1661233157522 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1661233157526 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1661233157531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1661233157531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -67.748 clk  " "   -3.000       -67.748 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1661233157531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386         0.000 display_ctrl:display_ctrl_inst\|display_data\[1\]  " "    0.386         0.000 display_ctrl:display_ctrl_inst\|display_data\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1661233157531 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1661233157531 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1661233157896 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1661233157896 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "393 " "Peak virtual memory: 393 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1661233157976 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 23 13:39:17 2022 " "Processing ended: Tue Aug 23 13:39:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1661233157976 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1661233157976 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1661233157976 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1661233157976 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1661233159269 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1661233159269 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 23 13:39:19 2022 " "Processing started: Tue Aug 23 13:39:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1661233159269 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1661233159269 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Digital_Clock -c Digital_Clock " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Digital_Clock -c Digital_Clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1661233159269 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Digital_Clock.vo E:/FPGA/Digital_Clock/simulation/modelsim/ simulation " "Generated file Digital_Clock.vo in folder \"E:/FPGA/Digital_Clock/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1661233159816 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "341 " "Peak virtual memory: 341 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1661233159849 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 23 13:39:19 2022 " "Processing ended: Tue Aug 23 13:39:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1661233159849 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1661233159849 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1661233159849 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1661233159849 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 50 s " "Quartus II Full Compilation was successful. 0 errors, 50 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1661233160425 ""}
