Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Oct 27 17:59:27 2021
| Host         : system76-pc running 64-bit Ubuntu 20.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.454       -2.087                      9                 1281        0.103        0.000                      0                 1281        4.500        0.000                       0                   488  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.454       -2.087                      9                 1281        0.103        0.000                      0                 1281        4.500        0.000                       0                   488  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            9  Failing Endpoints,  Worst Slack       -0.454ns,  Total Violation       -2.087ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.454ns  (required time - arrival time)
  Source:                 myrec/my_fir/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myrec/my_fir/accumulator_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.525ns  (logic 4.670ns (44.371%)  route 5.855ns (55.629%))
  Logic Levels:           14  (CARRY4=7 LUT2=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=487, routed)         1.617     5.219    myrec/my_fir/clk_100mhz_IBUF_BUFG
    SLICE_X8Y129         FDRE                                         r  myrec/my_fir/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y129         FDRE (Prop_fdre_C_Q)         0.518     5.737 r  myrec/my_fir/index_reg[0]/Q
                         net (fo=20, routed)          0.874     6.611    myrec/my_fir/index_reg[0]
    SLICE_X9Y130         LUT4 (Prop_lut4_I1_O)        0.124     6.735 r  myrec/my_fir/accumulator1__0_carry_i_52/O
                         net (fo=64, routed)          0.889     7.624    myrec/my_fir/accumulator1__0_carry_i_52_n_0
    SLICE_X10Y133        LUT6 (Prop_lut6_I5_O)        0.124     7.748 r  myrec/my_fir/accumulator1__0_carry_i_43/O
                         net (fo=1, routed)           0.000     7.748    myrec/my_fir/accumulator1__0_carry_i_43_n_0
    SLICE_X10Y133        MUXF7 (Prop_muxf7_I1_O)      0.214     7.962 r  myrec/my_fir/accumulator1__0_carry_i_21/O
                         net (fo=1, routed)           0.822     8.784    myrec/my_fir/accumulator1__0_carry_i_21_n_0
    SLICE_X8Y133         LUT6 (Prop_lut6_I5_O)        0.297     9.081 r  myrec/my_fir/accumulator1__0_carry_i_9/O
                         net (fo=17, routed)          0.915     9.996    myrec/my_fir/accumulator1__0_carry_i_9_n_0
    SLICE_X7Y131         LUT5 (Prop_lut5_I3_O)        0.124    10.120 r  myrec/my_fir/accumulator1__0_carry_i_1/O
                         net (fo=1, routed)           0.471    10.591    myrec/my_fir/accumulator1__0_carry_i_1_n_0
    SLICE_X6Y132         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.987 r  myrec/my_fir/accumulator1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.987    myrec/my_fir/accumulator1__0_carry_n_0
    SLICE_X6Y133         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.310 r  myrec/my_fir/accumulator1__0_carry__0/O[1]
                         net (fo=2, routed)           0.576    11.885    myrec/my_fir/accumulator1__0_carry__0_n_6
    SLICE_X4Y133         LUT2 (Prop_lut2_I0_O)        0.335    12.220 r  myrec/my_fir/accumulator1__93_carry_i_1/O
                         net (fo=2, routed)           0.648    12.869    myrec/my_fir/accumulator1__93_carry_i_1_n_0
    SLICE_X4Y133         LUT5 (Prop_lut5_I4_O)        0.327    13.196 r  myrec/my_fir/accumulator1__93_carry_i_4/O
                         net (fo=1, routed)           0.000    13.196    myrec/my_fir/accumulator1__93_carry_i_4_n_0
    SLICE_X4Y133         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.597 r  myrec/my_fir/accumulator1__93_carry/CO[3]
                         net (fo=1, routed)           0.000    13.597    myrec/my_fir/accumulator1__93_carry_n_0
    SLICE_X4Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.711 r  myrec/my_fir/accumulator1__93_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.711    myrec/my_fir/accumulator1__93_carry__0_n_0
    SLICE_X4Y135         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.045 r  myrec/my_fir/accumulator1__93_carry__1/O[1]
                         net (fo=2, routed)           0.661    14.705    myrec/my_fir/accumulator1[12]
    SLICE_X5Y135         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    15.410 r  myrec/my_fir/accumulator_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.410    myrec/my_fir/accumulator_reg[12]_i_1_n_0
    SLICE_X5Y136         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.744 r  myrec/my_fir/accumulator_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.744    myrec/my_fir/accumulator_reg[16]_i_1_n_6
    SLICE_X5Y136         FDRE                                         r  myrec/my_fir/accumulator_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=487, routed)         1.582    15.004    myrec/my_fir/clk_100mhz_IBUF_BUFG
    SLICE_X5Y136         FDRE                                         r  myrec/my_fir/accumulator_reg[17]/C
                         clock pessimism              0.259    15.263    
                         clock uncertainty           -0.035    15.228    
    SLICE_X5Y136         FDRE (Setup_fdre_C_D)        0.062    15.290    myrec/my_fir/accumulator_reg[17]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                         -15.744    
  -------------------------------------------------------------------
                         slack                                 -0.454    

Slack (VIOLATED) :        -0.343ns  (required time - arrival time)
  Source:                 myrec/my_fir/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myrec/my_fir/accumulator_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.414ns  (logic 4.559ns (43.778%)  route 5.855ns (56.222%))
  Logic Levels:           14  (CARRY4=7 LUT2=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=487, routed)         1.617     5.219    myrec/my_fir/clk_100mhz_IBUF_BUFG
    SLICE_X8Y129         FDRE                                         r  myrec/my_fir/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y129         FDRE (Prop_fdre_C_Q)         0.518     5.737 r  myrec/my_fir/index_reg[0]/Q
                         net (fo=20, routed)          0.874     6.611    myrec/my_fir/index_reg[0]
    SLICE_X9Y130         LUT4 (Prop_lut4_I1_O)        0.124     6.735 r  myrec/my_fir/accumulator1__0_carry_i_52/O
                         net (fo=64, routed)          0.889     7.624    myrec/my_fir/accumulator1__0_carry_i_52_n_0
    SLICE_X10Y133        LUT6 (Prop_lut6_I5_O)        0.124     7.748 r  myrec/my_fir/accumulator1__0_carry_i_43/O
                         net (fo=1, routed)           0.000     7.748    myrec/my_fir/accumulator1__0_carry_i_43_n_0
    SLICE_X10Y133        MUXF7 (Prop_muxf7_I1_O)      0.214     7.962 r  myrec/my_fir/accumulator1__0_carry_i_21/O
                         net (fo=1, routed)           0.822     8.784    myrec/my_fir/accumulator1__0_carry_i_21_n_0
    SLICE_X8Y133         LUT6 (Prop_lut6_I5_O)        0.297     9.081 r  myrec/my_fir/accumulator1__0_carry_i_9/O
                         net (fo=17, routed)          0.915     9.996    myrec/my_fir/accumulator1__0_carry_i_9_n_0
    SLICE_X7Y131         LUT5 (Prop_lut5_I3_O)        0.124    10.120 r  myrec/my_fir/accumulator1__0_carry_i_1/O
                         net (fo=1, routed)           0.471    10.591    myrec/my_fir/accumulator1__0_carry_i_1_n_0
    SLICE_X6Y132         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.987 r  myrec/my_fir/accumulator1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.987    myrec/my_fir/accumulator1__0_carry_n_0
    SLICE_X6Y133         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.310 r  myrec/my_fir/accumulator1__0_carry__0/O[1]
                         net (fo=2, routed)           0.576    11.885    myrec/my_fir/accumulator1__0_carry__0_n_6
    SLICE_X4Y133         LUT2 (Prop_lut2_I0_O)        0.335    12.220 r  myrec/my_fir/accumulator1__93_carry_i_1/O
                         net (fo=2, routed)           0.648    12.869    myrec/my_fir/accumulator1__93_carry_i_1_n_0
    SLICE_X4Y133         LUT5 (Prop_lut5_I4_O)        0.327    13.196 r  myrec/my_fir/accumulator1__93_carry_i_4/O
                         net (fo=1, routed)           0.000    13.196    myrec/my_fir/accumulator1__93_carry_i_4_n_0
    SLICE_X4Y133         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.597 r  myrec/my_fir/accumulator1__93_carry/CO[3]
                         net (fo=1, routed)           0.000    13.597    myrec/my_fir/accumulator1__93_carry_n_0
    SLICE_X4Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.711 r  myrec/my_fir/accumulator1__93_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.711    myrec/my_fir/accumulator1__93_carry__0_n_0
    SLICE_X4Y135         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.045 r  myrec/my_fir/accumulator1__93_carry__1/O[1]
                         net (fo=2, routed)           0.661    14.705    myrec/my_fir/accumulator1[12]
    SLICE_X5Y135         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    15.410 r  myrec/my_fir/accumulator_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.410    myrec/my_fir/accumulator_reg[12]_i_1_n_0
    SLICE_X5Y136         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.633 r  myrec/my_fir/accumulator_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    15.633    myrec/my_fir/accumulator_reg[16]_i_1_n_7
    SLICE_X5Y136         FDRE                                         r  myrec/my_fir/accumulator_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=487, routed)         1.582    15.004    myrec/my_fir/clk_100mhz_IBUF_BUFG
    SLICE_X5Y136         FDRE                                         r  myrec/my_fir/accumulator_reg[16]/C
                         clock pessimism              0.259    15.263    
                         clock uncertainty           -0.035    15.228    
    SLICE_X5Y136         FDRE (Setup_fdre_C_D)        0.062    15.290    myrec/my_fir/accumulator_reg[16]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                         -15.633    
  -------------------------------------------------------------------
                         slack                                 -0.343    

Slack (VIOLATED) :        -0.340ns  (required time - arrival time)
  Source:                 myrec/my_fir/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myrec/my_fir/accumulator_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.411ns  (logic 4.556ns (43.762%)  route 5.855ns (56.238%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=487, routed)         1.617     5.219    myrec/my_fir/clk_100mhz_IBUF_BUFG
    SLICE_X8Y129         FDRE                                         r  myrec/my_fir/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y129         FDRE (Prop_fdre_C_Q)         0.518     5.737 r  myrec/my_fir/index_reg[0]/Q
                         net (fo=20, routed)          0.874     6.611    myrec/my_fir/index_reg[0]
    SLICE_X9Y130         LUT4 (Prop_lut4_I1_O)        0.124     6.735 r  myrec/my_fir/accumulator1__0_carry_i_52/O
                         net (fo=64, routed)          0.889     7.624    myrec/my_fir/accumulator1__0_carry_i_52_n_0
    SLICE_X10Y133        LUT6 (Prop_lut6_I5_O)        0.124     7.748 r  myrec/my_fir/accumulator1__0_carry_i_43/O
                         net (fo=1, routed)           0.000     7.748    myrec/my_fir/accumulator1__0_carry_i_43_n_0
    SLICE_X10Y133        MUXF7 (Prop_muxf7_I1_O)      0.214     7.962 r  myrec/my_fir/accumulator1__0_carry_i_21/O
                         net (fo=1, routed)           0.822     8.784    myrec/my_fir/accumulator1__0_carry_i_21_n_0
    SLICE_X8Y133         LUT6 (Prop_lut6_I5_O)        0.297     9.081 r  myrec/my_fir/accumulator1__0_carry_i_9/O
                         net (fo=17, routed)          0.915     9.996    myrec/my_fir/accumulator1__0_carry_i_9_n_0
    SLICE_X7Y131         LUT5 (Prop_lut5_I3_O)        0.124    10.120 r  myrec/my_fir/accumulator1__0_carry_i_1/O
                         net (fo=1, routed)           0.471    10.591    myrec/my_fir/accumulator1__0_carry_i_1_n_0
    SLICE_X6Y132         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.987 r  myrec/my_fir/accumulator1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.987    myrec/my_fir/accumulator1__0_carry_n_0
    SLICE_X6Y133         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.310 r  myrec/my_fir/accumulator1__0_carry__0/O[1]
                         net (fo=2, routed)           0.576    11.885    myrec/my_fir/accumulator1__0_carry__0_n_6
    SLICE_X4Y133         LUT2 (Prop_lut2_I0_O)        0.335    12.220 r  myrec/my_fir/accumulator1__93_carry_i_1/O
                         net (fo=2, routed)           0.648    12.869    myrec/my_fir/accumulator1__93_carry_i_1_n_0
    SLICE_X4Y133         LUT5 (Prop_lut5_I4_O)        0.327    13.196 r  myrec/my_fir/accumulator1__93_carry_i_4/O
                         net (fo=1, routed)           0.000    13.196    myrec/my_fir/accumulator1__93_carry_i_4_n_0
    SLICE_X4Y133         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.597 r  myrec/my_fir/accumulator1__93_carry/CO[3]
                         net (fo=1, routed)           0.000    13.597    myrec/my_fir/accumulator1__93_carry_n_0
    SLICE_X4Y134         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.931 r  myrec/my_fir/accumulator1__93_carry__0/O[1]
                         net (fo=2, routed)           0.661    14.591    myrec/my_fir/accumulator1[8]
    SLICE_X5Y134         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    15.296 r  myrec/my_fir/accumulator_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.296    myrec/my_fir/accumulator_reg[8]_i_1_n_0
    SLICE_X5Y135         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.630 r  myrec/my_fir/accumulator_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.630    myrec/my_fir/accumulator_reg[12]_i_1_n_6
    SLICE_X5Y135         FDRE                                         r  myrec/my_fir/accumulator_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=487, routed)         1.582    15.004    myrec/my_fir/clk_100mhz_IBUF_BUFG
    SLICE_X5Y135         FDRE                                         r  myrec/my_fir/accumulator_reg[13]/C
                         clock pessimism              0.259    15.263    
                         clock uncertainty           -0.035    15.228    
    SLICE_X5Y135         FDRE (Setup_fdre_C_D)        0.062    15.290    myrec/my_fir/accumulator_reg[13]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                         -15.630    
  -------------------------------------------------------------------
                         slack                                 -0.340    

Slack (VIOLATED) :        -0.319ns  (required time - arrival time)
  Source:                 myrec/my_fir/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myrec/my_fir/accumulator_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.390ns  (logic 4.535ns (43.648%)  route 5.855ns (56.352%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=487, routed)         1.617     5.219    myrec/my_fir/clk_100mhz_IBUF_BUFG
    SLICE_X8Y129         FDRE                                         r  myrec/my_fir/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y129         FDRE (Prop_fdre_C_Q)         0.518     5.737 r  myrec/my_fir/index_reg[0]/Q
                         net (fo=20, routed)          0.874     6.611    myrec/my_fir/index_reg[0]
    SLICE_X9Y130         LUT4 (Prop_lut4_I1_O)        0.124     6.735 r  myrec/my_fir/accumulator1__0_carry_i_52/O
                         net (fo=64, routed)          0.889     7.624    myrec/my_fir/accumulator1__0_carry_i_52_n_0
    SLICE_X10Y133        LUT6 (Prop_lut6_I5_O)        0.124     7.748 r  myrec/my_fir/accumulator1__0_carry_i_43/O
                         net (fo=1, routed)           0.000     7.748    myrec/my_fir/accumulator1__0_carry_i_43_n_0
    SLICE_X10Y133        MUXF7 (Prop_muxf7_I1_O)      0.214     7.962 r  myrec/my_fir/accumulator1__0_carry_i_21/O
                         net (fo=1, routed)           0.822     8.784    myrec/my_fir/accumulator1__0_carry_i_21_n_0
    SLICE_X8Y133         LUT6 (Prop_lut6_I5_O)        0.297     9.081 r  myrec/my_fir/accumulator1__0_carry_i_9/O
                         net (fo=17, routed)          0.915     9.996    myrec/my_fir/accumulator1__0_carry_i_9_n_0
    SLICE_X7Y131         LUT5 (Prop_lut5_I3_O)        0.124    10.120 r  myrec/my_fir/accumulator1__0_carry_i_1/O
                         net (fo=1, routed)           0.471    10.591    myrec/my_fir/accumulator1__0_carry_i_1_n_0
    SLICE_X6Y132         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.987 r  myrec/my_fir/accumulator1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.987    myrec/my_fir/accumulator1__0_carry_n_0
    SLICE_X6Y133         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.310 r  myrec/my_fir/accumulator1__0_carry__0/O[1]
                         net (fo=2, routed)           0.576    11.885    myrec/my_fir/accumulator1__0_carry__0_n_6
    SLICE_X4Y133         LUT2 (Prop_lut2_I0_O)        0.335    12.220 r  myrec/my_fir/accumulator1__93_carry_i_1/O
                         net (fo=2, routed)           0.648    12.869    myrec/my_fir/accumulator1__93_carry_i_1_n_0
    SLICE_X4Y133         LUT5 (Prop_lut5_I4_O)        0.327    13.196 r  myrec/my_fir/accumulator1__93_carry_i_4/O
                         net (fo=1, routed)           0.000    13.196    myrec/my_fir/accumulator1__93_carry_i_4_n_0
    SLICE_X4Y133         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.597 r  myrec/my_fir/accumulator1__93_carry/CO[3]
                         net (fo=1, routed)           0.000    13.597    myrec/my_fir/accumulator1__93_carry_n_0
    SLICE_X4Y134         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.931 r  myrec/my_fir/accumulator1__93_carry__0/O[1]
                         net (fo=2, routed)           0.661    14.591    myrec/my_fir/accumulator1[8]
    SLICE_X5Y134         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    15.296 r  myrec/my_fir/accumulator_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.296    myrec/my_fir/accumulator_reg[8]_i_1_n_0
    SLICE_X5Y135         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.609 r  myrec/my_fir/accumulator_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.609    myrec/my_fir/accumulator_reg[12]_i_1_n_4
    SLICE_X5Y135         FDRE                                         r  myrec/my_fir/accumulator_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=487, routed)         1.582    15.004    myrec/my_fir/clk_100mhz_IBUF_BUFG
    SLICE_X5Y135         FDRE                                         r  myrec/my_fir/accumulator_reg[15]/C
                         clock pessimism              0.259    15.263    
                         clock uncertainty           -0.035    15.228    
    SLICE_X5Y135         FDRE (Setup_fdre_C_D)        0.062    15.290    myrec/my_fir/accumulator_reg[15]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                         -15.609    
  -------------------------------------------------------------------
                         slack                                 -0.319    

Slack (VIOLATED) :        -0.245ns  (required time - arrival time)
  Source:                 myrec/my_fir/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myrec/my_fir/accumulator_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.316ns  (logic 4.461ns (43.244%)  route 5.855ns (56.756%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=487, routed)         1.617     5.219    myrec/my_fir/clk_100mhz_IBUF_BUFG
    SLICE_X8Y129         FDRE                                         r  myrec/my_fir/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y129         FDRE (Prop_fdre_C_Q)         0.518     5.737 r  myrec/my_fir/index_reg[0]/Q
                         net (fo=20, routed)          0.874     6.611    myrec/my_fir/index_reg[0]
    SLICE_X9Y130         LUT4 (Prop_lut4_I1_O)        0.124     6.735 r  myrec/my_fir/accumulator1__0_carry_i_52/O
                         net (fo=64, routed)          0.889     7.624    myrec/my_fir/accumulator1__0_carry_i_52_n_0
    SLICE_X10Y133        LUT6 (Prop_lut6_I5_O)        0.124     7.748 r  myrec/my_fir/accumulator1__0_carry_i_43/O
                         net (fo=1, routed)           0.000     7.748    myrec/my_fir/accumulator1__0_carry_i_43_n_0
    SLICE_X10Y133        MUXF7 (Prop_muxf7_I1_O)      0.214     7.962 r  myrec/my_fir/accumulator1__0_carry_i_21/O
                         net (fo=1, routed)           0.822     8.784    myrec/my_fir/accumulator1__0_carry_i_21_n_0
    SLICE_X8Y133         LUT6 (Prop_lut6_I5_O)        0.297     9.081 r  myrec/my_fir/accumulator1__0_carry_i_9/O
                         net (fo=17, routed)          0.915     9.996    myrec/my_fir/accumulator1__0_carry_i_9_n_0
    SLICE_X7Y131         LUT5 (Prop_lut5_I3_O)        0.124    10.120 r  myrec/my_fir/accumulator1__0_carry_i_1/O
                         net (fo=1, routed)           0.471    10.591    myrec/my_fir/accumulator1__0_carry_i_1_n_0
    SLICE_X6Y132         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.987 r  myrec/my_fir/accumulator1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.987    myrec/my_fir/accumulator1__0_carry_n_0
    SLICE_X6Y133         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.310 r  myrec/my_fir/accumulator1__0_carry__0/O[1]
                         net (fo=2, routed)           0.576    11.885    myrec/my_fir/accumulator1__0_carry__0_n_6
    SLICE_X4Y133         LUT2 (Prop_lut2_I0_O)        0.335    12.220 r  myrec/my_fir/accumulator1__93_carry_i_1/O
                         net (fo=2, routed)           0.648    12.869    myrec/my_fir/accumulator1__93_carry_i_1_n_0
    SLICE_X4Y133         LUT5 (Prop_lut5_I4_O)        0.327    13.196 r  myrec/my_fir/accumulator1__93_carry_i_4/O
                         net (fo=1, routed)           0.000    13.196    myrec/my_fir/accumulator1__93_carry_i_4_n_0
    SLICE_X4Y133         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.597 r  myrec/my_fir/accumulator1__93_carry/CO[3]
                         net (fo=1, routed)           0.000    13.597    myrec/my_fir/accumulator1__93_carry_n_0
    SLICE_X4Y134         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.931 r  myrec/my_fir/accumulator1__93_carry__0/O[1]
                         net (fo=2, routed)           0.661    14.591    myrec/my_fir/accumulator1[8]
    SLICE_X5Y134         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    15.296 r  myrec/my_fir/accumulator_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.296    myrec/my_fir/accumulator_reg[8]_i_1_n_0
    SLICE_X5Y135         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.535 r  myrec/my_fir/accumulator_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.535    myrec/my_fir/accumulator_reg[12]_i_1_n_5
    SLICE_X5Y135         FDRE                                         r  myrec/my_fir/accumulator_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=487, routed)         1.582    15.004    myrec/my_fir/clk_100mhz_IBUF_BUFG
    SLICE_X5Y135         FDRE                                         r  myrec/my_fir/accumulator_reg[14]/C
                         clock pessimism              0.259    15.263    
                         clock uncertainty           -0.035    15.228    
    SLICE_X5Y135         FDRE (Setup_fdre_C_D)        0.062    15.290    myrec/my_fir/accumulator_reg[14]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                         -15.535    
  -------------------------------------------------------------------
                         slack                                 -0.245    

Slack (VIOLATED) :        -0.229ns  (required time - arrival time)
  Source:                 myrec/my_fir/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myrec/my_fir/accumulator_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.300ns  (logic 4.445ns (43.156%)  route 5.855ns (56.844%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=487, routed)         1.617     5.219    myrec/my_fir/clk_100mhz_IBUF_BUFG
    SLICE_X8Y129         FDRE                                         r  myrec/my_fir/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y129         FDRE (Prop_fdre_C_Q)         0.518     5.737 r  myrec/my_fir/index_reg[0]/Q
                         net (fo=20, routed)          0.874     6.611    myrec/my_fir/index_reg[0]
    SLICE_X9Y130         LUT4 (Prop_lut4_I1_O)        0.124     6.735 r  myrec/my_fir/accumulator1__0_carry_i_52/O
                         net (fo=64, routed)          0.889     7.624    myrec/my_fir/accumulator1__0_carry_i_52_n_0
    SLICE_X10Y133        LUT6 (Prop_lut6_I5_O)        0.124     7.748 r  myrec/my_fir/accumulator1__0_carry_i_43/O
                         net (fo=1, routed)           0.000     7.748    myrec/my_fir/accumulator1__0_carry_i_43_n_0
    SLICE_X10Y133        MUXF7 (Prop_muxf7_I1_O)      0.214     7.962 r  myrec/my_fir/accumulator1__0_carry_i_21/O
                         net (fo=1, routed)           0.822     8.784    myrec/my_fir/accumulator1__0_carry_i_21_n_0
    SLICE_X8Y133         LUT6 (Prop_lut6_I5_O)        0.297     9.081 r  myrec/my_fir/accumulator1__0_carry_i_9/O
                         net (fo=17, routed)          0.915     9.996    myrec/my_fir/accumulator1__0_carry_i_9_n_0
    SLICE_X7Y131         LUT5 (Prop_lut5_I3_O)        0.124    10.120 r  myrec/my_fir/accumulator1__0_carry_i_1/O
                         net (fo=1, routed)           0.471    10.591    myrec/my_fir/accumulator1__0_carry_i_1_n_0
    SLICE_X6Y132         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.987 r  myrec/my_fir/accumulator1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.987    myrec/my_fir/accumulator1__0_carry_n_0
    SLICE_X6Y133         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.310 r  myrec/my_fir/accumulator1__0_carry__0/O[1]
                         net (fo=2, routed)           0.576    11.885    myrec/my_fir/accumulator1__0_carry__0_n_6
    SLICE_X4Y133         LUT2 (Prop_lut2_I0_O)        0.335    12.220 r  myrec/my_fir/accumulator1__93_carry_i_1/O
                         net (fo=2, routed)           0.648    12.869    myrec/my_fir/accumulator1__93_carry_i_1_n_0
    SLICE_X4Y133         LUT5 (Prop_lut5_I4_O)        0.327    13.196 r  myrec/my_fir/accumulator1__93_carry_i_4/O
                         net (fo=1, routed)           0.000    13.196    myrec/my_fir/accumulator1__93_carry_i_4_n_0
    SLICE_X4Y133         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.597 r  myrec/my_fir/accumulator1__93_carry/CO[3]
                         net (fo=1, routed)           0.000    13.597    myrec/my_fir/accumulator1__93_carry_n_0
    SLICE_X4Y134         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.931 r  myrec/my_fir/accumulator1__93_carry__0/O[1]
                         net (fo=2, routed)           0.661    14.591    myrec/my_fir/accumulator1[8]
    SLICE_X5Y134         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    15.296 r  myrec/my_fir/accumulator_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.296    myrec/my_fir/accumulator_reg[8]_i_1_n_0
    SLICE_X5Y135         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.519 r  myrec/my_fir/accumulator_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    15.519    myrec/my_fir/accumulator_reg[12]_i_1_n_7
    SLICE_X5Y135         FDRE                                         r  myrec/my_fir/accumulator_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=487, routed)         1.582    15.004    myrec/my_fir/clk_100mhz_IBUF_BUFG
    SLICE_X5Y135         FDRE                                         r  myrec/my_fir/accumulator_reg[12]/C
                         clock pessimism              0.259    15.263    
                         clock uncertainty           -0.035    15.228    
    SLICE_X5Y135         FDRE (Setup_fdre_C_D)        0.062    15.290    myrec/my_fir/accumulator_reg[12]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                         -15.519    
  -------------------------------------------------------------------
                         slack                                 -0.229    

Slack (VIOLATED) :        -0.096ns  (required time - arrival time)
  Source:                 myrec/my_fir/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myrec/my_fir/accumulator_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.166ns  (logic 4.311ns (42.407%)  route 5.855ns (57.593%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=487, routed)         1.617     5.219    myrec/my_fir/clk_100mhz_IBUF_BUFG
    SLICE_X8Y129         FDRE                                         r  myrec/my_fir/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y129         FDRE (Prop_fdre_C_Q)         0.518     5.737 r  myrec/my_fir/index_reg[0]/Q
                         net (fo=20, routed)          0.874     6.611    myrec/my_fir/index_reg[0]
    SLICE_X9Y130         LUT4 (Prop_lut4_I1_O)        0.124     6.735 r  myrec/my_fir/accumulator1__0_carry_i_52/O
                         net (fo=64, routed)          0.889     7.624    myrec/my_fir/accumulator1__0_carry_i_52_n_0
    SLICE_X10Y133        LUT6 (Prop_lut6_I5_O)        0.124     7.748 r  myrec/my_fir/accumulator1__0_carry_i_43/O
                         net (fo=1, routed)           0.000     7.748    myrec/my_fir/accumulator1__0_carry_i_43_n_0
    SLICE_X10Y133        MUXF7 (Prop_muxf7_I1_O)      0.214     7.962 r  myrec/my_fir/accumulator1__0_carry_i_21/O
                         net (fo=1, routed)           0.822     8.784    myrec/my_fir/accumulator1__0_carry_i_21_n_0
    SLICE_X8Y133         LUT6 (Prop_lut6_I5_O)        0.297     9.081 r  myrec/my_fir/accumulator1__0_carry_i_9/O
                         net (fo=17, routed)          0.915     9.996    myrec/my_fir/accumulator1__0_carry_i_9_n_0
    SLICE_X7Y131         LUT5 (Prop_lut5_I3_O)        0.124    10.120 r  myrec/my_fir/accumulator1__0_carry_i_1/O
                         net (fo=1, routed)           0.471    10.591    myrec/my_fir/accumulator1__0_carry_i_1_n_0
    SLICE_X6Y132         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.987 r  myrec/my_fir/accumulator1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.987    myrec/my_fir/accumulator1__0_carry_n_0
    SLICE_X6Y133         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.310 r  myrec/my_fir/accumulator1__0_carry__0/O[1]
                         net (fo=2, routed)           0.576    11.885    myrec/my_fir/accumulator1__0_carry__0_n_6
    SLICE_X4Y133         LUT2 (Prop_lut2_I0_O)        0.335    12.220 r  myrec/my_fir/accumulator1__93_carry_i_1/O
                         net (fo=2, routed)           0.648    12.869    myrec/my_fir/accumulator1__93_carry_i_1_n_0
    SLICE_X4Y133         LUT5 (Prop_lut5_I4_O)        0.327    13.196 r  myrec/my_fir/accumulator1__93_carry_i_4/O
                         net (fo=1, routed)           0.000    13.196    myrec/my_fir/accumulator1__93_carry_i_4_n_0
    SLICE_X4Y133         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.597 r  myrec/my_fir/accumulator1__93_carry/CO[3]
                         net (fo=1, routed)           0.000    13.597    myrec/my_fir/accumulator1__93_carry_n_0
    SLICE_X4Y134         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.931 r  myrec/my_fir/accumulator1__93_carry__0/O[1]
                         net (fo=2, routed)           0.661    14.591    myrec/my_fir/accumulator1[8]
    SLICE_X5Y134         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.794    15.385 r  myrec/my_fir/accumulator_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.385    myrec/my_fir/accumulator_reg[8]_i_1_n_4
    SLICE_X5Y134         FDRE                                         r  myrec/my_fir/accumulator_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=487, routed)         1.581    15.003    myrec/my_fir/clk_100mhz_IBUF_BUFG
    SLICE_X5Y134         FDRE                                         r  myrec/my_fir/accumulator_reg[11]/C
                         clock pessimism              0.259    15.262    
                         clock uncertainty           -0.035    15.227    
    SLICE_X5Y134         FDRE (Setup_fdre_C_D)        0.062    15.289    myrec/my_fir/accumulator_reg[11]
  -------------------------------------------------------------------
                         required time                         15.289    
                         arrival time                         -15.385    
  -------------------------------------------------------------------
                         slack                                 -0.096    

Slack (VIOLATED) :        -0.037ns  (required time - arrival time)
  Source:                 myrec/my_fir/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myrec/my_fir/accumulator_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.107ns  (logic 4.252ns (42.070%)  route 5.855ns (57.930%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=487, routed)         1.617     5.219    myrec/my_fir/clk_100mhz_IBUF_BUFG
    SLICE_X8Y129         FDRE                                         r  myrec/my_fir/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y129         FDRE (Prop_fdre_C_Q)         0.518     5.737 r  myrec/my_fir/index_reg[0]/Q
                         net (fo=20, routed)          0.874     6.611    myrec/my_fir/index_reg[0]
    SLICE_X9Y130         LUT4 (Prop_lut4_I1_O)        0.124     6.735 r  myrec/my_fir/accumulator1__0_carry_i_52/O
                         net (fo=64, routed)          0.889     7.624    myrec/my_fir/accumulator1__0_carry_i_52_n_0
    SLICE_X10Y133        LUT6 (Prop_lut6_I5_O)        0.124     7.748 r  myrec/my_fir/accumulator1__0_carry_i_43/O
                         net (fo=1, routed)           0.000     7.748    myrec/my_fir/accumulator1__0_carry_i_43_n_0
    SLICE_X10Y133        MUXF7 (Prop_muxf7_I1_O)      0.214     7.962 r  myrec/my_fir/accumulator1__0_carry_i_21/O
                         net (fo=1, routed)           0.822     8.784    myrec/my_fir/accumulator1__0_carry_i_21_n_0
    SLICE_X8Y133         LUT6 (Prop_lut6_I5_O)        0.297     9.081 r  myrec/my_fir/accumulator1__0_carry_i_9/O
                         net (fo=17, routed)          0.915     9.996    myrec/my_fir/accumulator1__0_carry_i_9_n_0
    SLICE_X7Y131         LUT5 (Prop_lut5_I3_O)        0.124    10.120 r  myrec/my_fir/accumulator1__0_carry_i_1/O
                         net (fo=1, routed)           0.471    10.591    myrec/my_fir/accumulator1__0_carry_i_1_n_0
    SLICE_X6Y132         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.987 r  myrec/my_fir/accumulator1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.987    myrec/my_fir/accumulator1__0_carry_n_0
    SLICE_X6Y133         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.310 r  myrec/my_fir/accumulator1__0_carry__0/O[1]
                         net (fo=2, routed)           0.576    11.885    myrec/my_fir/accumulator1__0_carry__0_n_6
    SLICE_X4Y133         LUT2 (Prop_lut2_I0_O)        0.335    12.220 r  myrec/my_fir/accumulator1__93_carry_i_1/O
                         net (fo=2, routed)           0.648    12.869    myrec/my_fir/accumulator1__93_carry_i_1_n_0
    SLICE_X4Y133         LUT5 (Prop_lut5_I4_O)        0.327    13.196 r  myrec/my_fir/accumulator1__93_carry_i_4/O
                         net (fo=1, routed)           0.000    13.196    myrec/my_fir/accumulator1__93_carry_i_4_n_0
    SLICE_X4Y133         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.597 r  myrec/my_fir/accumulator1__93_carry/CO[3]
                         net (fo=1, routed)           0.000    13.597    myrec/my_fir/accumulator1__93_carry_n_0
    SLICE_X4Y134         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.931 r  myrec/my_fir/accumulator1__93_carry__0/O[1]
                         net (fo=2, routed)           0.661    14.591    myrec/my_fir/accumulator1[8]
    SLICE_X5Y134         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.735    15.326 r  myrec/my_fir/accumulator_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.326    myrec/my_fir/accumulator_reg[8]_i_1_n_5
    SLICE_X5Y134         FDRE                                         r  myrec/my_fir/accumulator_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=487, routed)         1.581    15.003    myrec/my_fir/clk_100mhz_IBUF_BUFG
    SLICE_X5Y134         FDRE                                         r  myrec/my_fir/accumulator_reg[10]/C
                         clock pessimism              0.259    15.262    
                         clock uncertainty           -0.035    15.227    
    SLICE_X5Y134         FDRE (Setup_fdre_C_D)        0.062    15.289    myrec/my_fir/accumulator_reg[10]
  -------------------------------------------------------------------
                         required time                         15.289    
                         arrival time                         -15.326    
  -------------------------------------------------------------------
                         slack                                 -0.037    

Slack (VIOLATED) :        -0.022ns  (required time - arrival time)
  Source:                 myrec/my_fir/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myrec/my_fir/accumulator_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.092ns  (logic 4.439ns (43.986%)  route 5.653ns (56.014%))
  Logic Levels:           14  (CARRY4=6 LUT2=2 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=487, routed)         1.617     5.219    myrec/my_fir/clk_100mhz_IBUF_BUFG
    SLICE_X8Y129         FDRE                                         r  myrec/my_fir/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y129         FDRE (Prop_fdre_C_Q)         0.518     5.737 r  myrec/my_fir/index_reg[0]/Q
                         net (fo=20, routed)          0.874     6.611    myrec/my_fir/index_reg[0]
    SLICE_X9Y130         LUT4 (Prop_lut4_I1_O)        0.124     6.735 r  myrec/my_fir/accumulator1__0_carry_i_52/O
                         net (fo=64, routed)          0.889     7.624    myrec/my_fir/accumulator1__0_carry_i_52_n_0
    SLICE_X10Y133        LUT6 (Prop_lut6_I5_O)        0.124     7.748 r  myrec/my_fir/accumulator1__0_carry_i_43/O
                         net (fo=1, routed)           0.000     7.748    myrec/my_fir/accumulator1__0_carry_i_43_n_0
    SLICE_X10Y133        MUXF7 (Prop_muxf7_I1_O)      0.214     7.962 r  myrec/my_fir/accumulator1__0_carry_i_21/O
                         net (fo=1, routed)           0.822     8.784    myrec/my_fir/accumulator1__0_carry_i_21_n_0
    SLICE_X8Y133         LUT6 (Prop_lut6_I5_O)        0.297     9.081 r  myrec/my_fir/accumulator1__0_carry_i_9/O
                         net (fo=17, routed)          0.915     9.996    myrec/my_fir/accumulator1__0_carry_i_9_n_0
    SLICE_X7Y131         LUT5 (Prop_lut5_I3_O)        0.124    10.120 r  myrec/my_fir/accumulator1__0_carry_i_1/O
                         net (fo=1, routed)           0.471    10.591    myrec/my_fir/accumulator1__0_carry_i_1_n_0
    SLICE_X6Y132         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.987 r  myrec/my_fir/accumulator1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.987    myrec/my_fir/accumulator1__0_carry_n_0
    SLICE_X6Y133         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.310 r  myrec/my_fir/accumulator1__0_carry__0/O[1]
                         net (fo=2, routed)           0.576    11.885    myrec/my_fir/accumulator1__0_carry__0_n_6
    SLICE_X4Y133         LUT2 (Prop_lut2_I0_O)        0.335    12.220 r  myrec/my_fir/accumulator1__93_carry_i_1/O
                         net (fo=2, routed)           0.648    12.869    myrec/my_fir/accumulator1__93_carry_i_1_n_0
    SLICE_X4Y133         LUT5 (Prop_lut5_I4_O)        0.327    13.196 r  myrec/my_fir/accumulator1__93_carry_i_4/O
                         net (fo=1, routed)           0.000    13.196    myrec/my_fir/accumulator1__93_carry_i_4_n_0
    SLICE_X4Y133         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.597 r  myrec/my_fir/accumulator1__93_carry/CO[3]
                         net (fo=1, routed)           0.000    13.597    myrec/my_fir/accumulator1__93_carry_n_0
    SLICE_X4Y134         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.819 r  myrec/my_fir/accumulator1__93_carry__0/O[0]
                         net (fo=2, routed)           0.459    14.277    myrec/my_fir/accumulator1[7]
    SLICE_X5Y133         LUT2 (Prop_lut2_I0_O)        0.299    14.576 r  myrec/my_fir/accumulator[4]_i_2/O
                         net (fo=1, routed)           0.000    14.576    myrec/my_fir/accumulator[4]_i_2_n_0
    SLICE_X5Y133         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.977 r  myrec/my_fir/accumulator_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.977    myrec/my_fir/accumulator_reg[4]_i_1_n_0
    SLICE_X5Y134         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.311 r  myrec/my_fir/accumulator_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.311    myrec/my_fir/accumulator_reg[8]_i_1_n_6
    SLICE_X5Y134         FDRE                                         r  myrec/my_fir/accumulator_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=487, routed)         1.581    15.003    myrec/my_fir/clk_100mhz_IBUF_BUFG
    SLICE_X5Y134         FDRE                                         r  myrec/my_fir/accumulator_reg[9]/C
                         clock pessimism              0.259    15.262    
                         clock uncertainty           -0.035    15.227    
    SLICE_X5Y134         FDRE (Setup_fdre_C_D)        0.062    15.289    myrec/my_fir/accumulator_reg[9]
  -------------------------------------------------------------------
                         required time                         15.289    
                         arrival time                         -15.311    
  -------------------------------------------------------------------
                         slack                                 -0.022    

Slack (MET) :             0.089ns  (required time - arrival time)
  Source:                 myrec/my_fir/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myrec/my_fir/accumulator_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.981ns  (logic 4.328ns (43.363%)  route 5.653ns (56.637%))
  Logic Levels:           14  (CARRY4=6 LUT2=2 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=487, routed)         1.617     5.219    myrec/my_fir/clk_100mhz_IBUF_BUFG
    SLICE_X8Y129         FDRE                                         r  myrec/my_fir/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y129         FDRE (Prop_fdre_C_Q)         0.518     5.737 r  myrec/my_fir/index_reg[0]/Q
                         net (fo=20, routed)          0.874     6.611    myrec/my_fir/index_reg[0]
    SLICE_X9Y130         LUT4 (Prop_lut4_I1_O)        0.124     6.735 r  myrec/my_fir/accumulator1__0_carry_i_52/O
                         net (fo=64, routed)          0.889     7.624    myrec/my_fir/accumulator1__0_carry_i_52_n_0
    SLICE_X10Y133        LUT6 (Prop_lut6_I5_O)        0.124     7.748 r  myrec/my_fir/accumulator1__0_carry_i_43/O
                         net (fo=1, routed)           0.000     7.748    myrec/my_fir/accumulator1__0_carry_i_43_n_0
    SLICE_X10Y133        MUXF7 (Prop_muxf7_I1_O)      0.214     7.962 r  myrec/my_fir/accumulator1__0_carry_i_21/O
                         net (fo=1, routed)           0.822     8.784    myrec/my_fir/accumulator1__0_carry_i_21_n_0
    SLICE_X8Y133         LUT6 (Prop_lut6_I5_O)        0.297     9.081 r  myrec/my_fir/accumulator1__0_carry_i_9/O
                         net (fo=17, routed)          0.915     9.996    myrec/my_fir/accumulator1__0_carry_i_9_n_0
    SLICE_X7Y131         LUT5 (Prop_lut5_I3_O)        0.124    10.120 r  myrec/my_fir/accumulator1__0_carry_i_1/O
                         net (fo=1, routed)           0.471    10.591    myrec/my_fir/accumulator1__0_carry_i_1_n_0
    SLICE_X6Y132         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.987 r  myrec/my_fir/accumulator1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.987    myrec/my_fir/accumulator1__0_carry_n_0
    SLICE_X6Y133         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.310 r  myrec/my_fir/accumulator1__0_carry__0/O[1]
                         net (fo=2, routed)           0.576    11.885    myrec/my_fir/accumulator1__0_carry__0_n_6
    SLICE_X4Y133         LUT2 (Prop_lut2_I0_O)        0.335    12.220 r  myrec/my_fir/accumulator1__93_carry_i_1/O
                         net (fo=2, routed)           0.648    12.869    myrec/my_fir/accumulator1__93_carry_i_1_n_0
    SLICE_X4Y133         LUT5 (Prop_lut5_I4_O)        0.327    13.196 r  myrec/my_fir/accumulator1__93_carry_i_4/O
                         net (fo=1, routed)           0.000    13.196    myrec/my_fir/accumulator1__93_carry_i_4_n_0
    SLICE_X4Y133         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.597 r  myrec/my_fir/accumulator1__93_carry/CO[3]
                         net (fo=1, routed)           0.000    13.597    myrec/my_fir/accumulator1__93_carry_n_0
    SLICE_X4Y134         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.819 r  myrec/my_fir/accumulator1__93_carry__0/O[0]
                         net (fo=2, routed)           0.459    14.277    myrec/my_fir/accumulator1[7]
    SLICE_X5Y133         LUT2 (Prop_lut2_I0_O)        0.299    14.576 r  myrec/my_fir/accumulator[4]_i_2/O
                         net (fo=1, routed)           0.000    14.576    myrec/my_fir/accumulator[4]_i_2_n_0
    SLICE_X5Y133         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.977 r  myrec/my_fir/accumulator_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.977    myrec/my_fir/accumulator_reg[4]_i_1_n_0
    SLICE_X5Y134         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.200 r  myrec/my_fir/accumulator_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    15.200    myrec/my_fir/accumulator_reg[8]_i_1_n_7
    SLICE_X5Y134         FDRE                                         r  myrec/my_fir/accumulator_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=487, routed)         1.581    15.003    myrec/my_fir/clk_100mhz_IBUF_BUFG
    SLICE_X5Y134         FDRE                                         r  myrec/my_fir/accumulator_reg[8]/C
                         clock pessimism              0.259    15.262    
                         clock uncertainty           -0.035    15.227    
    SLICE_X5Y134         FDRE (Setup_fdre_C_D)        0.062    15.289    myrec/my_fir/accumulator_reg[8]
  -------------------------------------------------------------------
                         required time                         15.289    
                         arrival time                         -15.200    
  -------------------------------------------------------------------
                         slack                                  0.089    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 myrec/addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myrec/mybram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.257%)  route 0.198ns (54.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=487, routed)         0.557     1.476    myrec/clk_100mhz_IBUF_BUFG
    SLICE_X10Y123        FDRE                                         r  myrec/addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y123        FDRE (Prop_fdre_C_Q)         0.164     1.640 r  myrec/addr_reg[9]/Q
                         net (fo=18, routed)          0.198     1.839    myrec/mybram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X0Y24         RAMB36E1                                     r  myrec/mybram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=487, routed)         0.867     2.032    myrec/mybram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y24         RAMB36E1                                     r  myrec/mybram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.479     1.553    
    RAMB36_X0Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.736    myrec/mybram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 myrec/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myrec/mybram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.808%)  route 0.210ns (56.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=487, routed)         0.559     1.478    myrec/clk_100mhz_IBUF_BUFG
    SLICE_X10Y121        FDRE                                         r  myrec/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        FDRE (Prop_fdre_C_Q)         0.164     1.642 r  myrec/addr_reg[0]/Q
                         net (fo=18, routed)          0.210     1.853    myrec/mybram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X0Y24         RAMB36E1                                     r  myrec/mybram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=487, routed)         0.867     2.032    myrec/mybram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y24         RAMB36E1                                     r  myrec/mybram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.479     1.553    
    RAMB36_X0Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     1.736    myrec/mybram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 myrec/addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myrec/mybram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.676%)  route 0.239ns (59.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=487, routed)         0.559     1.478    myrec/clk_100mhz_IBUF_BUFG
    SLICE_X10Y122        FDRE                                         r  myrec/addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y122        FDRE (Prop_fdre_C_Q)         0.164     1.642 r  myrec/addr_reg[6]/Q
                         net (fo=18, routed)          0.239     1.882    myrec/mybram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X0Y24         RAMB36E1                                     r  myrec/mybram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=487, routed)         0.867     2.032    myrec/mybram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y24         RAMB36E1                                     r  myrec/mybram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.479     1.553    
    RAMB36_X0Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.736    myrec/mybram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 myrec/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myrec/mybram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.576%)  route 0.240ns (59.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=487, routed)         0.559     1.478    myrec/clk_100mhz_IBUF_BUFG
    SLICE_X10Y122        FDRE                                         r  myrec/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y122        FDRE (Prop_fdre_C_Q)         0.164     1.642 r  myrec/addr_reg[5]/Q
                         net (fo=18, routed)          0.240     1.883    myrec/mybram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[5]
    RAMB36_X0Y24         RAMB36E1                                     r  myrec/mybram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=487, routed)         0.867     2.032    myrec/mybram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y24         RAMB36E1                                     r  myrec/mybram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.479     1.553    
    RAMB36_X0Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.736    myrec/mybram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 myrec/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myrec/mybram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.549%)  route 0.240ns (59.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=487, routed)         0.559     1.478    myrec/clk_100mhz_IBUF_BUFG
    SLICE_X10Y121        FDRE                                         r  myrec/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        FDRE (Prop_fdre_C_Q)         0.164     1.642 r  myrec/addr_reg[1]/Q
                         net (fo=18, routed)          0.240     1.883    myrec/mybram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X0Y24         RAMB36E1                                     r  myrec/mybram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=487, routed)         0.867     2.032    myrec/mybram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y24         RAMB36E1                                     r  myrec/mybram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.479     1.553    
    RAMB36_X0Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     1.736    myrec/mybram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 myrec/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myrec/mybram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.549%)  route 0.240ns (59.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=487, routed)         0.559     1.478    myrec/clk_100mhz_IBUF_BUFG
    SLICE_X10Y121        FDRE                                         r  myrec/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        FDRE (Prop_fdre_C_Q)         0.164     1.642 r  myrec/addr_reg[2]/Q
                         net (fo=18, routed)          0.240     1.883    myrec/mybram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y24         RAMB36E1                                     r  myrec/mybram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=487, routed)         0.867     2.032    myrec/mybram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y24         RAMB36E1                                     r  myrec/mybram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.479     1.553    
    RAMB36_X0Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     1.736    myrec/mybram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 myrec/addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myrec/mybram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.488%)  route 0.251ns (60.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=487, routed)         0.556     1.475    myrec/clk_100mhz_IBUF_BUFG
    SLICE_X10Y124        FDRE                                         r  myrec/addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y124        FDRE (Prop_fdre_C_Q)         0.164     1.639 r  myrec/addr_reg[12]/Q
                         net (fo=18, routed)          0.251     1.891    myrec/mybram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X0Y24         RAMB36E1                                     r  myrec/mybram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=487, routed)         0.867     2.032    myrec/mybram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y24         RAMB36E1                                     r  myrec/mybram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.479     1.553    
    RAMB36_X0Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.736    myrec/mybram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 myrec/addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myrec/mybram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.781%)  route 0.259ns (61.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=487, routed)         0.559     1.478    myrec/clk_100mhz_IBUF_BUFG
    SLICE_X10Y122        FDRE                                         r  myrec/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y122        FDRE (Prop_fdre_C_Q)         0.164     1.642 r  myrec/addr_reg[4]/Q
                         net (fo=18, routed)          0.259     1.901    myrec/mybram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X0Y24         RAMB36E1                                     r  myrec/mybram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=487, routed)         0.867     2.032    myrec/mybram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y24         RAMB36E1                                     r  myrec/mybram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.479     1.553    
    RAMB36_X0Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.736    myrec/mybram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 myrec/data_to_bram_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myrec/mybram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.141ns (17.230%)  route 0.677ns (82.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=487, routed)         0.556     1.475    myrec/clk_100mhz_IBUF_BUFG
    SLICE_X9Y125         FDRE                                         r  myrec/data_to_bram_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y125         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  myrec/data_to_bram_reg[2]/Q
                         net (fo=2, routed)           0.677     2.294    myrec/mybram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y19         RAMB36E1                                     r  myrec/mybram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=487, routed)         0.889     2.054    myrec/mybram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  myrec/mybram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.245     1.809    
    RAMB36_X0Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     2.105    myrec/mybram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 myrec/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myrec/my_fir/sample_reg[20][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=487, routed)         0.559     1.478    myrec/clk_100mhz_IBUF_BUFG
    SLICE_X9Y127         FDRE                                         r  myrec/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y127         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  myrec/x_reg[3]/Q
                         net (fo=32, routed)          0.122     1.741    myrec/my_fir/Q[3]
    SLICE_X8Y128         FDRE                                         r  myrec/my_fir/sample_reg[20][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=487, routed)         0.828     1.993    myrec/my_fir/clk_100mhz_IBUF_BUFG
    SLICE_X8Y128         FDRE                                         r  myrec/my_fir/sample_reg[20][3]/C
                         clock pessimism             -0.500     1.492    
    SLICE_X8Y128         FDRE (Hold_fdre_C_D)         0.059     1.551    myrec/my_fir/sample_reg[20][3]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0      my_adc/inst/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y17   myrec/mybram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y25   myrec/mybram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y19   myrec/mybram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y31   myrec/mybram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y23   myrec/mybram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y27   myrec/mybram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y21   myrec/mybram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y29   myrec/mybram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y24   myrec/mybram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y136   myrec/my_fir/sample_reg[11][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y135   myrec/my_fir/sample_reg[11][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y134   myrec/my_fir/sample_reg[12][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y134   myrec/my_fir/sample_reg[12][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y135   myrec/my_fir/sample_reg[12][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y135   myrec/my_fir/sample_reg[12][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y136   myrec/my_fir/sample_reg[13][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y135   myrec/my_fir/sample_reg[13][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y136   myrec/my_fir/sample_reg[15][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y136   myrec/my_fir/sample_reg[15][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y122  myrec/echo3_addr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y122  myrec/echo3_addr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y126  sampled_adc_data_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y126  sampled_adc_data_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y126  sampled_adc_data_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y126  sampled_adc_data_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y123  myrec/eight_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y137   myrec/my_fir/sample_reg[14][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y137   myrec/my_fir/sample_reg[14][7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y123  myrec/eight_counter_reg[1]/C



