<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">,       498, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll,    16482, user unroll pragmas are applied</column>
            <column name="">(2) simplification,     7724, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,     7671, user inline pragmas are applied</column>
            <column name="">(4) simplification,     7631, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 1038517 *, user array partition pragmas are applied</column>
            <column name="">(2) simplification,    24571, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,    24573, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,    24615, apply array reshape pragmas</column>
            <column name="">(5) access patterns,    24621, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,    24625, loop and instruction simplification</column>
            <column name="">(2) parallelization,    24619, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,    24619, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,    24619, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,    24625, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations,    24648, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="kernel_nlp" col1="code_generated.cpp:97" col2="498" col3="7631" col4="24621" col5="24619" col6="24648">
                    <row id="6" col0="load_A" col1="code_generated.cpp:12" col2="69" col3="29" col4="2278" col5="2277" col6="2283"/>
                    <row id="4" col0="load_B" col1="code_generated.cpp:23" col2="69" col3="29" col4="2278" col5="2277" col6="2283"/>
                    <row id="5" col0="task0" col1="code_generated.cpp:59" col2="93" col3="3746" col4="6999" col5="6999" col6="7003"/>
                    <row id="3" col0="task1" col1="code_generated.cpp:78" col2="93" col3="3746" col4="6999" col5="6999" col6="7003"/>
                    <row id="1" col0="store_B" col1="code_generated.cpp:34" col2="69" col3="29" col4="1034" col5="1034" col6="1037"/>
                    <row id="2" col0="store_A" col1="code_generated.cpp:46" col2="69" col3="29" col4="1034" col5="1034" col6="1037"/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

