/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire [7:0] celloutsig_0_14z;
  wire [8:0] celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [4:0] celloutsig_0_18z;
  wire [26:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [9:0] celloutsig_0_21z;
  wire [4:0] celloutsig_0_22z;
  wire [2:0] celloutsig_0_24z;
  wire [4:0] celloutsig_0_26z;
  wire [4:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [3:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [33:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [12:0] celloutsig_0_37z;
  wire [10:0] celloutsig_0_39z;
  wire [10:0] celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire [5:0] celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_63z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_87z;
  wire celloutsig_0_8z;
  wire celloutsig_0_97z;
  wire celloutsig_0_98z;
  wire [3:0] celloutsig_0_9z;
  wire [9:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_16z;
  wire [3:0] celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire [12:0] celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [8:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_32z = ~((celloutsig_0_10z | celloutsig_0_7z) & celloutsig_0_31z[1]);
  assign celloutsig_0_10z = ~((in_data[9] | in_data[72]) & celloutsig_0_5z[4]);
  assign celloutsig_1_6z = ~((celloutsig_1_0z[7] | celloutsig_1_0z[6]) & celloutsig_1_5z[3]);
  assign celloutsig_1_16z = ~((celloutsig_1_2z | celloutsig_1_5z[3]) & celloutsig_1_0z[8]);
  assign celloutsig_0_17z = ~((celloutsig_0_3z[1] | celloutsig_0_16z[0]) & celloutsig_0_1z);
  assign celloutsig_0_2z = ~((in_data[6] | in_data[14]) & celloutsig_0_1z);
  assign celloutsig_0_30z = ~((celloutsig_0_7z | celloutsig_0_2z) & celloutsig_0_21z[6]);
  assign celloutsig_0_36z = ~(celloutsig_0_5z[4] ^ celloutsig_0_3z[0]);
  assign celloutsig_0_63z = ~(celloutsig_0_22z[4] ^ celloutsig_0_6z[3]);
  assign celloutsig_1_2z = ~(in_data[155] ^ celloutsig_1_0z[7]);
  assign celloutsig_1_7z = ~(in_data[165] ^ celloutsig_1_3z[0]);
  assign celloutsig_0_11z = ~(in_data[29] ^ celloutsig_0_2z);
  assign celloutsig_0_1z = ~(in_data[58] ^ celloutsig_0_0z[3]);
  assign celloutsig_0_4z = { in_data[66:59], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z } === { in_data[93:88], celloutsig_0_0z };
  assign celloutsig_0_8z = { celloutsig_0_3z[10], celloutsig_0_6z } === { celloutsig_0_3z[7:4], celloutsig_0_1z };
  assign celloutsig_0_87z = { celloutsig_0_19z[9], celloutsig_0_42z, celloutsig_0_20z } === celloutsig_0_48z[4:2];
  assign celloutsig_0_97z = { celloutsig_0_31z[2:1], celloutsig_0_17z } === { celloutsig_0_8z, celloutsig_0_87z, celloutsig_0_63z };
  assign celloutsig_0_20z = { celloutsig_0_12z[4], celloutsig_0_15z } === { celloutsig_0_19z[20:12], celloutsig_0_11z };
  assign celloutsig_0_35z = { celloutsig_0_24z[0], celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_19z } * { in_data[23:1], celloutsig_0_16z, celloutsig_0_31z };
  assign celloutsig_0_39z = { celloutsig_0_3z[5], celloutsig_0_6z, celloutsig_0_18z, celloutsig_0_8z } * { celloutsig_0_37z[11:2], celloutsig_0_20z };
  assign celloutsig_0_48z = celloutsig_0_35z[31:26] * { celloutsig_0_39z[6:2], celloutsig_0_36z };
  assign celloutsig_0_5z = celloutsig_0_0z * { in_data[76:73], celloutsig_0_4z };
  assign celloutsig_1_0z = in_data[139:130] * in_data[130:121];
  assign celloutsig_1_4z = { celloutsig_1_0z[9:8], celloutsig_1_1z, celloutsig_1_3z } * { in_data[153:151], celloutsig_1_3z };
  assign celloutsig_1_8z = { celloutsig_1_0z[7:1], celloutsig_1_1z, celloutsig_1_7z } * celloutsig_1_0z[9:1];
  assign celloutsig_1_18z = { celloutsig_1_10z[1], celloutsig_1_12z, celloutsig_1_16z, celloutsig_1_7z } * celloutsig_1_4z[6:3];
  assign celloutsig_1_19z = celloutsig_1_8z[7:1] * celloutsig_1_8z[8:2];
  assign celloutsig_0_12z = { celloutsig_0_5z[4:2], celloutsig_0_6z } * { celloutsig_0_5z[1], celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_18z = { in_data[4:3], celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_17z } * celloutsig_0_16z[6:2];
  assign celloutsig_0_22z = celloutsig_0_21z[6:2] * celloutsig_0_5z;
  assign celloutsig_0_27z = celloutsig_0_26z * celloutsig_0_0z;
  assign celloutsig_0_31z = celloutsig_0_19z[9:6] * celloutsig_0_14z[7:4];
  assign celloutsig_0_42z = & { celloutsig_0_10z, celloutsig_0_3z[9:5] };
  assign celloutsig_0_7z = & in_data[19:16];
  assign celloutsig_0_98z = & celloutsig_0_6z;
  assign celloutsig_1_1z = & in_data[186:153];
  assign celloutsig_1_9z = & { celloutsig_1_4z[4:1], in_data[186:153] };
  assign celloutsig_1_12z = & { celloutsig_1_6z, celloutsig_1_4z[4:1], celloutsig_1_3z[8:3], celloutsig_1_2z, in_data[186:153] };
  assign celloutsig_0_37z = { celloutsig_0_14z[4:3], celloutsig_0_6z, celloutsig_0_16z } >> { celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_30z, celloutsig_0_8z, celloutsig_0_32z, celloutsig_0_27z, celloutsig_0_4z };
  assign celloutsig_0_3z = { in_data[43:34], celloutsig_0_2z } >> { celloutsig_0_0z[4:2], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_6z = celloutsig_0_0z[4:1] >> { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_9z = { celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_2z } >> celloutsig_0_5z[3:0];
  assign celloutsig_1_3z = { in_data[130:122], celloutsig_1_2z } >> { celloutsig_1_0z[9:1], celloutsig_1_2z };
  assign celloutsig_1_5z = { celloutsig_1_0z[7:5], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z } >> celloutsig_1_4z[11:6];
  assign celloutsig_1_10z = in_data[151:146] >> { celloutsig_1_5z[4:2], celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_13z = celloutsig_0_5z[4:2] >> { celloutsig_0_0z[1:0], celloutsig_0_10z };
  assign celloutsig_0_14z = in_data[80:73] >> { celloutsig_0_9z[1], celloutsig_0_12z };
  assign celloutsig_0_15z = { celloutsig_0_12z[4:1], celloutsig_0_0z } >> { in_data[26:19], celloutsig_0_1z };
  assign celloutsig_0_16z = { in_data[89:85], celloutsig_0_4z, celloutsig_0_2z } >> celloutsig_0_12z;
  assign celloutsig_0_19z = { in_data[59:45], celloutsig_0_17z, celloutsig_0_3z } >> { celloutsig_0_12z[6:2], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_17z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_21z = { celloutsig_0_12z[6:3], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_1z } >> { in_data[60:52], celloutsig_0_10z };
  assign celloutsig_0_24z = { celloutsig_0_14z[5:4], celloutsig_0_11z } >> celloutsig_0_6z[3:1];
  assign celloutsig_0_26z = celloutsig_0_5z >> celloutsig_0_16z[5:1];
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_0z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_0z = in_data[73:69];
  assign { out_data[131:128], out_data[102:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_97z, celloutsig_0_98z };
endmodule
