<profile>

<section name = "Vivado HLS Report for 'addWeighted'" level="0">
<item name = "Date">Fri Dec 13 11:11:33 2019
</item>
<item name = "Version">2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)</item>
<item name = "Project">sobel_1212</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.23, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">262165, 262165, 262165, 262165, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">262163, 262163, 21, 1, 1, 262144, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 689</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 25, 1903, 3595</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 93</column>
<column name="Register">0, -, 453, 32</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 11, 2, 8</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="image_filter_daddcud_U40">image_filter_daddcud, 0, 3, 445, 1149</column>
<column name="image_filter_dmuldEe_U41">image_filter_dmuldEe, 0, 11, 317, 578</column>
<column name="image_filter_dmuldEe_U42">image_filter_dmuldEe, 0, 11, 317, 578</column>
<column name="image_filter_sitoeOg_U43">image_filter_sitoeOg, 0, 0, 412, 645</column>
<column name="image_filter_sitoeOg_U44">image_filter_sitoeOg, 0, 0, 412, 645</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_4_fu_164_p2">+, 0, 0, 26, 19, 1</column>
<column name="sh_assign_fu_212_p2">+, 0, 0, 19, 11, 12</column>
<column name="tmp_32_i_i_i_fu_226_p2">-, 0, 0, 18, 10, 11</column>
<column name="ap_block_state22_pp0_stage0_iter20">and, 0, 0, 8, 1, 1</column>
<column name="exitcond_fu_158_p2">icmp, 0, 0, 18, 19, 20</column>
<column name="tmp_34_i_i_i_fu_255_p2">lshr, 0, 0, 162, 54, 54</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 8, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 8, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter1">or, 0, 0, 8, 1, 1</column>
<column name="p_Val2_8_fu_289_p3">select, 0, 0, 8, 1, 8</column>
<column name="sh_assign_3_fu_235_p3">select, 0, 0, 12, 1, 12</column>
<column name="tmp_35_i_i_i_fu_261_p2">shl, 0, 0, 378, 113, 113</column>
<column name="ap_enable_pp0">xor, 0, 0, 8, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 8, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter20">9, 2, 1, 2</column>
<column name="dst_V_V_blk_n">9, 2, 1, 2</column>
<column name="i_reg_127">9, 2, 19, 38</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="src_x_V_V_blk_n">9, 2, 1, 2</column>
<column name="src_y_V_V_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter14">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter15">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter16">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter17">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter18">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter19">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter20">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="exitcond_reg_297">1, 0, 1, 0</column>
<column name="i_reg_127">19, 0, 19, 0</column>
<column name="loc_V_2_reg_352">52, 0, 52, 0</column>
<column name="loc_V_reg_346">11, 0, 11, 0</column>
<column name="p_Val2_8_reg_357">8, 0, 8, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="tmp_34_reg_336">64, 0, 64, 0</column>
<column name="tmp_36_reg_331">64, 0, 64, 0</column>
<column name="tmp_37_reg_341">64, 0, 64, 0</column>
<column name="tmp_V_7_reg_306">8, 0, 8, 0</column>
<column name="tmp_V_8_reg_311">8, 0, 8, 0</column>
<column name="tmp_s_reg_326">64, 0, 64, 0</column>
<column name="exitcond_reg_297">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, addWeighted, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, addWeighted, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, addWeighted, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, addWeighted, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, addWeighted, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, addWeighted, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, addWeighted, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, addWeighted, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, addWeighted, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, addWeighted, return value</column>
<column name="src_x_V_V_dout">in, 8, ap_fifo, src_x_V_V, pointer</column>
<column name="src_x_V_V_empty_n">in, 1, ap_fifo, src_x_V_V, pointer</column>
<column name="src_x_V_V_read">out, 1, ap_fifo, src_x_V_V, pointer</column>
<column name="src_y_V_V_dout">in, 8, ap_fifo, src_y_V_V, pointer</column>
<column name="src_y_V_V_empty_n">in, 1, ap_fifo, src_y_V_V, pointer</column>
<column name="src_y_V_V_read">out, 1, ap_fifo, src_y_V_V, pointer</column>
<column name="dst_V_V_din">out, 8, ap_fifo, dst_V_V, pointer</column>
<column name="dst_V_V_full_n">in, 1, ap_fifo, dst_V_V, pointer</column>
<column name="dst_V_V_write">out, 1, ap_fifo, dst_V_V, pointer</column>
</table>
</item>
</section>
</profile>
