\hypertarget{group___l_m_e_m___peripheral___access___layer}{}\doxysection{LMEM Peripheral Access Layer}
\label{group___l_m_e_m___peripheral___access___layer}\index{LMEM Peripheral Access Layer@{LMEM Peripheral Access Layer}}
Collaboration diagram for LMEM Peripheral Access Layer\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___l_m_e_m___peripheral___access___layer}
\end{center}
\end{figure}
\doxysubsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___l_m_e_m___register___masks}{LMEM Register Masks}}
\end{DoxyCompactItemize}
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_l_m_e_m___type}{LMEM\+\_\+\+Type}}
\begin{DoxyCompactList}\small\item\em LMEM -\/ Size of Registers Arrays. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___l_m_e_m___peripheral___access___layer_ga5754cccbb7b708271aa3c1f2a17bd073}{LMEM\+\_\+\+INSTANCE\+\_\+\+COUNT}}~(1u)
\begin{DoxyCompactList}\small\item\em Number of instances of the LMEM module. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___l_m_e_m___peripheral___access___layer_ga02925350368b2cbce92627fedbb5f54a}{LMEM\+\_\+\+BASE}}~(0x\+E0082000u)
\begin{DoxyCompactList}\small\item\em Peripheral LMEM base address. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___l_m_e_m___peripheral___access___layer_gac267c48c85a2abdfef2df74cf09dbf02}{LMEM}}~((\mbox{\hyperlink{struct_l_m_e_m___type}{LMEM\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___l_m_e_m___peripheral___access___layer_ga02925350368b2cbce92627fedbb5f54a}{LMEM\+\_\+\+BASE}})
\begin{DoxyCompactList}\small\item\em Peripheral LMEM base pointer. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___l_m_e_m___peripheral___access___layer_ga645a7ada901b0b60c6db5e35bf279474}{LMEM\+\_\+\+BASE\+\_\+\+ADDRS}}~\{ \mbox{\hyperlink{group___l_m_e_m___peripheral___access___layer_ga02925350368b2cbce92627fedbb5f54a}{LMEM\+\_\+\+BASE}} \}
\begin{DoxyCompactList}\small\item\em Array initializer of LMEM peripheral base addresses. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___l_m_e_m___peripheral___access___layer_ga3b8cec218a8a57a762a94905faf149b4}{LMEM\+\_\+\+BASE\+\_\+\+PTRS}}~\{ \mbox{\hyperlink{group___l_m_e_m___peripheral___access___layer_gac267c48c85a2abdfef2df74cf09dbf02}{LMEM}} \}
\begin{DoxyCompactList}\small\item\em Array initializer of LMEM peripheral base pointers. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \mbox{\hyperlink{struct_l_m_e_m___type}{LMEM\+\_\+\+Type}} $\ast$ \mbox{\hyperlink{group___l_m_e_m___peripheral___access___layer_ga92fd54d165d5085bb6d5dcb0018eeda5}{LMEM\+\_\+\+Mem\+Map\+Ptr}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___l_m_e_m___peripheral___access___layer_gac267c48c85a2abdfef2df74cf09dbf02}\label{group___l_m_e_m___peripheral___access___layer_gac267c48c85a2abdfef2df74cf09dbf02}} 
\index{LMEM Peripheral Access Layer@{LMEM Peripheral Access Layer}!LMEM@{LMEM}}
\index{LMEM@{LMEM}!LMEM Peripheral Access Layer@{LMEM Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{LMEM}{LMEM}}
{\footnotesize\ttfamily \#define LMEM~((\mbox{\hyperlink{struct_l_m_e_m___type}{LMEM\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___l_m_e_m___peripheral___access___layer_ga02925350368b2cbce92627fedbb5f54a}{LMEM\+\_\+\+BASE}})}



Peripheral LMEM base pointer. 

\mbox{\Hypertarget{group___l_m_e_m___peripheral___access___layer_ga02925350368b2cbce92627fedbb5f54a}\label{group___l_m_e_m___peripheral___access___layer_ga02925350368b2cbce92627fedbb5f54a}} 
\index{LMEM Peripheral Access Layer@{LMEM Peripheral Access Layer}!LMEM\_BASE@{LMEM\_BASE}}
\index{LMEM\_BASE@{LMEM\_BASE}!LMEM Peripheral Access Layer@{LMEM Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{LMEM\_BASE}{LMEM\_BASE}}
{\footnotesize\ttfamily \#define LMEM\+\_\+\+BASE~(0x\+E0082000u)}



Peripheral LMEM base address. 

\mbox{\Hypertarget{group___l_m_e_m___peripheral___access___layer_ga645a7ada901b0b60c6db5e35bf279474}\label{group___l_m_e_m___peripheral___access___layer_ga645a7ada901b0b60c6db5e35bf279474}} 
\index{LMEM Peripheral Access Layer@{LMEM Peripheral Access Layer}!LMEM\_BASE\_ADDRS@{LMEM\_BASE\_ADDRS}}
\index{LMEM\_BASE\_ADDRS@{LMEM\_BASE\_ADDRS}!LMEM Peripheral Access Layer@{LMEM Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{LMEM\_BASE\_ADDRS}{LMEM\_BASE\_ADDRS}}
{\footnotesize\ttfamily \#define LMEM\+\_\+\+BASE\+\_\+\+ADDRS~\{ \mbox{\hyperlink{group___l_m_e_m___peripheral___access___layer_ga02925350368b2cbce92627fedbb5f54a}{LMEM\+\_\+\+BASE}} \}}



Array initializer of LMEM peripheral base addresses. 

\mbox{\Hypertarget{group___l_m_e_m___peripheral___access___layer_ga3b8cec218a8a57a762a94905faf149b4}\label{group___l_m_e_m___peripheral___access___layer_ga3b8cec218a8a57a762a94905faf149b4}} 
\index{LMEM Peripheral Access Layer@{LMEM Peripheral Access Layer}!LMEM\_BASE\_PTRS@{LMEM\_BASE\_PTRS}}
\index{LMEM\_BASE\_PTRS@{LMEM\_BASE\_PTRS}!LMEM Peripheral Access Layer@{LMEM Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{LMEM\_BASE\_PTRS}{LMEM\_BASE\_PTRS}}
{\footnotesize\ttfamily \#define LMEM\+\_\+\+BASE\+\_\+\+PTRS~\{ \mbox{\hyperlink{group___l_m_e_m___peripheral___access___layer_gac267c48c85a2abdfef2df74cf09dbf02}{LMEM}} \}}



Array initializer of LMEM peripheral base pointers. 

\mbox{\Hypertarget{group___l_m_e_m___peripheral___access___layer_ga5754cccbb7b708271aa3c1f2a17bd073}\label{group___l_m_e_m___peripheral___access___layer_ga5754cccbb7b708271aa3c1f2a17bd073}} 
\index{LMEM Peripheral Access Layer@{LMEM Peripheral Access Layer}!LMEM\_INSTANCE\_COUNT@{LMEM\_INSTANCE\_COUNT}}
\index{LMEM\_INSTANCE\_COUNT@{LMEM\_INSTANCE\_COUNT}!LMEM Peripheral Access Layer@{LMEM Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{LMEM\_INSTANCE\_COUNT}{LMEM\_INSTANCE\_COUNT}}
{\footnotesize\ttfamily \#define LMEM\+\_\+\+INSTANCE\+\_\+\+COUNT~(1u)}



Number of instances of the LMEM module. 



\doxysubsection{Typedef Documentation}
\mbox{\Hypertarget{group___l_m_e_m___peripheral___access___layer_ga92fd54d165d5085bb6d5dcb0018eeda5}\label{group___l_m_e_m___peripheral___access___layer_ga92fd54d165d5085bb6d5dcb0018eeda5}} 
\index{LMEM Peripheral Access Layer@{LMEM Peripheral Access Layer}!LMEM\_MemMapPtr@{LMEM\_MemMapPtr}}
\index{LMEM\_MemMapPtr@{LMEM\_MemMapPtr}!LMEM Peripheral Access Layer@{LMEM Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{LMEM\_MemMapPtr}{LMEM\_MemMapPtr}}
{\footnotesize\ttfamily typedef  struct \mbox{\hyperlink{struct_l_m_e_m___type}{LMEM\+\_\+\+Type}} $\ast$ \mbox{\hyperlink{group___l_m_e_m___peripheral___access___layer_ga92fd54d165d5085bb6d5dcb0018eeda5}{LMEM\+\_\+\+Mem\+Map\+Ptr}}}

