#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x7fbe13f048b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fbe13f04a20 .scope module, "alu_tb" "alu_tb" 3 8;
 .timescale -9 -12;
v0x60000361c480_0 .var "d0_in", 7 0;
v0x60000361c510_0 .var "d1_in", 7 0;
v0x60000361c5a0_0 .net "eq_out", 0 0, v0x60000361c240_0;  1 drivers
v0x60000361c630_0 .net "gt_out", 0 0, v0x60000361c2d0_0;  1 drivers
v0x60000361c6c0_0 .net "res_out", 15 0, v0x60000361c360_0;  1 drivers
v0x60000361c750_0 .var "sel_in", 2 0;
S_0x7fbe13f05190 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 42, 3 42 0, S_0x7fbe13f04a20;
 .timescale -9 -12;
v0x60000361c000_0 .var/i "i", 31 0;
S_0x7fbe13f05300 .scope module, "uut" "alu" 3 20, 4 1 0, S_0x7fbe13f04a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "d0_in";
    .port_info 1 /INPUT 8 "d1_in";
    .port_info 2 /INPUT 3 "sel_in";
    .port_info 3 /OUTPUT 16 "res_out";
    .port_info 4 /OUTPUT 1 "gt_out";
    .port_info 5 /OUTPUT 1 "eq_out";
v0x60000361c120_0 .net "d0_in", 7 0, v0x60000361c480_0;  1 drivers
v0x60000361c1b0_0 .net "d1_in", 7 0, v0x60000361c510_0;  1 drivers
v0x60000361c240_0 .var "eq_out", 0 0;
v0x60000361c2d0_0 .var "gt_out", 0 0;
v0x60000361c360_0 .var "res_out", 15 0;
v0x60000361c3f0_0 .net "sel_in", 2 0, v0x60000361c750_0;  1 drivers
E_0x6000011188c0 .event anyedge, v0x60000361c3f0_0, v0x60000361c1b0_0, v0x60000361c120_0;
    .scope S_0x7fbe13f05300;
T_0 ;
Ewait_0 .event/or E_0x6000011188c0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x60000361c3f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x60000361c360_0, 0, 16;
    %jmp T_0.9;
T_0.0 ;
    %load/vec4 v0x60000361c1b0_0;
    %pad/u 16;
    %load/vec4 v0x60000361c120_0;
    %pad/u 16;
    %add;
    %store/vec4 v0x60000361c360_0, 0, 16;
    %jmp T_0.9;
T_0.1 ;
    %load/vec4 v0x60000361c1b0_0;
    %pad/u 16;
    %load/vec4 v0x60000361c120_0;
    %pad/u 16;
    %sub;
    %store/vec4 v0x60000361c360_0, 0, 16;
    %jmp T_0.9;
T_0.2 ;
    %load/vec4 v0x60000361c1b0_0;
    %pad/u 16;
    %load/vec4 v0x60000361c120_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x60000361c360_0, 0, 16;
    %jmp T_0.9;
T_0.3 ;
    %load/vec4 v0x60000361c1b0_0;
    %pad/u 16;
    %load/vec4 v0x60000361c120_0;
    %pad/u 16;
    %div;
    %store/vec4 v0x60000361c360_0, 0, 16;
    %jmp T_0.9;
T_0.4 ;
    %load/vec4 v0x60000361c1b0_0;
    %pad/u 16;
    %load/vec4 v0x60000361c120_0;
    %pad/u 16;
    %mod;
    %store/vec4 v0x60000361c360_0, 0, 16;
    %jmp T_0.9;
T_0.5 ;
    %load/vec4 v0x60000361c1b0_0;
    %pad/u 16;
    %load/vec4 v0x60000361c120_0;
    %pad/u 16;
    %and;
    %store/vec4 v0x60000361c360_0, 0, 16;
    %jmp T_0.9;
T_0.6 ;
    %load/vec4 v0x60000361c1b0_0;
    %pad/u 16;
    %load/vec4 v0x60000361c120_0;
    %pad/u 16;
    %or;
    %store/vec4 v0x60000361c360_0, 0, 16;
    %jmp T_0.9;
T_0.7 ;
    %load/vec4 v0x60000361c1b0_0;
    %pad/u 16;
    %load/vec4 v0x60000361c120_0;
    %pad/u 16;
    %xor;
    %store/vec4 v0x60000361c360_0, 0, 16;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %load/vec4 v0x60000361c120_0;
    %load/vec4 v0x60000361c1b0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.10, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.11, 8;
T_0.10 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.11, 8;
 ; End of false expr.
    %blend;
T_0.11;
    %store/vec4 v0x60000361c2d0_0, 0, 1;
    %load/vec4 v0x60000361c1b0_0;
    %load/vec4 v0x60000361c120_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_0.12, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.13, 8;
T_0.12 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.13, 8;
 ; End of false expr.
    %blend;
T_0.13;
    %store/vec4 v0x60000361c240_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fbe13f04a20;
T_1 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x60000361c480_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x60000361c510_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x60000361c750_0, 0, 3;
    %delay 10000, 0;
    %vpi_call/w 3 36 "$display", "\012---------\012Starting Simulation!" {0 0 0};
    %pushi/vec4 100, 0, 8;
    %store/vec4 v0x60000361c480_0, 0, 8;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0x60000361c510_0, 0, 8;
    %vpi_call/w 3 41 "$display", "d1_in      d0_in     sel_in  res_out           eq_out  gt_out" {0 0 0};
    %fork t_1, S_0x7fbe13f05190;
    %jmp t_0;
    .scope S_0x7fbe13f05190;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000361c000_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x60000361c000_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.1, 5;
    %load/vec4 v0x60000361c000_0;
    %pad/s 3;
    %store/vec4 v0x60000361c750_0, 0, 3;
    %delay 10000, 0;
    %vpi_call/w 3 46 "$display", "%8d   %8d  %3d     %3d  %b       %b", v0x60000361c510_0, v0x60000361c480_0, v0x60000361c750_0, v0x60000361c6c0_0, v0x60000361c5a0_0, v0x60000361c630_0 {0 0 0};
    %load/vec4 v0x60000361c000_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000361c000_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .scope S_0x7fbe13f04a20;
t_0 %join;
    %vpi_call/w 3 49 "$display", "\012---------\012Finishing Simulation!" {0 0 0};
    %vpi_call/w 3 50 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "sim/alu_tb.sv";
    "hdl/alu.sv";
