Info (10281): Verilog HDL Declaration information at memory_full.v(8): object "I" differs only in case from object "i" in the same scope File: C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/memory_full.v Line: 8
Warning (10268): Verilog HDL information at Shifter.v(9): always construct contains both blocking and non-blocking assignments File: C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Shifter.v Line: 9
Info (10281): Verilog HDL Declaration information at fpga_lpddr2_s0_mm_interconnect_0_addr_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_addr_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at fpga_lpddr2_s0_mm_interconnect_0_addr_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_addr_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at fpga_lpddr2_s0_mm_interconnect_0_addr_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_addr_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at fpga_lpddr2_s0_mm_interconnect_0_addr_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_addr_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at fpga_lpddr2_s0_mm_interconnect_0_addr_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_addr_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at fpga_lpddr2_s0_mm_interconnect_0_addr_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_addr_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at fpga_lpddr2_s0_mm_interconnect_0_id_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_id_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at fpga_lpddr2_s0_mm_interconnect_0_id_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_id_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at fpga_lpddr2_s0_mm_interconnect_0_id_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_id_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at fpga_lpddr2_s0_mm_interconnect_0_id_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_id_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at fpga_lpddr2_s0_mm_interconnect_0_id_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_id_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at fpga_lpddr2_s0_mm_interconnect_0_id_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_id_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at fpga_lpddr2_s0_mm_interconnect_1_addr_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_addr_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at fpga_lpddr2_s0_mm_interconnect_1_addr_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_addr_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at fpga_lpddr2_s0_mm_interconnect_1_id_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_id_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at fpga_lpddr2_s0_mm_interconnect_1_id_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_id_router.sv Line: 49
