{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1541971978327 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1541971978328 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 11 19:32:58 2018 " "Processing started: Sun Nov 11 19:32:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1541971978328 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1541971978328 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpsum -c fpsum " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpsum -c fpsum" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1541971978328 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1541971978817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_fpaddsub.vhd 44 22 " "Found 44 design units, including 22 entities, in source file alt_fpaddsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_fpaddsub_altbarrel_shift_h0e-RTL " "Found design unit 1: alt_fpaddsub_altbarrel_shift_h0e-RTL" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541971979377 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alt_fpaddsub_altbarrel_shift_6hb-RTL " "Found design unit 2: alt_fpaddsub_altbarrel_shift_6hb-RTL" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 314 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541971979377 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 alt_fpaddsub_altpriority_encoder_3e8-RTL " "Found design unit 3: alt_fpaddsub_altpriority_encoder_3e8-RTL" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 557 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541971979377 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 alt_fpaddsub_altpriority_encoder_6e8-RTL " "Found design unit 4: alt_fpaddsub_altpriority_encoder_6e8-RTL" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 579 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541971979377 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 alt_fpaddsub_altpriority_encoder_be8-RTL " "Found design unit 5: alt_fpaddsub_altpriority_encoder_be8-RTL" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 633 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541971979377 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 alt_fpaddsub_altpriority_encoder_3v7-RTL " "Found design unit 6: alt_fpaddsub_altpriority_encoder_3v7-RTL" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 704 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541971979377 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 alt_fpaddsub_altpriority_encoder_6v7-RTL " "Found design unit 7: alt_fpaddsub_altpriority_encoder_6v7-RTL" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 724 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541971979377 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 alt_fpaddsub_altpriority_encoder_bv7-RTL " "Found design unit 8: alt_fpaddsub_altpriority_encoder_bv7-RTL" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 781 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541971979377 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 alt_fpaddsub_altpriority_encoder_r08-RTL " "Found design unit 9: alt_fpaddsub_altpriority_encoder_r08-RTL" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 844 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541971979377 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 alt_fpaddsub_altpriority_encoder_rf8-RTL " "Found design unit 10: alt_fpaddsub_altpriority_encoder_rf8-RTL" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 912 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541971979377 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 alt_fpaddsub_altpriority_encoder_qb6-RTL " "Found design unit 11: alt_fpaddsub_altpriority_encoder_qb6-RTL" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 971 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541971979377 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 alt_fpaddsub_altpriority_encoder_nh8-RTL " "Found design unit 12: alt_fpaddsub_altpriority_encoder_nh8-RTL" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1055 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541971979377 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 alt_fpaddsub_altpriority_encoder_qh8-RTL " "Found design unit 13: alt_fpaddsub_altpriority_encoder_qh8-RTL" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1081 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541971979377 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 alt_fpaddsub_altpriority_encoder_vh8-RTL " "Found design unit 14: alt_fpaddsub_altpriority_encoder_vh8-RTL" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1135 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541971979377 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 alt_fpaddsub_altpriority_encoder_fj8-RTL " "Found design unit 15: alt_fpaddsub_altpriority_encoder_fj8-RTL" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1195 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541971979377 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 alt_fpaddsub_altpriority_encoder_n28-RTL " "Found design unit 16: alt_fpaddsub_altpriority_encoder_n28-RTL" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1270 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541971979377 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 alt_fpaddsub_altpriority_encoder_q28-RTL " "Found design unit 17: alt_fpaddsub_altpriority_encoder_q28-RTL" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1294 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541971979377 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 alt_fpaddsub_altpriority_encoder_v28-RTL " "Found design unit 18: alt_fpaddsub_altpriority_encoder_v28-RTL" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1351 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541971979377 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 alt_fpaddsub_altpriority_encoder_f48-RTL " "Found design unit 19: alt_fpaddsub_altpriority_encoder_f48-RTL" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1414 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541971979377 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 alt_fpaddsub_altpriority_encoder_e48-RTL " "Found design unit 20: alt_fpaddsub_altpriority_encoder_e48-RTL" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1477 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541971979377 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 alt_fpaddsub_altfp_add_sub_n1o-RTL " "Found design unit 21: alt_fpaddsub_altfp_add_sub_n1o-RTL" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1552 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541971979377 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 alt_fpaddsub-RTL " "Found design unit 22: alt_fpaddsub-RTL" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4929 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541971979377 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_fpaddsub_altbarrel_shift_h0e " "Found entity 1: alt_fpaddsub_altbarrel_shift_h0e" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541971979377 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_fpaddsub_altbarrel_shift_6hb " "Found entity 2: alt_fpaddsub_altbarrel_shift_6hb" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541971979377 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_fpaddsub_altpriority_encoder_3e8 " "Found entity 3: alt_fpaddsub_altpriority_encoder_3e8" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 548 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541971979377 ""} { "Info" "ISGN_ENTITY_NAME" "4 alt_fpaddsub_altpriority_encoder_6e8 " "Found entity 4: alt_fpaddsub_altpriority_encoder_6e8" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 570 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541971979377 ""} { "Info" "ISGN_ENTITY_NAME" "5 alt_fpaddsub_altpriority_encoder_be8 " "Found entity 5: alt_fpaddsub_altpriority_encoder_be8" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541971979377 ""} { "Info" "ISGN_ENTITY_NAME" "6 alt_fpaddsub_altpriority_encoder_3v7 " "Found entity 6: alt_fpaddsub_altpriority_encoder_3v7" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 696 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541971979377 ""} { "Info" "ISGN_ENTITY_NAME" "7 alt_fpaddsub_altpriority_encoder_6v7 " "Found entity 7: alt_fpaddsub_altpriority_encoder_6v7" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 716 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541971979377 ""} { "Info" "ISGN_ENTITY_NAME" "8 alt_fpaddsub_altpriority_encoder_bv7 " "Found entity 8: alt_fpaddsub_altpriority_encoder_bv7" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 773 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541971979377 ""} { "Info" "ISGN_ENTITY_NAME" "9 alt_fpaddsub_altpriority_encoder_r08 " "Found entity 9: alt_fpaddsub_altpriority_encoder_r08" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 836 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541971979377 ""} { "Info" "ISGN_ENTITY_NAME" "10 alt_fpaddsub_altpriority_encoder_rf8 " "Found entity 10: alt_fpaddsub_altpriority_encoder_rf8" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 903 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541971979377 ""} { "Info" "ISGN_ENTITY_NAME" "11 alt_fpaddsub_altpriority_encoder_qb6 " "Found entity 11: alt_fpaddsub_altpriority_encoder_qb6" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 963 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541971979377 ""} { "Info" "ISGN_ENTITY_NAME" "12 alt_fpaddsub_altpriority_encoder_nh8 " "Found entity 12: alt_fpaddsub_altpriority_encoder_nh8" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1046 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541971979377 ""} { "Info" "ISGN_ENTITY_NAME" "13 alt_fpaddsub_altpriority_encoder_qh8 " "Found entity 13: alt_fpaddsub_altpriority_encoder_qh8" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1072 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541971979377 ""} { "Info" "ISGN_ENTITY_NAME" "14 alt_fpaddsub_altpriority_encoder_vh8 " "Found entity 14: alt_fpaddsub_altpriority_encoder_vh8" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541971979377 ""} { "Info" "ISGN_ENTITY_NAME" "15 alt_fpaddsub_altpriority_encoder_fj8 " "Found entity 15: alt_fpaddsub_altpriority_encoder_fj8" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541971979377 ""} { "Info" "ISGN_ENTITY_NAME" "16 alt_fpaddsub_altpriority_encoder_n28 " "Found entity 16: alt_fpaddsub_altpriority_encoder_n28" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541971979377 ""} { "Info" "ISGN_ENTITY_NAME" "17 alt_fpaddsub_altpriority_encoder_q28 " "Found entity 17: alt_fpaddsub_altpriority_encoder_q28" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541971979377 ""} { "Info" "ISGN_ENTITY_NAME" "18 alt_fpaddsub_altpriority_encoder_v28 " "Found entity 18: alt_fpaddsub_altpriority_encoder_v28" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541971979377 ""} { "Info" "ISGN_ENTITY_NAME" "19 alt_fpaddsub_altpriority_encoder_f48 " "Found entity 19: alt_fpaddsub_altpriority_encoder_f48" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1406 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541971979377 ""} { "Info" "ISGN_ENTITY_NAME" "20 alt_fpaddsub_altpriority_encoder_e48 " "Found entity 20: alt_fpaddsub_altpriority_encoder_e48" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1469 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541971979377 ""} { "Info" "ISGN_ENTITY_NAME" "21 alt_fpaddsub_altfp_add_sub_n1o " "Found entity 21: alt_fpaddsub_altfp_add_sub_n1o" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1535 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541971979377 ""} { "Info" "ISGN_ENTITY_NAME" "22 alt_fpaddsub " "Found entity 22: alt_fpaddsub" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541971979377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541971979377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpsum.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpsum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpsum-behavioral " "Found design unit 1: fpsum-behavioral" {  } { { "fpsum.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/fpsum.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541971979382 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpsum " "Found entity 1: fpsum" {  } { { "fpsum.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/fpsum.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541971979382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541971979382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_fpsum.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_fpsum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_fsumadd-behavioral " "Found design unit 1: tb_fsumadd-behavioral" {  } { { "tb_fpsum.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/tb_fpsum.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541971979385 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_fsumadd " "Found entity 1: tb_fsumadd" {  } { { "tb_fpsum.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/tb_fpsum.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541971979385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541971979385 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpsum " "Elaborating entity \"fpsum\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1541971979596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub alt_fpaddsub:alt_fpaddsub_inst " "Elaborating entity \"alt_fpaddsub\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\"" {  } { { "fpsum.vhd" "alt_fpaddsub_inst" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/fpsum.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971979602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altfp_add_sub_n1o alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component " "Elaborating entity \"alt_fpaddsub_altfp_add_sub_n1o\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\"" {  } { { "alt_fpaddsub.vhd" "alt_fpaddsub_altfp_add_sub_n1o_component" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4962 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971979605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altbarrel_shift_h0e alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altbarrel_shift_h0e:lbarrel_shift " "Elaborating entity \"alt_fpaddsub_altbarrel_shift_h0e\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altbarrel_shift_h0e:lbarrel_shift\"" {  } { { "alt_fpaddsub.vhd" "lbarrel_shift" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971979614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altbarrel_shift_6hb alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altbarrel_shift_6hb:rbarrel_shift " "Elaborating entity \"alt_fpaddsub_altbarrel_shift_6hb\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altbarrel_shift_6hb:rbarrel_shift\"" {  } { { "alt_fpaddsub.vhd" "rbarrel_shift" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971979619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_qb6 alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_qb6\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\"" {  } { { "alt_fpaddsub.vhd" "leading_zeroes_cnt" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971979622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_r08 alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_r08\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\"" {  } { { "alt_fpaddsub.vhd" "altpriority_encoder7" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971979625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_be8 alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\|alt_fpaddsub_altpriority_encoder_be8:altpriority_encoder10 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_be8\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\|alt_fpaddsub_altpriority_encoder_be8:altpriority_encoder10\"" {  } { { "alt_fpaddsub.vhd" "altpriority_encoder10" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971979628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_6e8 alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\|alt_fpaddsub_altpriority_encoder_be8:altpriority_encoder10\|alt_fpaddsub_altpriority_encoder_6e8:altpriority_encoder11 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_6e8\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\|alt_fpaddsub_altpriority_encoder_be8:altpriority_encoder10\|alt_fpaddsub_altpriority_encoder_6e8:altpriority_encoder11\"" {  } { { "alt_fpaddsub.vhd" "altpriority_encoder11" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971979631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_3e8 alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\|alt_fpaddsub_altpriority_encoder_be8:altpriority_encoder10\|alt_fpaddsub_altpriority_encoder_6e8:altpriority_encoder11\|alt_fpaddsub_altpriority_encoder_3e8:altpriority_encoder13 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_3e8\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\|alt_fpaddsub_altpriority_encoder_be8:altpriority_encoder10\|alt_fpaddsub_altpriority_encoder_6e8:altpriority_encoder11\|alt_fpaddsub_altpriority_encoder_3e8:altpriority_encoder13\"" {  } { { "alt_fpaddsub.vhd" "altpriority_encoder13" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971979635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_bv7 alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\|alt_fpaddsub_altpriority_encoder_bv7:altpriority_encoder9 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_bv7\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\|alt_fpaddsub_altpriority_encoder_bv7:altpriority_encoder9\"" {  } { { "alt_fpaddsub.vhd" "altpriority_encoder9" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971979649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_6v7 alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\|alt_fpaddsub_altpriority_encoder_bv7:altpriority_encoder9\|alt_fpaddsub_altpriority_encoder_6v7:altpriority_encoder15 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_6v7\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\|alt_fpaddsub_altpriority_encoder_bv7:altpriority_encoder9\|alt_fpaddsub_altpriority_encoder_6v7:altpriority_encoder15\"" {  } { { "alt_fpaddsub.vhd" "altpriority_encoder15" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971979652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_3v7 alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\|alt_fpaddsub_altpriority_encoder_bv7:altpriority_encoder9\|alt_fpaddsub_altpriority_encoder_6v7:altpriority_encoder15\|alt_fpaddsub_altpriority_encoder_3v7:altpriority_encoder17 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_3v7\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\|alt_fpaddsub_altpriority_encoder_bv7:altpriority_encoder9\|alt_fpaddsub_altpriority_encoder_6v7:altpriority_encoder15\|alt_fpaddsub_altpriority_encoder_3v7:altpriority_encoder17\"" {  } { { "alt_fpaddsub.vhd" "altpriority_encoder17" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971979654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_rf8 alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_rf8:altpriority_encoder8 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_rf8\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_rf8:altpriority_encoder8\"" {  } { { "alt_fpaddsub.vhd" "altpriority_encoder8" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971979669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_e48 alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_e48\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\"" {  } { { "alt_fpaddsub.vhd" "trailing_zeros_cnt" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971979706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_fj8 alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_fj8:altpriority_encoder21 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_fj8\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_fj8:altpriority_encoder21\"" {  } { { "alt_fpaddsub.vhd" "altpriority_encoder21" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971979710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_vh8 alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_fj8:altpriority_encoder21\|alt_fpaddsub_altpriority_encoder_vh8:altpriority_encoder23 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_vh8\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_fj8:altpriority_encoder21\|alt_fpaddsub_altpriority_encoder_vh8:altpriority_encoder23\"" {  } { { "alt_fpaddsub.vhd" "altpriority_encoder23" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971979713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_qh8 alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_fj8:altpriority_encoder21\|alt_fpaddsub_altpriority_encoder_vh8:altpriority_encoder23\|alt_fpaddsub_altpriority_encoder_qh8:altpriority_encoder25 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_qh8\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_fj8:altpriority_encoder21\|alt_fpaddsub_altpriority_encoder_vh8:altpriority_encoder23\|alt_fpaddsub_altpriority_encoder_qh8:altpriority_encoder25\"" {  } { { "alt_fpaddsub.vhd" "altpriority_encoder25" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971979716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_nh8 alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_fj8:altpriority_encoder21\|alt_fpaddsub_altpriority_encoder_vh8:altpriority_encoder23\|alt_fpaddsub_altpriority_encoder_qh8:altpriority_encoder25\|alt_fpaddsub_altpriority_encoder_nh8:altpriority_encoder27 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_nh8\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_fj8:altpriority_encoder21\|alt_fpaddsub_altpriority_encoder_vh8:altpriority_encoder23\|alt_fpaddsub_altpriority_encoder_qh8:altpriority_encoder25\|alt_fpaddsub_altpriority_encoder_nh8:altpriority_encoder27\"" {  } { { "alt_fpaddsub.vhd" "altpriority_encoder27" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971979719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_f48 alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_f48:altpriority_encoder22 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_f48\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_f48:altpriority_encoder22\"" {  } { { "alt_fpaddsub.vhd" "altpriority_encoder22" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971979748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_v28 alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_f48:altpriority_encoder22\|alt_fpaddsub_altpriority_encoder_v28:altpriority_encoder30 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_v28\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_f48:altpriority_encoder22\|alt_fpaddsub_altpriority_encoder_v28:altpriority_encoder30\"" {  } { { "alt_fpaddsub.vhd" "altpriority_encoder30" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971979767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_q28 alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_f48:altpriority_encoder22\|alt_fpaddsub_altpriority_encoder_v28:altpriority_encoder30\|alt_fpaddsub_altpriority_encoder_q28:altpriority_encoder32 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_q28\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_f48:altpriority_encoder22\|alt_fpaddsub_altpriority_encoder_v28:altpriority_encoder30\|alt_fpaddsub_altpriority_encoder_q28:altpriority_encoder32\"" {  } { { "alt_fpaddsub.vhd" "altpriority_encoder32" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971979778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_n28 alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_f48:altpriority_encoder22\|alt_fpaddsub_altpriority_encoder_v28:altpriority_encoder30\|alt_fpaddsub_altpriority_encoder_q28:altpriority_encoder32\|alt_fpaddsub_altpriority_encoder_n28:altpriority_encoder34 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_n28\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_f48:altpriority_encoder22\|alt_fpaddsub_altpriority_encoder_v28:altpriority_encoder30\|alt_fpaddsub_altpriority_encoder_q28:altpriority_encoder32\|alt_fpaddsub_altpriority_encoder_n28:altpriority_encoder34\"" {  } { { "alt_fpaddsub.vhd" "altpriority_encoder34" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971979783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub1\"" {  } { { "alt_fpaddsub.vhd" "add_sub1" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971979828 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub1\"" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4664 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541971979829 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971979830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971979830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971979830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971979830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971979830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971979830 ""}  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4664 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541971979830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_38g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_38g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_38g " "Found entity 1: add_sub_38g" {  } { { "db/add_sub_38g.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/db/add_sub_38g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541971979887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541971979887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_38g alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub1\|add_sub_38g:auto_generated " "Elaborating entity \"add_sub_38g\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub1\|add_sub_38g:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971979888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub2 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub2\"" {  } { { "alt_fpaddsub.vhd" "add_sub2" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971979894 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub2 " "Elaborated megafunction instantiation \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub2\"" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4675 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541971979896 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub2 " "Instantiated megafunction \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971979896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971979896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971979896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971979896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971979896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971979896 ""}  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4675 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541971979896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub3\"" {  } { { "alt_fpaddsub.vhd" "add_sub3" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971979901 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub3\"" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4686 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541971979903 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971979903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971979903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971979903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971979903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971979903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971979903 ""}  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4686 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541971979903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_08g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_08g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_08g " "Found entity 1: add_sub_08g" {  } { { "db/add_sub_08g.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/db/add_sub_08g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541971979960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541971979960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_08g alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub3\|add_sub_08g:auto_generated " "Elaborating entity \"add_sub_08g\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub3\|add_sub_08g:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971979961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub4\"" {  } { { "alt_fpaddsub.vhd" "add_sub4" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971979965 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub4\"" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4697 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541971979966 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971979966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971979966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971979966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971979966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971979966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971979966 ""}  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4697 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541971979966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_27g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_27g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_27g " "Found entity 1: add_sub_27g" {  } { { "db/add_sub_27g.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/db/add_sub_27g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541971980023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541971980023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_27g alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub4\|add_sub_27g:auto_generated " "Elaborating entity \"add_sub_27g\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub4\|add_sub_27g:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub5\"" {  } { { "alt_fpaddsub.vhd" "add_sub5" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980029 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub5\"" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4708 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541971980031 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980031 ""}  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4708 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541971980031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bsi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bsi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bsi " "Found entity 1: add_sub_bsi" {  } { { "db/add_sub_bsi.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/db/add_sub_bsi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541971980089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541971980089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_bsi alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub5\|add_sub_bsi:auto_generated " "Elaborating entity \"add_sub_bsi\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub5\|add_sub_bsi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub6 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub6\"" {  } { { "alt_fpaddsub.vhd" "add_sub6" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980096 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub6 " "Elaborated megafunction instantiation \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub6\"" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4724 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541971980097 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub6 " "Instantiated megafunction \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980097 ""}  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4724 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541971980097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "alt_fpaddsub.vhd" "man_2comp_res_lower" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4745 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980103 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_lower " "Elaborated megafunction instantiation \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4745 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541971980106 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_lower " "Instantiated megafunction \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980106 ""}  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4745 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541971980106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qsk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qsk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qsk " "Found entity 1: add_sub_qsk" {  } { { "db/add_sub_qsk.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/db/add_sub_qsk.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541971980162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541971980162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qsk alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_qsk:auto_generated " "Elaborating entity \"add_sub_qsk\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_qsk:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "alt_fpaddsub.vhd" "man_2comp_res_upper0" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4763 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980169 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborated megafunction instantiation \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4763 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541971980171 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_upper0 " "Instantiated megafunction \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980172 ""}  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4763 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541971980172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vdk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vdk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vdk " "Found entity 1: add_sub_vdk" {  } { { "db/add_sub_vdk.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/db/add_sub_vdk.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541971980229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541971980229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_vdk alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_vdk:auto_generated " "Elaborating entity \"add_sub_vdk\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_vdk:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "alt_fpaddsub.vhd" "man_2comp_res_upper1" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980236 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborated megafunction instantiation \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4780 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541971980239 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_upper1 " "Instantiated megafunction \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980239 ""}  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4780 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541971980239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_add_sub_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_add_sub_upper0\"" {  } { { "alt_fpaddsub.vhd" "man_add_sub_upper0" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980250 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_add_sub_upper0 " "Elaborated megafunction instantiation \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_add_sub_upper0\"" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4825 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541971980253 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_add_sub_upper0 " "Instantiated megafunction \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_add_sub_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980253 ""}  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4825 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541971980253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_add_sub_upper1\"" {  } { { "alt_fpaddsub.vhd" "man_add_sub_upper1" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980260 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_add_sub_upper1 " "Elaborated megafunction instantiation \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_add_sub_upper1\"" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4842 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541971980263 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_add_sub_upper1 " "Instantiated megafunction \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980263 ""}  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4842 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541971980263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "alt_fpaddsub.vhd" "man_res_rounding_add_sub_lower" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4869 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980268 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborated megafunction instantiation \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4869 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541971980270 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Instantiated megafunction \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980270 ""}  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4869 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541971980270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8ng.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8ng.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8ng " "Found entity 1: add_sub_8ng" {  } { { "db/add_sub_8ng.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/db/add_sub_8ng.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541971980327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541971980327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8ng alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_8ng:auto_generated " "Elaborating entity \"add_sub_8ng\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_8ng:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "alt_fpaddsub.vhd" "man_res_rounding_add_sub_upper1" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980333 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborated megafunction instantiation \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4881 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541971980334 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Instantiated megafunction \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980334 ""}  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4881 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541971980334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hvg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hvg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hvg " "Found entity 1: add_sub_hvg" {  } { { "db/add_sub_hvg.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/db/add_sub_hvg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541971980391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541971980391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_hvg alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_hvg:auto_generated " "Elaborating entity \"add_sub_hvg\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_hvg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborating entity \"lpm_compare\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "alt_fpaddsub.vhd" "trailing_zeros_limit_comparator" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4893 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980416 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborated megafunction instantiation \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4893 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541971980417 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_compare:trailing_zeros_limit_comparator " "Instantiated megafunction \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_compare:trailing_zeros_limit_comparator\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980417 ""}  } { { "alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4893 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541971980417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_lmh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_lmh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_lmh " "Found entity 1: cmpr_lmh" {  } { { "db/cmpr_lmh.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/db/cmpr_lmh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541971980475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541971980475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_lmh alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_lmh:auto_generated " "Elaborating entity \"cmpr_lmh\" for hierarchy \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_lmh:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971980476 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|man_res_is_not_zero_dffe31_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|man_res_is_not_zero_dffe31_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1541971981343 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1541971981343 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 12 " "Parameter WIDTH set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1541971981343 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541971981343 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1541971981343 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|altshift_taps:man_res_is_not_zero_dffe31_rtl_0 " "Elaborated megafunction instantiation \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|altshift_taps:man_res_is_not_zero_dffe31_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541971981408 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|altshift_taps:man_res_is_not_zero_dffe31_rtl_0 " "Instantiated megafunction \"alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|altshift_taps:man_res_is_not_zero_dffe31_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971981408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971981408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 12 " "Parameter \"WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541971981408 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541971981408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_51n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_51n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_51n " "Found entity 1: shift_taps_51n" {  } { { "db/shift_taps_51n.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/db/shift_taps_51n.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541971981465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541971981465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7461.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7461.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7461 " "Found entity 1: altsyncram_7461" {  } { { "db/altsyncram_7461.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/db/altsyncram_7461.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541971981533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541971981533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gvd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gvd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gvd " "Found entity 1: add_sub_gvd" {  } { { "db/add_sub_gvd.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/db/add_sub_gvd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541971981596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541971981596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kkf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kkf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kkf " "Found entity 1: cntr_kkf" {  } { { "db/cntr_kkf.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/db/cntr_kkf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541971981665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541971981665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6cc " "Found entity 1: cmpr_6cc" {  } { { "db/cmpr_6cc.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/db/cmpr_6cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541971981735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541971981735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_74h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_74h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_74h " "Found entity 1: cntr_74h" {  } { { "db/cntr_74h.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/db/cntr_74h.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541971981794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541971981794 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/shift_taps_51n.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/db/shift_taps_51n.tdf" 42 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1541971982157 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1541971982157 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1541971983358 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541971983358 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "993 " "Implemented 993 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "68 " "Implemented 68 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1541971983507 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1541971983507 ""} { "Info" "ICUT_CUT_TM_LCELLS" "877 " "Implemented 877 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1541971983507 ""} { "Info" "ICUT_CUT_TM_RAMS" "12 " "Implemented 12 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1541971983507 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1541971983507 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4694 " "Peak virtual memory: 4694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1541971983539 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 11 19:33:03 2018 " "Processing ended: Sun Nov 11 19:33:03 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1541971983539 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1541971983539 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1541971983539 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1541971983539 ""}
