{
  "DESIGN_NAME": "SynthRegFile",
  "VERILOG_FILES": ["dir::generated/SynthRegFile.v"],
  "CLOCK_PERIOD": 20,
  "CLOCK_PORT": "clock"
}
