<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Fast Model Setup: &apos;u_PLL|APLL_inst|altpll_component|pll|clk[1]&apos;</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>
<TABLE>
<thead><TR  bgcolor="#BFBFBF">
<TH>Slack</TH>
<TH>From Node</TH>
<TH>To Node</TH>
<TH>Launch Clock</TH>
<TH>Latch Clock</TH>
<TH>Relationship</TH>
<TH>Clock Skew</TH>
<TH>Data Delay</TH>
</TR>
</thead><tbody><TR  bgcolor="#FFFFFF">
<TD >7.417</TD>
<TD >DS_O_</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[14]</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >10.000</TD>
<TD >-1.561</TD>
<TD >1.054</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >7.417</TD>
<TD >DS_O_</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[15]</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >10.000</TD>
<TD >-1.561</TD>
<TD >1.054</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >7.417</TD>
<TD >DS_O_</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[6]</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >10.000</TD>
<TD >-1.561</TD>
<TD >1.054</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >7.417</TD>
<TD >DS_O_</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[7]</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >10.000</TD>
<TD >-1.561</TD>
<TD >1.054</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >7.541</TD>
<TD >DS_O_</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[8]</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >10.000</TD>
<TD >-1.558</TD>
<TD >0.933</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >7.541</TD>
<TD >DS_O_</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[11]</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >10.000</TD>
<TD >-1.558</TD>
<TD >0.933</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >7.541</TD>
<TD >DS_O_</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[13]</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >10.000</TD>
<TD >-1.558</TD>
<TD >0.933</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >7.541</TD>
<TD >DS_O_</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[0]</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >10.000</TD>
<TD >-1.558</TD>
<TD >0.933</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >7.541</TD>
<TD >DS_O_</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[3]</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >10.000</TD>
<TD >-1.558</TD>
<TD >0.933</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >7.541</TD>
<TD >DS_O_</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[5]</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >10.000</TD>
<TD >-1.558</TD>
<TD >0.933</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >7.561</TD>
<TD >DS_O_</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[9]</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >10.000</TD>
<TD >-1.558</TD>
<TD >0.913</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >7.561</TD>
<TD >DS_O_</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[10]</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >10.000</TD>
<TD >-1.558</TD>
<TD >0.913</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >7.561</TD>
<TD >DS_O_</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[12]</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >10.000</TD>
<TD >-1.558</TD>
<TD >0.913</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >7.561</TD>
<TD >DS_O_</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[1]</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >10.000</TD>
<TD >-1.558</TD>
<TD >0.913</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >7.561</TD>
<TD >DS_O_</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[2]</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >10.000</TD>
<TD >-1.558</TD>
<TD >0.913</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >7.561</TD>
<TD >DS_O_</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[4]</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >10.000</TD>
<TD >-1.558</TD>
<TD >0.913</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >22.563</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >-0.014</TD>
<TD >2.455</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >22.607</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >-0.014</TD>
<TD >2.411</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >22.775</TD>
<TD >registers:u_registers|FLUSHFIFO</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >0.003</TD>
<TD >2.260</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >22.799</TD>
<TD >registers:u_registers|FLUSHFIFO</TD>
<TD >CPU_SM:u_CPU_SM|F2CPUH</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >0.018</TD>
<TD >2.251</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >22.847</TD>
<TD >registers:u_registers|FLUSHFIFO</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >0.014</TD>
<TD >2.199</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >22.858</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|SIZE1</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >-0.009</TD>
<TD >2.165</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >22.884</TD>
<TD >registers:u_registers|FLUSHFIFO</TD>
<TD >CPU_SM:u_CPU_SM|F2CPUL</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >0.018</TD>
<TD >2.166</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >22.971</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|SIZE1</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >-0.009</TD>
<TD >2.052</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >23.038</TD>
<TD >registers:u_registers|FLUSHFIFO</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >0.003</TD>
<TD >1.997</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >23.051</TD>
<TD >registers:u_registers|A1</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >0.014</TD>
<TD >1.995</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >23.059</TD>
<TD >registers:u_registers|FLUSHFIFO</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >0.016</TD>
<TD >1.989</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >23.074</TD>
<TD >registers:u_registers|FLUSHFIFO</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >0.015</TD>
<TD >1.973</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >23.084</TD>
<TD >registers:u_registers|FLUSHFIFO</TD>
<TD >CPU_SM:u_CPU_SM|STATE[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >0.014</TD>
<TD >1.962</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >23.152</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >-0.003</TD>
<TD >1.877</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >23.204</TD>
<TD >registers:u_registers|A1</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >0.016</TD>
<TD >1.844</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >23.242</TD>
<TD >registers:u_registers|A1</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >0.003</TD>
<TD >1.793</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >23.259</TD>
<TD >registers:u_registers|A1</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >0.015</TD>
<TD >1.788</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >23.265</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >-0.003</TD>
<TD >1.764</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >23.266</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >-0.003</TD>
<TD >1.763</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >23.296</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >-0.001</TD>
<TD >1.735</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >23.302</TD>
<TD >registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[1]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >0.015</TD>
<TD >1.745</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >23.309</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|PDS</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >0.000</TD>
<TD >1.723</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >23.351</TD>
<TD >registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[1]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >0.014</TD>
<TD >1.695</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >23.353</TD>
<TD >registers:u_registers|FLUSHFIFO</TD>
<TD >CPU_SM:u_CPU_SM|STOPFLUSH</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >0.016</TD>
<TD >1.695</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >23.353</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|PDS</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >0.000</TD>
<TD >1.679</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >23.379</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >-0.003</TD>
<TD >1.650</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >23.409</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >-0.001</TD>
<TD >1.622</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >23.410</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >-0.002</TD>
<TD >1.620</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >23.434</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >-0.014</TD>
<TD >1.584</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >23.454</TD>
<TD >registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[1]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >0.016</TD>
<TD >1.594</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >23.482</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|DIEL</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >-0.003</TD>
<TD >1.547</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >23.511</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|INCNO</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >-0.009</TD>
<TD >1.512</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >23.523</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >-0.002</TD>
<TD >1.507</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >23.525</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|DIEH</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >-0.003</TD>
<TD >1.504</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >23.526</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|F2CPUH</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >0.001</TD>
<TD >1.507</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >23.530</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|F2CPUH</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >0.001</TD>
<TD >1.503</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >23.550</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >-0.014</TD>
<TD >1.468</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >23.557</TD>
<TD >registers:u_registers|A1</TD>
<TD >CPU_SM:u_CPU_SM|STOPFLUSH</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >0.016</TD>
<TD >1.491</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >23.595</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|DIEL</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >-0.003</TD>
<TD >1.434</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >23.601</TD>
<TD >registers:u_registers|FLUSHFIFO</TD>
<TD >CPU_SM:u_CPU_SM|SIZE1</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >0.008</TD>
<TD >1.439</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >23.606</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|F2CPUL</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >0.001</TD>
<TD >1.427</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >23.610</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|F2CPUL</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >0.001</TD>
<TD >1.423</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >23.624</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|INCNO</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >-0.009</TD>
<TD >1.399</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >23.629</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|DECFIFO</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >-0.014</TD>
<TD >1.389</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >23.632</TD>
<TD >registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[1]</TD>
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s0</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >0.004</TD>
<TD >1.404</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >23.632</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >-0.014</TD>
<TD >1.386</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >23.646</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|DIEH</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >-0.003</TD>
<TD >1.383</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >23.665</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|BRIDGEOUT</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >-0.014</TD>
<TD >1.353</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >23.669</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|BRIDGEOUT</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >-0.014</TD>
<TD >1.349</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >23.694</TD>
<TD >registers:u_registers|A1</TD>
<TD >CPU_SM:u_CPU_SM|STATE[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >0.014</TD>
<TD >1.352</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >23.704</TD>
<TD >registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[1]</TD>
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s28</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >0.003</TD>
<TD >1.331</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >23.711</TD>
<TD >registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[1]</TD>
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s24</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >0.004</TD>
<TD >1.325</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >23.723</TD>
<TD >registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[1]</TD>
<TD >SCSI_SM:u_SCSI_SM|DACK_o</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >0.003</TD>
<TD >1.312</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >23.742</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|DECFIFO</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >-0.014</TD>
<TD >1.276</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >23.745</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >-0.014</TD>
<TD >1.273</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >23.905</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|PLLW</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >0.000</TD>
<TD >1.127</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >23.907</TD>
<TD >registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]</TD>
<TD >SCSI_SM:u_SCSI_SM|CDREQ_</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >0.004</TD>
<TD >1.129</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >23.920</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|PLHW</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >-0.003</TD>
<TD >1.109</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >23.934</TD>
<TD >registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[1]</TD>
<TD >CPU_SM:u_CPU_SM|BREQ</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >0.016</TD>
<TD >1.114</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >24.014</TD>
<TD >registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[1]</TD>
<TD >CPU_SM:u_CPU_SM|STOPFLUSH</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >0.016</TD>
<TD >1.034</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >24.026</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|PLLW</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >0.000</TD>
<TD >1.006</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >24.027</TD>
<TD >registers:u_registers|FLUSHFIFO</TD>
<TD >CPU_SM:u_CPU_SM|BREQ</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >0.016</TD>
<TD >1.021</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >24.037</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|PLHW</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >-0.003</TD>
<TD >0.992</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >24.262</TD>
<TD >registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[1]</TD>
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s16</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >0.004</TD>
<TD >0.774</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >25.761</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >30.000</TD>
<TD >-1.554</TD>
<TD >2.717</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >26.180</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >30.000</TD>
<TD >-1.554</TD>
<TD >2.298</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >26.186</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >30.000</TD>
<TD >-1.543</TD>
<TD >2.303</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >26.196</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL</TD>
<TD >CPU_SM:u_CPU_SM|STATE[0]</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >30.000</TD>
<TD >-1.543</TD>
<TD >2.293</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >26.204</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY</TD>
<TD >CPU_SM:u_CPU_SM|F2CPUH</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >30.000</TD>
<TD >-1.539</TD>
<TD >2.289</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >26.289</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY</TD>
<TD >CPU_SM:u_CPU_SM|F2CPUL</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >30.000</TD>
<TD >-1.539</TD>
<TD >2.204</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >26.377</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >30.000</TD>
<TD >-1.554</TD>
<TD >2.101</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >26.413</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >30.000</TD>
<TD >-1.542</TD>
<TD >2.077</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >26.443</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >30.000</TD>
<TD >-1.542</TD>
<TD >2.047</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >26.464</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >30.000</TD>
<TD >-1.541</TD>
<TD >2.027</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >26.489</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY</TD>
<TD >CPU_SM:u_CPU_SM|STATE[0]</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >30.000</TD>
<TD >-1.543</TD>
<TD >2.000</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >26.502</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL</TD>
<TD >CPU_SM:u_CPU_SM|PLLW</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >30.000</TD>
<TD >-1.540</TD>
<TD >1.990</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >26.507</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL</TD>
<TD >CPU_SM:u_CPU_SM|PDS</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >30.000</TD>
<TD >-1.540</TD>
<TD >1.985</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >26.551</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >30.000</TD>
<TD >-1.543</TD>
<TD >1.938</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >26.671</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >30.000</TD>
<TD >-1.541</TD>
<TD >1.820</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >26.692</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY</TD>
<TD >CPU_SM:u_CPU_SM|STOPFLUSH</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >30.000</TD>
<TD >-1.541</TD>
<TD >1.799</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >26.708</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL</TD>
<TD >CPU_SM:u_CPU_SM|DIEH</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >30.000</TD>
<TD >-1.543</TD>
<TD >1.781</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >26.735</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL</TD>
<TD >SCSI_SM:u_SCSI_SM|S2F_o</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >30.000</TD>
<TD >-1.563</TD>
<TD >1.734</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >26.773</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL</TD>
<TD >SCSI_SM:u_SCSI_SM|RE_o</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >30.000</TD>
<TD >-1.554</TD>
<TD >1.705</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >26.774</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL</TD>
<TD >SCSI_SM:u_SCSI_SM|DACK_o</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >30.000</TD>
<TD >-1.554</TD>
<TD >1.704</TD>
</TR>
</tbody></TABLE>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
