`timescale 1ns / 1ps
/////////////////////////////////////////////////////////////////////////////
// Create Date: 2022/05/18 10:28:06
// Design Name: 
// Module Name: control32
// Description: 
// Revision 0.01 - File Created
/////////////////////////////////////////////////////////////////////////////

module control32(Opcode, Function_opcode, Jr, RegDST, ALUSrc, MemtoReg, RegWrite, MemWrite, Branch, nBranch, Jmp, Jal, I_format, Sftmd, ALUOp,MemorIOtoReg,MemRead,IORead,IOWrite,MusicRead,Alu_resultHigh);
    input[5:0]   Opcode;            // æ¥è‡ªIFetchæ¨¡å—çš„æŒ‡ä»¤é«˜6bit, instruction[31..26]
    input[5:0]   Function_opcode;  	// æ¥è‡ªIFetchæ¨¡å—çš„æŒ‡ä»¤ä½6bit, ç”¨äºåŒºåˆ†r-ç±»å‹ä¸­çš„æŒ‡ä»¤, instructions[5..0]
    output       Jr;         	 // ä¸?1è¡¨æ˜å½“å‰æŒ‡ä»¤æ˜¯jr, ä¸?0è¡¨ç¤ºå½“å‰æŒ‡ä»¤ä¸æ˜¯jr
    output       RegDST;          // ä¸?1è¡¨æ˜ç›®çš„å¯„å­˜å™¨æ˜¯rd, å¦åˆ™ç›®çš„å¯„å­˜å™¨æ˜¯rt
    output       ALUSrc;          // ä¸?1è¡¨æ˜ç¬¬äºŒä¸ªæ“ä½œæ•°ï¼ˆALUä¸­çš„Binputï¼‰æ˜¯ç«‹å³æ•°ï¼ˆbeq, bneé™¤å¤–ï¼?, ä¸?0æ—¶è¡¨ç¤ºç¬¬äºŒä¸ªæ“ä½œæ•°æ¥è‡ªå¯„å­˜å™¨
    output       MemtoReg;       // ä¸?1è¡¨æ˜éœ?è¦ä»å­˜å‚¨å™¨æˆ–I/Oè¯»æ•°æ®åˆ°å¯„å­˜å™?
    output       RegWrite;   	  // ä¸?1è¡¨æ˜è¯¥æŒ‡ä»¤éœ€è¦å†™å¯„å­˜å™?
    output       MemWrite;       // ä¸?1è¡¨æ˜è¯¥æŒ‡ä»¤éœ€è¦å†™å­˜å‚¨å™?
    output       Branch;        // ä¸?1è¡¨æ˜æ˜¯beqæŒ‡ä»¤, ä¸?0æ—¶è¡¨ç¤ºä¸æ˜¯beqæŒ‡ä»¤
    output       nBranch;       // ä¸?1è¡¨æ˜æ˜¯BneæŒ‡ä»¤, ä¸?0æ—¶è¡¨ç¤ºä¸æ˜¯bneæŒ‡ä»¤
    output       Jmp;            // ä¸?1è¡¨æ˜æ˜¯JæŒ‡ä»¤, ä¸?0æ—¶è¡¨ç¤ºä¸æ˜¯JæŒ‡ä»¤
    output       Jal;            // ä¸?1è¡¨æ˜æ˜¯JalæŒ‡ä»¤, ä¸?0æ—¶è¡¨ç¤ºä¸æ˜¯JalæŒ‡ä»¤
    output       I_format;      // ä¸?1è¡¨æ˜è¯¥æŒ‡ä»¤æ˜¯é™¤beq, bne, LW, SWä¹‹å¤–çš„å…¶ä»–I-ç±»å‹æŒ‡ä»¤
    output       Sftmd;         // ä¸?1è¡¨æ˜æ˜¯ç§»ä½æŒ‡ä»?, ä¸?0è¡¨æ˜ä¸æ˜¯ç§»ä½æŒ‡ä»¤
    output[1:0]  ALUOp;        // æ˜¯R-ç±»å‹æˆ–I_format=1æ—¶ä½1ï¼ˆé«˜bitä½ï¼‰ä¸?1,  beqã€bneæŒ‡ä»¤åˆ™ä½0ï¼ˆä½bitä½ï¼‰ä¸?1
    output MemorIOtoReg;    // 1 indicates that data needs to be read from memory or I/O to the register
    output MemRead;     // 1 indicates that the instruction needs to read from the memory
    output IORead ;     // 1 indicates I/O read
    output IOWrite;    // 1 indicates I/O write

    output MusicRead; // 1 indicates Music read

    input [21:0] Alu_resultHigh;    // From the execution unit Alu_Result[31..10]
        
    wire R_format;
    wire Lw;
    wire Sw;
    assign Lw=(Opcode==6'b100011)? 1'b1:1'b0;
    assign Sw=(Opcode==6'b101011)?1'b1:1'b0;
    assign Jr =((Opcode==6'b000000)&&(Function_opcode==6'b001000)) ? 1'b1 : 1'b0;
    assign Jal = (Opcode==6'b000011)? 1'b1:1'b0;
    assign Jmp= (Opcode==6'b000010)? 1'b1:1'b0;
    assign R_format=(Opcode==6'b000000)? 1'b1:1'b0;
    assign RegDST = R_format;
    assign I_format = (Opcode[5:3]==3'b001)?1'b1:1'b0;
    assign ALUOp = {(R_format || I_format),(Branch || nBranch)};
    assign Sftmd = (((Function_opcode==6'b000000)||(Function_opcode==6'b000010)
    ||(Function_opcode==6'b000011)||(Function_opcode==6'b000100)
    ||(Function_opcode==6'b000110)||(Function_opcode==6'b000111))
    && R_format)? 1'b1:1'b0;
    assign RegWrite = (R_format || Lw || Jal || I_format) && !(Jr);
    assign Branch = (Opcode==6'b000100)? 1'b1:1'b0;
    assign nBranch = (Opcode==6'b000101)? 1'b1:1'b0;
    assign MemWrite = (Opcode==6'b101011)? 1'b1:1'b0;
    assign MemtoReg = Lw;
    assign ALUSrc = (Opcode==6'b101011||I_format||Opcode==6'b100011)? 1'b1:1'b0;
    
    assign MemRead = ((Lw==1) && (Alu_resultHigh[21:0] != 22'h3FFFFF)) ? 1'b1:1'b0;  // Read memory
    assign IORead = ((Lw==1) && (Alu_resultHigh[21:0] == 22'h3FFFFF)) ? 1'b1:1'b0;  // Read input port
    assign IOWrite = ((Sw==1) && (Alu_resultHigh[21:0] == 22'h3FFFFF)) ? 1'b1:1'b0;  // Write output port

    assign MusicRead = ((Sw==1) && (Alu_resultHigh[21:0] == 22'h3FFFF0)) ? 1'b1:1'b0; // Music output port
        
    assign MemorIOtoReg = IORead || MemRead;
endmodule
