
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003617                       # Number of seconds simulated
sim_ticks                                  3617346564                       # Number of ticks simulated
final_tick                               530583709749                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 384232                       # Simulator instruction rate (inst/s)
host_op_rate                                   485746                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 344210                       # Simulator tick rate (ticks/s)
host_mem_usage                               16913928                       # Number of bytes of host memory used
host_seconds                                 10509.13                       # Real time elapsed on the host
sim_insts                                  4037943021                       # Number of instructions simulated
sim_ops                                    5104769631                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       373120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       166784                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       133760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       231040                       # Number of bytes read from this memory
system.physmem.bytes_read::total               912128                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7424                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       341760                       # Number of bytes written to this memory
system.physmem.bytes_written::total            341760                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2915                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1303                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1045                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1805                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  7126                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2670                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2670                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       495391                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    103147430                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       530776                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     46106724                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       566161                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     36977380                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       460006                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     63870021                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               252153888                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       495391                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       530776                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       566161                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       460006                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2052333                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          94478092                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               94478092                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          94478092                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       495391                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    103147430                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       530776                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     46106724                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       566161                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     36977380                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       460006                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     63870021                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              346631979                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8674693                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3121387                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2537458                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       214451                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1309989                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1213721                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          328100                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9165                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3128719                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17289858                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3121387                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1541821                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3800316                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1145431                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        650718                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1531790                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91876                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8506093                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.511132                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.305892                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4705777     55.32%     55.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          333967      3.93%     59.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          269379      3.17%     62.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          654184      7.69%     70.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          176911      2.08%     72.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          228801      2.69%     74.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          165723      1.95%     76.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           92151      1.08%     77.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1879200     22.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8506093                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.359827                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.993138                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3274788                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       631767                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3653053                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        24772                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        921711                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       532341                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4688                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20657793                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10394                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        921711                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3515833                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         147344                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       131159                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3430896                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       359148                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19919599                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         3543                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        148225                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       111784                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          303                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27892174                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     92969163                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     92969163                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17069291                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10822864                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4049                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2279                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           985523                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1858598                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       943943                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        15169                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       426802                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18834579                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3905                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14941299                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29372                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6525590                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     19958238                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          601                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8506093                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.756541                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.878723                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2954825     34.74%     34.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1801962     21.18%     55.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1255541     14.76%     70.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       884069     10.39%     81.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       745058      8.76%     89.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       396985      4.67%     94.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       333502      3.92%     98.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        63329      0.74%     99.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        70822      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8506093                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          87420     71.52%     71.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             1      0.00%     71.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17684     14.47%     85.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        17126     14.01%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12456227     83.37%     83.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212668      1.42%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1653      0.01%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1484431      9.94%     94.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       786320      5.26%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14941299                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.722401                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             122231                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008181                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38540290                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     25364143                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14561861                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15063530                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        57130                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       735240                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          258                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           69                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       241328                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        921711                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          62832                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         8306                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18838484                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        42259                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1858598                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       943943                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2253                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          7421                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           69                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       126920                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       121169                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       248089                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14705699                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1392409                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       235596                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2160659                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2075002                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            768250                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.695241                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14571746                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14561861                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9485250                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26778096                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.678660                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354217                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12280740                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6557875                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       214415                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7584382                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.619214                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.134009                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2960656     39.04%     39.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2094431     27.62%     66.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       849233     11.20%     77.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       479542      6.32%     84.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       395114      5.21%     89.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       162637      2.14%     91.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       195411      2.58%     94.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        95754      1.26%     95.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       351604      4.64%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7584382                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12280740                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1825970                       # Number of memory references committed
system.switch_cpus0.commit.loads              1123355                       # Number of loads committed
system.switch_cpus0.commit.membars               1652                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1764545                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11065293                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       250005                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       351604                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            26071393                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38599536                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4807                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 168600                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12280740                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.867469                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.867469                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.152779                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.152779                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        66151638                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20137727                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19064178                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3304                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8674693                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3188387                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2601813                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       213781                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1345427                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1243390                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          342227                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9576                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3185768                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17520234                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3188387                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1585617                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3887538                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1134674                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        564214                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1570095                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       100781                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8555790                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.536942                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.294011                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4668252     54.56%     54.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          257475      3.01%     57.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          479651      5.61%     63.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          477604      5.58%     68.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          296153      3.46%     72.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          235451      2.75%     74.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          148618      1.74%     76.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          138308      1.62%     78.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1854278     21.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8555790                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.367550                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.019695                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3322117                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       558219                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3734536                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22869                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        918045                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       537126                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          248                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      21009279                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1351                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        918045                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3563306                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         101597                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       125784                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3511573                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       335481                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20258999                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        139033                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       103002                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28452876                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     94508553                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     94508553                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17553310                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10899537                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3582                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1730                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           939061                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1873679                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       955404                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        12026                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       411040                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19085223                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3460                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15185939                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        29946                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6471089                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19811884                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples      8555790                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.774931                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.892140                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2941051     34.37%     34.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1834769     21.44%     55.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1268805     14.83%     70.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       799239      9.34%     79.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       835150      9.76%     89.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       408459      4.77%     94.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       319948      3.74%     98.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        73692      0.86%     99.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        74677      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8555790                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          95068     72.92%     72.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         17933     13.75%     86.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17378     13.33%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12704762     83.66%     83.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       203818      1.34%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1729      0.01%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1471465      9.69%     94.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       804165      5.30%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15185939                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.750602                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             130379                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008586                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     39087992                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25559812                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14838542                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15316318                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        47965                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       729045                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          221                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           40                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       230244                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        918045                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          53291                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9020                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19088683                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        44839                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1873679                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       955404                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1730                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7039                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           40                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       133182                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       119134                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       252316                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14985729                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1404214                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       200209                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2191443                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2124365                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            787229                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.727523                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14843196                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14838542                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9458902                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27135529                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.710555                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348580                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10223830                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12589053                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6499673                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3460                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       216151                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7637745                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.648268                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.144353                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2912193     38.13%     38.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2131315     27.91%     66.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       884359     11.58%     77.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       442824      5.80%     83.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       442592      5.79%     89.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       180944      2.37%     91.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       183135      2.40%     93.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        96414      1.26%     95.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       363969      4.77%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7637745                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10223830                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12589053                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1869791                       # Number of memory references committed
system.switch_cpus1.commit.loads              1144631                       # Number of loads committed
system.switch_cpus1.commit.membars               1730                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1817196                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11341795                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       259721                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       363969                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26362502                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           39096149                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3498                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 118903                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10223830                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12589053                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10223830                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.848478                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.848478                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.178581                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.178581                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67320389                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20615114                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19305136                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3460                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 8674693                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3256130                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2659071                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       218256                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1359807                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1278413                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          336300                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9649                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3370074                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17686255                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3256130                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1614713                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3833891                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1137631                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        515628                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1641523                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        85811                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8637203                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.532178                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.338160                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4803312     55.61%     55.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          317416      3.67%     59.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          469736      5.44%     64.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          325070      3.76%     68.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          228580      2.65%     71.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          220577      2.55%     73.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          135322      1.57%     75.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          287821      3.33%     78.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1849369     21.41%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8637203                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.375360                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.038834                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3464805                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       539723                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3662125                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        53168                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        917381                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       546073                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          301                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      21189359                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1186                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        917381                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3661414                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          52740                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       207029                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3514773                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       283862                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      20552337                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        117816                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        96980                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     28837569                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     95668654                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     95668654                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17702967                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        11134485                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3699                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1767                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           848171                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1888710                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       961253                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        11378                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       291053                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          19143377                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3527                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15274920                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        30361                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6406989                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19620067                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8637203                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.768503                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.916347                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3106614     35.97%     35.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1720732     19.92%     55.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1246439     14.43%     70.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       828814      9.60%     79.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       831031      9.62%     89.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       399471      4.63%     94.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       356336      4.13%     98.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        66755      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        81011      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8637203                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          83175     71.19%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16454     14.08%     85.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        17212     14.73%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12775685     83.64%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       192783      1.26%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1759      0.01%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1503287      9.84%     94.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       801406      5.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15274920                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.760860                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             116841                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007649                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     39334245                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25553931                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14849833                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15391761                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        47672                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       738283                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          670                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           39                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       229560                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        917381                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          28141                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         5227                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     19146908                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        73141                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1888710                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       961253                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1767                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          4391                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           39                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       132205                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       119123                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       251328                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14992356                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1402821                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       282564                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2185176                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2129761                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            782355                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.728287                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14856413                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14849833                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9622100                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         27347915                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.711857                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351840                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10293279                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12687944                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6458922                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3520                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       219823                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7719822                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.643554                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.173699                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2971055     38.49%     38.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2203108     28.54%     67.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       832964     10.79%     77.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       464709      6.02%     83.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       394481      5.11%     88.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       175859      2.28%     91.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       169231      2.19%     93.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       115144      1.49%     94.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       393271      5.09%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7719822                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10293279                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12687944                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1882108                       # Number of memory references committed
system.switch_cpus2.commit.loads              1150419                       # Number of loads committed
system.switch_cpus2.commit.membars               1760                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1840824                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11422477                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       262425                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       393271                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            26473417                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           39211843                       # The number of ROB writes
system.switch_cpus2.timesIdled                   1908                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  37490                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10293279                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12687944                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10293279                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.842753                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.842753                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.186587                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.186587                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        67334494                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20662612                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19466057                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3520                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 8674693                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3145266                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2561636                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       211651                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1339884                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1236191                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          323099                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9462                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3476229                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17202122                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3145266                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1559290                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3612125                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1085487                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        565784                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           35                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1698917                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        85082                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8524446                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.485944                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.299403                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4912321     57.63%     57.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          194886      2.29%     59.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          252982      2.97%     62.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          382029      4.48%     67.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          370503      4.35%     71.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          281879      3.31%     75.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          167495      1.96%     76.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          250824      2.94%     79.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1711527     20.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8524446                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.362580                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.983024                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3591804                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       554682                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3480172                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        27717                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        870069                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       530692                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          223                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20575306                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1176                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        870069                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3784247                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         108928                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       166409                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3311022                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       283764                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      19970195                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           95                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        122757                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        89063                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     27833385                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     93008112                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     93008112                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17239836                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10593467                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4209                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2383                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           808967                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1850697                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       979636                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        19043                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       329782                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18553593                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4017                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14920864                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        28080                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6069943                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18464104                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          649                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8524446                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.750362                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.895890                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2979874     34.96%     34.96% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1868042     21.91%     56.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1208977     14.18%     71.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       821439      9.64%     80.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       768559      9.02%     89.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       409284      4.80%     94.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       302982      3.55%     98.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        90309      1.06%     99.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        74980      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8524446                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          73849     69.43%     69.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         14964     14.07%     83.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        17548     16.50%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12415039     83.21%     83.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       210596      1.41%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1683      0.01%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1474210      9.88%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       819336      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14920864                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.720045                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             106361                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007128                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38500612                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     24627639                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14500546                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15027225                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        50621                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       712484                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          244                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           91                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       249932                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            6                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        870069                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          64344                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        10476                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18557614                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       127044                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1850697                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       979636                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2333                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          7889                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           91                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       128878                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       119730                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       248608                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14634394                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1387984                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       286467                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2189198                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2048187                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            801214                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.687022                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14504673                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14500546                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9311632                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26146942                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.671592                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356127                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10097955                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12411062                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6146560                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3368                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       214939                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7654377                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.621433                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.148903                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2969409     38.79%     38.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2192019     28.64%     67.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       807095     10.54%     77.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       461936      6.03%     84.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       384929      5.03%     89.04% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       191650      2.50%     91.54% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       188409      2.46%     94.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        80815      1.06%     95.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       378115      4.94%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7654377                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10097955                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12411062                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1867914                       # Number of memory references committed
system.switch_cpus3.commit.loads              1138210                       # Number of loads committed
system.switch_cpus3.commit.membars               1684                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1779938                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11187030                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       253242                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       378115                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            25833884                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           37985812                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3783                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 150247                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10097955                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12411062                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10097955                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.859054                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.859054                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.164071                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.164071                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        65861191                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20027625                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19004497                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3368                       # number of misc regfile writes
system.l2.replacements                           7129                       # number of replacements
system.l2.tagsinuse                       8191.916548                       # Cycle average of tags in use
system.l2.total_refs                           470896                       # Total number of references to valid blocks.
system.l2.sampled_refs                          15321                       # Sample count of references to valid blocks.
system.l2.avg_refs                          30.735331                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            57.577308                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     10.719991                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1169.407810                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     11.175201                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    549.638135                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     12.282791                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    457.181220                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     10.703360                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    809.494869                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1587.518417                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1161.018817                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            902.187766                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           1453.010862                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.007028                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.001309                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.142750                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.001364                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.067094                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.001499                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.055808                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.001307                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.098815                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.193789                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.141726                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.110130                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.177369                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999990                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         4324                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         2636                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         2400                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         3627                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   12987                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             4536                       # number of Writeback hits
system.l2.Writeback_hits::total                  4536                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         4324                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         2636                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         2400                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         3627                       # number of demand (read+write) hits
system.l2.demand_hits::total                    12987                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         4324                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         2636                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         2400                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         3627                       # number of overall hits
system.l2.overall_hits::total                   12987                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2915                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1303                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         1045                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1803                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  7124                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   2                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2915                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1303                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         1045                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1805                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7126                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2915                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1303                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         1045                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1805                       # number of overall misses
system.l2.overall_misses::total                  7126                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       645507                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    132402414                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       661671                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     61863699                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       643338                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     47239788                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       601084                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     81390810                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       325448311                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data        83733                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         83733                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       645507                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    132402414                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       661671                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     61863699                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       643338                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     47239788                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       601084                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     81474543                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        325532044                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       645507                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    132402414                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       661671                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     61863699                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       643338                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     47239788                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       601084                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     81474543                       # number of overall miss cycles
system.l2.overall_miss_latency::total       325532044                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         7239                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         3939                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         3445                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5430                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               20111                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         4536                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              4536                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 2                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         7239                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         3939                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         3445                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5432                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                20113                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         7239                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         3939                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         3445                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5432                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               20113                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.402680                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.330795                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.303338                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.332044                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.354234                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.402680                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.330795                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.303338                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.332290                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.354298                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.402680                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.330795                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.303338                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.332290                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.354298                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 46107.642857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 45421.068268                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 44111.400000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 47477.896393                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 40208.625000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 45205.538756                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 46237.230769                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 45141.880200                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 45683.367631                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 41866.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 41866.500000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 46107.642857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 45421.068268                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 44111.400000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 47477.896393                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 40208.625000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 45205.538756                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 46237.230769                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 45138.250970                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 45682.296379                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 46107.642857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 45421.068268                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 44111.400000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 47477.896393                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 40208.625000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 45205.538756                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 46237.230769                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 45138.250970                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 45682.296379                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2670                       # number of writebacks
system.l2.writebacks::total                      2670                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2915                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1303                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         1045                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1803                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             7124                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              2                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2915                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1303                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         1045                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1805                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7126                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2915                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1303                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         1045                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1805                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7126                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       565160                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    115590015                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       574410                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     54319234                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       551087                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     41202497                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       526721                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     70942882                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    284272006                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data        71552                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        71552                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       565160                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    115590015                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       574410                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     54319234                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       551087                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     41202497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       526721                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     71014434                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    284343558                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       565160                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    115590015                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       574410                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     54319234                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       551087                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     41202497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       526721                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     71014434                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    284343558                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.402680                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.330795                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.303338                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.332044                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.354234                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.402680                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.330795                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.303338                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.332290                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.354298                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.402680                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.330795                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.303338                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.332290                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.354298                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 40368.571429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 39653.521441                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst        38294                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 41687.823484                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 34442.937500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 39428.226794                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst        40517                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 39347.133666                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 39903.425884                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        35776                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        35776                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 40368.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 39653.521441                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst        38294                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 41687.823484                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 34442.937500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 39428.226794                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst        40517                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 39343.176731                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 39902.267471                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 40368.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 39653.521441                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst        38294                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 41687.823484                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 34442.937500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 39428.226794                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst        40517                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 39343.176731                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 39902.267471                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.952924                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001539390                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2015169.798793                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.952924                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022360                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796399                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1531773                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1531773                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1531773                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1531773                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1531773                       # number of overall hits
system.cpu0.icache.overall_hits::total        1531773                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       805227                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       805227                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       805227                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       805227                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       805227                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       805227                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1531790                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1531790                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1531790                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1531790                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1531790                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1531790                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 47366.294118                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 47366.294118                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 47366.294118                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 47366.294118                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 47366.294118                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 47366.294118                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       662110                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       662110                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       662110                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       662110                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       662110                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       662110                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 47293.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 47293.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 47293.571429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 47293.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 47293.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 47293.571429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7239                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               164720183                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7495                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21977.342628                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   223.415881                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    32.584119                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.872718                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.127282                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1056582                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1056582                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       699310                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        699310                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2155                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2155                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1652                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1652                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1755892                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1755892                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1755892                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1755892                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        15934                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        15934                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        15934                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         15934                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        15934                       # number of overall misses
system.cpu0.dcache.overall_misses::total        15934                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    566773621                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    566773621                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    566773621                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    566773621                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    566773621                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    566773621                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1072516                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1072516                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       699310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       699310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2155                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2155                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1771826                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1771826                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1771826                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1771826                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014857                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014857                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008993                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008993                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008993                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008993                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 35570.077884                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 35570.077884                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 35570.077884                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 35570.077884                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 35570.077884                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 35570.077884                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          947                       # number of writebacks
system.cpu0.dcache.writebacks::total              947                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         8695                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         8695                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         8695                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8695                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         8695                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8695                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7239                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7239                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7239                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7239                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7239                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7239                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    173548302                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    173548302                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    173548302                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    173548302                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    173548302                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    173548302                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006750                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006750                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004086                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004086                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004086                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004086                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 23974.071281                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 23974.071281                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 23974.071281                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 23974.071281                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 23974.071281                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 23974.071281                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               463.970127                       # Cycle average of tags in use
system.cpu1.icache.total_refs               999470386                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   464                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2154031.004310                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.970127                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023991                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.743542                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1570077                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1570077                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1570077                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1570077                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1570077                       # number of overall hits
system.cpu1.icache.overall_hits::total        1570077                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       875953                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       875953                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       875953                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       875953                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       875953                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       875953                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1570095                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1570095                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1570095                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1570095                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1570095                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1570095                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 48664.055556                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 48664.055556                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 48664.055556                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 48664.055556                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 48664.055556                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 48664.055556                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       677341                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       677341                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       677341                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       677341                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       677341                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       677341                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 45156.066667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 45156.066667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 45156.066667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 45156.066667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 45156.066667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 45156.066667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3939                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               153124495                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4195                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              36501.667461                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   220.590758                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    35.409242                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.861683                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.138317                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1071578                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1071578                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       721759                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        721759                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1730                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1730                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1730                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1730                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1793337                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1793337                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1793337                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1793337                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        10332                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        10332                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        10332                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         10332                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        10332                       # number of overall misses
system.cpu1.dcache.overall_misses::total        10332                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    376096169                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    376096169                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    376096169                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    376096169                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    376096169                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    376096169                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1081910                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1081910                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       721759                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       721759                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1730                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1730                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1730                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1730                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1803669                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1803669                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1803669                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1803669                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009550                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009550                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005728                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005728                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005728                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005728                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 36401.100368                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 36401.100368                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 36401.100368                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 36401.100368                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 36401.100368                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 36401.100368                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          849                       # number of writebacks
system.cpu1.dcache.writebacks::total              849                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6393                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6393                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6393                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6393                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6393                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6393                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3939                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3939                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3939                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3939                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3939                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3939                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     82391765                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     82391765                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     82391765                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     82391765                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     82391765                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     82391765                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003641                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003641                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002184                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002184                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002184                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002184                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 20916.924346                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 20916.924346                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 20916.924346                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 20916.924346                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 20916.924346                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 20916.924346                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.966820                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1002937791                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2170861.019481                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.966820                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025588                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740331                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1641505                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1641505                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1641505                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1641505                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1641505                       # number of overall hits
system.cpu2.icache.overall_hits::total        1641505                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           18                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           18                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           18                       # number of overall misses
system.cpu2.icache.overall_misses::total           18                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       794330                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       794330                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       794330                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       794330                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       794330                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       794330                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1641523                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1641523                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1641523                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1641523                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1641523                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1641523                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 44129.444444                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 44129.444444                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 44129.444444                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 44129.444444                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 44129.444444                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 44129.444444                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       684602                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       684602                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       684602                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       684602                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       684602                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       684602                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 42787.625000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 42787.625000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 42787.625000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 42787.625000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 42787.625000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 42787.625000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3445                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               148169252                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  3701                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              40034.923534                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   215.315298                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    40.684702                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.841075                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.158925                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1068036                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1068036                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       728170                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        728170                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1763                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1763                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1760                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1760                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1796206                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1796206                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1796206                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1796206                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         7110                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         7110                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         7110                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          7110                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         7110                       # number of overall misses
system.cpu2.dcache.overall_misses::total         7110                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    218271490                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    218271490                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    218271490                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    218271490                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    218271490                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    218271490                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1075146                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1075146                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       728170                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       728170                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1763                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1763                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1760                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1760                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1803316                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1803316                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1803316                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1803316                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006613                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006613                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003943                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003943                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003943                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003943                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 30699.225035                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 30699.225035                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 30699.225035                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 30699.225035                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 30699.225035                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 30699.225035                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          790                       # number of writebacks
system.cpu2.dcache.writebacks::total              790                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3665                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3665                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         3665                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3665                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         3665                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3665                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3445                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3445                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3445                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3445                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3445                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3445                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     69095147                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     69095147                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     69095147                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     69095147                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     69095147                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     69095147                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003204                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003204                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001910                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001910                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001910                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001910                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 20056.646444                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 20056.646444                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 20056.646444                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 20056.646444                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 20056.646444                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 20056.646444                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.966067                       # Cycle average of tags in use
system.cpu3.icache.total_refs               999853178                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2015833.020161                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.966067                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020779                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794817                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1698902                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1698902                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1698902                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1698902                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1698902                       # number of overall hits
system.cpu3.icache.overall_hits::total        1698902                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           15                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           15                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           15                       # number of overall misses
system.cpu3.icache.overall_misses::total           15                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       738279                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       738279                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       738279                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       738279                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       738279                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       738279                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1698917                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1698917                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1698917                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1698917                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1698917                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1698917                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000009                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000009                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 49218.600000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 49218.600000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 49218.600000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 49218.600000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 49218.600000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 49218.600000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            2                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            2                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       614761                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       614761                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       614761                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       614761                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       614761                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       614761                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 47289.307692                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 47289.307692                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 47289.307692                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 47289.307692                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 47289.307692                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 47289.307692                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5432                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               157472222                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5688                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              27684.989803                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.081969                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.918031                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.883133                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.116867                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1056315                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1056315                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       725852                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        725852                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1769                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1769                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1684                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1684                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1782167                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1782167                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1782167                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1782167                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        13804                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        13804                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          373                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          373                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        14177                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         14177                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        14177                       # number of overall misses
system.cpu3.dcache.overall_misses::total        14177                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    519981228                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    519981228                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     20317492                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     20317492                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    540298720                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    540298720                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    540298720                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    540298720                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1070119                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1070119                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       726225                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       726225                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1769                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1769                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1684                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1684                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1796344                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1796344                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1796344                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1796344                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012899                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012899                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000514                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000514                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007892                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007892                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007892                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007892                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 37668.880614                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 37668.880614                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 54470.487936                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 54470.487936                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 38110.934612                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 38110.934612                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 38110.934612                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 38110.934612                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        20371                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets        20371                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1950                       # number of writebacks
system.cpu3.dcache.writebacks::total             1950                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8374                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8374                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          371                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          371                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8745                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8745                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8745                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8745                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5430                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5430                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            2                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5432                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5432                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5432                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5432                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    115824574                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    115824574                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data        85733                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total        85733                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    115910307                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    115910307                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    115910307                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    115910307                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005074                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005074                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003024                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003024                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003024                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003024                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 21330.492449                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 21330.492449                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 42866.500000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 42866.500000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 21338.421760                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 21338.421760                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 21338.421760                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 21338.421760                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
