/* Generated by Yosys 0.9+3565 (git sha1 474cd02e, gcc 9.3.0-10ubuntu2 -fPIC -Os) */

(* dynports =  1  *)
(* hdlname = "\\control_logic" *)
(* src = "FIFO/control_logic.v:1.1-98.10" *)
module \$paramod\control_logic\MEM_SIZE=16 (full_threshold, empty_threshold, fifo_synth_rd, fifo_synth_wr, clk, reset_L, error, almost_empty, almost_full, fifo_synth_full, fifo_synth_empty);
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire _111_;
  wire _112_;
  wire _113_;
  wire _114_;
  wire _115_;
  (* src = "FIFO/control_logic.v:15.16-15.28" *)
  output almost_empty;
  (* src = "FIFO/control_logic.v:16.16-16.27" *)
  output almost_full;
  (* src = "FIFO/control_logic.v:12.11-12.14" *)
  input clk;
  (* src = "FIFO/control_logic.v:20.17-20.24" *)
  wire [4:0] counter;
  (* src = "FIFO/control_logic.v:9.23-9.38" *)
  input [4:0] empty_threshold;
  (* src = "FIFO/control_logic.v:14.16-14.21" *)
  output error;
  (* src = "FIFO/control_logic.v:18.16-18.26" *)
  output fifo_synth_empty;
  (* src = "FIFO/control_logic.v:17.16-17.25" *)
  output fifo_synth_full;
  (* src = "FIFO/control_logic.v:10.11-10.18" *)
  input fifo_synth_rd;
  (* src = "FIFO/control_logic.v:11.11-11.18" *)
  input fifo_synth_wr;
  (* src = "FIFO/control_logic.v:8.23-8.37" *)
  input [4:0] full_threshold;
  (* src = "FIFO/control_logic.v:13.11-13.18" *)
  input reset_L;
  NOT _116_ (
    .A(counter[4]),
    .Y(_052_)
  );
  NOT _117_ (
    .A(reset_L),
    .Y(_053_)
  );
  NOT _118_ (
    .A(counter[3]),
    .Y(_054_)
  );
  NOT _119_ (
    .A(counter[2]),
    .Y(_055_)
  );
  NOT _120_ (
    .A(counter[1]),
    .Y(_056_)
  );
  NOT _121_ (
    .A(counter[0]),
    .Y(_057_)
  );
  NOT _122_ (
    .A(fifo_synth_rd),
    .Y(_058_)
  );
  NOT _123_ (
    .A(fifo_synth_wr),
    .Y(_059_)
  );
  NOT _124_ (
    .A(full_threshold[1]),
    .Y(_060_)
  );
  NOT _125_ (
    .A(full_threshold[2]),
    .Y(_061_)
  );
  NOT _126_ (
    .A(full_threshold[4]),
    .Y(_062_)
  );
  NOT _127_ (
    .A(empty_threshold[2]),
    .Y(_063_)
  );
  NOT _128_ (
    .A(empty_threshold[3]),
    .Y(_064_)
  );
  NOR _129_ (
    .A(fifo_synth_rd),
    .B(_059_),
    .Y(_065_)
  );
  NAND _130_ (
    .A(_058_),
    .B(fifo_synth_wr),
    .Y(_066_)
  );
  NAND _131_ (
    .A(counter[4]),
    .B(reset_L),
    .Y(_067_)
  );
  NOT _132_ (
    .A(_067_),
    .Y(fifo_synth_full)
  );
  NAND _133_ (
    .A(_065_),
    .B(_067_),
    .Y(_068_)
  );
  NOT _134_ (
    .A(_068_),
    .Y(_069_)
  );
  NOR _135_ (
    .A(_058_),
    .B(fifo_synth_wr),
    .Y(_070_)
  );
  NAND _136_ (
    .A(fifo_synth_rd),
    .B(_059_),
    .Y(_071_)
  );
  NOR _137_ (
    .A(counter[1]),
    .B(counter[0]),
    .Y(_072_)
  );
  NAND _138_ (
    .A(_056_),
    .B(_057_),
    .Y(_073_)
  );
  NAND _139_ (
    .A(_055_),
    .B(_072_),
    .Y(_074_)
  );
  NOT _140_ (
    .A(_074_),
    .Y(_075_)
  );
  NOR _141_ (
    .A(counter[3]),
    .B(_074_),
    .Y(_076_)
  );
  NAND _142_ (
    .A(_054_),
    .B(_075_),
    .Y(_077_)
  );
  NAND _143_ (
    .A(_052_),
    .B(_076_),
    .Y(_078_)
  );
  NOR _144_ (
    .A(_053_),
    .B(_078_),
    .Y(fifo_synth_empty)
  );
  NOR _145_ (
    .A(_071_),
    .B(fifo_synth_empty),
    .Y(_079_)
  );
  NOT _146_ (
    .A(_079_),
    .Y(_080_)
  );
  NAND _147_ (
    .A(_068_),
    .B(_080_),
    .Y(_081_)
  );
  NOR _148_ (
    .A(_054_),
    .B(_081_),
    .Y(_082_)
  );
  NAND _149_ (
    .A(counter[3]),
    .B(_074_),
    .Y(_083_)
  );
  NAND _150_ (
    .A(_077_),
    .B(_083_),
    .Y(_084_)
  );
  NAND _151_ (
    .A(_079_),
    .B(_084_),
    .Y(_085_)
  );
  NOR _152_ (
    .A(_056_),
    .B(_057_),
    .Y(_086_)
  );
  NAND _153_ (
    .A(counter[2]),
    .B(_086_),
    .Y(_087_)
  );
  NAND _154_ (
    .A(_054_),
    .B(_087_),
    .Y(_088_)
  );
  NOR _155_ (
    .A(_054_),
    .B(_087_),
    .Y(_089_)
  );
  NOR _156_ (
    .A(_068_),
    .B(_089_),
    .Y(_090_)
  );
  NAND _157_ (
    .A(_088_),
    .B(_090_),
    .Y(_091_)
  );
  NAND _158_ (
    .A(_085_),
    .B(_091_),
    .Y(_092_)
  );
  NOR _159_ (
    .A(_082_),
    .B(_092_),
    .Y(_093_)
  );
  NOR _160_ (
    .A(_053_),
    .B(_093_),
    .Y(_004_)
  );
  NOR _161_ (
    .A(_055_),
    .B(_081_),
    .Y(_094_)
  );
  NAND _162_ (
    .A(counter[2]),
    .B(_073_),
    .Y(_095_)
  );
  NAND _163_ (
    .A(_074_),
    .B(_095_),
    .Y(_096_)
  );
  NAND _164_ (
    .A(_079_),
    .B(_096_),
    .Y(_097_)
  );
  NOR _165_ (
    .A(counter[2]),
    .B(_086_),
    .Y(_098_)
  );
  NOR _166_ (
    .A(_068_),
    .B(_098_),
    .Y(_099_)
  );
  NAND _167_ (
    .A(_087_),
    .B(_099_),
    .Y(_100_)
  );
  NAND _168_ (
    .A(_097_),
    .B(_100_),
    .Y(_101_)
  );
  NOR _169_ (
    .A(_094_),
    .B(_101_),
    .Y(_102_)
  );
  NOR _170_ (
    .A(_053_),
    .B(_102_),
    .Y(_003_)
  );
  NOR _171_ (
    .A(_056_),
    .B(_081_),
    .Y(_103_)
  );
  NOR _172_ (
    .A(_072_),
    .B(_086_),
    .Y(_104_)
  );
  NOT _173_ (
    .A(_104_),
    .Y(_105_)
  );
  NAND _174_ (
    .A(_069_),
    .B(_104_),
    .Y(_106_)
  );
  NAND _175_ (
    .A(_079_),
    .B(_105_),
    .Y(_107_)
  );
  NAND _176_ (
    .A(_106_),
    .B(_107_),
    .Y(_108_)
  );
  NOR _177_ (
    .A(_103_),
    .B(_108_),
    .Y(_109_)
  );
  NOR _178_ (
    .A(_053_),
    .B(_109_),
    .Y(_002_)
  );
  NOR _179_ (
    .A(counter[0]),
    .B(_081_),
    .Y(_110_)
  );
  NAND _180_ (
    .A(counter[0]),
    .B(_081_),
    .Y(_111_)
  );
  NAND _181_ (
    .A(reset_L),
    .B(_111_),
    .Y(_112_)
  );
  NOR _182_ (
    .A(_110_),
    .B(_112_),
    .Y(_001_)
  );
  NAND _183_ (
    .A(_065_),
    .B(fifo_synth_full),
    .Y(_113_)
  );
  NAND _184_ (
    .A(error),
    .B(_068_),
    .Y(_114_)
  );
  NOT _185_ (
    .A(_114_),
    .Y(_115_)
  );
  NOR _186_ (
    .A(_070_),
    .B(_115_),
    .Y(_006_)
  );
  NOR _187_ (
    .A(_079_),
    .B(_006_),
    .Y(_007_)
  );
  NAND _188_ (
    .A(reset_L),
    .B(_007_),
    .Y(_008_)
  );
  NAND _189_ (
    .A(_113_),
    .B(_008_),
    .Y(_000_)
  );
  NOR _190_ (
    .A(_057_),
    .B(empty_threshold[0]),
    .Y(_009_)
  );
  NOR _191_ (
    .A(_056_),
    .B(empty_threshold[1]),
    .Y(_010_)
  );
  NOR _192_ (
    .A(_009_),
    .B(_010_),
    .Y(_011_)
  );
  NAND _193_ (
    .A(_055_),
    .B(empty_threshold[2]),
    .Y(_012_)
  );
  NAND _194_ (
    .A(_056_),
    .B(empty_threshold[1]),
    .Y(_013_)
  );
  NAND _195_ (
    .A(_012_),
    .B(_013_),
    .Y(_014_)
  );
  NOR _196_ (
    .A(_011_),
    .B(_014_),
    .Y(_015_)
  );
  NAND _197_ (
    .A(counter[3]),
    .B(_064_),
    .Y(_016_)
  );
  NAND _198_ (
    .A(counter[2]),
    .B(_063_),
    .Y(_017_)
  );
  NAND _199_ (
    .A(_016_),
    .B(_017_),
    .Y(_018_)
  );
  NOR _200_ (
    .A(_015_),
    .B(_018_),
    .Y(_019_)
  );
  NAND _201_ (
    .A(_052_),
    .B(empty_threshold[4]),
    .Y(_020_)
  );
  NOR _202_ (
    .A(counter[3]),
    .B(_064_),
    .Y(_021_)
  );
  NOR _203_ (
    .A(_019_),
    .B(_021_),
    .Y(_022_)
  );
  NAND _204_ (
    .A(_020_),
    .B(_022_),
    .Y(_023_)
  );
  NOR _205_ (
    .A(_052_),
    .B(empty_threshold[4]),
    .Y(_024_)
  );
  NAND _206_ (
    .A(reset_L),
    .B(_023_),
    .Y(_025_)
  );
  NOR _207_ (
    .A(_024_),
    .B(_025_),
    .Y(almost_empty)
  );
  NAND _208_ (
    .A(_054_),
    .B(full_threshold[3]),
    .Y(_026_)
  );
  NAND _209_ (
    .A(counter[2]),
    .B(_061_),
    .Y(_027_)
  );
  NAND _210_ (
    .A(counter[1]),
    .B(_060_),
    .Y(_028_)
  );
  NAND _211_ (
    .A(_056_),
    .B(full_threshold[1]),
    .Y(_029_)
  );
  NAND _212_ (
    .A(_057_),
    .B(full_threshold[0]),
    .Y(_030_)
  );
  NAND _213_ (
    .A(_029_),
    .B(_030_),
    .Y(_031_)
  );
  NAND _214_ (
    .A(_028_),
    .B(_031_),
    .Y(_032_)
  );
  NOR _215_ (
    .A(_054_),
    .B(full_threshold[3]),
    .Y(_033_)
  );
  NOR _216_ (
    .A(counter[2]),
    .B(_061_),
    .Y(_034_)
  );
  NOR _217_ (
    .A(_033_),
    .B(_034_),
    .Y(_035_)
  );
  NAND _218_ (
    .A(_032_),
    .B(_035_),
    .Y(_036_)
  );
  NAND _219_ (
    .A(_027_),
    .B(_036_),
    .Y(_037_)
  );
  NAND _220_ (
    .A(_026_),
    .B(_037_),
    .Y(_038_)
  );
  NAND _221_ (
    .A(counter[4]),
    .B(_062_),
    .Y(_039_)
  );
  NAND _222_ (
    .A(_038_),
    .B(_039_),
    .Y(_040_)
  );
  NOR _223_ (
    .A(_033_),
    .B(_040_),
    .Y(_041_)
  );
  NAND _224_ (
    .A(_052_),
    .B(full_threshold[4]),
    .Y(_042_)
  );
  NAND _225_ (
    .A(reset_L),
    .B(_042_),
    .Y(_043_)
  );
  NOR _226_ (
    .A(_041_),
    .B(_043_),
    .Y(almost_full)
  );
  NAND _227_ (
    .A(counter[4]),
    .B(_077_),
    .Y(_044_)
  );
  NAND _228_ (
    .A(_078_),
    .B(_044_),
    .Y(_045_)
  );
  NAND _229_ (
    .A(_079_),
    .B(_045_),
    .Y(_046_)
  );
  NOR _230_ (
    .A(counter[4]),
    .B(_066_),
    .Y(_047_)
  );
  NAND _231_ (
    .A(_089_),
    .B(_047_),
    .Y(_048_)
  );
  NOR _232_ (
    .A(_052_),
    .B(_070_),
    .Y(_049_)
  );
  NAND _233_ (
    .A(_046_),
    .B(_048_),
    .Y(_050_)
  );
  NOR _234_ (
    .A(_049_),
    .B(_050_),
    .Y(_051_)
  );
  NOR _235_ (
    .A(_053_),
    .B(_051_),
    .Y(_005_)
  );
  (* src = "FIFO/control_logic.v:48.1-73.4" *)
  DFF _236_ (
    .C(clk),
    .D(_000_),
    .Q(error)
  );
  (* src = "FIFO/control_logic.v:48.1-73.4" *)
  DFF _237_ (
    .C(clk),
    .D(_001_),
    .Q(counter[0])
  );
  (* src = "FIFO/control_logic.v:48.1-73.4" *)
  DFF _238_ (
    .C(clk),
    .D(_002_),
    .Q(counter[1])
  );
  (* src = "FIFO/control_logic.v:48.1-73.4" *)
  DFF _239_ (
    .C(clk),
    .D(_003_),
    .Q(counter[2])
  );
  (* src = "FIFO/control_logic.v:48.1-73.4" *)
  DFF _240_ (
    .C(clk),
    .D(_004_),
    .Q(counter[3])
  );
  (* src = "FIFO/control_logic.v:48.1-73.4" *)
  DFF _241_ (
    .C(clk),
    .D(_005_),
    .Q(counter[4])
  );
endmodule

(* dynports =  1  *)
(* hdlname = "\\control_logic" *)
(* src = "FIFO/control_logic.v:1.1-98.10" *)
module \$paramod\control_logic\MEM_SIZE=4 (full_threshold, empty_threshold, fifo_synth_rd, fifo_synth_wr, clk, reset_L, error, almost_empty, almost_full, fifo_synth_full, fifo_synth_empty);
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire _111_;
  wire _112_;
  wire _113_;
  wire _114_;
  wire _115_;
  wire _116_;
  wire _117_;
  wire _118_;
  wire _119_;
  wire _120_;
  (* src = "FIFO/control_logic.v:15.16-15.28" *)
  output almost_empty;
  (* src = "FIFO/control_logic.v:16.16-16.27" *)
  output almost_full;
  (* src = "FIFO/control_logic.v:12.11-12.14" *)
  input clk;
  (* src = "FIFO/control_logic.v:20.17-20.24" *)
  wire [4:0] counter;
  (* src = "FIFO/control_logic.v:9.23-9.38" *)
  input [4:0] empty_threshold;
  (* src = "FIFO/control_logic.v:14.16-14.21" *)
  output error;
  (* src = "FIFO/control_logic.v:18.16-18.26" *)
  output fifo_synth_empty;
  (* src = "FIFO/control_logic.v:17.16-17.25" *)
  output fifo_synth_full;
  (* src = "FIFO/control_logic.v:10.11-10.18" *)
  input fifo_synth_rd;
  (* src = "FIFO/control_logic.v:11.11-11.18" *)
  input fifo_synth_wr;
  (* src = "FIFO/control_logic.v:8.23-8.37" *)
  input [4:0] full_threshold;
  (* src = "FIFO/control_logic.v:13.11-13.18" *)
  input reset_L;
  NOT _121_ (
    .A(counter[4]),
    .Y(_056_)
  );
  NOT _122_ (
    .A(reset_L),
    .Y(_057_)
  );
  NOT _123_ (
    .A(counter[3]),
    .Y(_058_)
  );
  NOT _124_ (
    .A(counter[2]),
    .Y(_059_)
  );
  NOT _125_ (
    .A(counter[1]),
    .Y(_060_)
  );
  NOT _126_ (
    .A(counter[0]),
    .Y(_061_)
  );
  NOT _127_ (
    .A(fifo_synth_rd),
    .Y(_062_)
  );
  NOT _128_ (
    .A(fifo_synth_wr),
    .Y(_063_)
  );
  NOT _129_ (
    .A(full_threshold[1]),
    .Y(_064_)
  );
  NOT _130_ (
    .A(full_threshold[4]),
    .Y(_065_)
  );
  NOT _131_ (
    .A(empty_threshold[2]),
    .Y(_066_)
  );
  NOT _132_ (
    .A(empty_threshold[3]),
    .Y(_067_)
  );
  NOR _133_ (
    .A(_062_),
    .B(fifo_synth_wr),
    .Y(_068_)
  );
  NOT _134_ (
    .A(_068_),
    .Y(_069_)
  );
  NOR _135_ (
    .A(counter[1]),
    .B(counter[0]),
    .Y(_070_)
  );
  NAND _136_ (
    .A(_060_),
    .B(_061_),
    .Y(_071_)
  );
  NOR _137_ (
    .A(counter[4]),
    .B(counter[3]),
    .Y(_072_)
  );
  NAND _138_ (
    .A(_056_),
    .B(_058_),
    .Y(_073_)
  );
  NAND _139_ (
    .A(_059_),
    .B(_072_),
    .Y(_074_)
  );
  NAND _140_ (
    .A(_059_),
    .B(_070_),
    .Y(_075_)
  );
  NOR _141_ (
    .A(counter[3]),
    .B(_075_),
    .Y(_076_)
  );
  NOT _142_ (
    .A(_076_),
    .Y(_077_)
  );
  NOR _143_ (
    .A(_073_),
    .B(_075_),
    .Y(_078_)
  );
  NAND _144_ (
    .A(_056_),
    .B(_076_),
    .Y(_079_)
  );
  NAND _145_ (
    .A(reset_L),
    .B(_078_),
    .Y(_080_)
  );
  NOT _146_ (
    .A(_080_),
    .Y(fifo_synth_empty)
  );
  NOR _147_ (
    .A(_069_),
    .B(fifo_synth_empty),
    .Y(_081_)
  );
  NAND _148_ (
    .A(_068_),
    .B(_080_),
    .Y(_082_)
  );
  NOR _149_ (
    .A(fifo_synth_rd),
    .B(_063_),
    .Y(_083_)
  );
  NOT _150_ (
    .A(_083_),
    .Y(_084_)
  );
  NAND _151_ (
    .A(reset_L),
    .B(_074_),
    .Y(_085_)
  );
  NOT _152_ (
    .A(_085_),
    .Y(fifo_synth_full)
  );
  NOR _153_ (
    .A(_084_),
    .B(fifo_synth_full),
    .Y(_086_)
  );
  NAND _154_ (
    .A(_083_),
    .B(_085_),
    .Y(_087_)
  );
  NAND _155_ (
    .A(_082_),
    .B(_087_),
    .Y(_088_)
  );
  NOR _156_ (
    .A(_060_),
    .B(_061_),
    .Y(_089_)
  );
  NAND _157_ (
    .A(counter[1]),
    .B(counter[0]),
    .Y(_090_)
  );
  NOR _158_ (
    .A(_059_),
    .B(_090_),
    .Y(_091_)
  );
  NAND _159_ (
    .A(counter[3]),
    .B(_091_),
    .Y(_092_)
  );
  NOT _160_ (
    .A(_092_),
    .Y(_093_)
  );
  NAND _161_ (
    .A(_086_),
    .B(_092_),
    .Y(_094_)
  );
  NAND _162_ (
    .A(_088_),
    .B(_094_),
    .Y(_095_)
  );
  NAND _163_ (
    .A(counter[3]),
    .B(_075_),
    .Y(_096_)
  );
  NAND _164_ (
    .A(_077_),
    .B(_096_),
    .Y(_097_)
  );
  NAND _165_ (
    .A(_081_),
    .B(_097_),
    .Y(_098_)
  );
  NOR _166_ (
    .A(_058_),
    .B(_088_),
    .Y(_099_)
  );
  NOR _167_ (
    .A(counter[3]),
    .B(_091_),
    .Y(_100_)
  );
  NOR _168_ (
    .A(_094_),
    .B(_100_),
    .Y(_101_)
  );
  NOT _169_ (
    .A(_101_),
    .Y(_102_)
  );
  NAND _170_ (
    .A(_098_),
    .B(_102_),
    .Y(_103_)
  );
  NOR _171_ (
    .A(_099_),
    .B(_103_),
    .Y(_104_)
  );
  NOR _172_ (
    .A(_057_),
    .B(_104_),
    .Y(_004_)
  );
  NOR _173_ (
    .A(_059_),
    .B(_088_),
    .Y(_105_)
  );
  NAND _174_ (
    .A(counter[2]),
    .B(_071_),
    .Y(_106_)
  );
  NAND _175_ (
    .A(_075_),
    .B(_106_),
    .Y(_107_)
  );
  NAND _176_ (
    .A(_081_),
    .B(_107_),
    .Y(_108_)
  );
  NOR _177_ (
    .A(counter[2]),
    .B(_089_),
    .Y(_109_)
  );
  NOR _178_ (
    .A(_091_),
    .B(_109_),
    .Y(_110_)
  );
  NAND _179_ (
    .A(_086_),
    .B(_110_),
    .Y(_111_)
  );
  NAND _180_ (
    .A(_108_),
    .B(_111_),
    .Y(_112_)
  );
  NOR _181_ (
    .A(_105_),
    .B(_112_),
    .Y(_113_)
  );
  NOR _182_ (
    .A(_057_),
    .B(_113_),
    .Y(_003_)
  );
  NOR _183_ (
    .A(_060_),
    .B(_088_),
    .Y(_114_)
  );
  NOR _184_ (
    .A(_070_),
    .B(_089_),
    .Y(_115_)
  );
  NAND _185_ (
    .A(_071_),
    .B(_090_),
    .Y(_116_)
  );
  NOR _186_ (
    .A(_086_),
    .B(_116_),
    .Y(_117_)
  );
  NOR _187_ (
    .A(_081_),
    .B(_115_),
    .Y(_118_)
  );
  NOR _188_ (
    .A(_117_),
    .B(_118_),
    .Y(_119_)
  );
  NOR _189_ (
    .A(_114_),
    .B(_119_),
    .Y(_120_)
  );
  NOR _190_ (
    .A(_057_),
    .B(_120_),
    .Y(_002_)
  );
  NOR _191_ (
    .A(counter[0]),
    .B(_088_),
    .Y(_006_)
  );
  NAND _192_ (
    .A(counter[0]),
    .B(_088_),
    .Y(_007_)
  );
  NAND _193_ (
    .A(reset_L),
    .B(_007_),
    .Y(_008_)
  );
  NOR _194_ (
    .A(_006_),
    .B(_008_),
    .Y(_001_)
  );
  NAND _195_ (
    .A(_083_),
    .B(fifo_synth_full),
    .Y(_009_)
  );
  NAND _196_ (
    .A(error),
    .B(_087_),
    .Y(_010_)
  );
  NAND _197_ (
    .A(_069_),
    .B(_010_),
    .Y(_011_)
  );
  NOR _198_ (
    .A(_057_),
    .B(_081_),
    .Y(_012_)
  );
  NAND _199_ (
    .A(_011_),
    .B(_012_),
    .Y(_013_)
  );
  NAND _200_ (
    .A(_009_),
    .B(_013_),
    .Y(_000_)
  );
  NOR _201_ (
    .A(_061_),
    .B(empty_threshold[0]),
    .Y(_014_)
  );
  NOR _202_ (
    .A(_060_),
    .B(empty_threshold[1]),
    .Y(_015_)
  );
  NOR _203_ (
    .A(_014_),
    .B(_015_),
    .Y(_016_)
  );
  NAND _204_ (
    .A(_059_),
    .B(empty_threshold[2]),
    .Y(_017_)
  );
  NAND _205_ (
    .A(_060_),
    .B(empty_threshold[1]),
    .Y(_018_)
  );
  NAND _206_ (
    .A(_017_),
    .B(_018_),
    .Y(_019_)
  );
  NOR _207_ (
    .A(_016_),
    .B(_019_),
    .Y(_020_)
  );
  NAND _208_ (
    .A(counter[3]),
    .B(_067_),
    .Y(_021_)
  );
  NAND _209_ (
    .A(counter[2]),
    .B(_066_),
    .Y(_022_)
  );
  NAND _210_ (
    .A(_021_),
    .B(_022_),
    .Y(_023_)
  );
  NOR _211_ (
    .A(_020_),
    .B(_023_),
    .Y(_024_)
  );
  NAND _212_ (
    .A(_056_),
    .B(empty_threshold[4]),
    .Y(_025_)
  );
  NOR _213_ (
    .A(counter[3]),
    .B(_067_),
    .Y(_026_)
  );
  NOR _214_ (
    .A(_024_),
    .B(_026_),
    .Y(_027_)
  );
  NAND _215_ (
    .A(_025_),
    .B(_027_),
    .Y(_028_)
  );
  NOR _216_ (
    .A(_056_),
    .B(empty_threshold[4]),
    .Y(_029_)
  );
  NAND _217_ (
    .A(reset_L),
    .B(_028_),
    .Y(_030_)
  );
  NOR _218_ (
    .A(_029_),
    .B(_030_),
    .Y(almost_empty)
  );
  NAND _219_ (
    .A(_060_),
    .B(full_threshold[1]),
    .Y(_031_)
  );
  NAND _220_ (
    .A(_061_),
    .B(full_threshold[0]),
    .Y(_032_)
  );
  NAND _221_ (
    .A(_031_),
    .B(_032_),
    .Y(_033_)
  );
  NOR _222_ (
    .A(_059_),
    .B(full_threshold[2]),
    .Y(_034_)
  );
  NAND _223_ (
    .A(counter[1]),
    .B(_064_),
    .Y(_035_)
  );
  NAND _224_ (
    .A(_033_),
    .B(_035_),
    .Y(_036_)
  );
  NOR _225_ (
    .A(_034_),
    .B(_036_),
    .Y(_037_)
  );
  NAND _226_ (
    .A(_058_),
    .B(full_threshold[3]),
    .Y(_038_)
  );
  NAND _227_ (
    .A(_059_),
    .B(full_threshold[2]),
    .Y(_039_)
  );
  NAND _228_ (
    .A(_038_),
    .B(_039_),
    .Y(_040_)
  );
  NOR _229_ (
    .A(_037_),
    .B(_040_),
    .Y(_041_)
  );
  NAND _230_ (
    .A(counter[4]),
    .B(_065_),
    .Y(_042_)
  );
  NOR _231_ (
    .A(_058_),
    .B(full_threshold[3]),
    .Y(_043_)
  );
  NOR _232_ (
    .A(_041_),
    .B(_043_),
    .Y(_044_)
  );
  NAND _233_ (
    .A(_042_),
    .B(_044_),
    .Y(_045_)
  );
  NOR _234_ (
    .A(counter[4]),
    .B(_065_),
    .Y(_046_)
  );
  NAND _235_ (
    .A(reset_L),
    .B(_045_),
    .Y(_047_)
  );
  NOR _236_ (
    .A(_046_),
    .B(_047_),
    .Y(almost_full)
  );
  NAND _237_ (
    .A(counter[4]),
    .B(_095_),
    .Y(_048_)
  );
  NAND _238_ (
    .A(_056_),
    .B(_093_),
    .Y(_049_)
  );
  NOR _239_ (
    .A(_087_),
    .B(_049_),
    .Y(_050_)
  );
  NAND _240_ (
    .A(counter[4]),
    .B(_077_),
    .Y(_051_)
  );
  NAND _241_ (
    .A(_079_),
    .B(_051_),
    .Y(_052_)
  );
  NAND _242_ (
    .A(_081_),
    .B(_052_),
    .Y(_053_)
  );
  NAND _243_ (
    .A(_048_),
    .B(_053_),
    .Y(_054_)
  );
  NOR _244_ (
    .A(_050_),
    .B(_054_),
    .Y(_055_)
  );
  NOR _245_ (
    .A(_057_),
    .B(_055_),
    .Y(_005_)
  );
  (* src = "FIFO/control_logic.v:48.1-73.4" *)
  DFF _246_ (
    .C(clk),
    .D(_000_),
    .Q(error)
  );
  (* src = "FIFO/control_logic.v:48.1-73.4" *)
  DFF _247_ (
    .C(clk),
    .D(_001_),
    .Q(counter[0])
  );
  (* src = "FIFO/control_logic.v:48.1-73.4" *)
  DFF _248_ (
    .C(clk),
    .D(_002_),
    .Q(counter[1])
  );
  (* src = "FIFO/control_logic.v:48.1-73.4" *)
  DFF _249_ (
    .C(clk),
    .D(_003_),
    .Q(counter[2])
  );
  (* src = "FIFO/control_logic.v:48.1-73.4" *)
  DFF _250_ (
    .C(clk),
    .D(_004_),
    .Q(counter[3])
  );
  (* src = "FIFO/control_logic.v:48.1-73.4" *)
  DFF _251_ (
    .C(clk),
    .D(_005_),
    .Q(counter[4])
  );
endmodule

(* dynports =  1  *)
(* hdlname = "\\fifo_synth" *)
(* src = "FIFO/fifo_synth.v:1.1-87.10" *)
module \$paramod\fifo_synth\MEM_SIZE=16 (fifo_synth_data_out, error, almost_empty, almost_full, fifo_synth_full, fifo_synth_empty, fifo_synth_wr, fifo_synth_rd, fifo_synth_data_in, full_threshold, empty_threshold, clk, reset_L);
  (* src = "FIFO/fifo_synth.v:10.12-10.24" *)
  output almost_empty;
  (* src = "FIFO/fifo_synth.v:11.12-11.23" *)
  output almost_full;
  (* src = "FIFO/fifo_synth.v:19.11-19.14" *)
  input clk;
  (* src = "FIFO/fifo_synth.v:80.24-80.34" *)
  wire [5:0] data_in_MM;
  (* src = "FIFO/fifo_synth.v:24.22-24.33" *)
  wire [5:0] data_out_MM;
  (* src = "FIFO/fifo_synth.v:18.23-18.38" *)
  input [4:0] empty_threshold;
  (* src = "FIFO/fifo_synth.v:9.12-9.17" *)
  output error;
  (* src = "FIFO/fifo_synth.v:16.27-16.39" *)
  input [5:0] fifo_synth_data_in;
  (* src = "FIFO/fifo_synth.v:8.32-8.45" *)
  output [5:0] fifo_synth_data_out;
  (* src = "FIFO/fifo_synth.v:13.12-13.22" *)
  output fifo_synth_empty;
  (* src = "FIFO/fifo_synth.v:12.12-12.21" *)
  output fifo_synth_full;
  (* src = "FIFO/fifo_synth.v:15.11-15.18" *)
  input fifo_synth_rd;
  (* src = "FIFO/fifo_synth.v:14.11-14.18" *)
  input fifo_synth_wr;
  (* src = "FIFO/fifo_synth.v:17.23-17.37" *)
  input [4:0] full_threshold;
  (* src = "FIFO/fifo_synth.v:25.8-25.11" *)
  wire pop;
  (* src = "FIFO/fifo_synth.v:26.8-26.12" *)
  wire push;
  (* src = "FIFO/fifo_synth.v:27.18-27.24" *)
  wire [4:0] rd_ptr;
  (* src = "FIFO/fifo_synth.v:20.11-20.18" *)
  input reset_L;
  (* src = "FIFO/fifo_synth.v:28.18-28.24" *)
  wire [4:0] wr_ptr;
  (* src = "FIFO/fifo_synth.v:53.38-66.28" *)
  \$paramod\control_logic\MEM_SIZE=16  control_log (
    .almost_empty(almost_empty),
    .almost_full(almost_full),
    .clk(clk),
    .empty_threshold(empty_threshold),
    .error(error),
    .fifo_synth_empty(fifo_synth_empty),
    .fifo_synth_full(fifo_synth_full),
    .fifo_synth_rd(fifo_synth_rd),
    .fifo_synth_wr(fifo_synth_wr),
    .full_threshold(full_threshold),
    .reset_L(reset_L)
  );
  (* src = "FIFO/fifo_synth.v:68.31-78.23" *)
  \$paramod\memory\MEM_SIZE=16  memoria (
    .clk(clk),
    .data_in_MM(fifo_synth_data_in),
    .data_out_MM(data_out_MM),
    .pop(pop),
    .push(push),
    .rd_ptr(rd_ptr),
    .reset_L(reset_L),
    .wr_ptr(wr_ptr)
  );
  (* src = "FIFO/fifo_synth.v:42.35-51.29" *)
  \$paramod\read_logic\MEM_SIZE=16  read_log (
    .clk(clk),
    .fifo_synth_empty(fifo_synth_empty),
    .fifo_synth_rd(fifo_synth_rd),
    .fifo_synth_wr(fifo_synth_wr),
    .pop(pop),
    .rd_ptr(rd_ptr),
    .reset_L(reset_L)
  );
  (* src = "FIFO/fifo_synth.v:31.36-40.31" *)
  \$paramod\write_logic\MEM_SIZE=16  write_log (
    .clk(clk),
    .fifo_synth_full(fifo_synth_full),
    .fifo_synth_rd(fifo_synth_rd),
    .fifo_synth_wr(fifo_synth_wr),
    .push(push),
    .reset_L(reset_L),
    .wr_ptr(wr_ptr)
  );
  assign data_in_MM = fifo_synth_data_in;
  assign fifo_synth_data_out = data_out_MM;
endmodule

(* dynports =  1  *)
(* hdlname = "\\fifo_synth" *)
(* src = "FIFO/fifo_synth.v:1.1-87.10" *)
module \$paramod\fifo_synth\MEM_SIZE=4 (fifo_synth_data_out, error, almost_empty, almost_full, fifo_synth_full, fifo_synth_empty, fifo_synth_wr, fifo_synth_rd, fifo_synth_data_in, full_threshold, empty_threshold, clk, reset_L);
  (* src = "FIFO/fifo_synth.v:10.12-10.24" *)
  output almost_empty;
  (* src = "FIFO/fifo_synth.v:11.12-11.23" *)
  output almost_full;
  (* src = "FIFO/fifo_synth.v:19.11-19.14" *)
  input clk;
  (* src = "FIFO/fifo_synth.v:80.24-80.34" *)
  wire [5:0] data_in_MM;
  (* src = "FIFO/fifo_synth.v:24.22-24.33" *)
  wire [5:0] data_out_MM;
  (* src = "FIFO/fifo_synth.v:18.23-18.38" *)
  input [4:0] empty_threshold;
  (* src = "FIFO/fifo_synth.v:9.12-9.17" *)
  output error;
  (* src = "FIFO/fifo_synth.v:16.27-16.39" *)
  input [5:0] fifo_synth_data_in;
  (* src = "FIFO/fifo_synth.v:8.32-8.45" *)
  output [5:0] fifo_synth_data_out;
  (* src = "FIFO/fifo_synth.v:13.12-13.22" *)
  output fifo_synth_empty;
  (* src = "FIFO/fifo_synth.v:12.12-12.21" *)
  output fifo_synth_full;
  (* src = "FIFO/fifo_synth.v:15.11-15.18" *)
  input fifo_synth_rd;
  (* src = "FIFO/fifo_synth.v:14.11-14.18" *)
  input fifo_synth_wr;
  (* src = "FIFO/fifo_synth.v:17.23-17.37" *)
  input [4:0] full_threshold;
  (* src = "FIFO/fifo_synth.v:25.8-25.11" *)
  wire pop;
  (* src = "FIFO/fifo_synth.v:26.8-26.12" *)
  wire push;
  (* src = "FIFO/fifo_synth.v:27.18-27.24" *)
  wire [4:0] rd_ptr;
  (* src = "FIFO/fifo_synth.v:20.11-20.18" *)
  input reset_L;
  (* src = "FIFO/fifo_synth.v:28.18-28.24" *)
  wire [4:0] wr_ptr;
  (* src = "FIFO/fifo_synth.v:53.38-66.28" *)
  \$paramod\control_logic\MEM_SIZE=4  control_log (
    .almost_empty(almost_empty),
    .almost_full(almost_full),
    .clk(clk),
    .empty_threshold(empty_threshold),
    .error(error),
    .fifo_synth_empty(fifo_synth_empty),
    .fifo_synth_full(fifo_synth_full),
    .fifo_synth_rd(fifo_synth_rd),
    .fifo_synth_wr(fifo_synth_wr),
    .full_threshold(full_threshold),
    .reset_L(reset_L)
  );
  (* src = "FIFO/fifo_synth.v:68.31-78.23" *)
  \$paramod\memory\MEM_SIZE=4  memoria (
    .clk(clk),
    .data_in_MM(fifo_synth_data_in),
    .data_out_MM(data_out_MM),
    .pop(pop),
    .push(push),
    .rd_ptr(rd_ptr),
    .reset_L(reset_L),
    .wr_ptr(wr_ptr)
  );
  (* src = "FIFO/fifo_synth.v:42.35-51.29" *)
  \$paramod\read_logic\MEM_SIZE=4  read_log (
    .clk(clk),
    .fifo_synth_empty(fifo_synth_empty),
    .fifo_synth_rd(fifo_synth_rd),
    .fifo_synth_wr(fifo_synth_wr),
    .pop(pop),
    .rd_ptr(rd_ptr),
    .reset_L(reset_L)
  );
  (* src = "FIFO/fifo_synth.v:31.36-40.31" *)
  \$paramod\write_logic\MEM_SIZE=4  write_log (
    .clk(clk),
    .fifo_synth_full(fifo_synth_full),
    .fifo_synth_rd(fifo_synth_rd),
    .fifo_synth_wr(fifo_synth_wr),
    .push(push),
    .reset_L(reset_L),
    .wr_ptr(wr_ptr)
  );
  assign data_in_MM = fifo_synth_data_in;
  assign fifo_synth_data_out = data_out_MM;
endmodule

(* dynports =  1  *)
(* hdlname = "\\memory" *)
(* src = "FIFO/memory.v:1.1-43.10" *)
module \$paramod\memory\MEM_SIZE=16 (rd_ptr, wr_ptr, data_in_MM, push, pop, reset_L, clk, data_out_MM);
  wire _0000_;
  wire _0001_;
  wire _0002_;
  wire _0003_;
  wire _0004_;
  wire _0005_;
  wire _0006_;
  wire _0007_;
  wire _0008_;
  wire _0009_;
  wire _0010_;
  wire _0011_;
  wire _0012_;
  wire _0013_;
  wire _0014_;
  wire _0015_;
  wire _0016_;
  wire _0017_;
  wire _0018_;
  wire _0019_;
  wire _0020_;
  wire _0021_;
  wire _0022_;
  wire _0023_;
  wire _0024_;
  wire _0025_;
  wire _0026_;
  wire _0027_;
  wire _0028_;
  wire _0029_;
  wire _0030_;
  wire _0031_;
  wire _0032_;
  wire _0033_;
  wire _0034_;
  wire _0035_;
  wire _0036_;
  wire _0037_;
  wire _0038_;
  wire _0039_;
  wire _0040_;
  wire _0041_;
  wire _0042_;
  wire _0043_;
  wire _0044_;
  wire _0045_;
  wire _0046_;
  wire _0047_;
  wire _0048_;
  wire _0049_;
  wire _0050_;
  wire _0051_;
  wire _0052_;
  wire _0053_;
  wire _0054_;
  wire _0055_;
  wire _0056_;
  wire _0057_;
  wire _0058_;
  wire _0059_;
  wire _0060_;
  wire _0061_;
  wire _0062_;
  wire _0063_;
  wire _0064_;
  wire _0065_;
  wire _0066_;
  wire _0067_;
  wire _0068_;
  wire _0069_;
  wire _0070_;
  wire _0071_;
  wire _0072_;
  wire _0073_;
  wire _0074_;
  wire _0075_;
  wire _0076_;
  wire _0077_;
  wire _0078_;
  wire _0079_;
  wire _0080_;
  wire _0081_;
  wire _0082_;
  wire _0083_;
  wire _0084_;
  wire _0085_;
  wire _0086_;
  wire _0087_;
  wire _0088_;
  wire _0089_;
  wire _0090_;
  wire _0091_;
  wire _0092_;
  wire _0093_;
  wire _0094_;
  wire _0095_;
  wire _0096_;
  wire _0097_;
  wire _0098_;
  wire _0099_;
  wire _0100_;
  wire _0101_;
  wire _0102_;
  wire _0103_;
  wire _0104_;
  wire _0105_;
  wire _0106_;
  wire _0107_;
  wire _0108_;
  wire _0109_;
  wire _0110_;
  wire _0111_;
  wire _0112_;
  wire _0113_;
  wire _0114_;
  wire _0115_;
  wire _0116_;
  wire _0117_;
  wire _0118_;
  wire _0119_;
  wire _0120_;
  wire _0121_;
  wire _0122_;
  wire _0123_;
  wire _0124_;
  wire _0125_;
  wire _0126_;
  wire _0127_;
  wire _0128_;
  wire _0129_;
  wire _0130_;
  wire _0131_;
  wire _0132_;
  wire _0133_;
  wire _0134_;
  wire _0135_;
  wire _0136_;
  wire _0137_;
  wire _0138_;
  wire _0139_;
  wire _0140_;
  wire _0141_;
  wire _0142_;
  wire _0143_;
  wire _0144_;
  wire _0145_;
  wire _0146_;
  wire _0147_;
  wire _0148_;
  wire _0149_;
  wire _0150_;
  wire _0151_;
  wire _0152_;
  wire _0153_;
  wire _0154_;
  wire _0155_;
  wire _0156_;
  wire _0157_;
  wire _0158_;
  wire _0159_;
  wire _0160_;
  wire _0161_;
  wire _0162_;
  wire _0163_;
  wire _0164_;
  wire _0165_;
  wire _0166_;
  wire _0167_;
  wire _0168_;
  wire _0169_;
  wire _0170_;
  wire _0171_;
  wire _0172_;
  wire _0173_;
  wire _0174_;
  wire _0175_;
  wire _0176_;
  wire _0177_;
  wire _0178_;
  wire _0179_;
  wire _0180_;
  wire _0181_;
  wire _0182_;
  wire _0183_;
  wire _0184_;
  wire _0185_;
  wire _0186_;
  wire _0187_;
  wire _0188_;
  wire _0189_;
  wire _0190_;
  wire _0191_;
  wire _0192_;
  wire _0193_;
  wire _0194_;
  wire _0195_;
  wire _0196_;
  wire _0197_;
  wire _0198_;
  wire _0199_;
  wire _0200_;
  wire _0201_;
  wire _0202_;
  wire _0203_;
  wire _0204_;
  wire _0205_;
  wire _0206_;
  wire _0207_;
  wire _0208_;
  wire _0209_;
  wire _0210_;
  wire _0211_;
  wire _0212_;
  wire _0213_;
  wire _0214_;
  wire _0215_;
  wire _0216_;
  wire _0217_;
  wire _0218_;
  wire _0219_;
  wire _0220_;
  wire _0221_;
  wire _0222_;
  wire _0223_;
  wire _0224_;
  wire _0225_;
  wire _0226_;
  wire _0227_;
  wire _0228_;
  wire _0229_;
  wire _0230_;
  wire _0231_;
  wire _0232_;
  wire _0233_;
  wire _0234_;
  wire _0235_;
  wire _0236_;
  wire _0237_;
  wire _0238_;
  wire _0239_;
  wire _0240_;
  wire _0241_;
  wire _0242_;
  wire _0243_;
  wire _0244_;
  wire _0245_;
  wire _0246_;
  wire _0247_;
  wire _0248_;
  wire _0249_;
  wire _0250_;
  wire _0251_;
  wire _0252_;
  wire _0253_;
  wire _0254_;
  wire _0255_;
  wire _0256_;
  wire _0257_;
  wire _0258_;
  wire _0259_;
  wire _0260_;
  wire _0261_;
  wire _0262_;
  wire _0263_;
  wire _0264_;
  wire _0265_;
  wire _0266_;
  wire _0267_;
  wire _0268_;
  wire _0269_;
  wire _0270_;
  wire _0271_;
  wire _0272_;
  wire _0273_;
  wire _0274_;
  wire _0275_;
  wire _0276_;
  wire _0277_;
  wire _0278_;
  wire _0279_;
  wire _0280_;
  wire _0281_;
  wire _0282_;
  wire _0283_;
  wire _0284_;
  wire _0285_;
  wire _0286_;
  wire _0287_;
  wire _0288_;
  wire _0289_;
  wire _0290_;
  wire _0291_;
  wire _0292_;
  wire _0293_;
  wire _0294_;
  wire _0295_;
  wire _0296_;
  wire _0297_;
  wire _0298_;
  wire _0299_;
  wire _0300_;
  wire _0301_;
  wire _0302_;
  wire _0303_;
  wire _0304_;
  wire _0305_;
  wire _0306_;
  wire _0307_;
  wire _0308_;
  wire _0309_;
  wire _0310_;
  wire _0311_;
  wire _0312_;
  wire _0313_;
  wire _0314_;
  wire _0315_;
  wire _0316_;
  wire _0317_;
  wire _0318_;
  wire _0319_;
  wire _0320_;
  wire _0321_;
  wire _0322_;
  wire _0323_;
  wire _0324_;
  wire _0325_;
  wire _0326_;
  wire _0327_;
  wire _0328_;
  wire _0329_;
  wire _0330_;
  wire _0331_;
  wire _0332_;
  wire _0333_;
  wire _0334_;
  wire _0335_;
  wire _0336_;
  wire _0337_;
  wire _0338_;
  wire _0339_;
  wire _0340_;
  wire _0341_;
  wire _0342_;
  wire _0343_;
  wire _0344_;
  wire _0345_;
  wire _0346_;
  wire _0347_;
  wire _0348_;
  wire _0349_;
  wire _0350_;
  wire _0351_;
  wire _0352_;
  wire _0353_;
  wire _0354_;
  wire _0355_;
  wire _0356_;
  wire _0357_;
  wire _0358_;
  wire _0359_;
  wire _0360_;
  wire _0361_;
  wire _0362_;
  wire _0363_;
  wire _0364_;
  wire _0365_;
  wire _0366_;
  wire _0367_;
  wire _0368_;
  wire _0369_;
  wire _0370_;
  wire _0371_;
  wire _0372_;
  wire _0373_;
  wire _0374_;
  wire _0375_;
  wire _0376_;
  wire _0377_;
  wire _0378_;
  wire _0379_;
  wire _0380_;
  wire _0381_;
  wire _0382_;
  wire _0383_;
  wire _0384_;
  wire _0385_;
  wire _0386_;
  wire _0387_;
  wire _0388_;
  wire _0389_;
  wire _0390_;
  wire _0391_;
  wire _0392_;
  wire _0393_;
  wire _0394_;
  wire _0395_;
  wire _0396_;
  wire _0397_;
  wire _0398_;
  wire _0399_;
  wire _0400_;
  wire _0401_;
  wire _0402_;
  wire _0403_;
  wire _0404_;
  wire _0405_;
  wire _0406_;
  wire _0407_;
  wire _0408_;
  wire _0409_;
  wire _0410_;
  wire _0411_;
  wire _0412_;
  wire _0413_;
  wire _0414_;
  wire _0415_;
  wire _0416_;
  wire _0417_;
  wire _0418_;
  wire _0419_;
  wire _0420_;
  wire _0421_;
  wire _0422_;
  wire _0423_;
  wire _0424_;
  wire _0425_;
  wire _0426_;
  wire _0427_;
  wire _0428_;
  wire _0429_;
  wire _0430_;
  wire _0431_;
  wire _0432_;
  wire _0433_;
  wire _0434_;
  wire _0435_;
  wire _0436_;
  wire _0437_;
  wire _0438_;
  wire _0439_;
  wire _0440_;
  wire _0441_;
  wire _0442_;
  wire _0443_;
  wire _0444_;
  wire _0445_;
  wire _0446_;
  wire _0447_;
  wire _0448_;
  wire _0449_;
  wire _0450_;
  wire _0451_;
  wire _0452_;
  wire _0453_;
  wire _0454_;
  wire _0455_;
  wire _0456_;
  wire _0457_;
  wire _0458_;
  wire _0459_;
  wire _0460_;
  wire _0461_;
  wire _0462_;
  wire _0463_;
  wire _0464_;
  wire _0465_;
  wire _0466_;
  wire _0467_;
  wire _0468_;
  wire _0469_;
  wire _0470_;
  wire _0471_;
  wire _0472_;
  wire _0473_;
  wire _0474_;
  wire _0475_;
  wire _0476_;
  wire _0477_;
  wire _0478_;
  wire _0479_;
  wire _0480_;
  wire _0481_;
  wire _0482_;
  wire _0483_;
  wire _0484_;
  wire _0485_;
  wire _0486_;
  wire _0487_;
  wire _0488_;
  wire _0489_;
  wire _0490_;
  wire _0491_;
  wire _0492_;
  wire _0493_;
  wire _0494_;
  wire _0495_;
  wire _0496_;
  wire _0497_;
  wire _0498_;
  wire _0499_;
  wire _0500_;
  wire _0501_;
  wire _0502_;
  wire _0503_;
  wire _0504_;
  wire _0505_;
  wire _0506_;
  wire _0507_;
  wire _0508_;
  wire _0509_;
  wire _0510_;
  wire _0511_;
  wire _0512_;
  wire _0513_;
  wire _0514_;
  wire _0515_;
  wire _0516_;
  wire _0517_;
  wire _0518_;
  wire _0519_;
  wire _0520_;
  wire _0521_;
  wire _0522_;
  wire _0523_;
  wire _0524_;
  wire _0525_;
  wire _0526_;
  wire _0527_;
  wire _0528_;
  wire _0529_;
  wire _0530_;
  wire _0531_;
  wire _0532_;
  wire _0533_;
  wire _0534_;
  wire _0535_;
  wire _0536_;
  wire _0537_;
  wire _0538_;
  wire _0539_;
  wire _0540_;
  wire _0541_;
  wire _0542_;
  wire _0543_;
  wire _0544_;
  wire _0545_;
  wire _0546_;
  wire _0547_;
  wire _0548_;
  wire _0549_;
  wire _0550_;
  wire _0551_;
  wire _0552_;
  wire _0553_;
  wire _0554_;
  wire _0555_;
  wire _0556_;
  wire _0557_;
  wire _0558_;
  wire _0559_;
  wire _0560_;
  wire _0561_;
  wire _0562_;
  wire _0563_;
  wire _0564_;
  wire _0565_;
  wire _0566_;
  wire _0567_;
  wire _0568_;
  wire _0569_;
  wire _0570_;
  wire _0571_;
  wire _0572_;
  wire _0573_;
  wire _0574_;
  wire _0575_;
  wire _0576_;
  wire _0577_;
  wire _0578_;
  wire _0579_;
  wire _0580_;
  wire _0581_;
  wire _0582_;
  wire _0583_;
  wire _0584_;
  wire _0585_;
  wire _0586_;
  wire _0587_;
  wire _0588_;
  wire _0589_;
  wire _0590_;
  wire _0591_;
  wire _0592_;
  wire _0593_;
  wire _0594_;
  wire _0595_;
  wire _0596_;
  wire _0597_;
  wire _0598_;
  wire _0599_;
  wire _0600_;
  wire _0601_;
  wire _0602_;
  wire _0603_;
  wire _0604_;
  wire _0605_;
  wire _0606_;
  wire _0607_;
  wire _0608_;
  wire _0609_;
  wire _0610_;
  wire _0611_;
  wire _0612_;
  wire _0613_;
  wire _0614_;
  wire _0615_;
  wire _0616_;
  wire _0617_;
  wire _0618_;
  wire _0619_;
  wire _0620_;
  wire _0621_;
  wire _0622_;
  wire _0623_;
  wire _0624_;
  wire _0625_;
  wire _0626_;
  wire _0627_;
  wire _0628_;
  wire _0629_;
  wire _0630_;
  wire _0631_;
  wire _0632_;
  wire _0633_;
  wire _0634_;
  wire _0635_;
  wire _0636_;
  wire _0637_;
  wire _0638_;
  wire _0639_;
  wire _0640_;
  wire _0641_;
  wire _0642_;
  wire _0643_;
  wire _0644_;
  wire _0645_;
  wire _0646_;
  wire _0647_;
  wire _0648_;
  wire _0649_;
  wire _0650_;
  wire _0651_;
  wire _0652_;
  wire _0653_;
  wire _0654_;
  wire _0655_;
  wire _0656_;
  wire _0657_;
  wire _0658_;
  wire _0659_;
  wire _0660_;
  wire _0661_;
  wire _0662_;
  wire _0663_;
  wire _0664_;
  wire _0665_;
  wire _0666_;
  wire _0667_;
  wire _0668_;
  wire _0669_;
  wire _0670_;
  wire _0671_;
  wire _0672_;
  wire _0673_;
  wire _0674_;
  wire [5:0] \Mem[0] ;
  wire [5:0] \Mem[10] ;
  wire [5:0] \Mem[11] ;
  wire [5:0] \Mem[12] ;
  wire [5:0] \Mem[13] ;
  wire [5:0] \Mem[14] ;
  wire [5:0] \Mem[15] ;
  wire [5:0] \Mem[1] ;
  wire [5:0] \Mem[2] ;
  wire [5:0] \Mem[3] ;
  wire [5:0] \Mem[4] ;
  wire [5:0] \Mem[5] ;
  wire [5:0] \Mem[6] ;
  wire [5:0] \Mem[7] ;
  wire [5:0] \Mem[8] ;
  wire [5:0] \Mem[9] ;
  (* src = "FIFO/memory.v:13.11-13.14" *)
  input clk;
  (* src = "FIFO/memory.v:9.27-9.37" *)
  input [5:0] data_in_MM;
  (* src = "FIFO/memory.v:14.32-14.43" *)
  output [5:0] data_out_MM;
  (* src = "FIFO/memory.v:17.9-17.10" *)
  wire [31:0] i;
  (* src = "FIFO/memory.v:11.11-11.14" *)
  input pop;
  (* src = "FIFO/memory.v:10.11-10.15" *)
  input push;
  (* src = "FIFO/memory.v:7.23-7.29" *)
  input [4:0] rd_ptr;
  (* src = "FIFO/memory.v:12.11-12.18" *)
  input reset_L;
  (* src = "FIFO/memory.v:8.23-8.29" *)
  input [4:0] wr_ptr;
  NOR _0675_ (
    .A(_0235_),
    .B(_0236_),
    .Y(_0237_)
  );
  NOT _0676_ (
    .A(_0237_),
    .Y(_0238_)
  );
  NOR _0677_ (
    .A(rd_ptr[3]),
    .B(_0238_),
    .Y(_0239_)
  );
  NOR _0678_ (
    .A(_0234_),
    .B(_0239_),
    .Y(_0240_)
  );
  NOR _0679_ (
    .A(_0149_),
    .B(_0240_),
    .Y(_0099_)
  );
  NOR _0680_ (
    .A(\Mem[14] [2]),
    .B(_0138_),
    .Y(_0241_)
  );
  NOR _0681_ (
    .A(\Mem[10] [2]),
    .B(rd_ptr[2]),
    .Y(_0242_)
  );
  NOR _0682_ (
    .A(_0241_),
    .B(_0242_),
    .Y(_0243_)
  );
  NAND _0683_ (
    .A(_0136_),
    .B(_0243_),
    .Y(_0244_)
  );
  NOR _0684_ (
    .A(\Mem[11] [2]),
    .B(rd_ptr[2]),
    .Y(_0245_)
  );
  NAND _0685_ (
    .A(_0133_),
    .B(rd_ptr[2]),
    .Y(_0246_)
  );
  NAND _0686_ (
    .A(rd_ptr[0]),
    .B(_0246_),
    .Y(_0247_)
  );
  NOR _0687_ (
    .A(_0245_),
    .B(_0247_),
    .Y(_0248_)
  );
  NAND _0688_ (
    .A(_0110_),
    .B(rd_ptr[2]),
    .Y(_0249_)
  );
  NOR _0689_ (
    .A(\Mem[2] [2]),
    .B(rd_ptr[2]),
    .Y(_0250_)
  );
  NOR _0690_ (
    .A(rd_ptr[0]),
    .B(_0250_),
    .Y(_0251_)
  );
  NAND _0691_ (
    .A(_0249_),
    .B(_0251_),
    .Y(_0252_)
  );
  NAND _0692_ (
    .A(_0105_),
    .B(rd_ptr[2]),
    .Y(_0253_)
  );
  NOR _0693_ (
    .A(\Mem[3] [2]),
    .B(rd_ptr[2]),
    .Y(_0254_)
  );
  NOR _0694_ (
    .A(_0136_),
    .B(_0254_),
    .Y(_0255_)
  );
  NAND _0695_ (
    .A(_0253_),
    .B(_0255_),
    .Y(_0256_)
  );
  NAND _0696_ (
    .A(_0252_),
    .B(_0256_),
    .Y(_0257_)
  );
  NOR _0697_ (
    .A(rd_ptr[3]),
    .B(_0257_),
    .Y(_0258_)
  );
  NOT _0698_ (
    .A(_0258_),
    .Y(_0259_)
  );
  NOR _0699_ (
    .A(_0139_),
    .B(_0248_),
    .Y(_0260_)
  );
  NAND _0700_ (
    .A(_0244_),
    .B(_0260_),
    .Y(_0261_)
  );
  NAND _0701_ (
    .A(_0259_),
    .B(_0261_),
    .Y(_0262_)
  );
  NAND _0702_ (
    .A(_0129_),
    .B(rd_ptr[2]),
    .Y(_0263_)
  );
  NOR _0703_ (
    .A(\Mem[8] [2]),
    .B(rd_ptr[2]),
    .Y(_0264_)
  );
  NOR _0704_ (
    .A(rd_ptr[0]),
    .B(_0264_),
    .Y(_0265_)
  );
  NAND _0705_ (
    .A(_0263_),
    .B(_0265_),
    .Y(_0266_)
  );
  NAND _0706_ (
    .A(_0124_),
    .B(rd_ptr[2]),
    .Y(_0267_)
  );
  NOR _0707_ (
    .A(\Mem[9] [2]),
    .B(rd_ptr[2]),
    .Y(_0268_)
  );
  NOR _0708_ (
    .A(_0136_),
    .B(_0268_),
    .Y(_0269_)
  );
  NAND _0709_ (
    .A(_0267_),
    .B(_0269_),
    .Y(_0270_)
  );
  NAND _0710_ (
    .A(_0266_),
    .B(_0270_),
    .Y(_0271_)
  );
  NAND _0711_ (
    .A(rd_ptr[3]),
    .B(_0271_),
    .Y(_0272_)
  );
  NAND _0712_ (
    .A(_0121_),
    .B(rd_ptr[2]),
    .Y(_0273_)
  );
  NOR _0713_ (
    .A(\Mem[0] [2]),
    .B(rd_ptr[2]),
    .Y(_0274_)
  );
  NOR _0714_ (
    .A(rd_ptr[0]),
    .B(_0274_),
    .Y(_0275_)
  );
  NAND _0715_ (
    .A(_0273_),
    .B(_0275_),
    .Y(_0276_)
  );
  NAND _0716_ (
    .A(_0115_),
    .B(rd_ptr[2]),
    .Y(_0277_)
  );
  NOR _0717_ (
    .A(\Mem[1] [2]),
    .B(rd_ptr[2]),
    .Y(_0278_)
  );
  NOR _0718_ (
    .A(_0136_),
    .B(_0278_),
    .Y(_0279_)
  );
  NAND _0719_ (
    .A(_0277_),
    .B(_0279_),
    .Y(_0280_)
  );
  NAND _0720_ (
    .A(_0276_),
    .B(_0280_),
    .Y(_0281_)
  );
  NAND _0721_ (
    .A(_0139_),
    .B(_0281_),
    .Y(_0282_)
  );
  NAND _0722_ (
    .A(_0272_),
    .B(_0282_),
    .Y(_0283_)
  );
  NAND _0723_ (
    .A(rd_ptr[1]),
    .B(_0262_),
    .Y(_0284_)
  );
  NOR _0724_ (
    .A(rd_ptr[1]),
    .B(_0283_),
    .Y(_0285_)
  );
  NOR _0725_ (
    .A(_0149_),
    .B(_0285_),
    .Y(_0286_)
  );
  NAND _0726_ (
    .A(_0284_),
    .B(_0286_),
    .Y(_0287_)
  );
  NOT _0727_ (
    .A(_0287_),
    .Y(_0098_)
  );
  NOR _0728_ (
    .A(\Mem[14] [1]),
    .B(_0138_),
    .Y(_0288_)
  );
  NOR _0729_ (
    .A(\Mem[10] [1]),
    .B(rd_ptr[2]),
    .Y(_0289_)
  );
  NOR _0730_ (
    .A(_0288_),
    .B(_0289_),
    .Y(_0290_)
  );
  NAND _0731_ (
    .A(_0136_),
    .B(_0290_),
    .Y(_0291_)
  );
  NOR _0732_ (
    .A(\Mem[11] [1]),
    .B(rd_ptr[2]),
    .Y(_0292_)
  );
  NAND _0733_ (
    .A(_0134_),
    .B(rd_ptr[2]),
    .Y(_0293_)
  );
  NAND _0734_ (
    .A(rd_ptr[0]),
    .B(_0293_),
    .Y(_0294_)
  );
  NOR _0735_ (
    .A(_0292_),
    .B(_0294_),
    .Y(_0295_)
  );
  NAND _0736_ (
    .A(_0111_),
    .B(rd_ptr[2]),
    .Y(_0296_)
  );
  NOR _0737_ (
    .A(\Mem[2] [1]),
    .B(rd_ptr[2]),
    .Y(_0297_)
  );
  NOR _0738_ (
    .A(rd_ptr[0]),
    .B(_0297_),
    .Y(_0298_)
  );
  NAND _0739_ (
    .A(_0296_),
    .B(_0298_),
    .Y(_0299_)
  );
  NAND _0740_ (
    .A(_0106_),
    .B(rd_ptr[2]),
    .Y(_0300_)
  );
  NOR _0741_ (
    .A(\Mem[3] [1]),
    .B(rd_ptr[2]),
    .Y(_0301_)
  );
  NOR _0742_ (
    .A(_0136_),
    .B(_0301_),
    .Y(_0302_)
  );
  NAND _0743_ (
    .A(_0300_),
    .B(_0302_),
    .Y(_0303_)
  );
  NAND _0744_ (
    .A(_0299_),
    .B(_0303_),
    .Y(_0304_)
  );
  NOR _0745_ (
    .A(rd_ptr[3]),
    .B(_0304_),
    .Y(_0305_)
  );
  NOT _0746_ (
    .A(_0305_),
    .Y(_0306_)
  );
  NOR _0747_ (
    .A(_0139_),
    .B(_0295_),
    .Y(_0307_)
  );
  NAND _0748_ (
    .A(_0291_),
    .B(_0307_),
    .Y(_0308_)
  );
  NAND _0749_ (
    .A(_0306_),
    .B(_0308_),
    .Y(_0309_)
  );
  NAND _0750_ (
    .A(_0130_),
    .B(rd_ptr[2]),
    .Y(_0310_)
  );
  NOR _0751_ (
    .A(\Mem[8] [1]),
    .B(rd_ptr[2]),
    .Y(_0311_)
  );
  NOR _0752_ (
    .A(rd_ptr[0]),
    .B(_0311_),
    .Y(_0312_)
  );
  NAND _0753_ (
    .A(_0310_),
    .B(_0312_),
    .Y(_0313_)
  );
  NAND _0754_ (
    .A(_0125_),
    .B(rd_ptr[2]),
    .Y(_0314_)
  );
  NOR _0755_ (
    .A(\Mem[9] [1]),
    .B(rd_ptr[2]),
    .Y(_0315_)
  );
  NOR _0756_ (
    .A(_0136_),
    .B(_0315_),
    .Y(_0316_)
  );
  NAND _0757_ (
    .A(_0314_),
    .B(_0316_),
    .Y(_0317_)
  );
  NAND _0758_ (
    .A(_0313_),
    .B(_0317_),
    .Y(_0318_)
  );
  NAND _0759_ (
    .A(rd_ptr[3]),
    .B(_0318_),
    .Y(_0319_)
  );
  NAND _0760_ (
    .A(_0122_),
    .B(rd_ptr[2]),
    .Y(_0320_)
  );
  NOR _0761_ (
    .A(\Mem[0] [1]),
    .B(rd_ptr[2]),
    .Y(_0321_)
  );
  NOR _0762_ (
    .A(rd_ptr[0]),
    .B(_0321_),
    .Y(_0322_)
  );
  NAND _0763_ (
    .A(_0320_),
    .B(_0322_),
    .Y(_0323_)
  );
  NAND _0764_ (
    .A(_0116_),
    .B(rd_ptr[2]),
    .Y(_0324_)
  );
  NOR _0765_ (
    .A(\Mem[1] [1]),
    .B(rd_ptr[2]),
    .Y(_0325_)
  );
  NOR _0766_ (
    .A(_0136_),
    .B(_0325_),
    .Y(_0326_)
  );
  NAND _0767_ (
    .A(_0324_),
    .B(_0326_),
    .Y(_0327_)
  );
  NAND _0768_ (
    .A(_0323_),
    .B(_0327_),
    .Y(_0328_)
  );
  NAND _0769_ (
    .A(_0139_),
    .B(_0328_),
    .Y(_0329_)
  );
  NAND _0770_ (
    .A(_0319_),
    .B(_0329_),
    .Y(_0330_)
  );
  NAND _0771_ (
    .A(rd_ptr[1]),
    .B(_0309_),
    .Y(_0331_)
  );
  NOR _0772_ (
    .A(rd_ptr[1]),
    .B(_0330_),
    .Y(_0332_)
  );
  NOR _0773_ (
    .A(_0149_),
    .B(_0332_),
    .Y(_0333_)
  );
  NAND _0774_ (
    .A(_0331_),
    .B(_0333_),
    .Y(_0334_)
  );
  NOT _0775_ (
    .A(_0334_),
    .Y(_0097_)
  );
  NAND _0776_ (
    .A(\Mem[11] [0]),
    .B(_0138_),
    .Y(_0335_)
  );
  NAND _0777_ (
    .A(\Mem[15] [0]),
    .B(rd_ptr[2]),
    .Y(_0336_)
  );
  NAND _0778_ (
    .A(_0335_),
    .B(_0336_),
    .Y(_0337_)
  );
  NAND _0779_ (
    .A(rd_ptr[0]),
    .B(_0337_),
    .Y(_0338_)
  );
  NOR _0780_ (
    .A(\Mem[10] [0]),
    .B(rd_ptr[2]),
    .Y(_0339_)
  );
  NOR _0781_ (
    .A(\Mem[14] [0]),
    .B(_0138_),
    .Y(_0340_)
  );
  NOR _0782_ (
    .A(_0339_),
    .B(_0340_),
    .Y(_0341_)
  );
  NAND _0783_ (
    .A(_0136_),
    .B(_0341_),
    .Y(_0342_)
  );
  NAND _0784_ (
    .A(_0338_),
    .B(_0342_),
    .Y(_0343_)
  );
  NAND _0785_ (
    .A(_0112_),
    .B(rd_ptr[2]),
    .Y(_0344_)
  );
  NOR _0786_ (
    .A(\Mem[2] [0]),
    .B(rd_ptr[2]),
    .Y(_0345_)
  );
  NOR _0787_ (
    .A(rd_ptr[0]),
    .B(_0345_),
    .Y(_0346_)
  );
  NAND _0788_ (
    .A(_0344_),
    .B(_0346_),
    .Y(_0347_)
  );
  NAND _0789_ (
    .A(_0107_),
    .B(rd_ptr[2]),
    .Y(_0348_)
  );
  NOR _0790_ (
    .A(\Mem[3] [0]),
    .B(rd_ptr[2]),
    .Y(_0349_)
  );
  NOR _0791_ (
    .A(_0136_),
    .B(_0349_),
    .Y(_0350_)
  );
  NAND _0792_ (
    .A(_0348_),
    .B(_0350_),
    .Y(_0351_)
  );
  NAND _0793_ (
    .A(_0347_),
    .B(_0351_),
    .Y(_0352_)
  );
  NAND _0794_ (
    .A(\Mem[13] [0]),
    .B(rd_ptr[2]),
    .Y(_0353_)
  );
  NAND _0795_ (
    .A(\Mem[9] [0]),
    .B(_0138_),
    .Y(_0354_)
  );
  NAND _0796_ (
    .A(_0353_),
    .B(_0354_),
    .Y(_0355_)
  );
  NAND _0797_ (
    .A(rd_ptr[0]),
    .B(_0355_),
    .Y(_0356_)
  );
  NOR _0798_ (
    .A(\Mem[8] [0]),
    .B(rd_ptr[2]),
    .Y(_0357_)
  );
  NAND _0799_ (
    .A(_0131_),
    .B(rd_ptr[2]),
    .Y(_0358_)
  );
  NAND _0800_ (
    .A(_0136_),
    .B(_0358_),
    .Y(_0359_)
  );
  NOR _0801_ (
    .A(_0357_),
    .B(_0359_),
    .Y(_0360_)
  );
  NAND _0802_ (
    .A(_0123_),
    .B(rd_ptr[2]),
    .Y(_0361_)
  );
  NOR _0803_ (
    .A(\Mem[0] [0]),
    .B(rd_ptr[2]),
    .Y(_0362_)
  );
  NOR _0804_ (
    .A(rd_ptr[0]),
    .B(_0362_),
    .Y(_0363_)
  );
  NAND _0805_ (
    .A(_0361_),
    .B(_0363_),
    .Y(_0364_)
  );
  NAND _0806_ (
    .A(_0117_),
    .B(rd_ptr[2]),
    .Y(_0365_)
  );
  NOR _0807_ (
    .A(\Mem[1] [0]),
    .B(rd_ptr[2]),
    .Y(_0366_)
  );
  NOR _0808_ (
    .A(_0136_),
    .B(_0366_),
    .Y(_0367_)
  );
  NAND _0809_ (
    .A(_0365_),
    .B(_0367_),
    .Y(_0368_)
  );
  NAND _0810_ (
    .A(_0364_),
    .B(_0368_),
    .Y(_0369_)
  );
  NOR _0811_ (
    .A(_0137_),
    .B(_0343_),
    .Y(_0370_)
  );
  NOR _0812_ (
    .A(rd_ptr[1]),
    .B(_0360_),
    .Y(_0371_)
  );
  NAND _0813_ (
    .A(_0356_),
    .B(_0371_),
    .Y(_0372_)
  );
  NAND _0814_ (
    .A(rd_ptr[3]),
    .B(_0372_),
    .Y(_0373_)
  );
  NOR _0815_ (
    .A(_0370_),
    .B(_0373_),
    .Y(_0374_)
  );
  NOR _0816_ (
    .A(_0137_),
    .B(_0352_),
    .Y(_0375_)
  );
  NOR _0817_ (
    .A(rd_ptr[1]),
    .B(_0369_),
    .Y(_0376_)
  );
  NOR _0818_ (
    .A(_0375_),
    .B(_0376_),
    .Y(_0377_)
  );
  NOT _0819_ (
    .A(_0377_),
    .Y(_0378_)
  );
  NOR _0820_ (
    .A(rd_ptr[3]),
    .B(_0378_),
    .Y(_0379_)
  );
  NOR _0821_ (
    .A(_0374_),
    .B(_0379_),
    .Y(_0380_)
  );
  NOR _0822_ (
    .A(_0149_),
    .B(_0380_),
    .Y(_0096_)
  );
  NAND _0823_ (
    .A(reset_L),
    .B(push),
    .Y(_0381_)
  );
  NOR _0824_ (
    .A(wr_ptr[1]),
    .B(_0381_),
    .Y(_0382_)
  );
  NOT _0825_ (
    .A(_0382_),
    .Y(_0383_)
  );
  NAND _0826_ (
    .A(wr_ptr[0]),
    .B(_0382_),
    .Y(_0384_)
  );
  NOR _0827_ (
    .A(wr_ptr[2]),
    .B(_0381_),
    .Y(_0385_)
  );
  NOT _0828_ (
    .A(_0385_),
    .Y(_0386_)
  );
  NAND _0829_ (
    .A(wr_ptr[3]),
    .B(_0385_),
    .Y(_0387_)
  );
  NOR _0830_ (
    .A(_0384_),
    .B(_0387_),
    .Y(_0388_)
  );
  NOR _0831_ (
    .A(_0135_),
    .B(_0388_),
    .Y(_0389_)
  );
  NAND _0832_ (
    .A(\Mem[9] [5]),
    .B(_0389_),
    .Y(_0390_)
  );
  NOR _0833_ (
    .A(_0146_),
    .B(_0381_),
    .Y(_0391_)
  );
  NAND _0834_ (
    .A(_0388_),
    .B(_0391_),
    .Y(_0392_)
  );
  NAND _0835_ (
    .A(_0390_),
    .B(_0392_),
    .Y(_0095_)
  );
  NAND _0836_ (
    .A(\Mem[9] [4]),
    .B(_0389_),
    .Y(_0393_)
  );
  NOR _0837_ (
    .A(_0145_),
    .B(_0381_),
    .Y(_0394_)
  );
  NAND _0838_ (
    .A(_0388_),
    .B(_0394_),
    .Y(_0395_)
  );
  NAND _0839_ (
    .A(_0393_),
    .B(_0395_),
    .Y(_0094_)
  );
  NAND _0840_ (
    .A(\Mem[9] [3]),
    .B(_0389_),
    .Y(_0396_)
  );
  NOR _0841_ (
    .A(_0144_),
    .B(_0381_),
    .Y(_0397_)
  );
  NAND _0842_ (
    .A(_0388_),
    .B(_0397_),
    .Y(_0398_)
  );
  NAND _0843_ (
    .A(_0396_),
    .B(_0398_),
    .Y(_0093_)
  );
  NAND _0844_ (
    .A(\Mem[9] [2]),
    .B(_0389_),
    .Y(_0399_)
  );
  NOR _0845_ (
    .A(_0143_),
    .B(_0381_),
    .Y(_0400_)
  );
  NAND _0846_ (
    .A(_0388_),
    .B(_0400_),
    .Y(_0401_)
  );
  NAND _0847_ (
    .A(_0399_),
    .B(_0401_),
    .Y(_0092_)
  );
  NAND _0848_ (
    .A(\Mem[9] [1]),
    .B(_0389_),
    .Y(_0402_)
  );
  NOR _0849_ (
    .A(_0142_),
    .B(_0381_),
    .Y(_0403_)
  );
  NAND _0850_ (
    .A(_0388_),
    .B(_0403_),
    .Y(_0404_)
  );
  NAND _0851_ (
    .A(_0402_),
    .B(_0404_),
    .Y(_0091_)
  );
  NAND _0852_ (
    .A(\Mem[9] [0]),
    .B(_0389_),
    .Y(_0405_)
  );
  NOR _0853_ (
    .A(_0141_),
    .B(_0381_),
    .Y(_0406_)
  );
  NAND _0854_ (
    .A(_0388_),
    .B(_0406_),
    .Y(_0407_)
  );
  NAND _0855_ (
    .A(_0405_),
    .B(_0407_),
    .Y(_0090_)
  );
  NOR _0856_ (
    .A(wr_ptr[0]),
    .B(_0381_),
    .Y(_0408_)
  );
  NOT _0857_ (
    .A(_0408_),
    .Y(_0409_)
  );
  NAND _0858_ (
    .A(_0147_),
    .B(_0408_),
    .Y(_0410_)
  );
  NOR _0859_ (
    .A(_0387_),
    .B(_0410_),
    .Y(_0411_)
  );
  NOR _0860_ (
    .A(_0135_),
    .B(_0411_),
    .Y(_0412_)
  );
  NAND _0861_ (
    .A(\Mem[8] [5]),
    .B(_0412_),
    .Y(_0413_)
  );
  NAND _0862_ (
    .A(_0391_),
    .B(_0411_),
    .Y(_0414_)
  );
  NAND _0863_ (
    .A(_0413_),
    .B(_0414_),
    .Y(_0089_)
  );
  NAND _0864_ (
    .A(\Mem[8] [4]),
    .B(_0412_),
    .Y(_0415_)
  );
  NAND _0865_ (
    .A(_0394_),
    .B(_0411_),
    .Y(_0416_)
  );
  NAND _0866_ (
    .A(_0415_),
    .B(_0416_),
    .Y(_0088_)
  );
  NAND _0867_ (
    .A(\Mem[8] [3]),
    .B(_0412_),
    .Y(_0417_)
  );
  NAND _0868_ (
    .A(_0397_),
    .B(_0411_),
    .Y(_0418_)
  );
  NAND _0869_ (
    .A(_0417_),
    .B(_0418_),
    .Y(_0087_)
  );
  NAND _0870_ (
    .A(\Mem[8] [2]),
    .B(_0412_),
    .Y(_0419_)
  );
  NAND _0871_ (
    .A(_0400_),
    .B(_0411_),
    .Y(_0420_)
  );
  NAND _0872_ (
    .A(_0419_),
    .B(_0420_),
    .Y(_0086_)
  );
  NAND _0873_ (
    .A(\Mem[8] [1]),
    .B(_0412_),
    .Y(_0421_)
  );
  NAND _0874_ (
    .A(_0403_),
    .B(_0411_),
    .Y(_0422_)
  );
  NAND _0875_ (
    .A(_0421_),
    .B(_0422_),
    .Y(_0085_)
  );
  NAND _0876_ (
    .A(\Mem[8] [0]),
    .B(_0412_),
    .Y(_0423_)
  );
  NAND _0877_ (
    .A(_0406_),
    .B(_0411_),
    .Y(_0424_)
  );
  NAND _0878_ (
    .A(_0423_),
    .B(_0424_),
    .Y(_0084_)
  );
  NAND _0879_ (
    .A(_0383_),
    .B(_0409_),
    .Y(_0425_)
  );
  NOR _0880_ (
    .A(wr_ptr[3]),
    .B(_0381_),
    .Y(_0426_)
  );
  NOT _0881_ (
    .A(_0426_),
    .Y(_0427_)
  );
  NAND _0882_ (
    .A(wr_ptr[2]),
    .B(_0426_),
    .Y(_0428_)
  );
  NOR _0883_ (
    .A(_0425_),
    .B(_0428_),
    .Y(_0429_)
  );
  NOR _0884_ (
    .A(_0135_),
    .B(_0429_),
    .Y(_0430_)
  );
  NAND _0885_ (
    .A(\Mem[7] [5]),
    .B(_0430_),
    .Y(_0431_)
  );
  NAND _0886_ (
    .A(_0391_),
    .B(_0429_),
    .Y(_0432_)
  );
  NAND _0887_ (
    .A(_0431_),
    .B(_0432_),
    .Y(_0083_)
  );
  NAND _0888_ (
    .A(\Mem[7] [4]),
    .B(_0430_),
    .Y(_0433_)
  );
  NAND _0889_ (
    .A(_0394_),
    .B(_0429_),
    .Y(_0434_)
  );
  NAND _0890_ (
    .A(_0433_),
    .B(_0434_),
    .Y(_0082_)
  );
  NAND _0891_ (
    .A(\Mem[7] [3]),
    .B(_0430_),
    .Y(_0435_)
  );
  NAND _0892_ (
    .A(_0397_),
    .B(_0429_),
    .Y(_0436_)
  );
  NAND _0893_ (
    .A(_0435_),
    .B(_0436_),
    .Y(_0081_)
  );
  NAND _0894_ (
    .A(\Mem[7] [2]),
    .B(_0430_),
    .Y(_0437_)
  );
  NAND _0895_ (
    .A(_0400_),
    .B(_0429_),
    .Y(_0438_)
  );
  NAND _0896_ (
    .A(_0437_),
    .B(_0438_),
    .Y(_0080_)
  );
  NAND _0897_ (
    .A(\Mem[7] [1]),
    .B(_0430_),
    .Y(_0439_)
  );
  NAND _0898_ (
    .A(_0403_),
    .B(_0429_),
    .Y(_0440_)
  );
  NAND _0899_ (
    .A(_0439_),
    .B(_0440_),
    .Y(_0079_)
  );
  NAND _0900_ (
    .A(\Mem[7] [0]),
    .B(_0430_),
    .Y(_0441_)
  );
  NAND _0901_ (
    .A(_0406_),
    .B(_0429_),
    .Y(_0442_)
  );
  NAND _0902_ (
    .A(_0441_),
    .B(_0442_),
    .Y(_0078_)
  );
  NAND _0903_ (
    .A(wr_ptr[1]),
    .B(_0408_),
    .Y(_0443_)
  );
  NOR _0904_ (
    .A(_0428_),
    .B(_0443_),
    .Y(_0444_)
  );
  NOR _0905_ (
    .A(_0135_),
    .B(_0444_),
    .Y(_0445_)
  );
  NAND _0906_ (
    .A(\Mem[6] [5]),
    .B(_0445_),
    .Y(_0446_)
  );
  NAND _0907_ (
    .A(_0391_),
    .B(_0444_),
    .Y(_0447_)
  );
  NAND _0908_ (
    .A(_0446_),
    .B(_0447_),
    .Y(_0077_)
  );
  NAND _0909_ (
    .A(\Mem[6] [4]),
    .B(_0445_),
    .Y(_0448_)
  );
  NAND _0910_ (
    .A(_0394_),
    .B(_0444_),
    .Y(_0449_)
  );
  NAND _0911_ (
    .A(_0448_),
    .B(_0449_),
    .Y(_0076_)
  );
  NAND _0912_ (
    .A(\Mem[6] [3]),
    .B(_0445_),
    .Y(_0450_)
  );
  NAND _0913_ (
    .A(_0397_),
    .B(_0444_),
    .Y(_0451_)
  );
  NAND _0914_ (
    .A(_0450_),
    .B(_0451_),
    .Y(_0075_)
  );
  NAND _0915_ (
    .A(\Mem[6] [2]),
    .B(_0445_),
    .Y(_0452_)
  );
  NAND _0916_ (
    .A(_0400_),
    .B(_0444_),
    .Y(_0453_)
  );
  NAND _0917_ (
    .A(_0452_),
    .B(_0453_),
    .Y(_0074_)
  );
  NAND _0918_ (
    .A(\Mem[6] [1]),
    .B(_0445_),
    .Y(_0454_)
  );
  NAND _0919_ (
    .A(_0403_),
    .B(_0444_),
    .Y(_0455_)
  );
  NAND _0920_ (
    .A(_0454_),
    .B(_0455_),
    .Y(_0073_)
  );
  NAND _0921_ (
    .A(\Mem[6] [0]),
    .B(_0445_),
    .Y(_0456_)
  );
  NAND _0922_ (
    .A(_0406_),
    .B(_0444_),
    .Y(_0457_)
  );
  NAND _0923_ (
    .A(_0456_),
    .B(_0457_),
    .Y(_0072_)
  );
  NOR _0924_ (
    .A(_0384_),
    .B(_0428_),
    .Y(_0458_)
  );
  NOR _0925_ (
    .A(_0135_),
    .B(_0458_),
    .Y(_0459_)
  );
  NAND _0926_ (
    .A(\Mem[5] [5]),
    .B(_0459_),
    .Y(_0460_)
  );
  NAND _0927_ (
    .A(_0391_),
    .B(_0458_),
    .Y(_0461_)
  );
  NAND _0928_ (
    .A(_0460_),
    .B(_0461_),
    .Y(_0071_)
  );
  NAND _0929_ (
    .A(\Mem[5] [4]),
    .B(_0459_),
    .Y(_0462_)
  );
  NAND _0930_ (
    .A(_0394_),
    .B(_0458_),
    .Y(_0463_)
  );
  NAND _0931_ (
    .A(_0462_),
    .B(_0463_),
    .Y(_0070_)
  );
  NAND _0932_ (
    .A(\Mem[5] [3]),
    .B(_0459_),
    .Y(_0464_)
  );
  NAND _0933_ (
    .A(_0397_),
    .B(_0458_),
    .Y(_0465_)
  );
  NAND _0934_ (
    .A(_0464_),
    .B(_0465_),
    .Y(_0069_)
  );
  NAND _0935_ (
    .A(\Mem[5] [2]),
    .B(_0459_),
    .Y(_0466_)
  );
  NAND _0936_ (
    .A(_0400_),
    .B(_0458_),
    .Y(_0467_)
  );
  NAND _0937_ (
    .A(_0466_),
    .B(_0467_),
    .Y(_0068_)
  );
  NAND _0938_ (
    .A(\Mem[5] [1]),
    .B(_0459_),
    .Y(_0468_)
  );
  NAND _0939_ (
    .A(_0403_),
    .B(_0458_),
    .Y(_0469_)
  );
  NAND _0940_ (
    .A(_0468_),
    .B(_0469_),
    .Y(_0067_)
  );
  NAND _0941_ (
    .A(\Mem[5] [0]),
    .B(_0459_),
    .Y(_0470_)
  );
  NAND _0942_ (
    .A(_0406_),
    .B(_0458_),
    .Y(_0471_)
  );
  NAND _0943_ (
    .A(_0470_),
    .B(_0471_),
    .Y(_0066_)
  );
  NOR _0944_ (
    .A(_0410_),
    .B(_0428_),
    .Y(_0472_)
  );
  NOR _0945_ (
    .A(_0135_),
    .B(_0472_),
    .Y(_0473_)
  );
  NAND _0946_ (
    .A(\Mem[4] [5]),
    .B(_0473_),
    .Y(_0474_)
  );
  NAND _0947_ (
    .A(_0391_),
    .B(_0472_),
    .Y(_0475_)
  );
  NAND _0948_ (
    .A(_0474_),
    .B(_0475_),
    .Y(_0065_)
  );
  NAND _0949_ (
    .A(\Mem[4] [4]),
    .B(_0473_),
    .Y(_0476_)
  );
  NAND _0950_ (
    .A(_0394_),
    .B(_0472_),
    .Y(_0477_)
  );
  NAND _0951_ (
    .A(_0476_),
    .B(_0477_),
    .Y(_0064_)
  );
  NAND _0952_ (
    .A(\Mem[4] [3]),
    .B(_0473_),
    .Y(_0478_)
  );
  NAND _0953_ (
    .A(_0397_),
    .B(_0472_),
    .Y(_0479_)
  );
  NAND _0954_ (
    .A(_0478_),
    .B(_0479_),
    .Y(_0063_)
  );
  NAND _0955_ (
    .A(\Mem[4] [2]),
    .B(_0473_),
    .Y(_0480_)
  );
  NAND _0956_ (
    .A(_0400_),
    .B(_0472_),
    .Y(_0481_)
  );
  NAND _0957_ (
    .A(_0480_),
    .B(_0481_),
    .Y(_0062_)
  );
  NAND _0958_ (
    .A(\Mem[4] [1]),
    .B(_0473_),
    .Y(_0482_)
  );
  NAND _0959_ (
    .A(_0403_),
    .B(_0472_),
    .Y(_0483_)
  );
  NAND _0960_ (
    .A(_0482_),
    .B(_0483_),
    .Y(_0061_)
  );
  NAND _0961_ (
    .A(\Mem[4] [0]),
    .B(_0473_),
    .Y(_0484_)
  );
  NAND _0962_ (
    .A(_0406_),
    .B(_0472_),
    .Y(_0485_)
  );
  NAND _0963_ (
    .A(_0484_),
    .B(_0485_),
    .Y(_0060_)
  );
  NAND _0964_ (
    .A(_0148_),
    .B(_0385_),
    .Y(_0486_)
  );
  NOR _0965_ (
    .A(_0425_),
    .B(_0486_),
    .Y(_0487_)
  );
  NOR _0966_ (
    .A(_0135_),
    .B(_0487_),
    .Y(_0488_)
  );
  NAND _0967_ (
    .A(\Mem[3] [5]),
    .B(_0488_),
    .Y(_0489_)
  );
  NAND _0968_ (
    .A(_0391_),
    .B(_0487_),
    .Y(_0490_)
  );
  NAND _0969_ (
    .A(_0489_),
    .B(_0490_),
    .Y(_0059_)
  );
  NAND _0970_ (
    .A(\Mem[3] [4]),
    .B(_0488_),
    .Y(_0491_)
  );
  NAND _0971_ (
    .A(_0394_),
    .B(_0487_),
    .Y(_0492_)
  );
  NAND _0972_ (
    .A(_0491_),
    .B(_0492_),
    .Y(_0058_)
  );
  NAND _0973_ (
    .A(\Mem[3] [3]),
    .B(_0488_),
    .Y(_0493_)
  );
  NAND _0974_ (
    .A(_0397_),
    .B(_0487_),
    .Y(_0494_)
  );
  NAND _0975_ (
    .A(_0493_),
    .B(_0494_),
    .Y(_0057_)
  );
  NAND _0976_ (
    .A(\Mem[3] [2]),
    .B(_0488_),
    .Y(_0495_)
  );
  NAND _0977_ (
    .A(_0400_),
    .B(_0487_),
    .Y(_0496_)
  );
  NAND _0978_ (
    .A(_0495_),
    .B(_0496_),
    .Y(_0056_)
  );
  NAND _0979_ (
    .A(\Mem[3] [1]),
    .B(_0488_),
    .Y(_0497_)
  );
  NAND _0980_ (
    .A(_0403_),
    .B(_0487_),
    .Y(_0498_)
  );
  NAND _0981_ (
    .A(_0497_),
    .B(_0498_),
    .Y(_0055_)
  );
  NAND _0982_ (
    .A(\Mem[3] [0]),
    .B(_0488_),
    .Y(_0499_)
  );
  NAND _0983_ (
    .A(_0406_),
    .B(_0487_),
    .Y(_0500_)
  );
  NAND _0984_ (
    .A(_0499_),
    .B(_0500_),
    .Y(_0054_)
  );
  NOR _0985_ (
    .A(_0443_),
    .B(_0486_),
    .Y(_0501_)
  );
  NOR _0986_ (
    .A(_0135_),
    .B(_0501_),
    .Y(_0502_)
  );
  NAND _0987_ (
    .A(\Mem[2] [5]),
    .B(_0502_),
    .Y(_0503_)
  );
  NAND _0988_ (
    .A(_0391_),
    .B(_0501_),
    .Y(_0504_)
  );
  NAND _0989_ (
    .A(_0503_),
    .B(_0504_),
    .Y(_0053_)
  );
  NAND _0990_ (
    .A(\Mem[2] [4]),
    .B(_0502_),
    .Y(_0505_)
  );
  NAND _0991_ (
    .A(_0394_),
    .B(_0501_),
    .Y(_0506_)
  );
  NAND _0992_ (
    .A(_0505_),
    .B(_0506_),
    .Y(_0052_)
  );
  NAND _0993_ (
    .A(\Mem[2] [3]),
    .B(_0502_),
    .Y(_0507_)
  );
  NAND _0994_ (
    .A(_0397_),
    .B(_0501_),
    .Y(_0508_)
  );
  NAND _0995_ (
    .A(_0507_),
    .B(_0508_),
    .Y(_0051_)
  );
  NAND _0996_ (
    .A(\Mem[2] [2]),
    .B(_0502_),
    .Y(_0509_)
  );
  NAND _0997_ (
    .A(_0400_),
    .B(_0501_),
    .Y(_0510_)
  );
  NAND _0998_ (
    .A(_0509_),
    .B(_0510_),
    .Y(_0050_)
  );
  NAND _0999_ (
    .A(\Mem[2] [1]),
    .B(_0502_),
    .Y(_0511_)
  );
  NAND _1000_ (
    .A(_0403_),
    .B(_0501_),
    .Y(_0512_)
  );
  NAND _1001_ (
    .A(_0511_),
    .B(_0512_),
    .Y(_0049_)
  );
  NAND _1002_ (
    .A(\Mem[2] [0]),
    .B(_0502_),
    .Y(_0513_)
  );
  NAND _1003_ (
    .A(_0406_),
    .B(_0501_),
    .Y(_0514_)
  );
  NAND _1004_ (
    .A(_0513_),
    .B(_0514_),
    .Y(_0048_)
  );
  NOR _1005_ (
    .A(_0384_),
    .B(_0486_),
    .Y(_0515_)
  );
  NOR _1006_ (
    .A(_0135_),
    .B(_0515_),
    .Y(_0516_)
  );
  NAND _1007_ (
    .A(\Mem[1] [5]),
    .B(_0516_),
    .Y(_0517_)
  );
  NAND _1008_ (
    .A(_0391_),
    .B(_0515_),
    .Y(_0518_)
  );
  NAND _1009_ (
    .A(_0517_),
    .B(_0518_),
    .Y(_0047_)
  );
  NAND _1010_ (
    .A(\Mem[1] [4]),
    .B(_0516_),
    .Y(_0519_)
  );
  NAND _1011_ (
    .A(_0394_),
    .B(_0515_),
    .Y(_0520_)
  );
  NAND _1012_ (
    .A(_0519_),
    .B(_0520_),
    .Y(_0046_)
  );
  NAND _1013_ (
    .A(\Mem[1] [3]),
    .B(_0516_),
    .Y(_0521_)
  );
  NAND _1014_ (
    .A(_0397_),
    .B(_0515_),
    .Y(_0522_)
  );
  NAND _1015_ (
    .A(_0521_),
    .B(_0522_),
    .Y(_0045_)
  );
  NAND _1016_ (
    .A(\Mem[1] [2]),
    .B(_0516_),
    .Y(_0523_)
  );
  NAND _1017_ (
    .A(_0400_),
    .B(_0515_),
    .Y(_0524_)
  );
  NAND _1018_ (
    .A(_0523_),
    .B(_0524_),
    .Y(_0044_)
  );
  NAND _1019_ (
    .A(\Mem[1] [1]),
    .B(_0516_),
    .Y(_0525_)
  );
  NAND _1020_ (
    .A(_0403_),
    .B(_0515_),
    .Y(_0526_)
  );
  NAND _1021_ (
    .A(_0525_),
    .B(_0526_),
    .Y(_0043_)
  );
  NAND _1022_ (
    .A(\Mem[1] [0]),
    .B(_0516_),
    .Y(_0527_)
  );
  NAND _1023_ (
    .A(_0406_),
    .B(_0515_),
    .Y(_0528_)
  );
  NAND _1024_ (
    .A(_0527_),
    .B(_0528_),
    .Y(_0042_)
  );
  NAND _1025_ (
    .A(_0386_),
    .B(_0427_),
    .Y(_0529_)
  );
  NOR _1026_ (
    .A(_0443_),
    .B(_0529_),
    .Y(_0530_)
  );
  NOR _1027_ (
    .A(_0135_),
    .B(_0530_),
    .Y(_0531_)
  );
  NAND _1028_ (
    .A(\Mem[14] [5]),
    .B(_0531_),
    .Y(_0532_)
  );
  NAND _1029_ (
    .A(_0391_),
    .B(_0530_),
    .Y(_0533_)
  );
  NAND _1030_ (
    .A(_0532_),
    .B(_0533_),
    .Y(_0041_)
  );
  NAND _1031_ (
    .A(\Mem[14] [4]),
    .B(_0531_),
    .Y(_0534_)
  );
  NAND _1032_ (
    .A(_0394_),
    .B(_0530_),
    .Y(_0535_)
  );
  NAND _1033_ (
    .A(_0534_),
    .B(_0535_),
    .Y(_0040_)
  );
  NAND _1034_ (
    .A(\Mem[14] [3]),
    .B(_0531_),
    .Y(_0536_)
  );
  NAND _1035_ (
    .A(_0397_),
    .B(_0530_),
    .Y(_0537_)
  );
  NAND _1036_ (
    .A(_0536_),
    .B(_0537_),
    .Y(_0039_)
  );
  NAND _1037_ (
    .A(\Mem[14] [2]),
    .B(_0531_),
    .Y(_0538_)
  );
  NAND _1038_ (
    .A(_0400_),
    .B(_0530_),
    .Y(_0539_)
  );
  NAND _1039_ (
    .A(_0538_),
    .B(_0539_),
    .Y(_0038_)
  );
  NAND _1040_ (
    .A(\Mem[14] [1]),
    .B(_0531_),
    .Y(_0540_)
  );
  NAND _1041_ (
    .A(_0403_),
    .B(_0530_),
    .Y(_0541_)
  );
  NAND _1042_ (
    .A(_0540_),
    .B(_0541_),
    .Y(_0037_)
  );
  NAND _1043_ (
    .A(\Mem[14] [0]),
    .B(_0531_),
    .Y(_0542_)
  );
  NAND _1044_ (
    .A(_0406_),
    .B(_0530_),
    .Y(_0543_)
  );
  NAND _1045_ (
    .A(_0542_),
    .B(_0543_),
    .Y(_0036_)
  );
  NOR _1046_ (
    .A(_0384_),
    .B(_0529_),
    .Y(_0544_)
  );
  NOR _1047_ (
    .A(_0135_),
    .B(_0544_),
    .Y(_0545_)
  );
  NAND _1048_ (
    .A(\Mem[13] [5]),
    .B(_0545_),
    .Y(_0546_)
  );
  NAND _1049_ (
    .A(_0391_),
    .B(_0544_),
    .Y(_0547_)
  );
  NAND _1050_ (
    .A(_0546_),
    .B(_0547_),
    .Y(_0035_)
  );
  NAND _1051_ (
    .A(\Mem[13] [4]),
    .B(_0545_),
    .Y(_0548_)
  );
  NAND _1052_ (
    .A(_0394_),
    .B(_0544_),
    .Y(_0549_)
  );
  NAND _1053_ (
    .A(_0548_),
    .B(_0549_),
    .Y(_0034_)
  );
  NAND _1054_ (
    .A(\Mem[13] [3]),
    .B(_0545_),
    .Y(_0550_)
  );
  NAND _1055_ (
    .A(_0397_),
    .B(_0544_),
    .Y(_0551_)
  );
  NAND _1056_ (
    .A(_0550_),
    .B(_0551_),
    .Y(_0033_)
  );
  NAND _1057_ (
    .A(\Mem[13] [2]),
    .B(_0545_),
    .Y(_0552_)
  );
  NAND _1058_ (
    .A(_0400_),
    .B(_0544_),
    .Y(_0553_)
  );
  NAND _1059_ (
    .A(_0552_),
    .B(_0553_),
    .Y(_0032_)
  );
  NAND _1060_ (
    .A(\Mem[13] [1]),
    .B(_0545_),
    .Y(_0554_)
  );
  NAND _1061_ (
    .A(_0403_),
    .B(_0544_),
    .Y(_0555_)
  );
  NAND _1062_ (
    .A(_0554_),
    .B(_0555_),
    .Y(_0031_)
  );
  NAND _1063_ (
    .A(\Mem[13] [0]),
    .B(_0545_),
    .Y(_0556_)
  );
  NAND _1064_ (
    .A(_0406_),
    .B(_0544_),
    .Y(_0557_)
  );
  NAND _1065_ (
    .A(_0556_),
    .B(_0557_),
    .Y(_0030_)
  );
  NOR _1066_ (
    .A(_0410_),
    .B(_0529_),
    .Y(_0558_)
  );
  NOR _1067_ (
    .A(_0135_),
    .B(_0558_),
    .Y(_0559_)
  );
  NAND _1068_ (
    .A(\Mem[12] [5]),
    .B(_0559_),
    .Y(_0560_)
  );
  NAND _1069_ (
    .A(_0391_),
    .B(_0558_),
    .Y(_0561_)
  );
  NAND _1070_ (
    .A(_0560_),
    .B(_0561_),
    .Y(_0029_)
  );
  NAND _1071_ (
    .A(\Mem[12] [4]),
    .B(_0559_),
    .Y(_0562_)
  );
  NAND _1072_ (
    .A(_0394_),
    .B(_0558_),
    .Y(_0563_)
  );
  NAND _1073_ (
    .A(_0562_),
    .B(_0563_),
    .Y(_0028_)
  );
  NAND _1074_ (
    .A(\Mem[12] [3]),
    .B(_0559_),
    .Y(_0564_)
  );
  NAND _1075_ (
    .A(_0397_),
    .B(_0558_),
    .Y(_0565_)
  );
  NAND _1076_ (
    .A(_0564_),
    .B(_0565_),
    .Y(_0027_)
  );
  NAND _1077_ (
    .A(\Mem[12] [2]),
    .B(_0559_),
    .Y(_0566_)
  );
  NAND _1078_ (
    .A(_0400_),
    .B(_0558_),
    .Y(_0567_)
  );
  NAND _1079_ (
    .A(_0566_),
    .B(_0567_),
    .Y(_0026_)
  );
  NAND _1080_ (
    .A(\Mem[12] [1]),
    .B(_0559_),
    .Y(_0568_)
  );
  NAND _1081_ (
    .A(_0403_),
    .B(_0558_),
    .Y(_0569_)
  );
  NAND _1082_ (
    .A(_0568_),
    .B(_0569_),
    .Y(_0025_)
  );
  NAND _1083_ (
    .A(\Mem[12] [0]),
    .B(_0559_),
    .Y(_0570_)
  );
  NAND _1084_ (
    .A(_0406_),
    .B(_0558_),
    .Y(_0571_)
  );
  NAND _1085_ (
    .A(_0570_),
    .B(_0571_),
    .Y(_0024_)
  );
  NOR _1086_ (
    .A(_0387_),
    .B(_0425_),
    .Y(_0572_)
  );
  NOR _1087_ (
    .A(_0135_),
    .B(_0572_),
    .Y(_0573_)
  );
  NAND _1088_ (
    .A(\Mem[11] [5]),
    .B(_0573_),
    .Y(_0574_)
  );
  NAND _1089_ (
    .A(_0391_),
    .B(_0572_),
    .Y(_0575_)
  );
  NAND _1090_ (
    .A(_0574_),
    .B(_0575_),
    .Y(_0023_)
  );
  NAND _1091_ (
    .A(\Mem[11] [4]),
    .B(_0573_),
    .Y(_0576_)
  );
  NAND _1092_ (
    .A(_0394_),
    .B(_0572_),
    .Y(_0577_)
  );
  NAND _1093_ (
    .A(_0576_),
    .B(_0577_),
    .Y(_0022_)
  );
  NAND _1094_ (
    .A(\Mem[11] [3]),
    .B(_0573_),
    .Y(_0578_)
  );
  NAND _1095_ (
    .A(_0397_),
    .B(_0572_),
    .Y(_0579_)
  );
  NAND _1096_ (
    .A(_0578_),
    .B(_0579_),
    .Y(_0021_)
  );
  NAND _1097_ (
    .A(\Mem[11] [2]),
    .B(_0573_),
    .Y(_0580_)
  );
  NAND _1098_ (
    .A(_0400_),
    .B(_0572_),
    .Y(_0581_)
  );
  NAND _1099_ (
    .A(_0580_),
    .B(_0581_),
    .Y(_0020_)
  );
  NAND _1100_ (
    .A(\Mem[11] [1]),
    .B(_0573_),
    .Y(_0582_)
  );
  NAND _1101_ (
    .A(_0403_),
    .B(_0572_),
    .Y(_0583_)
  );
  NAND _1102_ (
    .A(_0582_),
    .B(_0583_),
    .Y(_0019_)
  );
  NAND _1103_ (
    .A(\Mem[11] [0]),
    .B(_0573_),
    .Y(_0584_)
  );
  NAND _1104_ (
    .A(_0406_),
    .B(_0572_),
    .Y(_0585_)
  );
  NAND _1105_ (
    .A(_0584_),
    .B(_0585_),
    .Y(_0018_)
  );
  NOR _1106_ (
    .A(_0387_),
    .B(_0443_),
    .Y(_0586_)
  );
  NOR _1107_ (
    .A(_0135_),
    .B(_0586_),
    .Y(_0587_)
  );
  NAND _1108_ (
    .A(\Mem[10] [5]),
    .B(_0587_),
    .Y(_0588_)
  );
  NAND _1109_ (
    .A(_0391_),
    .B(_0586_),
    .Y(_0589_)
  );
  NAND _1110_ (
    .A(_0588_),
    .B(_0589_),
    .Y(_0017_)
  );
  NAND _1111_ (
    .A(\Mem[10] [4]),
    .B(_0587_),
    .Y(_0590_)
  );
  NAND _1112_ (
    .A(_0394_),
    .B(_0586_),
    .Y(_0591_)
  );
  NAND _1113_ (
    .A(_0590_),
    .B(_0591_),
    .Y(_0016_)
  );
  NAND _1114_ (
    .A(\Mem[10] [3]),
    .B(_0587_),
    .Y(_0592_)
  );
  NAND _1115_ (
    .A(_0397_),
    .B(_0586_),
    .Y(_0593_)
  );
  NAND _1116_ (
    .A(_0592_),
    .B(_0593_),
    .Y(_0015_)
  );
  NAND _1117_ (
    .A(\Mem[10] [2]),
    .B(_0587_),
    .Y(_0594_)
  );
  NAND _1118_ (
    .A(_0400_),
    .B(_0586_),
    .Y(_0595_)
  );
  NAND _1119_ (
    .A(_0594_),
    .B(_0595_),
    .Y(_0014_)
  );
  NAND _1120_ (
    .A(\Mem[10] [1]),
    .B(_0587_),
    .Y(_0596_)
  );
  NAND _1121_ (
    .A(_0403_),
    .B(_0586_),
    .Y(_0597_)
  );
  NAND _1122_ (
    .A(_0596_),
    .B(_0597_),
    .Y(_0013_)
  );
  NAND _1123_ (
    .A(\Mem[10] [0]),
    .B(_0587_),
    .Y(_0598_)
  );
  NAND _1124_ (
    .A(_0406_),
    .B(_0586_),
    .Y(_0599_)
  );
  NAND _1125_ (
    .A(_0598_),
    .B(_0599_),
    .Y(_0012_)
  );
  NOR _1126_ (
    .A(_0410_),
    .B(_0486_),
    .Y(_0600_)
  );
  NOR _1127_ (
    .A(_0135_),
    .B(_0600_),
    .Y(_0601_)
  );
  NAND _1128_ (
    .A(\Mem[0] [5]),
    .B(_0601_),
    .Y(_0602_)
  );
  NAND _1129_ (
    .A(_0391_),
    .B(_0600_),
    .Y(_0603_)
  );
  NAND _1130_ (
    .A(_0602_),
    .B(_0603_),
    .Y(_0011_)
  );
  NAND _1131_ (
    .A(\Mem[0] [4]),
    .B(_0601_),
    .Y(_0604_)
  );
  NAND _1132_ (
    .A(_0394_),
    .B(_0600_),
    .Y(_0605_)
  );
  NAND _1133_ (
    .A(_0604_),
    .B(_0605_),
    .Y(_0010_)
  );
  NAND _1134_ (
    .A(\Mem[0] [3]),
    .B(_0601_),
    .Y(_0606_)
  );
  NAND _1135_ (
    .A(_0397_),
    .B(_0600_),
    .Y(_0607_)
  );
  NAND _1136_ (
    .A(_0606_),
    .B(_0607_),
    .Y(_0009_)
  );
  NAND _1137_ (
    .A(\Mem[0] [2]),
    .B(_0601_),
    .Y(_0608_)
  );
  NAND _1138_ (
    .A(_0400_),
    .B(_0600_),
    .Y(_0609_)
  );
  NAND _1139_ (
    .A(_0608_),
    .B(_0609_),
    .Y(_0008_)
  );
  NAND _1140_ (
    .A(\Mem[0] [1]),
    .B(_0601_),
    .Y(_0610_)
  );
  NAND _1141_ (
    .A(_0403_),
    .B(_0600_),
    .Y(_0611_)
  );
  NAND _1142_ (
    .A(_0610_),
    .B(_0611_),
    .Y(_0007_)
  );
  NAND _1143_ (
    .A(\Mem[0] [0]),
    .B(_0601_),
    .Y(_0612_)
  );
  NAND _1144_ (
    .A(_0406_),
    .B(_0600_),
    .Y(_0613_)
  );
  NAND _1145_ (
    .A(_0612_),
    .B(_0613_),
    .Y(_0006_)
  );
  NOR _1146_ (
    .A(_0425_),
    .B(_0529_),
    .Y(_0614_)
  );
  NAND _1147_ (
    .A(reset_L),
    .B(_0140_),
    .Y(_0615_)
  );
  NAND _1148_ (
    .A(_0614_),
    .B(_0615_),
    .Y(_0616_)
  );
  NAND _1149_ (
    .A(\Mem[15] [5]),
    .B(_0616_),
    .Y(_0617_)
  );
  NAND _1150_ (
    .A(_0391_),
    .B(_0614_),
    .Y(_0618_)
  );
  NAND _1151_ (
    .A(_0617_),
    .B(_0618_),
    .Y(_0005_)
  );
  NAND _1152_ (
    .A(\Mem[15] [4]),
    .B(_0616_),
    .Y(_0619_)
  );
  NAND _1153_ (
    .A(_0394_),
    .B(_0614_),
    .Y(_0620_)
  );
  NAND _1154_ (
    .A(_0619_),
    .B(_0620_),
    .Y(_0004_)
  );
  NAND _1155_ (
    .A(\Mem[15] [3]),
    .B(_0616_),
    .Y(_0621_)
  );
  NAND _1156_ (
    .A(_0397_),
    .B(_0614_),
    .Y(_0622_)
  );
  NAND _1157_ (
    .A(_0621_),
    .B(_0622_),
    .Y(_0003_)
  );
  NAND _1158_ (
    .A(\Mem[15] [2]),
    .B(_0616_),
    .Y(_0623_)
  );
  NAND _1159_ (
    .A(_0400_),
    .B(_0614_),
    .Y(_0624_)
  );
  NAND _1160_ (
    .A(_0623_),
    .B(_0624_),
    .Y(_0002_)
  );
  NAND _1161_ (
    .A(\Mem[15] [1]),
    .B(_0616_),
    .Y(_0625_)
  );
  NAND _1162_ (
    .A(_0403_),
    .B(_0614_),
    .Y(_0626_)
  );
  NAND _1163_ (
    .A(_0625_),
    .B(_0626_),
    .Y(_0001_)
  );
  NAND _1164_ (
    .A(\Mem[15] [0]),
    .B(_0616_),
    .Y(_0627_)
  );
  NAND _1165_ (
    .A(_0406_),
    .B(_0614_),
    .Y(_0628_)
  );
  NAND _1166_ (
    .A(_0627_),
    .B(_0628_),
    .Y(_0000_)
  );
  NAND _1167_ (
    .A(\Mem[11] [5]),
    .B(_0138_),
    .Y(_0629_)
  );
  NAND _1168_ (
    .A(\Mem[15] [5]),
    .B(rd_ptr[2]),
    .Y(_0630_)
  );
  NAND _1169_ (
    .A(_0629_),
    .B(_0630_),
    .Y(_0631_)
  );
  NAND _1170_ (
    .A(rd_ptr[0]),
    .B(_0631_),
    .Y(_0632_)
  );
  NOR _1171_ (
    .A(\Mem[10] [5]),
    .B(rd_ptr[2]),
    .Y(_0633_)
  );
  NOR _1172_ (
    .A(\Mem[14] [5]),
    .B(_0138_),
    .Y(_0634_)
  );
  NOR _1173_ (
    .A(_0633_),
    .B(_0634_),
    .Y(_0635_)
  );
  NAND _1174_ (
    .A(_0136_),
    .B(_0635_),
    .Y(_0636_)
  );
  NAND _1175_ (
    .A(_0632_),
    .B(_0636_),
    .Y(_0637_)
  );
  NAND _1176_ (
    .A(_0108_),
    .B(rd_ptr[2]),
    .Y(_0638_)
  );
  NOR _1177_ (
    .A(\Mem[2] [5]),
    .B(rd_ptr[2]),
    .Y(_0639_)
  );
  NOR _1178_ (
    .A(rd_ptr[0]),
    .B(_0639_),
    .Y(_0640_)
  );
  NAND _1179_ (
    .A(_0638_),
    .B(_0640_),
    .Y(_0641_)
  );
  NAND _1180_ (
    .A(_0103_),
    .B(rd_ptr[2]),
    .Y(_0642_)
  );
  NOR _1181_ (
    .A(\Mem[3] [5]),
    .B(rd_ptr[2]),
    .Y(_0643_)
  );
  NOR _1182_ (
    .A(_0136_),
    .B(_0643_),
    .Y(_0644_)
  );
  NAND _1183_ (
    .A(_0642_),
    .B(_0644_),
    .Y(_0645_)
  );
  NAND _1184_ (
    .A(_0641_),
    .B(_0645_),
    .Y(_0646_)
  );
  NAND _1185_ (
    .A(\Mem[13] [5]),
    .B(rd_ptr[2]),
    .Y(_0647_)
  );
  NAND _1186_ (
    .A(\Mem[9] [5]),
    .B(_0138_),
    .Y(_0648_)
  );
  NAND _1187_ (
    .A(_0647_),
    .B(_0648_),
    .Y(_0649_)
  );
  NAND _1188_ (
    .A(rd_ptr[0]),
    .B(_0649_),
    .Y(_0650_)
  );
  NOR _1189_ (
    .A(\Mem[8] [5]),
    .B(rd_ptr[2]),
    .Y(_0651_)
  );
  NAND _1190_ (
    .A(_0126_),
    .B(rd_ptr[2]),
    .Y(_0652_)
  );
  NAND _1191_ (
    .A(_0136_),
    .B(_0652_),
    .Y(_0653_)
  );
  NOR _1192_ (
    .A(_0651_),
    .B(_0653_),
    .Y(_0654_)
  );
  NAND _1193_ (
    .A(_0118_),
    .B(rd_ptr[2]),
    .Y(_0655_)
  );
  NOR _1194_ (
    .A(\Mem[0] [5]),
    .B(rd_ptr[2]),
    .Y(_0656_)
  );
  NOR _1195_ (
    .A(rd_ptr[0]),
    .B(_0656_),
    .Y(_0657_)
  );
  NAND _1196_ (
    .A(_0655_),
    .B(_0657_),
    .Y(_0658_)
  );
  NAND _1197_ (
    .A(_0113_),
    .B(rd_ptr[2]),
    .Y(_0659_)
  );
  NOR _1198_ (
    .A(\Mem[1] [5]),
    .B(rd_ptr[2]),
    .Y(_0660_)
  );
  NOR _1199_ (
    .A(_0136_),
    .B(_0660_),
    .Y(_0661_)
  );
  NAND _1200_ (
    .A(_0659_),
    .B(_0661_),
    .Y(_0662_)
  );
  NAND _1201_ (
    .A(_0658_),
    .B(_0662_),
    .Y(_0663_)
  );
  NOR _1202_ (
    .A(_0137_),
    .B(_0637_),
    .Y(_0664_)
  );
  NOR _1203_ (
    .A(rd_ptr[1]),
    .B(_0654_),
    .Y(_0665_)
  );
  NAND _1204_ (
    .A(_0650_),
    .B(_0665_),
    .Y(_0666_)
  );
  NAND _1205_ (
    .A(rd_ptr[3]),
    .B(_0666_),
    .Y(_0667_)
  );
  NOR _1206_ (
    .A(_0664_),
    .B(_0667_),
    .Y(_0668_)
  );
  NOR _1207_ (
    .A(rd_ptr[1]),
    .B(_0663_),
    .Y(_0669_)
  );
  NOR _1208_ (
    .A(_0137_),
    .B(_0646_),
    .Y(_0670_)
  );
  NOR _1209_ (
    .A(_0669_),
    .B(_0670_),
    .Y(_0671_)
  );
  NOT _1210_ (
    .A(_0671_),
    .Y(_0672_)
  );
  NOR _1211_ (
    .A(rd_ptr[3]),
    .B(_0672_),
    .Y(_0673_)
  );
  NOR _1212_ (
    .A(_0668_),
    .B(_0673_),
    .Y(_0674_)
  );
  NOR _1213_ (
    .A(_0149_),
    .B(_0674_),
    .Y(_0101_)
  );
  NOT _1214_ (
    .A(\Mem[9] [4]),
    .Y(_0102_)
  );
  NOT _1215_ (
    .A(\Mem[7] [5]),
    .Y(_0103_)
  );
  NOT _1216_ (
    .A(\Mem[7] [3]),
    .Y(_0104_)
  );
  NOT _1217_ (
    .A(\Mem[7] [2]),
    .Y(_0105_)
  );
  NOT _1218_ (
    .A(\Mem[7] [1]),
    .Y(_0106_)
  );
  NOT _1219_ (
    .A(\Mem[7] [0]),
    .Y(_0107_)
  );
  NOT _1220_ (
    .A(\Mem[6] [5]),
    .Y(_0108_)
  );
  NOT _1221_ (
    .A(\Mem[6] [3]),
    .Y(_0109_)
  );
  NOT _1222_ (
    .A(\Mem[6] [2]),
    .Y(_0110_)
  );
  NOT _1223_ (
    .A(\Mem[6] [1]),
    .Y(_0111_)
  );
  NOT _1224_ (
    .A(\Mem[6] [0]),
    .Y(_0112_)
  );
  NOT _1225_ (
    .A(\Mem[5] [5]),
    .Y(_0113_)
  );
  NOT _1226_ (
    .A(\Mem[5] [3]),
    .Y(_0114_)
  );
  NOT _1227_ (
    .A(\Mem[5] [2]),
    .Y(_0115_)
  );
  NOT _1228_ (
    .A(\Mem[5] [1]),
    .Y(_0116_)
  );
  NOT _1229_ (
    .A(\Mem[5] [0]),
    .Y(_0117_)
  );
  NOT _1230_ (
    .A(\Mem[4] [5]),
    .Y(_0118_)
  );
  NOT _1231_ (
    .A(\Mem[4] [4]),
    .Y(_0119_)
  );
  NOT _1232_ (
    .A(\Mem[4] [3]),
    .Y(_0120_)
  );
  NOT _1233_ (
    .A(\Mem[4] [2]),
    .Y(_0121_)
  );
  NOT _1234_ (
    .A(\Mem[4] [1]),
    .Y(_0122_)
  );
  NOT _1235_ (
    .A(\Mem[4] [0]),
    .Y(_0123_)
  );
  NOT _1236_ (
    .A(\Mem[13] [2]),
    .Y(_0124_)
  );
  NOT _1237_ (
    .A(\Mem[13] [1]),
    .Y(_0125_)
  );
  NOT _1238_ (
    .A(\Mem[12] [5]),
    .Y(_0126_)
  );
  NOT _1239_ (
    .A(\Mem[12] [4]),
    .Y(_0127_)
  );
  NOT _1240_ (
    .A(\Mem[12] [3]),
    .Y(_0128_)
  );
  NOT _1241_ (
    .A(\Mem[12] [2]),
    .Y(_0129_)
  );
  NOT _1242_ (
    .A(\Mem[12] [1]),
    .Y(_0130_)
  );
  NOT _1243_ (
    .A(\Mem[12] [0]),
    .Y(_0131_)
  );
  NOT _1244_ (
    .A(\Mem[15] [4]),
    .Y(_0132_)
  );
  NOT _1245_ (
    .A(\Mem[15] [2]),
    .Y(_0133_)
  );
  NOT _1246_ (
    .A(\Mem[15] [1]),
    .Y(_0134_)
  );
  NOT _1247_ (
    .A(reset_L),
    .Y(_0135_)
  );
  NOT _1248_ (
    .A(rd_ptr[0]),
    .Y(_0136_)
  );
  NOT _1249_ (
    .A(rd_ptr[1]),
    .Y(_0137_)
  );
  NOT _1250_ (
    .A(rd_ptr[2]),
    .Y(_0138_)
  );
  NOT _1251_ (
    .A(rd_ptr[3]),
    .Y(_0139_)
  );
  NOT _1252_ (
    .A(push),
    .Y(_0140_)
  );
  NOT _1253_ (
    .A(data_in_MM[0]),
    .Y(_0141_)
  );
  NOT _1254_ (
    .A(data_in_MM[1]),
    .Y(_0142_)
  );
  NOT _1255_ (
    .A(data_in_MM[2]),
    .Y(_0143_)
  );
  NOT _1256_ (
    .A(data_in_MM[3]),
    .Y(_0144_)
  );
  NOT _1257_ (
    .A(data_in_MM[4]),
    .Y(_0145_)
  );
  NOT _1258_ (
    .A(data_in_MM[5]),
    .Y(_0146_)
  );
  NOT _1259_ (
    .A(wr_ptr[1]),
    .Y(_0147_)
  );
  NOT _1260_ (
    .A(wr_ptr[3]),
    .Y(_0148_)
  );
  NAND _1261_ (
    .A(reset_L),
    .B(pop),
    .Y(_0149_)
  );
  NAND _1262_ (
    .A(_0132_),
    .B(rd_ptr[2]),
    .Y(_0150_)
  );
  NOR _1263_ (
    .A(\Mem[11] [4]),
    .B(rd_ptr[2]),
    .Y(_0151_)
  );
  NOR _1264_ (
    .A(_0136_),
    .B(_0151_),
    .Y(_0152_)
  );
  NAND _1265_ (
    .A(_0150_),
    .B(_0152_),
    .Y(_0153_)
  );
  NOR _1266_ (
    .A(\Mem[10] [4]),
    .B(rd_ptr[2]),
    .Y(_0154_)
  );
  NOR _1267_ (
    .A(\Mem[14] [4]),
    .B(_0138_),
    .Y(_0155_)
  );
  NOR _1268_ (
    .A(_0154_),
    .B(_0155_),
    .Y(_0156_)
  );
  NAND _1269_ (
    .A(_0136_),
    .B(_0156_),
    .Y(_0157_)
  );
  NAND _1270_ (
    .A(_0153_),
    .B(_0157_),
    .Y(_0158_)
  );
  NOR _1271_ (
    .A(_0137_),
    .B(_0158_),
    .Y(_0159_)
  );
  NOR _1272_ (
    .A(\Mem[8] [4]),
    .B(rd_ptr[2]),
    .Y(_0160_)
  );
  NAND _1273_ (
    .A(_0127_),
    .B(rd_ptr[2]),
    .Y(_0161_)
  );
  NAND _1274_ (
    .A(_0136_),
    .B(_0161_),
    .Y(_0162_)
  );
  NOR _1275_ (
    .A(_0160_),
    .B(_0162_),
    .Y(_0163_)
  );
  NOR _1276_ (
    .A(\Mem[13] [4]),
    .B(_0138_),
    .Y(_0164_)
  );
  NAND _1277_ (
    .A(_0102_),
    .B(_0138_),
    .Y(_0165_)
  );
  NAND _1278_ (
    .A(rd_ptr[0]),
    .B(_0165_),
    .Y(_0166_)
  );
  NOR _1279_ (
    .A(_0164_),
    .B(_0166_),
    .Y(_0167_)
  );
  NOR _1280_ (
    .A(_0163_),
    .B(_0167_),
    .Y(_0168_)
  );
  NAND _1281_ (
    .A(_0137_),
    .B(_0168_),
    .Y(_0169_)
  );
  NAND _1282_ (
    .A(rd_ptr[3]),
    .B(_0169_),
    .Y(_0170_)
  );
  NOR _1283_ (
    .A(_0159_),
    .B(_0170_),
    .Y(_0171_)
  );
  NAND _1284_ (
    .A(\Mem[7] [4]),
    .B(rd_ptr[2]),
    .Y(_0172_)
  );
  NAND _1285_ (
    .A(\Mem[3] [4]),
    .B(_0138_),
    .Y(_0173_)
  );
  NAND _1286_ (
    .A(_0172_),
    .B(_0173_),
    .Y(_0174_)
  );
  NAND _1287_ (
    .A(rd_ptr[0]),
    .B(_0174_),
    .Y(_0175_)
  );
  NOR _1288_ (
    .A(\Mem[2] [4]),
    .B(rd_ptr[2]),
    .Y(_0176_)
  );
  NOR _1289_ (
    .A(\Mem[6] [4]),
    .B(_0138_),
    .Y(_0177_)
  );
  NOR _1290_ (
    .A(_0176_),
    .B(_0177_),
    .Y(_0178_)
  );
  NAND _1291_ (
    .A(_0136_),
    .B(_0178_),
    .Y(_0179_)
  );
  NAND _1292_ (
    .A(_0175_),
    .B(_0179_),
    .Y(_0180_)
  );
  NAND _1293_ (
    .A(\Mem[5] [4]),
    .B(rd_ptr[2]),
    .Y(_0181_)
  );
  NAND _1294_ (
    .A(\Mem[1] [4]),
    .B(_0138_),
    .Y(_0182_)
  );
  NAND _1295_ (
    .A(_0181_),
    .B(_0182_),
    .Y(_0183_)
  );
  NAND _1296_ (
    .A(rd_ptr[0]),
    .B(_0183_),
    .Y(_0184_)
  );
  NOR _1297_ (
    .A(\Mem[0] [4]),
    .B(rd_ptr[2]),
    .Y(_0185_)
  );
  NAND _1298_ (
    .A(_0119_),
    .B(rd_ptr[2]),
    .Y(_0186_)
  );
  NAND _1299_ (
    .A(_0136_),
    .B(_0186_),
    .Y(_0187_)
  );
  NOR _1300_ (
    .A(_0185_),
    .B(_0187_),
    .Y(_0188_)
  );
  NOR _1301_ (
    .A(_0137_),
    .B(_0180_),
    .Y(_0189_)
  );
  NOR _1302_ (
    .A(rd_ptr[1]),
    .B(_0188_),
    .Y(_0190_)
  );
  NAND _1303_ (
    .A(_0184_),
    .B(_0190_),
    .Y(_0191_)
  );
  NAND _1304_ (
    .A(_0139_),
    .B(_0191_),
    .Y(_0192_)
  );
  NOR _1305_ (
    .A(_0189_),
    .B(_0192_),
    .Y(_0193_)
  );
  NOR _1306_ (
    .A(_0171_),
    .B(_0193_),
    .Y(_0194_)
  );
  NOR _1307_ (
    .A(_0149_),
    .B(_0194_),
    .Y(_0100_)
  );
  NAND _1308_ (
    .A(\Mem[11] [3]),
    .B(_0138_),
    .Y(_0195_)
  );
  NAND _1309_ (
    .A(\Mem[15] [3]),
    .B(rd_ptr[2]),
    .Y(_0196_)
  );
  NAND _1310_ (
    .A(_0195_),
    .B(_0196_),
    .Y(_0197_)
  );
  NAND _1311_ (
    .A(rd_ptr[0]),
    .B(_0197_),
    .Y(_0198_)
  );
  NOR _1312_ (
    .A(\Mem[10] [3]),
    .B(rd_ptr[2]),
    .Y(_0199_)
  );
  NOR _1313_ (
    .A(\Mem[14] [3]),
    .B(_0138_),
    .Y(_0200_)
  );
  NOR _1314_ (
    .A(_0199_),
    .B(_0200_),
    .Y(_0201_)
  );
  NAND _1315_ (
    .A(_0136_),
    .B(_0201_),
    .Y(_0202_)
  );
  NAND _1316_ (
    .A(_0198_),
    .B(_0202_),
    .Y(_0203_)
  );
  NAND _1317_ (
    .A(_0109_),
    .B(rd_ptr[2]),
    .Y(_0204_)
  );
  NOR _1318_ (
    .A(\Mem[2] [3]),
    .B(rd_ptr[2]),
    .Y(_0205_)
  );
  NOR _1319_ (
    .A(rd_ptr[0]),
    .B(_0205_),
    .Y(_0206_)
  );
  NAND _1320_ (
    .A(_0204_),
    .B(_0206_),
    .Y(_0207_)
  );
  NAND _1321_ (
    .A(_0104_),
    .B(rd_ptr[2]),
    .Y(_0208_)
  );
  NOR _1322_ (
    .A(\Mem[3] [3]),
    .B(rd_ptr[2]),
    .Y(_0209_)
  );
  NOR _1323_ (
    .A(_0136_),
    .B(_0209_),
    .Y(_0210_)
  );
  NAND _1324_ (
    .A(_0208_),
    .B(_0210_),
    .Y(_0211_)
  );
  NAND _1325_ (
    .A(_0207_),
    .B(_0211_),
    .Y(_0212_)
  );
  NAND _1326_ (
    .A(\Mem[13] [3]),
    .B(rd_ptr[2]),
    .Y(_0213_)
  );
  NAND _1327_ (
    .A(\Mem[9] [3]),
    .B(_0138_),
    .Y(_0214_)
  );
  NAND _1328_ (
    .A(_0213_),
    .B(_0214_),
    .Y(_0215_)
  );
  NAND _1329_ (
    .A(rd_ptr[0]),
    .B(_0215_),
    .Y(_0216_)
  );
  NOR _1330_ (
    .A(\Mem[8] [3]),
    .B(rd_ptr[2]),
    .Y(_0217_)
  );
  NAND _1331_ (
    .A(_0128_),
    .B(rd_ptr[2]),
    .Y(_0218_)
  );
  NAND _1332_ (
    .A(_0136_),
    .B(_0218_),
    .Y(_0219_)
  );
  NOR _1333_ (
    .A(_0217_),
    .B(_0219_),
    .Y(_0220_)
  );
  NAND _1334_ (
    .A(_0120_),
    .B(rd_ptr[2]),
    .Y(_0221_)
  );
  NOR _1335_ (
    .A(\Mem[0] [3]),
    .B(rd_ptr[2]),
    .Y(_0222_)
  );
  NOR _1336_ (
    .A(rd_ptr[0]),
    .B(_0222_),
    .Y(_0223_)
  );
  NAND _1337_ (
    .A(_0221_),
    .B(_0223_),
    .Y(_0224_)
  );
  NAND _1338_ (
    .A(_0114_),
    .B(rd_ptr[2]),
    .Y(_0225_)
  );
  NOR _1339_ (
    .A(\Mem[1] [3]),
    .B(rd_ptr[2]),
    .Y(_0226_)
  );
  NOR _1340_ (
    .A(_0136_),
    .B(_0226_),
    .Y(_0227_)
  );
  NAND _1341_ (
    .A(_0225_),
    .B(_0227_),
    .Y(_0228_)
  );
  NAND _1342_ (
    .A(_0224_),
    .B(_0228_),
    .Y(_0229_)
  );
  NOR _1343_ (
    .A(_0137_),
    .B(_0203_),
    .Y(_0230_)
  );
  NOR _1344_ (
    .A(rd_ptr[1]),
    .B(_0220_),
    .Y(_0231_)
  );
  NAND _1345_ (
    .A(_0216_),
    .B(_0231_),
    .Y(_0232_)
  );
  NAND _1346_ (
    .A(rd_ptr[3]),
    .B(_0232_),
    .Y(_0233_)
  );
  NOR _1347_ (
    .A(_0230_),
    .B(_0233_),
    .Y(_0234_)
  );
  NOR _1348_ (
    .A(rd_ptr[1]),
    .B(_0229_),
    .Y(_0235_)
  );
  NOR _1349_ (
    .A(_0137_),
    .B(_0212_),
    .Y(_0236_)
  );
  DFF _1350_ (
    .C(clk),
    .D(_0000_),
    .Q(\Mem[15] [0])
  );
  DFF _1351_ (
    .C(clk),
    .D(_0001_),
    .Q(\Mem[15] [1])
  );
  DFF _1352_ (
    .C(clk),
    .D(_0002_),
    .Q(\Mem[15] [2])
  );
  DFF _1353_ (
    .C(clk),
    .D(_0003_),
    .Q(\Mem[15] [3])
  );
  DFF _1354_ (
    .C(clk),
    .D(_0004_),
    .Q(\Mem[15] [4])
  );
  DFF _1355_ (
    .C(clk),
    .D(_0005_),
    .Q(\Mem[15] [5])
  );
  DFF _1356_ (
    .C(clk),
    .D(_0006_),
    .Q(\Mem[0] [0])
  );
  DFF _1357_ (
    .C(clk),
    .D(_0007_),
    .Q(\Mem[0] [1])
  );
  DFF _1358_ (
    .C(clk),
    .D(_0008_),
    .Q(\Mem[0] [2])
  );
  DFF _1359_ (
    .C(clk),
    .D(_0009_),
    .Q(\Mem[0] [3])
  );
  DFF _1360_ (
    .C(clk),
    .D(_0010_),
    .Q(\Mem[0] [4])
  );
  DFF _1361_ (
    .C(clk),
    .D(_0011_),
    .Q(\Mem[0] [5])
  );
  DFF _1362_ (
    .C(clk),
    .D(_0012_),
    .Q(\Mem[10] [0])
  );
  DFF _1363_ (
    .C(clk),
    .D(_0013_),
    .Q(\Mem[10] [1])
  );
  DFF _1364_ (
    .C(clk),
    .D(_0014_),
    .Q(\Mem[10] [2])
  );
  DFF _1365_ (
    .C(clk),
    .D(_0015_),
    .Q(\Mem[10] [3])
  );
  DFF _1366_ (
    .C(clk),
    .D(_0016_),
    .Q(\Mem[10] [4])
  );
  DFF _1367_ (
    .C(clk),
    .D(_0017_),
    .Q(\Mem[10] [5])
  );
  DFF _1368_ (
    .C(clk),
    .D(_0018_),
    .Q(\Mem[11] [0])
  );
  DFF _1369_ (
    .C(clk),
    .D(_0019_),
    .Q(\Mem[11] [1])
  );
  DFF _1370_ (
    .C(clk),
    .D(_0020_),
    .Q(\Mem[11] [2])
  );
  DFF _1371_ (
    .C(clk),
    .D(_0021_),
    .Q(\Mem[11] [3])
  );
  DFF _1372_ (
    .C(clk),
    .D(_0022_),
    .Q(\Mem[11] [4])
  );
  DFF _1373_ (
    .C(clk),
    .D(_0023_),
    .Q(\Mem[11] [5])
  );
  DFF _1374_ (
    .C(clk),
    .D(_0024_),
    .Q(\Mem[12] [0])
  );
  DFF _1375_ (
    .C(clk),
    .D(_0025_),
    .Q(\Mem[12] [1])
  );
  DFF _1376_ (
    .C(clk),
    .D(_0026_),
    .Q(\Mem[12] [2])
  );
  DFF _1377_ (
    .C(clk),
    .D(_0027_),
    .Q(\Mem[12] [3])
  );
  DFF _1378_ (
    .C(clk),
    .D(_0028_),
    .Q(\Mem[12] [4])
  );
  DFF _1379_ (
    .C(clk),
    .D(_0029_),
    .Q(\Mem[12] [5])
  );
  DFF _1380_ (
    .C(clk),
    .D(_0030_),
    .Q(\Mem[13] [0])
  );
  DFF _1381_ (
    .C(clk),
    .D(_0031_),
    .Q(\Mem[13] [1])
  );
  DFF _1382_ (
    .C(clk),
    .D(_0032_),
    .Q(\Mem[13] [2])
  );
  DFF _1383_ (
    .C(clk),
    .D(_0033_),
    .Q(\Mem[13] [3])
  );
  DFF _1384_ (
    .C(clk),
    .D(_0034_),
    .Q(\Mem[13] [4])
  );
  DFF _1385_ (
    .C(clk),
    .D(_0035_),
    .Q(\Mem[13] [5])
  );
  DFF _1386_ (
    .C(clk),
    .D(_0036_),
    .Q(\Mem[14] [0])
  );
  DFF _1387_ (
    .C(clk),
    .D(_0037_),
    .Q(\Mem[14] [1])
  );
  DFF _1388_ (
    .C(clk),
    .D(_0038_),
    .Q(\Mem[14] [2])
  );
  DFF _1389_ (
    .C(clk),
    .D(_0039_),
    .Q(\Mem[14] [3])
  );
  DFF _1390_ (
    .C(clk),
    .D(_0040_),
    .Q(\Mem[14] [4])
  );
  DFF _1391_ (
    .C(clk),
    .D(_0041_),
    .Q(\Mem[14] [5])
  );
  DFF _1392_ (
    .C(clk),
    .D(_0042_),
    .Q(\Mem[1] [0])
  );
  DFF _1393_ (
    .C(clk),
    .D(_0043_),
    .Q(\Mem[1] [1])
  );
  DFF _1394_ (
    .C(clk),
    .D(_0044_),
    .Q(\Mem[1] [2])
  );
  DFF _1395_ (
    .C(clk),
    .D(_0045_),
    .Q(\Mem[1] [3])
  );
  DFF _1396_ (
    .C(clk),
    .D(_0046_),
    .Q(\Mem[1] [4])
  );
  DFF _1397_ (
    .C(clk),
    .D(_0047_),
    .Q(\Mem[1] [5])
  );
  DFF _1398_ (
    .C(clk),
    .D(_0048_),
    .Q(\Mem[2] [0])
  );
  DFF _1399_ (
    .C(clk),
    .D(_0049_),
    .Q(\Mem[2] [1])
  );
  DFF _1400_ (
    .C(clk),
    .D(_0050_),
    .Q(\Mem[2] [2])
  );
  DFF _1401_ (
    .C(clk),
    .D(_0051_),
    .Q(\Mem[2] [3])
  );
  DFF _1402_ (
    .C(clk),
    .D(_0052_),
    .Q(\Mem[2] [4])
  );
  DFF _1403_ (
    .C(clk),
    .D(_0053_),
    .Q(\Mem[2] [5])
  );
  DFF _1404_ (
    .C(clk),
    .D(_0054_),
    .Q(\Mem[3] [0])
  );
  DFF _1405_ (
    .C(clk),
    .D(_0055_),
    .Q(\Mem[3] [1])
  );
  DFF _1406_ (
    .C(clk),
    .D(_0056_),
    .Q(\Mem[3] [2])
  );
  DFF _1407_ (
    .C(clk),
    .D(_0057_),
    .Q(\Mem[3] [3])
  );
  DFF _1408_ (
    .C(clk),
    .D(_0058_),
    .Q(\Mem[3] [4])
  );
  DFF _1409_ (
    .C(clk),
    .D(_0059_),
    .Q(\Mem[3] [5])
  );
  DFF _1410_ (
    .C(clk),
    .D(_0060_),
    .Q(\Mem[4] [0])
  );
  DFF _1411_ (
    .C(clk),
    .D(_0061_),
    .Q(\Mem[4] [1])
  );
  DFF _1412_ (
    .C(clk),
    .D(_0062_),
    .Q(\Mem[4] [2])
  );
  DFF _1413_ (
    .C(clk),
    .D(_0063_),
    .Q(\Mem[4] [3])
  );
  DFF _1414_ (
    .C(clk),
    .D(_0064_),
    .Q(\Mem[4] [4])
  );
  DFF _1415_ (
    .C(clk),
    .D(_0065_),
    .Q(\Mem[4] [5])
  );
  DFF _1416_ (
    .C(clk),
    .D(_0066_),
    .Q(\Mem[5] [0])
  );
  DFF _1417_ (
    .C(clk),
    .D(_0067_),
    .Q(\Mem[5] [1])
  );
  DFF _1418_ (
    .C(clk),
    .D(_0068_),
    .Q(\Mem[5] [2])
  );
  DFF _1419_ (
    .C(clk),
    .D(_0069_),
    .Q(\Mem[5] [3])
  );
  DFF _1420_ (
    .C(clk),
    .D(_0070_),
    .Q(\Mem[5] [4])
  );
  DFF _1421_ (
    .C(clk),
    .D(_0071_),
    .Q(\Mem[5] [5])
  );
  DFF _1422_ (
    .C(clk),
    .D(_0072_),
    .Q(\Mem[6] [0])
  );
  DFF _1423_ (
    .C(clk),
    .D(_0073_),
    .Q(\Mem[6] [1])
  );
  DFF _1424_ (
    .C(clk),
    .D(_0074_),
    .Q(\Mem[6] [2])
  );
  DFF _1425_ (
    .C(clk),
    .D(_0075_),
    .Q(\Mem[6] [3])
  );
  DFF _1426_ (
    .C(clk),
    .D(_0076_),
    .Q(\Mem[6] [4])
  );
  DFF _1427_ (
    .C(clk),
    .D(_0077_),
    .Q(\Mem[6] [5])
  );
  DFF _1428_ (
    .C(clk),
    .D(_0078_),
    .Q(\Mem[7] [0])
  );
  DFF _1429_ (
    .C(clk),
    .D(_0079_),
    .Q(\Mem[7] [1])
  );
  DFF _1430_ (
    .C(clk),
    .D(_0080_),
    .Q(\Mem[7] [2])
  );
  DFF _1431_ (
    .C(clk),
    .D(_0081_),
    .Q(\Mem[7] [3])
  );
  DFF _1432_ (
    .C(clk),
    .D(_0082_),
    .Q(\Mem[7] [4])
  );
  DFF _1433_ (
    .C(clk),
    .D(_0083_),
    .Q(\Mem[7] [5])
  );
  DFF _1434_ (
    .C(clk),
    .D(_0084_),
    .Q(\Mem[8] [0])
  );
  DFF _1435_ (
    .C(clk),
    .D(_0085_),
    .Q(\Mem[8] [1])
  );
  DFF _1436_ (
    .C(clk),
    .D(_0086_),
    .Q(\Mem[8] [2])
  );
  DFF _1437_ (
    .C(clk),
    .D(_0087_),
    .Q(\Mem[8] [3])
  );
  DFF _1438_ (
    .C(clk),
    .D(_0088_),
    .Q(\Mem[8] [4])
  );
  DFF _1439_ (
    .C(clk),
    .D(_0089_),
    .Q(\Mem[8] [5])
  );
  DFF _1440_ (
    .C(clk),
    .D(_0090_),
    .Q(\Mem[9] [0])
  );
  DFF _1441_ (
    .C(clk),
    .D(_0091_),
    .Q(\Mem[9] [1])
  );
  DFF _1442_ (
    .C(clk),
    .D(_0092_),
    .Q(\Mem[9] [2])
  );
  DFF _1443_ (
    .C(clk),
    .D(_0093_),
    .Q(\Mem[9] [3])
  );
  DFF _1444_ (
    .C(clk),
    .D(_0094_),
    .Q(\Mem[9] [4])
  );
  DFF _1445_ (
    .C(clk),
    .D(_0095_),
    .Q(\Mem[9] [5])
  );
  (* src = "FIFO/memory.v:19.1-41.4" *)
  DFF _1446_ (
    .C(clk),
    .D(_0096_),
    .Q(data_out_MM[0])
  );
  (* src = "FIFO/memory.v:19.1-41.4" *)
  DFF _1447_ (
    .C(clk),
    .D(_0097_),
    .Q(data_out_MM[1])
  );
  (* src = "FIFO/memory.v:19.1-41.4" *)
  DFF _1448_ (
    .C(clk),
    .D(_0098_),
    .Q(data_out_MM[2])
  );
  (* src = "FIFO/memory.v:19.1-41.4" *)
  DFF _1449_ (
    .C(clk),
    .D(_0099_),
    .Q(data_out_MM[3])
  );
  (* src = "FIFO/memory.v:19.1-41.4" *)
  DFF _1450_ (
    .C(clk),
    .D(_0100_),
    .Q(data_out_MM[4])
  );
  (* src = "FIFO/memory.v:19.1-41.4" *)
  DFF _1451_ (
    .C(clk),
    .D(_0101_),
    .Q(data_out_MM[5])
  );
  assign i = 32'd16;
endmodule

(* dynports =  1  *)
(* hdlname = "\\memory" *)
(* src = "FIFO/memory.v:1.1-43.10" *)
module \$paramod\memory\MEM_SIZE=4 (rd_ptr, wr_ptr, data_in_MM, push, pop, reset_L, clk, data_out_MM);
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire _111_;
  wire _112_;
  wire _113_;
  wire _114_;
  wire _115_;
  wire _116_;
  wire _117_;
  wire _118_;
  wire _119_;
  wire _120_;
  wire _121_;
  wire _122_;
  wire _123_;
  wire _124_;
  wire _125_;
  wire _126_;
  wire _127_;
  wire _128_;
  wire _129_;
  wire _130_;
  wire _131_;
  wire _132_;
  wire _133_;
  wire _134_;
  wire _135_;
  wire _136_;
  wire _137_;
  wire _138_;
  wire _139_;
  wire _140_;
  wire _141_;
  wire _142_;
  wire _143_;
  wire _144_;
  wire _145_;
  wire _146_;
  wire _147_;
  wire _148_;
  wire _149_;
  wire _150_;
  wire _151_;
  wire _152_;
  wire _153_;
  wire _154_;
  wire _155_;
  wire _156_;
  wire _157_;
  wire _158_;
  wire _159_;
  wire _160_;
  wire _161_;
  wire _162_;
  wire _163_;
  wire _164_;
  wire _165_;
  wire _166_;
  wire _167_;
  wire [5:0] \Mem[0] ;
  wire [5:0] \Mem[1] ;
  wire [5:0] \Mem[2] ;
  wire [5:0] \Mem[3] ;
  (* src = "FIFO/memory.v:13.11-13.14" *)
  input clk;
  (* src = "FIFO/memory.v:9.27-9.37" *)
  input [5:0] data_in_MM;
  (* src = "FIFO/memory.v:14.32-14.43" *)
  output [5:0] data_out_MM;
  (* src = "FIFO/memory.v:17.9-17.10" *)
  wire [31:0] i;
  (* src = "FIFO/memory.v:11.11-11.14" *)
  input pop;
  (* src = "FIFO/memory.v:10.11-10.15" *)
  input push;
  (* src = "FIFO/memory.v:7.23-7.29" *)
  input [4:0] rd_ptr;
  (* src = "FIFO/memory.v:12.11-12.18" *)
  input reset_L;
  (* src = "FIFO/memory.v:8.23-8.29" *)
  input [4:0] wr_ptr;
  NOT _168_ (
    .A(\Mem[0] [5]),
    .Y(_137_)
  );
  NOT _169_ (
    .A(\Mem[0] [4]),
    .Y(_138_)
  );
  NOT _170_ (
    .A(\Mem[0] [3]),
    .Y(_139_)
  );
  NOT _171_ (
    .A(\Mem[0] [2]),
    .Y(_140_)
  );
  NOT _172_ (
    .A(\Mem[0] [1]),
    .Y(_141_)
  );
  NOT _173_ (
    .A(\Mem[0] [0]),
    .Y(_142_)
  );
  NOT _174_ (
    .A(\Mem[3] [5]),
    .Y(_143_)
  );
  NOT _175_ (
    .A(\Mem[3] [4]),
    .Y(_144_)
  );
  NOT _176_ (
    .A(\Mem[3] [3]),
    .Y(_145_)
  );
  NOT _177_ (
    .A(\Mem[3] [2]),
    .Y(_146_)
  );
  NOT _178_ (
    .A(\Mem[3] [1]),
    .Y(_147_)
  );
  NOT _179_ (
    .A(\Mem[3] [0]),
    .Y(_148_)
  );
  NOT _180_ (
    .A(reset_L),
    .Y(_149_)
  );
  NOT _181_ (
    .A(push),
    .Y(_150_)
  );
  NOT _182_ (
    .A(wr_ptr[0]),
    .Y(_151_)
  );
  NOT _183_ (
    .A(wr_ptr[1]),
    .Y(_152_)
  );
  NAND _184_ (
    .A(reset_L),
    .B(pop),
    .Y(_153_)
  );
  NOR _185_ (
    .A(\Mem[2] [4]),
    .B(rd_ptr[0]),
    .Y(_154_)
  );
  NAND _186_ (
    .A(_144_),
    .B(rd_ptr[0]),
    .Y(_155_)
  );
  NAND _187_ (
    .A(rd_ptr[1]),
    .B(_155_),
    .Y(_156_)
  );
  NOR _188_ (
    .A(_154_),
    .B(_156_),
    .Y(_157_)
  );
  NAND _189_ (
    .A(\Mem[1] [4]),
    .B(rd_ptr[0]),
    .Y(_158_)
  );
  NOT _190_ (
    .A(_158_),
    .Y(_159_)
  );
  NOR _191_ (
    .A(_138_),
    .B(rd_ptr[0]),
    .Y(_160_)
  );
  NOR _192_ (
    .A(_159_),
    .B(_160_),
    .Y(_161_)
  );
  NOR _193_ (
    .A(rd_ptr[1]),
    .B(_161_),
    .Y(_162_)
  );
  NOR _194_ (
    .A(_157_),
    .B(_162_),
    .Y(_163_)
  );
  NOR _195_ (
    .A(_153_),
    .B(_163_),
    .Y(_028_)
  );
  NOR _196_ (
    .A(\Mem[2] [3]),
    .B(rd_ptr[0]),
    .Y(_164_)
  );
  NAND _197_ (
    .A(_145_),
    .B(rd_ptr[0]),
    .Y(_165_)
  );
  NAND _198_ (
    .A(rd_ptr[1]),
    .B(_165_),
    .Y(_166_)
  );
  NOR _199_ (
    .A(_164_),
    .B(_166_),
    .Y(_167_)
  );
  NAND _200_ (
    .A(\Mem[1] [3]),
    .B(rd_ptr[0]),
    .Y(_030_)
  );
  NOT _201_ (
    .A(_030_),
    .Y(_031_)
  );
  NOR _202_ (
    .A(_139_),
    .B(rd_ptr[0]),
    .Y(_032_)
  );
  NOR _203_ (
    .A(_031_),
    .B(_032_),
    .Y(_033_)
  );
  NOR _204_ (
    .A(rd_ptr[1]),
    .B(_033_),
    .Y(_034_)
  );
  NOR _205_ (
    .A(_167_),
    .B(_034_),
    .Y(_035_)
  );
  NOR _206_ (
    .A(_153_),
    .B(_035_),
    .Y(_027_)
  );
  NOR _207_ (
    .A(\Mem[2] [2]),
    .B(rd_ptr[0]),
    .Y(_036_)
  );
  NAND _208_ (
    .A(_146_),
    .B(rd_ptr[0]),
    .Y(_037_)
  );
  NAND _209_ (
    .A(rd_ptr[1]),
    .B(_037_),
    .Y(_038_)
  );
  NOR _210_ (
    .A(_036_),
    .B(_038_),
    .Y(_039_)
  );
  NAND _211_ (
    .A(\Mem[1] [2]),
    .B(rd_ptr[0]),
    .Y(_040_)
  );
  NOT _212_ (
    .A(_040_),
    .Y(_041_)
  );
  NOR _213_ (
    .A(_140_),
    .B(rd_ptr[0]),
    .Y(_042_)
  );
  NOR _214_ (
    .A(_041_),
    .B(_042_),
    .Y(_043_)
  );
  NOR _215_ (
    .A(rd_ptr[1]),
    .B(_043_),
    .Y(_044_)
  );
  NOR _216_ (
    .A(_039_),
    .B(_044_),
    .Y(_045_)
  );
  NOR _217_ (
    .A(_153_),
    .B(_045_),
    .Y(_026_)
  );
  NOR _218_ (
    .A(\Mem[2] [1]),
    .B(rd_ptr[0]),
    .Y(_046_)
  );
  NAND _219_ (
    .A(_147_),
    .B(rd_ptr[0]),
    .Y(_047_)
  );
  NAND _220_ (
    .A(rd_ptr[1]),
    .B(_047_),
    .Y(_048_)
  );
  NOR _221_ (
    .A(_046_),
    .B(_048_),
    .Y(_049_)
  );
  NAND _222_ (
    .A(\Mem[1] [1]),
    .B(rd_ptr[0]),
    .Y(_050_)
  );
  NOT _223_ (
    .A(_050_),
    .Y(_051_)
  );
  NOR _224_ (
    .A(_141_),
    .B(rd_ptr[0]),
    .Y(_052_)
  );
  NOR _225_ (
    .A(_051_),
    .B(_052_),
    .Y(_053_)
  );
  NOR _226_ (
    .A(rd_ptr[1]),
    .B(_053_),
    .Y(_054_)
  );
  NOR _227_ (
    .A(_049_),
    .B(_054_),
    .Y(_055_)
  );
  NOR _228_ (
    .A(_153_),
    .B(_055_),
    .Y(_025_)
  );
  NOR _229_ (
    .A(\Mem[2] [0]),
    .B(rd_ptr[0]),
    .Y(_056_)
  );
  NAND _230_ (
    .A(_148_),
    .B(rd_ptr[0]),
    .Y(_057_)
  );
  NAND _231_ (
    .A(rd_ptr[1]),
    .B(_057_),
    .Y(_058_)
  );
  NOR _232_ (
    .A(_056_),
    .B(_058_),
    .Y(_059_)
  );
  NAND _233_ (
    .A(\Mem[1] [0]),
    .B(rd_ptr[0]),
    .Y(_060_)
  );
  NOT _234_ (
    .A(_060_),
    .Y(_061_)
  );
  NOR _235_ (
    .A(_142_),
    .B(rd_ptr[0]),
    .Y(_062_)
  );
  NOR _236_ (
    .A(_061_),
    .B(_062_),
    .Y(_063_)
  );
  NOR _237_ (
    .A(rd_ptr[1]),
    .B(_063_),
    .Y(_064_)
  );
  NOR _238_ (
    .A(_059_),
    .B(_064_),
    .Y(_065_)
  );
  NOR _239_ (
    .A(_153_),
    .B(_065_),
    .Y(_024_)
  );
  NOR _240_ (
    .A(_149_),
    .B(_150_),
    .Y(_066_)
  );
  NAND _241_ (
    .A(wr_ptr[1]),
    .B(_066_),
    .Y(_067_)
  );
  NAND _242_ (
    .A(push),
    .B(wr_ptr[1]),
    .Y(_068_)
  );
  NOR _243_ (
    .A(wr_ptr[0]),
    .B(_067_),
    .Y(_069_)
  );
  NOR _244_ (
    .A(_149_),
    .B(_069_),
    .Y(_070_)
  );
  NAND _245_ (
    .A(\Mem[2] [5]),
    .B(_070_),
    .Y(_071_)
  );
  NAND _246_ (
    .A(data_in_MM[5]),
    .B(_069_),
    .Y(_072_)
  );
  NAND _247_ (
    .A(_071_),
    .B(_072_),
    .Y(_023_)
  );
  NAND _248_ (
    .A(\Mem[2] [4]),
    .B(_070_),
    .Y(_073_)
  );
  NAND _249_ (
    .A(data_in_MM[4]),
    .B(_069_),
    .Y(_074_)
  );
  NAND _250_ (
    .A(_073_),
    .B(_074_),
    .Y(_022_)
  );
  NAND _251_ (
    .A(\Mem[2] [3]),
    .B(_070_),
    .Y(_075_)
  );
  NAND _252_ (
    .A(data_in_MM[3]),
    .B(_069_),
    .Y(_076_)
  );
  NAND _253_ (
    .A(_075_),
    .B(_076_),
    .Y(_021_)
  );
  NAND _254_ (
    .A(\Mem[2] [2]),
    .B(_070_),
    .Y(_077_)
  );
  NAND _255_ (
    .A(data_in_MM[2]),
    .B(_069_),
    .Y(_078_)
  );
  NAND _256_ (
    .A(_077_),
    .B(_078_),
    .Y(_020_)
  );
  NAND _257_ (
    .A(\Mem[2] [1]),
    .B(_070_),
    .Y(_079_)
  );
  NAND _258_ (
    .A(data_in_MM[1]),
    .B(_069_),
    .Y(_080_)
  );
  NAND _259_ (
    .A(_079_),
    .B(_080_),
    .Y(_019_)
  );
  NAND _260_ (
    .A(\Mem[2] [0]),
    .B(_070_),
    .Y(_081_)
  );
  NAND _261_ (
    .A(data_in_MM[0]),
    .B(_069_),
    .Y(_082_)
  );
  NAND _262_ (
    .A(_081_),
    .B(_082_),
    .Y(_018_)
  );
  NAND _263_ (
    .A(_152_),
    .B(_066_),
    .Y(_083_)
  );
  NOR _264_ (
    .A(_151_),
    .B(_083_),
    .Y(_084_)
  );
  NOR _265_ (
    .A(_149_),
    .B(_084_),
    .Y(_085_)
  );
  NAND _266_ (
    .A(\Mem[1] [5]),
    .B(_085_),
    .Y(_086_)
  );
  NAND _267_ (
    .A(data_in_MM[5]),
    .B(_084_),
    .Y(_087_)
  );
  NAND _268_ (
    .A(_086_),
    .B(_087_),
    .Y(_017_)
  );
  NAND _269_ (
    .A(\Mem[1] [4]),
    .B(_085_),
    .Y(_088_)
  );
  NAND _270_ (
    .A(data_in_MM[4]),
    .B(_084_),
    .Y(_089_)
  );
  NAND _271_ (
    .A(_088_),
    .B(_089_),
    .Y(_016_)
  );
  NAND _272_ (
    .A(\Mem[1] [3]),
    .B(_085_),
    .Y(_090_)
  );
  NAND _273_ (
    .A(data_in_MM[3]),
    .B(_084_),
    .Y(_091_)
  );
  NAND _274_ (
    .A(_090_),
    .B(_091_),
    .Y(_015_)
  );
  NAND _275_ (
    .A(\Mem[1] [2]),
    .B(_085_),
    .Y(_092_)
  );
  NAND _276_ (
    .A(data_in_MM[2]),
    .B(_084_),
    .Y(_093_)
  );
  NAND _277_ (
    .A(_092_),
    .B(_093_),
    .Y(_014_)
  );
  NAND _278_ (
    .A(\Mem[1] [1]),
    .B(_085_),
    .Y(_094_)
  );
  NAND _279_ (
    .A(data_in_MM[1]),
    .B(_084_),
    .Y(_095_)
  );
  NAND _280_ (
    .A(_094_),
    .B(_095_),
    .Y(_013_)
  );
  NAND _281_ (
    .A(\Mem[1] [0]),
    .B(_085_),
    .Y(_096_)
  );
  NAND _282_ (
    .A(data_in_MM[0]),
    .B(_084_),
    .Y(_097_)
  );
  NAND _283_ (
    .A(_096_),
    .B(_097_),
    .Y(_012_)
  );
  NOR _284_ (
    .A(wr_ptr[0]),
    .B(_083_),
    .Y(_098_)
  );
  NOR _285_ (
    .A(_149_),
    .B(_098_),
    .Y(_099_)
  );
  NAND _286_ (
    .A(\Mem[0] [5]),
    .B(_099_),
    .Y(_100_)
  );
  NAND _287_ (
    .A(data_in_MM[5]),
    .B(_098_),
    .Y(_101_)
  );
  NAND _288_ (
    .A(_100_),
    .B(_101_),
    .Y(_011_)
  );
  NAND _289_ (
    .A(\Mem[0] [4]),
    .B(_099_),
    .Y(_102_)
  );
  NAND _290_ (
    .A(data_in_MM[4]),
    .B(_098_),
    .Y(_103_)
  );
  NAND _291_ (
    .A(_102_),
    .B(_103_),
    .Y(_010_)
  );
  NAND _292_ (
    .A(\Mem[0] [3]),
    .B(_099_),
    .Y(_104_)
  );
  NAND _293_ (
    .A(data_in_MM[3]),
    .B(_098_),
    .Y(_105_)
  );
  NAND _294_ (
    .A(_104_),
    .B(_105_),
    .Y(_009_)
  );
  NAND _295_ (
    .A(\Mem[0] [2]),
    .B(_099_),
    .Y(_106_)
  );
  NAND _296_ (
    .A(data_in_MM[2]),
    .B(_098_),
    .Y(_107_)
  );
  NAND _297_ (
    .A(_106_),
    .B(_107_),
    .Y(_008_)
  );
  NAND _298_ (
    .A(\Mem[0] [1]),
    .B(_099_),
    .Y(_108_)
  );
  NAND _299_ (
    .A(data_in_MM[1]),
    .B(_098_),
    .Y(_109_)
  );
  NAND _300_ (
    .A(_108_),
    .B(_109_),
    .Y(_007_)
  );
  NAND _301_ (
    .A(\Mem[0] [0]),
    .B(_099_),
    .Y(_110_)
  );
  NAND _302_ (
    .A(data_in_MM[0]),
    .B(_098_),
    .Y(_111_)
  );
  NAND _303_ (
    .A(_110_),
    .B(_111_),
    .Y(_006_)
  );
  NOR _304_ (
    .A(_151_),
    .B(_068_),
    .Y(_112_)
  );
  NOR _305_ (
    .A(_149_),
    .B(_112_),
    .Y(_113_)
  );
  NAND _306_ (
    .A(\Mem[3] [5]),
    .B(_113_),
    .Y(_114_)
  );
  NOR _307_ (
    .A(_151_),
    .B(_067_),
    .Y(_115_)
  );
  NAND _308_ (
    .A(data_in_MM[5]),
    .B(_115_),
    .Y(_116_)
  );
  NAND _309_ (
    .A(_114_),
    .B(_116_),
    .Y(_005_)
  );
  NAND _310_ (
    .A(\Mem[3] [4]),
    .B(_113_),
    .Y(_117_)
  );
  NAND _311_ (
    .A(data_in_MM[4]),
    .B(_115_),
    .Y(_118_)
  );
  NAND _312_ (
    .A(_117_),
    .B(_118_),
    .Y(_004_)
  );
  NAND _313_ (
    .A(\Mem[3] [3]),
    .B(_113_),
    .Y(_119_)
  );
  NAND _314_ (
    .A(data_in_MM[3]),
    .B(_115_),
    .Y(_120_)
  );
  NAND _315_ (
    .A(_119_),
    .B(_120_),
    .Y(_003_)
  );
  NAND _316_ (
    .A(\Mem[3] [2]),
    .B(_113_),
    .Y(_121_)
  );
  NAND _317_ (
    .A(data_in_MM[2]),
    .B(_115_),
    .Y(_122_)
  );
  NAND _318_ (
    .A(_121_),
    .B(_122_),
    .Y(_002_)
  );
  NAND _319_ (
    .A(\Mem[3] [1]),
    .B(_113_),
    .Y(_123_)
  );
  NAND _320_ (
    .A(data_in_MM[1]),
    .B(_115_),
    .Y(_124_)
  );
  NAND _321_ (
    .A(_123_),
    .B(_124_),
    .Y(_001_)
  );
  NAND _322_ (
    .A(\Mem[3] [0]),
    .B(_113_),
    .Y(_125_)
  );
  NAND _323_ (
    .A(data_in_MM[0]),
    .B(_115_),
    .Y(_126_)
  );
  NAND _324_ (
    .A(_125_),
    .B(_126_),
    .Y(_000_)
  );
  NOR _325_ (
    .A(\Mem[2] [5]),
    .B(rd_ptr[0]),
    .Y(_127_)
  );
  NAND _326_ (
    .A(_143_),
    .B(rd_ptr[0]),
    .Y(_128_)
  );
  NAND _327_ (
    .A(rd_ptr[1]),
    .B(_128_),
    .Y(_129_)
  );
  NOR _328_ (
    .A(_127_),
    .B(_129_),
    .Y(_130_)
  );
  NAND _329_ (
    .A(\Mem[1] [5]),
    .B(rd_ptr[0]),
    .Y(_131_)
  );
  NOT _330_ (
    .A(_131_),
    .Y(_132_)
  );
  NOR _331_ (
    .A(_137_),
    .B(rd_ptr[0]),
    .Y(_133_)
  );
  NOR _332_ (
    .A(_132_),
    .B(_133_),
    .Y(_134_)
  );
  NOR _333_ (
    .A(rd_ptr[1]),
    .B(_134_),
    .Y(_135_)
  );
  NOR _334_ (
    .A(_130_),
    .B(_135_),
    .Y(_136_)
  );
  NOR _335_ (
    .A(_153_),
    .B(_136_),
    .Y(_029_)
  );
  DFF _336_ (
    .C(clk),
    .D(_000_),
    .Q(\Mem[3] [0])
  );
  DFF _337_ (
    .C(clk),
    .D(_001_),
    .Q(\Mem[3] [1])
  );
  DFF _338_ (
    .C(clk),
    .D(_002_),
    .Q(\Mem[3] [2])
  );
  DFF _339_ (
    .C(clk),
    .D(_003_),
    .Q(\Mem[3] [3])
  );
  DFF _340_ (
    .C(clk),
    .D(_004_),
    .Q(\Mem[3] [4])
  );
  DFF _341_ (
    .C(clk),
    .D(_005_),
    .Q(\Mem[3] [5])
  );
  DFF _342_ (
    .C(clk),
    .D(_006_),
    .Q(\Mem[0] [0])
  );
  DFF _343_ (
    .C(clk),
    .D(_007_),
    .Q(\Mem[0] [1])
  );
  DFF _344_ (
    .C(clk),
    .D(_008_),
    .Q(\Mem[0] [2])
  );
  DFF _345_ (
    .C(clk),
    .D(_009_),
    .Q(\Mem[0] [3])
  );
  DFF _346_ (
    .C(clk),
    .D(_010_),
    .Q(\Mem[0] [4])
  );
  DFF _347_ (
    .C(clk),
    .D(_011_),
    .Q(\Mem[0] [5])
  );
  DFF _348_ (
    .C(clk),
    .D(_012_),
    .Q(\Mem[1] [0])
  );
  DFF _349_ (
    .C(clk),
    .D(_013_),
    .Q(\Mem[1] [1])
  );
  DFF _350_ (
    .C(clk),
    .D(_014_),
    .Q(\Mem[1] [2])
  );
  DFF _351_ (
    .C(clk),
    .D(_015_),
    .Q(\Mem[1] [3])
  );
  DFF _352_ (
    .C(clk),
    .D(_016_),
    .Q(\Mem[1] [4])
  );
  DFF _353_ (
    .C(clk),
    .D(_017_),
    .Q(\Mem[1] [5])
  );
  DFF _354_ (
    .C(clk),
    .D(_018_),
    .Q(\Mem[2] [0])
  );
  DFF _355_ (
    .C(clk),
    .D(_019_),
    .Q(\Mem[2] [1])
  );
  DFF _356_ (
    .C(clk),
    .D(_020_),
    .Q(\Mem[2] [2])
  );
  DFF _357_ (
    .C(clk),
    .D(_021_),
    .Q(\Mem[2] [3])
  );
  DFF _358_ (
    .C(clk),
    .D(_022_),
    .Q(\Mem[2] [4])
  );
  DFF _359_ (
    .C(clk),
    .D(_023_),
    .Q(\Mem[2] [5])
  );
  (* src = "FIFO/memory.v:19.1-41.4" *)
  DFF _360_ (
    .C(clk),
    .D(_024_),
    .Q(data_out_MM[0])
  );
  (* src = "FIFO/memory.v:19.1-41.4" *)
  DFF _361_ (
    .C(clk),
    .D(_025_),
    .Q(data_out_MM[1])
  );
  (* src = "FIFO/memory.v:19.1-41.4" *)
  DFF _362_ (
    .C(clk),
    .D(_026_),
    .Q(data_out_MM[2])
  );
  (* src = "FIFO/memory.v:19.1-41.4" *)
  DFF _363_ (
    .C(clk),
    .D(_027_),
    .Q(data_out_MM[3])
  );
  (* src = "FIFO/memory.v:19.1-41.4" *)
  DFF _364_ (
    .C(clk),
    .D(_028_),
    .Q(data_out_MM[4])
  );
  (* src = "FIFO/memory.v:19.1-41.4" *)
  DFF _365_ (
    .C(clk),
    .D(_029_),
    .Q(data_out_MM[5])
  );
  assign i = 32'd4;
endmodule

(* dynports =  1  *)
(* hdlname = "\\read_logic" *)
(* src = "FIFO/read_logic.v:1.1-49.10" *)
module \$paramod\read_logic\MEM_SIZE=16 (fifo_synth_rd, fifo_synth_wr, fifo_synth_empty, clk, reset_L, rd_ptr, pop);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  (* src = "FIFO/read_logic.v:11.11-11.14" *)
  input clk;
  (* src = "FIFO/read_logic.v:10.11-10.21" *)
  input fifo_synth_empty;
  (* src = "FIFO/read_logic.v:8.11-8.18" *)
  input fifo_synth_rd;
  (* src = "FIFO/read_logic.v:9.11-9.18" *)
  input fifo_synth_wr;
  (* src = "FIFO/read_logic.v:14.16-14.19" *)
  output pop;
  (* src = "FIFO/read_logic.v:13.28-13.34" *)
  output [4:0] rd_ptr;
  (* src = "FIFO/read_logic.v:12.11-12.18" *)
  input reset_L;
  NOT _28_ (
    .A(reset_L),
    .Y(_05_)
  );
  NOT _29_ (
    .A(rd_ptr[3]),
    .Y(_06_)
  );
  NOT _30_ (
    .A(rd_ptr[1]),
    .Y(_07_)
  );
  NOT _31_ (
    .A(fifo_synth_empty),
    .Y(_08_)
  );
  NOT _32_ (
    .A(fifo_synth_rd),
    .Y(_09_)
  );
  NOT _33_ (
    .A(fifo_synth_wr),
    .Y(_10_)
  );
  NOR _34_ (
    .A(_08_),
    .B(fifo_synth_wr),
    .Y(_11_)
  );
  NAND _35_ (
    .A(fifo_synth_empty),
    .B(_10_),
    .Y(_12_)
  );
  NOR _36_ (
    .A(_09_),
    .B(_11_),
    .Y(_13_)
  );
  NAND _37_ (
    .A(fifo_synth_rd),
    .B(_12_),
    .Y(_14_)
  );
  NAND _38_ (
    .A(rd_ptr[0]),
    .B(_13_),
    .Y(_15_)
  );
  NOR _39_ (
    .A(_07_),
    .B(_15_),
    .Y(_16_)
  );
  NAND _40_ (
    .A(rd_ptr[2]),
    .B(_16_),
    .Y(_17_)
  );
  NOR _41_ (
    .A(_06_),
    .B(_17_),
    .Y(_18_)
  );
  NAND _42_ (
    .A(_06_),
    .B(_17_),
    .Y(_19_)
  );
  NAND _43_ (
    .A(reset_L),
    .B(_19_),
    .Y(_20_)
  );
  NOR _44_ (
    .A(_18_),
    .B(_20_),
    .Y(_03_)
  );
  NOR _45_ (
    .A(rd_ptr[2]),
    .B(_16_),
    .Y(_21_)
  );
  NAND _46_ (
    .A(reset_L),
    .B(_17_),
    .Y(_22_)
  );
  NOR _47_ (
    .A(_21_),
    .B(_22_),
    .Y(_02_)
  );
  NAND _48_ (
    .A(_07_),
    .B(_15_),
    .Y(_23_)
  );
  NAND _49_ (
    .A(reset_L),
    .B(_23_),
    .Y(_24_)
  );
  NOR _50_ (
    .A(_16_),
    .B(_24_),
    .Y(_01_)
  );
  NOR _51_ (
    .A(rd_ptr[0]),
    .B(_13_),
    .Y(_25_)
  );
  NAND _52_ (
    .A(reset_L),
    .B(_15_),
    .Y(_26_)
  );
  NOR _53_ (
    .A(_25_),
    .B(_26_),
    .Y(_00_)
  );
  NOR _54_ (
    .A(_05_),
    .B(_14_),
    .Y(pop)
  );
  NAND _55_ (
    .A(rd_ptr[4]),
    .B(reset_L),
    .Y(_27_)
  );
  NOR _56_ (
    .A(_18_),
    .B(_27_),
    .Y(_04_)
  );
  (* src = "FIFO/read_logic.v:35.1-47.4" *)
  DFF _57_ (
    .C(clk),
    .D(_00_),
    .Q(rd_ptr[0])
  );
  (* src = "FIFO/read_logic.v:35.1-47.4" *)
  DFF _58_ (
    .C(clk),
    .D(_01_),
    .Q(rd_ptr[1])
  );
  (* src = "FIFO/read_logic.v:35.1-47.4" *)
  DFF _59_ (
    .C(clk),
    .D(_02_),
    .Q(rd_ptr[2])
  );
  (* src = "FIFO/read_logic.v:35.1-47.4" *)
  DFF _60_ (
    .C(clk),
    .D(_03_),
    .Q(rd_ptr[3])
  );
  (* src = "FIFO/read_logic.v:35.1-47.4" *)
  DFF _61_ (
    .C(clk),
    .D(_04_),
    .Q(rd_ptr[4])
  );
endmodule

(* dynports =  1  *)
(* hdlname = "\\read_logic" *)
(* src = "FIFO/read_logic.v:1.1-49.10" *)
module \$paramod\read_logic\MEM_SIZE=4 (fifo_synth_rd, fifo_synth_wr, fifo_synth_empty, clk, reset_L, rd_ptr, pop);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  wire _28_;
  wire _29_;
  wire _30_;
  wire _31_;
  wire _32_;
  (* src = "FIFO/read_logic.v:11.11-11.14" *)
  input clk;
  (* src = "FIFO/read_logic.v:10.11-10.21" *)
  input fifo_synth_empty;
  (* src = "FIFO/read_logic.v:8.11-8.18" *)
  input fifo_synth_rd;
  (* src = "FIFO/read_logic.v:9.11-9.18" *)
  input fifo_synth_wr;
  (* src = "FIFO/read_logic.v:14.16-14.19" *)
  output pop;
  (* src = "FIFO/read_logic.v:13.28-13.34" *)
  output [4:0] rd_ptr;
  (* src = "FIFO/read_logic.v:12.11-12.18" *)
  input reset_L;
  NOT _33_ (
    .A(rd_ptr[4]),
    .Y(_05_)
  );
  NOT _34_ (
    .A(reset_L),
    .Y(_06_)
  );
  NOT _35_ (
    .A(rd_ptr[3]),
    .Y(_07_)
  );
  NOT _36_ (
    .A(rd_ptr[2]),
    .Y(_08_)
  );
  NOT _37_ (
    .A(rd_ptr[0]),
    .Y(_09_)
  );
  NOT _38_ (
    .A(fifo_synth_wr),
    .Y(_10_)
  );
  NAND _39_ (
    .A(fifo_synth_empty),
    .B(_10_),
    .Y(_11_)
  );
  NAND _40_ (
    .A(fifo_synth_rd),
    .B(_11_),
    .Y(_12_)
  );
  NOR _41_ (
    .A(_09_),
    .B(_12_),
    .Y(_13_)
  );
  NAND _42_ (
    .A(rd_ptr[1]),
    .B(_13_),
    .Y(_14_)
  );
  NOT _43_ (
    .A(_14_),
    .Y(_15_)
  );
  NOR _44_ (
    .A(_08_),
    .B(_14_),
    .Y(_16_)
  );
  NAND _45_ (
    .A(rd_ptr[2]),
    .B(_15_),
    .Y(_17_)
  );
  NAND _46_ (
    .A(rd_ptr[3]),
    .B(_16_),
    .Y(_18_)
  );
  NOT _47_ (
    .A(_18_),
    .Y(_19_)
  );
  NAND _48_ (
    .A(_07_),
    .B(_17_),
    .Y(_20_)
  );
  NAND _49_ (
    .A(reset_L),
    .B(_20_),
    .Y(_21_)
  );
  NOR _50_ (
    .A(_19_),
    .B(_21_),
    .Y(_03_)
  );
  NOR _51_ (
    .A(rd_ptr[4]),
    .B(rd_ptr[3]),
    .Y(_22_)
  );
  NOR _52_ (
    .A(_14_),
    .B(_22_),
    .Y(_23_)
  );
  NOR _53_ (
    .A(rd_ptr[2]),
    .B(_23_),
    .Y(_24_)
  );
  NAND _54_ (
    .A(reset_L),
    .B(_17_),
    .Y(_25_)
  );
  NOR _55_ (
    .A(_24_),
    .B(_25_),
    .Y(_02_)
  );
  NOR _56_ (
    .A(rd_ptr[1]),
    .B(_13_),
    .Y(_26_)
  );
  NAND _57_ (
    .A(reset_L),
    .B(_14_),
    .Y(_27_)
  );
  NOR _58_ (
    .A(_26_),
    .B(_27_),
    .Y(_01_)
  );
  NAND _59_ (
    .A(_09_),
    .B(_12_),
    .Y(_28_)
  );
  NAND _60_ (
    .A(reset_L),
    .B(_28_),
    .Y(_29_)
  );
  NOR _61_ (
    .A(_13_),
    .B(_29_),
    .Y(_00_)
  );
  NOR _62_ (
    .A(_06_),
    .B(_12_),
    .Y(pop)
  );
  NOR _63_ (
    .A(_05_),
    .B(_18_),
    .Y(_30_)
  );
  NAND _64_ (
    .A(_05_),
    .B(_18_),
    .Y(_31_)
  );
  NAND _65_ (
    .A(reset_L),
    .B(_31_),
    .Y(_32_)
  );
  NOR _66_ (
    .A(_30_),
    .B(_32_),
    .Y(_04_)
  );
  (* src = "FIFO/read_logic.v:35.1-47.4" *)
  DFF _67_ (
    .C(clk),
    .D(_00_),
    .Q(rd_ptr[0])
  );
  (* src = "FIFO/read_logic.v:35.1-47.4" *)
  DFF _68_ (
    .C(clk),
    .D(_01_),
    .Q(rd_ptr[1])
  );
  (* src = "FIFO/read_logic.v:35.1-47.4" *)
  DFF _69_ (
    .C(clk),
    .D(_02_),
    .Q(rd_ptr[2])
  );
  (* src = "FIFO/read_logic.v:35.1-47.4" *)
  DFF _70_ (
    .C(clk),
    .D(_03_),
    .Q(rd_ptr[3])
  );
  (* src = "FIFO/read_logic.v:35.1-47.4" *)
  DFF _71_ (
    .C(clk),
    .D(_04_),
    .Q(rd_ptr[4])
  );
endmodule

(* dynports =  1  *)
(* hdlname = "\\write_logic" *)
(* src = "FIFO/write_logic.v:1.1-49.10" *)
module \$paramod\write_logic\MEM_SIZE=16 (fifo_synth_wr, fifo_synth_rd, fifo_synth_full, clk, reset_L, wr_ptr, push);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  (* src = "FIFO/write_logic.v:11.11-11.14" *)
  input clk;
  (* src = "FIFO/write_logic.v:10.11-10.20" *)
  input fifo_synth_full;
  (* src = "FIFO/write_logic.v:9.11-9.18" *)
  input fifo_synth_rd;
  (* src = "FIFO/write_logic.v:8.11-8.18" *)
  input fifo_synth_wr;
  (* src = "FIFO/write_logic.v:14.16-14.20" *)
  output push;
  (* src = "FIFO/write_logic.v:12.11-12.18" *)
  input reset_L;
  (* src = "FIFO/write_logic.v:13.28-13.34" *)
  output [4:0] wr_ptr;
  NOT _28_ (
    .A(reset_L),
    .Y(_05_)
  );
  NOT _29_ (
    .A(wr_ptr[3]),
    .Y(_06_)
  );
  NOT _30_ (
    .A(wr_ptr[1]),
    .Y(_07_)
  );
  NOT _31_ (
    .A(fifo_synth_full),
    .Y(_08_)
  );
  NOT _32_ (
    .A(fifo_synth_wr),
    .Y(_09_)
  );
  NOT _33_ (
    .A(fifo_synth_rd),
    .Y(_10_)
  );
  NOR _34_ (
    .A(_08_),
    .B(fifo_synth_rd),
    .Y(_11_)
  );
  NAND _35_ (
    .A(fifo_synth_full),
    .B(_10_),
    .Y(_12_)
  );
  NOR _36_ (
    .A(_09_),
    .B(_11_),
    .Y(_13_)
  );
  NAND _37_ (
    .A(fifo_synth_wr),
    .B(_12_),
    .Y(_14_)
  );
  NAND _38_ (
    .A(wr_ptr[0]),
    .B(_13_),
    .Y(_15_)
  );
  NOR _39_ (
    .A(_07_),
    .B(_15_),
    .Y(_16_)
  );
  NAND _40_ (
    .A(wr_ptr[2]),
    .B(_16_),
    .Y(_17_)
  );
  NOR _41_ (
    .A(_06_),
    .B(_17_),
    .Y(_18_)
  );
  NAND _42_ (
    .A(_06_),
    .B(_17_),
    .Y(_19_)
  );
  NAND _43_ (
    .A(reset_L),
    .B(_19_),
    .Y(_20_)
  );
  NOR _44_ (
    .A(_18_),
    .B(_20_),
    .Y(_03_)
  );
  NOR _45_ (
    .A(wr_ptr[2]),
    .B(_16_),
    .Y(_21_)
  );
  NAND _46_ (
    .A(reset_L),
    .B(_17_),
    .Y(_22_)
  );
  NOR _47_ (
    .A(_21_),
    .B(_22_),
    .Y(_02_)
  );
  NAND _48_ (
    .A(_07_),
    .B(_15_),
    .Y(_23_)
  );
  NAND _49_ (
    .A(reset_L),
    .B(_23_),
    .Y(_24_)
  );
  NOR _50_ (
    .A(_16_),
    .B(_24_),
    .Y(_01_)
  );
  NOR _51_ (
    .A(wr_ptr[0]),
    .B(_13_),
    .Y(_25_)
  );
  NAND _52_ (
    .A(reset_L),
    .B(_15_),
    .Y(_26_)
  );
  NOR _53_ (
    .A(_25_),
    .B(_26_),
    .Y(_00_)
  );
  NOR _54_ (
    .A(_05_),
    .B(_14_),
    .Y(push)
  );
  NAND _55_ (
    .A(wr_ptr[4]),
    .B(reset_L),
    .Y(_27_)
  );
  NOR _56_ (
    .A(_18_),
    .B(_27_),
    .Y(_04_)
  );
  (* src = "FIFO/write_logic.v:33.1-45.4" *)
  DFF _57_ (
    .C(clk),
    .D(_00_),
    .Q(wr_ptr[0])
  );
  (* src = "FIFO/write_logic.v:33.1-45.4" *)
  DFF _58_ (
    .C(clk),
    .D(_01_),
    .Q(wr_ptr[1])
  );
  (* src = "FIFO/write_logic.v:33.1-45.4" *)
  DFF _59_ (
    .C(clk),
    .D(_02_),
    .Q(wr_ptr[2])
  );
  (* src = "FIFO/write_logic.v:33.1-45.4" *)
  DFF _60_ (
    .C(clk),
    .D(_03_),
    .Q(wr_ptr[3])
  );
  (* src = "FIFO/write_logic.v:33.1-45.4" *)
  DFF _61_ (
    .C(clk),
    .D(_04_),
    .Q(wr_ptr[4])
  );
endmodule

(* dynports =  1  *)
(* hdlname = "\\write_logic" *)
(* src = "FIFO/write_logic.v:1.1-49.10" *)
module \$paramod\write_logic\MEM_SIZE=4 (fifo_synth_wr, fifo_synth_rd, fifo_synth_full, clk, reset_L, wr_ptr, push);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  wire _28_;
  wire _29_;
  wire _30_;
  wire _31_;
  wire _32_;
  (* src = "FIFO/write_logic.v:11.11-11.14" *)
  input clk;
  (* src = "FIFO/write_logic.v:10.11-10.20" *)
  input fifo_synth_full;
  (* src = "FIFO/write_logic.v:9.11-9.18" *)
  input fifo_synth_rd;
  (* src = "FIFO/write_logic.v:8.11-8.18" *)
  input fifo_synth_wr;
  (* src = "FIFO/write_logic.v:14.16-14.20" *)
  output push;
  (* src = "FIFO/write_logic.v:12.11-12.18" *)
  input reset_L;
  (* src = "FIFO/write_logic.v:13.28-13.34" *)
  output [4:0] wr_ptr;
  NOT _33_ (
    .A(wr_ptr[4]),
    .Y(_05_)
  );
  NOT _34_ (
    .A(reset_L),
    .Y(_06_)
  );
  NOT _35_ (
    .A(wr_ptr[3]),
    .Y(_07_)
  );
  NOT _36_ (
    .A(wr_ptr[2]),
    .Y(_08_)
  );
  NOT _37_ (
    .A(wr_ptr[0]),
    .Y(_09_)
  );
  NOT _38_ (
    .A(fifo_synth_rd),
    .Y(_10_)
  );
  NAND _39_ (
    .A(fifo_synth_full),
    .B(_10_),
    .Y(_11_)
  );
  NAND _40_ (
    .A(fifo_synth_wr),
    .B(_11_),
    .Y(_12_)
  );
  NOR _41_ (
    .A(_09_),
    .B(_12_),
    .Y(_13_)
  );
  NAND _42_ (
    .A(wr_ptr[1]),
    .B(_13_),
    .Y(_14_)
  );
  NOT _43_ (
    .A(_14_),
    .Y(_15_)
  );
  NOR _44_ (
    .A(_08_),
    .B(_14_),
    .Y(_16_)
  );
  NAND _45_ (
    .A(wr_ptr[2]),
    .B(_15_),
    .Y(_17_)
  );
  NAND _46_ (
    .A(wr_ptr[3]),
    .B(_16_),
    .Y(_18_)
  );
  NOT _47_ (
    .A(_18_),
    .Y(_19_)
  );
  NAND _48_ (
    .A(_07_),
    .B(_17_),
    .Y(_20_)
  );
  NAND _49_ (
    .A(reset_L),
    .B(_20_),
    .Y(_21_)
  );
  NOR _50_ (
    .A(_19_),
    .B(_21_),
    .Y(_03_)
  );
  NOR _51_ (
    .A(wr_ptr[4]),
    .B(wr_ptr[3]),
    .Y(_22_)
  );
  NOR _52_ (
    .A(_14_),
    .B(_22_),
    .Y(_23_)
  );
  NOR _53_ (
    .A(wr_ptr[2]),
    .B(_23_),
    .Y(_24_)
  );
  NAND _54_ (
    .A(reset_L),
    .B(_17_),
    .Y(_25_)
  );
  NOR _55_ (
    .A(_24_),
    .B(_25_),
    .Y(_02_)
  );
  NOR _56_ (
    .A(wr_ptr[1]),
    .B(_13_),
    .Y(_26_)
  );
  NAND _57_ (
    .A(reset_L),
    .B(_14_),
    .Y(_27_)
  );
  NOR _58_ (
    .A(_26_),
    .B(_27_),
    .Y(_01_)
  );
  NAND _59_ (
    .A(_09_),
    .B(_12_),
    .Y(_28_)
  );
  NAND _60_ (
    .A(reset_L),
    .B(_28_),
    .Y(_29_)
  );
  NOR _61_ (
    .A(_13_),
    .B(_29_),
    .Y(_00_)
  );
  NOR _62_ (
    .A(_06_),
    .B(_12_),
    .Y(push)
  );
  NOR _63_ (
    .A(_05_),
    .B(_18_),
    .Y(_30_)
  );
  NAND _64_ (
    .A(_05_),
    .B(_18_),
    .Y(_31_)
  );
  NAND _65_ (
    .A(reset_L),
    .B(_31_),
    .Y(_32_)
  );
  NOR _66_ (
    .A(_30_),
    .B(_32_),
    .Y(_04_)
  );
  (* src = "FIFO/write_logic.v:33.1-45.4" *)
  DFF _67_ (
    .C(clk),
    .D(_00_),
    .Q(wr_ptr[0])
  );
  (* src = "FIFO/write_logic.v:33.1-45.4" *)
  DFF _68_ (
    .C(clk),
    .D(_01_),
    .Q(wr_ptr[1])
  );
  (* src = "FIFO/write_logic.v:33.1-45.4" *)
  DFF _69_ (
    .C(clk),
    .D(_02_),
    .Q(wr_ptr[2])
  );
  (* src = "FIFO/write_logic.v:33.1-45.4" *)
  DFF _70_ (
    .C(clk),
    .D(_03_),
    .Q(wr_ptr[3])
  );
  (* src = "FIFO/write_logic.v:33.1-45.4" *)
  DFF _71_ (
    .C(clk),
    .D(_04_),
    .Q(wr_ptr[4])
  );
endmodule

(* src = "Logica/Empty_and_pause_synth.v:1.1-38.10" *)
module Empty_and_pause_synth(clk, reset_L, vc0_empty, vc1_empty, pause_d0, pause_d1, valid_vc0, valid_vc1, pop_vc0, pop_vc1);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  (* src = "Logica/Empty_and_pause_synth.v:2.11-2.14" *)
  input clk;
  (* src = "Logica/Empty_and_pause_synth.v:6.11-6.19" *)
  input pause_d0;
  (* src = "Logica/Empty_and_pause_synth.v:7.11-7.19" *)
  input pause_d1;
  (* src = "Logica/Empty_and_pause_synth.v:10.16-10.23" *)
  output pop_vc0;
  (* src = "Logica/Empty_and_pause_synth.v:11.16-11.23" *)
  output pop_vc1;
  (* src = "Logica/Empty_and_pause_synth.v:3.11-3.18" *)
  input reset_L;
  (* src = "Logica/Empty_and_pause_synth.v:8.16-8.25" *)
  output valid_vc0;
  (* src = "Logica/Empty_and_pause_synth.v:9.16-9.25" *)
  output valid_vc1;
  (* src = "Logica/Empty_and_pause_synth.v:4.11-4.20" *)
  input vc0_empty;
  (* src = "Logica/Empty_and_pause_synth.v:5.11-5.20" *)
  input vc1_empty;
  NOT _08_ (
    .A(reset_L),
    .Y(_02_)
  );
  NOT _09_ (
    .A(vc1_empty),
    .Y(_03_)
  );
  NOT _10_ (
    .A(vc0_empty),
    .Y(_04_)
  );
  NOR _11_ (
    .A(pause_d0),
    .B(pause_d1),
    .Y(_05_)
  );
  NAND _12_ (
    .A(_04_),
    .B(_05_),
    .Y(_06_)
  );
  NOT _13_ (
    .A(_06_),
    .Y(pop_vc0)
  );
  NOR _14_ (
    .A(_02_),
    .B(_06_),
    .Y(_00_)
  );
  NAND _15_ (
    .A(_03_),
    .B(_05_),
    .Y(_07_)
  );
  NOT _16_ (
    .A(_07_),
    .Y(pop_vc1)
  );
  NOR _17_ (
    .A(_02_),
    .B(_07_),
    .Y(_01_)
  );
  (* src = "Logica/Empty_and_pause_synth.v:27.5-36.8" *)
  DFF _18_ (
    .C(clk),
    .D(_00_),
    .Q(valid_vc0)
  );
  (* src = "Logica/Empty_and_pause_synth.v:27.5-36.8" *)
  DFF _19_ (
    .C(clk),
    .D(_01_),
    .Q(valid_vc1)
  );
endmodule

(* dynports =  1  *)
(* top =  1  *)
(* src = "PCIe_synth.v:1.1-263.10" *)
module PCIe_synth(reset, clk, init, umbral_M_full, umbral_M_empty, umbral_V_full, umbral_V_empty, umbral_D_full, umbral_D_empty, data_in, push_data_in, pop_D0, pop_D1, data_out0_synth, data_out1_synth, error_out_synth, active_out_synth, idle_out_synth, errors_synth, MAIN_FIFO_pause_synth, next_pop_D0_synth, next_pop_D1_synth);
  wire _0_;
  (* src = "PCIe_synth.v:57.12-57.24" *)
  wire [4:0] FIFO_empties;
  (* src = "PCIe_synth.v:58.12-58.23" *)
  wire [4:0] FIFO_errors_synth;
  (* src = "PCIe_synth.v:28.12-28.27" *)
  output MAIN_FIFO_pause_synth;
  (* src = "PCIe_synth.v:34.13-34.34" *)
  wire [4:0] Umbral_D_alto_interno;
  (* src = "PCIe_synth.v:35.13-35.34" *)
  wire [4:0] Umbral_D_bajo_interno;
  (* src = "PCIe_synth.v:36.13-36.35" *)
  wire [4:0] Umbral_MF_alto_interno;
  (* src = "PCIe_synth.v:37.13-37.35" *)
  wire [4:0] Umbral_MF_bajo_interno;
  (* src = "PCIe_synth.v:38.13-38.35" *)
  wire [4:0] Umbral_VC_alto_interno;
  (* src = "PCIe_synth.v:39.13-39.35" *)
  wire [4:0] Umbral_VC_bajo_interno;
  (* src = "PCIe_synth.v:25.12-25.22" *)
  output active_out_synth;
  (* src = "PCIe_synth.v:10.11-10.14" *)
  input clk;
  (* src = "PCIe_synth.v:18.17-18.24" *)
  input [5:0] data_in;
  (* src = "PCIe_synth.v:59.12-59.21" *)
  wire [5:0] data_in_0;
  (* src = "PCIe_synth.v:59.23-59.32" *)
  wire [5:0] data_in_1;
  (* src = "PCIe_synth.v:42.13-42.21" *)
  wire [5:0] data_out;
  (* src = "PCIe_synth.v:22.18-22.27" *)
  output [5:0] data_out0_synth;
  (* src = "PCIe_synth.v:23.18-23.27" *)
  output [5:0] data_out1_synth;
  (* src = "PCIe_synth.v:43.13-43.23" *)
  wire [5:0] data_out_0;
  (* src = "PCIe_synth.v:44.13-44.23" *)
  wire [5:0] data_out_1;
  (* src = "PCIe_synth.v:60.12-60.27" *)
  wire [5:0] data_out_dest_0;
  (* src = "PCIe_synth.v:61.12-61.27" *)
  wire [5:0] data_out_dest_1;
  (* src = "PCIe_synth.v:24.12-24.21" *)
  output error_out_synth;
  (* src = "PCIe_synth.v:27.18-27.24" *)
  output [4:0] errors_synth;
  (* src = "PCIe_synth.v:46.13-46.23" *)
  (* unused_bits = "0 1 2 3 4" *)
  wire [4:0] errors_synth_out;
  (* src = "PCIe_synth.v:47.22-47.35" *)
  wire [5:0] fifo_synth_data_out;
  (* src = "PCIe_synth.v:26.12-26.20" *)
  output idle_out_synth;
  (* src = "PCIe_synth.v:11.11-11.15" *)
  input init;
  (* src = "PCIe_synth.v:29.9-29.20" *)
  output next_pop_D0_synth;
  (* src = "PCIe_synth.v:30.9-30.20" *)
  output next_pop_D1_synth;
  (* src = "PCIe_synth.v:62.6-62.14" *)
  wire pause_d0;
  (* src = "PCIe_synth.v:62.16-62.24" *)
  wire pause_d1;
  (* src = "PCIe_synth.v:117.18-117.27" *)
  wire pause_vc0;
  (* src = "PCIe_synth.v:118.18-118.27" *)
  wire pause_vc1;
  (* src = "PCIe_synth.v:20.11-20.17" *)
  input pop_D0;
  (* src = "PCIe_synth.v:21.11-21.17" *)
  input pop_D1;
  (* src = "PCIe_synth.v:50.8-50.16" *)
  wire pop_Main;
  (* src = "PCIe_synth.v:143.20-143.27" *)
  wire pop_vc0;
  (* src = "PCIe_synth.v:162.20-162.27" *)
  wire pop_vc1;
  (* src = "PCIe_synth.v:51.8-51.14" *)
  wire push_0;
  (* src = "PCIe_synth.v:200.14-200.25" *)
  wire push_0_dest;
  (* src = "PCIe_synth.v:52.8-52.14" *)
  wire push_1;
  (* src = "PCIe_synth.v:201.14-201.25" *)
  wire push_1_dest;
  (* src = "PCIe_synth.v:19.11-19.23" *)
  input push_data_in;
  (* src = "PCIe_synth.v:9.11-9.16" *)
  input reset;
  (* src = "PCIe_synth.v:17.23-17.37" *)
  input [4:0] umbral_D_empty;
  (* src = "PCIe_synth.v:16.23-16.36" *)
  input [4:0] umbral_D_full;
  (* src = "PCIe_synth.v:13.23-13.37" *)
  input [4:0] umbral_M_empty;
  (* src = "PCIe_synth.v:12.23-12.36" *)
  input [4:0] umbral_M_full;
  (* src = "PCIe_synth.v:15.23-15.37" *)
  input [4:0] umbral_V_empty;
  (* src = "PCIe_synth.v:14.23-14.36" *)
  input [4:0] umbral_V_full;
  (* src = "PCIe_synth.v:193.6-193.16" *)
  wire valid_DEST;
  (* src = "PCIe_synth.v:53.8-53.21" *)
  wire valid_pop_out;
  (* src = "PCIe_synth.v:171.21-171.30" *)
  wire valid_vc0;
  (* src = "PCIe_synth.v:172.21-172.30" *)
  wire valid_vc1;
  (* src = "PCIe_synth.v:64.6-64.15" *)
  (* unused_bits = "0" *)
  wire vc0_empty;
  (* src = "PCIe_synth.v:64.17-64.26" *)
  (* unused_bits = "0" *)
  wire vc1_empty;
  NOR _1_ (
    .A(valid_vc0),
    .B(valid_vc1),
    .Y(_0_)
  );
  NOT _2_ (
    .A(_0_),
    .Y(valid_DEST)
  );
  (* src = "PCIe_synth.v:92.11-107.27" *)
  \$paramod\fifo_synth\MEM_SIZE=4  FIFOMAin (
    .almost_full(MAIN_FIFO_pause_synth),
    .clk(clk),
    .empty_threshold(Umbral_MF_bajo_interno),
    .error(FIFO_errors_synth[4]),
    .fifo_synth_data_in(data_in),
    .fifo_synth_data_out(fifo_synth_data_out),
    .fifo_synth_empty(FIFO_empties[4]),
    .fifo_synth_rd(pop_Main),
    .fifo_synth_wr(push_data_in),
    .full_threshold(Umbral_MF_alto_interno),
    .reset_L(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "PCIe_synth.v:210.6-225.26" *)
  fifo_synth FIFO_D0 (
    .almost_full(pause_d0),
    .clk(clk),
    .empty_threshold(Umbral_D_bajo_interno),
    .error(FIFO_errors_synth[1]),
    .fifo_synth_data_in(data_out_dest_0),
    .fifo_synth_data_out(data_out0_synth),
    .fifo_synth_empty(FIFO_empties[1]),
    .fifo_synth_rd(pop_D0),
    .fifo_synth_wr(push_0_dest),
    .full_threshold(Umbral_D_alto_interno),
    .reset_L(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "PCIe_synth.v:229.6-244.26" *)
  fifo_synth FIFO_D1 (
    .almost_full(pause_d1),
    .clk(clk),
    .empty_threshold(Umbral_D_bajo_interno),
    .error(FIFO_errors_synth[0]),
    .fifo_synth_data_in(data_out_dest_1),
    .fifo_synth_data_out(data_out1_synth),
    .fifo_synth_empty(FIFO_empties[0]),
    .fifo_synth_rd(pop_D1),
    .fifo_synth_wr(push_1_dest),
    .full_threshold(Umbral_D_alto_interno),
    .reset_L(reset)
  );
  (* src = "PCIe_synth.v:132.10-148.27" *)
  \$paramod\fifo_synth\MEM_SIZE=16  FIFO_VC0 (
    .almost_empty(vc0_empty),
    .almost_full(pause_vc0),
    .clk(clk),
    .empty_threshold(Umbral_VC_bajo_interno),
    .error(FIFO_errors_synth[3]),
    .fifo_synth_data_in(data_out_0),
    .fifo_synth_data_out(data_in_0),
    .fifo_synth_empty(FIFO_empties[3]),
    .fifo_synth_rd(pop_vc0),
    .fifo_synth_wr(push_0),
    .full_threshold(Umbral_VC_alto_interno),
    .reset_L(reset)
  );
  (* src = "PCIe_synth.v:151.10-167.27" *)
  \$paramod\fifo_synth\MEM_SIZE=16  FIFO_VC1 (
    .almost_empty(vc1_empty),
    .almost_full(pause_vc1),
    .clk(clk),
    .empty_threshold(Umbral_VC_bajo_interno),
    .error(FIFO_errors_synth[2]),
    .fifo_synth_data_in(data_out_1),
    .fifo_synth_data_out(data_in_1),
    .fifo_synth_empty(FIFO_empties[2]),
    .fifo_synth_rd(pop_vc1),
    .fifo_synth_wr(push_1),
    .full_threshold(Umbral_VC_alto_interno),
    .reset_L(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "PCIe_synth.v:169.17-181.30" *)
  Empty_and_pause_synth Logica_empty_pause (
    .clk(clk),
    .pause_d0(pause_d0),
    .pause_d1(pause_d1),
    .pop_vc0(pop_vc0),
    .pop_vc1(pop_vc1),
    .reset_L(reset),
    .valid_vc0(valid_vc0),
    .valid_vc1(valid_vc1),
    .vc0_empty(FIFO_empties[3]),
    .vc1_empty(FIFO_empties[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "PCIe_synth.v:66.9-89.39" *)
  maquina_synth MAQ (
    .FIFO_empties(FIFO_empties),
    .FIFO_errors_synth(FIFO_errors_synth),
    .Umbral_D_alto(umbral_D_full),
    .Umbral_D_alto_interno(Umbral_D_alto_interno),
    .Umbral_D_bajo(umbral_D_empty),
    .Umbral_D_bajo_interno(Umbral_D_bajo_interno),
    .Umbral_MF_alto(umbral_M_full),
    .Umbral_MF_alto_interno(Umbral_MF_alto_interno),
    .Umbral_MF_bajo(umbral_M_empty),
    .Umbral_MF_bajo_interno(Umbral_MF_bajo_interno),
    .Umbral_VC_alto(umbral_V_full),
    .Umbral_VC_alto_interno(Umbral_VC_alto_interno),
    .Umbral_VC_bajo(umbral_V_empty),
    .Umbral_VC_bajo_interno(Umbral_VC_bajo_interno),
    .active_out_synth(active_out_synth),
    .clk(clk),
    .error_out_synth(error_out_synth),
    .errors_synth_out(errors_synth_out),
    .idle_out_synth(idle_out_synth),
    .init(init),
    .reset(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "PCIe_synth.v:183.5-190.27" *)
  mux_synth MUX (
    .data_in_0(data_in_0),
    .data_in_1(data_in_1),
    .data_out(data_out),
    .valid_in0(valid_vc0),
    .valid_in1(valid_vc1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "PCIe_synth.v:196.7-205.29" *)
  demux_synth_synth demux_synth_synth_DEST (
    .data_in(data_out),
    .data_out_0(data_out_dest_0),
    .data_out_1(data_out_dest_1),
    .push_0(push_0_dest),
    .push_1(push_1_dest),
    .selector(data_out[4]),
    .valid_in(valid_DEST)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "PCIe_synth.v:120.7-129.38" *)
  demux_synth_synth demux_synth_synth_main_Vcs (
    .data_in(fifo_synth_data_out),
    .data_out_0(data_out_0),
    .data_out_1(data_out_1),
    .push_0(push_0),
    .push_1(push_1),
    .selector(fifo_synth_data_out[5]),
    .valid_in(valid_pop_out)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "PCIe_synth.v:109.20-118.29" *)
  Pop_Main_and_Valid_synth logica_main_Pop_Push (
    .clk(clk),
    .empy_main_FIFO(FIFO_empties[4]),
    .pause_vc0(pause_vc0),
    .pause_vc1(pause_vc1),
    .pop_Main(pop_Main),
    .reset_L(reset),
    .valid_pop_out(valid_pop_out)
  );
  assign errors_synth = FIFO_errors_synth;
  assign next_pop_D0_synth = push_0_dest;
  assign next_pop_D1_synth = push_1_dest;
endmodule

(* src = "Logica/Pop_Main_and_Valid_synth.v:1.1-24.10" *)
module Pop_Main_and_Valid_synth(clk, reset_L, empy_main_FIFO, pause_vc0, pause_vc1, pop_Main, valid_pop_out);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  (* src = "Logica/Pop_Main_and_Valid_synth.v:2.11-2.14" *)
  input clk;
  (* src = "Logica/Pop_Main_and_Valid_synth.v:4.11-4.25" *)
  input empy_main_FIFO;
  (* src = "Logica/Pop_Main_and_Valid_synth.v:5.11-5.20" *)
  input pause_vc0;
  (* src = "Logica/Pop_Main_and_Valid_synth.v:6.11-6.20" *)
  input pause_vc1;
  (* src = "Logica/Pop_Main_and_Valid_synth.v:7.16-7.24" *)
  output pop_Main;
  (* src = "Logica/Pop_Main_and_Valid_synth.v:3.11-3.18" *)
  input reset_L;
  (* src = "Logica/Pop_Main_and_Valid_synth.v:8.16-8.29" *)
  output valid_pop_out;
  NOT _05_ (
    .A(pause_vc1),
    .Y(_02_)
  );
  NOT _06_ (
    .A(reset_L),
    .Y(_03_)
  );
  NOR _07_ (
    .A(empy_main_FIFO),
    .B(pause_vc0),
    .Y(_04_)
  );
  NAND _08_ (
    .A(_02_),
    .B(_04_),
    .Y(_01_)
  );
  NOT _09_ (
    .A(_01_),
    .Y(pop_Main)
  );
  NOR _10_ (
    .A(_03_),
    .B(_01_),
    .Y(_00_)
  );
  (* src = "Logica/Pop_Main_and_Valid_synth.v:17.5-22.8" *)
  DFF _11_ (
    .C(clk),
    .D(_00_),
    .Q(valid_pop_out)
  );
endmodule

(* src = "Logica/demux_synth_synth.v:1.1-32.10" *)
module demux_synth_synth(data_in, valid_in, selector, data_out_0, data_out_1, push_0, push_1);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  (* src = "Logica/demux_synth_synth.v:2.17-2.24" *)
  input [5:0] data_in;
  (* src = "Logica/demux_synth_synth.v:5.22-5.32" *)
  output [5:0] data_out_0;
  (* src = "Logica/demux_synth_synth.v:6.22-6.32" *)
  output [5:0] data_out_1;
  (* src = "Logica/demux_synth_synth.v:7.16-7.22" *)
  output push_0;
  (* src = "Logica/demux_synth_synth.v:8.16-8.22" *)
  output push_1;
  (* src = "Logica/demux_synth_synth.v:4.11-4.19" *)
  input selector;
  (* src = "Logica/demux_synth_synth.v:3.11-3.19" *)
  input valid_in;
  NOT _09_ (
    .A(data_in[0]),
    .Y(_00_)
  );
  NOT _10_ (
    .A(data_in[1]),
    .Y(_01_)
  );
  NOT _11_ (
    .A(data_in[2]),
    .Y(_02_)
  );
  NOT _12_ (
    .A(data_in[3]),
    .Y(_03_)
  );
  NOT _13_ (
    .A(data_in[4]),
    .Y(_04_)
  );
  NOT _14_ (
    .A(data_in[5]),
    .Y(_05_)
  );
  NOT _15_ (
    .A(selector),
    .Y(_06_)
  );
  NAND _16_ (
    .A(valid_in),
    .B(_06_),
    .Y(_07_)
  );
  NOT _17_ (
    .A(_07_),
    .Y(push_0)
  );
  NOR _18_ (
    .A(_00_),
    .B(_07_),
    .Y(data_out_0[0])
  );
  NOR _19_ (
    .A(_01_),
    .B(_07_),
    .Y(data_out_0[1])
  );
  NOR _20_ (
    .A(_02_),
    .B(_07_),
    .Y(data_out_0[2])
  );
  NOR _21_ (
    .A(_03_),
    .B(_07_),
    .Y(data_out_0[3])
  );
  NOR _22_ (
    .A(_04_),
    .B(_07_),
    .Y(data_out_0[4])
  );
  NOR _23_ (
    .A(_05_),
    .B(_07_),
    .Y(data_out_0[5])
  );
  NAND _24_ (
    .A(valid_in),
    .B(selector),
    .Y(_08_)
  );
  NOT _25_ (
    .A(_08_),
    .Y(push_1)
  );
  NOR _26_ (
    .A(_00_),
    .B(_08_),
    .Y(data_out_1[0])
  );
  NOR _27_ (
    .A(_01_),
    .B(_08_),
    .Y(data_out_1[1])
  );
  NOR _28_ (
    .A(_02_),
    .B(_08_),
    .Y(data_out_1[2])
  );
  NOR _29_ (
    .A(_03_),
    .B(_08_),
    .Y(data_out_1[3])
  );
  NOR _30_ (
    .A(_04_),
    .B(_08_),
    .Y(data_out_1[4])
  );
  NOR _31_ (
    .A(_05_),
    .B(_08_),
    .Y(data_out_1[5])
  );
endmodule

(* dynports =  1  *)
(* src = "FIFO/fifo_synth.v:1.1-87.10" *)
module fifo_synth(fifo_synth_data_out, error, almost_empty, almost_full, fifo_synth_full, fifo_synth_empty, fifo_synth_wr, fifo_synth_rd, fifo_synth_data_in, full_threshold, empty_threshold, clk, reset_L);
  (* src = "FIFO/fifo_synth.v:10.12-10.24" *)
  output almost_empty;
  (* src = "FIFO/fifo_synth.v:11.12-11.23" *)
  output almost_full;
  (* src = "FIFO/fifo_synth.v:19.11-19.14" *)
  input clk;
  (* src = "FIFO/fifo_synth.v:80.24-80.34" *)
  wire [5:0] data_in_MM;
  (* src = "FIFO/fifo_synth.v:24.22-24.33" *)
  wire [5:0] data_out_MM;
  (* src = "FIFO/fifo_synth.v:18.23-18.38" *)
  input [4:0] empty_threshold;
  (* src = "FIFO/fifo_synth.v:9.12-9.17" *)
  output error;
  (* src = "FIFO/fifo_synth.v:16.27-16.39" *)
  input [5:0] fifo_synth_data_in;
  (* src = "FIFO/fifo_synth.v:8.32-8.45" *)
  output [5:0] fifo_synth_data_out;
  (* src = "FIFO/fifo_synth.v:13.12-13.22" *)
  output fifo_synth_empty;
  (* src = "FIFO/fifo_synth.v:12.12-12.21" *)
  output fifo_synth_full;
  (* src = "FIFO/fifo_synth.v:15.11-15.18" *)
  input fifo_synth_rd;
  (* src = "FIFO/fifo_synth.v:14.11-14.18" *)
  input fifo_synth_wr;
  (* src = "FIFO/fifo_synth.v:17.23-17.37" *)
  input [4:0] full_threshold;
  (* src = "FIFO/fifo_synth.v:25.8-25.11" *)
  wire pop;
  (* src = "FIFO/fifo_synth.v:26.8-26.12" *)
  wire push;
  (* src = "FIFO/fifo_synth.v:27.18-27.24" *)
  wire [4:0] rd_ptr;
  (* src = "FIFO/fifo_synth.v:20.11-20.18" *)
  input reset_L;
  (* src = "FIFO/fifo_synth.v:28.18-28.24" *)
  wire [4:0] wr_ptr;
  (* src = "FIFO/fifo_synth.v:53.38-66.28" *)
  \$paramod\control_logic\MEM_SIZE=4  control_log (
    .almost_empty(almost_empty),
    .almost_full(almost_full),
    .clk(clk),
    .empty_threshold(empty_threshold),
    .error(error),
    .fifo_synth_empty(fifo_synth_empty),
    .fifo_synth_full(fifo_synth_full),
    .fifo_synth_rd(fifo_synth_rd),
    .fifo_synth_wr(fifo_synth_wr),
    .full_threshold(full_threshold),
    .reset_L(reset_L)
  );
  (* src = "FIFO/fifo_synth.v:68.31-78.23" *)
  \$paramod\memory\MEM_SIZE=4  memoria (
    .clk(clk),
    .data_in_MM(fifo_synth_data_in),
    .data_out_MM(data_out_MM),
    .pop(pop),
    .push(push),
    .rd_ptr(rd_ptr),
    .reset_L(reset_L),
    .wr_ptr(wr_ptr)
  );
  (* src = "FIFO/fifo_synth.v:42.35-51.29" *)
  \$paramod\read_logic\MEM_SIZE=4  read_log (
    .clk(clk),
    .fifo_synth_empty(fifo_synth_empty),
    .fifo_synth_rd(fifo_synth_rd),
    .fifo_synth_wr(fifo_synth_wr),
    .pop(pop),
    .rd_ptr(rd_ptr),
    .reset_L(reset_L)
  );
  (* src = "FIFO/fifo_synth.v:31.36-40.31" *)
  \$paramod\write_logic\MEM_SIZE=4  write_log (
    .clk(clk),
    .fifo_synth_full(fifo_synth_full),
    .fifo_synth_rd(fifo_synth_rd),
    .fifo_synth_wr(fifo_synth_wr),
    .push(push),
    .reset_L(reset_L),
    .wr_ptr(wr_ptr)
  );
  assign data_in_MM = fifo_synth_data_in;
  assign fifo_synth_data_out = data_out_MM;
endmodule

(* src = "Maquina/maquina_synth.v:1.1-157.10" *)
module maquina_synth(clk, reset, init, Umbral_MF_alto, Umbral_MF_bajo, Umbral_VC_alto, Umbral_VC_bajo, Umbral_D_alto, Umbral_D_bajo, FIFO_empties, FIFO_errors_synth, Umbral_MF_alto_interno, Umbral_MF_bajo_interno, Umbral_VC_alto_interno, Umbral_VC_bajo_interno, Umbral_D_alto_interno, Umbral_D_bajo_interno, error_out_synth, errors_synth_out, active_out_synth, idle_out_synth);
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire _111_;
  wire _112_;
  wire _113_;
  wire _114_;
  wire _115_;
  wire _116_;
  wire _117_;
  wire _118_;
  wire _119_;
  wire _120_;
  wire _121_;
  wire _122_;
  wire _123_;
  wire _124_;
  wire _125_;
  wire _126_;
  wire _127_;
  wire _128_;
  wire _129_;
  wire _130_;
  wire _131_;
  wire _132_;
  wire _133_;
  wire _134_;
  wire _135_;
  wire _136_;
  wire _137_;
  wire _138_;
  wire _139_;
  wire _140_;
  wire _141_;
  wire _142_;
  wire _143_;
  wire _144_;
  wire _145_;
  wire _146_;
  wire _147_;
  wire _148_;
  wire _149_;
  wire _150_;
  wire _151_;
  wire _152_;
  wire _153_;
  wire _154_;
  wire _155_;
  wire _156_;
  wire _157_;
  wire _158_;
  wire _159_;
  wire _160_;
  wire _161_;
  wire _162_;
  wire _163_;
  wire _164_;
  wire _165_;
  wire _166_;
  wire _167_;
  wire _168_;
  wire _169_;
  wire _170_;
  wire _171_;
  wire _172_;
  wire _173_;
  wire _174_;
  wire _175_;
  wire _176_;
  wire _177_;
  wire _178_;
  wire _179_;
  wire _180_;
  wire _181_;
  wire _182_;
  wire _183_;
  wire _184_;
  wire _185_;
  wire _186_;
  wire _187_;
  wire _188_;
  wire _189_;
  wire _190_;
  wire _191_;
  wire _192_;
  wire _193_;
  wire _194_;
  wire _195_;
  wire _196_;
  wire _197_;
  wire _198_;
  wire _199_;
  wire _200_;
  wire _201_;
  wire _202_;
  wire _203_;
  wire _204_;
  wire _205_;
  wire _206_;
  wire _207_;
  wire _208_;
  wire _209_;
  wire _210_;
  wire _211_;
  wire _212_;
  wire _213_;
  wire _214_;
  wire _215_;
  wire _216_;
  wire _217_;
  wire _218_;
  wire _219_;
  wire _220_;
  wire _221_;
  wire _222_;
  wire _223_;
  wire _224_;
  (* src = "Maquina/maquina_synth.v:11.17-11.29" *)
  input [4:0] FIFO_empties;
  (* src = "Maquina/maquina_synth.v:12.17-12.28" *)
  input [4:0] FIFO_errors_synth;
  (* src = "Maquina/maquina_synth.v:39.15-39.31" *)
  wire [4:0] FIFO_errors_synth_temp;
  (* src = "Maquina/maquina_synth.v:9.17-9.30" *)
  input [4:0] Umbral_D_alto;
  (* src = "Maquina/maquina_synth.v:17.22-17.43" *)
  output [4:0] Umbral_D_alto_interno;
  (* src = "Maquina/maquina_synth.v:10.17-10.30" *)
  input [4:0] Umbral_D_bajo;
  (* src = "Maquina/maquina_synth.v:18.22-18.43" *)
  output [4:0] Umbral_D_bajo_interno;
  (* src = "Maquina/maquina_synth.v:5.17-5.31" *)
  input [4:0] Umbral_MF_alto;
  (* src = "Maquina/maquina_synth.v:13.22-13.44" *)
  output [4:0] Umbral_MF_alto_interno;
  (* src = "Maquina/maquina_synth.v:6.17-6.31" *)
  input [4:0] Umbral_MF_bajo;
  (* src = "Maquina/maquina_synth.v:14.22-14.44" *)
  output [4:0] Umbral_MF_bajo_interno;
  (* src = "Maquina/maquina_synth.v:7.17-7.31" *)
  input [4:0] Umbral_VC_alto;
  (* src = "Maquina/maquina_synth.v:15.22-15.44" *)
  output [4:0] Umbral_VC_alto_interno;
  (* src = "Maquina/maquina_synth.v:8.17-8.31" *)
  input [4:0] Umbral_VC_bajo;
  (* src = "Maquina/maquina_synth.v:16.22-16.44" *)
  output [4:0] Umbral_VC_bajo_interno;
  (* src = "Maquina/maquina_synth.v:21.16-21.26" *)
  output active_out_synth;
  (* src = "Maquina/maquina_synth.v:2.11-2.14" *)
  input clk;
  (* src = "Maquina/maquina_synth.v:19.16-19.25" *)
  output error_out_synth;
  (* src = "Maquina/maquina_synth.v:20.22-20.32" *)
  output [4:0] errors_synth_out;
  (* src = "Maquina/maquina_synth.v:24.15-24.21" *)
  wire [4:0] estado;
  (* src = "Maquina/maquina_synth.v:22.16-22.24" *)
  output idle_out_synth;
  (* src = "Maquina/maquina_synth.v:4.11-4.15" *)
  input init;
  (* src = "Maquina/maquina_synth.v:3.11-3.16" *)
  input reset;
  NOT _225_ (
    .A(Umbral_VC_bajo[4]),
    .Y(_048_)
  );
  NOT _226_ (
    .A(reset),
    .Y(_049_)
  );
  NOT _227_ (
    .A(Umbral_VC_bajo[3]),
    .Y(_050_)
  );
  NOT _228_ (
    .A(Umbral_VC_bajo[2]),
    .Y(_051_)
  );
  NOT _229_ (
    .A(Umbral_VC_bajo[1]),
    .Y(_052_)
  );
  NOT _230_ (
    .A(Umbral_VC_bajo_interno[0]),
    .Y(_053_)
  );
  NOT _231_ (
    .A(Umbral_VC_alto[4]),
    .Y(_054_)
  );
  NOT _232_ (
    .A(Umbral_VC_alto_interno[3]),
    .Y(_055_)
  );
  NOT _233_ (
    .A(Umbral_VC_alto_interno[2]),
    .Y(_056_)
  );
  NOT _234_ (
    .A(Umbral_VC_alto_interno[1]),
    .Y(_057_)
  );
  NOT _235_ (
    .A(Umbral_VC_alto_interno[0]),
    .Y(_058_)
  );
  NOT _236_ (
    .A(Umbral_MF_bajo[4]),
    .Y(_059_)
  );
  NOT _237_ (
    .A(Umbral_MF_bajo[3]),
    .Y(_060_)
  );
  NOT _238_ (
    .A(Umbral_MF_bajo[2]),
    .Y(_061_)
  );
  NOT _239_ (
    .A(Umbral_MF_bajo[1]),
    .Y(_062_)
  );
  NOT _240_ (
    .A(Umbral_MF_bajo_interno[0]),
    .Y(_063_)
  );
  NOT _241_ (
    .A(Umbral_MF_alto[4]),
    .Y(_064_)
  );
  NOT _242_ (
    .A(Umbral_MF_alto[3]),
    .Y(_065_)
  );
  NOT _243_ (
    .A(Umbral_MF_alto[2]),
    .Y(_066_)
  );
  NOT _244_ (
    .A(Umbral_MF_alto_interno[1]),
    .Y(_067_)
  );
  NOT _245_ (
    .A(Umbral_MF_alto_interno[0]),
    .Y(_068_)
  );
  NOT _246_ (
    .A(Umbral_D_bajo[4]),
    .Y(_069_)
  );
  NOT _247_ (
    .A(Umbral_D_bajo[3]),
    .Y(_070_)
  );
  NOT _248_ (
    .A(Umbral_D_bajo[2]),
    .Y(_071_)
  );
  NOT _249_ (
    .A(Umbral_D_bajo[1]),
    .Y(_072_)
  );
  NOT _250_ (
    .A(Umbral_D_bajo_interno[0]),
    .Y(_073_)
  );
  NOT _251_ (
    .A(Umbral_D_alto[4]),
    .Y(_074_)
  );
  NOT _252_ (
    .A(Umbral_D_alto[3]),
    .Y(_075_)
  );
  NOT _253_ (
    .A(Umbral_D_alto[2]),
    .Y(_076_)
  );
  NOT _254_ (
    .A(Umbral_D_alto_interno[1]),
    .Y(_077_)
  );
  NOT _255_ (
    .A(Umbral_D_alto_interno[0]),
    .Y(_078_)
  );
  NOT _256_ (
    .A(estado[3]),
    .Y(_079_)
  );
  NOT _257_ (
    .A(estado[2]),
    .Y(_080_)
  );
  NOT _258_ (
    .A(FIFO_errors_synth_temp[4]),
    .Y(_081_)
  );
  NOT _259_ (
    .A(FIFO_errors_synth_temp[3]),
    .Y(_082_)
  );
  NOT _260_ (
    .A(FIFO_errors_synth_temp[2]),
    .Y(_083_)
  );
  NOT _261_ (
    .A(FIFO_errors_synth_temp[1]),
    .Y(_084_)
  );
  NOT _262_ (
    .A(FIFO_errors_synth_temp[0]),
    .Y(_085_)
  );
  NOT _263_ (
    .A(init),
    .Y(_086_)
  );
  NAND _264_ (
    .A(_079_),
    .B(_080_),
    .Y(_087_)
  );
  NOR _265_ (
    .A(estado[4]),
    .B(_087_),
    .Y(_088_)
  );
  NAND _266_ (
    .A(estado[1]),
    .B(_088_),
    .Y(_089_)
  );
  NOR _267_ (
    .A(estado[0]),
    .B(_089_),
    .Y(_090_)
  );
  NOR _268_ (
    .A(Umbral_VC_bajo_interno[3]),
    .B(_090_),
    .Y(_091_)
  );
  NAND _269_ (
    .A(_050_),
    .B(_090_),
    .Y(_092_)
  );
  NAND _270_ (
    .A(reset),
    .B(_092_),
    .Y(_093_)
  );
  NOR _271_ (
    .A(_091_),
    .B(_093_),
    .Y(_046_)
  );
  NOR _272_ (
    .A(Umbral_VC_bajo_interno[2]),
    .B(_090_),
    .Y(_094_)
  );
  NAND _273_ (
    .A(_051_),
    .B(_090_),
    .Y(_095_)
  );
  NAND _274_ (
    .A(reset),
    .B(_095_),
    .Y(_096_)
  );
  NOR _275_ (
    .A(_094_),
    .B(_096_),
    .Y(_045_)
  );
  NOR _276_ (
    .A(Umbral_VC_bajo_interno[1]),
    .B(_090_),
    .Y(_097_)
  );
  NAND _277_ (
    .A(_052_),
    .B(_090_),
    .Y(_098_)
  );
  NAND _278_ (
    .A(reset),
    .B(_098_),
    .Y(_099_)
  );
  NOR _279_ (
    .A(_097_),
    .B(_099_),
    .Y(_044_)
  );
  NAND _280_ (
    .A(Umbral_VC_bajo[0]),
    .B(_090_),
    .Y(_100_)
  );
  NOR _281_ (
    .A(_053_),
    .B(_090_),
    .Y(_101_)
  );
  NOR _282_ (
    .A(_049_),
    .B(_101_),
    .Y(_102_)
  );
  NAND _283_ (
    .A(_100_),
    .B(_102_),
    .Y(_043_)
  );
  NOR _284_ (
    .A(Umbral_VC_alto_interno[4]),
    .B(_090_),
    .Y(_103_)
  );
  NAND _285_ (
    .A(_054_),
    .B(_090_),
    .Y(_104_)
  );
  NAND _286_ (
    .A(reset),
    .B(_104_),
    .Y(_105_)
  );
  NOR _287_ (
    .A(_103_),
    .B(_105_),
    .Y(_042_)
  );
  NAND _288_ (
    .A(Umbral_VC_alto[3]),
    .B(_090_),
    .Y(_106_)
  );
  NOR _289_ (
    .A(_055_),
    .B(_090_),
    .Y(_107_)
  );
  NOR _290_ (
    .A(_049_),
    .B(_107_),
    .Y(_108_)
  );
  NAND _291_ (
    .A(_106_),
    .B(_108_),
    .Y(_041_)
  );
  NAND _292_ (
    .A(Umbral_VC_alto[2]),
    .B(_090_),
    .Y(_109_)
  );
  NOR _293_ (
    .A(_056_),
    .B(_090_),
    .Y(_110_)
  );
  NOR _294_ (
    .A(_049_),
    .B(_110_),
    .Y(_111_)
  );
  NAND _295_ (
    .A(_109_),
    .B(_111_),
    .Y(_040_)
  );
  NAND _296_ (
    .A(Umbral_VC_alto[1]),
    .B(_090_),
    .Y(_112_)
  );
  NOR _297_ (
    .A(_057_),
    .B(_090_),
    .Y(_113_)
  );
  NOR _298_ (
    .A(_049_),
    .B(_113_),
    .Y(_114_)
  );
  NAND _299_ (
    .A(_112_),
    .B(_114_),
    .Y(_039_)
  );
  NAND _300_ (
    .A(Umbral_VC_alto[0]),
    .B(_090_),
    .Y(_115_)
  );
  NOR _301_ (
    .A(_058_),
    .B(_090_),
    .Y(_116_)
  );
  NOR _302_ (
    .A(_049_),
    .B(_116_),
    .Y(_117_)
  );
  NAND _303_ (
    .A(_115_),
    .B(_117_),
    .Y(_038_)
  );
  NOR _304_ (
    .A(Umbral_MF_bajo_interno[4]),
    .B(_090_),
    .Y(_118_)
  );
  NAND _305_ (
    .A(_059_),
    .B(_090_),
    .Y(_119_)
  );
  NAND _306_ (
    .A(reset),
    .B(_119_),
    .Y(_120_)
  );
  NOR _307_ (
    .A(_118_),
    .B(_120_),
    .Y(_037_)
  );
  NOR _308_ (
    .A(Umbral_MF_bajo_interno[3]),
    .B(_090_),
    .Y(_121_)
  );
  NAND _309_ (
    .A(_060_),
    .B(_090_),
    .Y(_122_)
  );
  NAND _310_ (
    .A(reset),
    .B(_122_),
    .Y(_123_)
  );
  NOR _311_ (
    .A(_121_),
    .B(_123_),
    .Y(_036_)
  );
  NOR _312_ (
    .A(Umbral_MF_bajo_interno[2]),
    .B(_090_),
    .Y(_124_)
  );
  NAND _313_ (
    .A(_061_),
    .B(_090_),
    .Y(_125_)
  );
  NAND _314_ (
    .A(reset),
    .B(_125_),
    .Y(_126_)
  );
  NOR _315_ (
    .A(_124_),
    .B(_126_),
    .Y(_035_)
  );
  NOR _316_ (
    .A(Umbral_MF_bajo_interno[1]),
    .B(_090_),
    .Y(_127_)
  );
  NAND _317_ (
    .A(_062_),
    .B(_090_),
    .Y(_128_)
  );
  NAND _318_ (
    .A(reset),
    .B(_128_),
    .Y(_129_)
  );
  NOR _319_ (
    .A(_127_),
    .B(_129_),
    .Y(_034_)
  );
  NAND _320_ (
    .A(Umbral_MF_bajo[0]),
    .B(_090_),
    .Y(_130_)
  );
  NOR _321_ (
    .A(_063_),
    .B(_090_),
    .Y(_131_)
  );
  NOR _322_ (
    .A(_049_),
    .B(_131_),
    .Y(_132_)
  );
  NAND _323_ (
    .A(_130_),
    .B(_132_),
    .Y(_033_)
  );
  NOR _324_ (
    .A(Umbral_MF_alto_interno[4]),
    .B(_090_),
    .Y(_133_)
  );
  NAND _325_ (
    .A(_064_),
    .B(_090_),
    .Y(_134_)
  );
  NAND _326_ (
    .A(reset),
    .B(_134_),
    .Y(_135_)
  );
  NOR _327_ (
    .A(_133_),
    .B(_135_),
    .Y(_032_)
  );
  NOR _328_ (
    .A(Umbral_MF_alto_interno[3]),
    .B(_090_),
    .Y(_136_)
  );
  NAND _329_ (
    .A(_065_),
    .B(_090_),
    .Y(_137_)
  );
  NAND _330_ (
    .A(reset),
    .B(_137_),
    .Y(_138_)
  );
  NOR _331_ (
    .A(_136_),
    .B(_138_),
    .Y(_031_)
  );
  NOR _332_ (
    .A(Umbral_MF_alto_interno[2]),
    .B(_090_),
    .Y(_139_)
  );
  NAND _333_ (
    .A(_066_),
    .B(_090_),
    .Y(_140_)
  );
  NAND _334_ (
    .A(reset),
    .B(_140_),
    .Y(_141_)
  );
  NOR _335_ (
    .A(_139_),
    .B(_141_),
    .Y(_030_)
  );
  NAND _336_ (
    .A(Umbral_MF_alto[1]),
    .B(_090_),
    .Y(_142_)
  );
  NOR _337_ (
    .A(_067_),
    .B(_090_),
    .Y(_143_)
  );
  NOR _338_ (
    .A(_049_),
    .B(_143_),
    .Y(_144_)
  );
  NAND _339_ (
    .A(_142_),
    .B(_144_),
    .Y(_029_)
  );
  NAND _340_ (
    .A(Umbral_MF_alto[0]),
    .B(_090_),
    .Y(_145_)
  );
  NOR _341_ (
    .A(_068_),
    .B(_090_),
    .Y(_146_)
  );
  NOR _342_ (
    .A(_049_),
    .B(_146_),
    .Y(_147_)
  );
  NAND _343_ (
    .A(_145_),
    .B(_147_),
    .Y(_028_)
  );
  NOR _344_ (
    .A(Umbral_D_bajo_interno[4]),
    .B(_090_),
    .Y(_148_)
  );
  NAND _345_ (
    .A(_069_),
    .B(_090_),
    .Y(_149_)
  );
  NAND _346_ (
    .A(reset),
    .B(_149_),
    .Y(_150_)
  );
  NOR _347_ (
    .A(_148_),
    .B(_150_),
    .Y(_027_)
  );
  NOR _348_ (
    .A(Umbral_D_bajo_interno[3]),
    .B(_090_),
    .Y(_151_)
  );
  NAND _349_ (
    .A(_070_),
    .B(_090_),
    .Y(_152_)
  );
  NAND _350_ (
    .A(reset),
    .B(_152_),
    .Y(_153_)
  );
  NOR _351_ (
    .A(_151_),
    .B(_153_),
    .Y(_026_)
  );
  NOR _352_ (
    .A(Umbral_D_bajo_interno[2]),
    .B(_090_),
    .Y(_154_)
  );
  NAND _353_ (
    .A(_071_),
    .B(_090_),
    .Y(_155_)
  );
  NAND _354_ (
    .A(reset),
    .B(_155_),
    .Y(_156_)
  );
  NOR _355_ (
    .A(_154_),
    .B(_156_),
    .Y(_025_)
  );
  NOR _356_ (
    .A(Umbral_D_bajo_interno[1]),
    .B(_090_),
    .Y(_157_)
  );
  NAND _357_ (
    .A(_072_),
    .B(_090_),
    .Y(_158_)
  );
  NAND _358_ (
    .A(reset),
    .B(_158_),
    .Y(_159_)
  );
  NOR _359_ (
    .A(_157_),
    .B(_159_),
    .Y(_024_)
  );
  NAND _360_ (
    .A(Umbral_D_bajo[0]),
    .B(_090_),
    .Y(_160_)
  );
  NOR _361_ (
    .A(_073_),
    .B(_090_),
    .Y(_161_)
  );
  NOR _362_ (
    .A(_049_),
    .B(_161_),
    .Y(_162_)
  );
  NAND _363_ (
    .A(_160_),
    .B(_162_),
    .Y(_023_)
  );
  NOR _364_ (
    .A(Umbral_D_alto_interno[4]),
    .B(_090_),
    .Y(_163_)
  );
  NAND _365_ (
    .A(_074_),
    .B(_090_),
    .Y(_164_)
  );
  NAND _366_ (
    .A(reset),
    .B(_164_),
    .Y(_165_)
  );
  NOR _367_ (
    .A(_163_),
    .B(_165_),
    .Y(_022_)
  );
  NOR _368_ (
    .A(Umbral_D_alto_interno[3]),
    .B(_090_),
    .Y(_166_)
  );
  NAND _369_ (
    .A(_075_),
    .B(_090_),
    .Y(_167_)
  );
  NAND _370_ (
    .A(reset),
    .B(_167_),
    .Y(_168_)
  );
  NOR _371_ (
    .A(_166_),
    .B(_168_),
    .Y(_021_)
  );
  NOR _372_ (
    .A(Umbral_D_alto_interno[2]),
    .B(_090_),
    .Y(_169_)
  );
  NAND _373_ (
    .A(_076_),
    .B(_090_),
    .Y(_170_)
  );
  NAND _374_ (
    .A(reset),
    .B(_170_),
    .Y(_171_)
  );
  NOR _375_ (
    .A(_169_),
    .B(_171_),
    .Y(_020_)
  );
  NAND _376_ (
    .A(Umbral_D_alto[1]),
    .B(_090_),
    .Y(_172_)
  );
  NOR _377_ (
    .A(_077_),
    .B(_090_),
    .Y(_173_)
  );
  NOR _378_ (
    .A(_049_),
    .B(_173_),
    .Y(_174_)
  );
  NAND _379_ (
    .A(_172_),
    .B(_174_),
    .Y(_019_)
  );
  NAND _380_ (
    .A(Umbral_D_alto[0]),
    .B(_090_),
    .Y(_175_)
  );
  NOR _381_ (
    .A(_078_),
    .B(_090_),
    .Y(_176_)
  );
  NOR _382_ (
    .A(_049_),
    .B(_176_),
    .Y(_177_)
  );
  NAND _383_ (
    .A(_175_),
    .B(_177_),
    .Y(_018_)
  );
  NOR _384_ (
    .A(estado[1]),
    .B(estado[0]),
    .Y(_178_)
  );
  NOT _385_ (
    .A(_178_),
    .Y(_179_)
  );
  NAND _386_ (
    .A(estado[4]),
    .B(_178_),
    .Y(_180_)
  );
  NOR _387_ (
    .A(_087_),
    .B(_180_),
    .Y(_181_)
  );
  NAND _388_ (
    .A(reset),
    .B(_181_),
    .Y(_182_)
  );
  NOT _389_ (
    .A(_182_),
    .Y(_007_)
  );
  NOR _390_ (
    .A(FIFO_errors_synth[4]),
    .B(FIFO_errors_synth[3]),
    .Y(_183_)
  );
  NOR _391_ (
    .A(FIFO_errors_synth[2]),
    .B(FIFO_errors_synth[1]),
    .Y(_184_)
  );
  NOT _392_ (
    .A(_184_),
    .Y(_185_)
  );
  NOR _393_ (
    .A(FIFO_errors_synth[0]),
    .B(_185_),
    .Y(_186_)
  );
  NAND _394_ (
    .A(_183_),
    .B(_186_),
    .Y(_187_)
  );
  NOT _395_ (
    .A(_187_),
    .Y(_188_)
  );
  NOR _396_ (
    .A(estado[4]),
    .B(_179_),
    .Y(_189_)
  );
  NOR _397_ (
    .A(_079_),
    .B(estado[2]),
    .Y(_190_)
  );
  NAND _398_ (
    .A(_189_),
    .B(_190_),
    .Y(_191_)
  );
  NOR _399_ (
    .A(estado[3]),
    .B(_080_),
    .Y(_192_)
  );
  NAND _400_ (
    .A(_189_),
    .B(_192_),
    .Y(_193_)
  );
  NAND _401_ (
    .A(_191_),
    .B(_193_),
    .Y(_194_)
  );
  NOT _402_ (
    .A(_194_),
    .Y(_195_)
  );
  NOR _403_ (
    .A(_049_),
    .B(init),
    .Y(_196_)
  );
  NOT _404_ (
    .A(_196_),
    .Y(_197_)
  );
  NOR _405_ (
    .A(_195_),
    .B(_197_),
    .Y(_198_)
  );
  NAND _406_ (
    .A(_187_),
    .B(_198_),
    .Y(_199_)
  );
  NAND _407_ (
    .A(_182_),
    .B(_199_),
    .Y(_017_)
  );
  NAND _408_ (
    .A(FIFO_empties[3]),
    .B(FIFO_empties[2]),
    .Y(_200_)
  );
  NAND _409_ (
    .A(FIFO_empties[1]),
    .B(FIFO_empties[0]),
    .Y(_201_)
  );
  NOT _410_ (
    .A(_201_),
    .Y(_202_)
  );
  NAND _411_ (
    .A(FIFO_empties[4]),
    .B(_202_),
    .Y(_203_)
  );
  NOR _412_ (
    .A(_200_),
    .B(_203_),
    .Y(_204_)
  );
  NOT _413_ (
    .A(_204_),
    .Y(_205_)
  );
  NAND _414_ (
    .A(_188_),
    .B(_198_),
    .Y(_206_)
  );
  NOR _415_ (
    .A(_204_),
    .B(_206_),
    .Y(_016_)
  );
  NAND _416_ (
    .A(_090_),
    .B(_196_),
    .Y(_207_)
  );
  NOR _417_ (
    .A(_187_),
    .B(_205_),
    .Y(_208_)
  );
  NAND _418_ (
    .A(_198_),
    .B(_208_),
    .Y(_209_)
  );
  NAND _419_ (
    .A(_207_),
    .B(_209_),
    .Y(_015_)
  );
  NAND _420_ (
    .A(estado[0]),
    .B(_088_),
    .Y(_210_)
  );
  NOR _421_ (
    .A(estado[1]),
    .B(_210_),
    .Y(_211_)
  );
  NOR _422_ (
    .A(_090_),
    .B(_194_),
    .Y(_212_)
  );
  NOR _423_ (
    .A(_086_),
    .B(_212_),
    .Y(_213_)
  );
  NOR _424_ (
    .A(_211_),
    .B(_213_),
    .Y(_214_)
  );
  NOR _425_ (
    .A(_049_),
    .B(_214_),
    .Y(_014_)
  );
  NOR _426_ (
    .A(_181_),
    .B(_211_),
    .Y(_215_)
  );
  NAND _427_ (
    .A(_212_),
    .B(_215_),
    .Y(_216_)
  );
  NAND _428_ (
    .A(reset),
    .B(_216_),
    .Y(_013_)
  );
  NOR _429_ (
    .A(_081_),
    .B(_182_),
    .Y(_012_)
  );
  NOR _430_ (
    .A(_082_),
    .B(_182_),
    .Y(_011_)
  );
  NOR _431_ (
    .A(_083_),
    .B(_182_),
    .Y(_010_)
  );
  NOR _432_ (
    .A(_084_),
    .B(_182_),
    .Y(_009_)
  );
  NOR _433_ (
    .A(_085_),
    .B(_182_),
    .Y(_008_)
  );
  NAND _434_ (
    .A(reset),
    .B(FIFO_errors_synth[4]),
    .Y(_217_)
  );
  NOT _435_ (
    .A(_217_),
    .Y(_006_)
  );
  NAND _436_ (
    .A(reset),
    .B(FIFO_errors_synth[3]),
    .Y(_218_)
  );
  NOT _437_ (
    .A(_218_),
    .Y(_005_)
  );
  NAND _438_ (
    .A(reset),
    .B(FIFO_errors_synth[2]),
    .Y(_219_)
  );
  NOT _439_ (
    .A(_219_),
    .Y(_004_)
  );
  NAND _440_ (
    .A(reset),
    .B(FIFO_errors_synth[1]),
    .Y(_220_)
  );
  NOT _441_ (
    .A(_220_),
    .Y(_003_)
  );
  NAND _442_ (
    .A(reset),
    .B(FIFO_errors_synth[0]),
    .Y(_221_)
  );
  NOT _443_ (
    .A(_221_),
    .Y(_002_)
  );
  NOR _444_ (
    .A(_049_),
    .B(_193_),
    .Y(_001_)
  );
  NOR _445_ (
    .A(_049_),
    .B(_191_),
    .Y(_000_)
  );
  NOR _446_ (
    .A(Umbral_VC_bajo_interno[4]),
    .B(_090_),
    .Y(_222_)
  );
  NAND _447_ (
    .A(_048_),
    .B(_090_),
    .Y(_223_)
  );
  NAND _448_ (
    .A(reset),
    .B(_223_),
    .Y(_224_)
  );
  NOR _449_ (
    .A(_222_),
    .B(_224_),
    .Y(_047_)
  );
  (* src = "Maquina/maquina_synth.v:47.5-75.8" *)
  DFF _450_ (
    .C(clk),
    .D(_000_),
    .Q(active_out_synth)
  );
  (* src = "Maquina/maquina_synth.v:47.5-75.8" *)
  DFF _451_ (
    .C(clk),
    .D(_001_),
    .Q(idle_out_synth)
  );
  (* src = "Maquina/maquina_synth.v:47.5-75.8" *)
  DFF _452_ (
    .C(clk),
    .D(_002_),
    .Q(FIFO_errors_synth_temp[0])
  );
  (* src = "Maquina/maquina_synth.v:47.5-75.8" *)
  DFF _453_ (
    .C(clk),
    .D(_003_),
    .Q(FIFO_errors_synth_temp[1])
  );
  (* src = "Maquina/maquina_synth.v:47.5-75.8" *)
  DFF _454_ (
    .C(clk),
    .D(_004_),
    .Q(FIFO_errors_synth_temp[2])
  );
  (* src = "Maquina/maquina_synth.v:47.5-75.8" *)
  DFF _455_ (
    .C(clk),
    .D(_005_),
    .Q(FIFO_errors_synth_temp[3])
  );
  (* src = "Maquina/maquina_synth.v:47.5-75.8" *)
  DFF _456_ (
    .C(clk),
    .D(_006_),
    .Q(FIFO_errors_synth_temp[4])
  );
  (* src = "Maquina/maquina_synth.v:47.5-75.8" *)
  DFF _457_ (
    .C(clk),
    .D(_007_),
    .Q(error_out_synth)
  );
  (* src = "Maquina/maquina_synth.v:47.5-75.8" *)
  DFF _458_ (
    .C(clk),
    .D(_008_),
    .Q(errors_synth_out[0])
  );
  (* src = "Maquina/maquina_synth.v:47.5-75.8" *)
  DFF _459_ (
    .C(clk),
    .D(_009_),
    .Q(errors_synth_out[1])
  );
  (* src = "Maquina/maquina_synth.v:47.5-75.8" *)
  DFF _460_ (
    .C(clk),
    .D(_010_),
    .Q(errors_synth_out[2])
  );
  (* src = "Maquina/maquina_synth.v:47.5-75.8" *)
  DFF _461_ (
    .C(clk),
    .D(_011_),
    .Q(errors_synth_out[3])
  );
  (* src = "Maquina/maquina_synth.v:47.5-75.8" *)
  DFF _462_ (
    .C(clk),
    .D(_012_),
    .Q(errors_synth_out[4])
  );
  (* src = "Maquina/maquina_synth.v:77.5-80.8" *)
  DFF _463_ (
    .C(clk),
    .D(_013_),
    .Q(estado[0])
  );
  (* src = "Maquina/maquina_synth.v:77.5-80.8" *)
  DFF _464_ (
    .C(clk),
    .D(_014_),
    .Q(estado[1])
  );
  (* src = "Maquina/maquina_synth.v:77.5-80.8" *)
  DFF _465_ (
    .C(clk),
    .D(_015_),
    .Q(estado[2])
  );
  (* src = "Maquina/maquina_synth.v:77.5-80.8" *)
  DFF _466_ (
    .C(clk),
    .D(_016_),
    .Q(estado[3])
  );
  (* src = "Maquina/maquina_synth.v:77.5-80.8" *)
  DFF _467_ (
    .C(clk),
    .D(_017_),
    .Q(estado[4])
  );
  (* src = "Maquina/maquina_synth.v:47.5-75.8" *)
  DFF _468_ (
    .C(clk),
    .D(_018_),
    .Q(Umbral_D_alto_interno[0])
  );
  (* src = "Maquina/maquina_synth.v:47.5-75.8" *)
  DFF _469_ (
    .C(clk),
    .D(_019_),
    .Q(Umbral_D_alto_interno[1])
  );
  (* src = "Maquina/maquina_synth.v:47.5-75.8" *)
  DFF _470_ (
    .C(clk),
    .D(_020_),
    .Q(Umbral_D_alto_interno[2])
  );
  (* src = "Maquina/maquina_synth.v:47.5-75.8" *)
  DFF _471_ (
    .C(clk),
    .D(_021_),
    .Q(Umbral_D_alto_interno[3])
  );
  (* src = "Maquina/maquina_synth.v:47.5-75.8" *)
  DFF _472_ (
    .C(clk),
    .D(_022_),
    .Q(Umbral_D_alto_interno[4])
  );
  (* src = "Maquina/maquina_synth.v:47.5-75.8" *)
  DFF _473_ (
    .C(clk),
    .D(_023_),
    .Q(Umbral_D_bajo_interno[0])
  );
  (* src = "Maquina/maquina_synth.v:47.5-75.8" *)
  DFF _474_ (
    .C(clk),
    .D(_024_),
    .Q(Umbral_D_bajo_interno[1])
  );
  (* src = "Maquina/maquina_synth.v:47.5-75.8" *)
  DFF _475_ (
    .C(clk),
    .D(_025_),
    .Q(Umbral_D_bajo_interno[2])
  );
  (* src = "Maquina/maquina_synth.v:47.5-75.8" *)
  DFF _476_ (
    .C(clk),
    .D(_026_),
    .Q(Umbral_D_bajo_interno[3])
  );
  (* src = "Maquina/maquina_synth.v:47.5-75.8" *)
  DFF _477_ (
    .C(clk),
    .D(_027_),
    .Q(Umbral_D_bajo_interno[4])
  );
  (* src = "Maquina/maquina_synth.v:47.5-75.8" *)
  DFF _478_ (
    .C(clk),
    .D(_028_),
    .Q(Umbral_MF_alto_interno[0])
  );
  (* src = "Maquina/maquina_synth.v:47.5-75.8" *)
  DFF _479_ (
    .C(clk),
    .D(_029_),
    .Q(Umbral_MF_alto_interno[1])
  );
  (* src = "Maquina/maquina_synth.v:47.5-75.8" *)
  DFF _480_ (
    .C(clk),
    .D(_030_),
    .Q(Umbral_MF_alto_interno[2])
  );
  (* src = "Maquina/maquina_synth.v:47.5-75.8" *)
  DFF _481_ (
    .C(clk),
    .D(_031_),
    .Q(Umbral_MF_alto_interno[3])
  );
  (* src = "Maquina/maquina_synth.v:47.5-75.8" *)
  DFF _482_ (
    .C(clk),
    .D(_032_),
    .Q(Umbral_MF_alto_interno[4])
  );
  (* src = "Maquina/maquina_synth.v:47.5-75.8" *)
  DFF _483_ (
    .C(clk),
    .D(_033_),
    .Q(Umbral_MF_bajo_interno[0])
  );
  (* src = "Maquina/maquina_synth.v:47.5-75.8" *)
  DFF _484_ (
    .C(clk),
    .D(_034_),
    .Q(Umbral_MF_bajo_interno[1])
  );
  (* src = "Maquina/maquina_synth.v:47.5-75.8" *)
  DFF _485_ (
    .C(clk),
    .D(_035_),
    .Q(Umbral_MF_bajo_interno[2])
  );
  (* src = "Maquina/maquina_synth.v:47.5-75.8" *)
  DFF _486_ (
    .C(clk),
    .D(_036_),
    .Q(Umbral_MF_bajo_interno[3])
  );
  (* src = "Maquina/maquina_synth.v:47.5-75.8" *)
  DFF _487_ (
    .C(clk),
    .D(_037_),
    .Q(Umbral_MF_bajo_interno[4])
  );
  (* src = "Maquina/maquina_synth.v:47.5-75.8" *)
  DFF _488_ (
    .C(clk),
    .D(_038_),
    .Q(Umbral_VC_alto_interno[0])
  );
  (* src = "Maquina/maquina_synth.v:47.5-75.8" *)
  DFF _489_ (
    .C(clk),
    .D(_039_),
    .Q(Umbral_VC_alto_interno[1])
  );
  (* src = "Maquina/maquina_synth.v:47.5-75.8" *)
  DFF _490_ (
    .C(clk),
    .D(_040_),
    .Q(Umbral_VC_alto_interno[2])
  );
  (* src = "Maquina/maquina_synth.v:47.5-75.8" *)
  DFF _491_ (
    .C(clk),
    .D(_041_),
    .Q(Umbral_VC_alto_interno[3])
  );
  (* src = "Maquina/maquina_synth.v:47.5-75.8" *)
  DFF _492_ (
    .C(clk),
    .D(_042_),
    .Q(Umbral_VC_alto_interno[4])
  );
  (* src = "Maquina/maquina_synth.v:47.5-75.8" *)
  DFF _493_ (
    .C(clk),
    .D(_043_),
    .Q(Umbral_VC_bajo_interno[0])
  );
  (* src = "Maquina/maquina_synth.v:47.5-75.8" *)
  DFF _494_ (
    .C(clk),
    .D(_044_),
    .Q(Umbral_VC_bajo_interno[1])
  );
  (* src = "Maquina/maquina_synth.v:47.5-75.8" *)
  DFF _495_ (
    .C(clk),
    .D(_045_),
    .Q(Umbral_VC_bajo_interno[2])
  );
  (* src = "Maquina/maquina_synth.v:47.5-75.8" *)
  DFF _496_ (
    .C(clk),
    .D(_046_),
    .Q(Umbral_VC_bajo_interno[3])
  );
  (* src = "Maquina/maquina_synth.v:47.5-75.8" *)
  DFF _497_ (
    .C(clk),
    .D(_047_),
    .Q(Umbral_VC_bajo_interno[4])
  );
endmodule

(* src = "Logica/mux_synth.v:1.1-21.10" *)
module mux_synth(data_in_0, valid_in0, data_in_1, valid_in1, data_out);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  (* src = "Logica/mux_synth.v:2.17-2.26" *)
  input [5:0] data_in_0;
  (* src = "Logica/mux_synth.v:4.17-4.26" *)
  input [5:0] data_in_1;
  (* src = "Logica/mux_synth.v:6.22-6.30" *)
  output [5:0] data_out;
  (* src = "Logica/mux_synth.v:3.11-3.20" *)
  input valid_in0;
  (* src = "Logica/mux_synth.v:5.11-5.20" *)
  input valid_in1;
  NAND _24_ (
    .A(data_in_1[0]),
    .B(valid_in1),
    .Y(_00_)
  );
  NAND _25_ (
    .A(data_in_0[0]),
    .B(valid_in0),
    .Y(_01_)
  );
  NOR _26_ (
    .A(valid_in0),
    .B(_00_),
    .Y(_02_)
  );
  NOT _27_ (
    .A(_02_),
    .Y(_03_)
  );
  NAND _28_ (
    .A(_01_),
    .B(_03_),
    .Y(data_out[0])
  );
  NAND _29_ (
    .A(valid_in1),
    .B(data_in_1[1]),
    .Y(_04_)
  );
  NAND _30_ (
    .A(valid_in0),
    .B(data_in_0[1]),
    .Y(_05_)
  );
  NOR _31_ (
    .A(valid_in0),
    .B(_04_),
    .Y(_06_)
  );
  NOT _32_ (
    .A(_06_),
    .Y(_07_)
  );
  NAND _33_ (
    .A(_05_),
    .B(_07_),
    .Y(data_out[1])
  );
  NAND _34_ (
    .A(valid_in1),
    .B(data_in_1[2]),
    .Y(_08_)
  );
  NAND _35_ (
    .A(valid_in0),
    .B(data_in_0[2]),
    .Y(_09_)
  );
  NOR _36_ (
    .A(valid_in0),
    .B(_08_),
    .Y(_10_)
  );
  NOT _37_ (
    .A(_10_),
    .Y(_11_)
  );
  NAND _38_ (
    .A(_09_),
    .B(_11_),
    .Y(data_out[2])
  );
  NAND _39_ (
    .A(valid_in1),
    .B(data_in_1[3]),
    .Y(_12_)
  );
  NAND _40_ (
    .A(valid_in0),
    .B(data_in_0[3]),
    .Y(_13_)
  );
  NOR _41_ (
    .A(valid_in0),
    .B(_12_),
    .Y(_14_)
  );
  NOT _42_ (
    .A(_14_),
    .Y(_15_)
  );
  NAND _43_ (
    .A(_13_),
    .B(_15_),
    .Y(data_out[3])
  );
  NAND _44_ (
    .A(valid_in1),
    .B(data_in_1[4]),
    .Y(_16_)
  );
  NAND _45_ (
    .A(valid_in0),
    .B(data_in_0[4]),
    .Y(_17_)
  );
  NOR _46_ (
    .A(valid_in0),
    .B(_16_),
    .Y(_18_)
  );
  NOT _47_ (
    .A(_18_),
    .Y(_19_)
  );
  NAND _48_ (
    .A(_17_),
    .B(_19_),
    .Y(data_out[4])
  );
  NAND _49_ (
    .A(valid_in1),
    .B(data_in_1[5]),
    .Y(_20_)
  );
  NAND _50_ (
    .A(valid_in0),
    .B(data_in_0[5]),
    .Y(_21_)
  );
  NOR _51_ (
    .A(valid_in0),
    .B(_20_),
    .Y(_22_)
  );
  NOT _52_ (
    .A(_22_),
    .Y(_23_)
  );
  NAND _53_ (
    .A(_21_),
    .B(_23_),
    .Y(data_out[5])
  );
endmodule
