###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 10 02:43:38 2025
#  Command:           timeDesign -preCTS -hold -idealClock -pathReports -sla...
###############################################################
Path 1: MET Hold Check with Pin RST_SYN_UART/\ff_reg[0] /CK 
Endpoint:   RST_SYN_UART/\ff_reg[0] /RN (^) checked with  leading edge of 'UART_
CLK'
Beginpoint: RST_N                       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.072
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.028
  Arrival Time                  0.106
  Slack Time                    0.078
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | RST_N ^     |           | 0.000 |       |   0.000 |   -0.078 | 
     | U4_mux2X1/U1            | A0 ^ -> Y ^ | AO2B2X2M  | 0.127 | 0.106 |   0.106 |    0.027 | 
     | RST_SYN_UART/\ff_reg[0] | RN ^        | SDFFRQX2M | 0.127 | 0.000 |   0.106 |    0.028 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | UART_CLK ^  |           | 0.050 |       |   0.000 |    0.078 | 
     | U1_mux2X1/U1            | A0 ^ -> Y ^ | AO2B2X2M  | 0.050 | 0.000 |   0.000 |    0.078 | 
     | RST_SYN_UART/\ff_reg[0] | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |    0.078 | 
     +----------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin RST_SYN_REF/\ff_reg[0] /CK 
Endpoint:   RST_SYN_REF/\ff_reg[0] /RN (^) checked with  leading edge of 'REF_
CLK'
Beginpoint: RST_N                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.072
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.028
  Arrival Time                  0.106
  Slack Time                    0.079
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |             |           |       |       |  Time   |   Time   | 
     |------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                        | RST_N ^     |           | 0.000 |       |   0.000 |   -0.079 | 
     | U4_mux2X1/U1           | A0 ^ -> Y ^ | AO2B2X2M  | 0.127 | 0.106 |   0.106 |    0.027 | 
     | RST_SYN_REF/\ff_reg[0] | RN ^        | SDFFRQX2M | 0.127 | 0.001 |   0.106 |    0.028 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |             |           |       |       |  Time   |   Time   | 
     |------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                        | REF_CLK ^   |           | 0.050 |       |   0.000 |    0.079 | 
     | U0_mux2X1/U1           | A0 ^ -> Y ^ | AO2B2X4M  | 0.050 | 0.000 |   0.000 |    0.079 | 
     | RST_SYN_REF/\ff_reg[0] | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |    0.079 | 
     +---------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin RST_SYN_REF/\ff_reg[1] /CK 
Endpoint:   RST_SYN_REF/\ff_reg[1] /RN (^) checked with  leading edge of 'REF_
CLK'
Beginpoint: RST_N                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.076
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.024
  Arrival Time                  0.106
  Slack Time                    0.082
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |             |           |       |       |  Time   |   Time   | 
     |------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                        | RST_N ^     |           | 0.000 |       |   0.000 |   -0.082 | 
     | U4_mux2X1/U1           | A0 ^ -> Y ^ | AO2B2X2M  | 0.127 | 0.106 |   0.106 |    0.024 | 
     | RST_SYN_REF/\ff_reg[1] | RN ^        | SDFFRQX1M | 0.127 | 0.000 |   0.106 |    0.024 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |             |           |       |       |  Time   |   Time   | 
     |------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                        | REF_CLK ^   |           | 0.050 |       |   0.000 |    0.082 | 
     | U0_mux2X1/U1           | A0 ^ -> Y ^ | AO2B2X4M  | 0.050 | 0.000 |   0.000 |    0.082 | 
     | RST_SYN_REF/\ff_reg[1] | CK ^        | SDFFRQX1M | 0.050 | 0.000 |   0.000 |    0.082 | 
     +---------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin RST_SYN_UART/\ff_reg[1] /CK 
Endpoint:   RST_SYN_UART/\ff_reg[1] /RN (^) checked with  leading edge of 'UART_
CLK'
Beginpoint: RST_N                       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.076
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.024
  Arrival Time                  0.106
  Slack Time                    0.082
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | RST_N ^     |           | 0.000 |       |   0.000 |   -0.082 | 
     | U4_mux2X1/U1            | A0 ^ -> Y ^ | AO2B2X2M  | 0.127 | 0.106 |   0.106 |    0.023 | 
     | RST_SYN_UART/\ff_reg[1] | RN ^        | SDFFRQX1M | 0.127 | 0.001 |   0.106 |    0.024 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | UART_CLK ^  |           | 0.050 |       |   0.000 |    0.082 | 
     | U1_mux2X1/U1            | A0 ^ -> Y ^ | AO2B2X2M  | 0.050 | 0.000 |   0.000 |    0.082 | 
     | RST_SYN_UART/\ff_reg[1] | CK ^        | SDFFRQX1M | 0.050 | 0.000 |   0.000 |    0.082 | 
     +----------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin CLK_DIV_RX/odd_edge_tog_reg/CK 
Endpoint:   CLK_DIV_RX/odd_edge_tog_reg/SI (^) checked with  leading edge of 
'scan_clk'
Beginpoint: CLK_DIV_RX/div_clk_reg/Q       (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.046
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.054
  Arrival Time                  0.137
  Slack Time                    0.083
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |           |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                             | scan_clk ^  |           | 0.050 |       |   0.000 |   -0.083 | 
     | U1_mux2X1/U1                | B1 ^ -> Y ^ | AO2B2X2M  | 0.050 | 0.000 |   0.000 |   -0.083 | 
     | CLK_DIV_RX/div_clk_reg      | CK ^ -> Q ^ | SDFFRQX2M | 0.022 | 0.137 |   0.137 |    0.054 | 
     | CLK_DIV_RX/odd_edge_tog_reg | SI ^        | SDFFSQX1M | 0.022 | 0.000 |   0.137 |    0.054 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |           |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                             | scan_clk ^  |           | 0.050 |       |   0.000 |    0.083 | 
     | U1_mux2X1/U1                | B1 ^ -> Y ^ | AO2B2X2M  | 0.050 | 0.000 |   0.000 |    0.083 | 
     | CLK_DIV_RX/odd_edge_tog_reg | CK ^        | SDFFSQX1M | 0.050 | 0.000 |   0.000 |    0.083 | 
     +--------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin CLK_DIV_TX/odd_edge_tog_reg/CK 
Endpoint:   CLK_DIV_TX/odd_edge_tog_reg/SI (^) checked with  leading edge of 
'scan_clk'
Beginpoint: CLK_DIV_TX/div_clk_reg/Q       (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.046
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.054
  Arrival Time                  0.137
  Slack Time                    0.083
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |           |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                             | scan_clk ^  |           | 0.050 |       |   0.000 |   -0.083 | 
     | U1_mux2X1/U1                | B1 ^ -> Y ^ | AO2B2X2M  | 0.050 | 0.000 |   0.000 |   -0.083 | 
     | CLK_DIV_TX/div_clk_reg      | CK ^ -> Q ^ | SDFFRQX2M | 0.022 | 0.137 |   0.137 |    0.054 | 
     | CLK_DIV_TX/odd_edge_tog_reg | SI ^        | SDFFSQX2M | 0.022 | 0.000 |   0.137 |    0.054 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |           |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                             | scan_clk ^  |           | 0.050 |       |   0.000 |    0.083 | 
     | U1_mux2X1/U1                | B1 ^ -> Y ^ | AO2B2X2M  | 0.050 | 0.000 |   0.000 |    0.083 | 
     | CLK_DIV_TX/odd_edge_tog_reg | CK ^        | SDFFSQX2M | 0.050 | 0.000 |   0.000 |    0.083 | 
     +--------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[3] 
/CK 
Endpoint:   ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[3] /D (^) checked with 
leading edge of 'TX_CLK'
Beginpoint: ASYN_FIFO/link_synchronizer_read/\ff1_reg[3] /Q    (^) triggered by 
leading edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.139
  Slack Time                    0.092
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                 |             |               |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     | CLK_DIV_TX/U15                                  | Y ^         |               | 0.000 |       |   0.000 |   -0.092 | 
     | CLK_DIV_TX                                      | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.000 |   -0.092 | 
     | U2_mux2X1/U1                                    | A ^ -> Y ^  | MX2X2M        | 0.000 | 0.000 |   0.000 |   -0.092 | 
     | ASYN_FIFO/link_synchronizer_read/\ff1_reg[3]    | CK ^ -> Q ^ | SDFFRQX2M     | 0.035 | 0.139 |   0.139 |    0.048 | 
     | ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[3] | D ^         | SDFFRQX2M     | 0.035 | 0.000 |   0.139 |    0.048 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                 |             |               |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     | CLK_DIV_TX/U15                                  | Y ^         |               | 0.000 |       |   0.000 |    0.092 | 
     | CLK_DIV_TX                                      | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.000 |    0.092 | 
     | U2_mux2X1/U1                                    | A ^ -> Y ^  | MX2X2M        | 0.000 | 0.000 |   0.000 |    0.092 | 
     | ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[3] | CK ^        | SDFFRQX2M     | 0.000 | 0.000 |   0.000 |    0.092 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[1] 
/CK 
Endpoint:   ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[1] /D (^) checked with 
leading edge of 'TX_CLK'
Beginpoint: ASYN_FIFO/link_synchronizer_read/\ff1_reg[1] /Q    (^) triggered by 
leading edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.141
  Slack Time                    0.094
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                 |             |               |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     | CLK_DIV_TX/U15                                  | Y ^         |               | 0.000 |       |   0.000 |   -0.094 | 
     | CLK_DIV_TX                                      | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.000 |   -0.094 | 
     | U2_mux2X1/U1                                    | A ^ -> Y ^  | MX2X2M        | 0.000 | 0.000 |   0.000 |   -0.094 | 
     | ASYN_FIFO/link_synchronizer_read/\ff1_reg[1]    | CK ^ -> Q ^ | SDFFRQX2M     | 0.037 | 0.141 |   0.141 |    0.047 | 
     | ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[1] | D ^         | SDFFRQX2M     | 0.037 | 0.000 |   0.141 |    0.048 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                 |             |               |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     | CLK_DIV_TX/U15                                  | Y ^         |               | 0.000 |       |   0.000 |    0.094 | 
     | CLK_DIV_TX                                      | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.000 |    0.094 | 
     | U2_mux2X1/U1                                    | A ^ -> Y ^  | MX2X2M        | 0.000 | 0.000 |   0.000 |    0.094 | 
     | ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[1] | CK ^        | SDFFRQX2M     | 0.000 | 0.000 |   0.000 |    0.094 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin ALU_UNIT/\ALU_OUT_reg[2] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[2] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: ALU_UNIT/\ALU_OUT_reg[1] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.135
  Slack Time                    0.095
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |             |          |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |          | 0.000 |       |   0.000 |   -0.095 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE |       |       |   0.000 |   -0.095 | 
     | ALU_UNIT/\ALU_OUT_reg[1]    | CK ^ -> Q ^ | SDFFQX2M | 0.050 | 0.135 |   0.135 |    0.040 | 
     | ALU_UNIT/\ALU_OUT_reg[2]    | SI ^        | SDFFQX2M | 0.050 | 0.000 |   0.135 |    0.040 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |             |          |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |          | 0.000 |       |   0.000 |    0.095 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE |       |       |   0.000 |    0.095 | 
     | ALU_UNIT/\ALU_OUT_reg[2]    | CK ^        | SDFFQX2M | 0.000 | 0.000 |   0.000 |    0.095 | 
     +-------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin ALU_UNIT/\ALU_OUT_reg[8] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[8] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: ALU_UNIT/\ALU_OUT_reg[7] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.136
  Slack Time                    0.096
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |             |          |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |          | 0.000 |       |   0.000 |   -0.096 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE |       |       |   0.000 |   -0.096 | 
     | ALU_UNIT/\ALU_OUT_reg[7]    | CK ^ -> Q ^ | SDFFQX2M | 0.051 | 0.136 |   0.136 |    0.040 | 
     | ALU_UNIT/\ALU_OUT_reg[8]    | SI ^        | SDFFQX2M | 0.051 | 0.000 |   0.136 |    0.040 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |             |          |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |          | 0.000 |       |   0.000 |    0.096 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE |       |       |   0.000 |    0.096 | 
     | ALU_UNIT/\ALU_OUT_reg[8]    | CK ^        | SDFFQX2M | 0.000 | 0.000 |   0.000 |    0.096 | 
     +-------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin ALU_UNIT/\ALU_OUT_reg[10] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[10] /SI (^) checked with  leading edge of 
'ALU_CLK'
Beginpoint: ALU_UNIT/\ALU_OUT_reg[9] /Q   (^) triggered by  leading edge of 
'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.137
  Slack Time                    0.097
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |             |          |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |          | 0.000 |       |   0.000 |   -0.097 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE |       |       |   0.000 |   -0.097 | 
     | ALU_UNIT/\ALU_OUT_reg[9]    | CK ^ -> Q ^ | SDFFQX2M | 0.053 | 0.137 |   0.137 |    0.040 | 
     | ALU_UNIT/\ALU_OUT_reg[10]   | SI ^        | SDFFQX2M | 0.053 | 0.000 |   0.137 |    0.040 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |             |          |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |          | 0.000 |       |   0.000 |    0.097 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE |       |       |   0.000 |    0.097 | 
     | ALU_UNIT/\ALU_OUT_reg[10]   | CK ^        | SDFFQX2M | 0.000 | 0.000 |   0.000 |    0.097 | 
     +-------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin ALU_UNIT/\ALU_OUT_reg[5] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[5] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: ALU_UNIT/\ALU_OUT_reg[4] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.137
  Slack Time                    0.097
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |             |          |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |          | 0.000 |       |   0.000 |   -0.097 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE |       |       |   0.000 |   -0.097 | 
     | ALU_UNIT/\ALU_OUT_reg[4]    | CK ^ -> Q ^ | SDFFQX2M | 0.053 | 0.137 |   0.137 |    0.040 | 
     | ALU_UNIT/\ALU_OUT_reg[5]    | SI ^        | SDFFQX2M | 0.053 | 0.000 |   0.137 |    0.040 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |             |          |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |          | 0.000 |       |   0.000 |    0.097 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE |       |       |   0.000 |    0.097 | 
     | ALU_UNIT/\ALU_OUT_reg[5]    | CK ^        | SDFFQX2M | 0.000 | 0.000 |   0.000 |    0.097 | 
     +-------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin ASYN_FIFO/link_synchronizer_read/\q2_ptr_
reg[2] /CK 
Endpoint:   ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[2] /D (^) checked with 
leading edge of 'TX_CLK'
Beginpoint: ASYN_FIFO/link_synchronizer_read/\ff1_reg[2] /Q    (^) triggered by 
leading edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.047
  Arrival Time                  0.145
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                 |             |               |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     | CLK_DIV_TX/U15                                  | Y ^         |               | 0.000 |       |   0.000 |   -0.098 | 
     | CLK_DIV_TX                                      | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.000 |   -0.098 | 
     | U2_mux2X1/U1                                    | A ^ -> Y ^  | MX2X2M        | 0.000 | 0.000 |   0.000 |   -0.098 | 
     | ASYN_FIFO/link_synchronizer_read/\ff1_reg[2]    | CK ^ -> Q ^ | SDFFRQX2M     | 0.043 | 0.145 |   0.145 |    0.047 | 
     | ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[2] | D ^         | SDFFRQX2M     | 0.043 | 0.000 |   0.145 |    0.047 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                 |             |               |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     | CLK_DIV_TX/U15                                  | Y ^         |               | 0.000 |       |   0.000 |    0.098 | 
     | CLK_DIV_TX                                      | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.000 |    0.098 | 
     | U2_mux2X1/U1                                    | A ^ -> Y ^  | MX2X2M        | 0.000 | 0.000 |   0.000 |    0.098 | 
     | ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[2] | CK ^        | SDFFRQX2M     | 0.000 | 0.000 |   0.000 |    0.098 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin ALU_UNIT/\ALU_OUT_reg[6] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[6] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: ALU_UNIT/\ALU_OUT_reg[5] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.138
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |             |          |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |          | 0.000 |       |   0.000 |   -0.098 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE |       |       |   0.000 |   -0.098 | 
     | ALU_UNIT/\ALU_OUT_reg[5]    | CK ^ -> Q ^ | SDFFQX2M | 0.054 | 0.138 |   0.138 |    0.040 | 
     | ALU_UNIT/\ALU_OUT_reg[6]    | SI ^        | SDFFQX2M | 0.054 | 0.000 |   0.138 |    0.040 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |             |          |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |          | 0.000 |       |   0.000 |    0.098 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE |       |       |   0.000 |    0.098 | 
     | ALU_UNIT/\ALU_OUT_reg[6]    | CK ^        | SDFFQX2M | 0.000 | 0.000 |   0.000 |    0.098 | 
     +-------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin ALU_UNIT/\ALU_OUT_reg[3] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[3] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: ALU_UNIT/\ALU_OUT_reg[2] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.138
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |             |          |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |          | 0.000 |       |   0.000 |   -0.098 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE |       |       |   0.000 |   -0.098 | 
     | ALU_UNIT/\ALU_OUT_reg[2]    | CK ^ -> Q ^ | SDFFQX2M | 0.054 | 0.138 |   0.138 |    0.040 | 
     | ALU_UNIT/\ALU_OUT_reg[3]    | SI ^        | SDFFQX2M | 0.054 | 0.000 |   0.138 |    0.040 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |             |          |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |          | 0.000 |       |   0.000 |    0.098 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE |       |       |   0.000 |    0.098 | 
     | ALU_UNIT/\ALU_OUT_reg[3]    | CK ^        | SDFFQX2M | 0.000 | 0.000 |   0.000 |    0.098 | 
     +-------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin ASYN_FIFO/link_synchronizer_read/\q2_ptr_
reg[0] /CK 
Endpoint:   ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[0] /D (^) checked with 
leading edge of 'TX_CLK'
Beginpoint: ASYN_FIFO/link_synchronizer_read/\ff1_reg[0] /Q    (^) triggered by 
leading edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.047
  Arrival Time                  0.146
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                 |             |               |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     | CLK_DIV_TX/U15                                  | Y ^         |               | 0.000 |       |   0.000 |   -0.098 | 
     | CLK_DIV_TX                                      | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.000 |   -0.098 | 
     | U2_mux2X1/U1                                    | A ^ -> Y ^  | MX2X2M        | 0.000 | 0.000 |   0.000 |   -0.098 | 
     | ASYN_FIFO/link_synchronizer_read/\ff1_reg[0]    | CK ^ -> Q ^ | SDFFRQX2M     | 0.044 | 0.146 |   0.146 |    0.047 | 
     | ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[0] | D ^         | SDFFRQX2M     | 0.044 | 0.000 |   0.146 |    0.047 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                 |             |               |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     | CLK_DIV_TX/U15                                  | Y ^         |               | 0.000 |       |   0.000 |    0.098 | 
     | CLK_DIV_TX                                      | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.000 |    0.098 | 
     | U2_mux2X1/U1                                    | A ^ -> Y ^  | MX2X2M        | 0.000 | 0.000 |   0.000 |    0.098 | 
     | ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[0] | CK ^        | SDFFRQX2M     | 0.000 | 0.000 |   0.000 |    0.098 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin ALU_UNIT/\ALU_OUT_reg[11] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[11] /SI (^) checked with  leading edge of 
'ALU_CLK'
Beginpoint: ALU_UNIT/\ALU_OUT_reg[10] /Q  (^) triggered by  leading edge of 
'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.139
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |             |          |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |          | 0.000 |       |   0.000 |   -0.098 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE |       |       |   0.000 |   -0.098 | 
     | ALU_UNIT/\ALU_OUT_reg[10]   | CK ^ -> Q ^ | SDFFQX2M | 0.055 | 0.138 |   0.138 |    0.040 | 
     | ALU_UNIT/\ALU_OUT_reg[11]   | SI ^        | SDFFQX2M | 0.055 | 0.000 |   0.139 |    0.040 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |             |          |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |          | 0.000 |       |   0.000 |    0.098 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE |       |       |   0.000 |    0.098 | 
     | ALU_UNIT/\ALU_OUT_reg[11]   | CK ^        | SDFFQX2M | 0.000 | 0.000 |   0.000 |    0.098 | 
     +-------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin ALU_UNIT/\ALU_OUT_reg[4] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[4] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: ALU_UNIT/\ALU_OUT_reg[3] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.139
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |             |          |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |          | 0.000 |       |   0.000 |   -0.099 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE |       |       |   0.000 |   -0.099 | 
     | ALU_UNIT/\ALU_OUT_reg[3]    | CK ^ -> Q ^ | SDFFQX2M | 0.055 | 0.139 |   0.139 |    0.040 | 
     | ALU_UNIT/\ALU_OUT_reg[4]    | SI ^        | SDFFQX2M | 0.055 | 0.000 |   0.139 |    0.040 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |             |          |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |          | 0.000 |       |   0.000 |    0.099 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE |       |       |   0.000 |    0.099 | 
     | ALU_UNIT/\ALU_OUT_reg[4]    | CK ^        | SDFFQX2M | 0.000 | 0.000 |   0.000 |    0.099 | 
     +-------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin DATA_SYNC/\ff_reg[1] /CK 
Endpoint:   DATA_SYNC/\ff_reg[1] /D (^) checked with  leading edge of 'REF_CLK'
Beginpoint: DATA_SYNC/\ff_reg[0] /Q (^) triggered by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.147
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |             |           |       |       |  Time   |   Time   | 
     |----------------------+-------------+-----------+-------+-------+---------+----------| 
     |                      | REF_CLK ^   |           | 0.050 |       |   0.000 |   -0.099 | 
     | U0_mux2X1/U1         | A0 ^ -> Y ^ | AO2B2X4M  | 0.050 | 0.000 |   0.000 |   -0.099 | 
     | DATA_SYNC/\ff_reg[0] | CK ^ -> Q ^ | SDFFRQX2M | 0.035 | 0.147 |   0.147 |    0.048 | 
     | DATA_SYNC/\ff_reg[1] | D ^         | SDFFRQX2M | 0.035 | 0.000 |   0.147 |    0.048 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |             |           |       |       |  Time   |   Time   | 
     |----------------------+-------------+-----------+-------+-------+---------+----------| 
     |                      | REF_CLK ^   |           | 0.050 |       |   0.000 |    0.099 | 
     | U0_mux2X1/U1         | A0 ^ -> Y ^ | AO2B2X4M  | 0.050 | 0.000 |   0.000 |    0.099 | 
     | DATA_SYNC/\ff_reg[1] | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |    0.099 | 
     +-------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin ALU_UNIT/\ALU_OUT_reg[7] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[7] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: ALU_UNIT/\ALU_OUT_reg[6] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.140
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |             |          |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |          | 0.000 |       |   0.000 |   -0.100 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE |       |       |   0.000 |   -0.100 | 
     | ALU_UNIT/\ALU_OUT_reg[6]    | CK ^ -> Q ^ | SDFFQX2M | 0.057 | 0.140 |   0.140 |    0.040 | 
     | ALU_UNIT/\ALU_OUT_reg[7]    | SI ^        | SDFFQX2M | 0.057 | 0.000 |   0.140 |    0.040 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |             |          |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |          | 0.000 |       |   0.000 |    0.100 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE |       |       |   0.000 |    0.100 | 
     | ALU_UNIT/\ALU_OUT_reg[7]    | CK ^        | SDFFQX2M | 0.000 | 0.000 |   0.000 |    0.100 | 
     +-------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin ALU_UNIT/\ALU_OUT_reg[1] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[1] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: ALU_UNIT/\ALU_OUT_reg[0] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.141
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |             |          |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |          | 0.000 |       |   0.000 |   -0.101 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE |       |       |   0.000 |   -0.101 | 
     | ALU_UNIT/\ALU_OUT_reg[0]    | CK ^ -> Q ^ | SDFFQX2M | 0.059 | 0.141 |   0.141 |    0.040 | 
     | ALU_UNIT/\ALU_OUT_reg[1]    | SI ^        | SDFFQX2M | 0.059 | 0.000 |   0.141 |    0.040 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |             |          |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |          | 0.000 |       |   0.000 |    0.101 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE |       |       |   0.000 |    0.101 | 
     | ALU_UNIT/\ALU_OUT_reg[1]    | CK ^        | SDFFQX2M | 0.000 | 0.000 |   0.000 |    0.101 | 
     +-------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin ALU_UNIT/\ALU_OUT_reg[15] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[15] /SI (^) checked with  leading edge of 
'ALU_CLK'
Beginpoint: ALU_UNIT/\ALU_OUT_reg[14] /Q  (^) triggered by  leading edge of 
'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.141
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |             |          |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |          | 0.000 |       |   0.000 |   -0.101 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE |       |       |   0.000 |   -0.101 | 
     | ALU_UNIT/\ALU_OUT_reg[14]   | CK ^ -> Q ^ | SDFFQX2M | 0.059 | 0.141 |   0.141 |    0.040 | 
     | ALU_UNIT/\ALU_OUT_reg[15]   | SI ^        | SDFFQX2M | 0.059 | 0.000 |   0.141 |    0.040 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |             |          |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |          | 0.000 |       |   0.000 |    0.101 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE |       |       |   0.000 |    0.101 | 
     | ALU_UNIT/\ALU_OUT_reg[15]   | CK ^        | SDFFQX2M | 0.000 | 0.000 |   0.000 |    0.101 | 
     +-------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin RST_SYN_UART/\ff_reg[1] /CK 
Endpoint:   RST_SYN_UART/\ff_reg[1] /D (^) checked with  leading edge of 'UART_
CLK'
Beginpoint: RST_SYN_UART/\ff_reg[0] /Q (^) triggered by  leading edge of 'UART_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.044
  Arrival Time                  0.146
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | UART_CLK ^  |           | 0.050 |       |   0.000 |   -0.102 | 
     | U1_mux2X1/U1            | A0 ^ -> Y ^ | AO2B2X2M  | 0.050 | 0.000 |   0.000 |   -0.102 | 
     | RST_SYN_UART/\ff_reg[0] | CK ^ -> Q ^ | SDFFRQX2M | 0.034 | 0.146 |   0.146 |    0.044 | 
     | RST_SYN_UART/\ff_reg[1] | D ^         | SDFFRQX1M | 0.034 | 0.000 |   0.146 |    0.044 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | UART_CLK ^  |           | 0.050 |       |   0.000 |    0.102 | 
     | U1_mux2X1/U1            | A0 ^ -> Y ^ | AO2B2X2M  | 0.050 | 0.000 |   0.000 |    0.102 | 
     | RST_SYN_UART/\ff_reg[1] | CK ^        | SDFFRQX1M | 0.050 | 0.000 |   0.000 |    0.102 | 
     +----------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin ASYN_FIFO/link_synchronizer_write/\q2_ptr_
reg[1] /CK 
Endpoint:   ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[1] /D (^) checked 
with  leading edge of 'REF_CLK'
Beginpoint: ASYN_FIFO/link_synchronizer_write/\ff1_reg[1] /Q    (^) triggered 
by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.150
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |             |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                  | REF_CLK ^   |           | 0.050 |       |   0.000 |   -0.102 | 
     | U0_mux2X1/U1                                     | A0 ^ -> Y ^ | AO2B2X4M  | 0.050 | 0.000 |   0.000 |   -0.102 | 
     | ASYN_FIFO/link_synchronizer_write/\ff1_reg[1]    | CK ^ -> Q ^ | SDFFRQX2M | 0.039 | 0.150 |   0.150 |    0.047 | 
     | ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[1] | D ^         | SDFFRQX2M | 0.039 | 0.000 |   0.150 |    0.048 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |             |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                  | REF_CLK ^   |           | 0.050 |       |   0.000 |    0.102 | 
     | U0_mux2X1/U1                                     | A0 ^ -> Y ^ | AO2B2X4M  | 0.050 | 0.000 |   0.000 |    0.102 | 
     | ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[1] | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |    0.102 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin ASYN_FIFO/link_synchronizer_write/\q2_ptr_
reg[2] /CK 
Endpoint:   ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[2] /D (^) checked 
with  leading edge of 'REF_CLK'
Beginpoint: ASYN_FIFO/link_synchronizer_write/\ff1_reg[2] /Q    (^) triggered 
by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.150
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |             |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                  | REF_CLK ^   |           | 0.050 |       |   0.000 |   -0.103 | 
     | U0_mux2X1/U1                                     | A0 ^ -> Y ^ | AO2B2X4M  | 0.050 | 0.000 |   0.000 |   -0.103 | 
     | ASYN_FIFO/link_synchronizer_write/\ff1_reg[2]    | CK ^ -> Q ^ | SDFFRQX2M | 0.039 | 0.150 |   0.150 |    0.048 | 
     | ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[2] | D ^         | SDFFRQX2M | 0.039 | 0.000 |   0.150 |    0.048 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |             |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                  | REF_CLK ^   |           | 0.050 |       |   0.000 |    0.103 | 
     | U0_mux2X1/U1                                     | A0 ^ -> Y ^ | AO2B2X4M  | 0.050 | 0.000 |   0.000 |    0.103 | 
     | ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[2] | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |    0.103 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin RST_SYN_REF/\ff_reg[1] /CK 
Endpoint:   RST_SYN_REF/\ff_reg[1] /D (^) checked with  leading edge of 'REF_
CLK'
Beginpoint: RST_SYN_REF/\ff_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.044
  Arrival Time                  0.147
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |             |           |       |       |  Time   |   Time   | 
     |------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                        | REF_CLK ^   |           | 0.050 |       |   0.000 |   -0.103 | 
     | U0_mux2X1/U1           | A0 ^ -> Y ^ | AO2B2X4M  | 0.050 | 0.000 |   0.000 |   -0.103 | 
     | RST_SYN_REF/\ff_reg[0] | CK ^ -> Q ^ | SDFFRQX2M | 0.035 | 0.147 |   0.147 |    0.044 | 
     | RST_SYN_REF/\ff_reg[1] | D ^         | SDFFRQX1M | 0.035 | 0.000 |   0.147 |    0.044 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |             |           |       |       |  Time   |   Time   | 
     |------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                        | REF_CLK ^   |           | 0.050 |       |   0.000 |    0.103 | 
     | U0_mux2X1/U1           | A0 ^ -> Y ^ | AO2B2X4M  | 0.050 | 0.000 |   0.000 |    0.103 | 
     | RST_SYN_REF/\ff_reg[1] | CK ^        | SDFFRQX1M | 0.050 | 0.000 |   0.000 |    0.103 | 
     +---------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin REGISTER_FILE/\Reg_File_reg[15][4] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[15][4] /SI (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: REGISTER_FILE/\Reg_File_reg[15][3] /Q  (^) triggered by  leading 
edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.145
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | scan_clk ^  |          | 0.050 |       |   0.000 |   -0.104 | 
     | U0_mux2X1/U1                       | B1 ^ -> Y ^ | AO2B2X4M | 0.050 | 0.000 |   0.000 |   -0.104 | 
     | REGISTER_FILE/\Reg_File_reg[15][3] | CK ^ -> Q ^ | SDFFQX2M | 0.053 | 0.145 |   0.145 |    0.041 | 
     | REGISTER_FILE/\Reg_File_reg[15][4] | SI ^        | SDFFQX2M | 0.053 | 0.000 |   0.145 |    0.041 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | scan_clk ^  |          | 0.050 |       |   0.000 |    0.104 | 
     | U0_mux2X1/U1                       | B1 ^ -> Y ^ | AO2B2X4M | 0.050 | 0.000 |   0.000 |    0.104 | 
     | REGISTER_FILE/\Reg_File_reg[15][4] | CK ^        | SDFFQX2M | 0.050 | 0.000 |   0.000 |    0.104 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin ASYN_FIFO/link_Memory/\RAM_reg[5][0] /CK 
Endpoint:   ASYN_FIFO/link_Memory/\RAM_reg[5][0] /SI (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: ASYN_FIFO/link_Memory/\RAM_reg[4][7] /Q  (^) triggered by  leading 
edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.146
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |             |          |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |          | 0.050 |       |   0.000 |   -0.104 | 
     | U0_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X4M | 0.050 | 0.000 |   0.000 |   -0.104 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[4][7] | CK ^ -> Q ^ | SDFFQX2M | 0.054 | 0.146 |   0.146 |    0.041 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[5][0] | SI ^        | SDFFQX2M | 0.054 | 0.000 |   0.146 |    0.041 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |             |          |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |          | 0.050 |       |   0.000 |    0.104 | 
     | U0_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X4M | 0.050 | 0.000 |   0.000 |    0.104 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[5][0] | CK ^        | SDFFQX2M | 0.050 | 0.000 |   0.000 |    0.104 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin ALU_UNIT/\ALU_OUT_reg[9] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[9] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: ALU_UNIT/\ALU_OUT_reg[8] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.144
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |             |          |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |          | 0.000 |       |   0.000 |   -0.104 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE |       |       |   0.000 |   -0.104 | 
     | ALU_UNIT/\ALU_OUT_reg[8]    | CK ^ -> Q ^ | SDFFQX2M | 0.064 | 0.144 |   0.144 |    0.040 | 
     | ALU_UNIT/\ALU_OUT_reg[9]    | SI ^        | SDFFQX2M | 0.064 | 0.000 |   0.144 |    0.040 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |             |          |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |          | 0.000 |       |   0.000 |    0.104 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE |       |       |   0.000 |    0.104 | 
     | ALU_UNIT/\ALU_OUT_reg[9]    | CK ^        | SDFFQX2M | 0.000 | 0.000 |   0.000 |    0.104 | 
     +-------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin ASYN_FIFO/link_Memory/\RAM_reg[2][0] /CK 
Endpoint:   ASYN_FIFO/link_Memory/\RAM_reg[2][0] /SI (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: ASYN_FIFO/link_Memory/\RAM_reg[1][7] /Q  (^) triggered by  leading 
edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.146
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |             |          |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |          | 0.050 |       |   0.000 |   -0.104 | 
     | U0_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X4M | 0.050 | 0.000 |   0.000 |   -0.104 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[1][7] | CK ^ -> Q ^ | SDFFQX2M | 0.054 | 0.146 |   0.146 |    0.041 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[2][0] | SI ^        | SDFFQX2M | 0.054 | 0.000 |   0.146 |    0.041 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |             |          |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |          | 0.050 |       |   0.000 |    0.104 | 
     | U0_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X4M | 0.050 | 0.000 |   0.000 |    0.104 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[2][0] | CK ^        | SDFFQX2M | 0.050 | 0.000 |   0.000 |    0.104 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin ASYN_FIFO/link_Memory/\RAM_reg[6][2] /CK 
Endpoint:   ASYN_FIFO/link_Memory/\RAM_reg[6][2] /SI (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: ASYN_FIFO/link_Memory/\RAM_reg[6][1] /Q  (^) triggered by  leading 
edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.146
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |             |          |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |          | 0.050 |       |   0.000 |   -0.105 | 
     | U0_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X4M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[6][1] | CK ^ -> Q ^ | SDFFQX2M | 0.054 | 0.146 |   0.146 |    0.041 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[6][2] | SI ^        | SDFFQX2M | 0.054 | 0.000 |   0.146 |    0.041 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |             |          |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |          | 0.050 |       |   0.000 |    0.105 | 
     | U0_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X4M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[6][2] | CK ^        | SDFFQX2M | 0.050 | 0.000 |   0.000 |    0.105 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin REGISTER_FILE/\Reg_File_reg[15][1] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[15][1] /SI (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: REGISTER_FILE/\Reg_File_reg[15][0] /Q  (^) triggered by  leading 
edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.146
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | scan_clk ^  |          | 0.050 |       |   0.000 |   -0.105 | 
     | U0_mux2X1/U1                       | B1 ^ -> Y ^ | AO2B2X4M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | REGISTER_FILE/\Reg_File_reg[15][0] | CK ^ -> Q ^ | SDFFQX2M | 0.054 | 0.146 |   0.146 |    0.041 | 
     | REGISTER_FILE/\Reg_File_reg[15][1] | SI ^        | SDFFQX2M | 0.054 | 0.000 |   0.146 |    0.041 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | scan_clk ^  |          | 0.050 |       |   0.000 |    0.105 | 
     | U0_mux2X1/U1                       | B1 ^ -> Y ^ | AO2B2X4M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | REGISTER_FILE/\Reg_File_reg[15][1] | CK ^        | SDFFQX2M | 0.050 | 0.000 |   0.000 |    0.105 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin ASYN_FIFO/link_Memory/\RAM_reg[2][2] /CK 
Endpoint:   ASYN_FIFO/link_Memory/\RAM_reg[2][2] /SI (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: ASYN_FIFO/link_Memory/\RAM_reg[2][1] /Q  (^) triggered by  leading 
edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.147
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |             |          |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |          | 0.050 |       |   0.000 |   -0.105 | 
     | U0_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X4M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[2][1] | CK ^ -> Q ^ | SDFFQX2M | 0.055 | 0.146 |   0.146 |    0.041 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[2][2] | SI ^        | SDFFQX2M | 0.055 | 0.000 |   0.147 |    0.041 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |             |          |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |          | 0.050 |       |   0.000 |    0.105 | 
     | U0_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X4M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[2][2] | CK ^        | SDFFQX2M | 0.050 | 0.000 |   0.000 |    0.105 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin ASYN_FIFO/link_Memory/\RAM_reg[6][4] /CK 
Endpoint:   ASYN_FIFO/link_Memory/\RAM_reg[6][4] /SI (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: ASYN_FIFO/link_Memory/\RAM_reg[6][3] /Q  (^) triggered by  leading 
edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.147
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |             |          |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |          | 0.050 |       |   0.000 |   -0.105 | 
     | U0_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X4M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[6][3] | CK ^ -> Q ^ | SDFFQX2M | 0.055 | 0.147 |   0.147 |    0.041 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[6][4] | SI ^        | SDFFQX2M | 0.055 | 0.000 |   0.147 |    0.041 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |             |          |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |          | 0.050 |       |   0.000 |    0.105 | 
     | U0_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X4M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[6][4] | CK ^        | SDFFQX2M | 0.050 | 0.000 |   0.000 |    0.105 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin ALU_UNIT/\ALU_OUT_reg[13] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[13] /SI (^) checked with  leading edge of 
'ALU_CLK'
Beginpoint: ALU_UNIT/\ALU_OUT_reg[12] /Q  (^) triggered by  leading edge of 
'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.145
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |             |          |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |          | 0.000 |       |   0.000 |   -0.105 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE |       |       |   0.000 |   -0.105 | 
     | ALU_UNIT/\ALU_OUT_reg[12]   | CK ^ -> Q ^ | SDFFQX2M | 0.065 | 0.145 |   0.145 |    0.039 | 
     | ALU_UNIT/\ALU_OUT_reg[13]   | SI ^        | SDFFQX2M | 0.065 | 0.000 |   0.145 |    0.040 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |             |          |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |          | 0.000 |       |   0.000 |    0.105 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE |       |       |   0.000 |    0.105 | 
     | ALU_UNIT/\ALU_OUT_reg[13]   | CK ^        | SDFFQX2M | 0.000 | 0.000 |   0.000 |    0.105 | 
     +-------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin ASYN_FIFO/link_synchronizer_write/\q2_ptr_
reg[3] /CK 
Endpoint:   ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[3] /D (^) checked 
with  leading edge of 'REF_CLK'
Beginpoint: ASYN_FIFO/link_synchronizer_write/\ff1_reg[3] /Q    (^) triggered 
by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.047
  Arrival Time                  0.153
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |             |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                  | REF_CLK ^   |           | 0.050 |       |   0.000 |   -0.106 | 
     | U0_mux2X1/U1                                     | A0 ^ -> Y ^ | AO2B2X4M  | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ASYN_FIFO/link_synchronizer_write/\ff1_reg[3]    | CK ^ -> Q ^ | SDFFRQX2M | 0.043 | 0.153 |   0.153 |    0.047 | 
     | ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[3] | D ^         | SDFFRQX2M | 0.043 | 0.000 |   0.153 |    0.047 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |             |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                  | REF_CLK ^   |           | 0.050 |       |   0.000 |    0.106 | 
     | U0_mux2X1/U1                                     | A0 ^ -> Y ^ | AO2B2X4M  | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[3] | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |    0.106 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin ALU_UNIT/\ALU_OUT_reg[14] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[14] /SI (^) checked with  leading edge of 
'ALU_CLK'
Beginpoint: ALU_UNIT/\ALU_OUT_reg[13] /Q  (^) triggered by  leading edge of 
'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.146
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |             |          |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |          | 0.000 |       |   0.000 |   -0.106 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE |       |       |   0.000 |   -0.106 | 
     | ALU_UNIT/\ALU_OUT_reg[13]   | CK ^ -> Q ^ | SDFFQX2M | 0.066 | 0.146 |   0.146 |    0.040 | 
     | ALU_UNIT/\ALU_OUT_reg[14]   | SI ^        | SDFFQX2M | 0.066 | 0.000 |   0.146 |    0.040 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |             |          |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |          | 0.000 |       |   0.000 |    0.106 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE |       |       |   0.000 |    0.106 | 
     | ALU_UNIT/\ALU_OUT_reg[14]   | CK ^        | SDFFQX2M | 0.000 | 0.000 |   0.000 |    0.106 | 
     +-------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin ASYN_FIFO/link_synchronizer_write/\q2_ptr_
reg[0] /CK 
Endpoint:   ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[0] /D (^) checked 
with  leading edge of 'REF_CLK'
Beginpoint: ASYN_FIFO/link_synchronizer_write/\ff1_reg[0] /Q    (^) triggered 
by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.047
  Arrival Time                  0.153
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |             |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                  | REF_CLK ^   |           | 0.050 |       |   0.000 |   -0.106 | 
     | U0_mux2X1/U1                                     | A0 ^ -> Y ^ | AO2B2X4M  | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ASYN_FIFO/link_synchronizer_write/\ff1_reg[0]    | CK ^ -> Q ^ | SDFFRQX2M | 0.044 | 0.153 |   0.153 |    0.047 | 
     | ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[0] | D ^         | SDFFRQX2M | 0.044 | 0.000 |   0.153 |    0.047 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |             |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                  | REF_CLK ^   |           | 0.050 |       |   0.000 |    0.106 | 
     | U0_mux2X1/U1                                     | A0 ^ -> Y ^ | AO2B2X4M  | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[0] | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |    0.106 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin ASYN_FIFO/link_Memory/\RAM_reg[7][1] /CK 
Endpoint:   ASYN_FIFO/link_Memory/\RAM_reg[7][1] /SI (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: ASYN_FIFO/link_Memory/\RAM_reg[7][0] /Q  (^) triggered by  leading 
edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.147
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |             |          |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |          | 0.050 |       |   0.000 |   -0.106 | 
     | U0_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X4M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[7][0] | CK ^ -> Q ^ | SDFFQX2M | 0.056 | 0.147 |   0.147 |    0.041 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[7][1] | SI ^        | SDFFQX2M | 0.056 | 0.000 |   0.147 |    0.041 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |             |          |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |          | 0.050 |       |   0.000 |    0.106 | 
     | U0_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X4M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[7][1] | CK ^        | SDFFQX2M | 0.050 | 0.000 |   0.000 |    0.106 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin ASYN_FIFO/link_Memory/\RAM_reg[5][3] /CK 
Endpoint:   ASYN_FIFO/link_Memory/\RAM_reg[5][3] /SI (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: ASYN_FIFO/link_Memory/\RAM_reg[5][2] /Q  (^) triggered by  leading 
edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.148
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |             |          |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |          | 0.050 |       |   0.000 |   -0.106 | 
     | U0_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X4M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[5][2] | CK ^ -> Q ^ | SDFFQX2M | 0.057 | 0.147 |   0.147 |    0.041 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[5][3] | SI ^        | SDFFQX2M | 0.057 | 0.000 |   0.148 |    0.041 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |             |          |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |          | 0.050 |       |   0.000 |    0.106 | 
     | U0_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X4M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[5][3] | CK ^        | SDFFQX2M | 0.050 | 0.000 |   0.000 |    0.106 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin ASYN_FIFO/link_Memory/\RAM_reg[2][4] /CK 
Endpoint:   ASYN_FIFO/link_Memory/\RAM_reg[2][4] /SI (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: ASYN_FIFO/link_Memory/\RAM_reg[2][3] /Q  (^) triggered by  leading 
edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.148
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |             |          |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |          | 0.050 |       |   0.000 |   -0.106 | 
     | U0_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X4M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[2][3] | CK ^ -> Q ^ | SDFFQX2M | 0.057 | 0.148 |   0.148 |    0.041 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[2][4] | SI ^        | SDFFQX2M | 0.057 | 0.000 |   0.148 |    0.041 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |             |          |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |          | 0.050 |       |   0.000 |    0.106 | 
     | U0_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X4M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[2][4] | CK ^        | SDFFQX2M | 0.050 | 0.000 |   0.000 |    0.106 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin DATA_SYNC/\ff_reg[1] /CK 
Endpoint:   DATA_SYNC/\ff_reg[1] /SI (^) checked with  leading edge of 'scan_
clk'
Beginpoint: DATA_SYNC/\ff_reg[0] /Q  (^) triggered by  leading edge of 'scan_
clk'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.147
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |             |           |       |       |  Time   |   Time   | 
     |----------------------+-------------+-----------+-------+-------+---------+----------| 
     |                      | scan_clk ^  |           | 0.050 |       |   0.000 |   -0.106 | 
     | U0_mux2X1/U1         | B1 ^ -> Y ^ | AO2B2X4M  | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | DATA_SYNC/\ff_reg[0] | CK ^ -> Q ^ | SDFFRQX2M | 0.035 | 0.147 |   0.147 |    0.040 | 
     | DATA_SYNC/\ff_reg[1] | SI ^        | SDFFRQX2M | 0.035 | 0.000 |   0.147 |    0.041 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |             |           |       |       |  Time   |   Time   | 
     |----------------------+-------------+-----------+-------+-------+---------+----------| 
     |                      | scan_clk ^  |           | 0.050 |       |   0.000 |    0.106 | 
     | U0_mux2X1/U1         | B1 ^ -> Y ^ | AO2B2X4M  | 0.050 | 0.000 |   0.000 |    0.106 | 
     | DATA_SYNC/\ff_reg[1] | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |    0.106 | 
     +-------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin ASYN_FIFO/link_synchronizer_read/\q2_ptr_
reg[0] /CK 
Endpoint:   ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[0] /SI (^) checked 
with  leading edge of 'scan_clk'
Beginpoint: ASYN_FIFO/link_synchronizer_read/\ff1_reg[3] /Q     (^) triggered 
by  leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.147
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |             |           |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                 | scan_clk ^  |           | 0.050 |       |   0.000 |   -0.106 | 
     | U2_mux2X1/U1                                    | B ^ -> Y ^  | MX2X2M    | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | ASYN_FIFO/link_synchronizer_read/\ff1_reg[3]    | CK ^ -> Q ^ | SDFFRQX2M | 0.035 | 0.147 |   0.147 |    0.040 | 
     | ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[0] | SI ^        | SDFFRQX2M | 0.035 | 0.000 |   0.147 |    0.041 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |            |           |       |       |  Time   |   Time   | 
     |-------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                 | scan_clk ^ |           | 0.050 |       |   0.000 |    0.106 | 
     | U2_mux2X1/U1                                    | B ^ -> Y ^ | MX2X2M    | 0.050 | 0.000 |   0.000 |    0.106 | 
     | ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[0] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |    0.106 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin ASYN_FIFO/link_Memory/\RAM_reg[0][2] /CK 
Endpoint:   ASYN_FIFO/link_Memory/\RAM_reg[0][2] /SI (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: ASYN_FIFO/link_Memory/\RAM_reg[0][1] /Q  (^) triggered by  leading 
edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.148
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |             |          |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |          | 0.050 |       |   0.000 |   -0.107 | 
     | U0_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X4M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[0][1] | CK ^ -> Q ^ | SDFFQX2M | 0.057 | 0.148 |   0.148 |    0.041 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[0][2] | SI ^        | SDFFQX2M | 0.057 | 0.000 |   0.148 |    0.041 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |             |          |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |          | 0.050 |       |   0.000 |    0.107 | 
     | U0_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X4M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[0][2] | CK ^        | SDFFQX2M | 0.050 | 0.000 |   0.000 |    0.107 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin ASYN_FIFO/link_Memory/\RAM_reg[0][1] /CK 
Endpoint:   ASYN_FIFO/link_Memory/\RAM_reg[0][1] /SI (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: ASYN_FIFO/link_Memory/\RAM_reg[0][0] /Q  (^) triggered by  leading 
edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.148
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |             |          |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |          | 0.050 |       |   0.000 |   -0.107 | 
     | U0_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X4M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[0][0] | CK ^ -> Q ^ | SDFFQX2M | 0.057 | 0.148 |   0.148 |    0.041 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[0][1] | SI ^        | SDFFQX2M | 0.057 | 0.000 |   0.148 |    0.041 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |             |          |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |          | 0.050 |       |   0.000 |    0.107 | 
     | U0_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X4M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[0][1] | CK ^        | SDFFQX2M | 0.050 | 0.000 |   0.000 |    0.107 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin ALU_UNIT/\ALU_OUT_reg[12] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[12] /SI (^) checked with  leading edge of 
'ALU_CLK'
Beginpoint: ALU_UNIT/\ALU_OUT_reg[11] /Q  (^) triggered by  leading edge of 
'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.147
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |             |          |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |          | 0.000 |       |   0.000 |   -0.107 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE |       |       |   0.000 |   -0.107 | 
     | ALU_UNIT/\ALU_OUT_reg[11]   | CK ^ -> Q ^ | SDFFQX2M | 0.068 | 0.146 |   0.146 |    0.039 | 
     | ALU_UNIT/\ALU_OUT_reg[12]   | SI ^        | SDFFQX2M | 0.068 | 0.000 |   0.147 |    0.040 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |             |          |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |          | 0.000 |       |   0.000 |    0.107 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE |       |       |   0.000 |    0.107 | 
     | ALU_UNIT/\ALU_OUT_reg[12]   | CK ^        | SDFFQX2M | 0.000 | 0.000 |   0.000 |    0.107 | 
     +-------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin ASYN_FIFO/link_Memory/\RAM_reg[5][1] /CK 
Endpoint:   ASYN_FIFO/link_Memory/\RAM_reg[5][1] /SI (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: ASYN_FIFO/link_Memory/\RAM_reg[5][0] /Q  (^) triggered by  leading 
edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.148
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |             |          |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |          | 0.050 |       |   0.000 |   -0.107 | 
     | U0_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X4M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[5][0] | CK ^ -> Q ^ | SDFFQX2M | 0.058 | 0.148 |   0.148 |    0.041 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[5][1] | SI ^        | SDFFQX2M | 0.058 | 0.000 |   0.148 |    0.041 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |             |          |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |          | 0.050 |       |   0.000 |    0.107 | 
     | U0_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X4M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[5][1] | CK ^        | SDFFQX2M | 0.050 | 0.000 |   0.000 |    0.107 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin ASYN_FIFO/link_Memory/\RAM_reg[4][7] /CK 
Endpoint:   ASYN_FIFO/link_Memory/\RAM_reg[4][7] /SI (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: ASYN_FIFO/link_Memory/\RAM_reg[4][6] /Q  (^) triggered by  leading 
edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.148
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |             |          |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |          | 0.050 |       |   0.000 |   -0.107 | 
     | U0_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X4M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[4][6] | CK ^ -> Q ^ | SDFFQX2M | 0.058 | 0.148 |   0.148 |    0.041 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[4][7] | SI ^        | SDFFQX2M | 0.058 | 0.000 |   0.148 |    0.041 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |             |          |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |          | 0.050 |       |   0.000 |    0.107 | 
     | U0_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X4M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[4][7] | CK ^        | SDFFQX2M | 0.050 | 0.000 |   0.000 |    0.107 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin ASYN_FIFO/link_Memory/\RAM_reg[3][3] /CK 
Endpoint:   ASYN_FIFO/link_Memory/\RAM_reg[3][3] /SI (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: ASYN_FIFO/link_Memory/\RAM_reg[3][2] /Q  (^) triggered by  leading 
edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.148
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |             |          |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |          | 0.050 |       |   0.000 |   -0.107 | 
     | U0_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X4M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[3][2] | CK ^ -> Q ^ | SDFFQX2M | 0.058 | 0.148 |   0.148 |    0.041 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[3][3] | SI ^        | SDFFQX2M | 0.058 | 0.000 |   0.148 |    0.041 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |             |          |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |          | 0.050 |       |   0.000 |    0.107 | 
     | U0_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X4M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[3][3] | CK ^        | SDFFQX2M | 0.050 | 0.000 |   0.000 |    0.107 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin ASYN_FIFO/link_Memory/\RAM_reg[2][5] /CK 
Endpoint:   ASYN_FIFO/link_Memory/\RAM_reg[2][5] /SI (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: ASYN_FIFO/link_Memory/\RAM_reg[2][4] /Q  (^) triggered by  leading 
edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.149
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |             |          |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |          | 0.050 |       |   0.000 |   -0.107 | 
     | U0_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X4M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[2][4] | CK ^ -> Q ^ | SDFFQX2M | 0.058 | 0.148 |   0.148 |    0.041 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[2][5] | SI ^        | SDFFQX2M | 0.058 | 0.000 |   0.149 |    0.041 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |             |          |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |          | 0.050 |       |   0.000 |    0.107 | 
     | U0_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X4M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[2][5] | CK ^        | SDFFQX2M | 0.050 | 0.000 |   0.000 |    0.107 | 
     +----------------------------------------------------------------------------------------------------+ 

