/* IMAGE 0 LABELS */
#ifndef IMAGE_0_CODE_ADDRESSES
#define IMAGE_0_CODE_ADDRESSES

#ifndef PC_ADDRESS_INST_IND

#define image_0_budget_allocator_1st_wakeup_request        (0x99c)
#define image_0_debug_routine        (0x88)
#define image_0_debug_routine_handler        (0x4)
#define image_0_ds_tx_task_wakeup_request        (0x458)
#define image_0_flush_task_1st_wakeup_request        (0x894)
#define image_0_initialization_task        (0x8)
#define image_0_start_task_budget_allocator_1st_wakeup_request        (0x99c)
#define image_0_start_task_debug_routine        (0x88)
#define image_0_start_task_ds_tx_task_wakeup_request        (0x458)
#define image_0_start_task_flush_task_1st_wakeup_request        (0x894)
#define image_0_start_task_initialization_task        (0x8)
#define image_0_start_task_update_fifo_ds_read_1st_wakeup_request        (0xdd8)
#define image_0_update_fifo_ds_read_1st_wakeup_request        (0xdd8)

#else

#define image_0_budget_allocator_1st_wakeup_request        (0x267)
#define image_0_debug_routine        (0x22)
#define image_0_debug_routine_handler        (0x1)
#define image_0_ds_tx_task_wakeup_request        (0x116)
#define image_0_flush_task_1st_wakeup_request        (0x225)
#define image_0_initialization_task        (0x2)
#define image_0_start_task_budget_allocator_1st_wakeup_request        (0x267)
#define image_0_start_task_debug_routine        (0x22)
#define image_0_start_task_ds_tx_task_wakeup_request        (0x116)
#define image_0_start_task_flush_task_1st_wakeup_request        (0x225)
#define image_0_start_task_initialization_task        (0x2)
#define image_0_start_task_update_fifo_ds_read_1st_wakeup_request        (0x376)
#define image_0_update_fifo_ds_read_1st_wakeup_request        (0x376)

#endif


#endif

/* IMAGE 1 LABELS */
#ifndef IMAGE_1_CODE_ADDRESSES
#define IMAGE_1_CODE_ADDRESSES

#ifndef PC_ADDRESS_INST_IND

#define image_1_cpu_recycle_wakeup_request        (0x10b4)
#define image_1_cpu_rx_copy_spdtest_dispatch        (0xcd0)
#define image_1_cpu_rx_copy_wakeup_request        (0x6a4)
#define image_1_cpu_rx_meter_budget_allocator_1st_wakeup_request        (0xff4)
#define image_1_cpu_rx_wakeup_request        (0xcd0)
#define image_1_debug_routine        (0x48)
#define image_1_debug_routine_handler        (0x4)
#define image_1_initialization_task        (0x8)
#define image_1_interrupt_coalescing_1st_wakeup_request        (0x1208)
#define image_1_start_task_cpu_recycle_wakeup_request        (0x10b4)
#define image_1_start_task_cpu_rx_copy_wakeup_request        (0x6a4)
#define image_1_start_task_cpu_rx_meter_budget_allocator_1st_wakeup_request        (0xff4)
#define image_1_start_task_cpu_rx_wakeup_request        (0xcd0)
#define image_1_start_task_debug_routine        (0x48)
#define image_1_start_task_initialization_task        (0x8)
#define image_1_start_task_interrupt_coalescing_1st_wakeup_request        (0x1208)

#else

#define image_1_cpu_recycle_wakeup_request        (0x42d)
#define image_1_cpu_rx_copy_spdtest_dispatch        (0x334)
#define image_1_cpu_rx_copy_wakeup_request        (0x1a9)
#define image_1_cpu_rx_meter_budget_allocator_1st_wakeup_request        (0x3fd)
#define image_1_cpu_rx_wakeup_request        (0x334)
#define image_1_debug_routine        (0x12)
#define image_1_debug_routine_handler        (0x1)
#define image_1_initialization_task        (0x2)
#define image_1_interrupt_coalescing_1st_wakeup_request        (0x482)
#define image_1_start_task_cpu_recycle_wakeup_request        (0x42d)
#define image_1_start_task_cpu_rx_copy_wakeup_request        (0x1a9)
#define image_1_start_task_cpu_rx_meter_budget_allocator_1st_wakeup_request        (0x3fd)
#define image_1_start_task_cpu_rx_wakeup_request        (0x334)
#define image_1_start_task_debug_routine        (0x12)
#define image_1_start_task_initialization_task        (0x2)
#define image_1_start_task_interrupt_coalescing_1st_wakeup_request        (0x482)

#endif


#endif

/* IMAGE 2 LABELS */
#ifndef IMAGE_2_CODE_ADDRESSES
#define IMAGE_2_CODE_ADDRESSES

#ifndef PC_ADDRESS_INST_IND

#define image_2_budget_allocator_1st_wakeup_request        (0x18a4)
#define image_2_cpu_recycle_wakeup_request        (0xf0c)
#define image_2_cpu_tx_read_ring_indices        (0x7ec)
#define image_2_cpu_tx_wakeup_request        (0x7ec)
#define image_2_debug_routine        (0x48)
#define image_2_debug_routine_handler        (0x4)
#define image_2_ghost_reporting_1st_wakeup_request        (0x114)
#define image_2_initialization_task        (0x8)
#define image_2_interrupt_coalescing_1st_wakeup_request        (0x1060)
#define image_2_service_queues_tx_task_wakeup_request        (0x14f4)
#define image_2_service_queues_update_fifo_read_1st_wakeup_request        (0x1238)
#define image_2_start_task_budget_allocator_1st_wakeup_request        (0x18a4)
#define image_2_start_task_cpu_recycle_wakeup_request        (0xf0c)
#define image_2_start_task_cpu_tx_wakeup_request        (0x7ec)
#define image_2_start_task_debug_routine        (0x48)
#define image_2_start_task_ghost_reporting_1st_wakeup_request        (0x114)
#define image_2_start_task_initialization_task        (0x8)
#define image_2_start_task_interrupt_coalescing_1st_wakeup_request        (0x1060)
#define image_2_start_task_service_queues_tx_task_wakeup_request        (0x14f4)
#define image_2_start_task_service_queues_update_fifo_read_1st_wakeup_request        (0x1238)
#define image_2_start_task_timer_common_task_wakeup_request        (0x10d8)
#define image_2_timer_common_task_wakeup_request        (0x10d8)

#else

#define image_2_budget_allocator_1st_wakeup_request        (0x629)
#define image_2_cpu_recycle_wakeup_request        (0x3c3)
#define image_2_cpu_tx_read_ring_indices        (0x1fb)
#define image_2_cpu_tx_wakeup_request        (0x1fb)
#define image_2_debug_routine        (0x12)
#define image_2_debug_routine_handler        (0x1)
#define image_2_ghost_reporting_1st_wakeup_request        (0x45)
#define image_2_initialization_task        (0x2)
#define image_2_interrupt_coalescing_1st_wakeup_request        (0x418)
#define image_2_service_queues_tx_task_wakeup_request        (0x53d)
#define image_2_service_queues_update_fifo_read_1st_wakeup_request        (0x48e)
#define image_2_start_task_budget_allocator_1st_wakeup_request        (0x629)
#define image_2_start_task_cpu_recycle_wakeup_request        (0x3c3)
#define image_2_start_task_cpu_tx_wakeup_request        (0x1fb)
#define image_2_start_task_debug_routine        (0x12)
#define image_2_start_task_ghost_reporting_1st_wakeup_request        (0x45)
#define image_2_start_task_initialization_task        (0x2)
#define image_2_start_task_interrupt_coalescing_1st_wakeup_request        (0x418)
#define image_2_start_task_service_queues_tx_task_wakeup_request        (0x53d)
#define image_2_start_task_service_queues_update_fifo_read_1st_wakeup_request        (0x48e)
#define image_2_start_task_timer_common_task_wakeup_request        (0x436)
#define image_2_timer_common_task_wakeup_request        (0x436)

#endif


#endif

/* IMAGE 3 LABELS */
#ifndef IMAGE_3_CODE_ADDRESSES
#define IMAGE_3_CODE_ADDRESSES

#ifndef PC_ADDRESS_INST_IND

#define image_3_budget_allocator_1st_wakeup_request        (0x18ac)
#define image_3_debug_routine        (0x88)
#define image_3_debug_routine_handler        (0x4)
#define image_3_epon_tx_task_wakeup_request        (0x16e0)
#define image_3_epon_update_fifo_read_1st_wakeup_request        (0x211c)
#define image_3_flush_task_1st_wakeup_request        (0x17c4)
#define image_3_gpon_control_wakeup_request        (0x154)
#define image_3_initialization_task        (0x8)
#define image_3_ovl_budget_allocator_1st_wakeup_request        (0x1c88)
#define image_3_start_task_budget_allocator_1st_wakeup_request        (0x18ac)
#define image_3_start_task_debug_routine        (0x88)
#define image_3_start_task_epon_tx_task_wakeup_request        (0x16e0)
#define image_3_start_task_epon_update_fifo_read_1st_wakeup_request        (0x211c)
#define image_3_start_task_flush_task_1st_wakeup_request        (0x17c4)
#define image_3_start_task_gpon_control_wakeup_request        (0x154)
#define image_3_start_task_initialization_task        (0x8)
#define image_3_start_task_ovl_budget_allocator_1st_wakeup_request        (0x1c88)
#define image_3_start_task_update_fifo_us_read_1st_wakeup_request        (0x1e38)
#define image_3_start_task_us_tx_task_1st_wakeup_request        (0xbc4)
#define image_3_update_fifo_us_read_1st_wakeup_request        (0x1e38)
#define image_3_us_tx_task_1st_wakeup_request        (0xbc4)
#define image_3_us_tx_task_wakeup_request        (0xbc4)

#else

#define image_3_budget_allocator_1st_wakeup_request        (0x62b)
#define image_3_debug_routine        (0x22)
#define image_3_debug_routine_handler        (0x1)
#define image_3_epon_tx_task_wakeup_request        (0x5b8)
#define image_3_epon_update_fifo_read_1st_wakeup_request        (0x847)
#define image_3_flush_task_1st_wakeup_request        (0x5f1)
#define image_3_gpon_control_wakeup_request        (0x55)
#define image_3_initialization_task        (0x2)
#define image_3_ovl_budget_allocator_1st_wakeup_request        (0x722)
#define image_3_start_task_budget_allocator_1st_wakeup_request        (0x62b)
#define image_3_start_task_debug_routine        (0x22)
#define image_3_start_task_epon_tx_task_wakeup_request        (0x5b8)
#define image_3_start_task_epon_update_fifo_read_1st_wakeup_request        (0x847)
#define image_3_start_task_flush_task_1st_wakeup_request        (0x5f1)
#define image_3_start_task_gpon_control_wakeup_request        (0x55)
#define image_3_start_task_initialization_task        (0x2)
#define image_3_start_task_ovl_budget_allocator_1st_wakeup_request        (0x722)
#define image_3_start_task_update_fifo_us_read_1st_wakeup_request        (0x78e)
#define image_3_start_task_us_tx_task_1st_wakeup_request        (0x2f1)
#define image_3_update_fifo_us_read_1st_wakeup_request        (0x78e)
#define image_3_us_tx_task_1st_wakeup_request        (0x2f1)
#define image_3_us_tx_task_wakeup_request        (0x2f1)

#endif


#endif

/* IMAGE 4 LABELS */
#ifndef IMAGE_4_CODE_ADDRESSES
#define IMAGE_4_CODE_ADDRESSES

#ifndef PC_ADDRESS_INST_IND

#define image_4_debug_routine        (0x5c)
#define image_4_debug_routine_handler        (0x4)
#define image_4_gpe_cmd_copy_bits_16        (0x3704)
#define image_4_gpe_cmd_replace_16        (0x36c4)
#define image_4_gpe_cmd_replace_32        (0x36cc)
#define image_4_gpe_cmd_replace_bits_16        (0x36e4)
#define image_4_gpe_cmd_skip_if        (0x3734)
#define image_4_gpe_vlan_action_cmd_drop        (0x3754)
#define image_4_gpe_vlan_action_cmd_dscp        (0x3758)
#define image_4_gpe_vlan_action_cmd_mac_hdr_copy        (0x37ac)
#define image_4_initialization_task        (0x8)
#define image_4_processing_wakeup_request        (0x194c)
#define image_4_start_task_debug_routine        (0x5c)
#define image_4_start_task_initialization_task        (0x8)
#define image_4_start_task_processing_wakeup_request        (0x194c)
#define image_4_tcam_cmd_dst_ip        (0x3068)
#define image_4_tcam_cmd_dst_ipv6_masked        (0x30bc)
#define image_4_tcam_cmd_dst_mac        (0x314c)
#define image_4_tcam_cmd_dst_port        (0x3108)
#define image_4_tcam_cmd_ethertype        (0x2e8c)
#define image_4_tcam_cmd_gem_flow        (0x2f9c)
#define image_4_tcam_cmd_generic_l2        (0x3178)
#define image_4_tcam_cmd_generic_l3        (0x31ac)
#define image_4_tcam_cmd_generic_l4        (0x31e0)
#define image_4_tcam_cmd_ic_submit        (0x2e18)
#define image_4_tcam_cmd_ingress_port        (0x2f84)
#define image_4_tcam_cmd_inner_pbit        (0x2eec)
#define image_4_tcam_cmd_inner_tpid        (0x2e74)
#define image_4_tcam_cmd_inner_vid        (0x2ebc)
#define image_4_tcam_cmd_ip_protocol        (0x2f1c)
#define image_4_tcam_cmd_ipv6_label        (0x2fb4)
#define image_4_tcam_cmd_l3_protocol        (0x2f34)
#define image_4_tcam_cmd_network_layer        (0x2f64)
#define image_4_tcam_cmd_outer_pbit        (0x2ed4)
#define image_4_tcam_cmd_outer_tpid        (0x2e5c)
#define image_4_tcam_cmd_outer_vid        (0x2ea4)
#define image_4_tcam_cmd_src_ip        (0x2fe0)
#define image_4_tcam_cmd_src_ipv6_masked        (0x3034)
#define image_4_tcam_cmd_src_mac        (0x3120)
#define image_4_tcam_cmd_src_port        (0x30f0)
#define image_4_tcam_cmd_tos        (0x2f4c)
#define image_4_tcam_cmd_vlan_num        (0x2f04)

#else

#define image_4_debug_routine        (0x17)
#define image_4_debug_routine_handler        (0x1)
#define image_4_gpe_cmd_copy_bits_16        (0xdc1)
#define image_4_gpe_cmd_replace_16        (0xdb1)
#define image_4_gpe_cmd_replace_32        (0xdb3)
#define image_4_gpe_cmd_replace_bits_16        (0xdb9)
#define image_4_gpe_cmd_skip_if        (0xdcd)
#define image_4_gpe_vlan_action_cmd_drop        (0xdd5)
#define image_4_gpe_vlan_action_cmd_dscp        (0xdd6)
#define image_4_gpe_vlan_action_cmd_mac_hdr_copy        (0xdeb)
#define image_4_initialization_task        (0x2)
#define image_4_processing_wakeup_request        (0x653)
#define image_4_start_task_debug_routine        (0x17)
#define image_4_start_task_initialization_task        (0x2)
#define image_4_start_task_processing_wakeup_request        (0x653)
#define image_4_tcam_cmd_dst_ip        (0xc1a)
#define image_4_tcam_cmd_dst_ipv6_masked        (0xc2f)
#define image_4_tcam_cmd_dst_mac        (0xc53)
#define image_4_tcam_cmd_dst_port        (0xc42)
#define image_4_tcam_cmd_ethertype        (0xba3)
#define image_4_tcam_cmd_gem_flow        (0xbe7)
#define image_4_tcam_cmd_generic_l2        (0xc5e)
#define image_4_tcam_cmd_generic_l3        (0xc6b)
#define image_4_tcam_cmd_generic_l4        (0xc78)
#define image_4_tcam_cmd_ic_submit        (0xb86)
#define image_4_tcam_cmd_ingress_port        (0xbe1)
#define image_4_tcam_cmd_inner_pbit        (0xbbb)
#define image_4_tcam_cmd_inner_tpid        (0xb9d)
#define image_4_tcam_cmd_inner_vid        (0xbaf)
#define image_4_tcam_cmd_ip_protocol        (0xbc7)
#define image_4_tcam_cmd_ipv6_label        (0xbed)
#define image_4_tcam_cmd_l3_protocol        (0xbcd)
#define image_4_tcam_cmd_network_layer        (0xbd9)
#define image_4_tcam_cmd_outer_pbit        (0xbb5)
#define image_4_tcam_cmd_outer_tpid        (0xb97)
#define image_4_tcam_cmd_outer_vid        (0xba9)
#define image_4_tcam_cmd_src_ip        (0xbf8)
#define image_4_tcam_cmd_src_ipv6_masked        (0xc0d)
#define image_4_tcam_cmd_src_mac        (0xc48)
#define image_4_tcam_cmd_src_port        (0xc3c)
#define image_4_tcam_cmd_tos        (0xbd3)
#define image_4_tcam_cmd_vlan_num        (0xbc1)

#endif


#endif

/* COMMON LABELS */
#ifndef COMMON_CODE_ADDRESSES
#define COMMON_CODE_ADDRESSES

#define INVALID_LABEL_ADDRESS 0xFFFFFF

#ifndef PC_ADDRESS_INST_IND

#define TCAM_CMD_DST_IP_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x3068}
#define TCAM_CMD_DST_IPV6_MASKED_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x30bc}
#define TCAM_CMD_DST_MAC_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x314c}
#define TCAM_CMD_DST_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x3108}
#define TCAM_CMD_ETHERTYPE_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2e8c}
#define TCAM_CMD_GEM_FLOW_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2f9c}
#define TCAM_CMD_GENERIC_L2_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x3178}
#define TCAM_CMD_GENERIC_L3_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x31ac}
#define TCAM_CMD_GENERIC_L4_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x31e0}
#define TCAM_CMD_IC_SUBMIT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2e18}
#define TCAM_CMD_INGRESS_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2f84}
#define TCAM_CMD_INNER_PBIT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2eec}
#define TCAM_CMD_INNER_TPID_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2e74}
#define TCAM_CMD_INNER_VID_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2ebc}
#define TCAM_CMD_IP_PROTOCOL_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2f1c}
#define TCAM_CMD_IPV6_LABEL_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2fb4}
#define TCAM_CMD_L3_PROTOCOL_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2f34}
#define TCAM_CMD_NETWORK_LAYER_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2f64}
#define TCAM_CMD_OUTER_PBIT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2ed4}
#define TCAM_CMD_OUTER_TPID_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2e5c}
#define TCAM_CMD_OUTER_VID_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2ea4}
#define TCAM_CMD_SRC_IP_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2fe0}
#define TCAM_CMD_SRC_IPV6_MASKED_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x3034}
#define TCAM_CMD_SRC_MAC_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x3120}
#define TCAM_CMD_SRC_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x30f0}
#define TCAM_CMD_TOS_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2f4c}
#define TCAM_CMD_VLAN_NUM_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2f04}

#else

#define TCAM_CMD_DST_IP_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xc1a}
#define TCAM_CMD_DST_IPV6_MASKED_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xc2f}
#define TCAM_CMD_DST_MAC_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xc53}
#define TCAM_CMD_DST_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xc42}
#define TCAM_CMD_ETHERTYPE_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xba3}
#define TCAM_CMD_GEM_FLOW_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xbe7}
#define TCAM_CMD_GENERIC_L2_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xc5e}
#define TCAM_CMD_GENERIC_L3_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xc6b}
#define TCAM_CMD_GENERIC_L4_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xc78}
#define TCAM_CMD_IC_SUBMIT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xb86}
#define TCAM_CMD_INGRESS_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xbe1}
#define TCAM_CMD_INNER_PBIT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xbbb}
#define TCAM_CMD_INNER_TPID_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xb9d}
#define TCAM_CMD_INNER_VID_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xbaf}
#define TCAM_CMD_IP_PROTOCOL_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xbc7}
#define TCAM_CMD_IPV6_LABEL_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xbed}
#define TCAM_CMD_L3_PROTOCOL_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xbcd}
#define TCAM_CMD_NETWORK_LAYER_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xbd9}
#define TCAM_CMD_OUTER_PBIT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xbb5}
#define TCAM_CMD_OUTER_TPID_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xb97}
#define TCAM_CMD_OUTER_VID_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xba9}
#define TCAM_CMD_SRC_IP_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xbf8}
#define TCAM_CMD_SRC_IPV6_MASKED_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xc0d}
#define TCAM_CMD_SRC_MAC_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xc48}
#define TCAM_CMD_SRC_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xc3c}
#define TCAM_CMD_TOS_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xbd3}
#define TCAM_CMD_VLAN_NUM_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xbc1}

#endif


#endif

