0.7
2020.2
Oct 14 2022
05:07:14
/home/rrr/XP/xup_fpga/lab2/lab2.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,axi_vip_v1_1_13;processing_system7_vip_v1_0_15;xilinx_vip,,,,,,
/home/rrr/XP/xup_fpga/lab2/lab2.srcs/sources_1/imports/lab2/led_ctl.v,1676268698,verilog,,/home/rrr/XP/xup_fpga/lab2/lab2.srcs/sources_1/imports/lab2/meta_harden.v,,led_ctl,,axi_vip_v1_1_13;processing_system7_vip_v1_0_15;xilinx_vip,../../../../lab2.gen/sources_1/bd/system/ipshared/ec67/hdl;../../../../lab2.gen/sources_1/bd/system/ipshared/ee60/hdl;/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include,,,,,
/home/rrr/XP/xup_fpga/lab2/lab2.srcs/sources_1/imports/lab2/meta_harden.v,1676268698,verilog,,/home/rrr/XP/xup_fpga/lab2/lab2.srcs/sources_1/imports/lab2/uart_baud_gen.v,,meta_harden,,axi_vip_v1_1_13;processing_system7_vip_v1_0_15;xilinx_vip,../../../../lab2.gen/sources_1/bd/system/ipshared/ec67/hdl;../../../../lab2.gen/sources_1/bd/system/ipshared/ee60/hdl;/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include,,,,,
/home/rrr/XP/xup_fpga/lab2/lab2.srcs/sources_1/imports/lab2/uart_baud_gen.v,1676268698,verilog,,/home/rrr/XP/xup_fpga/lab2/lab2.srcs/sources_1/imports/lab2/uart_rx.v,,uart_baud_gen,,axi_vip_v1_1_13;processing_system7_vip_v1_0_15;xilinx_vip,../../../../lab2.gen/sources_1/bd/system/ipshared/ec67/hdl;../../../../lab2.gen/sources_1/bd/system/ipshared/ee60/hdl;/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include,,,,,
/home/rrr/XP/xup_fpga/lab2/lab2.srcs/sources_1/imports/lab2/uart_led.v,1676268698,verilog,,,,uart_led,,axi_vip_v1_1_13;processing_system7_vip_v1_0_15;xilinx_vip,../../../../lab2.gen/sources_1/bd/system/ipshared/ec67/hdl;../../../../lab2.gen/sources_1/bd/system/ipshared/ee60/hdl;/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include,,,,,
/home/rrr/XP/xup_fpga/lab2/lab2.srcs/sources_1/imports/lab2/uart_rx.v,1676268698,verilog,,/home/rrr/XP/xup_fpga/lab2/lab2.srcs/sources_1/imports/lab2/uart_rx_ctl.v,,uart_rx,,axi_vip_v1_1_13;processing_system7_vip_v1_0_15;xilinx_vip,../../../../lab2.gen/sources_1/bd/system/ipshared/ec67/hdl;../../../../lab2.gen/sources_1/bd/system/ipshared/ee60/hdl;/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include,,,,,
/home/rrr/XP/xup_fpga/lab2/lab2.srcs/sources_1/imports/lab2/uart_rx_ctl.v,1676268698,verilog,,/home/rrr/XP/xup_fpga/lab2/lab2.srcs/sources_1/imports/lab2/uart_led.v,,uart_rx_ctl,,axi_vip_v1_1_13;processing_system7_vip_v1_0_15;xilinx_vip,../../../../lab2.gen/sources_1/bd/system/ipshared/ec67/hdl;../../../../lab2.gen/sources_1/bd/system/ipshared/ee60/hdl;/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include,,,,,
