# Reading pref.tcl
# do C:/Users/matej/RadiantProjects/VNA_FPGA_DSP/core_sim_fifo/core_sim_fifo.mdo
# Loading project core_sim_fifo
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 14:39:59 on Oct 29,2024
# vlog -reportprogress 300 "+incdir+C:/Users/matej/RadiantProjects/VNA_FPGA_DSP/source" -work work C:/Users/matej/RadiantProjects/VNA_FPGA_DSP/source/core.v -suppress 2388 
# -- Compiling module dsp_core
# 
# Top level modules:
# 	dsp_core
# End time: 14:39:59 on Oct 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 14:39:59 on Oct 29,2024
# vlog -reportprogress 300 "+incdir+C:/Users/matej/RadiantProjects/VNA_FPGA_DSP/source" -work work C:/Users/matej/RadiantProjects/VNA_FPGA_DSP/source/spi.v -suppress 2388 
# -- Compiling module soft_spi_slave
# 
# Top level modules:
# 	soft_spi_slave
# End time: 14:39:59 on Oct 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 14:39:59 on Oct 29,2024
# vlog -reportprogress 300 "+incdir+C:/Users/matej/RadiantProjects/VNA_FPGA_DSP/spi_counter/rtl" -work work C:/Users/matej/RadiantProjects/VNA_FPGA_DSP/spi_counter/rtl/spi_counter.v -suppress 2388 
# -- Compiling module spi_counter
# -- Compiling module spi_counter_ipgen_lscc_cntr
# 
# Top level modules:
# 	spi_counter
# End time: 14:40:00 on Oct 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 14:40:00 on Oct 29,2024
# vlog -reportprogress 300 "+incdir+C:/Users/matej/RadiantProjects/VNA_FPGA_DSP/source" -work work C:/Users/matej/RadiantProjects/VNA_FPGA_DSP/source/ram.v -suppress 2388 
# -- Compiling module fifo
# -- Compiling module ram
# 
# Top level modules:
# 	fifo
# End time: 14:40:00 on Oct 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 14:40:00 on Oct 29,2024
# vlog -reportprogress 300 "+incdir+C:/Users/matej/RadiantProjects/VNA_FPGA_DSP/testbench" -work work C:/Users/matej/RadiantProjects/VNA_FPGA_DSP/testbench/VNA_FPGA_DSP_minimal_tf.v -suppress 2388 
# -- Compiling module meas_fifo
# -- Compiling module dsp_core_tf
# 
# Top level modules:
# 	meas_fifo
# 	dsp_core_tf
# End time: 14:40:00 on Oct 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of core.v was successful.
# Compile of spi.v was successful.
# Compile of spi_counter.v was successful.
# Compile of ram.v was successful.
# Compile of VNA_FPGA_DSP_minimal_tf.v was successful.
# 5 compiles, 0 failed with no errors.
# Compile of core.v was successful.
# Compile of spi.v was successful.
# Compile of spi_counter.v was successful.
# Compile of ram.v was successful.
# Compile of VNA_FPGA_DSP_minimal_tf.v was successful.
# 5 compiles, 0 failed with no errors.
vsim -gui work.dsp_core_tf
# vsim -gui work.dsp_core_tf 
# Start time: 14:42:01 on Oct 29,2024
# //  ModelSim - Lattice FPGA Edition 2023.3 Jul 18 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.dsp_core_tf
# Loading work.dsp_core
# Loading work.soft_spi_slave
# Loading work.spi_counter
# Loading work.spi_counter_ipgen_lscc_cntr
# Loading work.fifo
# Loading work.ram
add wave -position end  sim:/dsp_core_tf/UUT/spi_addr_rdy
add wave -position end  sim:/dsp_core_tf/UUT/spi_addr
add wave -position 0  sim:/dsp_core_tf/UUT/spi_rw
add wave -position end  sim:/dsp_core_tf/UUT/spi_data_rdy
add wave -position end  sim:/dsp_core_tf/UUT/spi_data
add wave -position end  sim:/dsp_core_tf/UUT/spi_data_tx
add wave -position end  sim:/dsp_core_tf/UUT/adc_ab
add wave -position end  sim:/dsp_core_tf/UUT/meas_fifo/rst
add wave -position end  sim:/dsp_core_tf/UUT/meas_fifo/write_en
add wave -position end  sim:/dsp_core_tf/UUT/meas_fifo/wclk
add wave -position end  sim:/dsp_core_tf/UUT/meas_fifo/din
add wave -position end  sim:/dsp_core_tf/UUT/meas_fifo/rclk
add wave -position end  sim:/dsp_core_tf/UUT/meas_fifo/dout
add wave -position end  sim:/dsp_core_tf/UUT/meas_fifo/full
add wave -position end  sim:/dsp_core_tf/UUT/meas_fifo/empty
add wave -position end  sim:/dsp_core_tf/UUT/meas_fifo/direction
add wave -position end  sim:/dsp_core_tf/UUT/meas_fifo/data_count
add wave -position end  sim:/dsp_core_tf/UUT/meas_fifo/counter_clock
add wave -position end  sim:/dsp_core_tf/UUT/meas_fifo/overflow
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run
restart
run
# Compile of core.v was successful.
# Compile of spi.v was successful.
# Compile of spi_counter.v was successful.
# Compile of ram.v was successful.
# Compile of VNA_FPGA_DSP_minimal_tf.v was successful.
# 5 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dsp_core_tf
# Loading work.dsp_core
# Loading work.soft_spi_slave
# Loading work.spi_counter
# Loading work.spi_counter_ipgen_lscc_cntr
# Loading work.fifo
# Loading work.ram
run
# Compile of core.v was successful.
# Compile of spi.v was successful.
# Compile of spi_counter.v was successful.
# Compile of ram.v was successful.
# Compile of VNA_FPGA_DSP_minimal_tf.v was successful.
# 5 compiles, 0 failed with no errors.
# Compile of core.v was successful.
# Compile of spi.v was successful.
# Compile of spi_counter.v was successful.
# Compile of ram.v was successful.
# Compile of VNA_FPGA_DSP_minimal_tf.v was successful.
# 5 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dsp_core_tf
# Loading work.dsp_core
# Loading work.soft_spi_slave
# Loading work.spi_counter
# Loading work.spi_counter_ipgen_lscc_cntr
# Loading work.fifo
# Loading work.ram
run
# Compile of core.v was successful.
# Compile of spi.v was successful.
# Compile of spi_counter.v was successful.
# Compile of ram.v was successful.
# Compile of VNA_FPGA_DSP_minimal_tf.v was successful.
# 5 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dsp_core_tf
# Loading work.dsp_core
# Loading work.soft_spi_slave
# Loading work.spi_counter
# Loading work.spi_counter_ipgen_lscc_cntr
# Loading work.fifo
# Loading work.ram
run
# Compile of core.v was successful.
# Compile of spi.v was successful.
# Compile of spi_counter.v was successful.
# Compile of ram.v was successful.
# Compile of VNA_FPGA_DSP_minimal_tf.v was successful.
# 5 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dsp_core_tf
# Loading work.dsp_core
# Loading work.soft_spi_slave
# Loading work.spi_counter
# Loading work.spi_counter_ipgen_lscc_cntr
# Loading work.fifo
# Loading work.ram
run
add wave -position end  sim:/dsp_core_tf/UUT/meas_fifo/ram_inst/mem[4]
add wave -position end  sim:/dsp_core_tf/UUT/meas_fifo/ram_inst/mem[3]
add wave -position end  sim:/dsp_core_tf/UUT/meas_fifo/ram_inst/mem[2]
add wave -position end  sim:/dsp_core_tf/UUT/meas_fifo/ram_inst/mem[1]
add wave -position end  sim:/dsp_core_tf/UUT/meas_fifo/ram_inst/mem[0]
restart
run
# Compile of core.v was successful.
# Compile of spi.v was successful.
# Compile of spi_counter.v was successful.
# Compile of ram.v was successful.
# Compile of VNA_FPGA_DSP_minimal_tf.v was successful.
# 5 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dsp_core_tf
# Loading work.dsp_core
# Loading work.soft_spi_slave
# Loading work.spi_counter
# Loading work.spi_counter_ipgen_lscc_cntr
# Loading work.fifo
# Loading work.ram
run
add wave -position 20  sim:/dsp_core_tf/UUT/meas_fifo/ram_inst/waddr
# Compile of core.v was successful.
# Compile of spi.v was successful.
# Compile of spi_counter.v was successful.
# Compile of ram.v was successful.
# Compile of VNA_FPGA_DSP_minimal_tf.v was successful.
# 5 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dsp_core_tf
# Loading work.dsp_core
# Loading work.soft_spi_slave
# Loading work.spi_counter
# Loading work.spi_counter_ipgen_lscc_cntr
# Loading work.fifo
# Loading work.ram
run
# Compile of core.v was successful.
# Compile of spi.v was successful.
# Compile of spi_counter.v was successful.
# Compile of ram.v was successful.
# Compile of VNA_FPGA_DSP_minimal_tf.v was successful.
# 5 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dsp_core_tf
# Loading work.dsp_core
# Loading work.soft_spi_slave
# Loading work.spi_counter
# Loading work.spi_counter_ipgen_lscc_cntr
# Loading work.fifo
# Loading work.ram
run
# Compile of core.v was successful.
# Compile of spi.v was successful.
# Compile of spi_counter.v was successful.
# Compile of ram.v was successful.
# Compile of VNA_FPGA_DSP_minimal_tf.v was successful.
# 5 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dsp_core_tf
# Loading work.dsp_core
# Loading work.soft_spi_slave
# Loading work.spi_counter
# Loading work.spi_counter_ipgen_lscc_cntr
# Loading work.fifo
# Loading work.ram
run
add wave -position 0  sim:/dsp_core_tf/sck
add wave -position 1  sim:/dsp_core_tf/ncs
add wave -position 2  sim:/dsp_core_tf/si
add wave -position 3  sim:/dsp_core_tf/so
restart
run
# Compile of core.v was successful.
# Compile of spi.v was successful.
# Compile of spi_counter.v was successful.
# Compile of ram.v was successful.
# Compile of VNA_FPGA_DSP_minimal_tf.v was successful.
# 5 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dsp_core_tf
# Loading work.dsp_core
# Loading work.soft_spi_slave
# Loading work.spi_counter
# Loading work.spi_counter_ipgen_lscc_cntr
# Loading work.fifo
# Loading work.ram
run
# Compile of core.v was successful.
# Compile of spi.v was successful.
# Compile of spi_counter.v was successful.
# Compile of ram.v was successful.
# Compile of VNA_FPGA_DSP_minimal_tf.v was successful.
# 5 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dsp_core_tf
# Loading work.dsp_core
# Loading work.soft_spi_slave
# Loading work.spi_counter
# Loading work.spi_counter_ipgen_lscc_cntr
# Loading work.fifo
# Loading work.ram
run
# Compile of core.v was successful.
# Compile of spi.v was successful.
# Compile of spi_counter.v was successful.
# Compile of ram.v was successful.
# Compile of VNA_FPGA_DSP_minimal_tf.v was successful.
# 5 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dsp_core_tf
# Loading work.dsp_core
# Loading work.soft_spi_slave
# Loading work.spi_counter
# Loading work.spi_counter_ipgen_lscc_cntr
# Loading work.fifo
# Loading work.ram
run
restart
# Compile of core.v was successful.
# Compile of spi.v was successful.
# Compile of spi_counter.v was successful.
# Compile of ram.v was successful.
# Compile of VNA_FPGA_DSP_minimal_tf.v was successful.
# 5 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dsp_core_tf
# Loading work.dsp_core
# Loading work.soft_spi_slave
# Loading work.spi_counter
# Loading work.spi_counter_ipgen_lscc_cntr
# Loading work.fifo
# Loading work.ram
run
run
restart
run
# Compile of core.v was successful.
# Compile of spi.v was successful.
# Compile of spi_counter.v was successful.
# Compile of ram.v was successful.
# Compile of VNA_FPGA_DSP_minimal_tf.v was successful.
# 5 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dsp_core_tf
# Loading work.dsp_core
# Loading work.soft_spi_slave
# Loading work.spi_counter
# Loading work.spi_counter_ipgen_lscc_cntr
# Loading work.fifo
# Loading work.ram
run
# Compile of core.v was successful.
# Compile of spi.v was successful.
# Compile of spi_counter.v was successful.
# Compile of ram.v was successful.
# Compile of VNA_FPGA_DSP_minimal_tf.v was successful.
# 5 compiles, 0 failed with no errors.
restart
run
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dsp_core_tf
# Loading work.dsp_core
# Loading work.soft_spi_slave
# Loading work.spi_counter
# Loading work.spi_counter_ipgen_lscc_cntr
# Loading work.fifo
# Loading work.ram
# Compile of core.v was successful.
# Compile of spi.v was successful.
# Compile of spi_counter.v was successful.
# Compile of ram.v was successful.
# Compile of VNA_FPGA_DSP_minimal_tf.v was successful.
# 5 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dsp_core_tf
# Loading work.dsp_core
# Loading work.soft_spi_slave
# Loading work.spi_counter
# Loading work.spi_counter_ipgen_lscc_cntr
# Loading work.fifo
# Loading work.ram
run
# Compile of core.v was successful.
# Compile of spi.v was successful.
# Compile of spi_counter.v was successful.
# Compile of ram.v was successful.
# Compile of VNA_FPGA_DSP_minimal_tf.v was successful.
# 5 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dsp_core_tf
# Loading work.dsp_core
# Loading work.soft_spi_slave
# Loading work.spi_counter
# Loading work.spi_counter_ipgen_lscc_cntr
# Loading work.fifo
# Loading work.ram
run
# Compile of core.v was successful.
# Compile of spi.v was successful.
# Compile of spi_counter.v was successful.
# Compile of ram.v was successful.
# Compile of VNA_FPGA_DSP_minimal_tf.v was successful.
# 5 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dsp_core_tf
# Loading work.dsp_core
# Loading work.soft_spi_slave
# Loading work.spi_counter
# Loading work.spi_counter_ipgen_lscc_cntr
# Loading work.fifo
# Loading work.ram
run
# Compile of core.v was successful.
# Compile of spi.v was successful.
# Compile of spi_counter.v was successful.
# Compile of ram.v was successful.
# Compile of VNA_FPGA_DSP_minimal_tf.v was successful.
# 5 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dsp_core_tf
# Loading work.dsp_core
# Loading work.soft_spi_slave
# Loading work.spi_counter
# Loading work.spi_counter_ipgen_lscc_cntr
# Loading work.fifo
# Loading work.ram
run
# Compile of core.v was successful.
# Compile of spi.v was successful.
# Compile of spi_counter.v was successful.
# Compile of ram.v failed with 2 errors.
# Compile of VNA_FPGA_DSP_minimal_tf.v was successful.
# 5 compiles, 1 failed with 2 errors.
# Compile of core.v was successful.
# Compile of spi.v was successful.
# Compile of spi_counter.v was successful.
# Compile of ram.v was successful.
# Compile of VNA_FPGA_DSP_minimal_tf.v was successful.
# 5 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dsp_core_tf
# Loading work.dsp_core
# Loading work.soft_spi_slave
# Loading work.spi_counter
# Loading work.spi_counter_ipgen_lscc_cntr
# Loading work.fifo
# Loading work.ram
run
# Compile of core.v was successful.
# Compile of spi.v was successful.
# Compile of spi_counter.v was successful.
# Compile of ram.v was successful.
# Compile of VNA_FPGA_DSP_minimal_tf.v was successful.
# 5 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dsp_core_tf
# Loading work.dsp_core
# Loading work.soft_spi_slave
# Loading work.spi_counter
# Loading work.spi_counter_ipgen_lscc_cntr
# Loading work.fifo
# Loading work.ram
run
# Compile of core.v was successful.
# Compile of spi.v was successful.
# Compile of spi_counter.v was successful.
# Compile of ram.v was successful.
# Compile of VNA_FPGA_DSP_minimal_tf.v was successful.
# 5 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dsp_core_tf
# Loading work.dsp_core
# Loading work.soft_spi_slave
# Loading work.spi_counter
# Loading work.spi_counter_ipgen_lscc_cntr
# Loading work.fifo
# Loading work.ram
run
add wave -position 24  sim:/dsp_core_tf/UUT/meas_fifo/counter_clock
# Compile of core.v was successful.
# Compile of spi.v was successful.
# Compile of spi_counter.v was successful.
# Compile of ram.v was successful.
# Compile of VNA_FPGA_DSP_minimal_tf.v was successful.
# 5 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dsp_core_tf
# Loading work.dsp_core
# Loading work.soft_spi_slave
# Loading work.spi_counter
# Loading work.spi_counter_ipgen_lscc_cntr
# Loading work.fifo
# Loading work.ram
run
# Compile of core.v was successful.
# Compile of spi.v was successful.
# Compile of spi_counter.v was successful.
# Compile of ram.v was successful.
# Compile of VNA_FPGA_DSP_minimal_tf.v was successful.
# 5 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dsp_core_tf
# Loading work.dsp_core
# Loading work.soft_spi_slave
# Loading work.spi_counter
# Loading work.spi_counter_ipgen_lscc_cntr
# Loading work.fifo
# Loading work.ram
run
# Compile of core.v was successful.
# Compile of spi.v was successful.
# Compile of spi_counter.v was successful.
# Compile of ram.v was successful.
# Compile of VNA_FPGA_DSP_minimal_tf.v was successful.
# 5 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dsp_core_tf
# Loading work.dsp_core
# Loading work.soft_spi_slave
# Loading work.spi_counter
# Loading work.spi_counter_ipgen_lscc_cntr
# Loading work.fifo
# Loading work.ram
run
# Compile of core.v was successful.
# Compile of spi.v was successful.
# Compile of spi_counter.v was successful.
# Compile of ram.v was successful.
# Compile of VNA_FPGA_DSP_minimal_tf.v was successful.
# 5 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dsp_core_tf
# Loading work.dsp_core
# Loading work.soft_spi_slave
# Loading work.spi_counter
# Loading work.spi_counter_ipgen_lscc_cntr
# Loading work.fifo
# Loading work.ram
run
# Compile of core.v was successful.
# Compile of spi.v was successful.
# Compile of spi_counter.v was successful.
# Compile of ram.v was successful.
# Compile of VNA_FPGA_DSP_minimal_tf.v was successful.
# 5 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dsp_core_tf
# Loading work.dsp_core
# Loading work.soft_spi_slave
# Loading work.spi_counter
# Loading work.spi_counter_ipgen_lscc_cntr
# Loading work.fifo
# Loading work.ram
run
# Compile of core.v was successful.
# Compile of spi.v was successful.
# Compile of spi_counter.v was successful.
# Compile of ram.v was successful.
# Compile of VNA_FPGA_DSP_minimal_tf.v was successful.
# 5 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dsp_core_tf
# Loading work.dsp_core
# Loading work.soft_spi_slave
# Loading work.spi_counter
# Loading work.spi_counter_ipgen_lscc_cntr
# Loading work.fifo
# Loading work.ram
run
# Compile of core.v was successful.
# Compile of spi.v was successful.
# Compile of spi_counter.v was successful.
# Compile of ram.v was successful.
# Compile of VNA_FPGA_DSP_minimal_tf.v was successful.
# 5 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dsp_core_tf
# Loading work.dsp_core
# Loading work.soft_spi_slave
# Loading work.spi_counter
# Loading work.spi_counter_ipgen_lscc_cntr
# Loading work.fifo
# Loading work.ram
run
add wave -position 0  sim:/dsp_core_tf/rst
add wave -position 1  sim:/dsp_core_tf/UUT/global_rst
restart
run
add wave -position 14  sim:/dsp_core_tf/adc_conv_clk
add wave -position 14  sim:/dsp_core_tf/adc_a
add wave -position 15  sim:/dsp_core_tf/adc_b
restart
run
# Compile of core.v was successful.
# Compile of spi.v was successful.
# Compile of spi_counter.v was successful.
# Compile of ram.v was successful.
# Compile of VNA_FPGA_DSP_minimal_tf.v was successful.
# 5 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dsp_core_tf
# Loading work.dsp_core
# Loading work.soft_spi_slave
# Loading work.spi_counter
# Loading work.spi_counter_ipgen_lscc_cntr
# Loading work.fifo
# Loading work.ram
run
add wave -position 14  sim:/dsp_core_tf/UUT/SPI/sck
add wave -position 15  sim:/dsp_core_tf/UUT/SPI/ncs
add wave -position 16  sim:/dsp_core_tf/UUT/SPI/so
add wave -position 17  sim:/dsp_core_tf/UUT/SPI/si
add wave -position 18  sim:/dsp_core_tf/UUT/SPI/addr
add wave -position 19  sim:/dsp_core_tf/UUT/SPI/addr_ready
add wave -position 20  sim:/dsp_core_tf/UUT/SPI/rw
add wave -position 21  sim:/dsp_core_tf/UUT/SPI/rw_ready
add wave -position 22  sim:/dsp_core_tf/UUT/SPI/data_out
add wave -position 23  sim:/dsp_core_tf/UUT/SPI/data_ready
add wave -position 24  sim:/dsp_core_tf/UUT/SPI/data_in
add wave -position 25  sim:/dsp_core_tf/UUT/SPI/spi_rst
add wave -position 26  sim:/dsp_core_tf/UUT/SPI/data_count
add wave -position 27  sim:/dsp_core_tf/UUT/SPI/data_reg
restart
run
# Compile of core.v was successful.
# Compile of spi.v failed with 1 errors.
# Compile of spi_counter.v was successful.
# Compile of ram.v was successful.
# Compile of VNA_FPGA_DSP_minimal_tf.v was successful.
# 5 compiles, 1 failed with 1 error.
# Compile of core.v was successful.
# Compile of spi.v was successful.
# Compile of spi_counter.v was successful.
# Compile of ram.v was successful.
# Compile of VNA_FPGA_DSP_minimal_tf.v was successful.
# 5 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dsp_core_tf
# Loading work.dsp_core
# Loading work.soft_spi_slave
# Loading work.spi_counter
# Loading work.spi_counter_ipgen_lscc_cntr
# Loading work.fifo
# Loading work.ram
run
# Compile of core.v was successful.
# Compile of spi.v was successful.
# Compile of spi_counter.v was successful.
# Compile of ram.v was successful.
# Compile of VNA_FPGA_DSP_minimal_tf.v was successful.
# 5 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dsp_core_tf
# Loading work.dsp_core
# Loading work.soft_spi_slave
# Loading work.spi_counter
# Loading work.spi_counter_ipgen_lscc_cntr
# Loading work.fifo
# Loading work.ram
run
# Compile of core.v was successful.
# Compile of spi.v was successful.
# Compile of spi_counter.v was successful.
# Compile of ram.v was successful.
# Compile of VNA_FPGA_DSP_minimal_tf.v was successful.
# 5 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dsp_core_tf
# Loading work.dsp_core
# Loading work.soft_spi_slave
# Loading work.spi_counter
# Loading work.spi_counter_ipgen_lscc_cntr
# Loading work.fifo
# Loading work.ram
run
add wave -position 4  sim:/dsp_core_tf/UUT/SPI/data_count
# Compile of core.v was successful.
# Compile of spi.v was successful.
# Compile of spi_counter.v was successful.
# Compile of ram.v was successful.
# Compile of VNA_FPGA_DSP_minimal_tf.v was successful.
# 5 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dsp_core_tf
# Loading work.dsp_core
# Loading work.soft_spi_slave
# Loading work.spi_counter
# Loading work.spi_counter_ipgen_lscc_cntr
# Loading work.fifo
# Loading work.ram
run
add wave -position 14  sim:/dsp_core_tf/UUT/meas_done
restart
run
# Compile of core.v was successful.
# Compile of spi.v was successful.
# Compile of spi_counter.v was successful.
# Compile of ram.v was successful.
# Compile of VNA_FPGA_DSP_minimal_tf.v was successful.
# 5 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dsp_core_tf
# Loading work.dsp_core
# Loading work.soft_spi_slave
# Loading work.spi_counter
# Loading work.spi_counter_ipgen_lscc_cntr
# Loading work.fifo
# Loading work.ram
run
