<p><b><sc_element sys_idtf  = "concept_time_delay_off">Time delay, off</sc_element></b> is a basic digital logic gate for which the following rules hold:<br>
	• Output [O] changes from (0) to (1) when input [I] changes from (0) to (1).<br>
	• Output [O] changes from (1) to (0) after input [I] changes from (1) to (0) and has been
	 equal to (0) for time duration (’t).</p> 
