/home/josh/ComArch/FPGA_Study/Verilog_files/debounce_test/debounce_test.ngc 1518802450
OK
