
---------- Begin Simulation Statistics ----------
final_tick                               117784737000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 237798                       # Simulator instruction rate (inst/s)
host_mem_usage                                 685324                       # Number of bytes of host memory used
host_op_rate                                   240420                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   420.53                       # Real time elapsed on the host
host_tick_rate                              280089691                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     101102729                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.117785                       # Number of seconds simulated
sim_ticks                                117784737000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.209804                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 4085506                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4851580                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 19                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            352095                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           5100931                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             102864                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          676236                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           573372                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6508073                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  312117                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        37623                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     101102729                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.177847                       # CPI: cycles per instruction
system.cpu.discardedOps                        975776                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           48958257                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          40609422                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          6267525                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2138182                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.849006                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        117784737                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                55115655     54.51%     54.51% # Class of committed instruction
system.cpu.op_class_0::IntMult                 167845      0.17%     54.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    380      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    470      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                    382      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    53      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            267609      0.26%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            259630      0.26%     55.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            161456      0.16%     55.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             54308      0.05%     55.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           483618      0.48%     55.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            33524      0.03%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         11115      0.01%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::MemRead               38167638     37.75%     93.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6379046      6.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101102729                       # Class of committed instruction
system.cpu.tickCycles                       115646555                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          305                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          3300                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          286                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           23                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         9964                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          816                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        21689                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            839                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 117784737000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1139                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           98                       # Transaction distribution
system.membus.trans_dist::CleanEvict              196                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1867                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1867                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1139                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6306                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6306                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       397312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  397312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3006                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3006    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3006                       # Request fanout histogram
system.membus.respLayer1.occupancy           28179750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             4084000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 117784737000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              3197                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         9342                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           87                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1619                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             8543                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            8543                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           854                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         2343                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1795                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        31634                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 33429                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       120448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2576640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2697088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1099                       # Total snoops (count)
system.tol2bus.snoopTraffic                     12544                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            12839                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.090583                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.293202                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  11699     91.12%     91.12% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1117      8.70%     99.82% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     23      0.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              12839                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           59013000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          54437992                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4270999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 117784737000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   54                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 8671                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8725                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  54                       # number of overall hits
system.l2.overall_hits::.cpu.data                8671                       # number of overall hits
system.l2.overall_hits::total                    8725                       # number of overall hits
system.l2.demand_misses::.cpu.inst                800                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2215                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3015                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               800                       # number of overall misses
system.l2.overall_misses::.cpu.data              2215                       # number of overall misses
system.l2.overall_misses::total                  3015                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     82977000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    237668000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        320645000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     82977000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    237668000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       320645000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              854                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            10886                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                11740                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             854                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           10886                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               11740                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.936768                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.203472                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.256814                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.936768                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.203472                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.256814                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 103721.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 107299.322799                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106349.917081                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 103721.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 107299.322799                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106349.917081                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  98                       # number of writebacks
system.l2.writebacks::total                        98                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   9                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  9                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           799                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2207                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3006                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          799                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2207                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3006                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     66889000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    192873000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    259762000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     66889000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    192873000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    259762000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.935597                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.202737                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.256048                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.935597                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.202737                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.256048                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 83715.894869                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 87391.481649                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86414.504325                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 83715.894869                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 87391.481649                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86414.504325                       # average overall mshr miss latency
system.l2.replacements                           1099                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         9244                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             9244                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         9244                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         9244                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           81                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               81                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           81                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           81                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           34                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            34                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              6676                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6676                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            1867                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1867                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    200137000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     200137000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          8543                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              8543                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.218541                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.218541                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 107197.107659                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107197.107659                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         1867                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1867                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    162797000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    162797000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.218541                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.218541                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 87197.107659                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87197.107659                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             54                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 54                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          800                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              800                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     82977000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     82977000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          854                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            854                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.936768                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.936768                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 103721.250000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 103721.250000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          799                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          799                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     66889000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     66889000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.935597                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.935597                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 83715.894869                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83715.894869                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1995                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1995                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          348                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             348                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     37531000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     37531000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         2343                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          2343                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.148528                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.148528                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 107847.701149                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 107847.701149                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          340                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          340                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     30076000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     30076000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.145113                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.145113                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 88458.823529                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88458.823529                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 117784737000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2002.688092                       # Cycle average of tags in use
system.l2.tags.total_refs                       21360                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3134                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.815571                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      69.508051                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       149.597273                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1783.582768                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.033939                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.073046                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.870890                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.977875                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2035                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2029                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.993652                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     88746                       # Number of tag accesses
system.l2.tags.data_accesses                    88746                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 117784737000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         102272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         282496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             384768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       102272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        102272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        12544                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           12544                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             799                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2207                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3006                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           98                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 98                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            868296                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2398409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               3266705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       868296                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           868296                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         106499                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               106499                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         106499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           868296                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2398409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              3373204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       192.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1598.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4383.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.012326961500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            9                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            9                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               39319                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                154                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3006                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         98                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6012                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      196                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     31                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                30                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                22                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               41                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               44                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.91                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     83790250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   29905000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               195934000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14009.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32759.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     4556                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     134                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.17                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.79                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6012                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  196                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2877                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2885                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1454                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    270.437414                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   192.495028                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   283.515170                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127            2      0.14%      0.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1050     72.21%     72.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           88      6.05%     78.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           70      4.81%     83.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           48      3.30%     86.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           25      1.72%     88.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           21      1.44%     89.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           13      0.89%     90.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          137      9.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1454                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            9                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     662.333333                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1822.999726                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255             8     88.89%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1     11.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             9                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            9                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.111111                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.108460                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.333333                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                8     88.89%     88.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1     11.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             9                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 382784                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1984                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   10432                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  384768                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                12544                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         3.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      3.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  111184847000                       # Total gap between requests
system.mem_ctrls.avgGap                   35819860.50                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       102272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       280512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        10432                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 868295.864174659597                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2381564.939097329509                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 88568.351602296316                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1598                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4414                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          196                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     47742000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    148192000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 176445158500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29876.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33573.18                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 900230400.51                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              5162220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2743785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            21591360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             464580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     9297659280.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2459331690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      43158323040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        54945275955                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        466.488930                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 112177711500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3933020000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1674005500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              5219340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2774145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            21112980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             386280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9297659280.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2449227300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      43166832000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        54943211325                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        466.471401                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 112200192250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3933020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1651524750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    117784737000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 117784737000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     15212050                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15212050                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     15212050                       # number of overall hits
system.cpu.icache.overall_hits::total        15212050                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          854                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            854                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          854                       # number of overall misses
system.cpu.icache.overall_misses::total           854                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     88510000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     88510000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     88510000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     88510000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     15212904                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15212904                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     15212904                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15212904                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000056                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000056                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000056                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000056                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 103641.686183                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 103641.686183                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 103641.686183                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 103641.686183                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           87                       # number of writebacks
system.cpu.icache.writebacks::total                87                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          854                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          854                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          854                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          854                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     86802000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     86802000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     86802000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     86802000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000056                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000056                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000056                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000056                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 101641.686183                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 101641.686183                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 101641.686183                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 101641.686183                       # average overall mshr miss latency
system.cpu.icache.replacements                     87                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     15212050                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15212050                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          854                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           854                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     88510000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     88510000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     15212904                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15212904                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000056                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000056                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 103641.686183                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 103641.686183                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          854                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          854                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     86802000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     86802000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000056                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000056                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 101641.686183                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 101641.686183                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 117784737000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           764.941357                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            15212904                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               854                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          17813.704918                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   764.941357                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.747013                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.747013                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          767                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          767                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.749023                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          60852470                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         60852470                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 117784737000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 117784737000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 117784737000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     43890966                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43890966                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43899610                       # number of overall hits
system.cpu.dcache.overall_hits::total        43899610                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        13105                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          13105                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        13175                       # number of overall misses
system.cpu.dcache.overall_misses::total         13175                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    619003000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    619003000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    619003000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    619003000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43904071                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43904071                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     43912785                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43912785                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000298                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000298                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000300                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000300                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 47234.109119                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47234.109119                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 46983.149905                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 46983.149905                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         9244                       # number of writebacks
system.cpu.dcache.writebacks::total              9244                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         2265                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2265                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         2265                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2265                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        10840                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        10840                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        10886                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        10886                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    447808000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    447808000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    453086000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    453086000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000247                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000247                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000248                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000248                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 41310.701107                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 41310.701107                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 41620.981077                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 41620.981077                       # average overall mshr miss latency
system.cpu.dcache.replacements                   9862                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37580919                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37580919                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2336                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2336                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     89830000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     89830000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     37583255                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37583255                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000062                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000062                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 38454.623288                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 38454.623288                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           39                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           39                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2297                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2297                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     81839000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     81839000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000061                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000061                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 35628.646060                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35628.646060                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6310047                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6310047                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        10769                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10769                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    529173000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    529173000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6320816                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6320816                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001704                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001704                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49138.545826                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49138.545826                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2226                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2226                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         8543                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         8543                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    365969000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    365969000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001352                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001352                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 42838.464240                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42838.464240                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         8644                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          8644                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           70                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           70                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8714                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8714                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.008033                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.008033                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           46                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           46                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      5278000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      5278000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.005279                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.005279                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 114739.130435                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 114739.130435                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          166                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          166                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 117784737000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1009.579196                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43910828                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             10886                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           4033.697226                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1009.579196                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985917                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985917                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          704                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          295                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         351315822                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        351315822                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 117784737000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 117784737000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
