{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1445854799300 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1445854799300 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 26 18:19:58 2015 " "Processing started: Mon Oct 26 18:19:58 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1445854799300 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1445854799300 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FPGA_EP2C -c FPGA_EP2C " "Command: quartus_sta FPGA_EP2C -c FPGA_EP2C" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1445854799300 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1445854799472 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1445854799738 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1445854799831 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1445854799831 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1445854800302 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_anf1 " "Entity dcfifo_anf1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_i09:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_i09:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1445854800450 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_h09:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_h09:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1445854800450 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1445854800450 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1445854800450 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA_EP2C.sdc " "Synopsys Design Constraints File file not found: 'FPGA_EP2C.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1445854800466 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1445854800466 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 40.000 -waveform \{0.000 20.000\} -name SYS_CLK SYS_CLK " "create_clock -period 40.000 -waveform \{0.000 20.000\} -name SYS_CLK SYS_CLK" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1445854800466 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{comb_3\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 8 -duty_cycle 50.00 -name \{comb_3\|altpll_component\|pll\|clk\[0\]\} \{comb_3\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{comb_3\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 8 -duty_cycle 50.00 -name \{comb_3\|altpll_component\|pll\|clk\[0\]\} \{comb_3\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1445854800466 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1445854800466 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1445854800466 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART:comb_7\|UART2REG:comb_6\|ready UART:comb_7\|UART2REG:comb_6\|ready " "create_clock -period 1.000 -name UART:comb_7\|UART2REG:comb_6\|ready UART:comb_7\|UART2REG:comb_6\|ready" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1445854800466 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART:comb_7\|UART_RXD:comb_5\|rdy UART:comb_7\|UART_RXD:comb_5\|rdy " "create_clock -period 1.000 -name UART:comb_7\|UART_RXD:comb_5\|rdy UART:comb_7\|UART_RXD:comb_5\|rdy" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1445854800466 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DAC_POLLING:comb_5\|Div:comb_3\|clk_div DAC_POLLING:comb_5\|Div:comb_3\|clk_div " "create_clock -period 1.000 -name DAC_POLLING:comb_5\|Div:comb_3\|clk_div DAC_POLLING:comb_5\|Div:comb_3\|clk_div" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1445854800466 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Div:comb_4\|clk_div Div:comb_4\|clk_div " "create_clock -period 1.000 -name Div:comb_4\|clk_div Div:comb_4\|clk_div" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1445854800466 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Div_c:comb_544\|clk_div Div_c:comb_544\|clk_div " "create_clock -period 1.000 -name Div_c:comb_544\|clk_div Div_c:comb_544\|clk_div" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1445854800466 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FPGA2AR9331:comb_546\|r_clk FPGA2AR9331:comb_546\|r_clk " "create_clock -period 1.000 -name FPGA2AR9331:comb_546\|r_clk FPGA2AR9331:comb_546\|r_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1445854800466 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name adc_en_u adc_en_u " "create_clock -period 1.000 -name adc_en_u adc_en_u" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1445854800466 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1445854800466 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1445854800653 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1445854800653 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1445854800669 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1445854800685 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1445854800841 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1445854800841 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.021 " "Worst-case setup slack is -6.021" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854800841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854800841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.021      -286.389 comb_3\|altpll_component\|pll\|clk\[0\]  " "   -6.021      -286.389 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854800841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.784      -174.550 FPGA2AR9331:comb_546\|r_clk  " "   -4.784      -174.550 FPGA2AR9331:comb_546\|r_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854800841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.747      -469.397 UART:comb_7\|UART2REG:comb_6\|ready  " "   -4.747      -469.397 UART:comb_7\|UART2REG:comb_6\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854800841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.521      -398.052 Div_c:comb_544\|clk_div  " "   -4.521      -398.052 Div_c:comb_544\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854800841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.181       -64.653 DAC_POLLING:comb_5\|Div:comb_3\|clk_div  " "   -3.181       -64.653 DAC_POLLING:comb_5\|Div:comb_3\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854800841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.098       -62.560 Div:comb_4\|clk_div  " "   -3.098       -62.560 Div:comb_4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854800841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.997       -22.865 UART:comb_7\|UART_RXD:comb_5\|rdy  " "   -0.997       -22.865 UART:comb_7\|UART_RXD:comb_5\|rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854800841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.146        -0.251 SYS_CLK  " "   -0.146        -0.251 SYS_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854800841 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445854800841 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.568 " "Worst-case hold slack is -0.568" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854800857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854800857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.568        -1.136 Div_c:comb_544\|clk_div  " "   -0.568        -1.136 Div_c:comb_544\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854800857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.518        -0.518 Div:comb_4\|clk_div  " "   -0.518        -0.518 Div:comb_4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854800857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.273        -0.273 UART:comb_7\|UART2REG:comb_6\|ready  " "   -0.273        -0.273 UART:comb_7\|UART2REG:comb_6\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854800857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.145        -0.289 comb_3\|altpll_component\|pll\|clk\[0\]  " "   -0.145        -0.289 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854800857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.115        -0.160 SYS_CLK  " "   -0.115        -0.160 SYS_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854800857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.442         0.000 UART:comb_7\|UART_RXD:comb_5\|rdy  " "    0.442         0.000 UART:comb_7\|UART_RXD:comb_5\|rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854800857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453         0.000 DAC_POLLING:comb_5\|Div:comb_3\|clk_div  " "    0.453         0.000 DAC_POLLING:comb_5\|Div:comb_3\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854800857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453         0.000 FPGA2AR9331:comb_546\|r_clk  " "    0.453         0.000 FPGA2AR9331:comb_546\|r_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854800857 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445854800857 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.584 " "Worst-case recovery slack is -1.584" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854800857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854800857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.584       -19.065 comb_3\|altpll_component\|pll\|clk\[0\]  " "   -1.584       -19.065 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854800857 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445854800857 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.774 " "Worst-case removal slack is 0.774" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854800872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854800872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.774         0.000 comb_3\|altpll_component\|pll\|clk\[0\]  " "    0.774         0.000 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854800872 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445854800872 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854800872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854800872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201      -258.488 Div_c:comb_544\|clk_div  " "   -3.201      -258.488 Div_c:comb_544\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854800872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201      -123.171 FPGA2AR9331:comb_546\|r_clk  " "   -3.201      -123.171 FPGA2AR9331:comb_546\|r_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854800872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -168.031 UART:comb_7\|UART2REG:comb_6\|ready  " "   -1.487      -168.031 UART:comb_7\|UART2REG:comb_6\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854800872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -49.071 Div:comb_4\|clk_div  " "   -1.487       -49.071 Div:comb_4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854800872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -43.123 UART:comb_7\|UART_RXD:comb_5\|rdy  " "   -1.487       -43.123 UART:comb_7\|UART_RXD:comb_5\|rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854800872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -37.175 DAC_POLLING:comb_5\|Div:comb_3\|clk_div  " "   -1.487       -37.175 DAC_POLLING:comb_5\|Div:comb_3\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854800872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.409         0.000 adc_en_u  " "    0.409         0.000 adc_en_u " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854800872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.196         0.000 comb_3\|altpll_component\|pll\|clk\[0\]  " "    2.196         0.000 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854800872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.737         0.000 SYS_CLK  " "   19.737         0.000 SYS_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854800872 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445854800872 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 26 synchronizer chains. " "Report Metastability: Found 26 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1445854801638 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1445854801638 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1445854801669 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1445854801716 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1445854802669 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1445854802904 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1445854802950 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1445854802950 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.324 " "Worst-case setup slack is -5.324" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854802982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854802982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.324      -244.801 comb_3\|altpll_component\|pll\|clk\[0\]  " "   -5.324      -244.801 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854802982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.472      -441.355 UART:comb_7\|UART2REG:comb_6\|ready  " "   -4.472      -441.355 UART:comb_7\|UART2REG:comb_6\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854802982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.438      -160.156 FPGA2AR9331:comb_546\|r_clk  " "   -4.438      -160.156 FPGA2AR9331:comb_546\|r_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854802982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.222      -363.206 Div_c:comb_544\|clk_div  " "   -4.222      -363.206 Div_c:comb_544\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854802982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.897       -56.269 Div:comb_4\|clk_div  " "   -2.897       -56.269 Div:comb_4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854802982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.838       -59.501 DAC_POLLING:comb_5\|Div:comb_3\|clk_div  " "   -2.838       -59.501 DAC_POLLING:comb_5\|Div:comb_3\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854802982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.828       -18.302 UART:comb_7\|UART_RXD:comb_5\|rdy  " "   -0.828       -18.302 UART:comb_7\|UART_RXD:comb_5\|rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854802982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.094        -0.104 SYS_CLK  " "   -0.094        -0.104 SYS_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854802982 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445854802982 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.501 " "Worst-case hold slack is -0.501" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854802997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854802997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.501        -1.002 Div_c:comb_544\|clk_div  " "   -0.501        -1.002 Div_c:comb_544\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854802997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.496        -0.496 Div:comb_4\|clk_div  " "   -0.496        -0.496 Div:comb_4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854802997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.269        -0.536 comb_3\|altpll_component\|pll\|clk\[0\]  " "   -0.269        -0.536 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854802997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.123        -0.123 UART:comb_7\|UART2REG:comb_6\|ready  " "   -0.123        -0.123 UART:comb_7\|UART2REG:comb_6\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854802997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.039        -0.052 SYS_CLK  " "   -0.039        -0.052 SYS_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854802997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344         0.000 UART:comb_7\|UART_RXD:comb_5\|rdy  " "    0.344         0.000 UART:comb_7\|UART_RXD:comb_5\|rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854802997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 DAC_POLLING:comb_5\|Div:comb_3\|clk_div  " "    0.401         0.000 DAC_POLLING:comb_5\|Div:comb_3\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854802997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 FPGA2AR9331:comb_546\|r_clk  " "    0.401         0.000 FPGA2AR9331:comb_546\|r_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854802997 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445854802997 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.229 " "Worst-case recovery slack is -1.229" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854803029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854803029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.229       -14.277 comb_3\|altpll_component\|pll\|clk\[0\]  " "   -1.229       -14.277 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854803029 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445854803029 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.600 " "Worst-case removal slack is 0.600" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854803044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854803044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.600         0.000 comb_3\|altpll_component\|pll\|clk\[0\]  " "    0.600         0.000 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854803044 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445854803044 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854803076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854803076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201      -258.488 Div_c:comb_544\|clk_div  " "   -3.201      -258.488 Div_c:comb_544\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854803076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201      -123.171 FPGA2AR9331:comb_546\|r_clk  " "   -3.201      -123.171 FPGA2AR9331:comb_546\|r_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854803076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -168.031 UART:comb_7\|UART2REG:comb_6\|ready  " "   -1.487      -168.031 UART:comb_7\|UART2REG:comb_6\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854803076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -49.071 Div:comb_4\|clk_div  " "   -1.487       -49.071 Div:comb_4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854803076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -43.123 UART:comb_7\|UART_RXD:comb_5\|rdy  " "   -1.487       -43.123 UART:comb_7\|UART_RXD:comb_5\|rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854803076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -37.175 DAC_POLLING:comb_5\|Div:comb_3\|clk_div  " "   -1.487       -37.175 DAC_POLLING:comb_5\|Div:comb_3\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854803076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432         0.000 adc_en_u  " "    0.432         0.000 adc_en_u " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854803076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.161         0.000 comb_3\|altpll_component\|pll\|clk\[0\]  " "    2.161         0.000 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854803076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.750         0.000 SYS_CLK  " "   19.750         0.000 SYS_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854803076 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445854803076 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 26 synchronizer chains. " "Report Metastability: Found 26 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1445854804091 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1445854804091 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1445854804122 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1445854804592 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1445854804592 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1445854804592 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.303 " "Worst-case setup slack is -2.303" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854804638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854804638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.303      -112.660 comb_3\|altpll_component\|pll\|clk\[0\]  " "   -2.303      -112.660 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854804638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.490      -141.343 UART:comb_7\|UART2REG:comb_6\|ready  " "   -1.490      -141.343 UART:comb_7\|UART2REG:comb_6\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854804638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.490       -46.792 FPGA2AR9331:comb_546\|r_clk  " "   -1.490       -46.792 FPGA2AR9331:comb_546\|r_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854804638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.404       -96.766 Div_c:comb_544\|clk_div  " "   -1.404       -96.766 Div_c:comb_544\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854804638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.835       -13.545 DAC_POLLING:comb_5\|Div:comb_3\|clk_div  " "   -0.835       -13.545 DAC_POLLING:comb_5\|Div:comb_3\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854804638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.812        -9.374 Div:comb_4\|clk_div  " "   -0.812        -9.374 Div:comb_4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854804638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143         0.000 SYS_CLK  " "    0.143         0.000 SYS_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854804638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208         0.000 UART:comb_7\|UART_RXD:comb_5\|rdy  " "    0.208         0.000 UART:comb_7\|UART_RXD:comb_5\|rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854804638 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445854804638 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.550 " "Worst-case hold slack is -0.550" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854804810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854804810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.550        -1.100 Div_c:comb_544\|clk_div  " "   -0.550        -1.100 Div_c:comb_544\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854804810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.310        -0.310 Div:comb_4\|clk_div  " "   -0.310        -0.310 Div:comb_4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854804810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.246        -0.246 UART:comb_7\|UART2REG:comb_6\|ready  " "   -0.246        -0.246 UART:comb_7\|UART2REG:comb_6\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854804810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.165        -0.282 SYS_CLK  " "   -0.165        -0.282 SYS_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854804810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.062         0.000 comb_3\|altpll_component\|pll\|clk\[0\]  " "    0.062         0.000 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854804810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.090         0.000 UART:comb_7\|UART_RXD:comb_5\|rdy  " "    0.090         0.000 UART:comb_7\|UART_RXD:comb_5\|rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854804810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 DAC_POLLING:comb_5\|Div:comb_3\|clk_div  " "    0.186         0.000 DAC_POLLING:comb_5\|Div:comb_3\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854804810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 FPGA2AR9331:comb_546\|r_clk  " "    0.186         0.000 FPGA2AR9331:comb_546\|r_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854804810 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445854804810 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.719 " "Worst-case recovery slack is -0.719" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854804842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854804842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.719        -8.369 comb_3\|altpll_component\|pll\|clk\[0\]  " "   -0.719        -8.369 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854804842 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445854804842 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.454 " "Worst-case removal slack is 0.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854804889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854804889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454         0.000 comb_3\|altpll_component\|pll\|clk\[0\]  " "    0.454         0.000 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854804889 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445854804889 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854804920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854804920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -160.000 Div_c:comb_544\|clk_div  " "   -1.000      -160.000 Div_c:comb_544\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854804920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -113.000 UART:comb_7\|UART2REG:comb_6\|ready  " "   -1.000      -113.000 UART:comb_7\|UART2REG:comb_6\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854804920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -69.000 FPGA2AR9331:comb_546\|r_clk  " "   -1.000       -69.000 FPGA2AR9331:comb_546\|r_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854804920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -33.000 Div:comb_4\|clk_div  " "   -1.000       -33.000 Div:comb_4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854804920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -29.000 UART:comb_7\|UART_RXD:comb_5\|rdy  " "   -1.000       -29.000 UART:comb_7\|UART_RXD:comb_5\|rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854804920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -25.000 DAC_POLLING:comb_5\|Div:comb_3\|clk_div  " "   -1.000       -25.000 DAC_POLLING:comb_5\|Div:comb_3\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854804920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454         0.000 adc_en_u  " "    0.454         0.000 adc_en_u " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854804920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.270         0.000 comb_3\|altpll_component\|pll\|clk\[0\]  " "    2.270         0.000 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854804920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.262         0.000 SYS_CLK  " "   19.262         0.000 SYS_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445854804920 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445854804920 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 26 synchronizer chains. " "Report Metastability: Found 26 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1445854806295 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1445854806295 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1445854807170 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1445854807170 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "540 " "Peak virtual memory: 540 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1445854807732 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 26 18:20:07 2015 " "Processing ended: Mon Oct 26 18:20:07 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1445854807732 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1445854807732 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1445854807732 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1445854807732 ""}
