<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'C:/Users/Duncan/git/ForthCPU/registerFile/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VERI-1482) Analyzing Verilog file 'C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/registerFile/source/dpram.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/registerFile/source/register_file.v'
INFO - C:/Users/Duncan/git/ForthCPU/registerFile/source/register_file.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/registerFile/source/register_file.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/registerFile/source/register_file.v'
WARNING - C:/Users/Duncan/git/ForthCPU/registerFile/source/register_file.v(67,29-67,33) (VERI-1158) use of undefined macro 'RLN'
ERROR - C:/Users/Duncan/git/ForthCPU/registerFile/source/register_file.v(67,33-67,34) (VERI-1137) syntax error near ';'
WARNING - C:/Users/Duncan/git/ForthCPU/registerFile/source/register_file.v(70,3-70,18) (VERI-1158) use of undefined macro 'REGA_ADDRX_RSP'
ERROR - C:/Users/Duncan/git/ForthCPU/registerFile/source/register_file.v(70,18-70,19) (VERI-1137) syntax error near ':'
WARNING - C:/Users/Duncan/git/ForthCPU/registerFile/source/register_file.v(71,3-71,18) (VERI-1158) use of undefined macro 'REGA_ADDRX_RFP'
ERROR - C:/Users/Duncan/git/ForthCPU/registerFile/source/register_file.v(71,18-71,19) (VERI-1137) syntax error near ':'
WARNING - C:/Users/Duncan/git/ForthCPU/registerFile/source/register_file.v(72,3-72,18) (VERI-1158) use of undefined macro 'REGA_ADDRX_RRS'
ERROR - C:/Users/Duncan/git/ForthCPU/registerFile/source/register_file.v(72,18-72,19) (VERI-1137) syntax error near ':'
WARNING - C:/Users/Duncan/git/ForthCPU/registerFile/source/register_file.v(78,3-78,18) (VERI-1158) use of undefined macro 'REGA_DINX_PC_A'
ERROR - C:/Users/Duncan/git/ForthCPU/registerFile/source/register_file.v(78,18-78,19) (VERI-1137) syntax error near ':'
WARNING - C:/Users/Duncan/git/ForthCPU/registerFile/source/register_file.v(79,3-79,21) (VERI-1158) use of undefined macro 'REGA_DINX_ALUA_PP'
ERROR - C:/Users/Duncan/git/ForthCPU/registerFile/source/register_file.v(79,21-79,22) (VERI-1137) syntax error near ':'
WARNING - C:/Users/Duncan/git/ForthCPU/registerFile/source/register_file.v(84,3-84,19) (VERI-1158) use of undefined macro 'REGB_ADDRX_ARGA'
ERROR - C:/Users/Duncan/git/ForthCPU/registerFile/source/register_file.v(84,19-84,20) (VERI-1137) syntax error near ':'
ERROR - C:/Users/Duncan/git/ForthCPU/registerFile/source/register_file.v(3,1-92,10) (VERI-1072) module 'register_file' ignored due to previous errors
(VERI-1483) Verilog file 'C:/Users/Duncan/git/ForthCPU/registerFile/source/register_file.v' ignored due to errors
INFO - C:/Users/Duncan/git/ForthCPU/registerFile/source/dpram.v(8,8-8,13) (VERI-1018) compiling module 'dpram'
INFO - C:/Users/Duncan/git/ForthCPU/registerFile/source/dpram.v(8,1-172,10) (VERI-9000) elaborating module 'dpram'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_1'
Done: design load finished with (8) errors, and (7) warnings

</PRE></BODY></HTML>