Checking out Encounter license ...
Encounter_Digital_Impl_Sys_XL 9.1 license checkout succeeded.
You can run 2 CPU jobs with the base license that is currently checked out.
If required, use the setMultiCpuUsage command to enable multi-CPU processing.
This Encounter release has been compiled with OA version 22.04-p052.
*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2009.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v09.10-p004_1 (32bit) 12/02/2009 20:50 (Linux 2.6)
@(#)CDS: NanoRoute v09.10-p020 NR091118-1115/USR62-UB (database version 2.30, 86.1.1) {superthreading v1.13}
@(#)CDS: CeltIC v09.10-p001_1 (32bit) 11/20/2009 16:06:17 (Linux 2.6.9-78.0.25.ELsmp)
@(#)CDS: CTE 09.10-p003_1 (32bit) Dec  2 2009 16:44:23 (Linux 2.6.9-78.ELsmp)
@(#)CDS: CPE v09.10-p005
--- Starting "Encounter v09.10-p004_1" on Thu Nov 14 11:18:41 2013 (mem=57.3M) ---
--- Running on esl2-5 (i686 w/Linux 2.6.18-371.1.2.el5PAE) ---
This version was compiled on Wed Dec 2 20:50:10 PST 2009.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> encMessage info 0
Reading config file - ./DBS/04-postPlaceOpt.enc.dat/RegFile.conf
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on output/inout pin 'ZN' of cell 'AND2_X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on output/inout pin 'ZN' of cell 'AND2_X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on output/inout pin 'ZN' of cell 'AND2_X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on output/inout pin 'ZN' of cell 'AND2_X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on output/inout pin 'ZN' of cell 'AND2_X4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on output/inout pin 'ZN' of cell 'AND2_X4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on output/inout pin 'ZN' of cell 'AND3_X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on output/inout pin 'ZN' of cell 'AND3_X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on output/inout pin 'ZN' of cell 'AND3_X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on output/inout pin 'ZN' of cell 'AND3_X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on output/inout pin 'ZN' of cell 'AND3_X4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on output/inout pin 'ZN' of cell 'AND3_X4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on output/inout pin 'ZN' of cell 'AND4_X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on output/inout pin 'ZN' of cell 'AND4_X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on output/inout pin 'ZN' of cell 'AND4_X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on output/inout pin 'ZN' of cell 'AND4_X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on output/inout pin 'ZN' of cell 'AND4_X4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on output/inout pin 'ZN' of cell 'AND4_X4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on output/inout pin 'ZN' of cell 'AOI21_X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on output/inout pin 'ZN' of cell 'AOI21_X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
*** End library_loading (cpu=0.03min, mem=11.0M, fe_cpu=0.10min, fe_mem=281.2M) ***
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./inputs/RegFile.sdc, Line 42).

**WARN: (ENCEXT-2766):	Sheet resistance for layer M2 is not defined in cap table, LEF value 0.25 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M3 is not defined in cap table, LEF value 0.25 will be used.
Loading preference file ./DBS/04-postPlaceOpt.enc.dat/enc.pref.tcl ...
Loading mode file ./DBS/04-postPlaceOpt.enc.dat/RegFile.mode ...
loading place ...
loading route ...
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> zoomBox 37.753 73.729 45.267 67.744
<CMD> violationBrowser -all -no_display_false
**ERROR: (ENCVB-45):	Failed to create violations in tool: .
<CMD> selectInst {RegX_16/Reg_reg[13]}
<CMD> deselectAll
<CMD> selectInst {RegX_16/Reg_reg[13]}
<CMD> deselectAll
<CMD> selectWire 39.2000 70.7350 40.7100 70.8050 3 N300
<CMD> deselectAll
<CMD> selectInst {RegX_16/Reg_reg[13]}
**ERROR: (ENCVB-45):	Failed to create violations in tool: .
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 295.4) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2160
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
**WARN: (ENCVFG-103):	VERIFY GEOMETRY did not complete: Number of violations exceeds the Error Limit [1000]
VG: elapsed time: 1.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 1000
  Overlap     : 0
End Summary

  Verification Complete : 1000 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.9  MEM: 81.2M)

<CMD> deselectAll
<CMD> selectInst U1850
<CMD> zoomBox 4.31 60.875 5.38 62.045
<CMD> deselectAll
<CMD> selectWire 4.1800 0.6600 4.9800 88.6600 10 VSS
<CMD> zoomOut
<CMD> deselectAll
<CMD> selectWire 4.8100 61.9150 7.5400 61.9850 3 clk
<CMD> zoomBox 4.329 61.194 4.705 60.873
<CMD> deselectAll
<CMD> selectWire 4.1800 0.6600 4.9800 88.6600 10 VSS
<CMD> fit
<CMD> deselectAll
<CMD> selectWire 56.9800 2.2600 57.7800 87.0600 10 VDD
<CMD> setLayerPreference allM1Cont -isVisible 0
<CMD> setLayerPreference allM1 -isVisible 0
<CMD> setLayerPreference allM2Cont -isVisible 0
<CMD> setLayerPreference allM2 -isVisible 0
<CMD> setLayerPreference allM3Cont -isVisible 0
<CMD> setLayerPreference allM3 -isVisible 0
<CMD> setLayerPreference allM4Cont -isVisible 0
<CMD> setLayerPreference allM4 -isVisible 0
<CMD> setLayerPreference allM5Cont -isVisible 0
<CMD> setLayerPreference allM5 -isVisible 0
<CMD> setLayerPreference allM6Cont -isVisible 0
<CMD> setLayerPreference allM6 -isVisible 0
<CMD> setLayerPreference allM7Cont -isVisible 0
<CMD> deselectAll
<CMD> zoomBox 48.705 45.075 59.657 37.562
<CMD> selectWire 58.9550 42.5700 59.9150 42.9700 7 FE_OFN4_write
<CMD> setLayerPreference allM7 -isVisible 0
<CMD> setLayerPreference allM8Cont -isVisible 0
<CMD> setLayerPreference allM8 -isVisible 0
<CMD> setLayerPreference allM9Cont -isVisible 0
<CMD> setLayerPreference allM9 -isVisible 0
<CMD> setLayerPreference allM10Cont -isVisible 0
<CMD> setLayerPreference allM10 -isVisible 0
<CMD> setLayerPreference allM3 -isVisible 1
<CMD> setLayerPreference allM3 -isVisible 0
<CMD> setLayerPreference allM4 -isVisible 1
<CMD> deselectAll
<CMD> selectWire 57.9650 44.1000 58.1050 47.1800 4 clk
<CMD> setLayerPreference allM1Cont -isVisible 1
<CMD> setLayerPreference allM1 -isVisible 1
<CMD> setLayerPreference allM2Cont -isVisible 1
<CMD> setLayerPreference allM2 -isVisible 1
<CMD> setLayerPreference allM3Cont -isVisible 1
<CMD> setLayerPreference allM3 -isVisible 1
<CMD> setLayerPreference allM4Cont -isVisible 1
<CMD> setLayerPreference allM5Cont -isVisible 1
<CMD> setLayerPreference allM5 -isVisible 1
<CMD> setLayerPreference allM6Cont -isVisible 1
<CMD> setLayerPreference allM6 -isVisible 1
<CMD> setLayerPreference allM7Cont -isVisible 1
<CMD> setLayerPreference allM7 -isVisible 1
<CMD> setLayerPreference allM8Cont -isVisible 1
<CMD> setLayerPreference allM8 -isVisible 1
<CMD> setLayerPreference allM9Cont -isVisible 1
<CMD> setLayerPreference allM9 -isVisible 1
<CMD> setLayerPreference allM10Cont -isVisible 1
<CMD> setLayerPreference allM10 -isVisible 1
<CMD> fit
<CMD> setCTSMode -traceDPinAsLeaf true
<CMD> specifyClockTree -file inputs/RegFile.cts
Checking spec file integrity...

Reading clock tree spec file 'inputs/RegFile.cts' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.11735(V=0.1261 H=0.1086) (ff/um) [5.8675e-05]
Est. Res                : 2.53571(V=1.5 H=3.57143)(ohm/um) [0.00126786]
Est. Via Res            : 5(ohm) [10]
Est. Via Cap            : 0.032858(ff)
M1(H) w=0.07(um) s=0.065(um) p=0.14(um) es=0.21(um) cap=0.118(ff/um) res=5.43(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.106(ff/um) res=3.57(ohm/um) viaRes=5(ohm) viaCap=0.0318274(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.14(um) es=0.21(um) cap=0.109(ff/um) res=3.57(ohm/um) viaRes=5(ohm) viaCap=0.030408(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.126(ff/um) res=1.5(ohm/um) viaRes=5(ohm) viaCap=0.032858(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.1(ff/um) res=1.5(ohm/um) viaRes=3(ohm) viaCap=0.03171(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.1(ff/um) res=1.5(ohm/um) viaRes=3(ohm) viaCap=0.028112(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=3(ohm) viaCap=0.067376(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.1(ff/um) res=0.188(ohm/um) viaRes=1(ohm) viaCap=0.0934(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.123(ff/um) res=0.0375(ohm/um) viaRes=1(ohm) viaCap=0.1384(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.0811(ff/um) res=0.0375(ohm/um) viaRes=0.5(ohm) viaCap=0.1632(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.11735(V=0.1261 H=0.1086) (ff/um) [5.8675e-05]
Est. Res                : 2.53571(V=1.5 H=3.57143)(ohm/um) [0.00126786]
Est. Via Res            : 5(ohm) [10]
Est. Via Cap            : 0.032858(ff)
M1(H) w=0.07(um) s=0.065(um) p=0.14(um) es=0.21(um) cap=0.118(ff/um) res=5.43(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.106(ff/um) res=3.57(ohm/um) viaRes=5(ohm) viaCap=0.0318274(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.14(um) es=0.21(um) cap=0.109(ff/um) res=3.57(ohm/um) viaRes=5(ohm) viaCap=0.030408(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.126(ff/um) res=1.5(ohm/um) viaRes=5(ohm) viaCap=0.032858(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.1(ff/um) res=1.5(ohm/um) viaRes=3(ohm) viaCap=0.03171(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.1(ff/um) res=1.5(ohm/um) viaRes=3(ohm) viaCap=0.028112(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=3(ohm) viaCap=0.067376(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.1(ff/um) res=0.188(ohm/um) viaRes=1(ohm) viaCap=0.0934(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.123(ff/um) res=0.0375(ohm/um) viaRes=1(ohm) viaCap=0.1384(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.0811(ff/um) res=0.0375(ohm/um) viaRes=0.5(ohm) viaCap=0.1632(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# MaxDepth         10
# SetDPinAsSync    YES
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=320.7M) ***
<CMD> ckSynthesis -report results/RegFile.ctsrpt -macromodel temp/macromodel.ctsmdl -fix_added_buffers
Redoing specifyClockTree ...
Checking spec file integrity...


ckSynthesis Option :  -report results/RegFile.ctsrpt -macromodel temp/macromodel.ctsmdl -fix_added_buffers 
***** Allocate Placement Memory Finished (MEM: 320.668M)

Start to trace clock trees ...
*** Begin Tracer (mem=320.7M) ***
Tracing Clock clk ...
*** End Tracer (mem=321.7M) ***
***** Allocate Obstruction Memory  Finished (MEM: 320.668M)

****** Clock Tree (clk) Structure
Max. Skew           : 400(ps)
Max. Sink Transition: 200(ps)
Max. Buf Transition : 200(ps)
Max. Delay          : 3000(ps)
Min. Delay          : 200(ps)
Buffer              : (CLKBUF_X1) (CLKBUF_X2) (CLKBUF_X3) 
Nr. Subtrees                    : 1
Nr. Sinks                       : 512
Nr.          Rising  Sync Pins  : 512
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
***********************************************************
SubTree No: 0

Input_Pin:  (NULL)
Output_Pin: (clk)
Output_Net: (clk)   
**** CK_START: TopDown Tree Construction for clk (512-leaf) (mem=320.7M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Total 2 topdown clustering. 
Trig. Edge Skew=25[556,582] N512 B15 G1 A25(25.0) L[3,3] score=2800 cpu=0:00:05.0 mem=321M 

**** CK_END: TopDown Tree Construction for clk (cpu=0:00:05.8, real=0:00:06.0, mem=320.7M)



**** CK_START: Update Database .. (mem=320.7M)
15 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=320.7M)
***** Start Refine Placement.....
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         3.30 um
  inst (U1338) with max move: (55.67, 53.06) -> (53.77, 51.66)
  mean    (X+Y) =         0.50 um
Total instances moved : 328
*** cpu=0:00:00.0   mem=320.7M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.1  MEM: 320.668M)
***** Start Refine Placement.....
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=321.7M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.1  MEM: 321.668M)

#
# Mode                : Setup
# Library Name        : NangateOpenCellLibrary(max)
# Operating Condition : slow
# Process             : 1
# Voltage             : 0.95
# Temperature         : 125
#
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 512
Nr. of Buffer                  : 15
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 1000(ps)
Root Fall Input Tran           : 1000(ps)
Max trig. edge delay at sink(R): RegX_4/Reg_reg[1]/CK 761(ps)
Min trig. edge delay at sink(R): RegX_25/Reg_reg[13]/CK 736.6(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 736.6~761(ps)          200~3000(ps)        
Fall Phase Delay               : 794~810.9(ps)          200~3000(ps)        
Trig. Edge Skew                : 24.4(ps)               400(ps)             
Rise Skew                      : 24.4(ps)               
Fall Skew                      : 16.9(ps)               
Max. Rise Buffer Tran.         : 155.6(ps)              200(ps)             
Max. Fall Buffer Tran.         : 107.1(ps)              200(ps)             
Max. Rise Sink Tran.           : 145.9(ps)              200(ps)             
Max. Fall Sink Tran.           : 85.8(ps)               200(ps)             
Min. Rise Buffer Tran.         : 155.5(ps)              0(ps)               
Min. Fall Buffer Tran.         : 107.1(ps)              0(ps)               
Min. Rise Sink Tran.           : 127.6(ps)              0(ps)               
Min. Fall Sink Tran.           : 75.9(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.0)



globalDetailRoute

#Start globalDetailRoute on Thu Nov 14 11:41:50 2013
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 321.00 (Mb)
#NanoRoute Version v09.10-p020 NR091118-1115/USR62-UB
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.140.
#Using automatically generated G-grids.
#
#Data preparation is done.
#
#Analyzing routing resource...
#Routing resource analysis is done.
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H        1849      77.07%
#  Metal 2        V        1849       0.00%
#  Metal 3        H        1849       0.00%
#  Metal 4        V        1849       0.00%
#  Metal 5        H        1849       0.00%
#  Metal 6        V        1849       0.00%
#  Metal 7        H        1849      15.14%
#  Metal 8        V        1849      23.53%
#  Metal 9        H        1849      66.09%
#  Metal 10       V        1849      57.06%
#  ------------------------------------------
#  Total                  18490      23.89%
#
#  16 nets (0.39%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 323.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 324.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 324.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 324.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)   (0.00%)
#  Metal 10      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total wire length = 1969 um.
#Total half perimeter of net bounding box = 757 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 75 um.
#Total wire length on LAYER metal3 = 1144 um.
#Total wire length on LAYER metal4 = 743 um.
#Total wire length on LAYER metal5 = 4 um.
#Total wire length on LAYER metal6 = 2 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 1298
#Up-Via Summary (total 1298):
#           
#-----------------------
#  Metal 1          478
#  Metal 2          458
#  Metal 3          356
#  Metal 4            4
#  Metal 5            2
#-----------------------
#                  1298 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.00 (Mb)
#Total memory = 324.00 (Mb)
#Peak memory = 356.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 100.0% required routing.
#    number of violations = 0
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 329.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 329.00 (Mb)
#Complete Detail Routing.
#Total wire length = 1990 um.
#Total half perimeter of net bounding box = 757 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 9 um.
#Total wire length on LAYER metal3 = 1095 um.
#Total wire length on LAYER metal4 = 887 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 1724
#Up-Via Summary (total 1724):
#           
#-----------------------
#  Metal 1          542
#  Metal 2          541
#  Metal 3          641
#-----------------------
#                  1724 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#detailRoute Statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 0.00 (Mb)
#Total memory = 324.00 (Mb)
#Peak memory = 356.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 3.00 (Mb)
#Total memory = 324.00 (Mb)
#Peak memory = 356.00 (Mb)
#Number of warnings = 0
#Total number of warnings = 0
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Nov 14 11:41:53 2013
#
*** Look For Un-Routed Clock Tree Net ***

#
# Mode                : Setup
# Library Name        : NangateOpenCellLibrary(max)
# Operating Condition : slow
# Process             : 1
# Voltage             : 0.95
# Temperature         : 125
#
********** Clock clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 512
Nr. of Buffer                  : 15
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 1000(ps)
Root Fall Input Tran           : 1000(ps)
Max trig. edge delay at sink(R): RegX_9/Reg_reg[4]/CK 771.4(ps)
Min trig. edge delay at sink(R): RegX_25/Reg_reg[13]/CK 747.6(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 747.6~771.4(ps)        200~3000(ps)        
Fall Phase Delay               : 801.2~817.3(ps)        200~3000(ps)        
Trig. Edge Skew                : 23.8(ps)               400(ps)             
Rise Skew                      : 23.8(ps)               
Fall Skew                      : 16.1(ps)               
Max. Rise Buffer Tran.         : 161.3(ps)              200(ps)             
Max. Fall Buffer Tran.         : 109.9(ps)              200(ps)             
Max. Rise Sink Tran.           : 148.2(ps)              200(ps)             
Max. Fall Sink Tran.           : 87.1(ps)               200(ps)             
Min. Rise Buffer Tran.         : 161.3(ps)              0(ps)               
Min. Fall Buffer Tran.         : 109.9(ps)              0(ps)               
Min. Rise Sink Tran.           : 129.5(ps)              0(ps)               
Min. Fall Sink Tran.           : 77(ps)                 0(ps)               


Clock Analysis (CPU Time 0:00:00.0)


Optimizing clock tree 'clk' ...

Calculating clk-route-only downstream delay for clock tree 'clk' ...
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.
*** Look For PreservePin And Optimized CrossOver Root Pin ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Non-Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=324.7M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=324.7M) ***

None of the clock tree buffers/gates are modified by the skew optimization.


*** None of the buffer chains at roots are modified by the fine-tune process.


#
# Mode                : Setup
# Library Name        : NangateOpenCellLibrary(max)
# Operating Condition : slow
# Process             : 1
# Voltage             : 0.95
# Temperature         : 125
#
********** Clock clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 512
Nr. of Buffer                  : 15
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 1000(ps)
Root Fall Input Tran           : 1000(ps)
Max trig. edge delay at sink(R): RegX_9/Reg_reg[4]/CK 771.4(ps)
Min trig. edge delay at sink(R): RegX_25/Reg_reg[13]/CK 747.6(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 747.6~771.4(ps)        200~3000(ps)        
Fall Phase Delay               : 801.2~817.3(ps)        200~3000(ps)        
Trig. Edge Skew                : 23.8(ps)               400(ps)             
Rise Skew                      : 23.8(ps)               
Fall Skew                      : 16.1(ps)               
Max. Rise Buffer Tran.         : 161.3(ps)              200(ps)             
Max. Fall Buffer Tran.         : 109.9(ps)              200(ps)             
Max. Rise Sink Tran.           : 148.2(ps)              200(ps)             
Max. Fall Sink Tran.           : 87.1(ps)               200(ps)             
Min. Rise Buffer Tran.         : 161.3(ps)              0(ps)               
Min. Fall Buffer Tran.         : 109.9(ps)              0(ps)               
Min. Rise Sink Tran.           : 129.5(ps)              0(ps)               
Min. Fall Sink Tran.           : 77(ps)                 0(ps)               


Clock clk has been routed. Routing guide will not be generated.
Generating Clock Analysis Report results/RegFile.ctsrpt ....
Generating Clock Routing Guide RegFile.rguide ....
Clock Analysis (CPU Time 0:00:00.0)


*** End ckSynthesis (cpu=0:00:09.7, real=0:00:10.0, mem=324.7M) ***
<CMD> saveClockNets -output temp/clock_nets.ctsntf
Redoing specifyClockTree ...
Checking spec file integrity...
<CMD> saveNetlist results/verilog/RegFile.cts.v
Writing Netlist "results/verilog/RegFile.cts.v" ...
<CMD> saveDesign ./DBS/05-cts.enc -relativePath -compress
Redoing specifyClockTree ...
Checking spec file integrity...
Writing Netlist "./DBS/05-cts.enc.dat/RegFile.v.gz" ...
Calling write_sdc ... 
Saving clock tree spec file './DBS/05-cts.enc.dat/RegFile.ctstch' ...
Saving configuration ...
Saving preference file ./DBS/05-cts.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=326.7M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=326.7M) ***
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
Creating constraint file...
<CMD> trialRoute -highEffort
*** Starting trialRoute (mem=327.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -highEffort -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 16 nets with 1 extra space.
routingBox: (0 0) (179540 178520)
coreBox:    (8360 8120) (171540 170520)
There are 16 prerouted nets with extraSpace.

Phase 1a route (0:00:00.0 327.7M):
Est net length = 3.654e+04um = 1.515e+04H + 2.140e+04V
Usage: (26.8%H 48.4%V) = (2.386e+04um 4.189e+04um) = (24797 25264)
Obstruct: 792 = 0 (0.0%H) + 792 (15.9%V)
Overflow: 270 = 4 (0.08% H) + 266 (6.34% V)
Number obstruct path=496 reroute=0

There are 16 prerouted nets with extraSpace.
Phase 1b route (0:00:00.0 327.7M):
Usage: (27.3%H 48.8%V) = (2.429e+04um 4.230e+04um) = (25252 25504)
Overflow: 367 = 2 (0.04% H) + 365 (8.71% V)

There are 16 prerouted nets with extraSpace.
Phase 1c route (0:00:00.0 327.7M):
Usage: (27.3%H 48.8%V) = (2.424e+04um 4.232e+04um) = (25200 25510)
Overflow: 351 = 2 (0.04% H) + 349 (8.34% V)

Phase 1d route (0:00:00.0 327.7M):
Usage: (27.3%H 48.9%V) = (2.427e+04um 4.234e+04um) = (25226 25536)
Overflow: 332 = 0 (0.00% H) + 332 (7.91% V)

Phase 1e route (0:00:00.0 327.7M):
Usage: (27.8%H 49.2%V) = (2.470e+04um 4.251e+04um) = (25670 25675)
Overflow: 97 = 0 (0.00% H) + 97 (2.31% V)

Phase 1f route (0:00:00.0 327.7M):
Usage: (27.9%H 49.2%V) = (2.480e+04um 4.255e+04um) = (25778 25713)
Overflow: 40 = 0 (0.00% H) + 40 (0.94% V)

Phase 1g route (0:00:00.0 327.7M):
Usage: (28.0%H 49.3%V) = (2.488e+04um 4.258e+04um) = (25860 25737)
Overflow: 25 = 0 (0.00% H) + 25 (0.59% V)

Phase 1h route (0:00:00.0 327.7M):
Usage: (28.0%H 49.3%V) = (2.491e+04um 4.258e+04um) = (25894 25741)
Overflow: 22 = 0 (0.00% H) + 22 (0.51% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.02%
 -2:	0	 0.00%	2	 0.05%
 -1:	0	 0.00%	17	 0.41%
--------------------------------------
  0:	4	 0.08%	274	 6.54%
  1:	9	 0.18%	229	 5.46%
  2:	18	 0.36%	313	 7.47%
  3:	35	 0.70%	363	 8.66%
  4:	49	 0.98%	412	 9.83%
  5:	97	 1.95%	398	 9.49%
  6:	151	 3.03%	348	 8.30%
  7:	194	 3.89%	297	 7.08%
  8:	228	 4.57%	241	 5.75%
  9:	388	 7.78%	219	 5.22%
 10:	461	 9.25%	265	 6.32%
 11:	375	 7.52%	169	 4.03%
 12:	421	 8.45%	282	 6.73%
 13:	420	 8.43%	126	 3.01%
 14:	440	 8.83%	106	 2.53%
 15:	298	 5.98%	67	 1.60%
 16:	370	 7.42%	45	 1.07%
 17:	315	 6.32%	0	 0.00%
 18:	103	 2.07%	0	 0.00%
 19:	51	 1.02%	0	 0.00%
 20:	557	11.18%	18	 0.43%


Global route (cpu=0.2s real=0.0s 327.7M)
Phase 1l route (0:00:00.2 329.7M):
There are 16 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (30.6%H 57.9%V) = (2.718e+04um 5.004e+04um) = (28252 30238)
Overflow: 395 = 5 (0.10% H) + 390 (9.30% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -7:	0	 0.00%	3	 0.07%
 -6:	0	 0.00%	5	 0.12%
 -5:	0	 0.00%	18	 0.43%
 -4:	0	 0.00%	20	 0.48%
 -3:	0	 0.00%	37	 0.88%
 -2:	0	 0.00%	66	 1.57%
 -1:	5	 0.10%	132	 3.15%
--------------------------------------
  0:	8	 0.16%	248	 5.92%
  1:	18	 0.36%	264	 6.30%
  2:	30	 0.60%	330	 7.87%
  3:	56	 1.12%	309	 7.37%
  4:	77	 1.54%	351	 8.37%
  5:	123	 2.47%	344	 8.21%
  6:	180	 3.61%	304	 7.25%
  7:	223	 4.47%	256	 6.11%
  8:	259	 5.20%	240	 5.73%
  9:	408	 8.19%	199	 4.75%
 10:	470	 9.43%	271	 6.46%
 11:	373	 7.48%	173	 4.13%
 12:	381	 7.64%	275	 6.56%
 13:	385	 7.72%	121	 2.89%
 14:	397	 7.97%	101	 2.41%
 15:	259	 5.20%	63	 1.50%
 16:	344	 6.90%	44	 1.05%
 17:	295	 5.92%	0	 0.00%
 18:	106	 2.13%	0	 0.00%
 19:	64	 1.28%	0	 0.00%
 20:	523	10.49%	18	 0.43%



*** Completed Phase 1 route (0:00:00.4 329.7M) ***


Total length: 4.462e+04um, number of vias: 31763
M1(H) length: 1.330e+03um, number of vias: 13898
M2(V) length: 1.217e+04um, number of vias: 11486
M3(H) length: 1.535e+04um, number of vias: 4142
M4(V) length: 7.732e+03um, number of vias: 1062
M5(H) length: 1.504e+03um, number of vias: 944
M6(V) length: 5.784e+03um, number of vias: 112
M7(H) length: 1.173e+02um, number of vias: 99
M8(V) length: 5.702e+02um, number of vias: 10
M9(H) length: 3.360e+00um, number of vias: 10
M10(V) length: 6.240e+01um
*** Completed Phase 2 route (0:00:00.3 329.7M) ***

*** Finished all Phases (cpu=0:00:00.7 mem=329.7M) ***
Peak Memory Usage was 333.7M 
*** Finished trialRoute (cpu=0:00:00.7 mem=329.7M) ***

<CMD> extractRC
Extraction called for design 'RegFile' of instances=3542 and nets=4091 using extraction engine 'preRoute' .
Default RC Extraction called for design RegFile.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 329.695M)
<CMD> setAnalysisMode -checkType hold -asyncChecks async -skew true -clockPropagation sdcControl
<CMD> timeDesign -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -hold -outDir ./results/timing/05-cts-timeDesign.hold

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.248  |  0.248  |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   512   |   512   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 87.951%
------------------------------------------------------------
Reported timing to dir ./results/timing/05-cts-timeDesign.hold
Total CPU time: 0.94 sec
Total Real time: 2.0 sec
Total Memory Usage: 339.769531 Mbytes
<CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 >  results/timing/05-cts_hold.rpt
<CMD> setAnalysisMode -checkType setup -asyncChecks async -skew true -clockPropagation sdcControl
<CMD> timeDesign -drvReports -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -outDir ./results/timing/05-cts-timeDesign.setup

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  6.402  |  9.077  |  7.323  |  6.952  |  6.402  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |
|          All Paths:|  1056   |   512   |  1024   |   32    |   32    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     32 (452)     |   -0.500   |     34 (454)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 87.951%
------------------------------------------------------------
Reported timing to dir ./results/timing/05-cts-timeDesign.setup
Total CPU time: 1.1 sec
Total Real time: 1.0 sec
Total Memory Usage: 340.035156 Mbytes
<CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 >  results/timing/05-cts_setup.rpt
<CMD> summaryReport -outfile results/summary/05-cts.rpt
Start to collect the design information.
Build netlist information for Cell RegFile.
Finish to collect the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Generating Assign Statements report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file results/summary/05-cts.rpt.
<CMD_INTERNAL> initECO temp/ipo2_setup.txt
<CMD> trialRoute -highEffort
*** Starting trialRoute (mem=341.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -highEffort -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 16 nets with 1 extra space.
routingBox: (0 0) (179540 178520)
coreBox:    (8360 8120) (171540 170520)
There are 16 prerouted nets with extraSpace.

Phase 1a route (0:00:00.0 342.7M):
Est net length = 3.654e+04um = 1.515e+04H + 2.140e+04V
Usage: (26.8%H 48.4%V) = (2.386e+04um 4.189e+04um) = (24797 25264)
Obstruct: 792 = 0 (0.0%H) + 792 (15.9%V)
Overflow: 270 = 4 (0.08% H) + 266 (6.34% V)
Number obstruct path=496 reroute=0

There are 16 prerouted nets with extraSpace.
Phase 1b route (0:00:00.0 343.9M):
Usage: (27.3%H 48.8%V) = (2.429e+04um 4.230e+04um) = (25252 25504)
Overflow: 367 = 2 (0.04% H) + 365 (8.71% V)

There are 16 prerouted nets with extraSpace.
Phase 1c route (0:00:00.0 343.9M):
Usage: (27.3%H 48.8%V) = (2.424e+04um 4.232e+04um) = (25200 25510)
Overflow: 351 = 2 (0.04% H) + 349 (8.34% V)

Phase 1d route (0:00:00.0 343.9M):
Usage: (27.3%H 48.9%V) = (2.427e+04um 4.234e+04um) = (25226 25536)
Overflow: 332 = 0 (0.00% H) + 332 (7.91% V)

Phase 1e route (0:00:00.0 344.6M):
Usage: (27.8%H 49.2%V) = (2.470e+04um 4.251e+04um) = (25670 25675)
Overflow: 97 = 0 (0.00% H) + 97 (2.31% V)

Phase 1f route (0:00:00.0 344.6M):
Usage: (27.9%H 49.2%V) = (2.480e+04um 4.255e+04um) = (25778 25713)
Overflow: 40 = 0 (0.00% H) + 40 (0.94% V)

Phase 1g route (0:00:00.0 344.6M):
Usage: (28.0%H 49.3%V) = (2.488e+04um 4.258e+04um) = (25860 25737)
Overflow: 25 = 0 (0.00% H) + 25 (0.59% V)

Phase 1h route (0:00:00.0 344.6M):
Usage: (28.0%H 49.3%V) = (2.491e+04um 4.258e+04um) = (25894 25741)
Overflow: 22 = 0 (0.00% H) + 22 (0.51% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.02%
 -2:	0	 0.00%	2	 0.05%
 -1:	0	 0.00%	17	 0.41%
--------------------------------------
  0:	4	 0.08%	274	 6.54%
  1:	9	 0.18%	229	 5.46%
  2:	18	 0.36%	313	 7.47%
  3:	35	 0.70%	363	 8.66%
  4:	49	 0.98%	412	 9.83%
  5:	97	 1.95%	398	 9.49%
  6:	151	 3.03%	348	 8.30%
  7:	194	 3.89%	297	 7.08%
  8:	228	 4.57%	241	 5.75%
  9:	388	 7.78%	219	 5.22%
 10:	461	 9.25%	265	 6.32%
 11:	375	 7.52%	169	 4.03%
 12:	421	 8.45%	282	 6.73%
 13:	420	 8.43%	126	 3.01%
 14:	440	 8.83%	106	 2.53%
 15:	298	 5.98%	67	 1.60%
 16:	370	 7.42%	45	 1.07%
 17:	315	 6.32%	0	 0.00%
 18:	103	 2.07%	0	 0.00%
 19:	51	 1.02%	0	 0.00%
 20:	557	11.18%	18	 0.43%


Global route (cpu=0.2s real=0.0s 343.3M)
Phase 1l route (0:00:00.2 343.3M):
There are 16 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (30.6%H 57.9%V) = (2.718e+04um 5.004e+04um) = (28252 30238)
Overflow: 395 = 5 (0.10% H) + 390 (9.30% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -7:	0	 0.00%	3	 0.07%
 -6:	0	 0.00%	5	 0.12%
 -5:	0	 0.00%	18	 0.43%
 -4:	0	 0.00%	20	 0.48%
 -3:	0	 0.00%	37	 0.88%
 -2:	0	 0.00%	66	 1.57%
 -1:	5	 0.10%	132	 3.15%
--------------------------------------
  0:	8	 0.16%	248	 5.92%
  1:	18	 0.36%	264	 6.30%
  2:	30	 0.60%	330	 7.87%
  3:	56	 1.12%	309	 7.37%
  4:	77	 1.54%	351	 8.37%
  5:	123	 2.47%	344	 8.21%
  6:	180	 3.61%	304	 7.25%
  7:	223	 4.47%	256	 6.11%
  8:	259	 5.20%	240	 5.73%
  9:	408	 8.19%	199	 4.75%
 10:	470	 9.43%	271	 6.46%
 11:	373	 7.48%	173	 4.13%
 12:	381	 7.64%	275	 6.56%
 13:	385	 7.72%	121	 2.89%
 14:	397	 7.97%	101	 2.41%
 15:	259	 5.20%	63	 1.50%
 16:	344	 6.90%	44	 1.05%
 17:	295	 5.92%	0	 0.00%
 18:	106	 2.13%	0	 0.00%
 19:	64	 1.28%	0	 0.00%
 20:	523	10.49%	18	 0.43%



*** Completed Phase 1 route (0:00:00.5 341.4M) ***


Total length: 4.462e+04um, number of vias: 31763
M1(H) length: 1.330e+03um, number of vias: 13898
M2(V) length: 1.217e+04um, number of vias: 11486
M3(H) length: 1.535e+04um, number of vias: 4142
M4(V) length: 7.732e+03um, number of vias: 1062
M5(H) length: 1.504e+03um, number of vias: 944
M6(V) length: 5.784e+03um, number of vias: 112
M7(H) length: 1.173e+02um, number of vias: 99
M8(V) length: 5.702e+02um, number of vias: 10
M9(H) length: 3.360e+00um, number of vias: 10
M10(V) length: 6.240e+01um
*** Completed Phase 2 route (0:00:00.3 341.4M) ***

*** Finished all Phases (cpu=0:00:00.8 mem=341.4M) ***
Peak Memory Usage was 347.3M 
*** Finished trialRoute (cpu=0:00:00.8 mem=341.4M) ***

<CMD> setExtractRCMode -engine preRoute
<CMD> extractRC
Extraction called for design 'RegFile' of instances=3542 and nets=4091 using extraction engine 'preRoute' .
Default RC Extraction called for design RegFile.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 334.133M)
<CMD> optDesign -postCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 334.1M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=334.1M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=334.1M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  6.402  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  1056   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     32 (452)     |   -0.500   |     34 (454)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 87.951%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 341.4M **
*** Starting optimizing excluded clock nets MEM= 341.4M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 341.4M) ***
*** Starting optimizing excluded clock nets MEM= 341.4M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 341.4M) ***
************ Recovering area ***************
Info: 16 nets with fixed/cover wires excluded.
Info: 16 clock nets excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 87.951% **

*** starting 1-st reclaim pass: 3015 instances 
*** starting 2-nd reclaim pass: 3015 instances 
*** starting 3-rd reclaim pass: 490 instances 
*** starting 4-th reclaim pass: 92 instances 


** Area Reclaim Summary: Buffer Deletion = 0 Declone = 0 Downsize = 10 **
** Density Change = 0.096% **
** Density after area reclaim = 87.855% **
*** Finished Area Reclaim (0:00:01.1) ***
density before resizing = 87.855%
* summary of transition time violation fixes:
*summary:     32 instances changed cell type
density after resizing = 88.036%
default core: bins with density >  0.75 = 63.9 % ( 23 / 36 )
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         4.06 um
  inst (U355) with max move: (34.2, 60.06) -> (36.86, 61.46)
  mean    (X+Y) =         0.49 um
Total instances moved : 240
*** cpu=0:00:00.0   mem=342.4M  mem(used)=0.0M***
*** Starting trialRoute (mem=342.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 16 nets with 1 extra space.
routingBox: (0 0) (179540 178520)
coreBox:    (8360 8120) (171540 170520)
There are 16 prerouted nets with extraSpace.

Phase 1a route (0:00:00.0 343.3M):
Est net length = 3.663e+04um = 1.519e+04H + 2.143e+04V
Usage: (26.9%H 48.4%V) = (2.391e+04um 4.196e+04um) = (24849 25299)
Obstruct: 792 = 0 (0.0%H) + 792 (15.9%V)
Overflow: 275 = 5 (0.11% H) + 269 (6.42% V)
Number obstruct path=491 reroute=0

There are 16 prerouted nets with extraSpace.
Phase 1b route (0:00:00.0 344.6M):
Usage: (27.4%H 48.9%V) = (2.434e+04um 4.236e+04um) = (25297 25530)
Overflow: 369 = 1 (0.02% H) + 368 (8.77% V)

There are 16 prerouted nets with extraSpace.
Phase 1c route (0:00:00.0 344.6M):
Usage: (27.3%H 48.9%V) = (2.428e+04um 4.236e+04um) = (25241 25533)
Overflow: 346 = 0 (0.00% H) + 346 (8.25% V)

Phase 1d route (0:00:00.0 344.6M):
Usage: (27.4%H 48.9%V) = (2.431e+04um 4.239e+04um) = (25272 25561)
Overflow: 324 = 0 (0.00% H) + 324 (7.72% V)

Phase 1e route (0:00:00.0 345.1M):
Usage: (27.8%H 49.2%V) = (2.473e+04um 4.253e+04um) = (25708 25691)
Overflow: 92 = 0 (0.00% H) + 92 (2.20% V)

Phase 1f route (0:00:00.0 345.1M):
Usage: (27.9%H 49.3%V) = (2.483e+04um 4.258e+04um) = (25807 25736)
Overflow: 42 = 0 (0.00% H) + 42 (1.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.02%
 -2:	0	 0.00%	3	 0.07%
 -1:	0	 0.00%	36	 0.86%
--------------------------------------
  0:	3	 0.06%	256	 6.11%
  1:	12	 0.24%	237	 5.65%
  2:	17	 0.34%	290	 6.92%
  3:	29	 0.58%	378	 9.02%
  4:	56	 1.12%	421	10.04%
  5:	90	 1.81%	409	 9.76%
  6:	148	 2.97%	322	 7.68%
  7:	188	 3.77%	285	 6.80%
  8:	226	 4.53%	251	 5.99%
  9:	387	 7.76%	215	 5.13%
 10:	462	 9.27%	258	 6.15%
 11:	381	 7.64%	186	 4.44%
 12:	421	 8.45%	280	 6.68%
 13:	411	 8.25%	126	 3.01%
 14:	439	 8.81%	107	 2.55%
 15:	300	 6.02%	69	 1.65%
 16:	390	 7.83%	44	 1.05%
 17:	314	 6.30%	0	 0.00%
 18:	101	 2.03%	0	 0.00%
 19:	57	 1.14%	0	 0.00%
 20:	552	11.08%	18	 0.43%


Global route (cpu=0.2s real=0.0s 343.9M)
Phase 1l route (0:00:00.3 343.9M):
There are 16 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (30.4%H 57.8%V) = (2.706e+04um 4.994e+04um) = (28127 30188)
Overflow: 412 = 7 (0.14% H) + 404 (9.65% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -8:	0	 0.00%	1	 0.02%
 -7:	0	 0.00%	3	 0.07%
 -6:	0	 0.00%	8	 0.19%
 -5:	0	 0.00%	17	 0.41%
 -4:	0	 0.00%	20	 0.48%
 -3:	1	 0.02%	41	 0.98%
 -2:	1	 0.02%	75	 1.79%
 -1:	4	 0.08%	119	 2.84%
--------------------------------------
  0:	9	 0.18%	232	 5.53%
  1:	20	 0.40%	281	 6.70%
  2:	28	 0.56%	310	 7.40%
  3:	46	 0.92%	319	 7.61%
  4:	87	 1.75%	364	 8.68%
  5:	119	 2.39%	333	 7.94%
  6:	167	 3.35%	309	 7.37%
  7:	213	 4.27%	236	 5.63%
  8:	264	 5.30%	252	 6.01%
  9:	403	 8.09%	193	 4.60%
 10:	492	 9.87%	266	 6.35%
 11:	361	 7.24%	189	 4.51%
 12:	394	 7.91%	277	 6.61%
 13:	367	 7.36%	120	 2.86%
 14:	393	 7.89%	104	 2.48%
 15:	266	 5.34%	62	 1.48%
 16:	361	 7.24%	43	 1.03%
 17:	296	 5.94%	0	 0.00%
 18:	106	 2.13%	0	 0.00%
 19:	69	 1.38%	0	 0.00%
 20:	517	10.37%	18	 0.43%



*** Completed Phase 1 route (0:00:00.4 342.4M) ***


Total length: 4.459e+04um, number of vias: 31642
M1(H) length: 1.331e+03um, number of vias: 13898
M2(V) length: 1.218e+04um, number of vias: 11463
M3(H) length: 1.544e+04um, number of vias: 4138
M4(V) length: 7.735e+03um, number of vias: 1016
M5(H) length: 1.370e+03um, number of vias: 906
M6(V) length: 5.816e+03um, number of vias: 106
M7(H) length: 9.968e+01um, number of vias: 87
M8(V) length: 5.534e+02um, number of vias: 14
M9(H) length: 1.680e+00um, number of vias: 14
M10(V) length: 6.720e+01um
*** Completed Phase 2 route (0:00:00.3 342.4M) ***

*** Finished all Phases (cpu=0:00:00.8 mem=342.4M) ***
Peak Memory Usage was 347.9M 
*** Finished trialRoute (cpu=0:00:00.8 mem=342.4M) ***

Extraction called for design 'RegFile' of instances=3542 and nets=4091 using extraction engine 'preRoute' .
Default RC Extraction called for design RegFile.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 335.133M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 342.4M)
Number of Loop : 0
Start delay calculation (mem=342.398M)...
Delay calculation completed. (cpu=0:00:00.4 real=0:00:01.0 mem=342.398M 0)
*** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 342.4M) ***

------------------------------------------------------------
     Summary (cpu=0.05min real=0.05min mem=342.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  6.529  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  1056   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     32 (452)     |   -0.500   |     34 (454)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 88.036%
Routing Overflow: 0.14% H and 9.65% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 342.4M **
*info: Start fixing DRV (Mem = 342.40M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (342.4M)
*info: 16 clock nets excluded
*info: 2 special nets excluded.
*info: 3 no-driver nets excluded.
*info: 16 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=342.4M) ***
*info: There are 9 candidate Buffer cells
*info: There are 6 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.880355
Start fixing design rules ... (0:00:00.0 342.4M)
Done fixing design rule (0:00:00.9 342.4M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.880355
*** Completed dpFixDRCViolation (0:00:01.0 342.4M)

*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    0
*info:   Max tran violations:   452
*info:   Prev Max cap violations:    0
*info:   Prev Max tran violations:   452
*info: Start fixing DRV while maintaining existing placement ...
*** Starting dpFixDRCViolation (342.4M)
*info: 16 clock nets excluded
*info: 2 special nets excluded.
*info: 3 no-driver nets excluded.
*info: 16 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=342.4M) ***
Start fixing design rules ... (0:00:00.0 342.4M)
Done fixing design rule (0:00:00.1 342.5M)

Summary:
2 buffers added on 2 nets (with 0 driver resized)

Density after buffering = 0.881159
default core: bins with density >  0.75 = 63.9 % ( 23 / 36 )
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=342.5M  mem(used)=0.0M***
Ripped up 0 affected routes.

Re-routing 2 un-routed nets (0:00:00.3 342.5M)
Total net count = 4093; Percent unrouted = 0.0
Done re-routing un-routed nets (0:00:00.3 342.5M)
*** Completed dpFixDRCViolation (0:00:00.3 342.5M)

Extraction called for design 'RegFile' of instances=3544 and nets=4093 using extraction engine 'preRoute' .
Default RC Extraction called for design RegFile.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 342.488M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 342.5M)
Number of Loop : 0
Start delay calculation (mem=342.477M)...
Delay calculation completed. (cpu=0:00:00.4 real=0:00:00.0 mem=342.477M 0)
*** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 342.5M) ***
*info: DRV Fixing Iteration 2.
*info: Remaining violations:
*info:   Max cap violations:    0
*info:   Max tran violations:   452
*info:   Prev Max cap violations:    0
*info:   Prev Max tran violations:   452
*info:
*info: Completed fixing DRV (CPU Time = 0:00:02, Mem = 342.48M).

------------------------------------------------------------
     Summary (cpu=0.04min real=0.03min mem=342.5M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  6.529  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  1056   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     32 (452)     |   -0.500   |     34 (454)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 88.116%
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 342.5M **

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=342.5M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  6.529  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  1056   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     32 (452)     |   -0.500   |     34 (454)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 88.116%
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 342.5M **
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.2)
*** Starting trialRoute (mem=342.5M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 16 nets with 1 extra space.
routingBox: (0 0) (179540 178520)
coreBox:    (8360 8120) (171540 170520)
There are 16 prerouted nets with extraSpace.

Phase 1a route (0:00:00.0 343.7M):
Est net length = 3.666e+04um = 1.521e+04H + 2.145e+04V
Usage: (26.9%H 48.5%V) = (2.393e+04um 4.199e+04um) = (24868 25319)
Obstruct: 792 = 0 (0.0%H) + 792 (15.9%V)
Overflow: 280 = 5 (0.11% H) + 274 (6.54% V)
Number obstruct path=491 reroute=0

There are 16 prerouted nets with extraSpace.
Phase 1b route (0:00:00.0 345.0M):
Usage: (27.4%H 48.9%V) = (2.436e+04um 4.239e+04um) = (25317 25550)
Overflow: 371 = 1 (0.02% H) + 370 (8.82% V)

There are 16 prerouted nets with extraSpace.
Phase 1c route (0:00:00.0 345.0M):
Usage: (27.3%H 48.9%V) = (2.430e+04um 4.239e+04um) = (25262 25554)
Overflow: 347 = 0 (0.00% H) + 347 (8.27% V)

Phase 1d route (0:00:00.0 345.0M):
Usage: (27.4%H 49.0%V) = (2.433e+04um 4.242e+04um) = (25292 25582)
Overflow: 321 = 0 (0.00% H) + 321 (7.67% V)

Phase 1e route (0:00:00.0 345.7M):
Usage: (27.8%H 49.2%V) = (2.475e+04um 4.256e+04um) = (25727 25714)
Overflow: 93 = 0 (0.00% H) + 93 (2.22% V)

Phase 1f route (0:00:00.0 345.7M):
Usage: (28.0%H 49.3%V) = (2.485e+04um 4.261e+04um) = (25829 25757)
Overflow: 41 = 0 (0.00% H) + 41 (0.97% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.02%
 -2:	0	 0.00%	2	 0.05%
 -1:	0	 0.00%	36	 0.86%
--------------------------------------
  0:	5	 0.10%	255	 6.08%
  1:	12	 0.24%	231	 5.51%
  2:	16	 0.32%	293	 6.99%
  3:	28	 0.56%	388	 9.26%
  4:	55	 1.10%	423	10.09%
  5:	89	 1.79%	408	 9.73%
  6:	153	 3.07%	319	 7.61%
  7:	181	 3.63%	289	 6.89%
  8:	231	 4.63%	249	 5.94%
  9:	387	 7.76%	211	 5.03%
 10:	459	 9.21%	258	 6.15%
 11:	387	 7.76%	184	 4.39%
 12:	420	 8.43%	282	 6.73%
 13:	409	 8.21%	126	 3.01%
 14:	439	 8.81%	108	 2.58%
 15:	304	 6.10%	67	 1.60%
 16:	389	 7.80%	44	 1.05%
 17:	312	 6.26%	0	 0.00%
 18:	101	 2.03%	0	 0.00%
 19:	55	 1.10%	0	 0.00%
 20:	552	11.08%	18	 0.43%


Global route (cpu=0.2s real=0.0s 344.4M)
Phase 1l route (0:00:00.3 344.4M):
There are 16 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (30.5%H 57.8%V) = (2.708e+04um 4.999e+04um) = (28149 30206)
Overflow: 409 = 6 (0.12% H) + 402 (9.60% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -8:	0	 0.00%	1	 0.02%
 -7:	0	 0.00%	3	 0.07%
 -6:	0	 0.00%	7	 0.17%
 -5:	0	 0.00%	15	 0.36%
 -4:	0	 0.00%	20	 0.48%
 -3:	1	 0.02%	36	 0.86%
 -2:	1	 0.02%	81	 1.93%
 -1:	3	 0.06%	124	 2.96%
--------------------------------------
  0:	11	 0.22%	224	 5.34%
  1:	23	 0.46%	280	 6.68%
  2:	23	 0.46%	326	 7.78%
  3:	45	 0.90%	314	 7.49%
  4:	83	 1.67%	364	 8.68%
  5:	125	 2.51%	334	 7.97%
  6:	172	 3.45%	301	 7.18%
  7:	200	 4.01%	243	 5.80%
  8:	263	 5.28%	251	 5.99%
  9:	410	 8.23%	194	 4.63%
 10:	495	 9.93%	266	 6.35%
 11:	361	 7.24%	182	 4.34%
 12:	389	 7.80%	282	 6.73%
 13:	373	 7.48%	117	 2.79%
 14:	395	 7.93%	105	 2.50%
 15:	274	 5.50%	61	 1.46%
 16:	355	 7.12%	43	 1.03%
 17:	294	 5.90%	0	 0.00%
 18:	104	 2.09%	0	 0.00%
 19:	70	 1.40%	0	 0.00%
 20:	514	10.31%	18	 0.43%



*** Completed Phase 1 route (0:00:00.5 342.5M) ***


Total length: 4.461e+04um, number of vias: 31647
M1(H) length: 1.330e+03um, number of vias: 13902
M2(V) length: 1.210e+04um, number of vias: 11449
M3(H) length: 1.541e+04um, number of vias: 4155
M4(V) length: 7.828e+03um, number of vias: 999
M5(H) length: 1.391e+03um, number of vias: 908
M6(V) length: 5.832e+03um, number of vias: 115
M7(H) length: 1.193e+02um, number of vias: 91
M8(V) length: 5.103e+02um, number of vias: 14
M9(H) length: 1.680e+00um, number of vias: 14
M10(V) length: 8.160e+01um
*** Completed Phase 2 route (0:00:00.3 342.5M) ***

*** Finished all Phases (cpu=0:00:00.8 mem=342.5M) ***
Peak Memory Usage was 348.4M 
*** Finished trialRoute (cpu=0:00:00.9 mem=342.5M) ***

Extraction called for design 'RegFile' of instances=3544 and nets=4093 using extraction engine 'preRoute' .
Default RC Extraction called for design RegFile.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 335.211M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 342.5M)
Number of Loop : 0
Start delay calculation (mem=342.477M)...
Delay calculation completed. (cpu=0:00:00.4 real=0:00:00.0 mem=342.477M 0)
*** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 342.5M) ***
*** Timing Is met
*** Check timing (0:00:00.8)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 342.5M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  6.520  |  9.079  |  7.350  |  7.073  |  6.520  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |
|          All Paths:|  1056   |   512   |  1024   |   32    |   32    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     32 (452)     |   -0.500   |     34 (454)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 88.116%
Routing Overflow: 0.12% H and 9.60% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 342.8M **
*** Finished optDesign ***
<CMD_INTERNAL> endECO
<CMD_INTERNAL> cleanupECO
<CMD_INTERNAL> initECO temp/ipo2_hold.txt
<CMD> setExtractRCMode -engine postRoute -effortLevel low
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> extractRC
Extraction called for design 'RegFile' of instances=3544 and nets=4093 using extraction engine 'postRoute' at effort level 'low' .
Detail RC Extraction called for design RegFile.
Process corner(s) are loaded.
Loading corner...  ./../../../../fac1/fcampi/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/captables/NCSU_FreePDK_45nm.capTbl
extractDetailRC Option : -outfile ./RegFile_uldicL_16155.rcdb.d 
RC Mode: Detail [Extended CapTable, RC Table Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 342.8M)
Creating parasitic data file './RegFile_uldicL_16155.rcdb.d/header.seq' for storing RC.
Extracted 10.0037% (CPU Time= 0:00:00.1  MEM= 355.0M)
Extracted 20.0033% (CPU Time= 0:00:00.1  MEM= 355.4M)
Extracted 30.0029% (CPU Time= 0:00:00.1  MEM= 355.4M)
Extracted 40.0025% (CPU Time= 0:00:00.2  MEM= 355.4M)
Extracted 50.0042% (CPU Time= 0:00:00.2  MEM= 355.7M)
Extracted 60.0037% (CPU Time= 0:00:00.2  MEM= 355.9M)
Extracted 70.0033% (CPU Time= 0:00:00.3  MEM= 356.3M)
Extracted 80.0029% (CPU Time= 0:00:00.3  MEM= 356.5M)
Extracted 90.0025% (CPU Time= 0:00:00.4  MEM= 356.7M)
Extracted 100% (CPU Time= 0:00:00.5  MEM= 356.7M)
Nr. Extracted Resistors     : 79659
Nr. Extracted Ground Cap.   : 83749
Nr. Extracted Coupling Cap. : 109328
Opening parasitic data file './RegFile_uldicL_16155.rcdb.d/header.seq' for reading.
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.2fF, relative_c_threshold=1 and total_c_threshold=0fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 344.8M)
Creating parasitic data file './RegFile_uldicL_16155.rcdb_Filter.rcdb.d/header.seq' for storing RC.
Closing parasitic data file './RegFile_uldicL_16155.rcdb.d/header.seq'. 4090 times net's RC data read were performed.
Opening parasitic data file './RegFile_uldicL_16155.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:02.0  MEM: 342.820M)
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 335.6M **
setExtractRCMode -engine preRoute
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0;
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=335.6M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=335.6M) ***

Extraction called for design 'RegFile' of instances=3544 and nets=4093 using extraction engine 'preRoute' .
Default RC Extraction called for design RegFile.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 335.555M)
*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:         CLKBUF_X1         -   NangateOpenCellLibrary
*info:            BUF_X1         -   NangateOpenCellLibrary
*info:         CLKBUF_X2         -   NangateOpenCellLibrary
*info:            BUF_X2         -   NangateOpenCellLibrary
*info:         CLKBUF_X3         -   NangateOpenCellLibrary
*info:            BUF_X4         -   NangateOpenCellLibrary
*info:            BUF_X8         -   NangateOpenCellLibrary
*info:           BUF_X16         -   NangateOpenCellLibrary
*info:           BUF_X32         -   NangateOpenCellLibrary
*** Started fixing hold violations - preprocessing (CPU=0:00:00.0, totSessionCpu=0:00:47.1, mem=335.6M)
Setting analysis mode to hold ...
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 342.8M)
Number of Loop : 0
Start delay calculation (mem=342.820M)...
Delay calculation completed. (cpu=0:00:00.4 real=0:00:01.0 mem=342.820M 0)
*** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 342.8M) ***
--------------------------------------------------- 
   Hold Violation Summary with Target Slack 
--------------------------------------------------- 
 Target slack: 0.000 ns
 Worst Slack : 0.000 ns 
 TNS         : 0.000 ns 
 Viol paths  : 0 
 Max Local density  : 0.980 

 TNS and Viol paths do not include clock gating violations.
--------------------------------------------------- 
*** Started fixing hold violations, collecting hold timing (CPU=0:00:01.0, totSessionCpu=0:00:48.1, mem=343.1M)
*** Hold timing met, No need to fix hold violation 
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=335.6M  mem(used)=0.0M***
Ripped up 0 affected routes.
Total net length = 3.262e+04 (1.455e+04 1.807e+04) (ext = 4.092e+03)
default core: bins with density >  0.75 = 63.9 % ( 23 / 36 )
*** Starting trialRoute (mem=335.6M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 16 nets with 1 extra space.
routingBox: (0 0) (179540 178520)
coreBox:    (8360 8120) (171540 170520)
There are 16 prerouted nets with extraSpace.

Phase 1a route (0:00:00.0 335.6M):
Est net length = 3.666e+04um = 1.521e+04H + 2.145e+04V
Usage: (26.9%H 48.5%V) = (2.393e+04um 4.199e+04um) = (24868 25319)
Obstruct: 792 = 0 (0.0%H) + 792 (15.9%V)
Overflow: 280 = 5 (0.11% H) + 274 (6.54% V)
Number obstruct path=491 reroute=0

There are 16 prerouted nets with extraSpace.
Phase 1b route (0:00:00.0 336.6M):
Usage: (27.4%H 48.9%V) = (2.436e+04um 4.239e+04um) = (25317 25550)
Overflow: 371 = 1 (0.02% H) + 370 (8.82% V)

There are 16 prerouted nets with extraSpace.
Phase 1c route (0:00:00.0 336.6M):
Usage: (27.3%H 48.9%V) = (2.430e+04um 4.239e+04um) = (25262 25554)
Overflow: 347 = 0 (0.00% H) + 347 (8.27% V)

Phase 1d route (0:00:00.0 336.6M):
Usage: (27.4%H 49.0%V) = (2.433e+04um 4.242e+04um) = (25292 25582)
Overflow: 321 = 0 (0.00% H) + 321 (7.67% V)

Phase 1e route (0:00:00.0 337.1M):
Usage: (27.8%H 49.2%V) = (2.475e+04um 4.256e+04um) = (25727 25714)
Overflow: 93 = 0 (0.00% H) + 93 (2.22% V)

Phase 1f route (0:00:00.0 337.1M):
Usage: (28.0%H 49.3%V) = (2.485e+04um 4.261e+04um) = (25829 25757)
Overflow: 41 = 0 (0.00% H) + 41 (0.97% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.02%
 -2:	0	 0.00%	2	 0.05%
 -1:	0	 0.00%	36	 0.86%
--------------------------------------
  0:	5	 0.10%	255	 6.08%
  1:	12	 0.24%	231	 5.51%
  2:	16	 0.32%	293	 6.99%
  3:	28	 0.56%	388	 9.26%
  4:	55	 1.10%	423	10.09%
  5:	89	 1.79%	408	 9.73%
  6:	153	 3.07%	319	 7.61%
  7:	181	 3.63%	289	 6.89%
  8:	231	 4.63%	249	 5.94%
  9:	387	 7.76%	211	 5.03%
 10:	459	 9.21%	258	 6.15%
 11:	387	 7.76%	184	 4.39%
 12:	420	 8.43%	282	 6.73%
 13:	409	 8.21%	126	 3.01%
 14:	439	 8.81%	108	 2.58%
 15:	304	 6.10%	67	 1.60%
 16:	389	 7.80%	44	 1.05%
 17:	312	 6.26%	0	 0.00%
 18:	101	 2.03%	0	 0.00%
 19:	55	 1.10%	0	 0.00%
 20:	552	11.08%	18	 0.43%


Global route (cpu=0.2s real=0.0s 336.1M)
Phase 1l route (0:00:00.3 336.1M):
There are 16 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (30.5%H 57.8%V) = (2.708e+04um 4.999e+04um) = (28149 30206)
Overflow: 409 = 6 (0.12% H) + 402 (9.60% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -8:	0	 0.00%	1	 0.02%
 -7:	0	 0.00%	3	 0.07%
 -6:	0	 0.00%	7	 0.17%
 -5:	0	 0.00%	15	 0.36%
 -4:	0	 0.00%	20	 0.48%
 -3:	1	 0.02%	36	 0.86%
 -2:	1	 0.02%	81	 1.93%
 -1:	3	 0.06%	124	 2.96%
--------------------------------------
  0:	11	 0.22%	224	 5.34%
  1:	23	 0.46%	280	 6.68%
  2:	23	 0.46%	326	 7.78%
  3:	45	 0.90%	314	 7.49%
  4:	83	 1.67%	364	 8.68%
  5:	125	 2.51%	334	 7.97%
  6:	172	 3.45%	301	 7.18%
  7:	200	 4.01%	243	 5.80%
  8:	263	 5.28%	251	 5.99%
  9:	410	 8.23%	194	 4.63%
 10:	495	 9.93%	266	 6.35%
 11:	361	 7.24%	182	 4.34%
 12:	389	 7.80%	282	 6.73%
 13:	373	 7.48%	117	 2.79%
 14:	395	 7.93%	105	 2.50%
 15:	274	 5.50%	61	 1.46%
 16:	355	 7.12%	43	 1.03%
 17:	294	 5.90%	0	 0.00%
 18:	104	 2.09%	0	 0.00%
 19:	70	 1.40%	0	 0.00%
 20:	514	10.31%	18	 0.43%



*** Completed Phase 1 route (0:00:00.5 335.6M) ***


Total length: 4.461e+04um, number of vias: 31647
M1(H) length: 1.330e+03um, number of vias: 13902
M2(V) length: 1.210e+04um, number of vias: 11449
M3(H) length: 1.541e+04um, number of vias: 4155
M4(V) length: 7.828e+03um, number of vias: 999
M5(H) length: 1.391e+03um, number of vias: 908
M6(V) length: 5.832e+03um, number of vias: 115
M7(H) length: 1.193e+02um, number of vias: 91
M8(V) length: 5.103e+02um, number of vias: 14
M9(H) length: 1.680e+00um, number of vias: 14
M10(V) length: 8.160e+01um
*** Completed Phase 2 route (0:00:00.3 335.6M) ***

*** Finished all Phases (cpu=0:00:00.9 mem=335.6M) ***
Peak Memory Usage was 340.1M 
*** Finished trialRoute (cpu=0:00:00.9 mem=335.6M) ***

Extraction called for design 'RegFile' of instances=3544 and nets=4093 using extraction engine 'preRoute' .
Default RC Extraction called for design RegFile.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 335.555M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 342.8M)
Number of Loop : 0
Start delay calculation (mem=342.820M)...
Delay calculation completed. (cpu=0:00:00.4 real=0:00:01.0 mem=342.820M 0)
*** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 342.8M) ***
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 342.8M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 342.8M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  6.520  |  9.079  |  7.350  |  7.073  |  6.520  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |
|          All Paths:|  1056   |   512   |  1024   |   32    |   32    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.248  |  0.248  |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   512   |   512   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     32 (452)     |   -0.500   |     34 (454)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 88.116%
Routing Overflow: 0.12% H and 9.60% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 335.6M **
*** Finished optDesign ***
<CMD_INTERNAL> endECO
<CMD_INTERNAL> cleanupECO
<CMD> saveNetlist results/verilog/RegFile.postcts.v
Writing Netlist "results/verilog/RegFile.postcts.v" ...
<CMD> saveDesign ./DBS/06-postCtsOpt.enc -relativePath -compress
Redoing specifyClockTree ...
Checking spec file integrity...
Writing Netlist "./DBS/06-postCtsOpt.enc.dat/RegFile.v.gz" ...
Calling write_sdc ... 
Saving clock tree spec file './DBS/06-postCtsOpt.enc.dat/RegFile.ctstch' ...
Saving configuration ...
Saving preference file ./DBS/06-postCtsOpt.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=337.6M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=337.6M) ***
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
Creating constraint file...
<CMD> setExtractRCMode -engine postRoute -effortLevel low
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> extractRC
Extraction called for design 'RegFile' of instances=3544 and nets=4093 using extraction engine 'postRoute' at effort level 'low' .
Detail RC Extraction called for design RegFile.
Process corner(s) are loaded.
Loading corner...  ./../../../../fac1/fcampi/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/captables/NCSU_FreePDK_45nm.capTbl
extractDetailRC Option : -outfile ./RegFile_uldicL_16155.rcdb.d -maxResLength 200 
RC Mode: Detail [Extended CapTable, RC Table Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 338.6M)
Creating parasitic data file './RegFile_uldicL_16155.rcdb.d/header.seq' for storing RC.
Extracted 10.0037% (CPU Time= 0:00:00.1  MEM= 348.9M)
Extracted 20.0033% (CPU Time= 0:00:00.2  MEM= 349.2M)
Extracted 30.0029% (CPU Time= 0:00:00.2  MEM= 349.2M)
Extracted 40.0025% (CPU Time= 0:00:00.2  MEM= 349.2M)
Extracted 50.0042% (CPU Time= 0:00:00.2  MEM= 349.4M)
Extracted 60.0037% (CPU Time= 0:00:00.2  MEM= 349.7M)
Extracted 70.0033% (CPU Time= 0:00:00.3  MEM= 350.1M)
Extracted 80.0029% (CPU Time= 0:00:00.3  MEM= 350.2M)
Extracted 90.0025% (CPU Time= 0:00:00.4  MEM= 350.5M)
Extracted 100% (CPU Time= 0:00:00.6  MEM= 350.5M)
Nr. Extracted Resistors     : 79659
Nr. Extracted Ground Cap.   : 83749
Nr. Extracted Coupling Cap. : 109328
Opening parasitic data file './RegFile_uldicL_16155.rcdb.d/header.seq' for reading.
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.2fF, relative_c_threshold=1 and total_c_threshold=0fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 339.6M)
Creating parasitic data file './RegFile_uldicL_16155.rcdb_Filter.rcdb.d/header.seq' for storing RC.
Closing parasitic data file './RegFile_uldicL_16155.rcdb.d/header.seq'. 4090 times net's RC data read were performed.
Opening parasitic data file './RegFile_uldicL_16155.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:02.0  MEM: 338.602M)
<CMD> setAnalysisMode -checkType hold -asyncChecks async -skew true -clockPropagation sdcControl
<CMD> timeDesign -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -hold -outDir results/timing/06-postCTSOpt-timeDesign.hold

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.247  |  0.247  |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   512   |   512   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 88.116%
------------------------------------------------------------
Reported timing to dir results/timing/06-postCTSOpt-timeDesign.hold
Total CPU time: 0.95 sec
Total Real time: 1.0 sec
Total Memory Usage: 350.082031 Mbytes
<CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 >  results/timing/06-postCtsOpt_hold.rpt
<CMD> setAnalysisMode -checkType setup -asyncChecks async -skew true -clockPropagation sdcControl
<CMD> timeDesign -drvReports -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -outDir ./results/timing/06-postCTSOpt-timeDesign.setup

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  6.447  |  9.081  |  7.316  |  7.027  |  6.447  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |
|          All Paths:|  1056   |   512   |  1024   |   32    |   32    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     32 (452)     |   -0.500   |     34 (454)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 88.116%
------------------------------------------------------------
Reported timing to dir ./results/timing/06-postCTSOpt-timeDesign.setup
Total CPU time: 1.05 sec
Total Real time: 1.0 sec
Total Memory Usage: 350.265625 Mbytes
<CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 >  results/timing/06-postCtsOpt_setup.rpt
<CMD> summaryReport -outfile results/summary/06-postCTSOpt.rpt
Start to collect the design information.
Build netlist information for Cell RegFile.
Finish to collect the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Generating Assign Statements report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file results/summary/06-postCTSOpt.rpt.
<CMD> setAttribute -net clk -weight 100
setAttribute -net clk -weight 100
<CMD> setAttribute -net clk -avoid_detour true
setAttribute -net clk -avoid_detour true
<CMD> setAttribute -net clk -bottom_preferred_routing_layer 2
setAttribute -net clk -bottom_preferred_routing_layer 2
<CMD> setAttribute -net clk -top_preferred_routing_layer 4
setAttribute -net clk -top_preferred_routing_layer 4
<CMD> setNanoRouteMode -quiet -drouteFixAntenna false
<CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode false
<CMD> setNanoRouteMode -quiet -routeAntennaCellName default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeSiEffort medium
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
<CMD> setNanoRouteMode -quiet -drouteAutoStop false
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 5
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeUseBlockageForAutoGgrid true
<CMD> globalDetailRoute

globalDetailRoute

#Start globalDetailRoute on Thu Nov 14 11:50:29 2013
#
#Generating timing graph information, please wait...
#4090 total nets, 16 already routed, 16 will ignore in trialRoute
#Dump tif for version 2.1
**WARN: (ENCEXT-1082):	Option '-engine detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-1090):	Option '-effortLevel low' specified in past directly by user or in-directly through 'timeDesign -signoff' or similar command. And option '-engine detail' specified now. User is recommended to use either '-engine postRoute [-effortLevel <value>]' or '-engine default|detail|cce|signoff' because '-engine default|detail|cce|signoff' has implicit meaning for '-effortLevel'. In this case, most recent engine option specified '-engine detail' will be honored by the tool and '-effortLevel' ignored.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
#Write timing file took: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 343.00 (Mb)
#Done generating timing graph information.
#Start reading timing information from file .timing_file.tif ...
#
#The worst setup slack read in is 6.391  
#
#No hold time constraints read in
#Read in timing information for 66 ports, 3544 instances from timing file .timing_file.tif.
#NanoRoute Version v09.10-p020 NR091118-1115/USR62-UB
#Merging special wires...
#Using S.M.A.R.T. routing technology.
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done.
#
#Analyzing routing resource...
#Routing resource analysis is done.
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H        1849      77.07%
#  Metal 2        V        1849       0.00%
#  Metal 3        H        1849       0.00%
#  Metal 4        V        1849       0.00%
#  Metal 5        H        1849       0.00%
#  Metal 6        V        1849       0.00%
#  Metal 7        H        1849      15.14%
#  Metal 8        V        1849      23.53%
#  Metal 9        H        1849      66.09%
#  Metal 10       V        1849      57.06%
#  ------------------------------------------
#  Total                  18490      23.89%
#
#  16 nets (0.39%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 344.00 (Mb)
#
#start global routing iteration 1...
#
#setting timing driven routing constraints ...
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 344.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 347.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 348.00 (Mb)
#
#start global routing iteration 4...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 348.00 (Mb)
#
#start global routing iteration 5...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 348.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)         (7-9)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2    316(17.1%)     92(4.98%)     33(1.78%)     15(0.81%)   (24.7%)
#   Metal 3      5(0.27%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.27%)
#   Metal 4    150(8.11%)      0(0.00%)      0(0.00%)      0(0.00%)   (8.11%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal 10      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    471(2.93%)     92(0.57%)     33(0.21%)     15(0.09%)   (3.81%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 9
#
#Complete Global Routing.
#Total wire length = 47684 um.
#Total half perimeter of net bounding box = 33474 um.
#Total wire length on LAYER metal1 = 968 um.
#Total wire length on LAYER metal2 = 10835 um.
#Total wire length on LAYER metal3 = 19352 um.
#Total wire length on LAYER metal4 = 12835 um.
#Total wire length on LAYER metal5 = 3693 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 22099
#Up-Via Summary (total 22099):
#           
#-----------------------
#  Metal 1        10322
#  Metal 2         8313
#  Metal 3         3073
#  Metal 4          391
#-----------------------
#                 22099 
#
#Max overcon = 9 tracks.
#Total overcon = 3.81%.
#Worst layer Gcell overcon rate = 24.66%.
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 1.00 (Mb)
#Total memory = 344.00 (Mb)
#Peak memory = 376.00 (Mb)
#Worst slack with path group effect 6.964000
#Using S.M.A.R.T. routing technology.
#routeSiEffort set to medium
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 122
#cpu time = 00:00:16, elapsed time = 00:00:16, memory = 351.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 1
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 351.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 351.00 (Mb)
#Complete Detail Routing.
#Total wire length = 47289 um.
#Total half perimeter of net bounding box = 33474 um.
#Total wire length on LAYER metal1 = 1317 um.
#Total wire length on LAYER metal2 = 13595 um.
#Total wire length on LAYER metal3 = 17214 um.
#Total wire length on LAYER metal4 = 10285 um.
#Total wire length on LAYER metal5 = 4878 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 37594
#Up-Via Summary (total 37594):
#           
#-----------------------
#  Metal 1        13858
#  Metal 2        16758
#  Metal 3         5382
#  Metal 4         1596
#-----------------------
#                 37594 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#detailRoute Statistics:
#Cpu time = 00:00:19
#Elapsed time = 00:00:19
#Increased memory = 0.00 (Mb)
#Total memory = 344.00 (Mb)
#Peak memory = 376.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:25
#Elapsed time = 00:00:25
#Increased memory = -6.00 (Mb)
#Total memory = 344.00 (Mb)
#Peak memory = 376.00 (Mb)
#Number of warnings = 0
#Total number of warnings = 0
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Nov 14 11:50:55 2013
#
<CMD> saveNetlist results/verilog/RegFile.route.v
Writing Netlist "results/verilog/RegFile.route.v" ...
<CMD> saveDesign ./DBS/07-route.enc -relativePath -compress
Redoing specifyClockTree ...
Checking spec file integrity...
Writing Netlist "./DBS/07-route.enc.dat/RegFile.v.gz" ...
Calling write_sdc ... 
Saving clock tree spec file './DBS/07-route.enc.dat/RegFile.ctstch' ...
Saving configuration ...
Saving preference file ./DBS/07-route.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=347.3M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=347.3M) ***
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
Creating constraint file...
<CMD> setAnalysisMode -analysisType single -checkType setup -skew true -clockPropagation sdcControl
<CMD> setExtractRCMode -engine postRoute -effortLevel low
<CMD> extractRC
Extraction called for design 'RegFile' of instances=3544 and nets=4093 using extraction engine 'postRoute' at effort level 'low' .
Detail RC Extraction called for design RegFile.
Process corner(s) are loaded.
Loading corner...  ./../../../../fac1/fcampi/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/captables/NCSU_FreePDK_45nm.capTbl
extractDetailRC Option : -outfile ./RegFile_uldicL_16155.rcdb.d -maxResLength 200 
RC Mode: Detail [Extended CapTable, RC Table Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 348.3M)
Creating parasitic data file './RegFile_uldicL_16155.rcdb.d/header.seq' for storing RC.
Extracted 10.0055% (CPU Time= 0:00:00.2  MEM= 353.6M)
Extracted 20.0052% (CPU Time= 0:00:00.2  MEM= 353.8M)
Extracted 30.0049% (CPU Time= 0:00:00.2  MEM= 354.2M)
Extracted 40.0046% (CPU Time= 0:00:00.2  MEM= 354.5M)
Extracted 50.0043% (CPU Time= 0:00:00.2  MEM= 354.7M)
Extracted 60.004% (CPU Time= 0:00:00.3  MEM= 355.0M)
Extracted 70.0037% (CPU Time= 0:00:00.3  MEM= 355.1M)
Extracted 80.0035% (CPU Time= 0:00:00.4  MEM= 355.2M)
Extracted 90.0032% (CPU Time= 0:00:00.4  MEM= 355.3M)
Extracted 100% (CPU Time= 0:00:00.5  MEM= 355.3M)
Nr. Extracted Resistors     : 72285
Nr. Extracted Ground Cap.   : 76371
Nr. Extracted Coupling Cap. : 135168
Opening parasitic data file './RegFile_uldicL_16155.rcdb.d/header.seq' for reading.
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.2fF, relative_c_threshold=1 and total_c_threshold=0fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 348.3M)
Creating parasitic data file './RegFile_uldicL_16155.rcdb_Filter.rcdb.d/header.seq' for storing RC.
Closing parasitic data file './RegFile_uldicL_16155.rcdb.d/header.seq'. 4090 times net's RC data read were performed.
Opening parasitic data file './RegFile_uldicL_16155.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:02.0  MEM: 348.254M)
<CMD> setAnalysisMode -checkType hold -skew true -clockPropagation sdcControl
<CMD> timeDesign -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -hold -outDir results/timing/07-route-timeDesign.hold

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.247  |  0.247  |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   512   |   512   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 88.116%
------------------------------------------------------------
Reported timing to dir results/timing/07-route-timeDesign.hold
Total CPU time: 1.01 sec
Total Real time: 1.0 sec
Total Memory Usage: 354.265625 Mbytes
<CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 > results/timing/07-route.hold.rpt
<CMD> setAnalysisMode -analysisType single -checkType setup -skew true -clockPropagation sdcControl
<CMD> timeDesign -drvReports -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -outDir results/timing/07-route-timeDesign.setup

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  6.444  |  9.088  |  7.228  |  7.013  |  6.444  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |
|          All Paths:|  1056   |   512   |  1024   |   32    |   32    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     32 (452)     |   -0.500   |     34 (454)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 88.116%
------------------------------------------------------------
Reported timing to dir results/timing/07-route-timeDesign.setup
Total CPU time: 1.13 sec
Total Real time: 2.0 sec
Total Memory Usage: 354.523438 Mbytes
<CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 > results/timing/07-route.setup.rpt
<CMD> summaryReport -outfile results/summary/07-route.rpt
Start to collect the design information.
Build netlist information for Cell RegFile.
Finish to collect the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Generating Assign Statements report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file results/summary/07-route.rpt.
<CMD> selectWire 10.3200 24.6750 10.3900 25.8650 2 {dataIn[2]}
<CMD> deselectAll
<CMD> selectWire 66.5800 2.2600 67.3800 87.0600 10 VDD
<CMD> deselectAll
<CMD> selectWire 42.8450 45.5000 48.0250 45.6400 5 n1214
<CMD> deselectAll
<CMD> selectInst U1742
<CMD> deselectAll
<CMD> addFiller -cell {FILLCELL_X32 FILLCELL_X16 FILLCELL_X8 FILLCELL_X4 FILLCELL_X2 FILLCELL_X1} -prefix FILL
*INFO: Adding fillers to top-module.
*INFO:   Added 10 filler insts (cell FILLCELL_X32 / prefix FILL).
*INFO:   Added 17 filler insts (cell FILLCELL_X16 / prefix FILL).
*INFO:   Added 69 filler insts (cell FILLCELL_X8 / prefix FILL).
*INFO:   Added 192 filler insts (cell FILLCELL_X4 / prefix FILL).
*INFO:   Added 1045 filler insts (cell FILLCELL_X2 / prefix FILL).
*INFO:   Added 0 filler inst  (cell FILLCELL_X1 / prefix FILL).
*INFO: Total 1333 filler insts added - prefix FILL (CPU: 0:00:00.0).
*INFO: Checking for DRC violations on added fillers.
*INFO: Iteration 0-#1, Found 0 DRC violation  (real: 0:00:01.0).
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
*INFO: End DRC Checks. (real: 0:00:01.0 ).
<CMD> fillNotch -reportfile results/fillnotch.rpt
VG: elapsed time: 1.00

  fillNotch ...... Starting .....
  fillNotch ...... Creating Sub-Areas
  fillNotch ...... End of Creating sub-areas
  The total number of 0 gaps are filled.
  The total number of 0 notches are filled.
  The total number of 0 holes are filled.
  The total number of 0 acute angles are filled.
  **********End: fillNotch **********
 (CPU: 0:00:00.8  MEM: 35.1M)


Info: fillNotch is completed.
<CMD> verifyConnectivity

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu Nov 14 11:53:25 2013

Design Name: RegFile
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (89.7700, 89.2600)
Error Limit = 1000; Warning Limit = 50
Check all nets

VC Elapsed Time: 0:00:00.0

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Thu Nov 14 11:53:25 2013
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.4  MEM: 1.000M)

<CMD> verifyGeometry -reportfile results/geometry.rpt -noSameNet -noMinSpacing
 *** Starting Verify Geometry (MEM: 362.9) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2160
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 2.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:02.0  MEM: 50.2M)

<CMD> setExtractRCMode -engine postRoute -effortLevel low
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> extractRC
Extraction called for design 'RegFile' of instances=4877 and nets=4093 using extraction engine 'postRoute' at effort level 'low' .
Detail RC Extraction called for design RegFile.
Process corner(s) are loaded.
Loading corner...  ./../../../../fac1/fcampi/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/captables/NCSU_FreePDK_45nm.capTbl
extractDetailRC Option : -outfile ./RegFile_uldicL_16155.rcdb.d -maxResLength 200 
RC Mode: Detail [Extended CapTable, RC Table Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 362.9M)
Creating parasitic data file './RegFile_uldicL_16155.rcdb.d/header.seq' for storing RC.
Extracted 10.0055% (CPU Time= 0:00:00.1  MEM= 367.5M)
Extracted 20.0052% (CPU Time= 0:00:00.2  MEM= 367.6M)
Extracted 30.0049% (CPU Time= 0:00:00.2  MEM= 368.0M)
Extracted 40.0046% (CPU Time= 0:00:00.2  MEM= 368.2M)
Extracted 50.0043% (CPU Time= 0:00:00.2  MEM= 368.5M)
Extracted 60.004% (CPU Time= 0:00:00.3  MEM= 368.7M)
Extracted 70.0037% (CPU Time= 0:00:00.3  MEM= 368.9M)
Extracted 80.0035% (CPU Time= 0:00:00.3  MEM= 369.1M)
Extracted 90.0032% (CPU Time= 0:00:00.4  MEM= 369.2M)
Extracted 100% (CPU Time= 0:00:00.5  MEM= 369.2M)
Nr. Extracted Resistors     : 72285
Nr. Extracted Ground Cap.   : 76371
Nr. Extracted Coupling Cap. : 135168
Opening parasitic data file './RegFile_uldicL_16155.rcdb.d/header.seq' for reading.
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.2fF, relative_c_threshold=1 and total_c_threshold=0fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 362.9M)
Creating parasitic data file './RegFile_uldicL_16155.rcdb_Filter.rcdb.d/header.seq' for storing RC.
Closing parasitic data file './RegFile_uldicL_16155.rcdb.d/header.seq'. 4090 times net's RC data read were performed.
Opening parasitic data file './RegFile_uldicL_16155.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:02.0  MEM: 362.918M)
<CMD> setAnalysisMode -checkType hold -skew true -clockPropagation sdcControl
<CMD> timeDesign -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -hold -outDir results/timing/08-finishing-timeDesign.hold

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.247  |  0.247  |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   512   |   512   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 100.000%
------------------------------------------------------------
Reported timing to dir results/timing/08-finishing-timeDesign.hold
Total CPU time: 0.98 sec
Total Real time: 1.0 sec
Total Memory Usage: 360.914062 Mbytes
<CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 > results/timing/08-finishing.hold.rpt
<CMD> setAnalysisMode -analysisType single -checkType setup -skew true -clockPropagation sdcControl
<CMD> timeDesign -drvReports -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -outDir results/timing/08-finishing-timeDesign.setup

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  6.444  |  9.088  |  7.228  |  7.013  |  6.444  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |
|          All Paths:|  1056   |   512   |  1024   |   32    |   32    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     32 (452)     |   -0.500   |     34 (454)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
Reported timing to dir results/timing/08-finishing-timeDesign.setup
Total CPU time: 1.07 sec
Total Real time: 1.0 sec
Total Memory Usage: 360.914062 Mbytes
<CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 > results/timing/08-finishing.setup.rpt
<CMD> defOut -placement -routing -floorplan results/RegFile.def
Writing DEF file 'results/RegFile.def', current time is Thu Nov 14 11:53:32 2013 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'results/RegFile.def' is written, current time is Thu Nov 14 11:53:32 2013 ...
<CMD> lefOut results/RegFile.lef
<CMD> saveNetlist -phys -excludeLeafCell results/verilog/RegFile.phys.v
Writing Netlist "results/verilog/RegFile.phys.v" ...
Pwr name (VDD).
Gnd name (VSS).
1 Pwr names and 1 Gnd names.
<CMD> saveNetlist -excludeLeafCell results/verilog/RegFile.final.v
Writing Netlist "results/verilog/RegFile.final.v" ...
<CMD> setExtractRCMode -engine postRoute
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> extractRC
Extraction called for design 'RegFile' of instances=4877 and nets=4093 using extraction engine 'postRoute' at effort level 'low' .
Detail RC Extraction called for design RegFile.
Process corner(s) are loaded.
Loading corner...  ./../../../../fac1/fcampi/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/captables/NCSU_FreePDK_45nm.capTbl
extractDetailRC Option : -outfile ./RegFile_uldicL_16155.rcdb.d -maxResLength 200 
RC Mode: Detail [Extended CapTable, RC Table Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 360.9M)
Creating parasitic data file './RegFile_uldicL_16155.rcdb.d/header.seq' for storing RC.
Extracted 10.0055% (CPU Time= 0:00:00.2  MEM= 368.3M)
Extracted 20.0052% (CPU Time= 0:00:00.2  MEM= 368.3M)
Extracted 30.0049% (CPU Time= 0:00:00.2  MEM= 368.3M)
Extracted 40.0046% (CPU Time= 0:00:00.2  MEM= 368.3M)
Extracted 50.0043% (CPU Time= 0:00:00.2  MEM= 368.6M)
Extracted 60.004% (CPU Time= 0:00:00.3  MEM= 368.8M)
Extracted 70.0037% (CPU Time= 0:00:00.3  MEM= 369.0M)
Extracted 80.0035% (CPU Time= 0:00:00.3  MEM= 369.1M)
Extracted 90.0032% (CPU Time= 0:00:00.4  MEM= 369.3M)
Extracted 100% (CPU Time= 0:00:00.5  MEM= 369.3M)
Nr. Extracted Resistors     : 72285
Nr. Extracted Ground Cap.   : 76371
Nr. Extracted Coupling Cap. : 135168
Opening parasitic data file './RegFile_uldicL_16155.rcdb.d/header.seq' for reading.
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.2fF, relative_c_threshold=1 and total_c_threshold=0fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 361.9M)
Creating parasitic data file './RegFile_uldicL_16155.rcdb_Filter.rcdb.d/header.seq' for storing RC.
Closing parasitic data file './RegFile_uldicL_16155.rcdb.d/header.seq'. 4090 times net's RC data read were performed.
Opening parasitic data file './RegFile_uldicL_16155.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:02.0  MEM: 360.914M)
<CMD> rcOut -spef results/RegFile.spef
Opening parasitic data file './RegFile_uldicL_16155.rcdb.d/header.seq' for reading.
Dumping Spef file.....
RC Out has the following PVT Info:
   RC-typical 
Printing D_NET...
Detail RC Out Completed (CPU Time= 0:00:00.3  MEM= 360.2M)
Closing parasitic data file './RegFile_uldicL_16155.rcdb.d/header.seq'. 4090 times net's RC data read were performed.
<CMD> do_extract_model results/$TOP.tlf
Topological Sorting (CPU = 0:00:00.0, MEM = 360.9M)
Number of Loop : 0
Start delay calculation (mem=360.914M)...
delayCal using detail RC...
Opening parasitic data file './RegFile_uldicL_16155.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 360.9M)
Closing parasitic data file './RegFile_uldicL_16155.rcdb.d/header.seq'. 4090 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.5 real=0:00:00.0 mem=360.914M 0)
Topological Sorting (CPU = 0:00:00.0, MEM = 360.9M)
Number of Loop : 0
Start delay calculation (mem=360.914M)...
delayCal using detail RC...
Delay calculation completed. (cpu=0:00:00.4 real=0:00:01.0 mem=360.914M 0)
*** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 360.9M) ***
Extracting timing model for cell 'RegFile' of library 'RegFile' into TLF file 
results/RegFile.tlf...
Timing model has been successfully extracted.  To report timing on the model, please use '-check_clocks' option in report_timing.  This is because timing checks tend to get mapped to boundary ports (especially clock ports) in the model.  'report_timing -check_clocks' considers clock paths that end at the reference end of a timing check and will lead to better timing violation correlation with the original netlist.
TAMODEL Cpu User Time =   17.3 sec
TAMODEL Memory Usage  =    2.2 MB
<CMD> saveDesign DBS/RegFile.final.enc
Redoing specifyClockTree ...
Checking spec file integrity...
Writing Netlist "DBS/RegFile.final.enc.dat/RegFile.v.gz" ...
Calling write_sdc ... 
Saving clock tree spec file 'DBS/RegFile.final.enc.dat/RegFile.ctstch' ...
Saving configuration ...
Saving preference file DBS/RegFile.final.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=364.0M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=364.0M) ***
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
Creating constraint file...
<CMD> summaryReport -outfile results/summary/08-finishing.rpt
Start to collect the design information.
Build netlist information for Cell RegFile.
Finish to collect the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Generating Assign Statements report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file results/summary/08-finishing.rpt.
<CMD> selectWire 20.7250 3.7800 20.8650 35.5600 4 {outA[2]}
<CMD> deselectAll
**ERROR: (ENCVB-45):	Failed to create violations in tool: .
**ERROR: (ENCVB-45):	Failed to create violations in tool: .
**ERROR: (ENCVB-45):	Failed to create violations in tool: .
**ERROR: (ENCVB-45):	Failed to create violations in tool: .
<CMD> selectWire 47.3800 2.2600 48.1800 87.0600 10 VDD
<CMD> setLayerPreference allM0 -isVisible 0
<CMD> setLayerPreference allM1Cont -isVisible 0
<CMD> setLayerPreference allM1 -isVisible 0
<CMD> setLayerPreference allM2Cont -isVisible 0
<CMD> setLayerPreference allM2 -isVisible 0
<CMD> setLayerPreference allM3Cont -isVisible 0
<CMD> setLayerPreference allM3 -isVisible 0
<CMD> setLayerPreference allM4Cont -isVisible 0
<CMD> setLayerPreference allM4 -isVisible 0
<CMD> setLayerPreference allM5Cont -isVisible 0
<CMD> setLayerPreference allM5 -isVisible 0
<CMD> setLayerPreference allM6Cont -isVisible 0
<CMD> setLayerPreference allM6 -isVisible 0
<CMD> setLayerPreference allM7Cont -isVisible 0
<CMD> setLayerPreference allM7 -isVisible 0
<CMD> setLayerPreference allM8Cont -isVisible 0
<CMD> setLayerPreference allM8 -isVisible 0
<CMD> setLayerPreference allM9Cont -isVisible 0
<CMD> setLayerPreference allM9 -isVisible 0
<CMD> setLayerPreference allM10Cont -isVisible 0
<CMD> setLayerPreference allM10 -isVisible 0
<CMD> setLayerPreference allM0 -isVisible 1
<CMD> setLayerPreference allM1Cont -isVisible 1
<CMD> setLayerPreference allM1 -isVisible 1
<CMD> setLayerPreference allM2Cont -isVisible 1
<CMD> setLayerPreference allM2 -isVisible 1
<CMD> setLayerPreference allM3Cont -isVisible 1
<CMD> setLayerPreference allM3 -isVisible 1
<CMD> setLayerPreference allM4Cont -isVisible 1
<CMD> setLayerPreference allM4 -isVisible 1
<CMD> setLayerPreference allM5Cont -isVisible 1
<CMD> setLayerPreference allM5 -isVisible 1
<CMD> setLayerPreference allM6Cont -isVisible 1
<CMD> setLayerPreference allM6 -isVisible 1
<CMD> setLayerPreference allM7Cont -isVisible 1
<CMD> setLayerPreference allM7 -isVisible 1
<CMD> setLayerPreference allM8Cont -isVisible 1
<CMD> setLayerPreference allM8 -isVisible 1
<CMD> setLayerPreference allM9Cont -isVisible 1
<CMD> setLayerPreference allM9 -isVisible 1
<CMD> setLayerPreference allM10Cont -isVisible 1
<CMD> setLayerPreference allM10 -isVisible 1
<CMD> setLayerPreference cellBlkgObj -isVisible 1
<CMD> setLayerPreference cellBlkgObj -isVisible 0
<CMD> setLayerPreference violation -isSelectable 0
<CMD> setLayerPreference violation -isSelectable 1
<CMD> setLayerPreference violation -isVisible 0
<CMD> setLayerPreference violation -isVisible 1
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> deselectAll
<CMD> selectWire 31.4000 45.6750 33.0000 45.7450 3 n579
<CMD> deselectAll
<CMD> selectInst {RegX_23/Reg_reg[15]}
<CMD> deselectAll
<CMD> man
<CMD> man 30
<CMD> windowSelect 33.046 71.264 55.800 57.059
<CMD> windowSelect 17.789 73.368 55.275 51.008
<CMD> windowSelect 10.424 74.026 61.720 41.013
<CMD> deselectAll
<CMD> zoomBox 22.261 67.055 53.959 50.220
<CMD> zoomBox 31.431 66.957 39.454 60.318
<CMD> zoomBox 31.941 66.374 34.962 64.323
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomBox 32.848 86.064 49.614 80.456
<CMD> zoomBox 41.816 90.441 46.373 88.559
<CMD> zoomBox 44.038 89.554 45.225 88.679
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage 1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> zoomOut
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> zoomBox 57.217 89.494 57.724 89.186
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomOut
<CMD> saveDesign RegFile.enc
Redoing specifyClockTree ...
Checking spec file integrity...
**WARN: (ENCSYT-3036):	Design directory RegFile.enc.dat exists, rename it to RegFile.enc.dat.tmp.
If saveDesign succeeds, it will be deleted.
Writing Netlist "RegFile.enc.dat/RegFile.v.gz" ...
Calling write_sdc ... 
Saving clock tree spec file 'RegFile.enc.dat/RegFile.ctstch' ...
Saving configuration ...
Saving preference file RegFile.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=369.0M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:01.0 mem=369.0M) ***
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
Creating constraint file...
<CMD> uiSetTool addWire
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomOut
<CMD> uiSetTool select
<CMD> zoomOut
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 -1
<CMD> zoomOut
<CMD> panPage -1 0
<CMD> panPage 1 0
<CMD> zoomBox -2.151 90.356 92.540 -2.873
<CMD> saveDesign ../../Desktop/Final
Redoing specifyClockTree ...
Checking spec file integrity...
Writing Netlist "../../Desktop/Final.dat/RegFile.v.gz" ...
Calling write_sdc ... 
Saving clock tree spec file '../../Desktop/Final.dat/RegFile.ctstch' ...
Saving configuration ...
Saving preference file ../../Desktop/Final.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=389.0M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=389.0M) ***
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
Creating constraint file...
<CMD> selectWire 71.3800 0.6600 72.1800 88.6600 10 VSS

*** Memory Usage v0.159.4.2 (Current mem = 389.973M, initial mem = 57.348M) ***
--- Ending "Encounter" (totcpu=0:02:13, real=1:04:55, mem=390.0M) ---
