<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Verilog::Netlist::Interface - Interface within a Verilog Netlist</title>
    <style>
        body { font-family: monospace; margin: 20px; line-height: 1.4; }
        a { color: #0066cc; }
        pre { white-space: pre-wrap; }
    </style>
</head>
<body>
    <div id="main-content">
<section class="p-strip is-bordered">
<div class="row">
<div class="col-3 u-hide--small u-hide" id="toc">
</div>
<div id="tableWrapper">
<p id="distroAndSection"></p>

Provided by: <a href="https://launchpad.net/ubuntu/questing/+package/libverilog-perl">libverilog-perl_3.482-2_amd64</a> <br><br><pre>
</pre><h4><b>NAME</b></h4><pre>
       Verilog::Netlist::Interface - Interface within a Verilog Netlist

</pre><h4><b>SYNOPSIS</b></h4><pre>
         use Verilog::Netlist;

         ...
         my $interface = $netlist-&gt;find_interface('name');
         my $cell = $self-&gt;find_cell('name')
         my $port =  $self-&gt;find_port('name')
         my $net =  $self-&gt;find_net('name')

</pre><h4><b>DESCRIPTION</b></h4><pre>
       A Verilog::Netlist::Interface object is created by Verilog::Netlist for every interface in the design.

</pre><h4><b>ACCESSORS</b></h4><pre>
       See also Verilog::Netlist::Subclass for additional accessors and methods.

       $self-&gt;comment
           Returns   any   comments   following   the   definition.    keep_comments=&gt;1   must   be   passed  to
           Verilog::Netlist::new for comments to be retained.

       $self-&gt;find_port_by_index
           Returns the port name associated with the given index.

       $self-&gt;modports
           Returns list of references to Verilog::Netlist::ModPort in the interface.

       $self-&gt;modports_sorted
           Returns list of references to Verilog::Netlist::ModPort in the interface sorted by name.

       $self-&gt;name
           The name of the interface.

       $self-&gt;netlist
           Reference to the Verilog::Netlist the interface is under.

       $self-&gt;nets
           Returns list of references to Verilog::Netlist::Net in the interface.

       $self-&gt;nets_sorted
           Returns list of name sorted references to Verilog::Netlist::Net in the interface.

       $self-&gt;nets_and_ports_sorted
           Returns list of name sorted references to Verilog::Netlist::Net  and  Verilog::Netlist::Port  in  the
           interface.

       $self-&gt;ports
           Returns list of references to Verilog::Netlist::Port in the interface.

       $self-&gt;ports_ordered
           Returns list of references to Verilog::Netlist::Port in the interface sorted by pin number.

       $self-&gt;ports_sorted
           Returns list of references to Verilog::Netlist::Port in the interface sorted by name.

</pre><h4><b>MEMBER</b> <b>FUNCTIONS</b></h4><pre>
       See also Verilog::Netlist::Subclass for additional accessors and methods.

       $self-&gt;find_net(<u>name</u>)
           Returns Verilog::Netlist::Net matching given name.

       $self-&gt;level
           Returns  the  reverse depth of this interface with respect to other modules and interfaces.  See also
           Netlist's modules_sorted_level.

       $self-&gt;lint
           Checks the interface for errors.

       $self-&gt;link
           Creates interconnections between this interface and other interfaces.

       $self-&gt;new_net
           Creates a new Verilog::Netlist::Net.

       $self-&gt;dump
           Prints debugging information for this interface.

       $self-&gt;verilog_text
           Returns verilog code which represents this interface.  Returned as  an  array  that  must  be  joined
           together  to  form  the  final  text  string.  The netlist must be already -&gt;link'ed for this to work
           correctly.

</pre><h4><b>DISTRIBUTION</b></h4><pre>
       Verilog-Perl is part of the &lt;https://www.veripool.org/&gt; free Verilog EDA software tool suite.  The latest
       version is available from CPAN and from &lt;https://www.veripool.org/verilog-perl&gt;.

       Copyright 2000-2024 by Wilson Snyder.  This package is free software;  you  can  redistribute  it  and/or
       modify  it under the terms of either the GNU Lesser General Public License Version 3 or the Perl Artistic
       License Version 2.0.

</pre><h4><b>AUTHORS</b></h4><pre>
       Wilson Snyder &lt;<a href="mailto:wsnyder@wsnyder.org">wsnyder@wsnyder.org</a>&gt;

</pre><h4><b>SEE</b> <b>ALSO</b></h4><pre>
       Verilog-Perl, Verilog::Netlist::Subclass Verilog::Netlist

perl v5.40.1                                       2025-04-20                            <u>Netlist::<a href="../man3pm/Interface.3pm.html">Interface</a></u>(3pm)
</pre>
 </div>
</div></section>
</div>
</body>
</html>