
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={33,rS,rT,offset}                      Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= A_EX.Out=>ALU.A                                         Premise(F3)
	S6= B_EX.Out=>ALU.B                                         Premise(F4)
	S7= ALUOut_MEM.Out=>ALUOut_DMMU1.In                         Premise(F5)
	S8= ALU.Out=>ALUOut_MEM.In                                  Premise(F6)
	S9= ALUOut_MEM.Out=>ALUOut_WB.In                            Premise(F7)
	S10= FU.OutID1=>A_EX.In                                     Premise(F8)
	S11= A_MEM.Out=>A_WB.In                                     Premise(F9)
	S12= IMMEXT.Out=>B_EX.In                                    Premise(F10)
	S13= B_MEM.Out=>B_WB.In                                     Premise(F11)
	S14= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit                Premise(F12)
	S15= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                    Premise(F13)
	S16= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F14)
	S17= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F15)
	S18= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F16)
	S19= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F17)
	S20= FU.Bub_ID=>CU_ID.Bub                                   Premise(F18)
	S21= FU.Halt_ID=>CU_ID.Halt                                 Premise(F19)
	S22= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F20)
	S23= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F21)
	S24= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F22)
	S25= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F23)
	S26= FU.Bub_IF=>CU_IF.Bub                                   Premise(F24)
	S27= FU.Halt_IF=>CU_IF.Halt                                 Premise(F25)
	S28= ICache.Hit=>CU_IF.ICacheHit                            Premise(F26)
	S29= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F27)
	S30= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F28)
	S31= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F29)
	S32= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F30)
	S33= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F31)
	S34= DCache.Hit=>CU_MEM.DCacheHit                           Premise(F32)
	S35= DMMU.Hit=>CU_MEM.DMMUHit                               Premise(F33)
	S36= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F34)
	S37= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F35)
	S38= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F36)
	S39= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F37)
	S40= DMMU.Addr=>DAddrReg_DMMU1.In                           Premise(F38)
	S41= DAddrReg_MEM.Out=>DAddrReg_WB.In                       Premise(F39)
	S42= ALUOut_MEM.Out=>DCache.IEA                             Premise(F40)
	S43= DCache.Out=>DCacheReg.In                               Premise(F41)
	S44= ALUOut_MEM.Out=>DMMU.IEA                               Premise(F42)
	S45= CP0.ASID=>DMMU.PID                                     Premise(F43)
	S46= DMMU.PID=pid                                           Path(S3,S45)
	S47= DCache.Out=>DR_DMMU1.In                                Premise(F44)
	S48= DCache.Out=>DR_WB.In                                   Premise(F45)
	S49= DCache.Hit=>FU.DCacheHit                               Premise(F46)
	S50= ICache.Hit=>FU.ICacheHit                               Premise(F47)
	S51= IR_EX.Out=>FU.IR_EX                                    Premise(F48)
	S52= IR_ID.Out=>FU.IR_ID                                    Premise(F49)
	S53= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F50)
	S54= IR_MEM.Out=>FU.IR_MEM                                  Premise(F51)
	S55= IR_WB.Out=>FU.IR_WB                                    Premise(F52)
	S56= IR_EX.Out20_16=>FU.InEX_WReg                           Premise(F53)
	S57= GPR.Rdata1=>FU.InID1                                   Premise(F54)
	S58= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F55)
	S59= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F56)
	S60= MemDataSelL.Out=>FU.InWB                               Premise(F57)
	S61= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F58)
	S62= IR_ID.Out25_21=>GPR.RReg1                              Premise(F59)
	S63= MemDataSelL.Out=>GPR.WData                             Premise(F60)
	S64= IR_WB.Out20_16=>GPR.WReg                               Premise(F61)
	S65= IMMU.Addr=>IAddrReg.In                                 Premise(F62)
	S66= PC.Out=>ICache.IEA                                     Premise(F63)
	S67= ICache.IEA=addr                                        Path(S4,S66)
	S68= ICache.Hit=ICacheHit(addr)                             ICache-Search(S67)
	S69= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S68,S28)
	S70= FU.ICacheHit=ICacheHit(addr)                           Path(S68,S50)
	S71= PC.Out=>ICache.IEA                                     Premise(F64)
	S72= IMem.MEM8WordOut=>ICache.WData                         Premise(F65)
	S73= ICache.Out=>ICacheReg.In                               Premise(F66)
	S74= IR_ID.Out15_0=>IMMEXT.In                               Premise(F67)
	S75= PC.Out=>IMMU.IEA                                       Premise(F68)
	S76= IMMU.IEA=addr                                          Path(S4,S75)
	S77= CP0.ASID=>IMMU.PID                                     Premise(F69)
	S78= IMMU.PID=pid                                           Path(S3,S77)
	S79= IMMU.Addr={pid,addr}                                   IMMU-Search(S78,S76)
	S80= IAddrReg.In={pid,addr}                                 Path(S79,S65)
	S81= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S78,S76)
	S82= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S81,S29)
	S83= IAddrReg.Out=>IMem.RAddr                               Premise(F70)
	S84= ICacheReg.Out=>IRMux.CacheData                         Premise(F71)
	S85= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F72)
	S86= IMem.Out=>IRMux.MemData                                Premise(F73)
	S87= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F74)
	S88= IR_MEM.Out=>IR_DMMU1.In                                Premise(F75)
	S89= IR_ID.Out=>IR_EX.In                                    Premise(F76)
	S90= ICache.Out=>IR_ID.In                                   Premise(F77)
	S91= IRMux.Out=>IR_ID.In                                    Premise(F78)
	S92= ICache.Out=>IR_IMMU.In                                 Premise(F79)
	S93= IR_EX.Out=>IR_MEM.In                                   Premise(F80)
	S94= IR_MEM.Out=>IR_WB.In                                   Premise(F81)
	S95= ALUOut_WB.Out1_0=>MemDataSelL.Addr                     Premise(F82)
	S96= DR_WB.Out=>MemDataSelL.In                              Premise(F83)
	S97= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F84)
	S98= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F85)
	S99= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F86)
	S100= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F87)
	S101= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F88)
	S102= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F89)
	S103= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F90)
	S104= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F91)
	S105= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F92)
	S106= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F93)
	S107= IR_EX.Out31_26=>CU_EX.Op                              Premise(F94)
	S108= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F95)
	S109= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F96)
	S110= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F97)
	S111= IR_ID.Out31_26=>CU_ID.Op                              Premise(F98)
	S112= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F99)
	S113= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F100)
	S114= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F101)
	S115= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F102)
	S116= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F103)
	S117= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F104)
	S118= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F105)
	S119= IR_WB.Out31_26=>CU_WB.Op                              Premise(F106)
	S120= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F107)
	S121= CtrlA_EX=0                                            Premise(F108)
	S122= CtrlB_EX=0                                            Premise(F109)
	S123= CtrlALUOut_MEM=0                                      Premise(F110)
	S124= CtrlALUOut_DMMU1=0                                    Premise(F111)
	S125= CtrlALUOut_DMMU2=0                                    Premise(F112)
	S126= CtrlALUOut_WB=0                                       Premise(F113)
	S127= CtrlA_MEM=0                                           Premise(F114)
	S128= CtrlA_WB=0                                            Premise(F115)
	S129= CtrlB_MEM=0                                           Premise(F116)
	S130= CtrlB_WB=0                                            Premise(F117)
	S131= CtrlDCache=0                                          Premise(F118)
	S132= CtrlICache=0                                          Premise(F119)
	S133= CtrlIMMU=0                                            Premise(F120)
	S134= CtrlDMMU=0                                            Premise(F121)
	S135= CtrlDAddrReg_DMMU1=0                                  Premise(F122)
	S136= CtrlDAddrReg_DMMU2=0                                  Premise(F123)
	S137= CtrlDAddrReg_MEM=0                                    Premise(F124)
	S138= CtrlDAddrReg_WB=0                                     Premise(F125)
	S139= CtrlDMem=0                                            Premise(F126)
	S140= CtrlDMem8Word=0                                       Premise(F127)
	S141= CtrlDCacheReg=0                                       Premise(F128)
	S142= CtrlASIDIn=0                                          Premise(F129)
	S143= CtrlCP0=0                                             Premise(F130)
	S144= CP0[ASID]=pid                                         CP0-Hold(S0,S143)
	S145= CtrlEPCIn=0                                           Premise(F131)
	S146= CtrlExCodeIn=0                                        Premise(F132)
	S147= CtrlDR_DMMU1=0                                        Premise(F133)
	S148= CtrlDR_DMMU2=0                                        Premise(F134)
	S149= CtrlDR_WB=0                                           Premise(F135)
	S150= CtrlIR_DMMU1=0                                        Premise(F136)
	S151= CtrlIR_DMMU2=0                                        Premise(F137)
	S152= CtrlIR_EX=0                                           Premise(F138)
	S153= CtrlIR_ID=0                                           Premise(F139)
	S154= CtrlIR_IMMU=1                                         Premise(F140)
	S155= CtrlIR_MEM=0                                          Premise(F141)
	S156= CtrlIR_WB=0                                           Premise(F142)
	S157= CtrlGPR=0                                             Premise(F143)
	S158= CtrlIAddrReg=1                                        Premise(F144)
	S159= [IAddrReg]={pid,addr}                                 IAddrReg-Write(S80,S158)
	S160= CtrlPC=0                                              Premise(F145)
	S161= CtrlPCInc=0                                           Premise(F146)
	S162= PC[Out]=addr                                          PC-Hold(S1,S160,S161)
	S163= CtrlIMem=0                                            Premise(F147)
	S164= IMem[{pid,addr}]={33,rS,rT,offset}                    IMem-Hold(S2,S163)
	S165= CtrlICacheReg=1                                       Premise(F148)
	S166= CtrlIRMux=0                                           Premise(F149)
	S167= GPR[rS]=base                                          Premise(F150)

IMMU	S168= CP0.ASID=pid                                          CP0-Read-ASID(S144)
	S169= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S159)
	S170= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S159)
	S171= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S159)
	S172= PC.Out=addr                                           PC-Out(S162)
	S173= A_EX.Out=>ALU.A                                       Premise(F151)
	S174= B_EX.Out=>ALU.B                                       Premise(F152)
	S175= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F153)
	S176= ALU.Out=>ALUOut_MEM.In                                Premise(F154)
	S177= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F155)
	S178= FU.OutID1=>A_EX.In                                    Premise(F156)
	S179= A_MEM.Out=>A_WB.In                                    Premise(F157)
	S180= IMMEXT.Out=>B_EX.In                                   Premise(F158)
	S181= B_MEM.Out=>B_WB.In                                    Premise(F159)
	S182= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F160)
	S183= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F161)
	S184= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F162)
	S185= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F163)
	S186= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F164)
	S187= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F165)
	S188= FU.Bub_ID=>CU_ID.Bub                                  Premise(F166)
	S189= FU.Halt_ID=>CU_ID.Halt                                Premise(F167)
	S190= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F168)
	S191= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F169)
	S192= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F170)
	S193= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F171)
	S194= FU.Bub_IF=>CU_IF.Bub                                  Premise(F172)
	S195= FU.Halt_IF=>CU_IF.Halt                                Premise(F173)
	S196= ICache.Hit=>CU_IF.ICacheHit                           Premise(F174)
	S197= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F175)
	S198= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F176)
	S199= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F177)
	S200= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F178)
	S201= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F179)
	S202= DCache.Hit=>CU_MEM.DCacheHit                          Premise(F180)
	S203= DMMU.Hit=>CU_MEM.DMMUHit                              Premise(F181)
	S204= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F182)
	S205= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F183)
	S206= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F184)
	S207= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F185)
	S208= DMMU.Addr=>DAddrReg_DMMU1.In                          Premise(F186)
	S209= DAddrReg_MEM.Out=>DAddrReg_WB.In                      Premise(F187)
	S210= ALUOut_MEM.Out=>DCache.IEA                            Premise(F188)
	S211= DCache.Out=>DCacheReg.In                              Premise(F189)
	S212= ALUOut_MEM.Out=>DMMU.IEA                              Premise(F190)
	S213= CP0.ASID=>DMMU.PID                                    Premise(F191)
	S214= DMMU.PID=pid                                          Path(S168,S213)
	S215= DCache.Out=>DR_DMMU1.In                               Premise(F192)
	S216= DCache.Out=>DR_WB.In                                  Premise(F193)
	S217= DCache.Hit=>FU.DCacheHit                              Premise(F194)
	S218= ICache.Hit=>FU.ICacheHit                              Premise(F195)
	S219= IR_EX.Out=>FU.IR_EX                                   Premise(F196)
	S220= IR_ID.Out=>FU.IR_ID                                   Premise(F197)
	S221= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F198)
	S222= IR_MEM.Out=>FU.IR_MEM                                 Premise(F199)
	S223= IR_WB.Out=>FU.IR_WB                                   Premise(F200)
	S224= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F201)
	S225= GPR.Rdata1=>FU.InID1                                  Premise(F202)
	S226= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F203)
	S227= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F204)
	S228= MemDataSelL.Out=>FU.InWB                              Premise(F205)
	S229= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F206)
	S230= IR_ID.Out25_21=>GPR.RReg1                             Premise(F207)
	S231= MemDataSelL.Out=>GPR.WData                            Premise(F208)
	S232= IR_WB.Out20_16=>GPR.WReg                              Premise(F209)
	S233= IMMU.Addr=>IAddrReg.In                                Premise(F210)
	S234= PC.Out=>ICache.IEA                                    Premise(F211)
	S235= ICache.IEA=addr                                       Path(S172,S234)
	S236= ICache.Hit=ICacheHit(addr)                            ICache-Search(S235)
	S237= CU_IF.ICacheHit=ICacheHit(addr)                       Path(S236,S196)
	S238= FU.ICacheHit=ICacheHit(addr)                          Path(S236,S218)
	S239= PC.Out=>ICache.IEA                                    Premise(F212)
	S240= IMem.MEM8WordOut=>ICache.WData                        Premise(F213)
	S241= ICache.Out=>ICacheReg.In                              Premise(F214)
	S242= IR_ID.Out15_0=>IMMEXT.In                              Premise(F215)
	S243= PC.Out=>IMMU.IEA                                      Premise(F216)
	S244= IMMU.IEA=addr                                         Path(S172,S243)
	S245= CP0.ASID=>IMMU.PID                                    Premise(F217)
	S246= IMMU.PID=pid                                          Path(S168,S245)
	S247= IMMU.Addr={pid,addr}                                  IMMU-Search(S246,S244)
	S248= IAddrReg.In={pid,addr}                                Path(S247,S233)
	S249= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S246,S244)
	S250= CU_IF.IMMUHit=IMMUHit(pid,addr)                       Path(S249,S197)
	S251= IAddrReg.Out=>IMem.RAddr                              Premise(F218)
	S252= IMem.RAddr={pid,addr}                                 Path(S169,S251)
	S253= IMem.Out={33,rS,rT,offset}                            IMem-Read(S252,S164)
	S254= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S252,S164)
	S255= ICache.WData=IMemGet8Word({pid,addr})                 Path(S254,S240)
	S256= ICacheReg.Out=>IRMux.CacheData                        Premise(F219)
	S257= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F220)
	S258= IMem.Out=>IRMux.MemData                               Premise(F221)
	S259= IRMux.MemData={33,rS,rT,offset}                       Path(S253,S258)
	S260= IRMux.Out={33,rS,rT,offset}                           IRMux-Select2(S259)
	S261= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F222)
	S262= IR_MEM.Out=>IR_DMMU1.In                               Premise(F223)
	S263= IR_ID.Out=>IR_EX.In                                   Premise(F224)
	S264= ICache.Out=>IR_ID.In                                  Premise(F225)
	S265= IRMux.Out=>IR_ID.In                                   Premise(F226)
	S266= IR_ID.In={33,rS,rT,offset}                            Path(S260,S265)
	S267= ICache.Out=>IR_IMMU.In                                Premise(F227)
	S268= IR_EX.Out=>IR_MEM.In                                  Premise(F228)
	S269= IR_MEM.Out=>IR_WB.In                                  Premise(F229)
	S270= ALUOut_WB.Out1_0=>MemDataSelL.Addr                    Premise(F230)
	S271= DR_WB.Out=>MemDataSelL.In                             Premise(F231)
	S272= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F232)
	S273= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F233)
	S274= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F234)
	S275= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F235)
	S276= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F236)
	S277= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F237)
	S278= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F238)
	S279= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F239)
	S280= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F240)
	S281= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F241)
	S282= IR_EX.Out31_26=>CU_EX.Op                              Premise(F242)
	S283= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F243)
	S284= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F244)
	S285= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F245)
	S286= IR_ID.Out31_26=>CU_ID.Op                              Premise(F246)
	S287= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F247)
	S288= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F248)
	S289= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F249)
	S290= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F250)
	S291= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F251)
	S292= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F252)
	S293= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F253)
	S294= IR_WB.Out31_26=>CU_WB.Op                              Premise(F254)
	S295= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F255)
	S296= CtrlA_EX=0                                            Premise(F256)
	S297= CtrlB_EX=0                                            Premise(F257)
	S298= CtrlALUOut_MEM=0                                      Premise(F258)
	S299= CtrlALUOut_DMMU1=0                                    Premise(F259)
	S300= CtrlALUOut_DMMU2=0                                    Premise(F260)
	S301= CtrlALUOut_WB=0                                       Premise(F261)
	S302= CtrlA_MEM=0                                           Premise(F262)
	S303= CtrlA_WB=0                                            Premise(F263)
	S304= CtrlB_MEM=0                                           Premise(F264)
	S305= CtrlB_WB=0                                            Premise(F265)
	S306= CtrlDCache=0                                          Premise(F266)
	S307= CtrlICache=1                                          Premise(F267)
	S308= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S235,S255,S307)
	S309= CtrlIMMU=0                                            Premise(F268)
	S310= CtrlDMMU=0                                            Premise(F269)
	S311= CtrlDAddrReg_DMMU1=0                                  Premise(F270)
	S312= CtrlDAddrReg_DMMU2=0                                  Premise(F271)
	S313= CtrlDAddrReg_MEM=0                                    Premise(F272)
	S314= CtrlDAddrReg_WB=0                                     Premise(F273)
	S315= CtrlDMem=0                                            Premise(F274)
	S316= CtrlDMem8Word=0                                       Premise(F275)
	S317= CtrlDCacheReg=0                                       Premise(F276)
	S318= CtrlASIDIn=0                                          Premise(F277)
	S319= CtrlCP0=0                                             Premise(F278)
	S320= CP0[ASID]=pid                                         CP0-Hold(S144,S319)
	S321= CtrlEPCIn=0                                           Premise(F279)
	S322= CtrlExCodeIn=0                                        Premise(F280)
	S323= CtrlDR_DMMU1=0                                        Premise(F281)
	S324= CtrlDR_DMMU2=0                                        Premise(F282)
	S325= CtrlDR_WB=0                                           Premise(F283)
	S326= CtrlIR_DMMU1=0                                        Premise(F284)
	S327= CtrlIR_DMMU2=0                                        Premise(F285)
	S328= CtrlIR_EX=0                                           Premise(F286)
	S329= CtrlIR_ID=1                                           Premise(F287)
	S330= [IR_ID]={33,rS,rT,offset}                             IR_ID-Write(S266,S329)
	S331= CtrlIR_IMMU=0                                         Premise(F288)
	S332= CtrlIR_MEM=0                                          Premise(F289)
	S333= CtrlIR_WB=0                                           Premise(F290)
	S334= CtrlGPR=0                                             Premise(F291)
	S335= GPR[rS]=base                                          GPR-Hold(S167,S334)
	S336= CtrlIAddrReg=0                                        Premise(F292)
	S337= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S159,S336)
	S338= CtrlPC=0                                              Premise(F293)
	S339= CtrlPCInc=1                                           Premise(F294)
	S340= PC[Out]=addr+4                                        PC-Inc(S162,S338,S339)
	S341= PC[CIA]=addr                                          PC-Inc(S162,S338,S339)
	S342= CtrlIMem=0                                            Premise(F295)
	S343= IMem[{pid,addr}]={33,rS,rT,offset}                    IMem-Hold(S164,S342)
	S344= CtrlICacheReg=0                                       Premise(F296)
	S345= CtrlIRMux=0                                           Premise(F297)

ID	S346= CP0.ASID=pid                                          CP0-Read-ASID(S320)
	S347= IR_ID.Out={33,rS,rT,offset}                           IR-Out(S330)
	S348= IR_ID.Out31_26=33                                     IR-Out(S330)
	S349= IR_ID.Out25_21=rS                                     IR-Out(S330)
	S350= IR_ID.Out20_16=rT                                     IR-Out(S330)
	S351= IR_ID.Out15_0=offset                                  IR-Out(S330)
	S352= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S337)
	S353= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S337)
	S354= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S337)
	S355= PC.Out=addr+4                                         PC-Out(S340)
	S356= PC.CIA=addr                                           PC-Out(S341)
	S357= PC.CIA31_28=addr[31:28]                               PC-Out(S341)
	S358= A_EX.Out=>ALU.A                                       Premise(F298)
	S359= B_EX.Out=>ALU.B                                       Premise(F299)
	S360= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F300)
	S361= ALU.Out=>ALUOut_MEM.In                                Premise(F301)
	S362= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F302)
	S363= FU.OutID1=>A_EX.In                                    Premise(F303)
	S364= A_MEM.Out=>A_WB.In                                    Premise(F304)
	S365= IMMEXT.Out=>B_EX.In                                   Premise(F305)
	S366= B_MEM.Out=>B_WB.In                                    Premise(F306)
	S367= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F307)
	S368= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F308)
	S369= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F309)
	S370= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F310)
	S371= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F311)
	S372= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F312)
	S373= FU.Bub_ID=>CU_ID.Bub                                  Premise(F313)
	S374= FU.Halt_ID=>CU_ID.Halt                                Premise(F314)
	S375= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F315)
	S376= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F316)
	S377= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F317)
	S378= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F318)
	S379= FU.Bub_IF=>CU_IF.Bub                                  Premise(F319)
	S380= FU.Halt_IF=>CU_IF.Halt                                Premise(F320)
	S381= ICache.Hit=>CU_IF.ICacheHit                           Premise(F321)
	S382= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F322)
	S383= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F323)
	S384= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F324)
	S385= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F325)
	S386= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F326)
	S387= DCache.Hit=>CU_MEM.DCacheHit                          Premise(F327)
	S388= DMMU.Hit=>CU_MEM.DMMUHit                              Premise(F328)
	S389= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F329)
	S390= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F330)
	S391= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F331)
	S392= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F332)
	S393= DMMU.Addr=>DAddrReg_DMMU1.In                          Premise(F333)
	S394= DAddrReg_MEM.Out=>DAddrReg_WB.In                      Premise(F334)
	S395= ALUOut_MEM.Out=>DCache.IEA                            Premise(F335)
	S396= DCache.Out=>DCacheReg.In                              Premise(F336)
	S397= ALUOut_MEM.Out=>DMMU.IEA                              Premise(F337)
	S398= CP0.ASID=>DMMU.PID                                    Premise(F338)
	S399= DMMU.PID=pid                                          Path(S346,S398)
	S400= DCache.Out=>DR_DMMU1.In                               Premise(F339)
	S401= DCache.Out=>DR_WB.In                                  Premise(F340)
	S402= DCache.Hit=>FU.DCacheHit                              Premise(F341)
	S403= ICache.Hit=>FU.ICacheHit                              Premise(F342)
	S404= IR_EX.Out=>FU.IR_EX                                   Premise(F343)
	S405= IR_ID.Out=>FU.IR_ID                                   Premise(F344)
	S406= FU.IR_ID={33,rS,rT,offset}                            Path(S347,S405)
	S407= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F345)
	S408= IR_MEM.Out=>FU.IR_MEM                                 Premise(F346)
	S409= IR_WB.Out=>FU.IR_WB                                   Premise(F347)
	S410= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F348)
	S411= GPR.Rdata1=>FU.InID1                                  Premise(F349)
	S412= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F350)
	S413= FU.InID1_RReg=rS                                      Path(S349,S412)
	S414= FU.InID2_RReg=5'b00000                                Premise(F351)
	S415= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F352)
	S416= MemDataSelL.Out=>FU.InWB                              Premise(F353)
	S417= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F354)
	S418= IR_ID.Out25_21=>GPR.RReg1                             Premise(F355)
	S419= GPR.RReg1=rS                                          Path(S349,S418)
	S420= GPR.Rdata1=base                                       GPR-Read(S419,S335)
	S421= FU.InID1=base                                         Path(S420,S411)
	S422= FU.OutID1=FU(base)                                    FU-Forward(S421)
	S423= A_EX.In=FU(base)                                      Path(S422,S363)
	S424= MemDataSelL.Out=>GPR.WData                            Premise(F356)
	S425= IR_WB.Out20_16=>GPR.WReg                              Premise(F357)
	S426= IMMU.Addr=>IAddrReg.In                                Premise(F358)
	S427= PC.Out=>ICache.IEA                                    Premise(F359)
	S428= ICache.IEA=addr+4                                     Path(S355,S427)
	S429= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S428)
	S430= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S429,S381)
	S431= FU.ICacheHit=ICacheHit(addr+4)                        Path(S429,S403)
	S432= PC.Out=>ICache.IEA                                    Premise(F360)
	S433= IMem.MEM8WordOut=>ICache.WData                        Premise(F361)
	S434= ICache.Out=>ICacheReg.In                              Premise(F362)
	S435= IR_ID.Out15_0=>IMMEXT.In                              Premise(F363)
	S436= IMMEXT.In=offset                                      Path(S351,S435)
	S437= IMMEXT.Out={16{offset[15]},offset}                    IMMEXT(S436)
	S438= B_EX.In={16{offset[15]},offset}                       Path(S437,S365)
	S439= PC.Out=>IMMU.IEA                                      Premise(F364)
	S440= IMMU.IEA=addr+4                                       Path(S355,S439)
	S441= CP0.ASID=>IMMU.PID                                    Premise(F365)
	S442= IMMU.PID=pid                                          Path(S346,S441)
	S443= IMMU.Addr={pid,addr+4}                                IMMU-Search(S442,S440)
	S444= IAddrReg.In={pid,addr+4}                              Path(S443,S426)
	S445= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S442,S440)
	S446= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S445,S382)
	S447= IAddrReg.Out=>IMem.RAddr                              Premise(F366)
	S448= IMem.RAddr={pid,addr}                                 Path(S352,S447)
	S449= IMem.Out={33,rS,rT,offset}                            IMem-Read(S448,S343)
	S450= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S448,S343)
	S451= ICache.WData=IMemGet8Word({pid,addr})                 Path(S450,S433)
	S452= ICacheReg.Out=>IRMux.CacheData                        Premise(F367)
	S453= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F368)
	S454= IMem.Out=>IRMux.MemData                               Premise(F369)
	S455= IRMux.MemData={33,rS,rT,offset}                       Path(S449,S454)
	S456= IRMux.Out={33,rS,rT,offset}                           IRMux-Select2(S455)
	S457= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F370)
	S458= IR_MEM.Out=>IR_DMMU1.In                               Premise(F371)
	S459= IR_ID.Out=>IR_EX.In                                   Premise(F372)
	S460= IR_EX.In={33,rS,rT,offset}                            Path(S347,S459)
	S461= ICache.Out=>IR_ID.In                                  Premise(F373)
	S462= IRMux.Out=>IR_ID.In                                   Premise(F374)
	S463= IR_ID.In={33,rS,rT,offset}                            Path(S456,S462)
	S464= ICache.Out=>IR_IMMU.In                                Premise(F375)
	S465= IR_EX.Out=>IR_MEM.In                                  Premise(F376)
	S466= IR_MEM.Out=>IR_WB.In                                  Premise(F377)
	S467= ALUOut_WB.Out1_0=>MemDataSelL.Addr                    Premise(F378)
	S468= DR_WB.Out=>MemDataSelL.In                             Premise(F379)
	S469= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F380)
	S470= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F381)
	S471= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F382)
	S472= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F383)
	S473= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F384)
	S474= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F385)
	S475= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F386)
	S476= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F387)
	S477= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F388)
	S478= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F389)
	S479= IR_EX.Out31_26=>CU_EX.Op                              Premise(F390)
	S480= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F391)
	S481= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F392)
	S482= CU_ID.IRFunc1=rT                                      Path(S350,S481)
	S483= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F393)
	S484= CU_ID.IRFunc2=rS                                      Path(S349,S483)
	S485= IR_ID.Out31_26=>CU_ID.Op                              Premise(F394)
	S486= CU_ID.Op=33                                           Path(S348,S485)
	S487= CU_ID.Func=alu_add                                    CU_ID(S486)
	S488= CU_ID.MemDataSelFunc=mds_lwz                          CU_ID(S486)
	S489= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F395)
	S490= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F396)
	S491= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F397)
	S492= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F398)
	S493= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F399)
	S494= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F400)
	S495= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F401)
	S496= IR_WB.Out31_26=>CU_WB.Op                              Premise(F402)
	S497= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F403)
	S498= CtrlA_EX=1                                            Premise(F404)
	S499= [A_EX]=FU(base)                                       A_EX-Write(S423,S498)
	S500= CtrlB_EX=1                                            Premise(F405)
	S501= [B_EX]={16{offset[15]},offset}                        B_EX-Write(S438,S500)
	S502= CtrlALUOut_MEM=0                                      Premise(F406)
	S503= CtrlALUOut_DMMU1=0                                    Premise(F407)
	S504= CtrlALUOut_DMMU2=0                                    Premise(F408)
	S505= CtrlALUOut_WB=0                                       Premise(F409)
	S506= CtrlA_MEM=0                                           Premise(F410)
	S507= CtrlA_WB=0                                            Premise(F411)
	S508= CtrlB_MEM=0                                           Premise(F412)
	S509= CtrlB_WB=0                                            Premise(F413)
	S510= CtrlDCache=0                                          Premise(F414)
	S511= CtrlICache=0                                          Premise(F415)
	S512= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S308,S511)
	S513= CtrlIMMU=0                                            Premise(F416)
	S514= CtrlDMMU=0                                            Premise(F417)
	S515= CtrlDAddrReg_DMMU1=0                                  Premise(F418)
	S516= CtrlDAddrReg_DMMU2=0                                  Premise(F419)
	S517= CtrlDAddrReg_MEM=0                                    Premise(F420)
	S518= CtrlDAddrReg_WB=0                                     Premise(F421)
	S519= CtrlDMem=0                                            Premise(F422)
	S520= CtrlDMem8Word=0                                       Premise(F423)
	S521= CtrlDCacheReg=0                                       Premise(F424)
	S522= CtrlASIDIn=0                                          Premise(F425)
	S523= CtrlCP0=0                                             Premise(F426)
	S524= CP0[ASID]=pid                                         CP0-Hold(S320,S523)
	S525= CtrlEPCIn=0                                           Premise(F427)
	S526= CtrlExCodeIn=0                                        Premise(F428)
	S527= CtrlDR_DMMU1=0                                        Premise(F429)
	S528= CtrlDR_DMMU2=0                                        Premise(F430)
	S529= CtrlDR_WB=0                                           Premise(F431)
	S530= CtrlIR_DMMU1=0                                        Premise(F432)
	S531= CtrlIR_DMMU2=0                                        Premise(F433)
	S532= CtrlIR_EX=1                                           Premise(F434)
	S533= [IR_EX]={33,rS,rT,offset}                             IR_EX-Write(S460,S532)
	S534= CtrlIR_ID=0                                           Premise(F435)
	S535= [IR_ID]={33,rS,rT,offset}                             IR_ID-Hold(S330,S534)
	S536= CtrlIR_IMMU=0                                         Premise(F436)
	S537= CtrlIR_MEM=0                                          Premise(F437)
	S538= CtrlIR_WB=0                                           Premise(F438)
	S539= CtrlGPR=0                                             Premise(F439)
	S540= GPR[rS]=base                                          GPR-Hold(S335,S539)
	S541= CtrlIAddrReg=0                                        Premise(F440)
	S542= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S337,S541)
	S543= CtrlPC=0                                              Premise(F441)
	S544= CtrlPCInc=0                                           Premise(F442)
	S545= PC[CIA]=addr                                          PC-Hold(S341,S544)
	S546= PC[Out]=addr+4                                        PC-Hold(S340,S543,S544)
	S547= CtrlIMem=0                                            Premise(F443)
	S548= IMem[{pid,addr}]={33,rS,rT,offset}                    IMem-Hold(S343,S547)
	S549= CtrlICacheReg=0                                       Premise(F444)
	S550= CtrlIRMux=0                                           Premise(F445)

EX	S551= A_EX.Out=FU(base)                                     A_EX-Out(S499)
	S552= A_EX.Out1_0={FU(base)}[1:0]                           A_EX-Out(S499)
	S553= A_EX.Out4_0={FU(base)}[4:0]                           A_EX-Out(S499)
	S554= B_EX.Out={16{offset[15]},offset}                      B_EX-Out(S501)
	S555= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]            B_EX-Out(S501)
	S556= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]            B_EX-Out(S501)
	S557= CP0.ASID=pid                                          CP0-Read-ASID(S524)
	S558= IR_EX.Out={33,rS,rT,offset}                           IR_EX-Out(S533)
	S559= IR_EX.Out31_26=33                                     IR_EX-Out(S533)
	S560= IR_EX.Out25_21=rS                                     IR_EX-Out(S533)
	S561= IR_EX.Out20_16=rT                                     IR_EX-Out(S533)
	S562= IR_EX.Out15_0=offset                                  IR_EX-Out(S533)
	S563= IR_ID.Out={33,rS,rT,offset}                           IR-Out(S535)
	S564= IR_ID.Out31_26=33                                     IR-Out(S535)
	S565= IR_ID.Out25_21=rS                                     IR-Out(S535)
	S566= IR_ID.Out20_16=rT                                     IR-Out(S535)
	S567= IR_ID.Out15_0=offset                                  IR-Out(S535)
	S568= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S542)
	S569= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S542)
	S570= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S542)
	S571= PC.CIA=addr                                           PC-Out(S545)
	S572= PC.CIA31_28=addr[31:28]                               PC-Out(S545)
	S573= PC.Out=addr+4                                         PC-Out(S546)
	S574= A_EX.Out=>ALU.A                                       Premise(F446)
	S575= ALU.A=FU(base)                                        Path(S551,S574)
	S576= B_EX.Out=>ALU.B                                       Premise(F447)
	S577= ALU.B={16{offset[15]},offset}                         Path(S554,S576)
	S578= ALU.Func=6'b010010                                    Premise(F448)
	S579= ALU.Out=FU(base)+{16{offset[15]},offset}              ALU(S575,S577)
	S580= ALU.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]    ALU(S575,S577)
	S581= ALU.CMP=Compare0(FU(base)+{16{offset[15]},offset})    ALU(S575,S577)
	S582= ALU.OV=OverFlow(FU(base)+{16{offset[15]},offset})     ALU(S575,S577)
	S583= ALU.CA=Carry(FU(base)+{16{offset[15]},offset})        ALU(S575,S577)
	S584= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F449)
	S585= ALU.Out=>ALUOut_MEM.In                                Premise(F450)
	S586= ALUOut_MEM.In=FU(base)+{16{offset[15]},offset}        Path(S579,S585)
	S587= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F451)
	S588= FU.OutID1=>A_EX.In                                    Premise(F452)
	S589= A_MEM.Out=>A_WB.In                                    Premise(F453)
	S590= IMMEXT.Out=>B_EX.In                                   Premise(F454)
	S591= B_MEM.Out=>B_WB.In                                    Premise(F455)
	S592= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F456)
	S593= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F457)
	S594= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F458)
	S595= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F459)
	S596= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F460)
	S597= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F461)
	S598= FU.Bub_ID=>CU_ID.Bub                                  Premise(F462)
	S599= FU.Halt_ID=>CU_ID.Halt                                Premise(F463)
	S600= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F464)
	S601= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F465)
	S602= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F466)
	S603= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F467)
	S604= FU.Bub_IF=>CU_IF.Bub                                  Premise(F468)
	S605= FU.Halt_IF=>CU_IF.Halt                                Premise(F469)
	S606= ICache.Hit=>CU_IF.ICacheHit                           Premise(F470)
	S607= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F471)
	S608= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F472)
	S609= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F473)
	S610= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F474)
	S611= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F475)
	S612= DCache.Hit=>CU_MEM.DCacheHit                          Premise(F476)
	S613= DMMU.Hit=>CU_MEM.DMMUHit                              Premise(F477)
	S614= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F478)
	S615= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F479)
	S616= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F480)
	S617= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F481)
	S618= DMMU.Addr=>DAddrReg_DMMU1.In                          Premise(F482)
	S619= DAddrReg_MEM.Out=>DAddrReg_WB.In                      Premise(F483)
	S620= ALUOut_MEM.Out=>DCache.IEA                            Premise(F484)
	S621= DCache.Out=>DCacheReg.In                              Premise(F485)
	S622= ALUOut_MEM.Out=>DMMU.IEA                              Premise(F486)
	S623= CP0.ASID=>DMMU.PID                                    Premise(F487)
	S624= DMMU.PID=pid                                          Path(S557,S623)
	S625= DCache.Out=>DR_DMMU1.In                               Premise(F488)
	S626= DCache.Out=>DR_WB.In                                  Premise(F489)
	S627= DCache.Hit=>FU.DCacheHit                              Premise(F490)
	S628= ICache.Hit=>FU.ICacheHit                              Premise(F491)
	S629= IR_EX.Out=>FU.IR_EX                                   Premise(F492)
	S630= FU.IR_EX={33,rS,rT,offset}                            Path(S558,S629)
	S631= IR_ID.Out=>FU.IR_ID                                   Premise(F493)
	S632= FU.IR_ID={33,rS,rT,offset}                            Path(S563,S631)
	S633= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F494)
	S634= IR_MEM.Out=>FU.IR_MEM                                 Premise(F495)
	S635= IR_WB.Out=>FU.IR_WB                                   Premise(F496)
	S636= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F497)
	S637= FU.InEX_WReg=rT                                       Path(S561,S636)
	S638= GPR.Rdata1=>FU.InID1                                  Premise(F498)
	S639= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F499)
	S640= FU.InID1_RReg=rS                                      Path(S565,S639)
	S641= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F500)
	S642= MemDataSelL.Out=>FU.InWB                              Premise(F501)
	S643= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F502)
	S644= IR_ID.Out25_21=>GPR.RReg1                             Premise(F503)
	S645= GPR.RReg1=rS                                          Path(S565,S644)
	S646= GPR.Rdata1=base                                       GPR-Read(S645,S540)
	S647= FU.InID1=base                                         Path(S646,S638)
	S648= FU.OutID1=FU(base)                                    FU-Forward(S647)
	S649= A_EX.In=FU(base)                                      Path(S648,S588)
	S650= MemDataSelL.Out=>GPR.WData                            Premise(F504)
	S651= IR_WB.Out20_16=>GPR.WReg                              Premise(F505)
	S652= IMMU.Addr=>IAddrReg.In                                Premise(F506)
	S653= PC.Out=>ICache.IEA                                    Premise(F507)
	S654= ICache.IEA=addr+4                                     Path(S573,S653)
	S655= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S654)
	S656= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S655,S606)
	S657= FU.ICacheHit=ICacheHit(addr+4)                        Path(S655,S628)
	S658= PC.Out=>ICache.IEA                                    Premise(F508)
	S659= IMem.MEM8WordOut=>ICache.WData                        Premise(F509)
	S660= ICache.Out=>ICacheReg.In                              Premise(F510)
	S661= IR_ID.Out15_0=>IMMEXT.In                              Premise(F511)
	S662= IMMEXT.In=offset                                      Path(S567,S661)
	S663= IMMEXT.Out={16{offset[15]},offset}                    IMMEXT(S662)
	S664= B_EX.In={16{offset[15]},offset}                       Path(S663,S590)
	S665= PC.Out=>IMMU.IEA                                      Premise(F512)
	S666= IMMU.IEA=addr+4                                       Path(S573,S665)
	S667= CP0.ASID=>IMMU.PID                                    Premise(F513)
	S668= IMMU.PID=pid                                          Path(S557,S667)
	S669= IMMU.Addr={pid,addr+4}                                IMMU-Search(S668,S666)
	S670= IAddrReg.In={pid,addr+4}                              Path(S669,S652)
	S671= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S668,S666)
	S672= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S671,S607)
	S673= IAddrReg.Out=>IMem.RAddr                              Premise(F514)
	S674= IMem.RAddr={pid,addr}                                 Path(S568,S673)
	S675= IMem.Out={33,rS,rT,offset}                            IMem-Read(S674,S548)
	S676= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S674,S548)
	S677= ICache.WData=IMemGet8Word({pid,addr})                 Path(S676,S659)
	S678= ICacheReg.Out=>IRMux.CacheData                        Premise(F515)
	S679= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F516)
	S680= IMem.Out=>IRMux.MemData                               Premise(F517)
	S681= IRMux.MemData={33,rS,rT,offset}                       Path(S675,S680)
	S682= IRMux.Out={33,rS,rT,offset}                           IRMux-Select2(S681)
	S683= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F518)
	S684= IR_MEM.Out=>IR_DMMU1.In                               Premise(F519)
	S685= IR_ID.Out=>IR_EX.In                                   Premise(F520)
	S686= IR_EX.In={33,rS,rT,offset}                            Path(S563,S685)
	S687= ICache.Out=>IR_ID.In                                  Premise(F521)
	S688= IRMux.Out=>IR_ID.In                                   Premise(F522)
	S689= IR_ID.In={33,rS,rT,offset}                            Path(S682,S688)
	S690= ICache.Out=>IR_IMMU.In                                Premise(F523)
	S691= IR_EX.Out=>IR_MEM.In                                  Premise(F524)
	S692= IR_MEM.In={33,rS,rT,offset}                           Path(S558,S691)
	S693= IR_MEM.Out=>IR_WB.In                                  Premise(F525)
	S694= ALUOut_WB.Out1_0=>MemDataSelL.Addr                    Premise(F526)
	S695= DR_WB.Out=>MemDataSelL.In                             Premise(F527)
	S696= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F528)
	S697= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F529)
	S698= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F530)
	S699= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F531)
	S700= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F532)
	S701= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F533)
	S702= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F534)
	S703= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F535)
	S704= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F536)
	S705= CU_EX.IRFunc1=rT                                      Path(S561,S704)
	S706= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F537)
	S707= CU_EX.IRFunc2=rS                                      Path(S560,S706)
	S708= IR_EX.Out31_26=>CU_EX.Op                              Premise(F538)
	S709= CU_EX.Op=33                                           Path(S559,S708)
	S710= CU_EX.Func=alu_add                                    CU_EX(S709)
	S711= CU_EX.MemDataSelFunc=mds_lwz                          CU_EX(S709)
	S712= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F539)
	S713= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F540)
	S714= CU_ID.IRFunc1=rT                                      Path(S566,S713)
	S715= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F541)
	S716= CU_ID.IRFunc2=rS                                      Path(S565,S715)
	S717= IR_ID.Out31_26=>CU_ID.Op                              Premise(F542)
	S718= CU_ID.Op=33                                           Path(S564,S717)
	S719= CU_ID.Func=alu_add                                    CU_ID(S718)
	S720= CU_ID.MemDataSelFunc=mds_lwz                          CU_ID(S718)
	S721= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F543)
	S722= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F544)
	S723= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F545)
	S724= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F546)
	S725= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F547)
	S726= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F548)
	S727= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F549)
	S728= IR_WB.Out31_26=>CU_WB.Op                              Premise(F550)
	S729= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F551)
	S730= CtrlA_EX=0                                            Premise(F552)
	S731= [A_EX]=FU(base)                                       A_EX-Hold(S499,S730)
	S732= CtrlB_EX=0                                            Premise(F553)
	S733= [B_EX]={16{offset[15]},offset}                        B_EX-Hold(S501,S732)
	S734= CtrlALUOut_MEM=1                                      Premise(F554)
	S735= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}         ALUOut_MEM-Write(S586,S734)
	S736= CtrlALUOut_DMMU1=0                                    Premise(F555)
	S737= CtrlALUOut_DMMU2=0                                    Premise(F556)
	S738= CtrlALUOut_WB=0                                       Premise(F557)
	S739= CtrlA_MEM=0                                           Premise(F558)
	S740= CtrlA_WB=0                                            Premise(F559)
	S741= CtrlB_MEM=0                                           Premise(F560)
	S742= CtrlB_WB=0                                            Premise(F561)
	S743= CtrlDCache=0                                          Premise(F562)
	S744= CtrlICache=0                                          Premise(F563)
	S745= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S512,S744)
	S746= CtrlIMMU=0                                            Premise(F564)
	S747= CtrlDMMU=0                                            Premise(F565)
	S748= CtrlDAddrReg_DMMU1=0                                  Premise(F566)
	S749= CtrlDAddrReg_DMMU2=0                                  Premise(F567)
	S750= CtrlDAddrReg_MEM=0                                    Premise(F568)
	S751= CtrlDAddrReg_WB=0                                     Premise(F569)
	S752= CtrlDMem=0                                            Premise(F570)
	S753= CtrlDMem8Word=0                                       Premise(F571)
	S754= CtrlDCacheReg=0                                       Premise(F572)
	S755= CtrlASIDIn=0                                          Premise(F573)
	S756= CtrlCP0=0                                             Premise(F574)
	S757= CP0[ASID]=pid                                         CP0-Hold(S524,S756)
	S758= CtrlEPCIn=0                                           Premise(F575)
	S759= CtrlExCodeIn=0                                        Premise(F576)
	S760= CtrlDR_DMMU1=0                                        Premise(F577)
	S761= CtrlDR_DMMU2=0                                        Premise(F578)
	S762= CtrlDR_WB=0                                           Premise(F579)
	S763= CtrlIR_DMMU1=0                                        Premise(F580)
	S764= CtrlIR_DMMU2=0                                        Premise(F581)
	S765= CtrlIR_EX=0                                           Premise(F582)
	S766= [IR_EX]={33,rS,rT,offset}                             IR_EX-Hold(S533,S765)
	S767= CtrlIR_ID=0                                           Premise(F583)
	S768= [IR_ID]={33,rS,rT,offset}                             IR_ID-Hold(S535,S767)
	S769= CtrlIR_IMMU=0                                         Premise(F584)
	S770= CtrlIR_MEM=1                                          Premise(F585)
	S771= [IR_MEM]={33,rS,rT,offset}                            IR_MEM-Write(S692,S770)
	S772= CtrlIR_WB=0                                           Premise(F586)
	S773= CtrlGPR=0                                             Premise(F587)
	S774= GPR[rS]=base                                          GPR-Hold(S540,S773)
	S775= CtrlIAddrReg=0                                        Premise(F588)
	S776= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S542,S775)
	S777= CtrlPC=0                                              Premise(F589)
	S778= CtrlPCInc=0                                           Premise(F590)
	S779= PC[CIA]=addr                                          PC-Hold(S545,S778)
	S780= PC[Out]=addr+4                                        PC-Hold(S546,S777,S778)
	S781= CtrlIMem=0                                            Premise(F591)
	S782= IMem[{pid,addr}]={33,rS,rT,offset}                    IMem-Hold(S548,S781)
	S783= CtrlICacheReg=0                                       Premise(F592)
	S784= CtrlIRMux=0                                           Premise(F593)
	S785= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a        Premise(F594)
	S786= DCache[FU(base)+{16{offset[15]},offset}]=a            Premise(F595)
	S787= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataPremise(F596)

MEM	S788= A_EX.Out=FU(base)                                     A_EX-Out(S731)
	S789= A_EX.Out1_0={FU(base)}[1:0]                           A_EX-Out(S731)
	S790= A_EX.Out4_0={FU(base)}[4:0]                           A_EX-Out(S731)
	S791= B_EX.Out={16{offset[15]},offset}                      B_EX-Out(S733)
	S792= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]            B_EX-Out(S733)
	S793= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]            B_EX-Out(S733)
	S794= ALUOut_MEM.Out=FU(base)+{16{offset[15]},offset}       ALUOut_MEM-Out(S735)
	S795= ALUOut_MEM.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_MEM-Out(S735)
	S796= ALUOut_MEM.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_MEM-Out(S735)
	S797= CP0.ASID=pid                                          CP0-Read-ASID(S757)
	S798= IR_EX.Out={33,rS,rT,offset}                           IR_EX-Out(S766)
	S799= IR_EX.Out31_26=33                                     IR_EX-Out(S766)
	S800= IR_EX.Out25_21=rS                                     IR_EX-Out(S766)
	S801= IR_EX.Out20_16=rT                                     IR_EX-Out(S766)
	S802= IR_EX.Out15_0=offset                                  IR_EX-Out(S766)
	S803= IR_ID.Out={33,rS,rT,offset}                           IR-Out(S768)
	S804= IR_ID.Out31_26=33                                     IR-Out(S768)
	S805= IR_ID.Out25_21=rS                                     IR-Out(S768)
	S806= IR_ID.Out20_16=rT                                     IR-Out(S768)
	S807= IR_ID.Out15_0=offset                                  IR-Out(S768)
	S808= IR_MEM.Out={33,rS,rT,offset}                          IR_MEM-Out(S771)
	S809= IR_MEM.Out31_26=33                                    IR_MEM-Out(S771)
	S810= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S771)
	S811= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S771)
	S812= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S771)
	S813= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S776)
	S814= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S776)
	S815= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S776)
	S816= PC.CIA=addr                                           PC-Out(S779)
	S817= PC.CIA31_28=addr[31:28]                               PC-Out(S779)
	S818= PC.Out=addr+4                                         PC-Out(S780)
	S819= A_EX.Out=>ALU.A                                       Premise(F597)
	S820= ALU.A=FU(base)                                        Path(S788,S819)
	S821= B_EX.Out=>ALU.B                                       Premise(F598)
	S822= ALU.B={16{offset[15]},offset}                         Path(S791,S821)
	S823= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F599)
	S824= ALUOut_DMMU1.In=FU(base)+{16{offset[15]},offset}      Path(S794,S823)
	S825= ALU.Out=>ALUOut_MEM.In                                Premise(F600)
	S826= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F601)
	S827= ALUOut_WB.In=FU(base)+{16{offset[15]},offset}         Path(S794,S826)
	S828= FU.OutID1=>A_EX.In                                    Premise(F602)
	S829= A_MEM.Out=>A_WB.In                                    Premise(F603)
	S830= IMMEXT.Out=>B_EX.In                                   Premise(F604)
	S831= B_MEM.Out=>B_WB.In                                    Premise(F605)
	S832= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F606)
	S833= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F607)
	S834= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F608)
	S835= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F609)
	S836= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F610)
	S837= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F611)
	S838= FU.Bub_ID=>CU_ID.Bub                                  Premise(F612)
	S839= FU.Halt_ID=>CU_ID.Halt                                Premise(F613)
	S840= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F614)
	S841= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F615)
	S842= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F616)
	S843= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F617)
	S844= FU.Bub_IF=>CU_IF.Bub                                  Premise(F618)
	S845= FU.Halt_IF=>CU_IF.Halt                                Premise(F619)
	S846= ICache.Hit=>CU_IF.ICacheHit                           Premise(F620)
	S847= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F621)
	S848= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F622)
	S849= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F623)
	S850= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F624)
	S851= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F625)
	S852= DCache.Hit=>CU_MEM.DCacheHit                          Premise(F626)
	S853= DMMU.Hit=>CU_MEM.DMMUHit                              Premise(F627)
	S854= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F628)
	S855= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F629)
	S856= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F630)
	S857= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F631)
	S858= DMMU.Addr=>DAddrReg_DMMU1.In                          Premise(F632)
	S859= DAddrReg_MEM.Out=>DAddrReg_WB.In                      Premise(F633)
	S860= ALUOut_MEM.Out=>DCache.IEA                            Premise(F634)
	S861= DCache.IEA=FU(base)+{16{offset[15]},offset}           Path(S794,S860)
	S862= DCache.Hit=DCacheHit(FU(base)+{16{offset[15]},offset})DCache-Search(S861)
	S863= DCache.Out=a                                          DCache-Search(S861,S786)
	S864= CU_MEM.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S862,S852)
	S865= DCache.Out=>DCacheReg.In                              Premise(F635)
	S866= DCacheReg.In=a                                        Path(S863,S865)
	S867= ALUOut_MEM.Out=>DMMU.IEA                              Premise(F636)
	S868= DMMU.IEA=FU(base)+{16{offset[15]},offset}             Path(S794,S867)
	S869= CP0.ASID=>DMMU.PID                                    Premise(F637)
	S870= DMMU.PID=pid                                          Path(S797,S869)
	S871= DMMU.Addr={pid,FU(base)+{16{offset[15]},offset}}      DMMU-Search(S870,S868)
	S872= DAddrReg_DMMU1.In={pid,FU(base)+{16{offset[15]},offset}}Path(S871,S858)
	S873= DMMU.Hit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})DMMU-Search(S870,S868)
	S874= CU_MEM.DMMUHit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})Path(S873,S853)
	S875= DCache.Out=>DR_DMMU1.In                               Premise(F638)
	S876= DR_DMMU1.In=a                                         Path(S863,S875)
	S877= DCache.Out=>DR_WB.In                                  Premise(F639)
	S878= DR_WB.In=a                                            Path(S863,S877)
	S879= DCache.Hit=>FU.DCacheHit                              Premise(F640)
	S880= FU.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S862,S879)
	S881= ICache.Hit=>FU.ICacheHit                              Premise(F641)
	S882= IR_EX.Out=>FU.IR_EX                                   Premise(F642)
	S883= FU.IR_EX={33,rS,rT,offset}                            Path(S798,S882)
	S884= IR_ID.Out=>FU.IR_ID                                   Premise(F643)
	S885= FU.IR_ID={33,rS,rT,offset}                            Path(S803,S884)
	S886= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F644)
	S887= IR_MEM.Out=>FU.IR_MEM                                 Premise(F645)
	S888= FU.IR_MEM={33,rS,rT,offset}                           Path(S808,S887)
	S889= IR_WB.Out=>FU.IR_WB                                   Premise(F646)
	S890= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F647)
	S891= FU.InEX_WReg=rT                                       Path(S801,S890)
	S892= GPR.Rdata1=>FU.InID1                                  Premise(F648)
	S893= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F649)
	S894= FU.InID1_RReg=rS                                      Path(S805,S893)
	S895= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F650)
	S896= FU.InMEM_WReg=rT                                      Path(S811,S895)
	S897= MemDataSelL.Out=>FU.InWB                              Premise(F651)
	S898= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F652)
	S899= IR_ID.Out25_21=>GPR.RReg1                             Premise(F653)
	S900= GPR.RReg1=rS                                          Path(S805,S899)
	S901= GPR.Rdata1=base                                       GPR-Read(S900,S774)
	S902= FU.InID1=base                                         Path(S901,S892)
	S903= FU.OutID1=FU(base)                                    FU-Forward(S902)
	S904= A_EX.In=FU(base)                                      Path(S903,S828)
	S905= MemDataSelL.Out=>GPR.WData                            Premise(F654)
	S906= IR_WB.Out20_16=>GPR.WReg                              Premise(F655)
	S907= IMMU.Addr=>IAddrReg.In                                Premise(F656)
	S908= PC.Out=>ICache.IEA                                    Premise(F657)
	S909= ICache.IEA=addr+4                                     Path(S818,S908)
	S910= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S909)
	S911= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S910,S846)
	S912= FU.ICacheHit=ICacheHit(addr+4)                        Path(S910,S881)
	S913= PC.Out=>ICache.IEA                                    Premise(F658)
	S914= IMem.MEM8WordOut=>ICache.WData                        Premise(F659)
	S915= ICache.Out=>ICacheReg.In                              Premise(F660)
	S916= IR_ID.Out15_0=>IMMEXT.In                              Premise(F661)
	S917= IMMEXT.In=offset                                      Path(S807,S916)
	S918= IMMEXT.Out={16{offset[15]},offset}                    IMMEXT(S917)
	S919= B_EX.In={16{offset[15]},offset}                       Path(S918,S830)
	S920= PC.Out=>IMMU.IEA                                      Premise(F662)
	S921= IMMU.IEA=addr+4                                       Path(S818,S920)
	S922= CP0.ASID=>IMMU.PID                                    Premise(F663)
	S923= IMMU.PID=pid                                          Path(S797,S922)
	S924= IMMU.Addr={pid,addr+4}                                IMMU-Search(S923,S921)
	S925= IAddrReg.In={pid,addr+4}                              Path(S924,S907)
	S926= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S923,S921)
	S927= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S926,S847)
	S928= IAddrReg.Out=>IMem.RAddr                              Premise(F664)
	S929= IMem.RAddr={pid,addr}                                 Path(S813,S928)
	S930= IMem.Out={33,rS,rT,offset}                            IMem-Read(S929,S782)
	S931= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S929,S782)
	S932= ICache.WData=IMemGet8Word({pid,addr})                 Path(S931,S914)
	S933= ICacheReg.Out=>IRMux.CacheData                        Premise(F665)
	S934= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F666)
	S935= IMem.Out=>IRMux.MemData                               Premise(F667)
	S936= IRMux.MemData={33,rS,rT,offset}                       Path(S930,S935)
	S937= IRMux.Out={33,rS,rT,offset}                           IRMux-Select2(S936)
	S938= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F668)
	S939= IR_MEM.Out=>IR_DMMU1.In                               Premise(F669)
	S940= IR_DMMU1.In={33,rS,rT,offset}                         Path(S808,S939)
	S941= IR_ID.Out=>IR_EX.In                                   Premise(F670)
	S942= IR_EX.In={33,rS,rT,offset}                            Path(S803,S941)
	S943= ICache.Out=>IR_ID.In                                  Premise(F671)
	S944= IRMux.Out=>IR_ID.In                                   Premise(F672)
	S945= IR_ID.In={33,rS,rT,offset}                            Path(S937,S944)
	S946= ICache.Out=>IR_IMMU.In                                Premise(F673)
	S947= IR_EX.Out=>IR_MEM.In                                  Premise(F674)
	S948= IR_MEM.In={33,rS,rT,offset}                           Path(S798,S947)
	S949= IR_MEM.Out=>IR_WB.In                                  Premise(F675)
	S950= IR_WB.In={33,rS,rT,offset}                            Path(S808,S949)
	S951= ALUOut_WB.Out1_0=>MemDataSelL.Addr                    Premise(F676)
	S952= DR_WB.Out=>MemDataSelL.In                             Premise(F677)
	S953= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F678)
	S954= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F679)
	S955= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F680)
	S956= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F681)
	S957= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F682)
	S958= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F683)
	S959= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F684)
	S960= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F685)
	S961= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F686)
	S962= CU_EX.IRFunc1=rT                                      Path(S801,S961)
	S963= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F687)
	S964= CU_EX.IRFunc2=rS                                      Path(S800,S963)
	S965= IR_EX.Out31_26=>CU_EX.Op                              Premise(F688)
	S966= CU_EX.Op=33                                           Path(S799,S965)
	S967= CU_EX.Func=alu_add                                    CU_EX(S966)
	S968= CU_EX.MemDataSelFunc=mds_lwz                          CU_EX(S966)
	S969= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F689)
	S970= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F690)
	S971= CU_ID.IRFunc1=rT                                      Path(S806,S970)
	S972= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F691)
	S973= CU_ID.IRFunc2=rS                                      Path(S805,S972)
	S974= IR_ID.Out31_26=>CU_ID.Op                              Premise(F692)
	S975= CU_ID.Op=33                                           Path(S804,S974)
	S976= CU_ID.Func=alu_add                                    CU_ID(S975)
	S977= CU_ID.MemDataSelFunc=mds_lwz                          CU_ID(S975)
	S978= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F693)
	S979= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F694)
	S980= CU_MEM.IRFunc1=rT                                     Path(S811,S979)
	S981= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F695)
	S982= CU_MEM.IRFunc2=rS                                     Path(S810,S981)
	S983= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F696)
	S984= CU_MEM.Op=33                                          Path(S809,S983)
	S985= CU_MEM.Func=alu_add                                   CU_MEM(S984)
	S986= CU_MEM.MemDataSelFunc=mds_lwz                         CU_MEM(S984)
	S987= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F697)
	S988= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F698)
	S989= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F699)
	S990= IR_WB.Out31_26=>CU_WB.Op                              Premise(F700)
	S991= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F701)
	S992= CtrlA_EX=0                                            Premise(F702)
	S993= [A_EX]=FU(base)                                       A_EX-Hold(S731,S992)
	S994= CtrlB_EX=0                                            Premise(F703)
	S995= [B_EX]={16{offset[15]},offset}                        B_EX-Hold(S733,S994)
	S996= CtrlALUOut_MEM=0                                      Premise(F704)
	S997= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}         ALUOut_MEM-Hold(S735,S996)
	S998= CtrlALUOut_DMMU1=1                                    Premise(F705)
	S999= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}       ALUOut_DMMU1-Write(S824,S998)
	S1000= CtrlALUOut_DMMU2=0                                   Premise(F706)
	S1001= CtrlALUOut_WB=1                                      Premise(F707)
	S1002= [ALUOut_WB]=FU(base)+{16{offset[15]},offset}         ALUOut_WB-Write(S827,S1001)
	S1003= CtrlA_MEM=0                                          Premise(F708)
	S1004= CtrlA_WB=1                                           Premise(F709)
	S1005= CtrlB_MEM=0                                          Premise(F710)
	S1006= CtrlB_WB=1                                           Premise(F711)
	S1007= CtrlDCache=0                                         Premise(F712)
	S1008= DCache[FU(base)+{16{offset[15]},offset}]=a           DCache-Hold(S786,S1007)
	S1009= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataDCache-Hold(S787,S1007)
	S1010= CtrlICache=0                                         Premise(F713)
	S1011= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S745,S1010)
	S1012= CtrlIMMU=0                                           Premise(F714)
	S1013= CtrlDMMU=0                                           Premise(F715)
	S1014= CtrlDAddrReg_DMMU1=0                                 Premise(F716)
	S1015= CtrlDAddrReg_DMMU2=0                                 Premise(F717)
	S1016= CtrlDAddrReg_MEM=0                                   Premise(F718)
	S1017= CtrlDAddrReg_WB=1                                    Premise(F719)
	S1018= CtrlDMem=0                                           Premise(F720)
	S1019= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a       DMem-Hold(S785,S1018)
	S1020= CtrlDMem8Word=0                                      Premise(F721)
	S1021= CtrlDCacheReg=0                                      Premise(F722)
	S1022= CtrlASIDIn=0                                         Premise(F723)
	S1023= CtrlCP0=0                                            Premise(F724)
	S1024= CP0[ASID]=pid                                        CP0-Hold(S757,S1023)
	S1025= CtrlEPCIn=0                                          Premise(F725)
	S1026= CtrlExCodeIn=0                                       Premise(F726)
	S1027= CtrlDR_DMMU1=0                                       Premise(F727)
	S1028= CtrlDR_DMMU2=0                                       Premise(F728)
	S1029= CtrlDR_WB=1                                          Premise(F729)
	S1030= [DR_WB]=a                                            DR_WB-Write(S878,S1029)
	S1031= CtrlIR_DMMU1=1                                       Premise(F730)
	S1032= [IR_DMMU1]={33,rS,rT,offset}                         IR_DMMU1-Write(S940,S1031)
	S1033= CtrlIR_DMMU2=0                                       Premise(F731)
	S1034= CtrlIR_EX=0                                          Premise(F732)
	S1035= [IR_EX]={33,rS,rT,offset}                            IR_EX-Hold(S766,S1034)
	S1036= CtrlIR_ID=0                                          Premise(F733)
	S1037= [IR_ID]={33,rS,rT,offset}                            IR_ID-Hold(S768,S1036)
	S1038= CtrlIR_IMMU=0                                        Premise(F734)
	S1039= CtrlIR_MEM=0                                         Premise(F735)
	S1040= [IR_MEM]={33,rS,rT,offset}                           IR_MEM-Hold(S771,S1039)
	S1041= CtrlIR_WB=1                                          Premise(F736)
	S1042= [IR_WB]={33,rS,rT,offset}                            IR_WB-Write(S950,S1041)
	S1043= CtrlGPR=0                                            Premise(F737)
	S1044= GPR[rS]=base                                         GPR-Hold(S774,S1043)
	S1045= CtrlIAddrReg=0                                       Premise(F738)
	S1046= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S776,S1045)
	S1047= CtrlPC=0                                             Premise(F739)
	S1048= CtrlPCInc=0                                          Premise(F740)
	S1049= PC[CIA]=addr                                         PC-Hold(S779,S1048)
	S1050= PC[Out]=addr+4                                       PC-Hold(S780,S1047,S1048)
	S1051= CtrlIMem=0                                           Premise(F741)
	S1052= IMem[{pid,addr}]={33,rS,rT,offset}                   IMem-Hold(S782,S1051)
	S1053= CtrlICacheReg=0                                      Premise(F742)
	S1054= CtrlIRMux=0                                          Premise(F743)

WB	S1055= A_EX.Out=FU(base)                                    A_EX-Out(S993)
	S1056= A_EX.Out1_0={FU(base)}[1:0]                          A_EX-Out(S993)
	S1057= A_EX.Out4_0={FU(base)}[4:0]                          A_EX-Out(S993)
	S1058= B_EX.Out={16{offset[15]},offset}                     B_EX-Out(S995)
	S1059= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]           B_EX-Out(S995)
	S1060= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]           B_EX-Out(S995)
	S1061= ALUOut_MEM.Out=FU(base)+{16{offset[15]},offset}      ALUOut_MEM-Out(S997)
	S1062= ALUOut_MEM.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_MEM-Out(S997)
	S1063= ALUOut_MEM.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_MEM-Out(S997)
	S1064= ALUOut_DMMU1.Out=FU(base)+{16{offset[15]},offset}    ALUOut_DMMU1-Out(S999)
	S1065= ALUOut_DMMU1.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_DMMU1-Out(S999)
	S1066= ALUOut_DMMU1.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_DMMU1-Out(S999)
	S1067= ALUOut_WB.Out=FU(base)+{16{offset[15]},offset}       ALUOut_WB-Out(S1002)
	S1068= ALUOut_WB.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_WB-Out(S1002)
	S1069= ALUOut_WB.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_WB-Out(S1002)
	S1070= CP0.ASID=pid                                         CP0-Read-ASID(S1024)
	S1071= DR_WB.Out=a                                          DR_WB-Out(S1030)
	S1072= DR_WB.Out1_0={a}[1:0]                                DR_WB-Out(S1030)
	S1073= DR_WB.Out4_0={a}[4:0]                                DR_WB-Out(S1030)
	S1074= IR_DMMU1.Out={33,rS,rT,offset}                       IR_DMMU1-Out(S1032)
	S1075= IR_DMMU1.Out31_26=33                                 IR_DMMU1-Out(S1032)
	S1076= IR_DMMU1.Out25_21=rS                                 IR_DMMU1-Out(S1032)
	S1077= IR_DMMU1.Out20_16=rT                                 IR_DMMU1-Out(S1032)
	S1078= IR_DMMU1.Out15_0=offset                              IR_DMMU1-Out(S1032)
	S1079= IR_EX.Out={33,rS,rT,offset}                          IR_EX-Out(S1035)
	S1080= IR_EX.Out31_26=33                                    IR_EX-Out(S1035)
	S1081= IR_EX.Out25_21=rS                                    IR_EX-Out(S1035)
	S1082= IR_EX.Out20_16=rT                                    IR_EX-Out(S1035)
	S1083= IR_EX.Out15_0=offset                                 IR_EX-Out(S1035)
	S1084= IR_ID.Out={33,rS,rT,offset}                          IR-Out(S1037)
	S1085= IR_ID.Out31_26=33                                    IR-Out(S1037)
	S1086= IR_ID.Out25_21=rS                                    IR-Out(S1037)
	S1087= IR_ID.Out20_16=rT                                    IR-Out(S1037)
	S1088= IR_ID.Out15_0=offset                                 IR-Out(S1037)
	S1089= IR_MEM.Out={33,rS,rT,offset}                         IR_MEM-Out(S1040)
	S1090= IR_MEM.Out31_26=33                                   IR_MEM-Out(S1040)
	S1091= IR_MEM.Out25_21=rS                                   IR_MEM-Out(S1040)
	S1092= IR_MEM.Out20_16=rT                                   IR_MEM-Out(S1040)
	S1093= IR_MEM.Out15_0=offset                                IR_MEM-Out(S1040)
	S1094= IR_WB.Out={33,rS,rT,offset}                          IR-Out(S1042)
	S1095= IR_WB.Out31_26=33                                    IR-Out(S1042)
	S1096= IR_WB.Out25_21=rS                                    IR-Out(S1042)
	S1097= IR_WB.Out20_16=rT                                    IR-Out(S1042)
	S1098= IR_WB.Out15_0=offset                                 IR-Out(S1042)
	S1099= IAddrReg.Out={pid,addr}                              IAddrReg-Out(S1046)
	S1100= IAddrReg.Out1_0={{pid,addr}}[1:0]                    IAddrReg-Out(S1046)
	S1101= IAddrReg.Out4_0={{pid,addr}}[4:0]                    IAddrReg-Out(S1046)
	S1102= PC.CIA=addr                                          PC-Out(S1049)
	S1103= PC.CIA31_28=addr[31:28]                              PC-Out(S1049)
	S1104= PC.Out=addr+4                                        PC-Out(S1050)
	S1105= A_EX.Out=>ALU.A                                      Premise(F1038)
	S1106= ALU.A=FU(base)                                       Path(S1055,S1105)
	S1107= B_EX.Out=>ALU.B                                      Premise(F1039)
	S1108= ALU.B={16{offset[15]},offset}                        Path(S1058,S1107)
	S1109= ALUOut_MEM.Out=>ALUOut_DMMU1.In                      Premise(F1040)
	S1110= ALUOut_DMMU1.In=FU(base)+{16{offset[15]},offset}     Path(S1061,S1109)
	S1111= ALU.Out=>ALUOut_MEM.In                               Premise(F1041)
	S1112= ALUOut_MEM.Out=>ALUOut_WB.In                         Premise(F1042)
	S1113= ALUOut_WB.In=FU(base)+{16{offset[15]},offset}        Path(S1061,S1112)
	S1114= FU.OutID1=>A_EX.In                                   Premise(F1043)
	S1115= A_MEM.Out=>A_WB.In                                   Premise(F1044)
	S1116= IMMEXT.Out=>B_EX.In                                  Premise(F1045)
	S1117= B_MEM.Out=>B_WB.In                                   Premise(F1046)
	S1118= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit              Premise(F1047)
	S1119= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                  Premise(F1048)
	S1120= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit              Premise(F1049)
	S1121= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                  Premise(F1050)
	S1122= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                  Premise(F1051)
	S1123= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                      Premise(F1052)
	S1124= FU.Bub_ID=>CU_ID.Bub                                 Premise(F1053)
	S1125= FU.Halt_ID=>CU_ID.Halt                               Premise(F1054)
	S1126= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F1055)
	S1127= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F1056)
	S1128= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F1057)
	S1129= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F1058)
	S1130= FU.Bub_IF=>CU_IF.Bub                                 Premise(F1059)
	S1131= FU.Halt_IF=>CU_IF.Halt                               Premise(F1060)
	S1132= ICache.Hit=>CU_IF.ICacheHit                          Premise(F1061)
	S1133= IMMU.Hit=>CU_IF.IMMUHit                              Premise(F1062)
	S1134= FU.Bub_IMMU=>CU_IMMU.Bub                             Premise(F1063)
	S1135= FU.Halt_IMMU=>CU_IMMU.Halt                           Premise(F1064)
	S1136= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F1065)
	S1137= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F1066)
	S1138= DCache.Hit=>CU_MEM.DCacheHit                         Premise(F1067)
	S1139= DMMU.Hit=>CU_MEM.DMMUHit                             Premise(F1068)
	S1140= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                 Premise(F1069)
	S1141= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                     Premise(F1070)
	S1142= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F1071)
	S1143= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F1072)
	S1144= DMMU.Addr=>DAddrReg_DMMU1.In                         Premise(F1073)
	S1145= DAddrReg_MEM.Out=>DAddrReg_WB.In                     Premise(F1074)
	S1146= ALUOut_MEM.Out=>DCache.IEA                           Premise(F1075)
	S1147= DCache.IEA=FU(base)+{16{offset[15]},offset}          Path(S1061,S1146)
	S1148= DCache.Hit=DCacheHit(FU(base)+{16{offset[15]},offset})DCache-Search(S1147)
	S1149= DCache.Out=a                                         DCache-Search(S1147,S1008)
	S1150= CU_MEM.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S1148,S1138)
	S1151= DCache.Out=>DCacheReg.In                             Premise(F1076)
	S1152= DCacheReg.In=a                                       Path(S1149,S1151)
	S1153= ALUOut_MEM.Out=>DMMU.IEA                             Premise(F1077)
	S1154= DMMU.IEA=FU(base)+{16{offset[15]},offset}            Path(S1061,S1153)
	S1155= CP0.ASID=>DMMU.PID                                   Premise(F1078)
	S1156= DMMU.PID=pid                                         Path(S1070,S1155)
	S1157= DMMU.Addr={pid,FU(base)+{16{offset[15]},offset}}     DMMU-Search(S1156,S1154)
	S1158= DAddrReg_DMMU1.In={pid,FU(base)+{16{offset[15]},offset}}Path(S1157,S1144)
	S1159= DMMU.Hit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})DMMU-Search(S1156,S1154)
	S1160= CU_MEM.DMMUHit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})Path(S1159,S1139)
	S1161= DCache.Out=>DR_DMMU1.In                              Premise(F1079)
	S1162= DR_DMMU1.In=a                                        Path(S1149,S1161)
	S1163= DCache.Out=>DR_WB.In                                 Premise(F1080)
	S1164= DR_WB.In=a                                           Path(S1149,S1163)
	S1165= DCache.Hit=>FU.DCacheHit                             Premise(F1081)
	S1166= FU.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S1148,S1165)
	S1167= ICache.Hit=>FU.ICacheHit                             Premise(F1082)
	S1168= IR_EX.Out=>FU.IR_EX                                  Premise(F1083)
	S1169= FU.IR_EX={33,rS,rT,offset}                           Path(S1079,S1168)
	S1170= IR_ID.Out=>FU.IR_ID                                  Premise(F1084)
	S1171= FU.IR_ID={33,rS,rT,offset}                           Path(S1084,S1170)
	S1172= IR_IMMU.Out=>FU.IR_IMMU                              Premise(F1085)
	S1173= IR_MEM.Out=>FU.IR_MEM                                Premise(F1086)
	S1174= FU.IR_MEM={33,rS,rT,offset}                          Path(S1089,S1173)
	S1175= IR_WB.Out=>FU.IR_WB                                  Premise(F1087)
	S1176= FU.IR_WB={33,rS,rT,offset}                           Path(S1094,S1175)
	S1177= IR_EX.Out20_16=>FU.InEX_WReg                         Premise(F1088)
	S1178= FU.InEX_WReg=rT                                      Path(S1082,S1177)
	S1179= GPR.Rdata1=>FU.InID1                                 Premise(F1089)
	S1180= IR_ID.Out25_21=>FU.InID1_RReg                        Premise(F1090)
	S1181= FU.InID1_RReg=rS                                     Path(S1086,S1180)
	S1182= IR_MEM.Out20_16=>FU.InMEM_WReg                       Premise(F1091)
	S1183= FU.InMEM_WReg=rT                                     Path(S1092,S1182)
	S1184= MemDataSelL.Out=>FU.InWB                             Premise(F1092)
	S1185= IR_WB.Out20_16=>FU.InWB_WReg                         Premise(F1093)
	S1186= FU.InWB_WReg=rT                                      Path(S1097,S1185)
	S1187= IR_ID.Out25_21=>GPR.RReg1                            Premise(F1094)
	S1188= GPR.RReg1=rS                                         Path(S1086,S1187)
	S1189= GPR.Rdata1=base                                      GPR-Read(S1188,S1044)
	S1190= FU.InID1=base                                        Path(S1189,S1179)
	S1191= FU.OutID1=FU(base)                                   FU-Forward(S1190)
	S1192= A_EX.In=FU(base)                                     Path(S1191,S1114)
	S1193= MemDataSelL.Out=>GPR.WData                           Premise(F1095)
	S1194= IR_WB.Out20_16=>GPR.WReg                             Premise(F1096)
	S1195= GPR.WReg=rT                                          Path(S1097,S1194)
	S1196= IMMU.Addr=>IAddrReg.In                               Premise(F1097)
	S1197= PC.Out=>ICache.IEA                                   Premise(F1098)
	S1198= ICache.IEA=addr+4                                    Path(S1104,S1197)
	S1199= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S1198)
	S1200= CU_IF.ICacheHit=ICacheHit(addr+4)                    Path(S1199,S1132)
	S1201= FU.ICacheHit=ICacheHit(addr+4)                       Path(S1199,S1167)
	S1202= PC.Out=>ICache.IEA                                   Premise(F1099)
	S1203= IMem.MEM8WordOut=>ICache.WData                       Premise(F1100)
	S1204= ICache.Out=>ICacheReg.In                             Premise(F1101)
	S1205= IR_ID.Out15_0=>IMMEXT.In                             Premise(F1102)
	S1206= IMMEXT.In=offset                                     Path(S1088,S1205)
	S1207= IMMEXT.Out={16{offset[15]},offset}                   IMMEXT(S1206)
	S1208= B_EX.In={16{offset[15]},offset}                      Path(S1207,S1116)
	S1209= PC.Out=>IMMU.IEA                                     Premise(F1103)
	S1210= IMMU.IEA=addr+4                                      Path(S1104,S1209)
	S1211= CP0.ASID=>IMMU.PID                                   Premise(F1104)
	S1212= IMMU.PID=pid                                         Path(S1070,S1211)
	S1213= IMMU.Addr={pid,addr+4}                               IMMU-Search(S1212,S1210)
	S1214= IAddrReg.In={pid,addr+4}                             Path(S1213,S1196)
	S1215= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S1212,S1210)
	S1216= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                    Path(S1215,S1133)
	S1217= IAddrReg.Out=>IMem.RAddr                             Premise(F1105)
	S1218= IMem.RAddr={pid,addr}                                Path(S1099,S1217)
	S1219= IMem.Out={33,rS,rT,offset}                           IMem-Read(S1218,S1052)
	S1220= IMem.MEM8WordOut=IMemGet8Word({pid,addr})            IMem-Read(S1218,S1052)
	S1221= ICache.WData=IMemGet8Word({pid,addr})                Path(S1220,S1203)
	S1222= ICacheReg.Out=>IRMux.CacheData                       Premise(F1106)
	S1223= CU_IMMU.ICacheHit=>IRMux.CacheSel                    Premise(F1107)
	S1224= IMem.Out=>IRMux.MemData                              Premise(F1108)
	S1225= IRMux.MemData={33,rS,rT,offset}                      Path(S1219,S1224)
	S1226= IRMux.Out={33,rS,rT,offset}                          IRMux-Select2(S1225)
	S1227= CU_IMMU.IMMUHit=>IRMux.MemSel                        Premise(F1109)
	S1228= IR_MEM.Out=>IR_DMMU1.In                              Premise(F1110)
	S1229= IR_DMMU1.In={33,rS,rT,offset}                        Path(S1089,S1228)
	S1230= IR_ID.Out=>IR_EX.In                                  Premise(F1111)
	S1231= IR_EX.In={33,rS,rT,offset}                           Path(S1084,S1230)
	S1232= ICache.Out=>IR_ID.In                                 Premise(F1112)
	S1233= IRMux.Out=>IR_ID.In                                  Premise(F1113)
	S1234= IR_ID.In={33,rS,rT,offset}                           Path(S1226,S1233)
	S1235= ICache.Out=>IR_IMMU.In                               Premise(F1114)
	S1236= IR_EX.Out=>IR_MEM.In                                 Premise(F1115)
	S1237= IR_MEM.In={33,rS,rT,offset}                          Path(S1079,S1236)
	S1238= IR_MEM.Out=>IR_WB.In                                 Premise(F1116)
	S1239= IR_WB.In={33,rS,rT,offset}                           Path(S1089,S1238)
	S1240= ALUOut_WB.Out1_0=>MemDataSelL.Addr                   Premise(F1117)
	S1241= MemDataSelL.Addr={FU(base)+{16{offset[15]},offset}}[1:0]Path(S1068,S1240)
	S1242= MemDataSelL.Func=6'b001010                           Premise(F1118)
	S1243= DR_WB.Out=>MemDataSelL.In                            Premise(F1119)
	S1244= MemDataSelL.In=a                                     Path(S1071,S1243)
	S1245= MemDataSelL.Out={16{a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+15,{FU(base)+{16{offset[15]},offset}}[1:0]*8][15]},a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+15,{FU(base)+{16{offset[15]},offset}}[1:0]*8]}MemDataSelL(S1244,S1241)
	S1246= FU.InWB={16{a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+15,{FU(base)+{16{offset[15]},offset}}[1:0]*8][15]},a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+15,{FU(base)+{16{offset[15]},offset}}[1:0]*8]}Path(S1245,S1184)
	S1247= GPR.WData={16{a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+15,{FU(base)+{16{offset[15]},offset}}[1:0]*8][15]},a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+15,{FU(base)+{16{offset[15]},offset}}[1:0]*8]}Path(S1245,S1193)
	S1248= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F1120)
	S1249= CU_DMMU1.IRFunc1=rT                                  Path(S1077,S1248)
	S1250= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F1121)
	S1251= CU_DMMU1.IRFunc2=rS                                  Path(S1076,S1250)
	S1252= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F1122)
	S1253= CU_DMMU1.Op=33                                       Path(S1075,S1252)
	S1254= CU_DMMU1.Func=alu_add                                CU_DMMU1(S1253)
	S1255= CU_DMMU1.MemDataSelFunc=mds_lwz                      CU_DMMU1(S1253)
	S1256= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F1123)
	S1257= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F1124)
	S1258= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F1125)
	S1259= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F1126)
	S1260= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F1127)
	S1261= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F1128)
	S1262= CU_EX.IRFunc1=rT                                     Path(S1082,S1261)
	S1263= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F1129)
	S1264= CU_EX.IRFunc2=rS                                     Path(S1081,S1263)
	S1265= IR_EX.Out31_26=>CU_EX.Op                             Premise(F1130)
	S1266= CU_EX.Op=33                                          Path(S1080,S1265)
	S1267= CU_EX.Func=alu_add                                   CU_EX(S1266)
	S1268= CU_EX.MemDataSelFunc=mds_lwz                         CU_EX(S1266)
	S1269= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F1131)
	S1270= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F1132)
	S1271= CU_ID.IRFunc1=rT                                     Path(S1087,S1270)
	S1272= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F1133)
	S1273= CU_ID.IRFunc2=rS                                     Path(S1086,S1272)
	S1274= IR_ID.Out31_26=>CU_ID.Op                             Premise(F1134)
	S1275= CU_ID.Op=33                                          Path(S1085,S1274)
	S1276= CU_ID.Func=alu_add                                   CU_ID(S1275)
	S1277= CU_ID.MemDataSelFunc=mds_lwz                         CU_ID(S1275)
	S1278= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F1135)
	S1279= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F1136)
	S1280= CU_MEM.IRFunc1=rT                                    Path(S1092,S1279)
	S1281= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F1137)
	S1282= CU_MEM.IRFunc2=rS                                    Path(S1091,S1281)
	S1283= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F1138)
	S1284= CU_MEM.Op=33                                         Path(S1090,S1283)
	S1285= CU_MEM.Func=alu_add                                  CU_MEM(S1284)
	S1286= CU_MEM.MemDataSelFunc=mds_lwz                        CU_MEM(S1284)
	S1287= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F1139)
	S1288= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F1140)
	S1289= CU_WB.IRFunc1=rT                                     Path(S1097,S1288)
	S1290= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F1141)
	S1291= CU_WB.IRFunc2=rS                                     Path(S1096,S1290)
	S1292= IR_WB.Out31_26=>CU_WB.Op                             Premise(F1142)
	S1293= CU_WB.Op=33                                          Path(S1095,S1292)
	S1294= CU_WB.Func=alu_add                                   CU_WB(S1293)
	S1295= CU_WB.MemDataSelFunc=mds_lwz                         CU_WB(S1293)
	S1296= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F1143)
	S1297= CtrlA_EX=0                                           Premise(F1144)
	S1298= [A_EX]=FU(base)                                      A_EX-Hold(S993,S1297)
	S1299= CtrlB_EX=0                                           Premise(F1145)
	S1300= [B_EX]={16{offset[15]},offset}                       B_EX-Hold(S995,S1299)
	S1301= CtrlALUOut_MEM=0                                     Premise(F1146)
	S1302= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}        ALUOut_MEM-Hold(S997,S1301)
	S1303= CtrlALUOut_DMMU1=0                                   Premise(F1147)
	S1304= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU1-Hold(S999,S1303)
	S1305= CtrlALUOut_DMMU2=0                                   Premise(F1148)
	S1306= CtrlALUOut_WB=0                                      Premise(F1149)
	S1307= [ALUOut_WB]=FU(base)+{16{offset[15]},offset}         ALUOut_WB-Hold(S1002,S1306)
	S1308= CtrlA_MEM=0                                          Premise(F1150)
	S1309= CtrlA_WB=0                                           Premise(F1151)
	S1310= CtrlB_MEM=0                                          Premise(F1152)
	S1311= CtrlB_WB=0                                           Premise(F1153)
	S1312= CtrlDCache=0                                         Premise(F1154)
	S1313= DCache[FU(base)+{16{offset[15]},offset}]=a           DCache-Hold(S1008,S1312)
	S1314= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataDCache-Hold(S1009,S1312)
	S1315= CtrlICache=0                                         Premise(F1155)
	S1316= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S1011,S1315)
	S1317= CtrlIMMU=0                                           Premise(F1156)
	S1318= CtrlDMMU=0                                           Premise(F1157)
	S1319= CtrlDAddrReg_DMMU1=0                                 Premise(F1158)
	S1320= CtrlDAddrReg_DMMU2=0                                 Premise(F1159)
	S1321= CtrlDAddrReg_MEM=0                                   Premise(F1160)
	S1322= CtrlDAddrReg_WB=0                                    Premise(F1161)
	S1323= CtrlDMem=0                                           Premise(F1162)
	S1324= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a       DMem-Hold(S1019,S1323)
	S1325= CtrlDMem8Word=0                                      Premise(F1163)
	S1326= CtrlDCacheReg=0                                      Premise(F1164)
	S1327= CtrlASIDIn=0                                         Premise(F1165)
	S1328= CtrlCP0=0                                            Premise(F1166)
	S1329= CP0[ASID]=pid                                        CP0-Hold(S1024,S1328)
	S1330= CtrlEPCIn=0                                          Premise(F1167)
	S1331= CtrlExCodeIn=0                                       Premise(F1168)
	S1332= CtrlDR_DMMU1=0                                       Premise(F1169)
	S1333= CtrlDR_DMMU2=0                                       Premise(F1170)
	S1334= CtrlDR_WB=0                                          Premise(F1171)
	S1335= [DR_WB]=a                                            DR_WB-Hold(S1030,S1334)
	S1336= CtrlIR_DMMU1=0                                       Premise(F1172)
	S1337= [IR_DMMU1]={33,rS,rT,offset}                         IR_DMMU1-Hold(S1032,S1336)
	S1338= CtrlIR_DMMU2=0                                       Premise(F1173)
	S1339= CtrlIR_EX=0                                          Premise(F1174)
	S1340= [IR_EX]={33,rS,rT,offset}                            IR_EX-Hold(S1035,S1339)
	S1341= CtrlIR_ID=0                                          Premise(F1175)
	S1342= [IR_ID]={33,rS,rT,offset}                            IR_ID-Hold(S1037,S1341)
	S1343= CtrlIR_IMMU=0                                        Premise(F1176)
	S1344= CtrlIR_MEM=0                                         Premise(F1177)
	S1345= [IR_MEM]={33,rS,rT,offset}                           IR_MEM-Hold(S1040,S1344)
	S1346= CtrlIR_WB=0                                          Premise(F1178)
	S1347= [IR_WB]={33,rS,rT,offset}                            IR_WB-Hold(S1042,S1346)
	S1348= CtrlGPR=1                                            Premise(F1179)
	S1349= GPR[rT]={16{a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+15,{FU(base)+{16{offset[15]},offset}}[1:0]*8][15]},a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+15,{FU(base)+{16{offset[15]},offset}}[1:0]*8]}GPR-Write(S1195,S1247,S1348)
	S1350= CtrlIAddrReg=0                                       Premise(F1180)
	S1351= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S1046,S1350)
	S1352= CtrlPC=0                                             Premise(F1181)
	S1353= CtrlPCInc=0                                          Premise(F1182)
	S1354= PC[CIA]=addr                                         PC-Hold(S1049,S1353)
	S1355= PC[Out]=addr+4                                       PC-Hold(S1050,S1352,S1353)
	S1356= CtrlIMem=0                                           Premise(F1183)
	S1357= IMem[{pid,addr}]={33,rS,rT,offset}                   IMem-Hold(S1052,S1356)
	S1358= CtrlICacheReg=0                                      Premise(F1184)
	S1359= CtrlIRMux=0                                          Premise(F1185)

POST	S1298= [A_EX]=FU(base)                                      A_EX-Hold(S993,S1297)
	S1300= [B_EX]={16{offset[15]},offset}                       B_EX-Hold(S995,S1299)
	S1302= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}        ALUOut_MEM-Hold(S997,S1301)
	S1304= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU1-Hold(S999,S1303)
	S1307= [ALUOut_WB]=FU(base)+{16{offset[15]},offset}         ALUOut_WB-Hold(S1002,S1306)
	S1313= DCache[FU(base)+{16{offset[15]},offset}]=a           DCache-Hold(S1008,S1312)
	S1314= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataDCache-Hold(S1009,S1312)
	S1316= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S1011,S1315)
	S1324= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a       DMem-Hold(S1019,S1323)
	S1329= CP0[ASID]=pid                                        CP0-Hold(S1024,S1328)
	S1335= [DR_WB]=a                                            DR_WB-Hold(S1030,S1334)
	S1337= [IR_DMMU1]={33,rS,rT,offset}                         IR_DMMU1-Hold(S1032,S1336)
	S1340= [IR_EX]={33,rS,rT,offset}                            IR_EX-Hold(S1035,S1339)
	S1342= [IR_ID]={33,rS,rT,offset}                            IR_ID-Hold(S1037,S1341)
	S1345= [IR_MEM]={33,rS,rT,offset}                           IR_MEM-Hold(S1040,S1344)
	S1347= [IR_WB]={33,rS,rT,offset}                            IR_WB-Hold(S1042,S1346)
	S1349= GPR[rT]={16{a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+15,{FU(base)+{16{offset[15]},offset}}[1:0]*8][15]},a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+15,{FU(base)+{16{offset[15]},offset}}[1:0]*8]}GPR-Write(S1195,S1247,S1348)
	S1351= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S1046,S1350)
	S1354= PC[CIA]=addr                                         PC-Hold(S1049,S1353)
	S1355= PC[Out]=addr+4                                       PC-Hold(S1050,S1352,S1353)
	S1357= IMem[{pid,addr}]={33,rS,rT,offset}                   IMem-Hold(S1052,S1356)

