
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v' to AST representation.
Generating RTLIL representation for module `\llsdspi'.
Generating RTLIL representation for module `\sdspi'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   1 design levels: sdspi               
root of   0 design levels: llsdspi             
Automatically selected sdspi as design top module.

2.2. Analyzing design hierarchy..
Top module:  \sdspi
Used module:     \llsdspi

2.3. Analyzing design hierarchy..
Top module:  \sdspi
Used module:     \llsdspi
Removed 0 unused modules.
Mapping positional arguments of cell sdspi.lowlevel (llsdspi).

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:1168$356 in module sdspi.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:1163$353 in module sdspi.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:1131$345 in module sdspi.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:1106$339 in module sdspi.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:1087$333 in module sdspi.
Marked 7 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:1025$307 in module sdspi.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:996$295 in module sdspi.
Marked 14 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:915$224 in module sdspi.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:878$201 in module sdspi.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:865$192 in module sdspi.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:858$187 in module sdspi.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:852$180 in module sdspi.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:847$175 in module sdspi.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:835$171 in module sdspi.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:794$151 in module sdspi.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:763$145 in module sdspi.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:705$122 in module sdspi.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:686$112 in module sdspi.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:679$107 in module sdspi.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:674$105 in module sdspi.
Marked 14 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:472$67 in module sdspi.
Marked 9 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:180$20 in module llsdspi.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:167$11 in module llsdspi.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:152$2 in module llsdspi.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 6 redundant assignments.
Promoted 74 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$384'.
  Set init value: \r_watchdog_err = 1'0
Found init rule in `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$383'.
  Set init value: \r_watchdog = 26'11111111111111111111111111
Found init rule in `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$382'.
  Set init value: \r_cmd_crc_ff = 1'0
Found init rule in `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$381'.
  Set init value: \fifo_crc_err = 1'0
Found init rule in `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$380'.
  Set init value: \last_fifo_byte = 1'0
Found init rule in `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$379'.
  Set init value: \r_err_token = 1'0
Found init rule in `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$378'.
  Set init value: \pre_fifo_addr_inc_wr = 1'0
Found init rule in `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$377'.
  Set init value: \pre_fifo_addr_inc_rd = 1'0
Found init rule in `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$376'.
  Set init value: \q_busy = 1'1
Found init rule in `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$375'.
  Set init value: \r_sdspi_clk = 7'1100011
Found init rule in `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$374'.
  Set init value: \r_rsp_state = 3'000
Found init rule in `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$373'.
  Set init value: \r_cmd_err = 1'0
Found init rule in `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$372'.
  Set init value: \r_lgblklen = 4'0111
Found init rule in `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$371'.
  Set init value: \r_data_fil = 2'00
Found init rule in `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$370'.
  Set init value: \r_use_fifo = 1'0
Found init rule in `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$369'.
  Set init value: \r_cmd_state = 3'000
Found init rule in `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$368'.
  Set init value: \r_rsp_state = 3'000
Found init rule in `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$367'.
  Set init value: \ll_fifo_wr = 1'0
Found init rule in `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$366'.
  Set init value: \ll_fifo_rd = 1'0
Found init rule in `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$365'.
  Set init value: \ll_cmd_stb = 1'0
Found init rule in `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$364'.
  Set init value: \r_last_r_one = 8'11111111
Found init rule in `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$363'.
  Set init value: \r_data_reg = 0
Found init rule in `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$362'.
  Set init value: \r_cmd_busy = 1'0
Found init rule in `\llsdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$35'.
  Set init value: \r_state = 4'0000
Found init rule in `\llsdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$34'.
  Set init value: \r_z_counter = 1'1
Found init rule in `\llsdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$33'.
  Set init value: \r_clk_counter = 7'0000000

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$384'.
Creating decoders for process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$383'.
Creating decoders for process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$382'.
Creating decoders for process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$381'.
Creating decoders for process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$380'.
Creating decoders for process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$379'.
Creating decoders for process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$378'.
Creating decoders for process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$377'.
Creating decoders for process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$376'.
Creating decoders for process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$375'.
Creating decoders for process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$374'.
Creating decoders for process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$373'.
Creating decoders for process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$372'.
Creating decoders for process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$371'.
Creating decoders for process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$370'.
Creating decoders for process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$369'.
Creating decoders for process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$368'.
Creating decoders for process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$367'.
Creating decoders for process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$366'.
Creating decoders for process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$365'.
Creating decoders for process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$364'.
Creating decoders for process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$363'.
Creating decoders for process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$362'.
Creating decoders for process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:1168$356'.
     1/1: $0\r_watchdog[25:0]
Creating decoders for process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:1163$353'.
     1/1: $0\r_watchdog_err[0:0]
Creating decoders for process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:1131$345'.
     1/3: $0\r_cmd_crc_ff[0:0]
     2/3: $0\r_cmd_crc[7:0]
     3/3: $0\r_cmd_crc_cnt[3:0]
Creating decoders for process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:1106$339'.
     1/3: $0\fifo_rd_crc_reg[15:0] [15:8]
     2/3: $0\fifo_rd_crc_reg[15:0] [7:0]
     3/3: $0\fifo_rd_crc_count[3:0]
Creating decoders for process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:1087$333'.
     1/3: $0\fifo_wr_crc_reg[15:0] [15:8]
     2/3: $0\fifo_wr_crc_reg[15:0] [7:0]
     3/3: $0\fifo_wr_crc_count[3:0]
Creating decoders for process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:1025$307'.
     1/4: $0\fifo_rd_crc_stb[0:0]
     2/4: $0\ll_fifo_pkt_state[2:0]
     3/4: $0\fifo_byte[7:0]
     4/4: $0\ll_fifo_rd_complete[0:0]
Creating decoders for process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:1020$304'.
Creating decoders for process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:996$295'.
     1/2: $0\fifo_b_byte[7:0]
     2/2: $0\fifo_a_byte[7:0]
Creating decoders for process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:915$224'.
     1/35: $1$memwr$\fifo_b_mem_3$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:973$43_EN[7:0]$284
     2/35: $1$memwr$\fifo_b_mem_3$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:973$43_DATA[7:0]$283
     3/35: $1$memwr$\fifo_b_mem_3$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:973$43_ADDR[6:0]$282
     4/35: $1$memwr$\fifo_b_mem_2$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:971$42_EN[7:0]$280
     5/35: $1$memwr$\fifo_b_mem_2$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:971$42_DATA[7:0]$279
     6/35: $1$memwr$\fifo_b_mem_2$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:971$42_ADDR[6:0]$278
     7/35: $1$memwr$\fifo_b_mem_1$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:969$41_EN[7:0]$276
     8/35: $1$memwr$\fifo_b_mem_1$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:969$41_DATA[7:0]$275
     9/35: $1$memwr$\fifo_b_mem_1$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:969$41_ADDR[6:0]$274
    10/35: $1$memwr$\fifo_b_mem_0$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:967$40_EN[7:0]$272
    11/35: $1$memwr$\fifo_b_mem_0$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:967$40_DATA[7:0]$271
    12/35: $1$memwr$\fifo_b_mem_0$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:967$40_ADDR[6:0]$270
    13/35: $1$memwr$\fifo_a_mem_3$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:944$39_EN[7:0]$266
    14/35: $1$memwr$\fifo_a_mem_3$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:944$39_DATA[7:0]$265
    15/35: $1$memwr$\fifo_a_mem_3$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:944$39_ADDR[6:0]$264
    16/35: $1$memwr$\fifo_a_mem_2$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:942$38_EN[7:0]$262
    17/35: $1$memwr$\fifo_a_mem_2$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:942$38_DATA[7:0]$261
    18/35: $1$memwr$\fifo_a_mem_2$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:942$38_ADDR[6:0]$260
    19/35: $1$memwr$\fifo_a_mem_1$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:940$37_EN[7:0]$258
    20/35: $1$memwr$\fifo_a_mem_1$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:940$37_DATA[7:0]$257
    21/35: $1$memwr$\fifo_a_mem_1$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:940$37_ADDR[6:0]$256
    22/35: $1$memwr$\fifo_a_mem_0$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:938$36_EN[7:0]$254
    23/35: $1$memwr$\fifo_a_mem_0$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:938$36_DATA[7:0]$253
    24/35: $1$memwr$\fifo_a_mem_0$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:938$36_ADDR[6:0]$252
    25/35: $0\fifo_b_wr_data[31:0]
    26/35: $0\fifo_b_wr[0:0]
    27/35: $0\fifo_a_wr_data[31:0]
    28/35: $0\fifo_a_wr[0:0]
    29/35: $0\fifo_b_wr_addr[6:0]
    30/35: $0\fifo_a_wr_addr[6:0]
    31/35: $0\fifo_b_wr_mask[3:0]
    32/35: $0\fifo_a_wr_mask[3:0]
    33/35: $0\ll_fifo_wr_state[1:0]
    34/35: $0\fifo_crc_err[0:0]
    35/35: $0\ll_fifo_wr_complete[0:0]
Creating decoders for process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:894$203'.
Creating decoders for process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:878$201'.
     1/1: $0\last_fifo_byte[0:0]
Creating decoders for process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:865$192'.
     1/1: $0\r_err_token[0:0]
Creating decoders for process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:858$187'.
     1/1: $0\r_data_response_token[1:0]
Creating decoders for process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:852$180'.
     1/1: $0\r_read_err_token[3:0]
Creating decoders for process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:847$175'.
     1/1: $0\r_have_start_token[0:0]
Creating decoders for process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:835$171'.
     1/1: $0\ll_fifo_addr[8:0]
Creating decoders for process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:833$168'.
Creating decoders for process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:830$165'.
Creating decoders for process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:811$156'.
Creating decoders for process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:794$151'.
     1/1: $0\fifo_wb_addr[6:0]
Creating decoders for process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:785$148'.
Creating decoders for process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:783$147'.
Creating decoders for process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:779$146'.
Creating decoders for process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:763$145'.
     1/1: $0\o_wb_data[31:0]
Creating decoders for process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:745$135'.
     1/2: $0\r_lgblklen[3:0]
     2/2: $0\r_sdspi_clk[6:0]
Creating decoders for process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:740$132'.
Creating decoders for process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:705$122'.
     1/1: $0\r_rsp_state[2:0]
Creating decoders for process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:700$120'.
Creating decoders for process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:697$118'.
     1/1: $0\nonzero_out[0:0]
Creating decoders for process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:686$112'.
     1/1: $0\second_rsp_state[2:0]
Creating decoders for process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:679$107'.
     1/1: $0\r_have_data_response_token[0:0]
Creating decoders for process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:674$105'.
     1/1: $0\ready_for_response_token[0:0]
Creating decoders for process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:670$103'.
Creating decoders for process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:472$67'.
     1/16: $0\r_cmd_crc_stb[0:0]
     2/16: $0\r_cmd_err[0:0]
     3/16: $0\r_cmd_resp[1:0]
     4/16: $0\r_data_fil[1:0]
     5/16: $0\r_data_reg[31:0]
     6/16: $0\r_last_r_one[7:0]
     7/16: $0\ll_fifo_rd[0:0]
     8/16: $0\ll_fifo_wr[0:0]
     9/16: $0\r_fifo_id[0:0]
    10/16: $0\r_fifo_wr[0:0]
    11/16: $0\r_use_fifo[0:0]
    12/16: $0\r_have_resp[0:0]
    13/16: $0\r_cmd_state[2:0]
    14/16: $0\ll_cmd_dat[7:0]
    15/16: $0\ll_cmd_stb[0:0]
    16/16: $0\r_cmd_busy[0:0]
Creating decoders for process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:366$66'.
Creating decoders for process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:364$65'.
Creating decoders for process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:361$59'.
Creating decoders for process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:358$51'.
Creating decoders for process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:356$47'.
Creating decoders for process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:354$44'.
Creating decoders for process `\llsdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$35'.
Creating decoders for process `\llsdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$34'.
Creating decoders for process `\llsdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$33'.
Creating decoders for process `\llsdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:180$20'.
     1/8: $0\o_stb[0:0]
     2/8: $0\r_ireg[7:0]
     3/8: $0\r_byte[7:0]
     4/8: $0\r_state[3:0]
     5/8: $0\r_idle[0:0]
     6/8: $0\o_byte[7:0]
     7/8: $0\o_mosi[0:0]
     8/8: $0\o_sclk[0:0]
Creating decoders for process `\llsdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:167$11'.
     1/1: $0\r_z_counter[0:0]
Creating decoders for process `\llsdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:152$2'.
     1/1: $0\r_clk_counter[6:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\sdspi.\r_watchdog' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:1168$356'.
  created $dff cell `$procdff$1371' with positive edge clock.
Creating register for signal `\sdspi.\r_watchdog_err' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:1163$353'.
  created $dff cell `$procdff$1372' with positive edge clock.
Creating register for signal `\sdspi.\r_cmd_crc_cnt' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:1131$345'.
  created $dff cell `$procdff$1373' with positive edge clock.
Creating register for signal `\sdspi.\r_cmd_crc' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:1131$345'.
  created $dff cell `$procdff$1374' with positive edge clock.
Creating register for signal `\sdspi.\r_cmd_crc_ff' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:1131$345'.
  created $dff cell `$procdff$1375' with positive edge clock.
Creating register for signal `\sdspi.\fifo_rd_crc_count' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:1106$339'.
  created $dff cell `$procdff$1376' with positive edge clock.
Creating register for signal `\sdspi.\fifo_rd_crc_reg' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:1106$339'.
  created $dff cell `$procdff$1377' with positive edge clock.
Creating register for signal `\sdspi.\fifo_wr_crc_count' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:1087$333'.
  created $dff cell `$procdff$1378' with positive edge clock.
Creating register for signal `\sdspi.\fifo_wr_crc_reg' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:1087$333'.
  created $dff cell `$procdff$1379' with positive edge clock.
Creating register for signal `\sdspi.\ll_fifo_rd_complete' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:1025$307'.
  created $dff cell `$procdff$1380' with positive edge clock.
Creating register for signal `\sdspi.\fifo_byte' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:1025$307'.
  created $dff cell `$procdff$1381' with positive edge clock.
Creating register for signal `\sdspi.\ll_fifo_pkt_state' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:1025$307'.
  created $dff cell `$procdff$1382' with positive edge clock.
Creating register for signal `\sdspi.\fifo_rd_crc_stb' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:1025$307'.
  created $dff cell `$procdff$1383' with positive edge clock.
Creating register for signal `\sdspi.\r_blklimit' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:1020$304'.
  created $dff cell `$procdff$1384' with positive edge clock.
Creating register for signal `\sdspi.\fifo_a_byte' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:996$295'.
  created $dff cell `$procdff$1385' with positive edge clock.
Creating register for signal `\sdspi.\fifo_b_byte' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:996$295'.
  created $dff cell `$procdff$1386' with positive edge clock.
Creating register for signal `\sdspi.\ll_fifo_wr_complete' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:915$224'.
  created $dff cell `$procdff$1387' with positive edge clock.
Creating register for signal `\sdspi.\fifo_crc_err' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:915$224'.
  created $dff cell `$procdff$1388' with positive edge clock.
Creating register for signal `\sdspi.\ll_fifo_wr_state' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:915$224'.
  created $dff cell `$procdff$1389' with positive edge clock.
Creating register for signal `\sdspi.\fifo_a_wr' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:915$224'.
  created $dff cell `$procdff$1390' with positive edge clock.
Creating register for signal `\sdspi.\fifo_b_wr' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:915$224'.
  created $dff cell `$procdff$1391' with positive edge clock.
Creating register for signal `\sdspi.\fifo_a_wr_mask' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:915$224'.
  created $dff cell `$procdff$1392' with positive edge clock.
Creating register for signal `\sdspi.\fifo_b_wr_mask' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:915$224'.
  created $dff cell `$procdff$1393' with positive edge clock.
Creating register for signal `\sdspi.\fifo_a_wr_addr' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:915$224'.
  created $dff cell `$procdff$1394' with positive edge clock.
Creating register for signal `\sdspi.\fifo_b_wr_addr' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:915$224'.
  created $dff cell `$procdff$1395' with positive edge clock.
Creating register for signal `\sdspi.\fifo_a_wr_data' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:915$224'.
  created $dff cell `$procdff$1396' with positive edge clock.
Creating register for signal `\sdspi.\fifo_b_wr_data' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:915$224'.
  created $dff cell `$procdff$1397' with positive edge clock.
Creating register for signal `\sdspi.$memwr$\fifo_a_mem_0$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:938$36_ADDR' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:915$224'.
  created $dff cell `$procdff$1398' with positive edge clock.
Creating register for signal `\sdspi.$memwr$\fifo_a_mem_0$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:938$36_DATA' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:915$224'.
  created $dff cell `$procdff$1399' with positive edge clock.
Creating register for signal `\sdspi.$memwr$\fifo_a_mem_0$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:938$36_EN' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:915$224'.
  created $dff cell `$procdff$1400' with positive edge clock.
Creating register for signal `\sdspi.$memwr$\fifo_a_mem_1$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:940$37_ADDR' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:915$224'.
  created $dff cell `$procdff$1401' with positive edge clock.
Creating register for signal `\sdspi.$memwr$\fifo_a_mem_1$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:940$37_DATA' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:915$224'.
  created $dff cell `$procdff$1402' with positive edge clock.
Creating register for signal `\sdspi.$memwr$\fifo_a_mem_1$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:940$37_EN' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:915$224'.
  created $dff cell `$procdff$1403' with positive edge clock.
Creating register for signal `\sdspi.$memwr$\fifo_a_mem_2$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:942$38_ADDR' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:915$224'.
  created $dff cell `$procdff$1404' with positive edge clock.
Creating register for signal `\sdspi.$memwr$\fifo_a_mem_2$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:942$38_DATA' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:915$224'.
  created $dff cell `$procdff$1405' with positive edge clock.
Creating register for signal `\sdspi.$memwr$\fifo_a_mem_2$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:942$38_EN' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:915$224'.
  created $dff cell `$procdff$1406' with positive edge clock.
Creating register for signal `\sdspi.$memwr$\fifo_a_mem_3$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:944$39_ADDR' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:915$224'.
  created $dff cell `$procdff$1407' with positive edge clock.
Creating register for signal `\sdspi.$memwr$\fifo_a_mem_3$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:944$39_DATA' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:915$224'.
  created $dff cell `$procdff$1408' with positive edge clock.
Creating register for signal `\sdspi.$memwr$\fifo_a_mem_3$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:944$39_EN' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:915$224'.
  created $dff cell `$procdff$1409' with positive edge clock.
Creating register for signal `\sdspi.$memwr$\fifo_b_mem_0$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:967$40_ADDR' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:915$224'.
  created $dff cell `$procdff$1410' with positive edge clock.
Creating register for signal `\sdspi.$memwr$\fifo_b_mem_0$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:967$40_DATA' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:915$224'.
  created $dff cell `$procdff$1411' with positive edge clock.
Creating register for signal `\sdspi.$memwr$\fifo_b_mem_0$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:967$40_EN' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:915$224'.
  created $dff cell `$procdff$1412' with positive edge clock.
Creating register for signal `\sdspi.$memwr$\fifo_b_mem_1$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:969$41_ADDR' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:915$224'.
  created $dff cell `$procdff$1413' with positive edge clock.
Creating register for signal `\sdspi.$memwr$\fifo_b_mem_1$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:969$41_DATA' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:915$224'.
  created $dff cell `$procdff$1414' with positive edge clock.
Creating register for signal `\sdspi.$memwr$\fifo_b_mem_1$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:969$41_EN' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:915$224'.
  created $dff cell `$procdff$1415' with positive edge clock.
Creating register for signal `\sdspi.$memwr$\fifo_b_mem_2$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:971$42_ADDR' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:915$224'.
  created $dff cell `$procdff$1416' with positive edge clock.
Creating register for signal `\sdspi.$memwr$\fifo_b_mem_2$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:971$42_DATA' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:915$224'.
  created $dff cell `$procdff$1417' with positive edge clock.
Creating register for signal `\sdspi.$memwr$\fifo_b_mem_2$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:971$42_EN' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:915$224'.
  created $dff cell `$procdff$1418' with positive edge clock.
Creating register for signal `\sdspi.$memwr$\fifo_b_mem_3$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:973$43_ADDR' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:915$224'.
  created $dff cell `$procdff$1419' with positive edge clock.
Creating register for signal `\sdspi.$memwr$\fifo_b_mem_3$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:973$43_DATA' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:915$224'.
  created $dff cell `$procdff$1420' with positive edge clock.
Creating register for signal `\sdspi.$memwr$\fifo_b_mem_3$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:973$43_EN' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:915$224'.
  created $dff cell `$procdff$1421' with positive edge clock.
Creating register for signal `\sdspi.\fifo_wr_crc_stb' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:894$203'.
  created $dff cell `$procdff$1422' with positive edge clock.
Creating register for signal `\sdspi.\pre_fifo_a_wr' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:894$203'.
  created $dff cell `$procdff$1423' with positive edge clock.
Creating register for signal `\sdspi.\pre_fifo_b_wr' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:894$203'.
  created $dff cell `$procdff$1424' with positive edge clock.
Creating register for signal `\sdspi.\pre_fifo_crc_a' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:894$203'.
  created $dff cell `$procdff$1425' with positive edge clock.
Creating register for signal `\sdspi.\pre_fifo_crc_b' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:894$203'.
  created $dff cell `$procdff$1426' with positive edge clock.
Creating register for signal `\sdspi.\clear_fifo_crc' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:894$203'.
  created $dff cell `$procdff$1427' with positive edge clock.
Creating register for signal `\sdspi.\last_fifo_byte' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:878$201'.
  created $dff cell `$procdff$1428' with positive edge clock.
Creating register for signal `\sdspi.\r_err_token' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:865$192'.
  created $dff cell `$procdff$1429' with positive edge clock.
Creating register for signal `\sdspi.\r_data_response_token' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:858$187'.
  created $dff cell `$procdff$1430' with positive edge clock.
Creating register for signal `\sdspi.\r_read_err_token' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:852$180'.
  created $dff cell `$procdff$1431' with positive edge clock.
Creating register for signal `\sdspi.\r_have_start_token' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:847$175'.
  created $dff cell `$procdff$1432' with positive edge clock.
Creating register for signal `\sdspi.\ll_fifo_addr' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:835$171'.
  created $dff cell `$procdff$1433' with positive edge clock.
Creating register for signal `\sdspi.\pre_fifo_addr_inc_rd' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:833$168'.
  created $dff cell `$procdff$1434' with positive edge clock.
Creating register for signal `\sdspi.\pre_fifo_addr_inc_wr' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:830$165'.
  created $dff cell `$procdff$1435' with positive edge clock.
Creating register for signal `\sdspi.\fifo_a_reg' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:811$156'.
  created $dff cell `$procdff$1436' with positive edge clock.
Creating register for signal `\sdspi.\fifo_b_reg' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:811$156'.
  created $dff cell `$procdff$1437' with positive edge clock.
Creating register for signal `\sdspi.\fifo_wb_addr' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:794$151'.
  created $dff cell `$procdff$1438' with positive edge clock.
Creating register for signal `\sdspi.\o_int' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:785$148'.
  created $dff cell `$procdff$1439' with positive edge clock.
Creating register for signal `\sdspi.\q_busy' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:783$147'.
  created $dff cell `$procdff$1440' with positive edge clock.
Creating register for signal `\sdspi.\o_wb_ack' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:779$146'.
  created $dff cell `$procdff$1441' with positive edge clock.
Creating register for signal `\sdspi.\o_wb_data' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:763$145'.
  created $dff cell `$procdff$1442' with positive edge clock.
Creating register for signal `\sdspi.\r_sdspi_clk' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:745$135'.
  created $dff cell `$procdff$1443' with positive edge clock.
Creating register for signal `\sdspi.\r_lgblklen' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:745$135'.
  created $dff cell `$procdff$1444' with positive edge clock.
Creating register for signal `\sdspi.\r_cmd_sent' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:740$132'.
  created $dff cell `$procdff$1445' with positive edge clock.
Creating register for signal `\sdspi.\r_rsp_state' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:705$122'.
  created $dff cell `$procdff$1446' with positive edge clock.
Creating register for signal `\sdspi.\pre_rsp_state' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:700$120'.
  created $dff cell `$procdff$1447' with positive edge clock.
Creating register for signal `\sdspi.\nonzero_out' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:697$118'.
  created $dff cell `$procdff$1448' with positive edge clock.
Creating register for signal `\sdspi.\second_rsp_state' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:686$112'.
  created $dff cell `$procdff$1449' with positive edge clock.
Creating register for signal `\sdspi.\r_have_data_response_token' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:679$107'.
  created $dff cell `$procdff$1450' with positive edge clock.
Creating register for signal `\sdspi.\ready_for_response_token' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:674$105'.
  created $dff cell `$procdff$1451' with positive edge clock.
Creating register for signal `\sdspi.\pre_cmd_state' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:670$103'.
  created $dff cell `$procdff$1452' with positive edge clock.
Creating register for signal `\sdspi.\r_cmd_busy' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:472$67'.
  created $dff cell `$procdff$1453' with positive edge clock.
Creating register for signal `\sdspi.\ll_cmd_stb' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:472$67'.
  created $dff cell `$procdff$1454' with positive edge clock.
Creating register for signal `\sdspi.\ll_cmd_dat' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:472$67'.
  created $dff cell `$procdff$1455' with positive edge clock.
Creating register for signal `\sdspi.\r_cmd_crc_stb' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:472$67'.
  created $dff cell `$procdff$1456' with positive edge clock.
Creating register for signal `\sdspi.\r_cmd_state' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:472$67'.
  created $dff cell `$procdff$1457' with positive edge clock.
Creating register for signal `\sdspi.\r_have_resp' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:472$67'.
  created $dff cell `$procdff$1458' with positive edge clock.
Creating register for signal `\sdspi.\r_use_fifo' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:472$67'.
  created $dff cell `$procdff$1459' with positive edge clock.
Creating register for signal `\sdspi.\r_fifo_wr' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:472$67'.
  created $dff cell `$procdff$1460' with positive edge clock.
Creating register for signal `\sdspi.\r_fifo_id' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:472$67'.
  created $dff cell `$procdff$1461' with positive edge clock.
Creating register for signal `\sdspi.\ll_fifo_wr' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:472$67'.
  created $dff cell `$procdff$1462' with positive edge clock.
Creating register for signal `\sdspi.\ll_fifo_rd' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:472$67'.
  created $dff cell `$procdff$1463' with positive edge clock.
Creating register for signal `\sdspi.\r_last_r_one' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:472$67'.
  created $dff cell `$procdff$1464' with positive edge clock.
Creating register for signal `\sdspi.\r_data_reg' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:472$67'.
  created $dff cell `$procdff$1465' with positive edge clock.
Creating register for signal `\sdspi.\r_data_fil' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:472$67'.
  created $dff cell `$procdff$1466' with positive edge clock.
Creating register for signal `\sdspi.\r_cmd_resp' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:472$67'.
  created $dff cell `$procdff$1467' with positive edge clock.
Creating register for signal `\sdspi.\r_cmd_err' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:472$67'.
  created $dff cell `$procdff$1468' with positive edge clock.
Creating register for signal `\sdspi.\r_wb_data' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:366$66'.
  created $dff cell `$procdff$1469' with positive edge clock.
Creating register for signal `\sdspi.\r_wb_addr' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:364$65'.
  created $dff cell `$procdff$1470' with positive edge clock.
Creating register for signal `\sdspi.\r_new_data' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:361$59'.
  created $dff cell `$procdff$1471' with positive edge clock.
Creating register for signal `\sdspi.\r_cmd_stb' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:358$51'.
  created $dff cell `$procdff$1472' with positive edge clock.
Creating register for signal `\sdspi.\r_write_stb' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:356$47'.
  created $dff cell `$procdff$1473' with positive edge clock.
Creating register for signal `\sdspi.\r_wb_stb' using process `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:354$44'.
  created $dff cell `$procdff$1474' with positive edge clock.
Creating register for signal `\llsdspi.\o_cs_n' using process `\llsdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:180$20'.
  created $dff cell `$procdff$1475' with positive edge clock.
Creating register for signal `\llsdspi.\o_sclk' using process `\llsdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:180$20'.
  created $dff cell `$procdff$1476' with positive edge clock.
Creating register for signal `\llsdspi.\o_mosi' using process `\llsdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:180$20'.
  created $dff cell `$procdff$1477' with positive edge clock.
Creating register for signal `\llsdspi.\o_stb' using process `\llsdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:180$20'.
  created $dff cell `$procdff$1478' with positive edge clock.
Creating register for signal `\llsdspi.\o_byte' using process `\llsdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:180$20'.
  created $dff cell `$procdff$1479' with positive edge clock.
Creating register for signal `\llsdspi.\r_idle' using process `\llsdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:180$20'.
  created $dff cell `$procdff$1480' with positive edge clock.
Creating register for signal `\llsdspi.\r_state' using process `\llsdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:180$20'.
  created $dff cell `$procdff$1481' with positive edge clock.
Creating register for signal `\llsdspi.\r_byte' using process `\llsdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:180$20'.
  created $dff cell `$procdff$1482' with positive edge clock.
Creating register for signal `\llsdspi.\r_ireg' using process `\llsdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:180$20'.
  created $dff cell `$procdff$1483' with positive edge clock.
Creating register for signal `\llsdspi.\r_z_counter' using process `\llsdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:167$11'.
  created $dff cell `$procdff$1484' with positive edge clock.
Creating register for signal `\llsdspi.\r_clk_counter' using process `\llsdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:152$2'.
  created $dff cell `$procdff$1485' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$384'.
Removing empty process `sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$383'.
Removing empty process `sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$382'.
Removing empty process `sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$381'.
Removing empty process `sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$380'.
Removing empty process `sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$379'.
Removing empty process `sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$378'.
Removing empty process `sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$377'.
Removing empty process `sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$376'.
Removing empty process `sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$375'.
Removing empty process `sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$374'.
Removing empty process `sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$373'.
Removing empty process `sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$372'.
Removing empty process `sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$371'.
Removing empty process `sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$370'.
Removing empty process `sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$369'.
Removing empty process `sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$368'.
Removing empty process `sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$367'.
Removing empty process `sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$366'.
Removing empty process `sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$365'.
Removing empty process `sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$364'.
Removing empty process `sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$363'.
Removing empty process `sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$362'.
Found and cleaned up 2 empty switches in `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:1168$356'.
Removing empty process `sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:1168$356'.
Found and cleaned up 2 empty switches in `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:1163$353'.
Removing empty process `sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:1163$353'.
Found and cleaned up 4 empty switches in `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:1131$345'.
Removing empty process `sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:1131$345'.
Found and cleaned up 4 empty switches in `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:1106$339'.
Removing empty process `sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:1106$339'.
Found and cleaned up 4 empty switches in `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:1087$333'.
Removing empty process `sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:1087$333'.
Found and cleaned up 14 empty switches in `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:1025$307'.
Removing empty process `sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:1025$307'.
Removing empty process `sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:1020$304'.
Found and cleaned up 1 empty switch in `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:996$295'.
Removing empty process `sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:996$295'.
Found and cleaned up 20 empty switches in `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:915$224'.
Removing empty process `sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:915$224'.
Removing empty process `sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:894$203'.
Found and cleaned up 1 empty switch in `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:878$201'.
Removing empty process `sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:878$201'.
Found and cleaned up 3 empty switches in `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:865$192'.
Removing empty process `sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:865$192'.
Found and cleaned up 2 empty switches in `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:858$187'.
Removing empty process `sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:858$187'.
Found and cleaned up 2 empty switches in `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:852$180'.
Removing empty process `sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:852$180'.
Found and cleaned up 2 empty switches in `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:847$175'.
Removing empty process `sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:847$175'.
Found and cleaned up 2 empty switches in `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:835$171'.
Removing empty process `sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:835$171'.
Removing empty process `sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:833$168'.
Removing empty process `sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:830$165'.
Removing empty process `sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:811$156'.
Found and cleaned up 2 empty switches in `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:794$151'.
Removing empty process `sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:794$151'.
Removing empty process `sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:785$148'.
Removing empty process `sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:783$147'.
Removing empty process `sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:779$146'.
Found and cleaned up 1 empty switch in `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:763$145'.
Removing empty process `sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:763$145'.
Found and cleaned up 4 empty switches in `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:745$135'.
Removing empty process `sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:745$135'.
Removing empty process `sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:740$132'.
Found and cleaned up 11 empty switches in `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:705$122'.
Removing empty process `sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:705$122'.
Removing empty process `sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:700$120'.
Found and cleaned up 1 empty switch in `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:697$118'.
Removing empty process `sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:697$118'.
Found and cleaned up 3 empty switches in `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:686$112'.
Removing empty process `sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:686$112'.
Found and cleaned up 2 empty switches in `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:679$107'.
Removing empty process `sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:679$107'.
Found and cleaned up 2 empty switches in `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:674$105'.
Removing empty process `sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:674$105'.
Removing empty process `sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:670$103'.
Found and cleaned up 29 empty switches in `\sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:472$67'.
Removing empty process `sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:472$67'.
Removing empty process `sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:366$66'.
Removing empty process `sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:364$65'.
Removing empty process `sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:361$59'.
Removing empty process `sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:358$51'.
Removing empty process `sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:356$47'.
Removing empty process `sdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:354$44'.
Removing empty process `llsdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$35'.
Removing empty process `llsdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$34'.
Removing empty process `llsdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:0$33'.
Found and cleaned up 11 empty switches in `\llsdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:180$20'.
Removing empty process `llsdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:180$20'.
Found and cleaned up 4 empty switches in `\llsdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:167$11'.
Removing empty process `llsdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:167$11'.
Found and cleaned up 4 empty switches in `\llsdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:152$2'.
Removing empty process `llsdspi.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:152$2'.
Cleaned up 137 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module sdspi.
<suppressed ~69 debug messages>
Optimizing module llsdspi.
<suppressed ~21 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module sdspi.
Optimizing module llsdspi.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sdspi'.
<suppressed ~240 debug messages>
Finding identical cells in module `\llsdspi'.
<suppressed ~33 debug messages>
Removed a total of 91 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sdspi..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$1153: \r_cmd_busy -> 1'0
      Replacing known input bits on port A of cell $procmux$1151: \r_cmd_busy -> 1'0
      Replacing known input bits on port A of cell $procmux$933: \ll_out_dat -> { 1'0 \ll_out_dat [6:0] }
      Replacing known input bits on port A of cell $procmux$414: \r_cmd_crc_cnt -> { 1'1 \r_cmd_crc_cnt [2:0] }
  Analyzing evaluation results.
Running muxtree optimizer on module \llsdspi..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$1349: \r_z_counter -> 1'1
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~100 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sdspi.
    Consolidated identical input bits for $mux cell $procmux$660:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$660_Y
      New ports: A=1'0, B=1'1, Y=$procmux$660_Y [0]
      New connections: $procmux$660_Y [7:1] = { $procmux$660_Y [0] $procmux$660_Y [0] $procmux$660_Y [0] $procmux$660_Y [0] $procmux$660_Y [0] $procmux$660_Y [0] $procmux$660_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$651:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$651_Y
      New ports: A=1'0, B=1'1, Y=$procmux$651_Y [0]
      New connections: $procmux$651_Y [7:1] = { $procmux$651_Y [0] $procmux$651_Y [0] $procmux$651_Y [0] $procmux$651_Y [0] $procmux$651_Y [0] $procmux$651_Y [0] $procmux$651_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$642:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$642_Y
      New ports: A=1'0, B=1'1, Y=$procmux$642_Y [0]
      New connections: $procmux$642_Y [7:1] = { $procmux$642_Y [0] $procmux$642_Y [0] $procmux$642_Y [0] $procmux$642_Y [0] $procmux$642_Y [0] $procmux$642_Y [0] $procmux$642_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$633:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$633_Y
      New ports: A=1'0, B=1'1, Y=$procmux$633_Y [0]
      New connections: $procmux$633_Y [7:1] = { $procmux$633_Y [0] $procmux$633_Y [0] $procmux$633_Y [0] $procmux$633_Y [0] $procmux$633_Y [0] $procmux$633_Y [0] $procmux$633_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$624:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$624_Y
      New ports: A=1'0, B=1'1, Y=$procmux$624_Y [0]
      New connections: $procmux$624_Y [7:1] = { $procmux$624_Y [0] $procmux$624_Y [0] $procmux$624_Y [0] $procmux$624_Y [0] $procmux$624_Y [0] $procmux$624_Y [0] $procmux$624_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$615:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$615_Y
      New ports: A=1'0, B=1'1, Y=$procmux$615_Y [0]
      New connections: $procmux$615_Y [7:1] = { $procmux$615_Y [0] $procmux$615_Y [0] $procmux$615_Y [0] $procmux$615_Y [0] $procmux$615_Y [0] $procmux$615_Y [0] $procmux$615_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$606:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$606_Y
      New ports: A=1'0, B=1'1, Y=$procmux$606_Y [0]
      New connections: $procmux$606_Y [7:1] = { $procmux$606_Y [0] $procmux$606_Y [0] $procmux$606_Y [0] $procmux$606_Y [0] $procmux$606_Y [0] $procmux$606_Y [0] $procmux$606_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$597:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$597_Y
      New ports: A=1'0, B=1'1, Y=$procmux$597_Y [0]
      New connections: $procmux$597_Y [7:1] = { $procmux$597_Y [0] $procmux$597_Y [0] $procmux$597_Y [0] $procmux$597_Y [0] $procmux$597_Y [0] $procmux$597_Y [0] $procmux$597_Y [0] }
  Optimizing cells in module \sdspi.
  Optimizing cells in module \llsdspi.
Performed a total of 8 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sdspi'.
<suppressed ~24 debug messages>
Finding identical cells in module `\llsdspi'.
<suppressed ~12 debug messages>
Removed a total of 12 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$1395 ($dff) from module sdspi (D = $procmux$687_Y, Q = \fifo_b_wr_addr).
Adding SRST signal on $procdff$1428 ($dff) from module sdspi (D = $eq$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:880$202_Y, Q = \last_fifo_byte, rval = 1'0).
Adding EN signal on $procdff$1429 ($dff) from module sdspi (D = $procmux$745_Y, Q = \r_err_token).
Adding SRST signal on $procdff$1430 ($dff) from module sdspi (D = $procmux$747_Y, Q = \r_data_response_token, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$1501 ($sdff) from module sdspi (D = \ll_out_dat [3:2], Q = \r_data_response_token).
Adding SRST signal on $procdff$1431 ($dff) from module sdspi (D = $procmux$752_Y, Q = \r_read_err_token, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$1503 ($sdff) from module sdspi (D = \ll_out_dat [3:0], Q = \r_read_err_token).
Adding SRST signal on $procdff$1432 ($dff) from module sdspi (D = $procmux$757_Y, Q = \r_have_start_token, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1505 ($sdff) from module sdspi (D = 1'1, Q = \r_have_start_token).
Adding SRST signal on $procdff$1433 ($dff) from module sdspi (D = $procmux$762_Y, Q = \ll_fifo_addr, rval = 9'000000000).
Adding EN signal on $auto$ff.cc:262:slice$1507 ($sdff) from module sdspi (D = $add$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:840$174_Y [8:0], Q = \ll_fifo_addr).
Adding SRST signal on $procdff$1438 ($dff) from module sdspi (D = $procmux$767_Y, Q = \fifo_wb_addr, rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$1509 ($sdff) from module sdspi (D = $add$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:803$155_Y [6:0], Q = \fifo_wb_addr).
Adding EN signal on $procdff$1443 ($dff) from module sdspi (D = \r_data_reg [6:0], Q = \r_sdspi_clk).
Adding SRST signal on $procdff$1444 ($dff) from module sdspi (D = $procmux$779_Y, Q = \r_lgblklen, rval = 4'0111).
Adding EN signal on $auto$ff.cc:262:slice$1514 ($sdff) from module sdspi (D = \r_data_reg [11:8], Q = \r_lgblklen).
Adding SRST signal on $procdff$1446 ($dff) from module sdspi (D = $procmux$809_Y, Q = \r_rsp_state, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$1518 ($sdff) from module sdspi (D = $procmux$807_Y, Q = \r_rsp_state).
Adding EN signal on $procdff$1389 ($dff) from module sdspi (D = $procmux$722_Y, Q = \ll_fifo_wr_state).
Adding EN signal on $procdff$1448 ($dff) from module sdspi (D = $reduce_or$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:699$119_Y, Q = \nonzero_out).
Adding SRST signal on $procdff$1449 ($dff) from module sdspi (D = $procmux$820_Y [1:0], Q = \second_rsp_state [1:0], rval = 2'00).
Adding SRST signal on $procdff$1449 ($dff) from module sdspi (D = $procmux$817_Y [2], Q = \second_rsp_state [2], rval = 1'1).
Adding SRST signal on $procdff$1450 ($dff) from module sdspi (D = $procmux$825_Y, Q = \r_have_data_response_token, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1536 ($sdff) from module sdspi (D = 1'1, Q = \r_have_data_response_token).
Adding SRST signal on $procdff$1451 ($dff) from module sdspi (D = $procmux$830_Y, Q = \ready_for_response_token, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1538 ($sdff) from module sdspi (D = 1'1, Q = \ready_for_response_token).
Adding EN signal on $procdff$1453 ($dff) from module sdspi (D = $procmux$1156_Y, Q = \r_cmd_busy).
Adding EN signal on $procdff$1454 ($dff) from module sdspi (D = $procmux$1147_Y, Q = \ll_cmd_stb).
Adding SRST signal on $procdff$1390 ($dff) from module sdspi (D = $procmux$679_Y, Q = \fifo_a_wr, rval = 1'1).
Adding SRST signal on $procdff$1391 ($dff) from module sdspi (D = $procmux$671_Y, Q = \fifo_b_wr, rval = 1'1).
Adding SRST signal on $procdff$1387 ($dff) from module sdspi (D = $procmux$731_Y, Q = \ll_fifo_wr_complete, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$1564 ($sdff) from module sdspi (D = 1'0, Q = \ll_fifo_wr_complete).
Adding EN signal on $procdff$1455 ($dff) from module sdspi (D = $procmux$1116_Y, Q = \ll_cmd_dat).
Adding EN signal on $procdff$1460 ($dff) from module sdspi (D = \r_wb_data [10], Q = \r_fifo_wr).
Adding EN signal on $procdff$1461 ($dff) from module sdspi (D = \r_wb_data [12], Q = \r_fifo_id).
Adding SRST signal on $procdff$1392 ($dff) from module sdspi (D = $procmux$709_Y, Q = \fifo_a_wr_mask, rval = 4'1111).
Adding EN signal on $auto$ff.cc:262:slice$1587 ($sdff) from module sdspi (D = $procmux$704_Y, Q = \fifo_a_wr_mask).
Adding EN signal on $procdff$1464 ($dff) from module sdspi (D = { 1'0 \ll_out_dat [6:0] }, Q = \r_last_r_one).
Adding EN signal on $procdff$1465 ($dff) from module sdspi (D = $procmux$925_Y, Q = \r_data_reg).
Adding SRST signal on $procdff$1393 ($dff) from module sdspi (D = $procmux$699_Y, Q = \fifo_b_wr_mask, rval = 4'1111).
Adding EN signal on $auto$ff.cc:262:slice$1613 ($sdff) from module sdspi (D = $procmux$694_Y, Q = \fifo_b_wr_mask).
Adding EN signal on $procdff$1394 ($dff) from module sdspi (D = $procmux$692_Y, Q = \fifo_a_wr_addr).
Adding EN signal on $procdff$1388 ($dff) from module sdspi (D = $procmux$729_Y, Q = \fifo_crc_err).
Adding EN signal on $procdff$1468 ($dff) from module sdspi (D = $procmux$866_Y, Q = \r_cmd_err).
Adding SRST signal on $procdff$1371 ($dff) from module sdspi (D = $procmux$385_Y, Q = \r_watchdog, rval = 26'00001111111111111111111111).
Adding EN signal on $auto$ff.cc:262:slice$1628 ($sdff) from module sdspi (D = $sub$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:1172$359_Y, Q = \r_watchdog).
Adding SRST signal on $procdff$1372 ($dff) from module sdspi (D = $procmux$390_Y, Q = \r_watchdog_err, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1630 ($sdff) from module sdspi (D = 1'1, Q = \r_watchdog_err).
Adding SRST signal on $procdff$1373 ($dff) from module sdspi (D = $procmux$417_Y, Q = \r_cmd_crc_cnt, rval = 4'1111).
Adding EN signal on $auto$ff.cc:262:slice$1632 ($sdff) from module sdspi (D = $procmux$417_Y [2:0], Q = \r_cmd_crc_cnt [2:0]).
Adding SRST signal on $procdff$1374 ($dff) from module sdspi (D = $procmux$409_Y, Q = \r_cmd_crc, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$1637 ($sdff) from module sdspi (D = $procmux$409_Y, Q = \r_cmd_crc).
Adding SRST signal on $procdff$1375 ($dff) from module sdspi (D = $procmux$398_Y, Q = \r_cmd_crc_ff, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1641 ($sdff) from module sdspi (D = $procmux$398_Y, Q = \r_cmd_crc_ff).
Adding SRST signal on $procdff$1376 ($dff) from module sdspi (D = $procmux$447_Y [3], Q = \fifo_rd_crc_count [3], rval = 1'0).
Adding SRST signal on $procdff$1376 ($dff) from module sdspi (D = $procmux$444_Y [2:0], Q = \fifo_rd_crc_count [2:0], rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$1646 ($sdff) from module sdspi (D = $sub$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/sdspi.v:1118$343_Y [2:0], Q = \fifo_rd_crc_count [2:0]).
Adding EN signal on $auto$ff.cc:262:slice$1645 ($sdff) from module sdspi (D = $procmux$447_Y [3], Q = \fifo_rd_crc_count [3]).
Adding SRST signal on $procdff$1377 ($dff) from module sdspi (D = { $procmux$428_Y $procmux$439_Y }, Q = \fifo_rd_crc_reg, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1655 ($sdff) from module sdspi (D = $procmux$434_Y, Q = \fifo_rd_crc_reg [7:0]).
Adding EN signal on $auto$ff.cc:262:slice$1655 ($sdff) from module sdspi (D = $procmux$428_Y, Q = \fifo_rd_crc_reg [15:8]).
Adding EN signal on $procdff$1378 ($dff) from module sdspi (D = $procmux$477_Y, Q = \fifo_wr_crc_count).
Adding SRST signal on $auto$ff.cc:262:slice$1664 ($dffe) from module sdspi (D = $procmux$474_Y, Q = \fifo_wr_crc_count, rval = 4'1000).
Adding SRST signal on $procdff$1379 ($dff) from module sdspi (D = { $procmux$458_Y $procmux$469_Y }, Q = \fifo_wr_crc_reg, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1670 ($sdff) from module sdspi (D = $procmux$464_Y, Q = \fifo_wr_crc_reg [7:0]).
Adding EN signal on $auto$ff.cc:262:slice$1670 ($sdff) from module sdspi (D = $procmux$458_Y, Q = \fifo_wr_crc_reg [15:8]).
Adding EN signal on $procdff$1380 ($dff) from module sdspi (D = $procmux$584_Y, Q = \ll_fifo_rd_complete).
Adding EN signal on $procdff$1381 ($dff) from module sdspi (D = $procmux$561_Y, Q = \fifo_byte).
Adding EN signal on $procdff$1382 ($dff) from module sdspi (D = $procmux$530_Y, Q = \ll_fifo_pkt_state).
Adding EN signal on $procdff$1477 ($dff) from module llsdspi (D = $procmux$1326_Y, Q = \o_mosi).
Adding SRST signal on $procdff$1478 ($dff) from module llsdspi (D = $procmux$1163_Y, Q = \o_stb, rval = 1'0).
Adding EN signal on $procdff$1479 ($dff) from module llsdspi (D = \r_ireg, Q = \o_byte).
Adding SRST signal on $procdff$1480 ($dff) from module llsdspi (D = $procmux$1276_Y, Q = \r_idle, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1743 ($sdff) from module llsdspi (D = $procmux$1276_Y, Q = \r_idle).
Adding SRST signal on $procdff$1481 ($dff) from module llsdspi (D = $procmux$1252_Y, Q = \r_state, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$1753 ($sdff) from module llsdspi (D = $procmux$1252_Y, Q = \r_state).
Adding SRST signal on $procdff$1476 ($dff) from module llsdspi (D = $procmux$1344_Y, Q = \o_sclk, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$1767 ($sdff) from module llsdspi (D = $procmux$1341_Y, Q = \o_sclk).
Adding EN signal on $procdff$1482 ($dff) from module llsdspi (D = $procmux$1221_Y, Q = \r_byte).
Adding EN signal on $procdff$1483 ($dff) from module llsdspi (D = { \r_ireg [6:0] \i_miso }, Q = \r_ireg).
Adding SRST signal on $procdff$1484 ($dff) from module llsdspi (D = $procmux$1355_Y, Q = \r_z_counter, rval = 1'1).
Adding SRST signal on $procdff$1485 ($dff) from module llsdspi (D = $procmux$1366_Y, Q = \r_clk_counter, rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$1794 ($sdff) from module llsdspi (D = $procmux$1366_Y, Q = \r_clk_counter).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sdspi..
Finding unused cells or wires in module \llsdspi..
Removed 119 unused cells and 743 unused wires.
<suppressed ~121 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module llsdspi.
<suppressed ~3 debug messages>
Optimizing module sdspi.
<suppressed ~14 debug messages>

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \llsdspi..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sdspi..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~89 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \llsdspi.
  Optimizing cells in module \sdspi.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\llsdspi'.
<suppressed ~24 debug messages>
Finding identical cells in module `\sdspi'.
<suppressed ~51 debug messages>
Removed a total of 25 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \llsdspi..
Finding unused cells or wires in module \sdspi..
Removed 0 unused cells and 25 unused wires.
<suppressed ~2 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module llsdspi.
Optimizing module sdspi.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \llsdspi..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sdspi..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~89 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \llsdspi.
  Optimizing cells in module \sdspi.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\llsdspi'.
Finding identical cells in module `\sdspi'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \llsdspi..
Finding unused cells or wires in module \sdspi..

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module llsdspi.
Optimizing module sdspi.

4.23. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== llsdspi ===

   Number of wires:                100
   Number of wire bits:            280
   Number of public wires:          20
   Number of public wire bits:      63
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 93
     $add                            1
     $dff                            1
     $dffe                           4
     $eq                             3
     $ge                             1
     $logic_and                      4
     $logic_not                      3
     $logic_or                       1
     $mux                           41
     $ne                             9
     $not                            6
     $reduce_and                     8
     $reduce_bool                    3
     $reduce_or                      1
     $sdff                           2
     $sdffe                          4
     $sub                            1

=== sdspi ===

   Number of wires:                542
   Number of wire bits:           2423
   Number of public wires:         108
   Number of public wire bits:     614
   Number of memories:               8
   Number of memory bits:         8192
   Number of processes:              0
   Number of cells:                534
     $add                            7
     $dff                           37
     $dffe                          18
     $eq                            31
     $ge                             1
     $gt                             1
     $logic_and                     54
     $logic_not                     23
     $logic_or                       6
     $memrd                         16
     $memwr_v2                       8
     $mux                          205
     $ne                            30
     $not                            5
     $or                             7
     $pmux                           8
     $reduce_and                    15
     $reduce_bool                   10
     $reduce_or                      9
     $sdff                           6
     $sdffce                         1
     $sdffe                         23
     $shl                            1
     $sub                            5
     $xor                            6
     llsdspi                         1

=== design hierarchy ===

   sdspi                             1
     llsdspi                         1

   Number of wires:                642
   Number of wire bits:           2703
   Number of public wires:         128
   Number of public wire bits:     677
   Number of memories:               8
   Number of memory bits:         8192
   Number of processes:              0
   Number of cells:                626
     $add                            8
     $dff                           38
     $dffe                          22
     $eq                            34
     $ge                             2
     $gt                             1
     $logic_and                     58
     $logic_not                     26
     $logic_or                       7
     $memrd                         16
     $memwr_v2                       8
     $mux                          246
     $ne                            39
     $not                           11
     $or                             7
     $pmux                           8
     $reduce_and                    23
     $reduce_bool                   13
     $reduce_or                     10
     $sdff                           8
     $sdffce                         1
     $sdffe                         27
     $shl                            1
     $sub                            6
     $xor                            6

End of script. Logfile hash: 60f7da39d4, CPU: user 0.44s system 0.00s, MEM: 18.05 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 25% 5x opt_expr (0 sec), 21% 2x read_verilog (0 sec), ...
