\hypertarget{classv8_1_1internal_1_1compiler_1_1_register_allocation_data}{}\section{v8\+:\+:internal\+:\+:compiler\+:\+:Register\+Allocation\+Data Class Reference}
\label{classv8_1_1internal_1_1compiler_1_1_register_allocation_data}\index{v8\+::internal\+::compiler\+::\+Register\+Allocation\+Data@{v8\+::internal\+::compiler\+::\+Register\+Allocation\+Data}}
Inheritance diagram for v8\+:\+:internal\+:\+:compiler\+:\+:Register\+Allocation\+Data\+:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=2.000000cm]{classv8_1_1internal_1_1compiler_1_1_register_allocation_data}
\end{center}
\end{figure}
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{structv8_1_1internal_1_1compiler_1_1_register_allocation_data_1_1_delayed_reference}{Delayed\+Reference}
\item 
class \hyperlink{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_1_1_phi_map_value}{Phi\+Map\+Value}
\end{DoxyCompactItemize}
\subsection*{Public Types}
\begin{DoxyCompactItemize}
\item 
typedef \hyperlink{classv8_1_1internal_1_1_zone_map}{Zone\+Map}$<$ int, \hyperlink{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_1_1_phi_map_value}{Phi\+Map\+Value} $\ast$ $>$ {\bfseries Phi\+Map}\hypertarget{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a499367b6c11ac133bb8bd07ed43de507}{}\label{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a499367b6c11ac133bb8bd07ed43de507}

\item 
typedef \hyperlink{classv8_1_1internal_1_1_zone_vector}{Zone\+Vector}$<$ \hyperlink{structv8_1_1internal_1_1compiler_1_1_register_allocation_data_1_1_delayed_reference}{Delayed\+Reference} $>$ {\bfseries Delayed\+References}\hypertarget{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a03a8a85148cea9f1f080b21dddc5a0ab}{}\label{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a03a8a85148cea9f1f080b21dddc5a0ab}

\item 
typedef \hyperlink{classv8_1_1internal_1_1_zone_vector}{Zone\+Vector}$<$ std\+::pair$<$ \hyperlink{classv8_1_1internal_1_1compiler_1_1_top_level_live_range}{Top\+Level\+Live\+Range} $\ast$, int $>$ $>$ {\bfseries Ranges\+With\+Preassigned\+Slots}\hypertarget{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a94e30f7f867baed98c97de669989377d}{}\label{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a94e30f7f867baed98c97de669989377d}

\end{DoxyCompactItemize}
\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
{\bfseries Register\+Allocation\+Data} (const \hyperlink{classv8_1_1internal_1_1_register_configuration}{Register\+Configuration} $\ast$config, \hyperlink{classv8_1_1internal_1_1_zone}{Zone} $\ast$allocation\+\_\+zone, \hyperlink{classv8_1_1internal_1_1compiler_1_1_frame}{Frame} $\ast$frame, \hyperlink{classv8_1_1internal_1_1compiler_1_1_instruction_sequence}{Instruction\+Sequence} $\ast$code, const char $\ast$debug\+\_\+name=nullptr)\hypertarget{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a4309276ff4c1efb291394c3800965d6e}{}\label{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a4309276ff4c1efb291394c3800965d6e}

\item 
const \hyperlink{classv8_1_1internal_1_1_zone_vector}{Zone\+Vector}$<$ \hyperlink{classv8_1_1internal_1_1compiler_1_1_top_level_live_range}{Top\+Level\+Live\+Range} $\ast$ $>$ \& {\bfseries live\+\_\+ranges} () const \hypertarget{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a5e082fc58658e88d73d4fec42e6a43a5}{}\label{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a5e082fc58658e88d73d4fec42e6a43a5}

\item 
\hyperlink{classv8_1_1internal_1_1_zone_vector}{Zone\+Vector}$<$ \hyperlink{classv8_1_1internal_1_1compiler_1_1_top_level_live_range}{Top\+Level\+Live\+Range} $\ast$ $>$ \& {\bfseries live\+\_\+ranges} ()\hypertarget{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a56201d7e6d4e0efa459955af777d07e3}{}\label{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a56201d7e6d4e0efa459955af777d07e3}

\item 
const \hyperlink{classv8_1_1internal_1_1_zone_vector}{Zone\+Vector}$<$ \hyperlink{classv8_1_1internal_1_1compiler_1_1_top_level_live_range}{Top\+Level\+Live\+Range} $\ast$ $>$ \& {\bfseries fixed\+\_\+live\+\_\+ranges} () const \hypertarget{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a9ff0e794ed5f33cd82843a8183b96705}{}\label{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a9ff0e794ed5f33cd82843a8183b96705}

\item 
\hyperlink{classv8_1_1internal_1_1_zone_vector}{Zone\+Vector}$<$ \hyperlink{classv8_1_1internal_1_1compiler_1_1_top_level_live_range}{Top\+Level\+Live\+Range} $\ast$ $>$ \& {\bfseries fixed\+\_\+live\+\_\+ranges} ()\hypertarget{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a4d0612742fb55b48f4f9b307903649be}{}\label{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a4d0612742fb55b48f4f9b307903649be}

\item 
\hyperlink{classv8_1_1internal_1_1_zone_vector}{Zone\+Vector}$<$ \hyperlink{classv8_1_1internal_1_1compiler_1_1_top_level_live_range}{Top\+Level\+Live\+Range} $\ast$ $>$ \& {\bfseries fixed\+\_\+double\+\_\+live\+\_\+ranges} ()\hypertarget{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_aff70ac053f82477b2b302d6ba01567cd}{}\label{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_aff70ac053f82477b2b302d6ba01567cd}

\item 
const \hyperlink{classv8_1_1internal_1_1_zone_vector}{Zone\+Vector}$<$ \hyperlink{classv8_1_1internal_1_1compiler_1_1_top_level_live_range}{Top\+Level\+Live\+Range} $\ast$ $>$ \& {\bfseries fixed\+\_\+double\+\_\+live\+\_\+ranges} () const \hypertarget{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a58850485df16e737d4b2b606860075e5}{}\label{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a58850485df16e737d4b2b606860075e5}

\item 
\hyperlink{classv8_1_1internal_1_1_zone_vector}{Zone\+Vector}$<$ \hyperlink{classv8_1_1internal_1_1_bit_vector}{Bit\+Vector} $\ast$ $>$ \& {\bfseries live\+\_\+in\+\_\+sets} ()\hypertarget{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a892628ed960a0ded65e7cfbeb194ea69}{}\label{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a892628ed960a0ded65e7cfbeb194ea69}

\item 
\hyperlink{classv8_1_1internal_1_1_zone_vector}{Zone\+Vector}$<$ \hyperlink{classv8_1_1internal_1_1_bit_vector}{Bit\+Vector} $\ast$ $>$ \& {\bfseries live\+\_\+out\+\_\+sets} ()\hypertarget{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_aed12c5de5dfb9b1187b62fcf6519f9ed}{}\label{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_aed12c5de5dfb9b1187b62fcf6519f9ed}

\item 
\hyperlink{classv8_1_1internal_1_1_zone_vector}{Zone\+Vector}$<$ \hyperlink{classv8_1_1internal_1_1compiler_1_1_spill_range}{Spill\+Range} $\ast$ $>$ \& {\bfseries spill\+\_\+ranges} ()\hypertarget{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a58b877ffa68f468e227e1b4f2fdc11d1}{}\label{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a58b877ffa68f468e227e1b4f2fdc11d1}

\item 
\hyperlink{classv8_1_1internal_1_1_zone_vector}{Delayed\+References} \& {\bfseries delayed\+\_\+references} ()\hypertarget{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a229fb765f124879cf557ad4adeed4d9c}{}\label{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a229fb765f124879cf557ad4adeed4d9c}

\item 
\hyperlink{classv8_1_1internal_1_1compiler_1_1_instruction_sequence}{Instruction\+Sequence} $\ast$ {\bfseries code} () const \hypertarget{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a1126cc882fb7964734a5127fea8ff433}{}\label{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a1126cc882fb7964734a5127fea8ff433}

\item 
\hyperlink{classv8_1_1internal_1_1_zone}{Zone} $\ast$ {\bfseries allocation\+\_\+zone} () const \hypertarget{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a51c1f08f237cd7132a3ce3eeea5ac99e}{}\label{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a51c1f08f237cd7132a3ce3eeea5ac99e}

\item 
\hyperlink{classv8_1_1internal_1_1_zone}{Zone} $\ast$ {\bfseries code\+\_\+zone} () const \hypertarget{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a90f395972869a62904fca85b48a80918}{}\label{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a90f395972869a62904fca85b48a80918}

\item 
\hyperlink{classv8_1_1internal_1_1compiler_1_1_frame}{Frame} $\ast$ {\bfseries frame} () const \hypertarget{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a37947e1b75d4f78af86941761e249636}{}\label{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a37947e1b75d4f78af86941761e249636}

\item 
const char $\ast$ {\bfseries debug\+\_\+name} () const \hypertarget{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_ab5730b4b7f6a010aca1ad1d9deb59ef2}{}\label{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_ab5730b4b7f6a010aca1ad1d9deb59ef2}

\item 
const \hyperlink{classv8_1_1internal_1_1_register_configuration}{Register\+Configuration} $\ast$ {\bfseries config} () const \hypertarget{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a802763a5874849ef55a996909247c6ba}{}\label{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a802763a5874849ef55a996909247c6ba}

\item 
Machine\+Representation {\bfseries Representation\+For} (int virtual\+\_\+register)\hypertarget{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a8ae78985d0aedc1a2aae4b5f047490a2}{}\label{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a8ae78985d0aedc1a2aae4b5f047490a2}

\item 
\hyperlink{classv8_1_1internal_1_1compiler_1_1_top_level_live_range}{Top\+Level\+Live\+Range} $\ast$ {\bfseries Get\+Or\+Create\+Live\+Range\+For} (int index)\hypertarget{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a72fcded3300c2838282b899da059b0db}{}\label{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a72fcded3300c2838282b899da059b0db}

\item 
\hyperlink{classv8_1_1internal_1_1compiler_1_1_top_level_live_range}{Top\+Level\+Live\+Range} $\ast$ {\bfseries New\+Live\+Range} (int index, Machine\+Representation rep)\hypertarget{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a8aaa6c35ee3fa556a0a0eb05949a5f11}{}\label{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a8aaa6c35ee3fa556a0a0eb05949a5f11}

\item 
\hyperlink{classv8_1_1internal_1_1compiler_1_1_top_level_live_range}{Top\+Level\+Live\+Range} $\ast$ {\bfseries Next\+Live\+Range} (Machine\+Representation rep)\hypertarget{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_aa4941541db3cb62e93ec99bde12fad9b}{}\label{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_aa4941541db3cb62e93ec99bde12fad9b}

\item 
\hyperlink{classv8_1_1internal_1_1compiler_1_1_spill_range}{Spill\+Range} $\ast$ {\bfseries Assign\+Spill\+Range\+To\+Live\+Range} (\hyperlink{classv8_1_1internal_1_1compiler_1_1_top_level_live_range}{Top\+Level\+Live\+Range} $\ast$range)\hypertarget{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_ab9440a5be6da0819c146c806ede9a824}{}\label{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_ab9440a5be6da0819c146c806ede9a824}

\item 
\hyperlink{classv8_1_1internal_1_1compiler_1_1_spill_range}{Spill\+Range} $\ast$ {\bfseries Create\+Spill\+Range\+For\+Live\+Range} (\hyperlink{classv8_1_1internal_1_1compiler_1_1_top_level_live_range}{Top\+Level\+Live\+Range} $\ast$range)\hypertarget{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a29c9322d0d2f0a96a437fb4d0c307c00}{}\label{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a29c9322d0d2f0a96a437fb4d0c307c00}

\item 
\hyperlink{classv8_1_1internal_1_1compiler_1_1_move_operands}{Move\+Operands} $\ast$ {\bfseries Add\+Gap\+Move} (int index, Instruction\+::\+Gap\+Position position, const \hyperlink{classv8_1_1internal_1_1compiler_1_1_instruction_operand}{Instruction\+Operand} \&from, const \hyperlink{classv8_1_1internal_1_1compiler_1_1_instruction_operand}{Instruction\+Operand} \&to)\hypertarget{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a64b0910107365e638623261ee2910b04}{}\label{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a64b0910107365e638623261ee2910b04}

\item 
bool {\bfseries Is\+Reference} (\hyperlink{classv8_1_1internal_1_1compiler_1_1_top_level_live_range}{Top\+Level\+Live\+Range} $\ast$top\+\_\+range) const \hypertarget{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a7c7f9f69297cfb47dbce6c2b5e073fec}{}\label{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a7c7f9f69297cfb47dbce6c2b5e073fec}

\item 
bool {\bfseries Exists\+Use\+Without\+Definition} ()\hypertarget{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_adf72417aa15b3f6bf9d703070137f8b2}{}\label{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_adf72417aa15b3f6bf9d703070137f8b2}

\item 
bool {\bfseries Ranges\+Defined\+In\+Deferred\+Stay\+In\+Deferred} ()\hypertarget{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_aef182aa9a93a84b759fcf545090c8088}{}\label{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_aef182aa9a93a84b759fcf545090c8088}

\item 
void {\bfseries Mark\+Allocated} (Register\+Kind kind, int index)\hypertarget{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a66b8517b93bdf6b8912b61a4ab41fdf2}{}\label{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a66b8517b93bdf6b8912b61a4ab41fdf2}

\item 
\hyperlink{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_1_1_phi_map_value}{Phi\+Map\+Value} $\ast$ {\bfseries Initialize\+Phi\+Map} (const \hyperlink{classv8_1_1internal_1_1compiler_1_1_instruction_block}{Instruction\+Block} $\ast$block, \hyperlink{classv8_1_1internal_1_1compiler_1_1_phi_instruction}{Phi\+Instruction} $\ast$phi)\hypertarget{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a97e5ea2014d1db00183c2ddd496e9b13}{}\label{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a97e5ea2014d1db00183c2ddd496e9b13}

\item 
\hyperlink{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_1_1_phi_map_value}{Phi\+Map\+Value} $\ast$ {\bfseries Get\+Phi\+Map\+Value\+For} (\hyperlink{classv8_1_1internal_1_1compiler_1_1_top_level_live_range}{Top\+Level\+Live\+Range} $\ast$top\+\_\+range)\hypertarget{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a8708b0753584cdf313aa489dbdb87bc5}{}\label{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a8708b0753584cdf313aa489dbdb87bc5}

\item 
\hyperlink{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_1_1_phi_map_value}{Phi\+Map\+Value} $\ast$ {\bfseries Get\+Phi\+Map\+Value\+For} (int virtual\+\_\+register)\hypertarget{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a0d52d71a36565e0ff19921fe5fda463d}{}\label{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a0d52d71a36565e0ff19921fe5fda463d}

\item 
bool {\bfseries Is\+Block\+Boundary} (\hyperlink{classv8_1_1internal_1_1compiler_1_1_lifetime_position}{Lifetime\+Position} pos) const \hypertarget{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a8bf6f4cfdd098af894f3b10c7ac65a0b}{}\label{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a8bf6f4cfdd098af894f3b10c7ac65a0b}

\item 
\hyperlink{classv8_1_1internal_1_1_zone_vector}{Ranges\+With\+Preassigned\+Slots} \& {\bfseries preassigned\+\_\+slot\+\_\+ranges} ()\hypertarget{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_ae5e91e376daf933766242d3cb7441581}{}\label{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_ae5e91e376daf933766242d3cb7441581}

\end{DoxyCompactItemize}
\subsection*{Private Member Functions}
\begin{DoxyCompactItemize}
\item 
int {\bfseries Get\+Next\+Live\+Range\+Id} ()\hypertarget{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a8e90c3c2732eb37892a437322c630eb2}{}\label{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a8e90c3c2732eb37892a437322c630eb2}

\item 
{\bfseries D\+I\+S\+A\+L\+L\+O\+W\+\_\+\+C\+O\+P\+Y\+\_\+\+A\+N\+D\+\_\+\+A\+S\+S\+I\+GN} (\hyperlink{classv8_1_1internal_1_1compiler_1_1_register_allocation_data}{Register\+Allocation\+Data})\hypertarget{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_aa697c0239d6535365e51779daa8fdef9}{}\label{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_aa697c0239d6535365e51779daa8fdef9}

\end{DoxyCompactItemize}
\subsection*{Private Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classv8_1_1internal_1_1_zone}{Zone} $\ast$const {\bfseries allocation\+\_\+zone\+\_\+}\hypertarget{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a7c5aa72399aee9b54d96c2197e21dd37}{}\label{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a7c5aa72399aee9b54d96c2197e21dd37}

\item 
\hyperlink{classv8_1_1internal_1_1compiler_1_1_frame}{Frame} $\ast$const {\bfseries frame\+\_\+}\hypertarget{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a43caf7f59e76799a26fbb211ef834503}{}\label{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a43caf7f59e76799a26fbb211ef834503}

\item 
\hyperlink{classv8_1_1internal_1_1compiler_1_1_instruction_sequence}{Instruction\+Sequence} $\ast$const {\bfseries code\+\_\+}\hypertarget{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a8a635fa61221082ecb015be6f6469344}{}\label{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a8a635fa61221082ecb015be6f6469344}

\item 
const char $\ast$const {\bfseries debug\+\_\+name\+\_\+}\hypertarget{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a0a045f6c2f47e633d558c094d357eb30}{}\label{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a0a045f6c2f47e633d558c094d357eb30}

\item 
const \hyperlink{classv8_1_1internal_1_1_register_configuration}{Register\+Configuration} $\ast$const {\bfseries config\+\_\+}\hypertarget{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a6af4fa4ae7a4d5c2c3c6c62b42f12289}{}\label{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a6af4fa4ae7a4d5c2c3c6c62b42f12289}

\item 
\hyperlink{classv8_1_1internal_1_1_zone_map}{Phi\+Map} {\bfseries phi\+\_\+map\+\_\+}\hypertarget{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_aa52acfa1fefc5e56a1b2211130cd3cea}{}\label{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_aa52acfa1fefc5e56a1b2211130cd3cea}

\item 
\hyperlink{classv8_1_1internal_1_1_zone_vector}{Zone\+Vector}$<$ \hyperlink{classv8_1_1internal_1_1_bit_vector}{Bit\+Vector} $\ast$ $>$ {\bfseries live\+\_\+in\+\_\+sets\+\_\+}\hypertarget{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_aaf9572a29b69f78274eb33e05f67b4f5}{}\label{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_aaf9572a29b69f78274eb33e05f67b4f5}

\item 
\hyperlink{classv8_1_1internal_1_1_zone_vector}{Zone\+Vector}$<$ \hyperlink{classv8_1_1internal_1_1_bit_vector}{Bit\+Vector} $\ast$ $>$ {\bfseries live\+\_\+out\+\_\+sets\+\_\+}\hypertarget{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a4b4160dfa94369cd0b1fb74b49e095f0}{}\label{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a4b4160dfa94369cd0b1fb74b49e095f0}

\item 
\hyperlink{classv8_1_1internal_1_1_zone_vector}{Zone\+Vector}$<$ \hyperlink{classv8_1_1internal_1_1compiler_1_1_top_level_live_range}{Top\+Level\+Live\+Range} $\ast$ $>$ {\bfseries live\+\_\+ranges\+\_\+}\hypertarget{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a1e2dbb0033c19ba48ae9d514eddf78fc}{}\label{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a1e2dbb0033c19ba48ae9d514eddf78fc}

\item 
\hyperlink{classv8_1_1internal_1_1_zone_vector}{Zone\+Vector}$<$ \hyperlink{classv8_1_1internal_1_1compiler_1_1_top_level_live_range}{Top\+Level\+Live\+Range} $\ast$ $>$ {\bfseries fixed\+\_\+live\+\_\+ranges\+\_\+}\hypertarget{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a9f1c3c4b1c7f78fbf0df337cc7b17635}{}\label{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a9f1c3c4b1c7f78fbf0df337cc7b17635}

\item 
\hyperlink{classv8_1_1internal_1_1_zone_vector}{Zone\+Vector}$<$ \hyperlink{classv8_1_1internal_1_1compiler_1_1_top_level_live_range}{Top\+Level\+Live\+Range} $\ast$ $>$ {\bfseries fixed\+\_\+double\+\_\+live\+\_\+ranges\+\_\+}\hypertarget{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a657c63b3215200da889a65ddffbb0d2c}{}\label{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a657c63b3215200da889a65ddffbb0d2c}

\item 
\hyperlink{classv8_1_1internal_1_1_zone_vector}{Zone\+Vector}$<$ \hyperlink{classv8_1_1internal_1_1compiler_1_1_spill_range}{Spill\+Range} $\ast$ $>$ {\bfseries spill\+\_\+ranges\+\_\+}\hypertarget{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_ab1ba24b746fbc8317f2d8643f866b5f9}{}\label{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_ab1ba24b746fbc8317f2d8643f866b5f9}

\item 
\hyperlink{classv8_1_1internal_1_1_zone_vector}{Delayed\+References} {\bfseries delayed\+\_\+references\+\_\+}\hypertarget{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_ae801790cb5bb3c88a7d189bdfa41f46c}{}\label{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_ae801790cb5bb3c88a7d189bdfa41f46c}

\item 
\hyperlink{classv8_1_1internal_1_1_bit_vector}{Bit\+Vector} $\ast$ {\bfseries assigned\+\_\+registers\+\_\+}\hypertarget{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a637e49b748733cce53398c61b59257fd}{}\label{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_a637e49b748733cce53398c61b59257fd}

\item 
\hyperlink{classv8_1_1internal_1_1_bit_vector}{Bit\+Vector} $\ast$ {\bfseries assigned\+\_\+double\+\_\+registers\+\_\+}\hypertarget{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_ab1f3e5c2e62b10382bb52433aec20bd3}{}\label{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_ab1f3e5c2e62b10382bb52433aec20bd3}

\item 
int {\bfseries virtual\+\_\+register\+\_\+count\+\_\+}\hypertarget{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_aa86ead6a6b155c8ee4d0d13448e35adc}{}\label{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_aa86ead6a6b155c8ee4d0d13448e35adc}

\item 
\hyperlink{classv8_1_1internal_1_1_zone_vector}{Ranges\+With\+Preassigned\+Slots} {\bfseries preassigned\+\_\+slot\+\_\+ranges\+\_\+}\hypertarget{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_acd01fa7e93727f2ef15fba7909c5bb68}{}\label{classv8_1_1internal_1_1compiler_1_1_register_allocation_data_acd01fa7e93727f2ef15fba7909c5bb68}

\end{DoxyCompactItemize}


The documentation for this class was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
/\+Users/joshgav/node/v8/src/compiler/register-\/allocator.\+h\item 
/\+Users/joshgav/node/v8/src/compiler/register-\/allocator.\+cc\end{DoxyCompactItemize}
