$date
	Sat Oct 22 21:22:20 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#644504
b10101 !
1"
#644506
b10101 &
b10101 %
1$
#644507
0"
#644510
b1000000 &
b1000000 %
#644514
b100000 &
b100000 %
#644518
b10000 &
b10000 %
#644522
b1000 &
b1000 %
#644526
b100 &
b100 %
#644530
b10 &
b10 %
#644534
b1 &
1#
b1 %
#644538
b0 &
b0 %
0#
0$
#1612742
b1001 &
b1001 %
1$
b1001 !
1"
#1612743
0"
#1612746
b11100 &
b11100 %
#1612750
b1110 &
b1110 %
#1612754
b111 &
b111 %
#1612758
b10110 &
b10110 %
#1612762
b1011 &
b1011 %
#1612766
b100010 &
b100010 %
#1612770
b10001 &
b10001 %
#1612774
b110100 &
b110100 %
#1612778
b11010 &
b11010 %
#1612782
b1101 &
b1101 %
#1612786
b101000 &
b101000 %
#1612790
b10100 &
b10100 %
#1612794
b1010 &
b1010 %
#1612798
b101 &
b101 %
#1612802
b10000 &
b10000 %
#1612806
b1000 &
b1000 %
#1612810
b100 &
b100 %
#1612814
b10 &
b10 %
#1612818
b1 &
b1 %
1#
#1612822
b0 &
0#
b0 %
0$
#2606404
b1010 !
1"
#2606406
b1010 &
b1010 %
1$
#2606407
0"
#2606410
b101 &
b101 %
#2606414
b10000 &
b10000 %
#2606418
b1000 &
b1000 %
#2606422
b100 &
b100 %
#2606426
b10 &
b10 %
#2606430
b1 &
1#
b1 %
#2606434
b0 &
b0 %
0#
0$
#4500012
