// Seed: 272702100
module module_0 (
    output uwire id_0,
    input supply0 id_1
    , id_4,
    input tri1 id_2
);
  wire id_5;
  wire id_6;
  wire id_7 = id_5;
  assign module_2.type_1 = 0;
  wire id_8, id_9, id_10, id_11;
  assign id_10 = id_8;
  assign module_1.type_0 = 0;
  wire id_12;
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    input tri id_2,
    input supply1 id_3,
    input tri0 id_4
    , id_7,
    input supply0 id_5
);
  supply1 id_8 = id_0;
  module_0 modCall_1 (
      id_8,
      id_5,
      id_5
  );
endmodule
module module_2 (
    output uwire id_0,
    input uwire id_1,
    input wand id_2,
    output tri1 id_3,
    input wand id_4,
    input wor id_5
    , id_10,
    input supply1 id_6,
    output uwire id_7,
    output wor id_8
);
  assign id_0 = 1;
  module_0 modCall_1 (
      id_7,
      id_5,
      id_4
  );
endmodule
