
---------- Begin Simulation Statistics ----------
final_tick                                23198562500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    620                       # Simulator instruction rate (inst/s)
host_mem_usage                                9777868                       # Number of bytes of host memory used
host_op_rate                                      636                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 22540.43                       # Real time elapsed on the host
host_tick_rate                                 521301                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13978215                       # Number of instructions simulated
sim_ops                                      14346403                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011750                       # Number of seconds simulated
sim_ticks                                 11750358125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             75.650409                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   52922                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                69956                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1008                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5000                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             67943                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               8998                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           11351                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2353                       # Number of indirect misses.
system.cpu.branchPred.lookups                  122339                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   20591                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1454                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      663564                       # Number of instructions committed
system.cpu.committedOps                        734817                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.804335                       # CPI: cycles per instruction
system.cpu.discardedOps                         15126                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             386109                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            169321                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            75204                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1618116                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.262858                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      991                       # number of quiesce instructions executed
system.cpu.numCycles                          2524420                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       991                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  439133     59.76%     59.76% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2075      0.28%     60.04% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::MemRead                 178736     24.32%     84.37% # Class of committed instruction
system.cpu.op_class_0::MemWrite                114873     15.63%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   734817                       # Class of committed instruction
system.cpu.quiesceCycles                     16276153                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          906304                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1049                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2288                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  23198562500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  23198562500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  23198562500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  23198562500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              462064                       # Transaction distribution
system.membus.trans_dist::ReadResp             463006                       # Transaction distribution
system.membus.trans_dist::WriteReq             272197                       # Transaction distribution
system.membus.trans_dist::WriteResp            272197                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          598                       # Transaction distribution
system.membus.trans_dist::CleanEvict              431                       # Transaction distribution
system.membus.trans_dist::ReadExReq               313                       # Transaction distribution
system.membus.trans_dist::ReadExResp              312                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            261                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           681                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           65                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         3980                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2865                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        15556                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        22466                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1448986                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1448986                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1472060                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        16704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        16704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         7960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       100096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        21884                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       131668                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     46367408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     46367408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                46515780                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            736241                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000038                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.006167                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  736213    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      28      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              736241                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1993380885                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            19822625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              581109                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3868875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  23198562500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           16438550                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2858514995                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             24.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1311000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  23198562500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  23198562500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  23198562500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  23198562500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       540672                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       540672                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       943739                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       943739                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio           98                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5380                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         9884                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        15556                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        16400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        20496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2891776                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2899968                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2968822                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5918                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15532                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        21884                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       262316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       327852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     46268416                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     46399488                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     47274028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         5083787875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             43.3                       # Network utilization (%)
system.acctest.local_bus.numRequests          3269324                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          709                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.20                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   4075616155                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         34.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2566523000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         21.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  23198562500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  23198562500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  23198562500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      5577362                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4183021                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      9760383                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5577362                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4183021                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      9760383                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      5577362                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      9760383                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      4183021                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     19520767                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  23198562500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  23198562500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  23198562500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  23198562500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  23198562500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  23198562500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  23198562500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4183021                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      9760383                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       13943405                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4183021                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1438254                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5621275                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4183021                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     13943405                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1438254                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      19564680                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  23198562500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       461069                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       461069                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       263424                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       263424                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         6152                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1441792                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1448986                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       196780                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     46137344                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     46367408                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       904371                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       904371    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       904371                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2167353760                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         18.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2568763000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         21.9                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  23198562500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      5550432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      5878112                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       196608                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma        65708                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       262316                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1387608                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1397848                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        49152                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         2056                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        51208                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    472362794                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     16732086                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     11154724                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    500249604                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     16732086                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma      5592000                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     22324086                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    489094880                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     22324086                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     11154724                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    522573690                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  23198562500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  23198562500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  23198562500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  23198562500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma       131072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30867456                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16646144                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     47644672                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17629184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     29622272                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     47251456                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7716864                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       520192                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8241152                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4407296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       925696                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5332992                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma     11154724                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2626937466                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1416649929                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4054742119                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1500310358                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2520967590                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4021277947                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma     11154724                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4127247824                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3937617518                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8076020066                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  23198562500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  23198562500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  23198562500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  23198562500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       228880                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       245264                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        57220                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        57732                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     19478555                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma      1394340                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     20872896                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0      6971702                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      5577362                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total     12549064                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     26450258                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma      6971702                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     33421960                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  23198562500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     21617724                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      5577362                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     27195086                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      5577362                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma     11154724                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     16732086                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     27195086                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma     11154724                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      5577362                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     43927172                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  23198562500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  23198562500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  23198562500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  23198562500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  23198562500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  23198562500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  23198562500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  23198562500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  23198562500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  23198562500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  23198562500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  23198562500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  23198562500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  23198562500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        16704                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1728                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        18432                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        16704                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        16704                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          261                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           27                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          288                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1421574                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       147059                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1568633                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1421574                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1421574                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1421574                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       147059                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1568633                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  23198562500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  23198562500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  23198562500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  23198562500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  23198562500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  23198562500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  23198562500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  23198562500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  23198562500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  23198562500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  23198562500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  23198562500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  23198562500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  23198562500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma          172                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     29491200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          61824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29570096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        38272                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16646144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16897408                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       460800                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             966                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              462035                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          598                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       260096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             264022                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        14638                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2509812866                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1438254                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5261457                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2516527214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3257092                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     16732086                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma      1394340                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1416649929                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1438033447                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3257092                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     16746724                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma      1394340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3926462795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1438254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5261457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3954560662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       598.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      3076.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    720834.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       967.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001438110000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          455                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          455                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              829183                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             281687                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      462036                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     264022                       # Number of write requests accepted
system.mem_ctrls.readBursts                    462036                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   264022                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     62                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             28861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             28843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             28854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             28866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             28869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             28896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             28903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             28897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             28869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            28887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            28889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            28893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            28884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            28859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            28844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16500                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.37                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.42                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  15087631410                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2309870000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             27214448910                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32659.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58909.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       721                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   430881                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  245762                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.08                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                462035                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               264022                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1390                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     602                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1562                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  407769                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16427                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   16232                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  18697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  43442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  41427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1893                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        49359                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    941.316963                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   867.680782                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   231.228188                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1099      2.23%      2.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1225      2.48%      4.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          681      1.38%      6.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          758      1.54%      7.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          946      1.92%      9.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          778      1.58%     11.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          722      1.46%     12.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          866      1.75%     14.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        42284     85.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        49359                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          455                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1015.417582                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    963.602682                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           196     43.08%     43.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.44%     43.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.22%     43.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.22%     43.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.44%     44.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           64     14.07%     58.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.22%     58.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.22%     58.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.22%     59.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          182     40.00%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.44%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.22%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.22%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           455                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          455                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     580.305495                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    171.086345                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    499.528850                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            191     41.98%     41.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             3      0.66%     42.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             3      0.66%     43.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      0.22%     43.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.22%     43.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.22%     43.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.44%     44.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.22%     44.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           13      2.86%     47.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          239     52.53%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           455                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29566336                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3968                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16898496                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29570160                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16897408                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2516.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1438.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2516.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1438.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        30.89                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.66                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11750440000                       # Total gap between requests
system.mem_ctrls.avgGap                      16183.89                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma          172                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     29487232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        61888                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        40384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        15360                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16646144                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 14637.851729306334                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2509475173.974750518799                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1438254.036193471169                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5266903.301298316568                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3436831.419978529215                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 16732085.772066626698                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 1307194.200942705153                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1416649928.701641082764                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma            4                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       460800                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          967                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          598                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       260096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma       303090                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  27133615070                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     41644550                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     38886200                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   9656718050                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   3146726110                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma     52813875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 221034999190                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     75772.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58883.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    157149.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40213.24                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16148357.94                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1024324.91                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma    206304.20                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    849820.83                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         24360392.250000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         16999239.600000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        840213393.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       366948200.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     112457356.200006                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     227455625.475004                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     63239231.400000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1651673438.924990                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        140.563668                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3215375650                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    635670000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7899480850                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  23198562500                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1982                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           991                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10265373.486377                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    15025633.951682                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          991    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        23250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    413814250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             991                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     13025577375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  10172985125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  23198562500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       240478                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           240478                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       240478                       # number of overall hits
system.cpu.icache.overall_hits::total          240478                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          261                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            261                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          261                       # number of overall misses
system.cpu.icache.overall_misses::total           261                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     11323125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11323125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     11323125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11323125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       240739                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       240739                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       240739                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       240739                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001084                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001084                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001084                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001084                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43383.620690                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43383.620690                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43383.620690                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43383.620690                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          261                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          261                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          261                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          261                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10916750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10916750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10916750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10916750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001084                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001084                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001084                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001084                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41826.628352                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41826.628352                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41826.628352                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41826.628352                       # average overall mshr miss latency
system.cpu.icache.replacements                     86                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       240478                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          240478                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          261                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           261                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     11323125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11323125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       240739                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       240739                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001084                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001084                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43383.620690                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43383.620690                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          261                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          261                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10916750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10916750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001084                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001084                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41826.628352                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41826.628352                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  23198562500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           411.891606                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1001426                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                86                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11644.488372                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   411.891606                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.804476                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.804476                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          441                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           42                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          397                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.861328                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            481739                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           481739                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23198562500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  23198562500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  23198562500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       282351                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           282351                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       282351                       # number of overall hits
system.cpu.dcache.overall_hits::total          282351                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1275                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1275                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1275                       # number of overall misses
system.cpu.dcache.overall_misses::total          1275                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     92487500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     92487500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     92487500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     92487500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       283626                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       283626                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       283626                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       283626                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004495                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004495                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004495                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004495                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72539.215686                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72539.215686                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72539.215686                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72539.215686                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          598                       # number of writebacks
system.cpu.dcache.writebacks::total               598                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          281                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          281                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          281                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          281                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          994                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          994                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          994                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          994                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         9768                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         9768                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     71671750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     71671750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     71671750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     71671750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21586625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21586625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003505                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003505                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003505                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003505                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72104.376258                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72104.376258                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72104.376258                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72104.376258                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2209.932944                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2209.932944                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    943                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       177591                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          177591                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          681                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           681                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     50620000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     50620000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       178272                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       178272                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003820                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003820                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74331.864905                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74331.864905                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          681                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          681                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          995                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          995                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     49577750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     49577750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21586625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21586625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003820                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003820                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72801.395007                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72801.395007                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21695.100503                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21695.100503                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       104760                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         104760                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          594                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          594                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     41867500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     41867500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       105354                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       105354                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005638                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005638                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70484.006734                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70484.006734                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          281                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          281                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          313                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          313                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         8773                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         8773                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     22094000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     22094000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002971                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002971                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70587.859425                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70587.859425                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  23198562500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           491.532545                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               22292                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               943                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             23.639449                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   491.532545                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.960025                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.960025                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          382                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           75                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1135497                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1135497                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  23198562500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  23198562500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                23199337500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    620                       # Simulator instruction rate (inst/s)
host_mem_usage                                9777868                       # Number of bytes of host memory used
host_op_rate                                      636                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 22540.54                       # Real time elapsed on the host
host_tick_rate                                 521333                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13978699                       # Number of instructions simulated
sim_ops                                      14347004                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011751                       # Number of seconds simulated
sim_ticks                                 11751133125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             75.591855                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   52940                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                70034                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1009                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5013                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             67961                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               8998                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           11352                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2354                       # Number of indirect misses.
system.cpu.branchPred.lookups                  122452                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   20625                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1454                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      664048                       # Number of instructions committed
system.cpu.committedOps                        735418                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.803430                       # CPI: cycles per instruction
system.cpu.discardedOps                         15167                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             386476                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            169470                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            75252                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1618665                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.262921                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      991                       # number of quiesce instructions executed
system.cpu.numCycles                          2525660                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       991                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  439480     59.76%     59.76% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2075      0.28%     60.04% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.04% # Class of committed instruction
system.cpu.op_class_0::MemRead                 178878     24.32%     84.36% # Class of committed instruction
system.cpu.op_class_0::MemWrite                114984     15.64%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   735418                       # Class of committed instruction
system.cpu.quiesceCycles                     16276153                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          906995                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1055                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2302                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  23199337500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  23199337500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  23199337500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  23199337500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              462064                       # Transaction distribution
system.membus.trans_dist::ReadResp             463012                       # Transaction distribution
system.membus.trans_dist::WriteReq             272197                       # Transaction distribution
system.membus.trans_dist::WriteResp            272197                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          603                       # Transaction distribution
system.membus.trans_dist::CleanEvict              432                       # Transaction distribution
system.membus.trans_dist::ReadExReq               314                       # Transaction distribution
system.membus.trans_dist::ReadExResp              314                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            264                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           684                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          615                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          615                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           67                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         3980                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2877                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        15556                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        22480                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1448986                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1448986                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1472081                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        16896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        16896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         7960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       100672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        21884                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       132308                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     46367408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     46367408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                46516612                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            736249                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000038                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.006167                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  736221    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      28      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              736249                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1993411510                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            19822625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              590562                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3868875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  23199337500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           16466550                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2858514995                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             24.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1326000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  23199337500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  23199337500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  23199337500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  23199337500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       540672                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       540672                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       943739                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       943739                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio           98                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5380                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         9884                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        15556                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        16400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        20496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2891776                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2899968                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2968822                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5918                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15532                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        21884                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       262316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       327852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     46268416                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     46399488                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     47274028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         5083787875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             43.3                       # Network utilization (%)
system.acctest.local_bus.numRequests          3269324                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          709                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.20                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   4075616155                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         34.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2566523000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         21.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  23199337500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  23199337500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  23199337500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      5576994                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4182746                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      9759740                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5576994                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4182746                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      9759740                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      5576994                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      9759740                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      4182746                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     19519479                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  23199337500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  23199337500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  23199337500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  23199337500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  23199337500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  23199337500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  23199337500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4182746                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      9759740                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       13942485                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4182746                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1438159                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5620905                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4182746                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     13942485                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1438159                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      19563390                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  23199337500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       461069                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       461069                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       263424                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       263424                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         6152                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1441792                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1448986                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       196780                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     46137344                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     46367408                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       904371                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       904371    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       904371                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2167353760                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         18.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2568763000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         21.9                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  23199337500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      5550432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      5878112                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       196608                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma        65708                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       262316                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1387608                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1397848                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        49152                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         2056                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        51208                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    472331642                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     16730982                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     11153988                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    500216612                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     16730982                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma      5591631                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     22322613                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    489062624                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     22322613                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     11153988                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    522539225                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  23199337500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  23199337500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  23199337500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  23199337500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma       131072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30867456                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16646144                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     47644672                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17629184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     29622272                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     47251456                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7716864                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       520192                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8241152                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4407296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       925696                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5332992                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma     11153988                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2626764217                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1416556499                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4054474704                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1500211410                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2520801329                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4021012740                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma     11153988                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4126975627                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3937357828                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8075487444                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  23199337500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  23199337500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  23199337500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  23199337500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       228880                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       245264                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        57220                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        57732                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     19477271                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma      1394249                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     20871519                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0      6971243                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      5576994                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total     12548237                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     26448513                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma      6971243                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     33419756                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  23199337500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     21616298                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      5576994                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     27193292                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      5576994                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma     11153988                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     16730982                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     27193292                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma     11153988                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      5576994                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     43924275                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  23199337500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  23199337500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  23199337500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  23199337500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  23199337500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  23199337500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  23199337500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  23199337500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  23199337500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  23199337500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  23199337500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  23199337500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  23199337500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  23199337500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        16896                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1792                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        18688                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        16896                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        16896                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          264                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           28                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          292                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1437819                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       152496                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1590315                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1437819                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1437819                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1437819                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       152496                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1590315                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  23199337500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  23199337500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  23199337500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  23199337500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  23199337500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  23199337500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  23199337500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  23199337500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  23199337500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  23199337500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  23199337500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  23199337500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  23199337500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  23199337500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma          172                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     29491200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          62080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29570352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        38592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16646144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16897728                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       460800                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             970                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              462039                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          603                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       260096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             264027                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        14637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2509647341                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1438159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5282895                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2516383032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3284109                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     16730982                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma      1394249                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1416556499                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1437965839                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3284109                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     16745619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma      1394249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3926203840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1438159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5282895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3954348871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       603.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      3076.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    720834.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       970.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001438110000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          455                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          455                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              829195                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             281687                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      462039                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     264027                       # Number of write requests accepted
system.mem_ctrls.readBursts                    462039                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   264027                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     62                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             28861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             28843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             28854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             28866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             28869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             28896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             28903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             28897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             28869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            28887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            28889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            28896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            28884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            28859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            28844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16500                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.37                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.41                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  15087649410                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2309885000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             27214545660                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32658.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58908.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       721                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   430883                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  245762                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.08                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                462038                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               264027                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1393                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     602                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1562                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  407769                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16427                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   16232                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  18698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  43443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  41428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1893                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        49370                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    941.156492                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   867.330538                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   231.470956                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1105      2.24%      2.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1226      2.48%      4.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          681      1.38%      6.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          760      1.54%      7.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          948      1.92%      9.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          778      1.58%     11.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          722      1.46%     12.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          866      1.75%     14.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        42284     85.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        49370                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          455                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1015.417582                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    963.602682                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           196     43.08%     43.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.44%     43.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.22%     43.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.22%     43.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.44%     44.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           64     14.07%     58.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.22%     58.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.22%     58.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.22%     59.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          182     40.00%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.44%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.22%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.22%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           455                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          455                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     580.305495                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    171.086345                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    499.528850                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            191     41.98%     41.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             3      0.66%     42.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             3      0.66%     43.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      0.22%     43.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.22%     43.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.22%     43.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.44%     44.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.22%     44.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           13      2.86%     47.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          239     52.53%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           455                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29566528                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3968                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16898496                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29570352                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16897728                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2516.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1438.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2516.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1437.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        30.89                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.66                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.23                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11751196875                       # Total gap between requests
system.mem_ctrls.avgGap                      16184.75                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma          172                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     29487232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        62080                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        40384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        15360                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16646144                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 14636.886347077274                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2509309671.359884262085                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1438159.181776778540                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5282894.793177657761                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3436604.757211445365                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 16730982.272826561704                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 1307107.990064575104                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1416556499.099315643311                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma            4                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       460800                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          970                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          603                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       260096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma       303090                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  27133615070                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     41644550                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     38982950                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   9656718050                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   3146726110                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma     52813875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 221034999190                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     75772.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58883.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    157149.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40188.61                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16014457.79                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1024324.91                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma    206304.20                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    849820.83                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         24360885.675000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         17003028.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        840220668.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       366948200.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     112494519.900006                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     227472485.437504                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     63242099.100000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1651741887.112490                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        140.560223                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3215490650                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    635880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7899930850                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  23199337500                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1982                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           991                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10265373.486377                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    15025633.951682                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          991    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        23250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    413814250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             991                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     13026352375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  10172985125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  23199337500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       240652                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           240652                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       240652                       # number of overall hits
system.cpu.icache.overall_hits::total          240652                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          264                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            264                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          264                       # number of overall misses
system.cpu.icache.overall_misses::total           264                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     11457500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11457500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     11457500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11457500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       240916                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       240916                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       240916                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       240916                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001096                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001096                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001096                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001096                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43399.621212                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43399.621212                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43399.621212                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43399.621212                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          264                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          264                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          264                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          264                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     11046750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     11046750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     11046750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     11046750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001096                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001096                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001096                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001096                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41843.750000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41843.750000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41843.750000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41843.750000                       # average overall mshr miss latency
system.cpu.icache.replacements                     87                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       240652                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          240652                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          264                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           264                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     11457500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11457500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       240916                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       240916                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001096                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001096                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43399.621212                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43399.621212                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          264                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          264                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     11046750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     11046750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001096                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001096                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41843.750000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41843.750000                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  23199337500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           411.893629                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4639796                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               530                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           8754.332075                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   411.893629                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.804480                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.804480                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          443                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           42                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          396                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.865234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            482096                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           482096                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23199337500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  23199337500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  23199337500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       282614                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           282614                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       282614                       # number of overall hits
system.cpu.dcache.overall_hits::total          282614                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1280                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1280                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1280                       # number of overall misses
system.cpu.dcache.overall_misses::total          1280                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     92937375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     92937375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     92937375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     92937375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       283894                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       283894                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       283894                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       283894                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004509                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004509                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004509                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004509                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72607.324219                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72607.324219                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72607.324219                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72607.324219                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          603                       # number of writebacks
system.cpu.dcache.writebacks::total               603                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          282                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          282                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          282                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          282                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          998                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          998                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          998                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          998                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         9768                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         9768                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     71986125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     71986125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     71986125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     71986125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21586625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21586625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003515                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003515                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003515                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003515                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72130.385772                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72130.385772                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72130.385772                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72130.385772                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2209.932944                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2209.932944                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    948                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       177742                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          177742                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          685                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           685                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     50850250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     50850250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       178427                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       178427                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003839                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003839                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74233.941606                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74233.941606                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          684                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          684                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          995                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          995                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     49757250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     49757250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21586625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21586625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003834                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003834                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72744.517544                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72744.517544                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21695.100503                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21695.100503                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       104872                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         104872                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          595                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          595                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     42087125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     42087125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       105467                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       105467                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005642                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005642                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70734.663866                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70734.663866                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          281                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          281                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          314                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          314                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         8773                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         8773                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     22228875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     22228875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002977                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002977                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70792.595541                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70792.595541                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  23199337500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           491.533433                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              284910                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1453                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            196.083964                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   491.533433                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.960026                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.960026                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          377                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           75                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1136574                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1136574                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  23199337500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  23199337500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
