{
  "basics": {
    "name": "Gaohan Ye",
    "label": "Graduate Student in Electrical and Computer Engineering",
    "image": "",
    "email": "elijah.gaohan.ye@gmail.com",
    "phone": "510-520-7207",
    "url": "https://elijah-ye.github.io",
    "summary": "Graduate student at University of Illinois Urbana-Champaign with expertise in computer architecture, hardware design verification, and LLM acceleration. Published researcher with industry experience at Rivian Automotive.",
    "location": {
      "address": "",
      "postalCode": "",
      "city": "Urbana",
      "countryCode": "US",
      "region": "Illinois"
    },
    "profiles": [
      {
        "network": "LinkedIn",
        "username": "elijahye",
        "url": "https://linkedin.com/in/elijahye/"
      },
      {
        "network": "GitHub",
        "username": "Elijah-Ye",
        "url": "https://github.com/Elijah-Ye"
      }
    ]
  },
  "work": [
    {
      "name": "Rivian Automotive",
      "position": "Design Verification Intern, Special Project",
      "url": "https://rivian.com",
      "startDate": "2025-05-01",
      "endDate": "2025-08-01",
      "summary": "Enhanced design verification processes and system-level testing for automotive systems.",
      "highlights": [
        "Increased design verification coverage to over 90% via a new, more efficient coverage generation flow",
        "Enhanced an existing integration test suite, reducing the failure rate from over 40% to less than 5%",
        "Developed a new system-level test to validate memory access, creating a baseline for future verification tests",
        "Authored new FuSa tests to validate error injection and interrupt mechanisms for critical components"
      ]
    },
    {
      "name": "University of Illinois at Urbana-Champaign",
      "position": "Teaching Assistant for Digital Systems Laboratory, ECE 385",
      "url": "https://illinois.edu",
      "startDate": "2025-01-01",
      "endDate": "Present",
      "summary": "Teaching assistant for digital systems laboratory course covering FPGA and microprocessor implementations.",
      "highlights": [
        "Evaluated SystemVerilog/FPGA projects and microprocessor system implementations",
        "Conducted technical demonstrations and assessments of digital circuits, state machines, and SoC designs",
        "Graded lab reports covering combinational/sequential logic, timing analysis, and hardware-software co-design"
      ]
    },
    {
      "name": "Rivian Automotive",
      "position": "Design Verification Intern, Special Project",
      "url": "https://rivian.com",
      "startDate": "2024-04-01",
      "endDate": "2024-08-01",
      "summary": "Developed verification infrastructure and performance monitoring for automotive chip designs.",
      "highlights": [
        "Created performance monitor to track AXI transaction signals to test read and write operation performance",
        "Increased toggle coverage of chip blocks by creating and implementing new targeted tests",
        "Conducted system level verification for the DUT using a custom UVM testbench",
        "Developed and executed detailed test plans, identifying bugs and successfully debugging and resolving issues"
      ]
    }
  ],
  "volunteer": [],
  "education": [
    {
      "institution": "University of Illinois Urbana-Champaign",
      "location": "Urbana, IL",
      "url": "https://illinois.edu",
      "area": "Electrical and Computer Engineering",
      "studyType": "Master of Science",
      "startDate": "2024-01-01",
      "endDate": "2026-05-01",
      "score": "3.83/4.00",
      "courses": [
        "Computer Architecture",
        "SoC/Hardware Design",
        "Network Protocol",
        "Operating System"
      ]
    },
    {
      "institution": "University of Illinois Urbana-Champaign",
      "location": "Urbana, IL",
      "url": "https://illinois.edu",
      "area": "Computer Engineering",
      "studyType": "Bachelor of Science",
      "startDate": "2020-08-01",
      "endDate": "2023-12-01",
      "score": "3.96/4.00",
      "courses": [
        "Data Structure",
        "Algorithm",
        "Computer Architecture",
        "Operating System"
      ]
    }
  ],
  "awards": [
    {
      "title": "IEEE Best Paper Award",
      "date": "2024-01-01",
      "awarder": "IEEE Computer Architecture Letters (CAL)",
      "summary": "For paper 'Exploiting Intel Advanced Matrix Extensions (AMX) for LLM Inference'"
    },
    {
      "title": "A.R. \"Buck\" Knight Scholarship",
      "date": "2023-08-01",
      "awarder": "ECE Department, University of Illinois",
      "summary": "Scholarship awarded by the Electrical and Computer Engineering Department"
    },
    {
      "title": "Oakley Award in Electrical and Computer Engineering",
      "date": "2023-03-01",
      "awarder": "University of Illinois",
      "summary": "Recognition for excellence in Electrical and Computer Engineering"
    },
    {
      "title": "Bradley A. Simmons Memorial Scholarship",
      "date": "2022-09-01",
      "awarder": "ECE Department, University of Illinois",
      "summary": "Memorial scholarship from the ECE Department"
    }
  ],
  "certificates": [],
  "publications": [
    {
      "name": "CXL Memory Device Characterization",
      "publisher": "In Progress",
      "releaseDate": "2025-01-01",
      "url": "",
      "summary": "Evaluated Samsung CMM-H CXL memory prototype using Intel MLC benchmarking tools and compared performance characteristics against internal lab CXL SSD implementations."
    },
    {
      "name": "Exploiting Intel Advanced Matrix Extensions (AMX) for LLM Inference",
      "publisher": "IEEE Computer Architecture Letters (CAL)",
      "releaseDate": "2024-01-01",
      "url": "",
      "summary": "Contributed to research on Intel Extension for PyTorch utilizing Intel Sapphire Rapids CPU with AMX. Developed CPU-GPU heterogeneous computing techniques to accelerate Large Language Model inference. Collaborated with Prof. Nam Sung Kim's research group to advance computational efficiency and speed. Received IEEE Best Paper Award."
    }
  ],
  "skills": [
    {
      "name": "Programming",
      "level": "Advanced",
      "icon": "fa-solid fa-code",
      "keywords": [
        "System Verilog (Advanced)",
        "C/C++ (Advanced)",
        "UVM/OVM",
        "Python",
        "CUDA"
      ]
    },
    {
      "name": "Hardware Design",
      "level": "Advanced",
      "icon": "fa-solid fa-microchip",
      "keywords": [
        "RTL Design",
        "CPU Architecture",
        "RISC-V",
        "x86",
        "CXL/PCIe",
        "Cache Design"
      ]
    },
    {
      "name": "Technologies/Tools",
      "level": "Intermediate",
      "icon": "fa-solid fa-tools",
      "keywords": [
        "Verdi",
        "VCS",
        "Git",
        "Linux",
        "Intel Extension for PyTorch",
        "Performance Analysis"
      ]
    }
  ],
  "languages": [
    {
      "language": "English",
      "fluency": "Native speaker",
      "icon": ""
    },
    {
      "language": "Chinese",
      "fluency": "Native speaker",
      "icon": ""
    }
  ],
  "interests": [
    {
      "name": "Computer Architecture",
      "icon": "fa-solid fa-microchip",
      "keywords": [
        "Hardware-Software Co-design",
        "LLM Acceleration",
        "Performance Optimization"
      ]
    },
    {
      "name": "Sports & Recreation",
      "icon": "fa-solid fa-basketball",
      "keywords": [
        "Basketball",
        "Workout"
      ]
    }
  ],
  "references": [],
  "projects": [
    {
      "name": "Multi-stage RISC-V Processor",
      "summary": "Designed and implemented RV32I processor in SystemVerilog with data & branch hazard detection as team project.",
      "highlights": [
        "Achieved 28.6% frequency increase and 47% cache stall reduction",
        "Secured 3rd place among 30 groups",
        "Implemented complete 5-stage pipeline with hazard detection"
      ],
      "startDate": "2023-09-01",
      "endDate": "2023-12-01",
      "url": ""
    }
  ]
}