#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xe4c3d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xe4c560 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0xe44110 .functor NOT 1, L_0xe7bb30, C4<0>, C4<0>, C4<0>;
L_0xe7b890 .functor XOR 1, L_0xe7b730, L_0xe7b7f0, C4<0>, C4<0>;
L_0xe7ba20 .functor XOR 1, L_0xe7b890, L_0xe7b950, C4<0>, C4<0>;
v0xe78db0_0 .net *"_ivl_10", 0 0, L_0xe7b950;  1 drivers
v0xe78eb0_0 .net *"_ivl_12", 0 0, L_0xe7ba20;  1 drivers
v0xe78f90_0 .net *"_ivl_2", 0 0, L_0xe7b690;  1 drivers
v0xe79050_0 .net *"_ivl_4", 0 0, L_0xe7b730;  1 drivers
v0xe79130_0 .net *"_ivl_6", 0 0, L_0xe7b7f0;  1 drivers
v0xe79260_0 .net *"_ivl_8", 0 0, L_0xe7b890;  1 drivers
v0xe79340_0 .var "clk", 0 0;
v0xe793e0_0 .net "f_dut", 0 0, L_0xe7b4c0;  1 drivers
v0xe79480_0 .net "f_ref", 0 0, L_0xe7a5f0;  1 drivers
v0xe795b0_0 .var/2u "stats1", 159 0;
v0xe79650_0 .var/2u "strobe", 0 0;
v0xe796f0_0 .net "tb_match", 0 0, L_0xe7bb30;  1 drivers
v0xe797b0_0 .net "tb_mismatch", 0 0, L_0xe44110;  1 drivers
v0xe79870_0 .net "wavedrom_enable", 0 0, v0xe77720_0;  1 drivers
v0xe79910_0 .net "wavedrom_title", 511 0, v0xe777e0_0;  1 drivers
v0xe799e0_0 .net "x1", 0 0, v0xe778a0_0;  1 drivers
v0xe79a80_0 .net "x2", 0 0, v0xe77940_0;  1 drivers
v0xe79c30_0 .net "x3", 0 0, v0xe77a30_0;  1 drivers
L_0xe7b690 .concat [ 1 0 0 0], L_0xe7a5f0;
L_0xe7b730 .concat [ 1 0 0 0], L_0xe7a5f0;
L_0xe7b7f0 .concat [ 1 0 0 0], L_0xe7b4c0;
L_0xe7b950 .concat [ 1 0 0 0], L_0xe7a5f0;
L_0xe7bb30 .cmp/eeq 1, L_0xe7b690, L_0xe7ba20;
S_0xe4c6f0 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0xe4c560;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0xe38e70 .functor NOT 1, v0xe77a30_0, C4<0>, C4<0>, C4<0>;
L_0xe4ce10 .functor AND 1, L_0xe38e70, v0xe77940_0, C4<1>, C4<1>;
L_0xe44180 .functor NOT 1, v0xe778a0_0, C4<0>, C4<0>, C4<0>;
L_0xe79ed0 .functor AND 1, L_0xe4ce10, L_0xe44180, C4<1>, C4<1>;
L_0xe79fa0 .functor NOT 1, v0xe77a30_0, C4<0>, C4<0>, C4<0>;
L_0xe7a010 .functor AND 1, L_0xe79fa0, v0xe77940_0, C4<1>, C4<1>;
L_0xe7a0c0 .functor AND 1, L_0xe7a010, v0xe778a0_0, C4<1>, C4<1>;
L_0xe7a180 .functor OR 1, L_0xe79ed0, L_0xe7a0c0, C4<0>, C4<0>;
L_0xe7a2e0 .functor NOT 1, v0xe77940_0, C4<0>, C4<0>, C4<0>;
L_0xe7a350 .functor AND 1, v0xe77a30_0, L_0xe7a2e0, C4<1>, C4<1>;
L_0xe7a470 .functor AND 1, L_0xe7a350, v0xe778a0_0, C4<1>, C4<1>;
L_0xe7a4e0 .functor OR 1, L_0xe7a180, L_0xe7a470, C4<0>, C4<0>;
L_0xe7a660 .functor AND 1, v0xe77a30_0, v0xe77940_0, C4<1>, C4<1>;
L_0xe7a6d0 .functor AND 1, L_0xe7a660, v0xe778a0_0, C4<1>, C4<1>;
L_0xe7a5f0 .functor OR 1, L_0xe7a4e0, L_0xe7a6d0, C4<0>, C4<0>;
v0xe44380_0 .net *"_ivl_0", 0 0, L_0xe38e70;  1 drivers
v0xe44420_0 .net *"_ivl_10", 0 0, L_0xe7a010;  1 drivers
v0xe38ee0_0 .net *"_ivl_12", 0 0, L_0xe7a0c0;  1 drivers
v0xe76080_0 .net *"_ivl_14", 0 0, L_0xe7a180;  1 drivers
v0xe76160_0 .net *"_ivl_16", 0 0, L_0xe7a2e0;  1 drivers
v0xe76290_0 .net *"_ivl_18", 0 0, L_0xe7a350;  1 drivers
v0xe76370_0 .net *"_ivl_2", 0 0, L_0xe4ce10;  1 drivers
v0xe76450_0 .net *"_ivl_20", 0 0, L_0xe7a470;  1 drivers
v0xe76530_0 .net *"_ivl_22", 0 0, L_0xe7a4e0;  1 drivers
v0xe766a0_0 .net *"_ivl_24", 0 0, L_0xe7a660;  1 drivers
v0xe76780_0 .net *"_ivl_26", 0 0, L_0xe7a6d0;  1 drivers
v0xe76860_0 .net *"_ivl_4", 0 0, L_0xe44180;  1 drivers
v0xe76940_0 .net *"_ivl_6", 0 0, L_0xe79ed0;  1 drivers
v0xe76a20_0 .net *"_ivl_8", 0 0, L_0xe79fa0;  1 drivers
v0xe76b00_0 .net "f", 0 0, L_0xe7a5f0;  alias, 1 drivers
v0xe76bc0_0 .net "x1", 0 0, v0xe778a0_0;  alias, 1 drivers
v0xe76c80_0 .net "x2", 0 0, v0xe77940_0;  alias, 1 drivers
v0xe76d40_0 .net "x3", 0 0, v0xe77a30_0;  alias, 1 drivers
S_0xe76e80 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0xe4c560;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0xe77660_0 .net "clk", 0 0, v0xe79340_0;  1 drivers
v0xe77720_0 .var "wavedrom_enable", 0 0;
v0xe777e0_0 .var "wavedrom_title", 511 0;
v0xe778a0_0 .var "x1", 0 0;
v0xe77940_0 .var "x2", 0 0;
v0xe77a30_0 .var "x3", 0 0;
E_0xe472b0/0 .event negedge, v0xe77660_0;
E_0xe472b0/1 .event posedge, v0xe77660_0;
E_0xe472b0 .event/or E_0xe472b0/0, E_0xe472b0/1;
E_0xe47070 .event negedge, v0xe77660_0;
E_0xe329f0 .event posedge, v0xe77660_0;
S_0xe77160 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0xe76e80;
 .timescale -12 -12;
v0xe77360_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xe77460 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0xe76e80;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xe77b30 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0xe4c560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0xe7a900 .functor NOT 1, v0xe778a0_0, C4<0>, C4<0>, C4<0>;
L_0xe7aa80 .functor AND 1, v0xe77940_0, L_0xe7a900, C4<1>, C4<1>;
L_0xe7ac70 .functor NOT 1, v0xe77a30_0, C4<0>, C4<0>, C4<0>;
L_0xe7adf0 .functor AND 1, L_0xe7ac70, v0xe778a0_0, C4<1>, C4<1>;
L_0xe7aee0 .functor OR 1, L_0xe7aa80, L_0xe7adf0, C4<0>, C4<0>;
L_0xe7aff0 .functor AND 1, v0xe77a30_0, v0xe77940_0, C4<1>, C4<1>;
L_0xe7b0a0 .functor NOT 1, v0xe778a0_0, C4<0>, C4<0>, C4<0>;
L_0xe7b110 .functor AND 1, L_0xe7aff0, L_0xe7b0a0, C4<1>, C4<1>;
L_0xe7b270 .functor OR 1, L_0xe7aee0, L_0xe7b110, C4<0>, C4<0>;
L_0xe7b380 .functor AND 1, v0xe77a30_0, v0xe77940_0, C4<1>, C4<1>;
L_0xe7b450 .functor AND 1, L_0xe7b380, v0xe778a0_0, C4<1>, C4<1>;
L_0xe7b4c0 .functor OR 1, L_0xe7b270, L_0xe7b450, C4<0>, C4<0>;
v0xe77d40_0 .net *"_ivl_0", 0 0, L_0xe7a900;  1 drivers
v0xe77e20_0 .net *"_ivl_10", 0 0, L_0xe7aff0;  1 drivers
v0xe77f00_0 .net *"_ivl_12", 0 0, L_0xe7b0a0;  1 drivers
v0xe77ff0_0 .net *"_ivl_14", 0 0, L_0xe7b110;  1 drivers
v0xe780d0_0 .net *"_ivl_16", 0 0, L_0xe7b270;  1 drivers
v0xe78200_0 .net *"_ivl_18", 0 0, L_0xe7b380;  1 drivers
v0xe782e0_0 .net *"_ivl_2", 0 0, L_0xe7aa80;  1 drivers
v0xe783c0_0 .net *"_ivl_20", 0 0, L_0xe7b450;  1 drivers
v0xe784a0_0 .net *"_ivl_4", 0 0, L_0xe7ac70;  1 drivers
v0xe78610_0 .net *"_ivl_6", 0 0, L_0xe7adf0;  1 drivers
v0xe786f0_0 .net *"_ivl_8", 0 0, L_0xe7aee0;  1 drivers
v0xe787d0_0 .net "f", 0 0, L_0xe7b4c0;  alias, 1 drivers
v0xe78890_0 .net "x1", 0 0, v0xe778a0_0;  alias, 1 drivers
v0xe78930_0 .net "x2", 0 0, v0xe77940_0;  alias, 1 drivers
v0xe78a20_0 .net "x3", 0 0, v0xe77a30_0;  alias, 1 drivers
S_0xe78b90 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0xe4c560;
 .timescale -12 -12;
E_0xe47500 .event anyedge, v0xe79650_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xe79650_0;
    %nor/r;
    %assign/vec4 v0xe79650_0, 0;
    %wait E_0xe47500;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xe76e80;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0xe778a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe77940_0, 0;
    %assign/vec4 v0xe77a30_0, 0;
    %wait E_0xe47070;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe329f0;
    %load/vec4 v0xe77a30_0;
    %load/vec4 v0xe77940_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xe778a0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0xe778a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe77940_0, 0;
    %assign/vec4 v0xe77a30_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0xe47070;
    %fork TD_tb.stim1.wavedrom_stop, S_0xe77460;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe472b0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0xe778a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe77940_0, 0;
    %assign/vec4 v0xe77a30_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xe4c560;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe79340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe79650_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0xe4c560;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xe79340_0;
    %inv;
    %store/vec4 v0xe79340_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xe4c560;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0xe77660_0, v0xe797b0_0, v0xe79c30_0, v0xe79a80_0, v0xe799e0_0, v0xe79480_0, v0xe793e0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xe4c560;
T_7 ;
    %load/vec4 v0xe795b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xe795b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xe795b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0xe795b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xe795b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xe795b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xe795b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0xe4c560;
T_8 ;
    %wait E_0xe472b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe795b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe795b0_0, 4, 32;
    %load/vec4 v0xe796f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xe795b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe795b0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe795b0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe795b0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xe79480_0;
    %load/vec4 v0xe79480_0;
    %load/vec4 v0xe793e0_0;
    %xor;
    %load/vec4 v0xe79480_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xe795b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe795b0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xe795b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe795b0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth10/human/truthtable1/iter0/response4/top_module.sv";
