// Seed: 3295963460
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12#(.id_13(id_14)),
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  output wire id_24;
  assign module_1.id_4 = 0;
  output wire id_23;
  output wire id_22;
  input wire id_21;
  input wire id_20;
  input wire id_19;
  input wire id_18;
  output supply1 id_17;
  inout wire id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_17 = id_21 - id_1;
endmodule
module module_1 (
    output uwire id_0,
    input tri0 id_1,
    input tri1 id_2,
    input tri1 id_3,
    input wire id_4,
    input tri1 id_5,
    input supply1 id_6,
    output tri id_7,
    input uwire id_8,
    input tri0 id_9,
    output supply0 id_10,
    input tri id_11
    , id_14,
    output uwire id_12
);
  always begin : LABEL_0
    $signed(9);
    ;
  end
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14
  );
endmodule
