#  PHYSICAL DESIGN WORK - OPENLANE EDA - VSDIAT     
![image](https://user-images.githubusercontent.com/107180943/175544822-8728494a-3364-4668-891c-bb449899e3cc.png)


## STANDARD CELL CHARACTERIZATION STEPS 
git clone vsdstdcelldesign 
![image](https://user-images.githubusercontent.com/107180943/175533412-40f87196-19ff-4918-bcca-e82ef5893b31.png)
![image](https://user-images.githubusercontent.com/107180943/175537288-d3017f7c-51b3-46b4-907d-63b96725ffee.png)

Inverter layout 
![image](https://user-images.githubusercontent.com/107180943/175537605-db6a446e-03ad-4e1e-ad29-c5607a2c00e0.png)


![image](https://user-images.githubusercontent.com/107180943/175572447-62508020-cc35-474e-b378-a29353d243f2.png)


![image](https://user-images.githubusercontent.com/107180943/175572510-a190689b-93c3-4aab-9adb-14da1f2db24e.png)

![image](https://user-images.githubusercontent.com/107180943/175572532-e7a19f82-20ab-41f8-882f-ff58dccb7ec0.png)





