#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Aug 31 08:38:58 2024
# Process ID: 18612
# Current directory: D:/Vivado_Project_FPGA/1EX/IDELAY_TEST
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6820 D:\Vivado_Project_FPGA\1EX\IDELAY_TEST\IDELAY_TEST.xpr
# Log file: D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/vivado.log
# Journal file: D:/Vivado_Project_FPGA/1EX/IDELAY_TEST\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/software_fpga/vivado_19_1/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 866.164 ; gain = 218.375
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_200MHz -dir d:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {clk_wiz_200MHz} CONFIG.PRIMITIVE {PLL} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {200.000} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_BANDWIDTH {OPTIMIZED} CONFIG.MMCM_CLKFBOUT_MULT_F {10} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {5} CONFIG.CLKOUT1_JITTER {114.829} CONFIG.CLKOUT1_PHASE_ERROR {98.575}] [get_ips clk_wiz_200MHz]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'clk_wiz_200MHz' to 'clk_wiz_200MHz' is not allowed and is ignored.
generate_target {instantiation_template} [get_files d:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.srcs/sources_1/ip/clk_wiz_200MHz/clk_wiz_200MHz.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_200MHz'...
update_compile_order -fileset sources_1
generate_target all [get_files  d:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.srcs/sources_1/ip/clk_wiz_200MHz/clk_wiz_200MHz.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_200MHz'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_200MHz'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_200MHz'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_200MHz'...
catch { config_ip_cache -export [get_ips -all clk_wiz_200MHz] }
export_ip_user_files -of_objects [get_files d:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.srcs/sources_1/ip/clk_wiz_200MHz/clk_wiz_200MHz.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.srcs/sources_1/ip/clk_wiz_200MHz/clk_wiz_200MHz.xci]
launch_runs -jobs 8 clk_wiz_200MHz_synth_1
[Sat Aug 31 14:05:25 2024] Launched clk_wiz_200MHz_synth_1...
Run output will be captured here: D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.runs/clk_wiz_200MHz_synth_1/runme.log
export_simulation -of_objects [get_files d:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.srcs/sources_1/ip/clk_wiz_200MHz/clk_wiz_200MHz.xci] -directory D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.ip_user_files -ipstatic_source_dir D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.cache/compile_simlib/modelsim} {questa=D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.cache/compile_simlib/questa} {riviera=D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.cache/compile_simlib/riviera} {activehdl=D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
file mkdir D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.srcs/sim_1/new/tb_idelay_fixed.v w ]
add_files -fileset sim_1 D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.srcs/sim_1/new/tb_idelay_fixed.v
update_compile_order -fileset sim_1
set_property -dict [list CONFIG.USE_RESET {false}] [get_ips clk_wiz_200MHz]
generate_target all [get_files  d:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.srcs/sources_1/ip/clk_wiz_200MHz/clk_wiz_200MHz.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_200MHz'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_200MHz'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_200MHz'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_200MHz'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_200MHz'...
catch { config_ip_cache -export [get_ips -all clk_wiz_200MHz] }
export_ip_user_files -of_objects [get_files d:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.srcs/sources_1/ip/clk_wiz_200MHz/clk_wiz_200MHz.xci] -no_script -sync -force -quiet
reset_run clk_wiz_200MHz_synth_1
launch_runs -jobs 8 clk_wiz_200MHz_synth_1
[Sat Aug 31 14:13:07 2024] Launched clk_wiz_200MHz_synth_1...
Run output will be captured here: D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.runs/clk_wiz_200MHz_synth_1/runme.log
export_simulation -of_objects [get_files d:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.srcs/sources_1/ip/clk_wiz_200MHz/clk_wiz_200MHz.xci] -directory D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.ip_user_files -ipstatic_source_dir D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.cache/compile_simlib/modelsim} {questa=D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.cache/compile_simlib/questa} {riviera=D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.cache/compile_simlib/riviera} {activehdl=D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software_fpga/vivado_19_1/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_idelay_fixed' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_idelay_fixed_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.srcs/sources_1/ip/clk_wiz_200MHz/clk_wiz_200MHz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_200MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.srcs/sources_1/ip/clk_wiz_200MHz/clk_wiz_200MHz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_200MHz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.srcs/sim_1/new/tb_idelay_fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_idelay_fixed
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.sim/sim_1/behav/xsim'
"xelab -wto 46546f3d8d5f4bd4a0e2dd553f859c9f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_idelay_fixed_behav xil_defaultlib.tb_idelay_fixed xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/software_fpga/vivado_19_1/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 46546f3d8d5f4bd4a0e2dd553f859c9f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_idelay_fixed_behav xil_defaultlib.tb_idelay_fixed xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=10,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_200MHz_clk_wiz
Compiling module xil_defaultlib.clk_wiz_200MHz
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module unisims_ver.IDELAYE2(DELAY_SRC="DATAIN")
Compiling module xil_defaultlib.tb_idelay_fixed
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_idelay_fixed_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.sim/sim_1/behav/xsim/xsim.dir/tb_idelay_fixed_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Aug 31 14:50:38 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1107.703 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_idelay_fixed_behav -key {Behavioral:sim_1:Functional:tb_idelay_fixed} -tclbatch {tb_idelay_fixed.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_idelay_fixed.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_idelay_fixed_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1126.312 ; gain = 18.609
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software_fpga/vivado_19_1/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_idelay_fixed' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_idelay_fixed_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.srcs/sources_1/ip/clk_wiz_200MHz/clk_wiz_200MHz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_200MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.srcs/sources_1/ip/clk_wiz_200MHz/clk_wiz_200MHz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_200MHz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.srcs/sim_1/new/tb_idelay_fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_idelay_fixed
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.sim/sim_1/behav/xsim'
"xelab -wto 46546f3d8d5f4bd4a0e2dd553f859c9f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_idelay_fixed_behav xil_defaultlib.tb_idelay_fixed xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/software_fpga/vivado_19_1/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 46546f3d8d5f4bd4a0e2dd553f859c9f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_idelay_fixed_behav xil_defaultlib.tb_idelay_fixed xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=10,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_200MHz_clk_wiz
Compiling module xil_defaultlib.clk_wiz_200MHz
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module unisims_ver.IDELAYE2(DELAY_SRC="DATAIN")
Compiling module xil_defaultlib.tb_idelay_fixed
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_idelay_fixed_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1176.270 ; gain = 0.000
run all
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software_fpga/vivado_19_1/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_idelay_fixed' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_idelay_fixed_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.srcs/sources_1/ip/clk_wiz_200MHz/clk_wiz_200MHz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_200MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.srcs/sources_1/ip/clk_wiz_200MHz/clk_wiz_200MHz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_200MHz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.srcs/sim_1/new/tb_idelay_fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_idelay_fixed
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.sim/sim_1/behav/xsim'
"xelab -wto 46546f3d8d5f4bd4a0e2dd553f859c9f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_idelay_fixed_behav xil_defaultlib.tb_idelay_fixed xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/software_fpga/vivado_19_1/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 46546f3d8d5f4bd4a0e2dd553f859c9f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_idelay_fixed_behav xil_defaultlib.tb_idelay_fixed xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=10,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_200MHz_clk_wiz
Compiling module xil_defaultlib.clk_wiz_200MHz
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module unisims_ver.IDELAYE2(DELAY_SRC="DATAIN")
Compiling module xil_defaultlib.tb_idelay_fixed
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_idelay_fixed_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1176.270 ; gain = 0.000
run all
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software_fpga/vivado_19_1/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_idelay_fixed' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_idelay_fixed_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.srcs/sources_1/ip/clk_wiz_200MHz/clk_wiz_200MHz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_200MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.srcs/sources_1/ip/clk_wiz_200MHz/clk_wiz_200MHz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_200MHz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.srcs/sim_1/new/tb_idelay_fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_idelay_fixed
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.sim/sim_1/behav/xsim'
"xelab -wto 46546f3d8d5f4bd4a0e2dd553f859c9f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_idelay_fixed_behav xil_defaultlib.tb_idelay_fixed xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/software_fpga/vivado_19_1/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 46546f3d8d5f4bd4a0e2dd553f859c9f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_idelay_fixed_behav xil_defaultlib.tb_idelay_fixed xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=10,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_200MHz_clk_wiz
Compiling module xil_defaultlib.clk_wiz_200MHz
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module unisims_ver.IDELAYE2(DELAY_SRC="DATAIN",IDEL...
Compiling module xil_defaultlib.tb_idelay_fixed
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_idelay_fixed_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1176.270 ; gain = 0.000
run all
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software_fpga/vivado_19_1/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_idelay_fixed' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_idelay_fixed_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.sim/sim_1/behav/xsim'
"xelab -wto 46546f3d8d5f4bd4a0e2dd553f859c9f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_idelay_fixed_behav xil_defaultlib.tb_idelay_fixed xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/software_fpga/vivado_19_1/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 46546f3d8d5f4bd4a0e2dd553f859c9f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_idelay_fixed_behav xil_defaultlib.tb_idelay_fixed xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1176.270 ; gain = 0.000
run all
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software_fpga/vivado_19_1/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_idelay_fixed' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_idelay_fixed_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.srcs/sources_1/ip/clk_wiz_200MHz/clk_wiz_200MHz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_200MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.srcs/sources_1/ip/clk_wiz_200MHz/clk_wiz_200MHz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_200MHz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.srcs/sim_1/new/tb_idelay_fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_idelay_fixed
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.sim/sim_1/behav/xsim'
"xelab -wto 46546f3d8d5f4bd4a0e2dd553f859c9f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_idelay_fixed_behav xil_defaultlib.tb_idelay_fixed xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/software_fpga/vivado_19_1/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 46546f3d8d5f4bd4a0e2dd553f859c9f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_idelay_fixed_behav xil_defaultlib.tb_idelay_fixed xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=10,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_200MHz_clk_wiz
Compiling module xil_defaultlib.clk_wiz_200MHz
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module unisims_ver.IDELAYE2(DELAY_SRC="DATAIN",IDEL...
Compiling module xil_defaultlib.tb_idelay_fixed
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_idelay_fixed_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1825.836 ; gain = 0.000
run all
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software_fpga/vivado_19_1/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_idelay_fixed' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_idelay_fixed_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.srcs/sources_1/ip/clk_wiz_200MHz/clk_wiz_200MHz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_200MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.srcs/sources_1/ip/clk_wiz_200MHz/clk_wiz_200MHz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_200MHz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.srcs/sim_1/new/tb_idelay_fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_idelay_fixed
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.sim/sim_1/behav/xsim'
"xelab -wto 46546f3d8d5f4bd4a0e2dd553f859c9f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_idelay_fixed_behav xil_defaultlib.tb_idelay_fixed xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/software_fpga/vivado_19_1/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 46546f3d8d5f4bd4a0e2dd553f859c9f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_idelay_fixed_behav xil_defaultlib.tb_idelay_fixed xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=10,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_200MHz_clk_wiz
Compiling module xil_defaultlib.clk_wiz_200MHz
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module unisims_ver.IDELAYE2(DELAY_SRC="DATAIN",IDEL...
Compiling module xil_defaultlib.tb_idelay_fixed
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_idelay_fixed_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1825.836 ; gain = 0.000
run all
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software_fpga/vivado_19_1/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_idelay_fixed' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_idelay_fixed_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.srcs/sources_1/ip/clk_wiz_200MHz/clk_wiz_200MHz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_200MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.srcs/sources_1/ip/clk_wiz_200MHz/clk_wiz_200MHz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_200MHz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.srcs/sim_1/new/tb_idelay_fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_idelay_fixed
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.sim/sim_1/behav/xsim'
"xelab -wto 46546f3d8d5f4bd4a0e2dd553f859c9f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_idelay_fixed_behav xil_defaultlib.tb_idelay_fixed xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/software_fpga/vivado_19_1/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 46546f3d8d5f4bd4a0e2dd553f859c9f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_idelay_fixed_behav xil_defaultlib.tb_idelay_fixed xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=10,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_200MHz_clk_wiz
Compiling module xil_defaultlib.clk_wiz_200MHz
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module unisims_ver.IDELAYE2(DELAY_SRC="DATAIN",REFC...
Compiling module xil_defaultlib.tb_idelay_fixed
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_idelay_fixed_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1825.836 ; gain = 0.000
run all
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software_fpga/vivado_19_1/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_idelay_fixed' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_idelay_fixed_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.srcs/sources_1/ip/clk_wiz_200MHz/clk_wiz_200MHz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_200MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.srcs/sources_1/ip/clk_wiz_200MHz/clk_wiz_200MHz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_200MHz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.srcs/sim_1/new/tb_idelay_fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_idelay_fixed
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.sim/sim_1/behav/xsim'
"xelab -wto 46546f3d8d5f4bd4a0e2dd553f859c9f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_idelay_fixed_behav xil_defaultlib.tb_idelay_fixed xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/software_fpga/vivado_19_1/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 46546f3d8d5f4bd4a0e2dd553f859c9f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_idelay_fixed_behav xil_defaultlib.tb_idelay_fixed xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=10,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_200MHz_clk_wiz
Compiling module xil_defaultlib.clk_wiz_200MHz
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module unisims_ver.IDELAYE2(DELAY_SRC="DATAIN",IDEL...
Compiling module xil_defaultlib.tb_idelay_fixed
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_idelay_fixed_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1825.836 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.srcs/sim_1/new/tb_idelay_variable.v w ]
add_files -fileset sim_1 D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.srcs/sim_1/new/tb_idelay_variable.v
update_compile_order -fileset sim_1
set_property top tb_idelay_variable [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software_fpga/vivado_19_1/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_idelay_variable' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_idelay_variable_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.srcs/sim_1/new/tb_idelay_variable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_idelay_variable
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.sim/sim_1/behav/xsim'
"xelab -wto 46546f3d8d5f4bd4a0e2dd553f859c9f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_idelay_variable_behav xil_defaultlib.tb_idelay_variable xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/software_fpga/vivado_19_1/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 46546f3d8d5f4bd4a0e2dd553f859c9f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_idelay_variable_behav xil_defaultlib.tb_idelay_variable xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=10,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_200MHz_clk_wiz
Compiling module xil_defaultlib.clk_wiz_200MHz
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module unisims_ver.IDELAYE2(DELAY_SRC="DATAIN",IDEL...
Compiling module xil_defaultlib.tb_idelay_variable
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_idelay_variable_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.sim/sim_1/behav/xsim/xsim.dir/tb_idelay_variable_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Aug 31 16:10:36 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_idelay_variable_behav -key {Behavioral:sim_1:Functional:tb_idelay_variable} -tclbatch {tb_idelay_variable.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_idelay_variable.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_idelay_variable_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1825.836 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software_fpga/vivado_19_1/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_idelay_variable' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_idelay_variable_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.srcs/sources_1/ip/clk_wiz_200MHz/clk_wiz_200MHz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_200MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.srcs/sources_1/ip/clk_wiz_200MHz/clk_wiz_200MHz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_200MHz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.srcs/sim_1/new/tb_idelay_variable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_idelay_variable
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.sim/sim_1/behav/xsim'
"xelab -wto 46546f3d8d5f4bd4a0e2dd553f859c9f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_idelay_variable_behav xil_defaultlib.tb_idelay_variable xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/software_fpga/vivado_19_1/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 46546f3d8d5f4bd4a0e2dd553f859c9f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_idelay_variable_behav xil_defaultlib.tb_idelay_variable xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=10,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_200MHz_clk_wiz
Compiling module xil_defaultlib.clk_wiz_200MHz
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module unisims_ver.IDELAYE2(DELAY_SRC="DATAIN",IDEL...
Compiling module xil_defaultlib.tb_idelay_variable
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_idelay_variable_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1825.836 ; gain = 0.000
run all
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software_fpga/vivado_19_1/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_idelay_variable' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_idelay_variable_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.srcs/sources_1/ip/clk_wiz_200MHz/clk_wiz_200MHz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_200MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.srcs/sources_1/ip/clk_wiz_200MHz/clk_wiz_200MHz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_200MHz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.srcs/sim_1/new/tb_idelay_variable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_idelay_variable
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.sim/sim_1/behav/xsim'
"xelab -wto 46546f3d8d5f4bd4a0e2dd553f859c9f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_idelay_variable_behav xil_defaultlib.tb_idelay_variable xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/software_fpga/vivado_19_1/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 46546f3d8d5f4bd4a0e2dd553f859c9f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_idelay_variable_behav xil_defaultlib.tb_idelay_variable xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=10,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_200MHz_clk_wiz
Compiling module xil_defaultlib.clk_wiz_200MHz
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module unisims_ver.IDELAYE2(DELAY_SRC="DATAIN",IDEL...
Compiling module xil_defaultlib.tb_idelay_variable
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_idelay_variable_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1825.836 ; gain = 0.000
run all
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software_fpga/vivado_19_1/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_idelay_variable' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_idelay_variable_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.srcs/sources_1/ip/clk_wiz_200MHz/clk_wiz_200MHz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_200MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.srcs/sources_1/ip/clk_wiz_200MHz/clk_wiz_200MHz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_200MHz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.srcs/sim_1/new/tb_idelay_variable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_idelay_variable
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.sim/sim_1/behav/xsim'
"xelab -wto 46546f3d8d5f4bd4a0e2dd553f859c9f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_idelay_variable_behav xil_defaultlib.tb_idelay_variable xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/software_fpga/vivado_19_1/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 46546f3d8d5f4bd4a0e2dd553f859c9f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_idelay_variable_behav xil_defaultlib.tb_idelay_variable xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=10,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_200MHz_clk_wiz
Compiling module xil_defaultlib.clk_wiz_200MHz
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module unisims_ver.IDELAYE2(DELAY_SRC="DATAIN",IDEL...
Compiling module xil_defaultlib.tb_idelay_variable
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_idelay_variable_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1825.836 ; gain = 0.000
run all
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.srcs/sim_1/new/tb_idelay_var_load.v w ]
add_files -fileset sim_1 D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.srcs/sim_1/new/tb_idelay_var_load.v
update_compile_order -fileset sim_1
set_property top tb_idelay_var_load [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top tb_idelay_variable [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software_fpga/vivado_19_1/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_idelay_variable' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_idelay_variable_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.srcs/sources_1/ip/clk_wiz_200MHz/clk_wiz_200MHz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_200MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.srcs/sources_1/ip/clk_wiz_200MHz/clk_wiz_200MHz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_200MHz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.srcs/sim_1/new/tb_idelay_variable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_idelay_variable
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.sim/sim_1/behav/xsim'
"xelab -wto 46546f3d8d5f4bd4a0e2dd553f859c9f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_idelay_variable_behav xil_defaultlib.tb_idelay_variable xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/software_fpga/vivado_19_1/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 46546f3d8d5f4bd4a0e2dd553f859c9f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_idelay_variable_behav xil_defaultlib.tb_idelay_variable xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=10,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_200MHz_clk_wiz
Compiling module xil_defaultlib.clk_wiz_200MHz
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module unisims_ver.IDELAYE2(DELAY_SRC="DATAIN",IDEL...
Compiling module xil_defaultlib.tb_idelay_variable
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_idelay_variable_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado_Project_FPGA/1EX/IDELAY_TEST/IDELAY_TEST.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_idelay_variable_behav -key {Behavioral:sim_1:Functional:tb_idelay_variable} -tclbatch {tb_idelay_variable.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_idelay_variable.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_idelay_variable_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1825.836 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Aug 31 17:23:21 2024...
