verilog  work  ../rtl/ddr2_512M16_mig.v
verilog  work  ../rtl/ddr2_512M16_mig_cal_ctl.v
verilog  work  ../rtl/ddr2_512M16_mig_cal_top.v
verilog  work  ../rtl/ddr2_512M16_mig_clk_dcm.v
verilog  work  ../rtl/ddr2_512M16_mig_controller_0.v
verilog  work  ../rtl/ddr2_512M16_mig_controller_iobs_0.v
verilog  work  ../rtl/ddr2_512M16_mig_data_path_0.v
verilog  work  ../rtl/ddr2_512M16_mig_data_path_iobs_0.v
verilog  work  ../rtl/ddr2_512M16_mig_data_read_0.v
verilog  work  ../rtl/ddr2_512M16_mig_data_read_controller_0.v
verilog  work  ../rtl/ddr2_512M16_mig_data_write_0.v
verilog  work  ../rtl/ddr2_512M16_mig_dqs_delay.v
verilog  work  ../rtl/ddr2_512M16_mig_fifo_0_wr_en_0.v
verilog  work  ../rtl/ddr2_512M16_mig_fifo_1_wr_en_0.v
verilog  work  ../rtl/ddr2_512M16_mig_infrastructure.v
verilog  work  ../rtl/ddr2_512M16_mig_infrastructure_iobs_0.v
verilog  work  ../rtl/ddr2_512M16_mig_infrastructure_top.v
verilog  work  ../rtl/ddr2_512M16_mig_iobs_0.v
verilog  work  ../rtl/ddr2_512M16_mig_parameters_0.v
verilog  work  ../rtl/ddr2_512M16_mig_ram8d_0.v
verilog  work  ../rtl/ddr2_512M16_mig_rd_gray_cntr.v
verilog  work  ../rtl/ddr2_512M16_mig_s3_dm_iob.v
verilog  work  ../rtl/ddr2_512M16_mig_s3_dq_iob.v
verilog  work  ../rtl/ddr2_512M16_mig_s3_dqs_iob.v
verilog  work  ../rtl/ddr2_512M16_mig_tap_dly.v
verilog  work  ../rtl/ddr2_512M16_mig_top_0.v
verilog  work  ../rtl/ddr2_512M16_mig_wr_gray_cntr.v
