head	4.4;
access;
symbols
	Sound0-1_72:4.4
	Sound0-1_71:4.4
	Sound0-1_70:4.4
	Sound0-1_69:4.4
	Sound0-1_68:4.3
	Sound0-1_67:4.3
	Sound0-1_66:4.3
	Sound0-1_65:4.3
	Sound0-1_64:4.3
	Sound0-1_63:4.3
	L72xx_AC97:4.3.0.2
	Sound0-1_62:4.3
	Sound0-1_61:4.3
	Sound0-1_60:4.3
	Sound0-1_59:4.3
	dellis_autobuild_BaseSW:4.3
	Sound0-1_58:4.3
	sbrodie_sedwards_16Mar2000:4.3
	SoundDMA-1_57:4.3
	Sound0-1_57:4.3
	dcotton_autobuild_BaseSW:4.3
	Sound0-1_56:4.2
	Ursula_merge:4.2
	nturton_Sound0-1_54:4.2
	mstphens_UrsulaRiscPCBuild_20Nov98:4.2
	Ursula_RiscPC:4.2.0.4
	rthornb_UrsulaBuild-19Aug1998:4.2
	UrsulaBuild_FinalSoftload:4.2
	rthornb_UrsulaBuild-12Aug1998:4.2
	aglover_UrsulaBuild-05Aug1998:4.2
	rthornb_UrsulaBuild-29Jul1998:4.2
	rthornb_UrsulaBuild-22Jul1998:4.2
	rthornb_UrsulaBuild-15Jul1998:4.2
	rthornb_UrsulaBuild-07Jul1998:4.2
	rthornb_UrsulaBuild-17Jun1998:4.2
	rthornb_UrsulaBuild-03Jun1998:4.2
	rthornb_UrsulaBuild-27May1998:4.2
	rthornb_UrsulaBuild-21May1998:4.2
	rthornb_UrsulaBuild_01May1998:4.2
	Ursula:4.2.0.2
	Daytona:4.1.3.3.0.4
	Daytona_bp:4.1.3.3
	Ursula_bp:4.2
	RO_3_71:4.1.3.3
	RCA_bp:4.1.3.1
	RCA:4.1.3.1.0.4
	MergeFiles:4.1.3.1
	RO_3_70:4.1.3.1
	StrongARM:4.1.3;
locks; strict;
comment	@# @;


4.4
date	2012.06.30.10.31.52;	author rsprowson;	state Exp;
branches;
next	4.3;
commitid	GsTU43S6rE6UAIaw;

4.3
date	99.12.08.14.47.13;	author sbrodie;	state Exp;
branches
	4.3.2.1;
next	4.2;

4.2
date	97.05.12.21.26.53;	author kbracey;	state Exp;
branches;
next	4.1;

4.1
date	96.11.06.01.43.57;	author nturton;	state Exp;
branches
	4.1.3.1;
next	;

4.3.2.1
date	2001.06.19.13.12.05;	author kbracey;	state dead;
branches;
next	;

4.1.3.1
date	96.11.06.01.43.57;	author nturton;	state Exp;
branches
	4.1.3.1.2.1;
next	4.1.3.2;

4.1.3.2
date	97.05.01.14.40.06;	author kbracey;	state Exp;
branches;
next	4.1.3.3;

4.1.3.3
date	97.05.12.21.27.58;	author kbracey;	state Exp;
branches;
next	;

4.1.3.1.2.1
date	97.04.30.14.08.23;	author kbracey;	state Exp;
branches;
next	;


desc
@@


4.4
log
@Code sync fix, less shouty help, cached controller addresses
* ON/OFF->On/Off in the syntax and help.
* The call to Sound0synccode was a bit premature as there was a branch instruction emitted after it.
* Cache the logical addresses of IOMD/VIDC to avoid having to keep looking them up with SWIs.
* Substitute magic numbers for header definitions.
* Build command table with 'Command' macro.
* STM/LDM from SP changed to Push/Pull.
* Trimmed out ARM810 support. No such chip.

Version 1.69. Tagged as 'Sound0-1_69'
@
text
@; Copyright 1996 Acorn Computers Ltd
;
; Licensed under the Apache License, Version 2.0 (the "License");
; you may not use this file except in compliance with the License.
; You may obtain a copy of the License at
;
;     http://www.apache.org/licenses/LICENSE-2.0
;
; Unless required by applicable law or agreed to in writing, software
; distributed under the License is distributed on an "AS IS" BASIS,
; WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
; See the License for the specific language governing permissions and
; limitations under the License.
;
; Sound0_SA (StrongARM)

  [ StrongARM

ARM_config_cp        CP 15  ;coprocessor number for configuration control

ARM_ID_reg           CN  0  ;processor ID

ARM8A_cache_reg      CN  7  ;cache operations, ARMs 8 or StrongARM


C0  CN  0
C1  CN  1
C2  CN  2
C3  CN  3
C4  CN  4
C5  CN  5
C6  CN  6
C7  CN  7
C8  CN  8
C9  CN  9
C10 CN 10
C11 CN 11
C12 CN 12
C13 CN 13
C14 CN 14
C15 CN 15

; local version of SynchroniseCodeAreas (avoids calling a SWI,
; which seems to bust things - interrupts,re-entrancy probs?)
;
; entry: r0 = low addr
;        r1 = high addr (inclusive)
;
; exit:  corrupts r0,r1,r2
;
Sound0synccode ROUT
        MRC     ARM_config_cp,0,r2,ARM_ID_reg,C0,0
        AND     r2,r2,#&F000
        CMP     r2,#&A000
        BNE     %FT02        ;not SA

        BIC     r0,r0,#31    ;align down to 8-word (1 cache line) boundary
        ADD     r1,r1,#31
        BIC     r1,r1,#31    ;align up to 8-word boundary
01
        MCR     ARM_config_cp,0,r0,ARM8A_cache_reg,C10,1   ;clean DC entry
        ADD     r0,r0,#32    ;next line
        CMP     r0,r1
        BLO     %BT01
        MCR ARM_config_cp,0,R0,ARM8A_cache_reg,C10,4         ;drain WB
        MCR ARM_config_cp,0,R0,ARM8A_cache_reg,C5,0          ;flush IC
        MOV     r0,r0
        MOV     r0,r0
        MOV     r0,r0
02
        MOV     pc, lr       ;flag preservation not required

  ] ;StrongARM

        END
@


4.3
log
@  32-bit compatibility.
Detail:
  Code updated to use macros from HdrSrc for mode changing and IRQ
    state updates.
Admin:
  Tested 26-bit and 32-bit builds on Risc PC by pressing ^G to generate
    the system beep, Maestro to play several sounds concurrently, and
    Replay to play audio files.

Tagged as SoundDMA-1_57

Version 1.57. Tagged as 'Sound0-1_57'
@
text
@a68 4
  [ ARM810support
02
        SUB     pc,pc,#4    ;definitely flush branch prediction, if ARM810
  |
d71 1
a71 2
  ]
        MOV     pc, lr      ;flag preservation not required
@


4.3.2.1
log
@Redundant file removed
@
text
@@


4.2
log
@Missing label reinstated
@
text
@d76 1
a76 1
        MOVS    pc,lr
@


4.1
log
@Initial revision
@
text
@d52 1
a52 1
        MRC     ARM_config_cp,0,r2,ARM_ID_reg,C0,0 
d69 4
d75 1
@


4.1.3.1
log
@Import from cleaned 370 CD
@
text
@@


4.1.3.2
log
@Version RO_3_71 taken
@
text
@d52 1
a52 1
        MRC     ARM_config_cp,0,r2,ARM_ID_reg,C0,0
d69 1
a69 1
  [ ARM810support
a70 4
        SUB     pc,pc,#4    ;definitely flush branch prediction, if ARM810
  |
        MOV     r0,r0
  ]
@


4.1.3.3
log
@Missing label reinstated
@
text
@a73 1
02
@


4.1.3.1.2.1
log
@Merged from 3.71 CD
@
text
@d52 1
a52 1
        MRC     ARM_config_cp,0,r2,ARM_ID_reg,C0,0
d69 1
a69 1
  [ ARM810support
a70 4
        SUB     pc,pc,#4    ;definitely flush branch prediction, if ARM810
  |
        MOV     r0,r0
  ]
@
