"AGP_BASE 0x%08x\n"	,	L_127
RADEON_GRPH_BUFFER_SIZE	,	V_778
r100_pm_prepare	,	F_21
CP_PACKET_GET_COUNT	,	F_111
RADEON_MAX_FETCH	,	V_301
r100	,	V_200
R_000030_BUS_CNTL	,	V_586
RADEON_CRT2_DISP1_SEL	,	V_610
set_page	,	V_125
tcas_ff	,	V_708
R300_MC_INIT_MISC_LAT_TIMER	,	V_755
crtc_vblank_int	,	V_150
"CP_RB_WPTR 0x%08x\n"	,	L_103
csq_stat	,	V_668
"CP_CSQ2_STAT 0x%08x\n"	,	L_110
RADEON_Z_ENABLE	,	V_455
dfixed_div	,	F_205
"radeon: cp finalized\n"	,	L_31
r100_hpd_set_polarity	,	F_27
KERN_WARNING	,	V_281
esize	,	V_352
RADEON_CP_CSQ2_STAT	,	V_677
r100_reloc_pitch_offset	,	F_103
scratch	,	V_790
RADEON_SRC_PITCH_OFFSET	,	V_342
radeon_fence	,	V_187
cube_info	,	V_432
r100_errata	,	F_134
size	,	V_279
crtc_base	,	V_18
"HPD2\n"	,	L_9
r100_cp_init	,	F_86
VOLTAGE_DELAY_SEL	,	F_18
irq_mask	,	V_160
RADEON_MAX_MIP_LEVEL_MASK	,	V_479
IRQ_NONE	,	V_171
R_0003C2_GENMO_WT	,	V_796
SCLK_MORE_CNTL	,	V_78
CHIP_R350	,	V_258
ATOM_PM_MISCINFO_DYN_CLK_3D_IDLE	,	V_81
obj_to_crtc	,	F_117
tras_ff	,	V_706
RADEON_PM_STATE_SINGLE_DISPLAY_ONLY	,	V_36
RADEON_TXO_MICRO_TILE_X2	,	V_424
color_channel_mask	,	V_565
ASIC_IS_AVIVO	,	F_263
RADEON_WB_SCRATCH_OFFSET	,	V_313
RADEON_MM_DATA	,	V_835
RREG32	,	F_2
r100_debugfs_mc_info_list	,	V_686
CP_PACKET_GET_TYPE	,	F_110
"No reloc for packet3 %d\n"	,	L_35
"[drm] Invalid primitive walk %d for VAP_VF_CNTL\n"	,	L_90
CHIP_RV280	,	V_254
"Packet3 opcode %x not supported\n"	,	L_52
drm_crtc	,	V_96
RADEON_CRTC_STATUS	,	V_12
"coordinate type            %d\n"	,	L_63
c	,	V_345
num_texture	,	V_460
d	,	V_557
"Loading R200 Microcode\n"	,	L_15
radeon_voltage	,	V_62
rn50_reg_safe_bm	,	V_653
PM_PROFILE_HIGH_SH_IDX	,	V_55
real_vram_size	,	V_322
RADEON_SE_VTX_FMT_FPCOLOR	,	V_391
h	,	V_547
i	,	V_7
irq	,	V_142
IO_CG_VOLTAGE_DROP	,	V_86
j	,	V_357
m	,	V_358
n	,	V_355
PACKET3_3D_CLEAR_ZMASK	,	V_533
ioread32	,	F_277
p	,	V_326
"GPU reset succeed\n"	,	L_95
r	,	V_119
t	,	V_542
u	,	V_556
CHIP_ERRATA_PLL_DUMMYREADS	,	V_572
"Cannot src blit from microtiled surface\n"	,	L_33
v	,	V_652
w	,	V_546
r100_cp_load_microcode	,	F_83
ATOM_PM_MISCINFO_DYNAMIC_HDP_BLOCK_EN	,	V_88
RADEON_TILING_MACRO	,	V_339
PACKET3_3D_DRAW_INDX_2	,	V_529
r100_ring_test	,	F_210
r100_copy_blit	,	F_66
rdp	,	V_664
r100_pm_finish	,	F_24
disp_latency	,	V_733
AVIVO_D2MODE_VLINE_START_END	,	V_379
r100_startup	,	F_239
"Loading RS600 Microcode\n"	,	L_19
opcode	,	V_349
lookup_disable	,	V_559
reg	,	V_72
"pitch                      %d\n"	,	L_54
RADEON_TXFORMAT_HEIGHT_SHIFT	,	V_490
RADEON_SINGLE_CRTC	,	V_629
r100_resume	,	F_243
crit_point_ff	,	V_718
dfixed_const_half	,	F_208
ret	,	V_558
stride_pixels	,	V_216
RADEON_ISYNC_CPSCRATCH_IDLEGUI	,	V_240
radeon_irq_kms_pflip_irq_get	,	F_5
"radeon: cp isn't working (%d).\n"	,	L_28
CHIP_R580	,	V_274
check	,	V_356
sclk_delay_ff	,	V_712
G_000E40_GUI_ACTIVE	,	F_141
RADEON_FP2_DETECT_SENSE	,	V_110
"radeon: moving bo (%d) asking for %u dw.\n"	,	L_10
"radeon_cp: Failed to register firmware\n"	,	L_13
R_000260_CUR_OFFSET	,	V_802
RADEON_HPD_2	,	V_108
RADEON_CP_RB_WPTR	,	V_296
radeon_boot_test_post_card	,	F_265
RADEON_HPD_1	,	V_105
CHIP_R100	,	V_246
active_crtc_count	,	V_32
private	,	V_658
RADEON_TV_DAC_GDACPD	,	V_614
roundup_pow_of_two	,	F_132
is_atom_bios	,	V_830
"writing surface %d %d %x %x\n"	,	L_133
RADEON_CLOCK_CNTL_DATA	,	V_648
"%u free dwords in ring\n"	,	L_105
R_000360_CUR2_OFFSET	,	V_806
scratch_reg	,	V_204
RADEON_DP_SRC_SOURCE_MEMORY	,	V_228
stop_req	,	V_742
R_00070C_CP_RB_RPTR_ADDR	,	V_310
radeon_ttm_set_active_vram_size	,	F_96
"[0x%03X] 0x%04X=0x%08X\n"	,	L_102
gtt_end	,	V_133
RADEON_INDIRECT1_START	,	V_318
RADEON_DEPTHPITCH_MASK	,	V_450
"radeon: ring at 0x%016lX\n"	,	L_27
relocs_ptr	,	V_387
r100_debugfs_cp_list	,	V_685
RADEON_HDP_APER_CNTL	,	V_634
RADEON_MEM_NUM_CHANNELS_MASK	,	V_630
dev_private	,	V_660
"failed to reset GPU\n"	,	L_94
"radeon_cp"	,	L_12
ib_chunk	,	V_362
pci_save_state	,	F_151
DRM_DEBUG	,	F_10
family	,	V_178
S_000148_MC_FB_TOP	,	F_232
"Invalid color buffer format (%d) !\n"	,	L_47
S_00014C_MC_AGP_TOP	,	F_229
S_00000D_FORCE_VIP	,	F_236
FIRMWARE_R200	,	V_256
"Max indices %u\n"	,	L_87
radeon_agpmode	,	V_771
RADEON_GMC_SRC_CLIPPING	,	V_222
RADEON_BUS_CNTL	,	V_584
radeon_gtt_location	,	F_174
"CP_STAT 0x%08x\n"	,	L_101
"Indirect2 wptr %u\n"	,	L_116
RADEON_RB3D_DEPTHPITCH	,	V_449
r100_pll_rreg	,	F_178
RADEON_SURFACE0_UPPER_BOUND	,	V_703
PM_PROFILE_MID_MH_IDX	,	V_57
RADEON_AIC_CNTL	,	V_127
tmp	,	V_19
RADEON_SCRATCH_UMSK	,	V_829
RADEON_TXFORMAT_DXT1	,	V_513
r100_mc_program	,	F_227
CRTC_GEN_CNTL	,	V_799
RADEON_TV_DAC_CNTL	,	V_605
ddev	,	V_95
mc_latency_sclk	,	V_728
r100_reg_safe_bm	,	V_654
r100_enable_bm	,	F_145
gtt	,	V_140
r100_cs_track	,	V_346
byte	,	V_632
R_000770_SCRATCH_UMSK	,	V_314
RADEON_NB_TOM	,	V_638
R100_TRACK_COMP_NONE	,	V_499
"ring test succeeded in %d usecs\n"	,	L_140
IRQ_HANDLED	,	V_184
mc_init_misc_lat_timer	,	V_754
connector	,	V_115
r100_pll_errata_after_data	,	F_177
surf_index	,	V_688
radeon_ib_get	,	F_213
DYNPM_ACTION_NONE	,	V_42
RADEON_SURF_AP1_SWP_16BPP	,	V_697
mem_bw	,	V_714
R_0000F0_RBBM_SOFT_RESET	,	V_590
DRM_INFO	,	F_41
"[drm] Buffer too small for color buffer %d "	,	L_74
requested_power_state_index	,	V_29
R_000740_CP_CSQ_CNTL	,	V_794
CHIP_RS600	,	V_269
RADEON_CLOCK_CNTL_INDEX	,	V_650
r100_cs_track_clear	,	F_127
save	,	V_588
RADEON_ISYNC_WAIT_IDLEGUI	,	V_239
pre_write_timer	,	V_290
RADEON_RBBM_FIFOCNT_MASK	,	V_580
valid	,	V_69
tom	,	V_637
drm_handle_vblank	,	F_57
R_000420_OV0_SCALE_CNTL	,	V_809
radeon_scratch_init	,	F_261
RADEON_DST_TILE_MACRO	,	V_340
"Limiting VRAM to one aperture\n"	,	L_98
RS400_MSI_REARM	,	V_181
r100_vga_set_state	,	F_171
err	,	V_244
separate_cube	,	V_560
radeon_fence_emit	,	F_70
"[drm] AA resolve buffer %d (%u %u %u %u)\n"	,	L_82
r100_asic_reset	,	F_148
PM_PROFILE_HIGH_MH_IDX	,	V_58
RADEON_I2C_CNTL_1	,	V_595
disable	,	V_118
PACKET3_3D_LOAD_VBPNTR	,	V_522
RADEON_CRTC2_VBLANK_SAVE	,	V_579
"CONFIG_MEMSIZE 0x%08x\n"	,	L_123
r100_mc_stop	,	F_149
r100_cp_disable	,	F_100
"CP_CSQ_STAT 0x%08x\n"	,	L_109
"failed initializing CP fences (%d).\n"	,	L_147
num_levels	,	V_478
ndw	,	V_217
"vline wait had illegal wait until\n"	,	L_41
RADEON_CRTC2_GEN_CNTL	,	V_14
minor	,	V_659
radeon_set_pcie_lanes	,	F_20
RADEON_TXFORMAT_I8	,	V_495
RADEON_SURFACE0_INFO	,	V_701
msi_enabled	,	V_177
gpu_offset	,	V_335
RADEON_TXFORMAT_LDUDV655	,	V_507
"depth                      %d\n"	,	L_61
block_height	,	V_549
sclk_cntl2	,	V_65
r100_cs_packet_next_reloc	,	F_104
mode	,	V_749
RADEON_CRTC_VBLANK_SAVE_CLEAR	,	V_575
RS400_DISP2_REQ_CNTL1	,	V_786
r100_get_vblank_counter	,	F_60
RS400_DISP2_REQ_CNTL2	,	V_787
RADEON_CS_KEEP_TILING_FLAGS	,	V_337
radeon_fence_driver_start_ring	,	F_241
tiling_flags	,	V_338
vram_is_ddr	,	V_623
r100_packet3_load_vbpntr	,	F_107
cpp	,	V_453
WREG32_P	,	F_166
disp_drain_rate	,	V_735
FIRMWARE_RS600	,	V_270
RADEON_TXFORMAT_DXT45	,	V_516
RADEON_CRTC2_STATUS	,	V_16
sclk_ff	,	V_709
"cannot find crtc %d\n"	,	L_42
RADEON_OV0_SCALE_CNTL	,	V_592
RADEON_RE_WIDTH_HEIGHT	,	V_443
RADEON_TXFORMAT_SHADOW16	,	V_506
"bound\n"	,	L_84
r100_pci_gart_tlb_flush	,	F_34
ATOM_PM_MISCINFO_ASIC_REDUCED_SPEED_SCLK_EN	,	V_79
list_for_each_entry	,	F_22
"Relocs at %d after relocations chunk end %d !\n"	,	L_46
CRTC_EXT_CNTL	,	V_797
accel_working	,	V_827
"AIC_TLB_ADDR 0x%08x\n"	,	L_132
r100_clock_startup	,	F_233
C_0003F8_CRTC2_CUR_EN	,	V_812
radeon_irq_kms_disable_hpd	,	F_33
CHIP_RS400	,	V_179
"radeon: failed to get scratch reg (%d).\n"	,	L_142
msi_rearm	,	V_169
C_0003C2_VGA_RAM_EN	,	V_807
"[drm] No buffer for AA resolve buffer %d !\n"	,	L_80
emit_wait	,	V_209
idx_value	,	V_348
"height                     %d\n"	,	L_58
RADEON_TILING_SWAP_16BIT	,	V_695
r100_pci_gart_set_page	,	V_126
visible_vram_size	,	V_324
R_00033C_CRTC2_DISPLAY_BASE_ADDR	,	V_816
pkt	,	V_328
radeon_crtc_handle_flip	,	F_58
"Only 16 vertex buffers are allowed %d\n"	,	L_34
C_000420_OV0_OVERLAY_EN	,	V_810
RADEON_GMC_CLR_CMP_CNTL_DIS	,	V_229
crtc2_gen_cntl	,	V_577
radeon_hpd_id	,	V_102
RADEON_FP_GEN_CNTL	,	V_106
config_aper_size	,	V_635
radeon_ib	,	V_791
relocs_chunk	,	V_384
RADEON_TXFORMAT_DXT23	,	V_515
RADEON_RBBM_CMDFIFO_ADDR	,	V_662
RADEON_ISYNC_ANY2D_IDLE3D	,	V_237
critical_point	,	V_740
r100_get_vtx_size	,	F_119
RADEON_AGP_BASE	,	V_682
r100_cs_track_texture_print	,	F_128
RADEON_TXFORMAT_VYUY422	,	V_504
RADEON_FP_DETECT_INT_POL	,	V_111
RADEON_TXFORMAT_SHADOW32	,	V_511
IS_ERR	,	F_78
"radeon: cp failed to lock ring (%d).\n"	,	L_139
drm_info_node	,	V_656
"Generation 1 PCI interface in multifunction mode\n"	,	L_97
block_bytes	,	V_550
ring	,	V_190
"Ring fifo:\n"	,	L_117
R_00023C_DISPLAY_BASE_ADDR	,	V_814
DIV_ROUND_UP	,	F_67
RADEON_CP_CSQ_DATA	,	V_679
radeon_agp_init	,	F_267
disp_latency_overhead	,	V_734
R300_SURF_TILE_MACRO	,	V_693
CONFIG_DEBUG_FS	,	V_683
"IMMD draw %u dwors but needs %lu dwords\n"	,	L_88
r100_cs_track_check_pkt3_indx_buffer	,	F_121
RADEON_ROP3_S	,	V_227
PACKET0	,	F_63
RADEON_BUF_SWAP_32BIT	,	V_302
PACKET2	,	F_118
r200_packet0_check	,	V_540
PACKET3	,	F_69
state	,	V_641
defined	,	F_192
RADEON_TXFORMAT_HEIGHT_MASK	,	V_491
RADEON_PP_CUBIC_OFFSET_T2_4	,	V_442
radeon_ring_lockup_update	,	F_142
RADEON_PP_CUBIC_OFFSET_T2_3	,	V_441
r100_rbbm_fifo_wait_for_entry	,	F_138
RADEON_PP_CUBIC_OFFSET_T2_2	,	V_440
RADEON_TV_DAC_BGADJ_MASK	,	V_616
RADEON_PP_CUBIC_OFFSET_T2_1	,	V_439
radeon_asic_reset	,	F_244
drm_mode_object_find	,	F_116
"bpp                        %d\n"	,	L_62
RADEON_GPU_PAGE_SIZE	,	V_214
RADEON_PP_CUBIC_OFFSET_T2_0	,	V_438
"Disabling GPU acceleration\n"	,	L_152
RADEON_WB_CP_RPTR_OFFSET	,	V_294
R300_MC_DISP1R_INIT_LAT_SHIFT	,	V_757
"If you have flickering problem, try to lower resolution, refresh rate, or color depth\n"	,	L_135
radeon_update_bandwidth_info	,	F_175
r100_restore_sanity	,	F_259
align_mask	,	V_298
RADEON_SE_VTX_FMT_Z	,	V_410
"(need %u have %lu) !\n"	,	L_50
radeon_hpd_set_polarity	,	F_30
radeon_combios_init	,	F_264
GFP_KERNEL	,	V_536
rio_mem_size	,	V_836
radeon_wb_disable	,	F_248
RADEON_RB_NO_UPDATE	,	V_304
R_00014C_MC_AGP_LOCATION	,	V_817
radeon_legacy_set_clock_gating	,	F_234
RADEON_PCIGART_TRANSLATE_EN	,	V_136
chunk_ib_idx	,	V_364
RADEON_TXFORMAT_ARGB4444	,	V_503
r100_set_safe_registers	,	F_181
r100_pci_gart_fini	,	F_45
RADEON_SE_VTX_FMT_FPALPHA	,	V_392
dst_offset	,	V_211
BUG	,	F_65
r100_cs_track_texture_check	,	F_131
r100_semaphore_ring_emit	,	F_64
r100_track_compress_size	,	F_129
r100_pre_page_flip	,	F_4
radeon_surface_init	,	F_246
reloc	,	V_332
radeon_combios_asic_init	,	F_245
RADEON_RB2D_DC_FLUSH_ALL	,	V_232
RADEON_CONFIG_MEMSIZE	,	V_639
cur_pages	,	V_212
FORCE_HDP	,	V_89
CHIP_RS690	,	V_266
be32_to_cpup	,	F_85
RADEON_SUBPIC_CNTL	,	V_593
aaresolve	,	V_568
radeon_dynclks	,	V_823
REG_SET	,	F_90
RADEON_TEX_VSIZE_MASK	,	V_470
seq_file	,	V_655
"No reloc for ib[%d]=0x%04X\n"	,	L_32
dpms_off_ps_idx	,	V_49
active_high	,	V_73
width_11	,	V_543
DRM_UDELAY	,	F_136
fw_data	,	V_280
RADEON_PM_MODE_NO_DISPLAY	,	V_38
r100_set_common_regs	,	F_163
"(PW %u) Vertex array %u "	,	L_85
RADEON_TV_DAC_NBLANK	,	V_618
CHIP_RS200	,	V_250
RADEON_CRTC_VBLANK_STAT	,	V_162
RV100_HALF_MODE	,	V_627
mem_tras	,	V_721
p3reloc	,	V_372
R300_MC_READ_CNTL_CD_mcind	,	V_765
"MC_AGP_LOCATION 0x%08x\n"	,	L_126
radeon_bo_init	,	F_271
RADEON_CP_PACKET2	,	V_297
textures	,	V_425
FIRMWARE_R520	,	V_277
disp_drain_rate2	,	V_736
mdelay	,	F_51
r100_gui_idle	,	F_25
WREG32_PLL	,	F_19
RADEON_TV_DAC_PEDESTAL	,	V_611
RADEON_GMC_DST_PITCH_OFFSET_CNTL	,	V_221
RADEON_SW_INT_TEST	,	V_161
RADEON_WAIT_3D_IDLECLEAN	,	V_197
radeon_ring	,	V_189
PACKET3_3D_CLEAR_HIZ	,	V_532
indirect1_start	,	V_293
radeon_packet0_check_t	,	T_6
RADEON_TV_DAC_NHOLD	,	V_619
RADEON_CRTC_OFFSET__OFFSET_LOCK	,	V_20
RADEON_PP_CUBIC_OFFSET_T0_4	,	V_431
RADEON_PP_CUBIC_OFFSET_T0_3	,	V_430
r100_debugfs_cp_ring_info	,	F_187
ring_free_dw	,	V_667
time_disp1_drop_priority	,	V_738
RADEON_PP_CUBIC_OFFSET_T0_2	,	V_429
"Indirect2 fifo:\n"	,	L_121
RADEON_MC_FB_LOCATION	,	V_680
RADEON_PP_CUBIC_OFFSET_T0_1	,	V_428
WARN	,	F_36
RADEON_PP_CUBIC_OFFSET_T0_0	,	V_427
RADEON_RB3D_DSTCACHE_CTLSTAT	,	V_191
tile_flags	,	V_330
mem_trcd	,	V_719
mclk_ff	,	V_710
"use_pitch                  %d\n"	,	L_55
"Unknown packet type %d at %d !\n"	,	L_38
RADEON_PP_TXFILTER_2	,	V_477
RADEON_PP_TXFILTER_1	,	V_476
RADEON_PP_TXFILTER_0	,	V_475
RADEON_SURFACE0_LOWER_BOUND	,	V_702
RADEON_CRTC2_GUI_TRIG_VLINE	,	V_381
r100_pci_gart_disable	,	F_42
CHIP_RV530	,	V_273
full	,	V_752
radeon_get_ib_value	,	F_106
RADEON_DISP_HW_DEBUG	,	V_603
WREG32	,	F_9
FIRMWARE_R300	,	V_261
CHIP_RV515	,	V_271
gpu_addr	,	V_305
CHIP_ERRATA_PLL_DELAY	,	V_573
RADEON_INDIRECT2_START	,	V_317
clock_info	,	V_37
CHIP_ERRATA_R300_CG	,	V_649
"(need %lu have %lu) !\n"	,	L_75
pix_clk2	,	V_716
RADEON_PP_CUBIC_FACES_0	,	V_518
"rfifo[%04d]=0x%08X\n"	,	L_118
"Packet (%d:%d:%d) end after CS buffer (%d) !\n"	,	L_39
kzalloc	,	F_126
RADEON_PP_CUBIC_FACES_1	,	V_519
dynpm_can_upclock	,	V_25
radeon_irq_kms_enable_hpd	,	F_31
RADEON_PP_CUBIC_FACES_2	,	V_520
RADEON_IS_IGP	,	V_91
RADEON_CAP1_TRIG_CNTL	,	V_598
R300_MEM_RBS_POSITION_C_MASK	,	V_767
radeon_bo	,	V_521
RADEON_CFG_VGA_IO_DIS	,	V_644
RADEON_CRTC_VBLANK_MASK	,	V_152
"Expecting combios for RS400/RS480 GPU\n"	,	L_151
REDUCED_SPEED_SCLK_SEL	,	F_17
ptr	,	V_121
"R100 PCI GART already initialized\n"	,	L_5
__BIG_ENDIAN	,	F_91
RADEON_TXFORMAT_LDUDUV8888	,	V_512
r100_mc_save	,	V_587
RADEON_MEM_CNTL	,	V_626
S_000148_MC_FB_START	,	F_231
me_fw	,	V_278
r100_bandwidth_update	,	F_197
PACKET3_3D_DRAW_VBUF	,	V_530
"radeon: ring test failed (scratch(0x%04X)=0x%08X)\n"	,	L_141
dynpm_can_downclock	,	V_26
r100_debugfs_rbbm_list	,	V_684
CHIP_RS480	,	V_180
"Can not parse packet at %d after CS end %d !\n"	,	L_37
r100_gpu_wait_for_vsync	,	F_135
"Can't enable IRQ/MSI because no handler is installed\n"	,	L_7
uint64_t	,	T_4
RADEON_GEN_INT_STATUS	,	V_159
r100_pm_init_profile	,	F_14
pci_restore_state	,	F_157
r_rptr	,	V_670
pcie_lanes	,	V_46
drm_device	,	V_94
platform_device_register_simple	,	F_77
"radeon: cp failed to get scratch reg (%d).\n"	,	L_138
S_0000F0_SOFT_RESET_PP	,	F_154
RADEON_CRTC2_CRNT_FRAME	,	V_186
RADEON_SURF_AP0_SWP_16BPP	,	V_696
CHIP_RV100	,	V_247
DRM_DEBUG_DRIVER	,	F_13
wptr	,	V_309
r100_ring_start	,	F_74
"[drm] Buffer too small for AA resolve buffer %d "	,	L_81
tex_dirty	,	V_426
radeon_cs_chunk	,	V_361
crtc	,	V_3
CHIP_RV570	,	V_276
RADEON_SE_VF_CNTL	,	V_461
num_arrays	,	V_350
__func__	,	V_589
R_000040_GEN_INT_CNTL	,	V_144
ASIC_IS_R300	,	F_202
RADEON_GRPH_START_REQ_SHIFT	,	V_777
CHIP_R420	,	V_262
r100_gpu_wait_for_vsync2	,	F_137
PACKET_TYPE2	,	V_369
"Requested: e: %d m: %d p: %d\n"	,	L_3
PACKET_TYPE3	,	V_368
grph2_cntl	,	V_784
CHIP_R423	,	V_263
RADEON_GRPH_STOP_REQ_MASK	,	V_774
wdp	,	V_665
radeon_gui_idle	,	F_53
PACKET_TYPE0	,	V_367
S_0000F0_SOFT_RESET_RE	,	F_153
"ib2fifo[%04d]=0x%08X\n"	,	L_122
R_000054_CRTC_EXT_CNTL	,	V_798
requested_clock_mode_index	,	V_43
S_0000F0_SOFT_RESET_RB	,	F_155
default_power_state_index	,	V_41
RADEON_CSQ_PRIBM_INDBM	,	V_321
PACKET3_INDX_BUFFER	,	V_523
flags	,	V_35
R_0007C0_CP_STAT	,	V_826
"CP_RB_RPTR 0x%08x\n"	,	L_104
RADEON_GRPH_CRITICAL_AT_SOF	,	V_780
"GRPH_BUFFER_CNTL from to %x\n"	,	L_136
RADEON_TXFORMAT_ARGB8888	,	V_509
enabled	,	V_97
r100_packet0_check	,	F_120
ptr_mask	,	V_666
r100_pci_gart_enable	,	F_39
r100_debugfs_mc_info	,	F_190
r100_irq_ack	,	F_52
PM_PROFILE_LOW_MH_IDX	,	V_56
mc_latency_mclk	,	V_729
obj_size	,	V_687
CHIP_RV560	,	V_275
r100_cs_track_cube	,	F_130
vap_alt_nverts	,	V_570
S_0000F0_SOFT_RESET_SE	,	F_152
r100_pll_wreg	,	F_180
"[drm] No buffer for z buffer !\n"	,	L_77
"PCI GART of %uM enabled (table at 0x%016llX).\n"	,	L_6
rb_bufsz	,	V_287
r100_pm_get_dynpm_state	,	F_11
RADEON_CP_RB_RPTR_WR	,	V_308
R_000050_CRTC_GEN_CNTL	,	V_800
RADEON_DIS_OUT_OF_PCI_GART_ACCESS	,	V_128
R300_MEM_NUM_CHANNELS_MASK	,	V_761
sclk_more_cntl	,	V_66
width	,	V_467
compress_format	,	V_498
"Cube texture offset greater than object size %lu %lu\n"	,	L_67
PACKET3_3D_DRAW_IMMD	,	V_526
RADEON_CP_CSQ_STAT	,	V_676
"\n"	,	L_11
r100_cs_parse	,	F_125
hdp_cntl	,	V_201
RADEON_GEN_INT_CNTL	,	V_156
table_size	,	V_122
"No relocation chunk !\n"	,	L_44
"height_11                  %d\n"	,	L_59
RADEON_ENG_DISPLAY_SELECT_CRTC1	,	V_382
RADEON_SURF_TILE_COLOR_BOTH	,	V_689
R300_MC_DISP0R_INIT_LAT_SHIFT	,	V_759
next_rptr	,	V_792
"Loading R400 Microcode\n"	,	L_17
RADEON_DVI_I2C_CNTL_1	,	V_596
DYNPM_ACTION_DOWNCLOCK	,	V_30
G_000E40_CP_CMDSTRM_BUSY	,	F_73
CHIP_RV380	,	V_260
r100_pll_errata_after_index	,	F_176
agpmode_ff	,	V_770
"width                      %d\n"	,	L_56
RADEON_RB_BUFSZ	,	V_299
radeon_power_state	,	V_60
RADEON_FP_DETECT_MASK	,	V_154
r100_mm_rreg	,	F_272
cur_latency_sclk	,	V_732
RADEON_GRPH_CRITICAL_CNTL	,	V_779
rmmio_size	,	V_831
"[drm] Buffer too small for PACKET3 INDX_BUFFER "	,	L_49
radeon_ring_write	,	F_62
G_000E40_TAM_BUSY	,	F_160
r100_pci_gart_init	,	F_35
r100_vram_init_sizes	,	F_168
radeon_get_clock_info	,	F_266
RADEON_TXFORMAT_Y8	,	V_497
RADEON_TEX_VSIZE_SHIFT	,	V_471
shutdown	,	V_172
"Loading R500 Microcode\n"	,	L_20
drm_connector	,	V_114
r100_mc_wait_for_idle	,	F_139
r100_cp_fini	,	F_99
radeon_fence_wait	,	F_216
radeon_bo_fini	,	F_256
ATOM_PM_MISCINFO_DYNAMIC_CLOCK_DIVIDER_BY_2	,	V_83
S_00000D_FORCE_DISP1	,	F_237
S_00000D_FORCE_DISP2	,	F_238
r100_gui_wait_for_idle	,	F_84
ATOM_PM_MISCINFO_DYNAMIC_CLOCK_DIVIDER_BY_4	,	V_84
S_000360_CUR2_LOCK	,	F_221
radeon_gart_init	,	F_37
RADEON_CP_ME_RAM_ADDR	,	V_283
addr	,	V_139
idle_queue	,	V_173
zb_cb_clear	,	V_564
radeon_agp_fini	,	F_253
"compress format            %d\n"	,	L_66
RADEON_CP_ME_RAM_DATAL	,	V_285
temp	,	V_459
S_000260_CUR_LOCK	,	F_218
RADEON_CP_ME_RAM_DATAH	,	V_284
R200_SURF_TILE_COLOR_MICRO	,	V_692
RADEON_GRPH_BUFFER_CNTL	,	V_773
"height round to power of 2 %d\n"	,	L_65
WREG8	,	F_179
r100_page_flip	,	F_8
CHIP_RV350	,	V_259
radeon_scratch_free	,	F_101
RADEON_SW_INT_ENABLE	,	V_147
"No packet3 for relocation for packet at %d.\n"	,	L_45
cb_dirty	,	V_419
RADEON_PM_MODE_SEL	,	V_622
height_11	,	V_544
RADEON_MC_AGP_LOCATION	,	V_681
gpio	,	V_68
RADEON_COLOR_MICROTILE_ENABLE	,	V_447
RADEON_SE_VTX_FMT	,	V_463
max_stop_req	,	V_743
RADEON_CP_CSQ_MODE	,	V_316
dfixed_init_half	,	F_199
dpms_on_ps_idx	,	V_50
vram_end	,	V_822
"radeon_cp: Bogus length %zu in firmware \"%s\"\n"	,	L_22
upper_32_bits	,	F_230
RADEON_DAC_CNTL2	,	V_607
dev	,	V_113
num_gpu_pages	,	V_123
aa	,	V_569
ARRAY_SIZE	,	F_183
r100_get_accessible_vram	,	F_165
"Invalid texture coordinate type %u for unit "	,	L_69
peak_disp_bw	,	V_713
RADEON_TILING_SWAP_32BIT	,	V_698
"IB initialization failed (%d).\n"	,	L_149
RADEON_CP_STAT	,	V_661
RADEON_TXFORMAT_WIDTH_MASK	,	V_489
pix_clk	,	V_715
fence_drv	,	V_203
ib1_wptr	,	V_673
r100_ring_ib_execute	,	F_211
rptr_save_reg	,	V_323
RADEON_PP_TXFORMAT_0	,	V_483
delay	,	V_75
"RBBM_CMDFIFO_STAT 0x%08x\n"	,	L_100
RADEON_PP_TXFORMAT_2	,	V_485
RADEON_SE_VTX_FMT_W0	,	V_390
RADEON_PP_TXFORMAT_1	,	V_484
RADEON_SE_VTX_FMT_W1	,	V_408
crtc_offset	,	V_22
C_000260_CUR_LOCK	,	V_811
radeon_cs_reloc	,	V_331
reg_safe_bm	,	V_538
stride_bytes	,	V_213
RADEON_CAP0_TRIG_CNTL	,	V_597
"ib1fifo[%04d]=0x%08X\n"	,	L_120
rmmio	,	V_833
r100_irq_process	,	F_54
hdisplay	,	V_772
"failed initializing CP (%d).\n"	,	L_148
bios	,	V_828
RS400_DISP1_REQ_CNTL1	,	V_789
RADEON_TV_DAC_RDACPD	,	V_613
dfixed_const_8	,	F_201
"[drm] Buffer too small for z buffer "	,	L_78
r100_gpu_is_lockup	,	F_140
current_power_state_index	,	V_31
mc_vram_size	,	V_640
hpd	,	V_103
RADEON_SURF_AP1_SWP_32BPP	,	V_700
seq	,	V_205
RADEON_RB3D_COLOROFFSET	,	V_417
cb	,	V_418
"Ring rptr %u\n"	,	L_111
subsystem_device	,	V_601
RADEON_CRTC_OFFSET	,	V_21
vap_vf_cntl	,	V_462
RADEON_TXFORMAT_RGBA8888	,	V_510
radeon_irq_kms_pflip_irq_put	,	F_7
RADEON_HOST_PATH_CNTL	,	V_198
RADEON_WAIT_DMA_GUI_IDLE	,	V_234
pci_resource_len	,	F_170
"PRIM_WALK must be 3 for IMMD draw\n"	,	L_51
read_return_rate	,	V_737
txdepth	,	V_545
radeon_fence_process	,	F_55
r100_debugfs_cp_init	,	F_87
RADEON_SE_VTX_FMT_ST0	,	V_397
radeon_scratch_get	,	F_98
RADEON_SE_VTX_FMT_ST2	,	V_400
pll_errata	,	V_571
DYNPM_ACTION_DEFAULT	,	V_40
config	,	V_199
platform_device	,	V_241
RADEON_SE_VTX_FMT_ST1	,	V_398
DRM_DEBUG_KMS	,	F_76
RADEON_SE_VTX_FMT_ST3	,	V_402
VOLTAGE_DROP_SYNC	,	V_87
RADEON_IS_PCI	,	V_825
r100_debugfs_cp_csq_fifo	,	F_189
R300_MC_IND_INDEX	,	V_763
one_reg_wr	,	V_359
"unknown crtc reloc\n"	,	L_43
requested_index	,	V_59
RADEON_PP_CNTL	,	V_458
radeon_gart_table_ram_alloc	,	F_38
"Forbidden register 0x%04X in cs at %d\n"	,	L_48
"Failed to create r100_mc debugfs file.\n"	,	L_145
"Setting: p: %d\n"	,	L_4
RADEON_DST_TILE_MICRO	,	V_343
"width_11                   %d\n"	,	L_57
memtcas_ff	,	V_722
"VAP_VF_CNTL.NUM_VERTICES %u, VTX_SIZE %u\n"	,	L_89
set_pcie_lanes	,	V_93
radeon_gart_fini	,	F_46
iowrite32	,	F_278
count	,	V_360
gart	,	V_120
G_000E40_RE_BUSY	,	F_159
radeon_connector	,	V_117
platform_device_unregister	,	F_81
"BUS_CNTL 0x%08x\n"	,	L_125
S_00070C_RB_RPTR_ADDR	,	F_92
RADEON_GMC_BRUSH_NONE	,	V_224
DRM_ERROR	,	F_12
r100_cs_packet_parse	,	F_109
REDUCED_SPEED_SCLK_MODE	,	V_82
chunk_relocs_idx	,	V_385
PACKET3_3D_DRAW_INDX	,	V_531
"%u\n"	,	L_70
disp_hw_debug	,	V_602
fb	,	V_750
crtcs	,	V_6
RADEON_AIC_PT_BASE	,	V_134
"Texture of unit %u needs %lu bytes but is "	,	L_71
RADEON_CRTC2_VBLANK_MASK	,	V_153
RADEON_GRPH_CRITICAL_POINT_SHIFT	,	V_783
r100_packet3_check	,	F_123
mem_trp	,	V_720
RADEON_TXFORMAT_FORMAT_MASK	,	V_494
r100_mc_resume	,	F_162
RADEON_FP_DETECT_STAT	,	V_164
RADEON_CP_RB_BASE	,	V_306
memtcas_rs480_ff	,	V_723
RADEON_IS_AGP	,	V_647
RADEON_TXFORMAT_CUBIC_MAP_ENABLE	,	V_492
r100_cp_init_microcode	,	F_75
wblocks	,	V_551
mode2	,	V_746
"%u dwords in ring\n"	,	L_106
mode1	,	V_745
r100_ib_test	,	F_212
misc	,	V_70
asic	,	V_92
RADEON_CRTC_CRNT_FRAME	,	V_185
radeon_gem_fini	,	F_252
"No texture bound to unit %u\n"	,	L_68
R100_TRACK_COMP_DXT35	,	V_517
RADEON_DST_PITCH_OFFSET	,	V_412
RADEON_SE_VTX_FMT_Q0	,	V_404
RADEON_SE_VTX_FMT_Q1	,	V_399
RADEON_SE_VTX_FMT_Q2	,	V_401
RADEON_SE_VTX_FMT_Q3	,	V_403
RADEON_GMC_DST_CLIPPING	,	V_223
RADEON_RB3D_COLOR_FORMAT_SHIFT	,	V_452
dpms_off_cm_idx	,	V_51
"Loading R300 Microcode\n"	,	L_16
obj	,	V_371
CHIP_R200	,	V_252
tex_coord_type	,	V_493
"CP_CSQ_MODE 0x%08x\n"	,	L_108
ENOMEM	,	V_537
fw_name	,	V_243
radeon_ring_supports_scratch_reg	,	F_97
hblocks	,	V_552
G_000E40_PB_BUSY	,	F_161
rptr	,	V_315
R_000774_SCRATCH_ADDR	,	V_312
RADEON_IS_PCIE	,	V_90
radeon_ring_test_lockup	,	F_144
ASIC_IS_RN50	,	F_182
bits_per_pixel	,	V_751
RADEON_FP2_DETECT_STAT	,	V_165
r100_vram_get_type	,	F_164
CP_PACKET0_GET_ONE_REG_WR	,	F_113
RADEON_MEM_CFG_TYPE_DDR	,	V_625
RADEON_GRPH_STOP_CNTL	,	V_781
ib	,	V_344
R_000170_AGP_BASE	,	V_818
pitch	,	V_215
RADEON_CRTC2_DISP_REQ_EN_B	,	V_98
CP_PACKET3_GET_OPCODE	,	F_114
RADEON_RING_TYPE_GFX_INDEX	,	V_146
radeon_gart_table_ram_free	,	F_47
waitreloc	,	V_373
RADEON_MM_INDEX	,	V_834
RADEON_SW_INT_FIRE	,	V_206
k1	,	V_730
vram_width	,	V_628
"Generation 2 PCI interface, using max accessible memory\n"	,	L_96
radeon_ib_pool_fini	,	F_251
"[drm] zbuffer (%u %u %u %u)\n"	,	L_79
r100_cs_parse_packet0	,	F_108
RADEON_RB3D_ZPASS_ADDR	,	V_457
gui_idle	,	V_148
CHIP_RS740	,	V_267
lobj	,	V_334
irqs	,	V_158
arrays	,	V_351
radeon_ring_test	,	F_95
r_wptr	,	V_671
status	,	V_168
RREG8	,	F_217
z_enabled	,	V_454
R_000148_MC_FB_LOCATION	,	V_821
indirect2_start	,	V_292
dfixed_init	,	F_198
FIRMWARE_R100	,	V_251
S_0003F8_CRTC2_DISP_REQ_EN_B	,	F_223
ring_size	,	V_286
chunks	,	V_363
RADEON_VIPH_CONTROL	,	V_594
"[drm] color buffer %d (%u %u %u %u)\n"	,	L_76
RADEON_BUS_MASTER_DIS	,	V_585
RADEON_FP2_GEN_CNTL	,	V_109
PM_PROFILE_LOW_SH_IDX	,	V_53
DYNPM_ACTION_MINIMUM	,	V_28
max_fetch	,	V_289
"Failed to wait GUI idle while "	,	L_23
radeon_ring_force_activity	,	F_143
SCLK_CNTL	,	V_76
RADEON_RB3D_ZCACHE_CTLSTAT	,	V_193
sclk_cntl	,	V_64
RADEON_PP_TXOFFSET_0	,	V_420
"num levels                 %d\n"	,	L_60
r100_io_wreg	,	F_279
r100_set_surface_reg	,	F_195
radeon_fence_driver_init	,	F_269
"Indirect1 wptr %u\n"	,	L_114
DRM_MODE_OBJECT_CRTC	,	V_376
gui_idle_acked	,	V_166
"radeon: ib test failed (scratch(0x%04X)=0x%08X)\n"	,	L_144
RADEON_PP_TXOFFSET_2	,	V_422
"GPU reset failed ! (0xE40=0x%08X, 0x7C0=0x%08X)\n"	,	L_150
RADEON_PP_TXOFFSET_1	,	V_421
R300_SURF_TILE_MICRO	,	V_694
crtc_gen_cntl	,	V_574
rbbm_status	,	V_583
RADEON_DSTCACHE_CTLSTAT	,	V_231
length_dw	,	V_366
r100_vga_render_disable	,	F_224
RADEON_TILING_MICRO	,	V_341
RADEON_COLOR_FORMAT_ARGB8888	,	V_225
"Ring wptr %u\n"	,	L_112
r100_cs_dump_packet	,	F_105
tlb_flush	,	V_124
"Indirect1 rptr %u\n"	,	L_113
RADEON_GMC_SRC_DATATYPE_COLOR	,	V_226
S_0000F0_SOFT_RESET_CP	,	F_156
auth	,	V_354
"Wait for MC idle timeout.\n"	,	L_146
wake_up	,	F_56
RADEON_RB_RPTR_WR_ENA	,	V_307
gtt_base_align	,	V_646
RADEON_TXFORMAT_ARGB1555	,	V_501
r100_debugfs	,	F_225
"Loading R100 Microcode\n"	,	L_14
roundup_h	,	V_482
pdev	,	V_242
RADEON_SE_VTX_FMT_Z1	,	V_407
r100_suspend	,	F_247
u32	,	T_1
RADEON_COLOR_TILE_ENABLE	,	V_446
mc	,	V_130
radeon_bo_size	,	F_122
"%lu\n"	,	L_72
RADEON_CFG_VGA_RAM_EN	,	V_643
R_00015C_AGP_BASE_2	,	V_820
agp_base	,	V_819
RADEON_TV_DAC_DACADJ_MASK	,	V_617
radeon_crtc	,	V_4
radeon_semaphore	,	V_207
r100_bm_disable	,	F_146
r200_set_safe_registers	,	F_184
memtcas2_ff	,	V_724
roundup_w	,	V_481
RADEON_RBBM_CMDFIFO_DATA	,	V_663
mclk	,	V_45
PACKET3_3D_DRAW_IMMD_2	,	V_527
filp	,	V_535
RADEON_DAC2_DAC_CLK_SEL	,	V_608
RADEON_SE_VTX_FMT_FPSPEC	,	V_394
RADEON_WAIT_HOST_IDLECLEAN	,	V_233
"width round to power of 2  %d\n"	,	L_64
RADEON_RBBM_STATUS	,	V_100
aa_dirty	,	V_567
RADEON_CRTC2_VBLANK_STAT	,	V_163
RADEON_CONFIG_CNTL	,	V_642
CHIP_RS300	,	V_255
header	,	V_365
"Wait for CP idle timeout, shutting down CP.\n"	,	L_30
gtt_start	,	V_131
RADEON_TV_DAC_STD_PS2	,	V_620
ib2_rptr	,	V_674
"Indirect1 fifo:\n"	,	L_119
RADEON_FP_DETECT_SENSE	,	V_107
dac2_cntl	,	V_606
num_loops	,	V_218
to_radeon_connector	,	F_29
drm_mode_object	,	V_370
r100_clear_surface_reg	,	F_196
rio_mem	,	V_837
prim_walk	,	V_561
dfixed_mul	,	F_204
request_firmware	,	F_80
"(%s:%d) RBBM_STATUS=0x%08X\n"	,	L_93
"HPD1\n"	,	L_8
RADEON_MAX_MIP_LEVEL_SHIFT	,	V_480
radeon_fence_driver_fini	,	F_255
r100_pm_misc	,	F_15
trcd_ff	,	V_704
num_cb	,	V_563
RADEON_CRTC_DISP_REQ_EN_B	,	V_99
R300_MC_IND_ADDR_MASK	,	V_764
subsystem_vendor	,	V_600
writel	,	F_274
dev_warn	,	F_226
u64	,	T_2
RADEON_MC_STATUS	,	V_581
RADEON_MEM_TIMING_CNTL	,	V_760
radeon_ib_pool_init	,	F_242
pm	,	V_24
r100_irq_disable	,	F_50
fence	,	V_188
RADEON_CRTC2_VBLANK_CUR	,	V_17
R300_MC_IND_DATA	,	V_766
trp_ff	,	V_705
r100_init	,	F_260
ps	,	V_61
aper_size	,	V_631
RADEON_CRTC_VBLANK_CUR	,	V_13
RADEON_CRTC_GUI_TRIG_VLINE	,	V_380
CRTC2_GEN_CNTL	,	V_803
memtrbs_r4xx	,	V_726
SCLK_CNTL2	,	V_77
"need %lu dwords have %lu dwords\n"	,	L_86
"Update pending now high. Unlocking vupdate_lock.\n"	,	L_1
min_wblocks	,	V_553
RADEON_RBBM_ACTIVE	,	V_101
radeon_ring_fini	,	F_102
"Unknown packet type %d !\n"	,	L_53
vram_start	,	V_815
num_power_states	,	V_33
RADEON_PP_TEX_PITCH_0	,	V_472
RADEON_PP_TEX_PITCH_1	,	V_473
RADEON_PP_TEX_PITCH_2	,	V_474
R300_MC_DISP1R_INIT_LAT_MASK	,	V_756
hyperz_filp	,	V_534
height	,	V_469
r100_hpd_sense	,	F_26
PACKET3_BITBLT_MULTI	,	V_219
RADEON_TXFORMAT_AI88	,	V_500
"GRPH2_BUFFER_CNTL from to %x\n"	,	L_137
"RBBM_STATUS 0x%08x\n"	,	L_99
pre_write_limit	,	V_291
RADEON_GUI_IDLE_STAT	,	V_167
vblank_sync	,	V_174
node	,	V_657
tv_dac_cntl	,	V_604
use_pitch	,	V_487
memtrbs	,	V_725
RADEON_RB3D_CNTL	,	V_451
R300_MEM_USE_CD_CH_ONLY	,	V_762
semaphore	,	V_208
max_indx	,	V_524
CHIP_RS100	,	V_249
pci_read_config_byte	,	F_167
device	,	V_599
RADEON_GRPH_STOP_REQ_SHIFT	,	V_775
force_dac2	,	V_591
r100_cs_packet_parse_vline	,	F_115
PACKET3_NOP	,	V_386
__be32	,	T_5
"[drm] No buffer for color buffer %d !\n"	,	L_73
"HOST_PATH_CNTL 0x%08x\n"	,	L_128
ATOM_PM_MISCINFO_ASIC_DYNAMIC_VOLTAGE_EN	,	V_85
seq_printf	,	F_186
RADEON_CP_RB_RPTR	,	V_295
RADEON_HDP_READ_BUFFER_INVALIDATE	,	V_202
rdev	,	V_2
RADEON_SURF_TILE_COLOR_MACRO	,	V_690
"vline wait had illegal wait until segment\n"	,	L_40
RADEON_TXFORMAT_WIDTH_SHIFT	,	V_488
RADEON_PP_CUBIC_OFFSET_T1_4	,	V_437
RADEON_PP_CUBIC_OFFSET_T1_3	,	V_436
"Requested mode for not defined action\n"	,	L_2
atomic_read	,	F_49
RADEON_PP_CUBIC_OFFSET_T1_2	,	V_435
u8	,	T_7
radeon_atombios_fini	,	F_257
sz	,	V_554
ib1_rptr	,	V_672
r100_hpd_fini	,	F_32
uint32_t	,	T_3
R300_MC_READ_CNTL_AB	,	V_768
radeon_cs_packet	,	V_327
RADEON_PP_CUBIC_OFFSET_T1_1	,	V_434
power_state	,	V_34
RADEON_PP_CUBIC_OFFSET_T1_0	,	V_433
RADEON_CP_IB_BASE	,	V_793
connected	,	V_104
face	,	V_411
cur_latency_mclk	,	V_731
radeon_ib_schedule	,	F_214
DYNPM_ACTION_UPCLOCK	,	V_39
RADEON_FP2_DETECT_MASK	,	V_155
R100_TRACK_COMP_DXT1	,	V_514
r100_mc_init	,	F_172
disp_priority	,	V_753
r100_mm_wreg	,	F_275
pixel_bytes2	,	V_748
r100_cs_track_texture	,	V_541
RADEON_RB3D_DC_FLUSH_ALL	,	V_192
RADEON_RB3D_DEPTHOFFSET	,	V_413
RADEON_GUI_IDLE_MASK	,	V_149
radeon_ring_lock	,	F_68
RADEON_CP_CSQ_CNTL	,	V_320
csq2_stat	,	V_669
radeon_device	,	V_1
pflip	,	V_151
RADEON_TXFORMAT_RGB332	,	V_496
__iomem	,	V_832
radeon_ib_free	,	F_215
S_0003F8_CRTC2_DISPLAY_DIS	,	F_222
ATOM_PM_MISCINFO_VOLTAGE_DROP_SUPPORT	,	V_71
hotplug_work	,	V_176
vtx_fmt	,	V_388
RADEON_TEX_USIZE_MASK	,	V_468
FIRMWARE_RS690	,	V_268
cs_flags	,	V_336
RADEON_COLORPITCH_MASK	,	V_448
RADEON_GRPH2_BUFFER_CNTL	,	V_785
r100_cp_wait_for_idle	,	F_72
PM_PROFILE_MID_SH_IDX	,	V_54
pci_set_master	,	F_93
CP_PACKET0_GET_REG	,	F_112
AVIVO_D1MODE_VLINE_START_END	,	V_377
drm_display_mode	,	V_744
r100_post_page_flip	,	F_6
rb_blksz	,	V_288
radeon_ring_init	,	F_89
RS400_DMIF_MEM_CNTL1	,	V_788
r100_fence_ring_emit	,	F_61
r100_fini	,	F_249
mode_info	,	V_5
RADEON_ISYNC_ANY3D_IDLE2D	,	V_238
S_00000D_FORCE_CP	,	F_235
RADEON_TXFORMAT_DUDV88	,	V_508
"AIC_LO_ADDR 0x%08x\n"	,	L_130
RADEON_SE_VTX_FMT_PKSPEC	,	V_396
r100_hpd_init	,	F_28
zb_dirty	,	V_416
CHIP_RV410	,	V_264
RADEON_SURF_AP0_SWP_32BPP	,	V_699
idx	,	V_329
radeon_wb_fini	,	F_250
installed	,	V_143
RADEON_GRPH_CRITICAL_POINT_MASK	,	V_782
FIRMWARE_R420	,	V_265
queue_hotplug	,	V_170
"ib test succeeded in %u usecs\n"	,	L_143
printk	,	F_79
immd_dwords	,	V_525
block_width	,	V_548
radeon_irq_kms_init	,	F_270
wb	,	V_311
"(PW %u) Vertex array %u no buffer "	,	L_83
dev_err	,	F_133
RADEON_CP_CSQ_ADDR	,	V_678
cpu_to_le32	,	F_43
G_000E40_SE_BUSY	,	F_158
"AIC_CTRL 0x%08x\n"	,	L_129
mask	,	V_74
dfixed_const_666	,	F_206
RADEON_TXFORMAT_RGB565	,	V_502
S_000050_CRTC_DISP_REQ_EN_B	,	F_220
RADEON_MSI_REARM_EN	,	V_182
release_firmware	,	F_82
radeon_cs_parser	,	V_325
RV370_MSI_REARM_EN	,	V_183
R200_SURF_TILE_COLOR_MACRO	,	V_691
r100_debugfs_rbbm_info	,	F_185
voltage	,	V_63
C_000360_CUR2_LOCK	,	V_813
RADEON_AIC_HI_ADDR	,	V_132
R_000044_GEN_INT_STATUS	,	V_157
RADEON_RB_BLKSZ	,	V_300
R_000E40_RBBM_STATUS	,	V_235
"radeon_cp: Failed to load firmware \"%s\"\n"	,	L_21
S_00014C_MC_AGP_START	,	F_228
"programming pipes. Bad things might happen.\n"	,	L_24
RADEON_TV_DAC_STD_MASK	,	V_612
base	,	V_645
"MC_FB_LOCATION 0x%08x\n"	,	L_124
REDUCED_SPEED_SCLK_EN	,	V_80
RADEON_CP_RB_WPTR_DELAY	,	V_319
"radeon: wait for empty RBBM fifo failed !"	,	L_91
r100_debugfs_rbbm_init	,	F_191
RADEON_CRTC2_EN	,	V_15
dev_info	,	F_150
"Loading RS690/RS740 Microcode\n"	,	L_18
dfixed_trunc	,	F_209
RADEON_SE_VTX_FMT_N0	,	V_405
RADEON_SE_VTX_FMT_N1	,	V_409
r100_io_rreg	,	F_276
RADEON_RB3D_ZC_FLUSH_ALL	,	V_194
RADEON_CRTC_VBLANK_SAVE	,	V_576
radeon_wb_init	,	F_240
RADEON_CONFIG_APER_SIZE	,	V_633
R_0003F8_CRTC2_GEN_CNTL	,	V_804
enable	,	V_116
blend_read_enable	,	V_566
ib2_wptr	,	V_675
ring_int	,	V_145
radeon_vram_location	,	F_173
zb	,	V_414
RADEON_TV_DAC_BDACPD	,	V_615
R300_CP_PACKET0_REG_MASK	,	V_378
RADEON_DAC2_DAC2_CLK_SEL	,	V_609
aper_base	,	V_636
"failed to get scratch reg for rptr save (%d).\n"	,	L_29
"ib[%d]=0x%08X\n"	,	L_36
radeon_ring_unlock_commit	,	F_71
RADEON_GRPH_START_REQ_MASK	,	V_776
CHIP_R300	,	V_257
CUR2_OFFSET	,	V_805
radeon_irq_kms_fini	,	F_254
RADEON_TXFORMAT_YVYU422	,	V_505
usec_timeout	,	V_11
cube_robj	,	V_555
RADEON_PLL_PWRMGT_CNTL	,	V_621
kfree	,	F_258
RADEON_MC_IDLE	,	V_582
C_000050_CRTC_CUR_EN	,	V_808
radeon_update_display_priority	,	F_200
gtt_size	,	V_137
CHIP_RV200	,	V_248
"Failed to register debugfs file for CP !\n"	,	L_25
r100_wait_for_vblank	,	F_1
RADEON_RB3D_COLORPITCH	,	V_445
RADEON_RB3D_ZSTENCILCNTL	,	V_456
dpms_on_cm_idx	,	V_52
r100_irq_set	,	F_48
"Indirect2 rptr %u\n"	,	L_115
EINVAL	,	V_141
robj	,	V_353
dynpm_planned_action	,	V_27
udelay	,	F_3
src_offset	,	V_210
sclk_eff_ff	,	V_711
CHIP_R520	,	V_272
h_idx	,	V_374
R300_MEM_RBS_POSITION_A_MASK	,	V_769
data	,	V_282
pixel_bytes1	,	V_747
RADEON_TXFORMAT_NON_POWER2	,	V_486
radeon_ring_free_size	,	F_188
table_addr	,	V_135
min_mem_eff	,	V_727
RADEON_PP_TEX_SIZE_0	,	V_464
cs_reloc	,	V_383
RADEON_PP_TEX_SIZE_2	,	V_466
r100_cs_track_check	,	F_124
"You may not have enough display bandwidth for current mode\n"	,	L_134
RADEON_TXO_MACRO_TILE	,	V_423
RADEON_PP_TEX_SIZE_1	,	V_465
lower_32_bits	,	F_44
RADEON_WAIT_UNTIL	,	V_195
VOLTAGE_GPIO	,	V_67
critical_point2	,	V_741
RADEON_SE_VTX_FMT_PKCOLOR	,	V_393
GENMO_WT	,	V_795
RADEON_AIC_LO_ADDR	,	V_129
RADEON_FP2_DETECT_INT_POL	,	V_112
RADEON_ISYNC_CNTL	,	V_236
to_radeon_crtc	,	F_23
RREG32_PLL	,	F_16
RADEON_CP_RB_CNTL	,	V_303
PM_PROFILE_DEFAULT_IDX	,	V_48
offset	,	V_415
maxy	,	V_444
profiles	,	V_47
RADEON_WAIT_CRTC_VLINE	,	V_375
R300_MC_DISP0R_INIT_LAT_MASK	,	V_758
CHIP_RV250	,	V_253
pci_resource_start	,	F_169
reg_safe_bm_size	,	V_539
dfixed_const	,	F_203
radeon_gart_restore	,	F_40
RADEON_MEM_SDRAM_MODE_REG	,	V_624
schedule_work	,	F_59
ASIC_IS_RV100	,	F_207
RADEON_WAIT_2D_IDLECLEAN	,	V_196
pci_clear_master	,	F_147
trbs_ff	,	V_707
"r[%04d]=0x%08x\n"	,	L_107
"Failed to load firmware!\n"	,	L_26
RADEON_SE_VTX_FMT_FPFOG	,	V_395
radeon_get_bios	,	F_262
PACKET3_3D_DRAW_VBUF_2	,	V_528
ready	,	V_138
radeon_agp_disable	,	F_268
nverts	,	V_562
drm_order	,	F_88
RADEON_GMC_WR_MSK_DIS	,	V_230
track	,	V_347
value	,	V_333
RADEON_SE_VTX_FMT_XY1	,	V_406
CUR_OFFSET	,	V_801
RADEON_CRTC_EN	,	V_10
radeon_debugfs_add_files	,	F_193
RADEON_PLL_WR_EN	,	V_651
r100_debugfs_mc_info_init	,	F_194
readl	,	F_273
"AIC_HI_ADDR 0x%08x\n"	,	L_131
cur_size	,	V_739
temp_ff	,	V_717
RADEON_GMC_SRC_PITCH_OFFSET_CNTL	,	V_220
RADEON_CRTC_OFFSET__GUI_TRIG_OFFSET	,	V_23
vblank_queue	,	V_175
radeon_ring_start	,	F_94
R_00000D_SCLK_CNTL	,	V_824
RADEON_CRTC2_VBLANK_SAVE_CLEAR	,	V_578
vtx_size	,	V_389
KERN_ERR	,	V_245
" Bad things might happen.\n"	,	L_92
S_000054_CRTC_DISPLAY_DIS	,	F_219
sclk	,	V_44
fixed20_12	,	T_8
crtc_id	,	V_8
RADEON_CRTC_GEN_CNTL	,	V_9
