/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [15:0] _03_;
  reg [4:0] _04_;
  wire [12:0] _05_;
  wire [3:0] _06_;
  wire [3:0] celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire [9:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [8:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [11:0] celloutsig_0_17z;
  wire [5:0] celloutsig_0_18z;
  wire celloutsig_0_20z;
  wire [3:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire [17:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [5:0] celloutsig_0_33z;
  wire [22:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [2:0] celloutsig_0_37z;
  wire [4:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [11:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [6:0] celloutsig_0_44z;
  wire [11:0] celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire [2:0] celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_51z;
  wire [13:0] celloutsig_0_52z;
  wire [30:0] celloutsig_0_53z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [11:0] celloutsig_0_7z;
  wire [9:0] celloutsig_0_85z;
  wire [7:0] celloutsig_0_86z;
  wire [8:0] celloutsig_0_87z;
  wire [17:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [22:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_13z;
  wire [14:0] celloutsig_1_14z;
  wire [2:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_49z = celloutsig_0_35z ? _00_ : celloutsig_0_6z;
  assign celloutsig_0_13z = celloutsig_0_4z ? celloutsig_0_12z : celloutsig_0_2z;
  assign celloutsig_0_32z = ~(celloutsig_0_9z & celloutsig_0_7z[5]);
  assign celloutsig_0_4z = ~(_01_ & celloutsig_0_0z[1]);
  assign celloutsig_0_28z = !(celloutsig_0_10z[3] ? celloutsig_0_10z[3] : celloutsig_0_0z[0]);
  assign celloutsig_1_4z = ~(celloutsig_1_1z[0] | celloutsig_1_2z);
  assign celloutsig_0_25z = ~(celloutsig_0_8z[6] | in_data[66]);
  assign celloutsig_1_6z = ~((in_data[186] | celloutsig_1_5z[0]) & in_data[168]);
  assign celloutsig_0_35z = ~((celloutsig_0_6z | 1'h1) & (celloutsig_0_32z | celloutsig_0_32z));
  assign celloutsig_0_2z = ~((celloutsig_0_0z[2] | _02_) & (in_data[45] | _02_));
  assign celloutsig_0_36z = celloutsig_0_7z[8] | ~(in_data[33]);
  assign celloutsig_1_3z = in_data[144] ^ celloutsig_1_2z;
  assign celloutsig_0_39z = ~(celloutsig_0_30z[1] ^ celloutsig_0_35z);
  assign celloutsig_0_6z = ~(celloutsig_0_0z[1] ^ in_data[25]);
  assign celloutsig_1_17z = ~(celloutsig_1_0z[22] ^ in_data[184]);
  assign celloutsig_0_22z = ~(celloutsig_0_9z ^ in_data[54]);
  assign celloutsig_0_33z = { celloutsig_0_22z, celloutsig_0_2z, celloutsig_0_21z } + { celloutsig_0_7z[10:8], celloutsig_0_6z, celloutsig_0_28z, 1'h1 };
  assign celloutsig_1_8z = { in_data[119:117], celloutsig_1_3z } + { celloutsig_1_5z[2:1], celloutsig_1_3z, celloutsig_1_4z };
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _03_ <= 16'h0000;
    else _03_ <= { celloutsig_0_13z, celloutsig_0_46z, celloutsig_0_37z };
  always_ff @(negedge clkin_data[64], posedge clkin_data[96])
    if (clkin_data[96]) _04_ <= 5'h00;
    else _04_ <= { celloutsig_1_8z, celloutsig_1_6z };
  reg [3:0] _27_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _27_ <= 4'h0;
    else _27_ <= celloutsig_0_0z;
  assign { _06_[3:2], _02_, _01_ } = _27_;
  reg [12:0] _28_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _28_ <= 13'h0000;
    else _28_ <= { celloutsig_0_4z, celloutsig_0_7z };
  assign { _05_[12:3], _00_, _05_[1:0] } = _28_;
  assign celloutsig_0_86z = { _03_[7:1], celloutsig_0_12z } & celloutsig_0_52z[8:1];
  assign celloutsig_0_87z = celloutsig_0_85z[8:0] & { in_data[12:11], celloutsig_0_20z, celloutsig_0_33z };
  assign celloutsig_1_7z = { in_data[143:142], celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_4z } & in_data[112:105];
  assign celloutsig_0_18z = { celloutsig_0_15z[5:1], celloutsig_0_9z } / { 1'h1, celloutsig_0_10z[5:1] };
  assign celloutsig_0_42z = { celloutsig_0_8z[15:0], celloutsig_0_2z, celloutsig_0_39z, celloutsig_0_41z, celloutsig_0_28z, celloutsig_0_6z } >= { celloutsig_0_34z[22:6], celloutsig_0_0z };
  assign celloutsig_0_12z = celloutsig_0_10z[5:0] >= celloutsig_0_7z[8:3];
  assign celloutsig_1_2z = celloutsig_1_0z[14:5] && in_data[159:150];
  assign celloutsig_1_18z = { celloutsig_1_13z[2], _04_, celloutsig_1_17z, celloutsig_1_15z, celloutsig_1_13z } && { celloutsig_1_14z[4:3], celloutsig_1_7z, celloutsig_1_15z };
  assign celloutsig_0_14z = in_data[69:67] && { celloutsig_0_0z[1:0], celloutsig_0_12z };
  assign celloutsig_0_20z = { _05_[8:3], _00_, _05_[1:0] } && { celloutsig_0_8z[13:10], celloutsig_0_9z, _06_[3:2], _02_, _01_ };
  assign celloutsig_0_31z = { celloutsig_0_3z[10:0], celloutsig_0_23z } || celloutsig_0_29z[12:1];
  assign celloutsig_0_9z = { celloutsig_0_7z[3:1], celloutsig_0_4z } || celloutsig_0_0z;
  assign celloutsig_0_34z = { celloutsig_0_17z[8:5], celloutsig_0_21z, _05_[12:3], _00_, _05_[1:0], celloutsig_0_22z, celloutsig_0_13z } % { 1'h1, celloutsig_0_17z[9:3], _05_[12:3], _00_, _05_[1:0], celloutsig_0_14z, celloutsig_0_24z };
  assign celloutsig_0_11z = { celloutsig_0_3z[3:1], celloutsig_0_10z } % { 1'h1, in_data[50:42] };
  assign celloutsig_0_48z = celloutsig_0_7z[6:4] * { celloutsig_0_31z, celloutsig_0_6z, celloutsig_0_22z };
  assign celloutsig_0_51z = { celloutsig_0_44z[2], celloutsig_0_35z, celloutsig_0_6z } * { celloutsig_0_44z[3], celloutsig_0_25z, celloutsig_0_6z };
  assign celloutsig_0_52z = { celloutsig_0_3z[10:0], celloutsig_0_36z, celloutsig_0_47z, celloutsig_0_5z } * { celloutsig_0_46z[11:5], celloutsig_0_5z, celloutsig_0_42z, celloutsig_0_23z, _06_[3:2], _02_, _01_ };
  assign celloutsig_0_7z = celloutsig_0_3z * in_data[85:74];
  assign celloutsig_0_8z = { in_data[59:54], celloutsig_0_7z } * { celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_4z, _06_[3:2], _02_, _01_ };
  assign celloutsig_0_41z = { celloutsig_0_33z[3:0], 1'h1, celloutsig_0_9z, celloutsig_0_5z } != { celloutsig_0_38z[1:0], celloutsig_0_5z, celloutsig_0_37z, 1'h1 };
  assign celloutsig_0_46z = { celloutsig_0_33z[5:1], celloutsig_0_36z, celloutsig_0_32z, celloutsig_0_38z } | { celloutsig_0_41z, celloutsig_0_33z, celloutsig_0_37z, celloutsig_0_20z, celloutsig_0_22z };
  assign celloutsig_0_85z = celloutsig_0_53z[15:6] | { celloutsig_0_46z[11:3], celloutsig_0_25z };
  assign celloutsig_1_0z = in_data[162:140] | in_data[170:148];
  assign celloutsig_1_15z = { in_data[178:177], celloutsig_1_6z } | { in_data[185:184], celloutsig_1_4z };
  assign celloutsig_1_19z = { in_data[109:103], celloutsig_1_1z } | { celloutsig_1_14z[11:3], celloutsig_1_3z };
  assign celloutsig_0_10z = celloutsig_0_8z[8:2] | { celloutsig_0_3z[7:2], celloutsig_0_2z };
  assign celloutsig_0_21z = celloutsig_0_11z[8:5] | celloutsig_0_7z[7:4];
  assign celloutsig_0_47z = celloutsig_0_29z[12] & celloutsig_0_16z;
  assign celloutsig_0_5z = celloutsig_0_0z[3] & celloutsig_0_4z;
  assign celloutsig_0_23z = celloutsig_0_4z & celloutsig_0_20z;
  assign celloutsig_0_24z = celloutsig_0_23z & celloutsig_0_13z;
  assign celloutsig_0_16z = ~^ celloutsig_0_7z[10:7];
  assign celloutsig_1_5z = celloutsig_1_1z >> { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_13z = celloutsig_1_5z >> { _04_[4:3], celloutsig_1_4z };
  assign celloutsig_0_3z = { celloutsig_0_0z[2:0], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z } << in_data[52:41];
  assign celloutsig_1_1z = in_data[139:137] >> in_data[99:97];
  assign celloutsig_0_44z = celloutsig_0_17z[9:3] <<< { celloutsig_0_29z[13:9], 1'h1, celloutsig_0_32z };
  assign celloutsig_0_53z = { celloutsig_0_8z[14:0], celloutsig_0_30z, celloutsig_0_17z } <<< { celloutsig_0_48z[1], celloutsig_0_51z, celloutsig_0_17z, celloutsig_0_48z, celloutsig_0_35z, celloutsig_0_48z, celloutsig_0_49z, celloutsig_0_44z };
  assign celloutsig_0_30z = { celloutsig_0_11z[5:4], celloutsig_0_24z, celloutsig_0_23z } <<< { celloutsig_0_3z[4:2], celloutsig_0_12z };
  assign celloutsig_0_38z = { celloutsig_0_37z[1:0], celloutsig_0_37z } >>> { in_data[6], celloutsig_0_30z };
  assign celloutsig_0_15z = celloutsig_0_3z[8:0] >>> { celloutsig_0_7z[9:2], celloutsig_0_12z };
  assign celloutsig_0_29z = { celloutsig_0_16z, celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_24z, celloutsig_0_23z, celloutsig_0_12z, celloutsig_0_21z, celloutsig_0_20z, celloutsig_0_23z } >>> { celloutsig_0_7z[0], celloutsig_0_22z, celloutsig_0_17z, 1'h1, celloutsig_0_23z, celloutsig_0_22z, celloutsig_0_25z };
  assign celloutsig_0_0z = in_data[13:10] - in_data[54:51];
  assign celloutsig_1_14z = in_data[183:169] - { in_data[139:128], celloutsig_1_5z };
  assign celloutsig_0_17z = { in_data[46:42], celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_0z } - celloutsig_0_8z[14:3];
  assign celloutsig_0_37z = { celloutsig_0_17z[7:6], celloutsig_0_28z } ~^ celloutsig_0_34z[18:16];
  assign _05_[2] = _00_;
  assign _06_[1:0] = { _02_, _01_ };
  assign { out_data[128], out_data[105:96], out_data[39:32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_86z, celloutsig_0_87z };
endmodule
