

================================================================
== Vitis HLS Report for 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2'
================================================================
* Date:           Sun Sep  7 15:35:00 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        fmm_reduce_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.240 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |        3|        3|  30.000 ns|  30.000 ns|    1|    1|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_164_2  |        1|        1|         2|          1|          1|     0|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    255|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     58|    -|
|Register         |        -|    -|     168|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     168|    313|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln164_fu_178_p2     |         +|   0|  0|  41|          34|           2|
    |add_ln166_2_fu_153_p2   |         +|   0|  0|  42|          35|          35|
    |add_ln166_fu_163_p2     |         +|   0|  0|  24|          17|          17|
    |or_cond284_i_fu_219_p2  |       and|   0|  0|   2|           1|           1|
    |icmp_ln164_fu_184_p2    |      icmp|   0|  0|  41|          34|          34|
    |icmp_ln167_fu_196_p2    |      icmp|   0|  0|  39|          32|           1|
    |move_type_1_out         |    select|   0|  0|  32|           1|          32|
    |row2_1_out              |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 255|         156|         156|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_r_2     |  13|          3|   34|        102|
    |move_type_fu_46          |   9|          2|   32|         64|
    |r_fu_54                  |   9|          2|   34|         68|
    |row2_fu_50               |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  58|         13|  134|        302|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln164_reg_269        |  34|   0|   34|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |icmp_ln164_reg_274       |   1|   0|    1|          0|
    |move_type_fu_46          |  32|   0|   32|          0|
    |r_fu_54                  |  34|   0|   34|          0|
    |row2_fu_50               |  32|   0|   32|          0|
    |trunc_ln167_reg_264      |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 168|   0|  168|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                         Source Object                        |    C Type    |
+------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2|  return value|
|zext_ln164              |   in|   32|     ap_none|                                                    zext_ln164|        scalar|
|idxprom4_i12_i332_i_i   |   in|   17|     ap_none|                                         idxprom4_i12_i332_i_i|        scalar|
|M_e_address0            |  out|   17|   ap_memory|                                                           M_e|         array|
|M_e_ce0                 |  out|    1|   ap_memory|                                                           M_e|         array|
|M_e_q0                  |   in|   32|   ap_memory|                                                           M_e|         array|
|sext_ln164              |   in|   32|     ap_none|                                                    sext_ln164|        scalar|
|move_type_1_out         |  out|   32|      ap_vld|                                               move_type_1_out|       pointer|
|move_type_1_out_ap_vld  |  out|    1|      ap_vld|                                               move_type_1_out|       pointer|
|row2_1_out              |  out|   32|      ap_vld|                                                    row2_1_out|       pointer|
|row2_1_out_ap_vld       |  out|    1|      ap_vld|                                                    row2_1_out|       pointer|
+------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.23>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%move_type = alloca i32 1" [fmm_hls_greedy_potential.cpp:157->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 5 'alloca' 'move_type' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%row2 = alloca i32 1" [fmm_hls_greedy_potential.cpp:157->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 6 'alloca' 'row2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%r = alloca i32 1" [fmm_hls_greedy_potential.cpp:164->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 7 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln164_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln164"   --->   Operation 8 'read' 'sext_ln164_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%idxprom4_i12_i332_i_i_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %idxprom4_i12_i332_i_i"   --->   Operation 9 'read' 'idxprom4_i12_i332_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln164_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zext_ln164"   --->   Operation 10 'read' 'zext_ln164_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln164_cast = sext i32 %sext_ln164_read"   --->   Operation 11 'sext' 'sext_ln164_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln164_cast = zext i32 %zext_ln164_read"   --->   Operation 12 'zext' 'zext_ln164_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.14ns)   --->   "%store_ln164 = store i34 %zext_ln164_cast, i34 %r" [fmm_hls_greedy_potential.cpp:164->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 13 'store' 'store_ln164' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 14 [1/1] (1.14ns)   --->   "%store_ln157 = store i32 4294967295, i32 %row2" [fmm_hls_greedy_potential.cpp:157->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 14 'store' 'store_ln157' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 15 [1/1] (1.14ns)   --->   "%store_ln157 = store i32 0, i32 %move_type" [fmm_hls_greedy_potential.cpp:157->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 15 'store' 'store_ln157' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body17.i.i372.i.i"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%r_2 = load i34 %r" [fmm_hls_greedy_potential.cpp:164->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 17 'load' 'r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln166 = trunc i34 %r_2" [fmm_hls_greedy_potential.cpp:166->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 18 'trunc' 'trunc_ln166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i27.i8, i27 %trunc_ln166, i8 0" [fmm_hls_greedy_potential.cpp:166->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 19 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln166_3 = trunc i34 %r_2" [fmm_hls_greedy_potential.cpp:166->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 20 'trunc' 'trunc_ln166_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i29.i6, i29 %trunc_ln166_3, i6 0" [fmm_hls_greedy_potential.cpp:166->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 21 'bitconcatenate' 'p_shl6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.02ns)   --->   "%add_ln166_2 = add i35 %p_shl, i35 %p_shl6" [fmm_hls_greedy_potential.cpp:166->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 22 'add' 'add_ln166_2' <Predicate = true> <Delay = 2.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln166_4 = trunc i35 %add_ln166_2" [fmm_hls_greedy_potential.cpp:166->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 23 'trunc' 'trunc_ln166_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.65ns)   --->   "%add_ln166 = add i17 %trunc_ln166_4, i17 %idxprom4_i12_i332_i_i_read" [fmm_hls_greedy_potential.cpp:166->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 24 'add' 'add_ln166' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln166 = zext i17 %add_ln166" [fmm_hls_greedy_potential.cpp:166->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 25 'zext' 'zext_ln166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%M_e_addr = getelementptr i32 %M_e, i64 0, i64 %zext_ln166" [fmm_hls_greedy_potential.cpp:166->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 26 'getelementptr' 'M_e_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (2.41ns)   --->   "%v = load i17 %M_e_addr" [fmm_hls_greedy_potential.cpp:166->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 27 'load' 'v' <Predicate = true> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln167 = trunc i34 %r_2" [fmm_hls_greedy_potential.cpp:167->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 28 'trunc' 'trunc_ln167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.98ns)   --->   "%add_ln164 = add i34 %r_2, i34 17179869183" [fmm_hls_greedy_potential.cpp:164->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 29 'add' 'add_ln164' <Predicate = true> <Delay = 1.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.98ns)   --->   "%icmp_ln164 = icmp_sgt  i34 %add_ln164, i34 %sext_ln164_cast" [fmm_hls_greedy_potential.cpp:164->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 30 'icmp' 'icmp_ln164' <Predicate = true> <Delay = 1.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.13>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%move_type_3 = load i32 %move_type" [fmm_hls_greedy_potential.cpp:167->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 31 'load' 'move_type_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%row2_3 = load i32 %row2" [fmm_hls_greedy_potential.cpp:167->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 32 'load' 'row2_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln165 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [fmm_hls_greedy_potential.cpp:165->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 33 'specpipeline' 'specpipeline_ln165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%speclooptripcount_ln157 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 0, i64 0" [fmm_hls_greedy_potential.cpp:157->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 34 'speclooptripcount' 'speclooptripcount_ln157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln164 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [fmm_hls_greedy_potential.cpp:164->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 35 'specloopname' 'specloopname_ln164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/2] ( I:2.41ns O:2.41ns )   --->   "%v = load i17 %M_e_addr" [fmm_hls_greedy_potential.cpp:166->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 36 'load' 'v' <Predicate = true> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_2 : Operation 37 [1/1] (1.91ns)   --->   "%icmp_ln167 = icmp_eq  i32 %v, i32 0" [fmm_hls_greedy_potential.cpp:167->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 37 'icmp' 'icmp_ln167' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.65ns)   --->   "%move_type_4 = select i1 %icmp_ln167, i32 %move_type_3, i32 %v" [fmm_hls_greedy_potential.cpp:167->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 38 'select' 'move_type_4' <Predicate = true> <Delay = 0.65> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.65ns)   --->   "%row2_4 = select i1 %icmp_ln167, i32 %row2_3, i32 %trunc_ln167" [fmm_hls_greedy_potential.cpp:167->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 39 'select' 'row2_4' <Predicate = true> <Delay = 0.65> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.71ns)   --->   "%or_cond284_i = and i1 %icmp_ln167, i1 %icmp_ln164" [fmm_hls_greedy_potential.cpp:167->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 40 'and' 'or_cond284_i' <Predicate = true> <Delay = 0.71> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.14ns)   --->   "%store_ln164 = store i34 %add_ln164, i34 %r" [fmm_hls_greedy_potential.cpp:164->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 41 'store' 'store_ln164' <Predicate = true> <Delay = 1.14>
ST_2 : Operation 42 [1/1] (1.14ns)   --->   "%store_ln157 = store i32 %row2_4, i32 %row2" [fmm_hls_greedy_potential.cpp:157->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 42 'store' 'store_ln157' <Predicate = true> <Delay = 1.14>
ST_2 : Operation 43 [1/1] (1.14ns)   --->   "%store_ln157 = store i32 %move_type_4, i32 %move_type" [fmm_hls_greedy_potential.cpp:157->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 43 'store' 'store_ln157' <Predicate = true> <Delay = 1.14>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln167 = br i1 %or_cond284_i, void %cleanup36.i.i388.i.i.loopexit.exitStub, void %for.body17.i.i372.i.i" [fmm_hls_greedy_potential.cpp:167->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 44 'br' 'br_ln167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %move_type_1_out, i32 %move_type_4" [fmm_hls_greedy_potential.cpp:167->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 45 'write' 'write_ln167' <Predicate = (!or_cond284_i)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %row2_1_out, i32 %row2_4" [fmm_hls_greedy_potential.cpp:167->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 46 'write' 'write_ln167' <Predicate = (!or_cond284_i)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.14ns)   --->   "%ret_ln0 = ret"   --->   Operation 47 'ret' 'ret_ln0' <Predicate = (!or_cond284_i)> <Delay = 1.14>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln164]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ idxprom4_i12_i332_i_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ M_e]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sext_ln164]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ move_type_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ row2_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
move_type                  (alloca           ) [ 011]
row2                       (alloca           ) [ 011]
r                          (alloca           ) [ 011]
sext_ln164_read            (read             ) [ 000]
idxprom4_i12_i332_i_i_read (read             ) [ 000]
zext_ln164_read            (read             ) [ 000]
sext_ln164_cast            (sext             ) [ 000]
zext_ln164_cast            (zext             ) [ 000]
store_ln164                (store            ) [ 000]
store_ln157                (store            ) [ 000]
store_ln157                (store            ) [ 000]
br_ln0                     (br               ) [ 000]
r_2                        (load             ) [ 000]
trunc_ln166                (trunc            ) [ 000]
p_shl                      (bitconcatenate   ) [ 000]
trunc_ln166_3              (trunc            ) [ 000]
p_shl6                     (bitconcatenate   ) [ 000]
add_ln166_2                (add              ) [ 000]
trunc_ln166_4              (trunc            ) [ 000]
add_ln166                  (add              ) [ 000]
zext_ln166                 (zext             ) [ 000]
M_e_addr                   (getelementptr    ) [ 011]
trunc_ln167                (trunc            ) [ 011]
add_ln164                  (add              ) [ 011]
icmp_ln164                 (icmp             ) [ 011]
move_type_3                (load             ) [ 000]
row2_3                     (load             ) [ 000]
specpipeline_ln165         (specpipeline     ) [ 000]
speclooptripcount_ln157    (speclooptripcount) [ 000]
specloopname_ln164         (specloopname     ) [ 000]
v                          (load             ) [ 000]
icmp_ln167                 (icmp             ) [ 000]
move_type_4                (select           ) [ 000]
row2_4                     (select           ) [ 000]
or_cond284_i               (and              ) [ 011]
store_ln164                (store            ) [ 000]
store_ln157                (store            ) [ 000]
store_ln157                (store            ) [ 000]
br_ln167                   (br               ) [ 000]
write_ln167                (write            ) [ 000]
write_ln167                (write            ) [ 000]
ret_ln0                    (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln164">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln164"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="idxprom4_i12_i332_i_i">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="idxprom4_i12_i332_i_i"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="M_e">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_e"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sext_ln164">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln164"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="move_type_1_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="move_type_1_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="row2_1_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row2_1_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i17"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i27.i8"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i29.i6"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="move_type_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="move_type/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="row2_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row2/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="r_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="sext_ln164_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln164_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="idxprom4_i12_i332_i_i_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="17" slack="0"/>
<pin id="66" dir="0" index="1" bw="17" slack="0"/>
<pin id="67" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="idxprom4_i12_i332_i_i_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="zext_ln164_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln164_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="write_ln167_write_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="0" index="2" bw="32" slack="0"/>
<pin id="80" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="write_ln167_write_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="0" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="0"/>
<pin id="86" dir="0" index="2" bw="32" slack="0"/>
<pin id="87" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="M_e_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="17" slack="0"/>
<pin id="94" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_addr/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="17" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="sext_ln164_cast_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln164_cast/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="zext_ln164_cast_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln164_cast/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="store_ln164_store_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="34" slack="0"/>
<pin id="114" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln164/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="store_ln157_store_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln157/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="store_ln157_store_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="0"/>
<pin id="124" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln157/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="r_2_load_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="34" slack="0"/>
<pin id="128" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_2/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="trunc_ln166_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="34" slack="0"/>
<pin id="131" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln166/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="p_shl_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="35" slack="0"/>
<pin id="135" dir="0" index="1" bw="27" slack="0"/>
<pin id="136" dir="0" index="2" bw="1" slack="0"/>
<pin id="137" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="trunc_ln166_3_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="34" slack="0"/>
<pin id="143" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln166_3/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="p_shl6_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="35" slack="0"/>
<pin id="147" dir="0" index="1" bw="29" slack="0"/>
<pin id="148" dir="0" index="2" bw="1" slack="0"/>
<pin id="149" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="add_ln166_2_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="35" slack="0"/>
<pin id="155" dir="0" index="1" bw="35" slack="0"/>
<pin id="156" dir="1" index="2" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln166_2/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="trunc_ln166_4_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="35" slack="0"/>
<pin id="161" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln166_4/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="add_ln166_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="17" slack="0"/>
<pin id="165" dir="0" index="1" bw="17" slack="0"/>
<pin id="166" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln166/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="zext_ln166_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="17" slack="0"/>
<pin id="171" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln166/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="trunc_ln167_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="34" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln167/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="add_ln164_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="34" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln164/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="icmp_ln164_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="34" slack="0"/>
<pin id="186" dir="0" index="1" bw="34" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln164/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="move_type_3_load_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="1"/>
<pin id="192" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="move_type_3/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="row2_3_load_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="1"/>
<pin id="195" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row2_3/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="icmp_ln167_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln167/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="move_type_4_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="0" index="2" bw="32" slack="0"/>
<pin id="206" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="move_type_4/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="row2_4_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="32" slack="0"/>
<pin id="214" dir="0" index="2" bw="32" slack="1"/>
<pin id="215" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="row2_4/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="or_cond284_i_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="1"/>
<pin id="222" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond284_i/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="store_ln164_store_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="34" slack="1"/>
<pin id="226" dir="0" index="1" bw="34" slack="1"/>
<pin id="227" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln164/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="store_ln157_store_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="1"/>
<pin id="231" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln157/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="store_ln157_store_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="1"/>
<pin id="236" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln157/2 "/>
</bind>
</comp>

<comp id="238" class="1005" name="move_type_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="move_type "/>
</bind>
</comp>

<comp id="245" class="1005" name="row2_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="row2 "/>
</bind>
</comp>

<comp id="252" class="1005" name="r_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="34" slack="0"/>
<pin id="254" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="259" class="1005" name="M_e_addr_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="17" slack="1"/>
<pin id="261" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="M_e_addr "/>
</bind>
</comp>

<comp id="264" class="1005" name="trunc_ln167_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="1"/>
<pin id="266" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln167 "/>
</bind>
</comp>

<comp id="269" class="1005" name="add_ln164_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="34" slack="1"/>
<pin id="271" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="add_ln164 "/>
</bind>
</comp>

<comp id="274" class="1005" name="icmp_ln164_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="1"/>
<pin id="276" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln164 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="12" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="12" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="12" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="14" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="16" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="44" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="8" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="44" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="30" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="90" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="106"><net_src comp="58" pin="2"/><net_sink comp="103" pin=0"/></net>

<net id="110"><net_src comp="70" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="115"><net_src comp="107" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="120"><net_src comp="18" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="125"><net_src comp="20" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="132"><net_src comp="126" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="138"><net_src comp="22" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="129" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="140"><net_src comp="24" pin="0"/><net_sink comp="133" pin=2"/></net>

<net id="144"><net_src comp="126" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="150"><net_src comp="26" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="141" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="28" pin="0"/><net_sink comp="145" pin=2"/></net>

<net id="157"><net_src comp="133" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="145" pin="3"/><net_sink comp="153" pin=1"/></net>

<net id="162"><net_src comp="153" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="167"><net_src comp="159" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="64" pin="2"/><net_sink comp="163" pin=1"/></net>

<net id="172"><net_src comp="163" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="177"><net_src comp="126" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="182"><net_src comp="126" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="32" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="178" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="103" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="200"><net_src comp="97" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="20" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="207"><net_src comp="196" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="190" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="97" pin="3"/><net_sink comp="202" pin=2"/></net>

<net id="210"><net_src comp="202" pin="3"/><net_sink comp="76" pin=2"/></net>

<net id="216"><net_src comp="196" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="193" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="218"><net_src comp="211" pin="3"/><net_sink comp="83" pin=2"/></net>

<net id="223"><net_src comp="196" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="232"><net_src comp="211" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="237"><net_src comp="202" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="241"><net_src comp="46" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="243"><net_src comp="238" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="244"><net_src comp="238" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="248"><net_src comp="50" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="250"><net_src comp="245" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="251"><net_src comp="245" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="255"><net_src comp="54" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="257"><net_src comp="252" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="258"><net_src comp="252" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="262"><net_src comp="90" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="267"><net_src comp="174" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="272"><net_src comp="178" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="277"><net_src comp="184" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="219" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: M_e | {}
	Port: move_type_1_out | {2 }
	Port: row2_1_out | {2 }
 - Input state : 
	Port: greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2 : zext_ln164 | {1 }
	Port: greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2 : idxprom4_i12_i332_i_i | {1 }
	Port: greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2 : M_e | {1 2 }
	Port: greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2 : sext_ln164 | {1 }
  - Chain level:
	State 1
		store_ln164 : 1
		store_ln157 : 1
		store_ln157 : 1
		r_2 : 1
		trunc_ln166 : 2
		p_shl : 3
		trunc_ln166_3 : 2
		p_shl6 : 3
		add_ln166_2 : 4
		trunc_ln166_4 : 5
		add_ln166 : 6
		zext_ln166 : 7
		M_e_addr : 8
		v : 9
		trunc_ln167 : 2
		add_ln164 : 2
		icmp_ln164 : 3
	State 2
		icmp_ln167 : 1
		move_type_4 : 2
		row2_4 : 2
		or_cond284_i : 2
		store_ln157 : 3
		store_ln157 : 3
		br_ln167 : 2
		write_ln167 : 3
		write_ln167 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|
| Operation|            Functional Unit            |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|
|          |           add_ln166_2_fu_153          |    0    |    42   |
|    add   |            add_ln166_fu_163           |    0    |    24   |
|          |            add_ln164_fu_178           |    0    |    41   |
|----------|---------------------------------------|---------|---------|
|   icmp   |           icmp_ln164_fu_184           |    0    |    41   |
|          |           icmp_ln167_fu_196           |    0    |    39   |
|----------|---------------------------------------|---------|---------|
|  select  |           move_type_4_fu_202          |    0    |    32   |
|          |             row2_4_fu_211             |    0    |    32   |
|----------|---------------------------------------|---------|---------|
|    and   |          or_cond284_i_fu_219          |    0    |    2    |
|----------|---------------------------------------|---------|---------|
|          |       sext_ln164_read_read_fu_58      |    0    |    0    |
|   read   | idxprom4_i12_i332_i_i_read_read_fu_64 |    0    |    0    |
|          |       zext_ln164_read_read_fu_70      |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   write  |        write_ln167_write_fu_76        |    0    |    0    |
|          |        write_ln167_write_fu_83        |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   sext   |         sext_ln164_cast_fu_103        |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   zext   |         zext_ln164_cast_fu_107        |    0    |    0    |
|          |           zext_ln166_fu_169           |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |           trunc_ln166_fu_129          |    0    |    0    |
|   trunc  |          trunc_ln166_3_fu_141         |    0    |    0    |
|          |          trunc_ln166_4_fu_159         |    0    |    0    |
|          |           trunc_ln167_fu_174          |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|bitconcatenate|              p_shl_fu_133             |    0    |    0    |
|          |             p_shl6_fu_145             |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   Total  |                                       |    0    |   253   |
|----------|---------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  M_e_addr_reg_259 |   17   |
| add_ln164_reg_269 |   34   |
| icmp_ln164_reg_274|    1   |
| move_type_reg_238 |   32   |
|     r_reg_252     |   34   |
|    row2_reg_245   |   32   |
|trunc_ln167_reg_264|   32   |
+-------------------+--------+
|       Total       |   182  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_97 |  p0  |   2  |  17  |   34   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   34   ||  1.146  ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   253  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    0   |    9   |
|  Register |    -   |   182  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   182  |   262  |
+-----------+--------+--------+--------+
