Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Aug 16 15:13:30 2024
| Host         : MikeHP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                              Violations  
---------  ----------------  ---------------------------------------  ----------  
TIMING-8   Critical Warning  No common period between related clocks  2           
TIMING-16  Warning           Large setup violation                    76          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.613     -418.582                    497                 2394        0.141        0.000                      0                 2394        1.100        0.000                       0                  1042  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)           Period(ns)      Frequency(MHz)
-----                               ------------           ----------      --------------
clk_p                               {0.000 2.500}          5.000           200.000         
  clk_out2_block_clock_clk_wiz_0_0  {0.000 1.667}          3.333           300.000         
  clk_out_block_clock_clk_wiz_0_0   {0.000 68.333}         136.667         7.317           
    uart_clk                        {0.000 4373.333}       8746.667        0.114           
  clkfbout_block_clock_clk_wiz_0_0  {0.000 5.000}          10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_p                                                                                                                                                                                 1.100        0.000                       0                     1  
  clk_out2_block_clock_clk_wiz_0_0       -2.568     -193.462                    291                 1462        0.143        0.000                      0                 1462        1.163        0.000                       0                   988  
  clk_out_block_clock_clk_wiz_0_0       134.422        0.000                      0                   11        0.260        0.000                      0                   11       23.333        0.000                       0                     8  
    uart_clk                           8742.502        0.000                      0                   64        0.141        0.000                      0                   64     4372.833        0.000                       0                    42  
  clkfbout_block_clock_clk_wiz_0_0                                                                                                                                                    8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
uart_clk                          clk_out2_block_clock_clk_wiz_0_0       -1.465       -9.609                      8                    8        0.878        0.000                      0                    8  
uart_clk                          clk_out_block_clock_clk_wiz_0_0       134.804        0.000                      0                    1        0.475        0.000                      0                    1  
clk_out2_block_clock_clk_wiz_0_0  uart_clk                             5410.847        0.000                      0                   14        0.147        0.000                      0                   14  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                        From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        ----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                 clk_out2_block_clock_clk_wiz_0_0  clk_out2_block_clock_clk_wiz_0_0       -1.872     -214.266                    200                  851        0.555        0.000                      0                  851  
**async_default**                 uart_clk                          clk_out2_block_clock_clk_wiz_0_0       -2.613       -2.613                      1                    1        1.566        0.000                      0                    1  
**async_default**                 uart_clk                          uart_clk                             8743.663        0.000                      0                    1        0.910        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                        From Clock                        To Clock                        
----------                        ----------                        --------                        
(none)                            clk_out2_block_clock_clk_wiz_0_0                                    
(none)                            clkfbout_block_clock_clk_wiz_0_0                                    
(none)                            uart_clk                                                            
(none)                                                              clk_out2_block_clock_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_p
  To Clock:  clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_p }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_block_clock_clk_wiz_0_0
  To Clock:  clk_out2_block_clock_clk_wiz_0_0

Setup :          291  Failing Endpoints,  Worst Slack       -2.568ns,  Total Violation     -193.462ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.163ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.568ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/u_flip_flops/Stopff128/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_tdc/u_DecStop/r_bin_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_block_clock_clk_wiz_0_0 rise@3.333ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.760ns  (logic 1.220ns (21.181%)  route 4.540ns (78.819%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.179ns = ( 1.155 - 3.333 ) 
    Source Clock Delay      (SCD):    -2.634ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                       
    R3                                                0.000     0.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     0.000                         u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r                       u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970                         u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r                       u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101                         u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r                       u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         1.387    -2.634                         u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X87Y143        FDCE                                         r                       u_tdc/u_FineDelay/u_flip_flops/Stopff128/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X87Y143        FDCE (Prop_fdce_C_Q)         0.348    -2.286 f                       u_tdc/u_FineDelay/u_flip_flops/Stopff128/Q
                         net (fo=7, routed)           1.052    -1.234                         u_tdc/u_DecStop/wDecodeIn[128]
    SLICE_X93Y143        LUT6 (Prop_lut6_I0_O)        0.242    -0.992 f  Pblock_decode        u_tdc/u_DecStop/bin_inferred_i_455/O
                         net (fo=4, routed)           0.800    -0.192                         u_tdc/u_DecStop/bin_inferred_i_455_n_0
    SLICE_X95Y145        LUT6 (Prop_lut6_I1_O)        0.105    -0.087 r  Pblock_decode        u_tdc/u_DecStop/bin_inferred_i_213_replica/O
                         net (fo=4, routed)           0.684     0.598                         u_tdc/u_DecStop/bin_inferred_i_213_n_0_repN
    SLICE_X92Y145        LUT5 (Prop_lut5_I4_O)        0.105     0.703 r  Pblock_decode        u_tdc/u_DecStop/bin_inferred_i_63/O
                         net (fo=10, routed)          0.703     1.406                         u_tdc/u_DecStop/bin_inferred_i_63_n_0
    SLICE_X95Y151        LUT6 (Prop_lut6_I4_O)        0.105     1.511 r  Pblock_decode        u_tdc/u_DecStop/bin_inferred_i_19_replica_1/O
                         net (fo=1, routed)           0.232     1.743                         u_tdc/u_DecStop/bin_inferred_i_19_n_0_repN_1
    SLICE_X93Y150        LUT6 (Prop_lut6_I5_O)        0.105     1.848 f  Pblock_decode        u_tdc/u_DecStop/bin_inferred_i_32/O
                         net (fo=1, routed)           0.956     2.804                         u_tdc/u_DecStop/bin_inferred_i_32_n_0
    SLICE_X91Y156        LUT6 (Prop_lut6_I2_O)        0.105     2.909 r  Pblock_decode        u_tdc/u_DecStop/bin_inferred_i_7/O
                         net (fo=1, routed)           0.113     3.021                         u_tdc/u_DecStop/bin[2]
    SLICE_X91Y156        LUT3 (Prop_lut3_I1_O)        0.105     3.126 r  Pblock_decode        u_tdc/u_DecStop/r_bin[2]_i_1/O
                         net (fo=1, routed)           0.000     3.126                         u_tdc/u_DecStop/r_bin[2]_i_1_n_0
    SLICE_X91Y156        FDRE                                         r  Pblock_decode        u_tdc/u_DecStop/r_bin_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r                       
    R3                                                0.000     3.333 r                       clk_p (IN)
                         net (fo=0)                   0.000     3.333                         u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     4.184 r                       u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     5.202                         u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -1.651 r                       u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -0.201                         u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -0.124 r                       u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         1.279     1.155                         u_tdc/u_DecStop/clk
    SLICE_X91Y156        FDRE                                         r  Pblock_decode        u_tdc/u_DecStop/r_bin_reg[2]/C
                         clock pessimism             -0.563     0.592                           
                         clock uncertainty           -0.066     0.526                           
    SLICE_X91Y156        FDRE (Setup_fdre_C_D)        0.032     0.558    Pblock_decode          u_tdc/u_DecStop/r_bin_reg[2]
  -------------------------------------------------------------------
                         required time                          0.558                           
                         arrival time                          -3.126                           
  -------------------------------------------------------------------
                         slack                                 -2.568                           

Slack (VIOLATED) :        -2.459ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/u_flip_flops/Startff32/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_tdc/u_DecStart/r_bin_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_block_clock_clk_wiz_0_0 rise@3.333ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.746ns  (logic 1.220ns (21.232%)  route 4.526ns (78.768%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.160ns = ( 1.173 - 3.333 ) 
    Source Clock Delay      (SCD):    -2.645ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                       
    R3                                                0.000     0.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     0.000                         u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r                       u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970                         u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r                       u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101                         u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r                       u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         1.376    -2.645                         u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X85Y119        FDCE                                         r                       u_tdc/u_FineDelay/u_flip_flops/Startff32/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X85Y119        FDCE (Prop_fdce_C_Q)         0.348    -2.297 f                       u_tdc/u_FineDelay/u_flip_flops/Startff32/Q
                         net (fo=7, routed)           0.914    -1.382                         u_tdc/u_DecStart/wDecodeIn[32]
    SLICE_X91Y119        LUT6 (Prop_lut6_I1_O)        0.242    -1.140 r  Pblock_decode        u_tdc/u_DecStart/bin_inferred_i_345/O
                         net (fo=2, routed)           1.004    -0.136                         u_tdc/u_DecStart/bin_inferred_i_345_n_0
    SLICE_X90Y124        LUT6 (Prop_lut6_I3_O)        0.105    -0.031 r  Pblock_decode        u_tdc/u_DecStart/bin_inferred_i_490/O
                         net (fo=2, routed)           0.377     0.346                         u_tdc/u_DecStart/bin_inferred_i_490_n_0
    SLICE_X91Y123        LUT5 (Prop_lut5_I4_O)        0.105     0.451 f  Pblock_decode        u_tdc/u_DecStart/bin_inferred_i_285/O
                         net (fo=3, routed)           0.372     0.823                         u_tdc/u_DecStart/bin_inferred_i_285_n_0
    SLICE_X91Y125        LUT6 (Prop_lut6_I0_O)        0.105     0.928 f  Pblock_decode        u_tdc/u_DecStart/bin_inferred_i_146/O
                         net (fo=1, routed)           0.485     1.413                         u_tdc/u_DecStart/bin_inferred_i_146_n_0
    SLICE_X91Y125        LUT5 (Prop_lut5_I2_O)        0.105     1.518 f  Pblock_decode        u_tdc/u_DecStart/bin_inferred_i_40/O
                         net (fo=1, routed)           1.262     2.780                         u_tdc/u_DecStart/bin_inferred_i_40_n_0
    SLICE_X95Y148        LUT6 (Prop_lut6_I2_O)        0.105     2.885 r  Pblock_decode        u_tdc/u_DecStart/bin_inferred_i_9/O
                         net (fo=1, routed)           0.112     2.996                         u_tdc/u_DecStart/bin[0]
    SLICE_X95Y148        LUT3 (Prop_lut3_I1_O)        0.105     3.101 r  Pblock_decode        u_tdc/u_DecStart/r_bin[0]_i_1/O
                         net (fo=1, routed)           0.000     3.101                         u_tdc/u_DecStart/r_bin[0]_i_1_n_0
    SLICE_X95Y148        FDRE                                         r  Pblock_decode        u_tdc/u_DecStart/r_bin_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r                       
    R3                                                0.000     3.333 r                       clk_p (IN)
                         net (fo=0)                   0.000     3.333                         u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     4.184 r                       u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     5.202                         u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -1.651 r                       u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -0.201                         u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -0.124 r                       u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         1.298     1.173                         u_tdc/u_DecStart/clk
    SLICE_X95Y148        FDRE                                         r  Pblock_decode        u_tdc/u_DecStart/r_bin_reg[0]/C
                         clock pessimism             -0.497     0.677                           
                         clock uncertainty           -0.066     0.611                           
    SLICE_X95Y148        FDRE (Setup_fdre_C_D)        0.032     0.643    Pblock_decode          u_tdc/u_DecStart/r_bin_reg[0]
  -------------------------------------------------------------------
                         required time                          0.643                           
                         arrival time                          -3.101                           
  -------------------------------------------------------------------
                         slack                                 -2.459                           

Slack (VIOLATED) :        -2.338ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/u_flip_flops/Startff240/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_tdc/u_DecStart/r_bin_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_block_clock_clk_wiz_0_0 rise@3.333ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.615ns  (logic 1.115ns (19.858%)  route 4.500ns (80.142%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.161ns = ( 1.172 - 3.333 ) 
    Source Clock Delay      (SCD):    -2.661ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                       
    R3                                                0.000     0.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     0.000                         u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r                       u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970                         u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r                       u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101                         u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r                       u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         1.359    -2.661                         u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X85Y171        FDCE                                         r                       u_tdc/u_FineDelay/u_flip_flops/Startff240/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X85Y171        FDCE (Prop_fdce_C_Q)         0.348    -2.313 r                       u_tdc/u_FineDelay/u_flip_flops/Startff240/Q
                         net (fo=6, routed)           0.996    -1.317                         u_tdc/u_DecStart/wDecodeIn[240]
    SLICE_X89Y169        LUT6 (Prop_lut6_I0_O)        0.242    -1.075 f  Pblock_decode        u_tdc/u_DecStart/bin_inferred_i_253/O
                         net (fo=3, routed)           0.785    -0.289                         u_tdc/u_DecStart/bin_inferred_i_253_n_0
    SLICE_X89Y170        LUT5 (Prop_lut5_I2_O)        0.105    -0.184 r  Pblock_decode        u_tdc/u_DecStart/bin_inferred_i_83/O
                         net (fo=9, routed)           0.621     0.437                         u_tdc/u_DecStart/bin_inferred_i_83_n_0
    SLICE_X90Y167        LUT5 (Prop_lut5_I0_O)        0.105     0.542 r  Pblock_decode        u_tdc/u_DecStart/bin_inferred_i_125/O
                         net (fo=1, routed)           0.711     1.253                         u_tdc/u_DecStart/bin_inferred_i_125_n_0
    SLICE_X90Y164        LUT6 (Prop_lut6_I2_O)        0.105     1.358 r  Pblock_decode        u_tdc/u_DecStart/bin_inferred_i_34/O
                         net (fo=1, routed)           1.261     2.618                         u_tdc/u_DecStart/bin_inferred_i_34_n_0
    SLICE_X92Y141        LUT6 (Prop_lut6_I1_O)        0.105     2.723 r  Pblock_decode        u_tdc/u_DecStart/bin_inferred_i_8/O
                         net (fo=1, routed)           0.125     2.849                         u_tdc/u_DecStart/bin[1]
    SLICE_X92Y141        LUT3 (Prop_lut3_I1_O)        0.105     2.954 r  Pblock_decode        u_tdc/u_DecStart/r_bin[1]_i_1/O
                         net (fo=1, routed)           0.000     2.954                         u_tdc/u_DecStart/r_bin[1]_i_1_n_0
    SLICE_X92Y141        FDRE                                         r  Pblock_decode        u_tdc/u_DecStart/r_bin_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r                       
    R3                                                0.000     3.333 r                       clk_p (IN)
                         net (fo=0)                   0.000     3.333                         u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     4.184 r                       u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     5.202                         u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -1.651 r                       u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -0.201                         u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -0.124 r                       u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         1.297     1.172                         u_tdc/u_DecStart/clk
    SLICE_X92Y141        FDRE                                         r  Pblock_decode        u_tdc/u_DecStart/r_bin_reg[1]/C
                         clock pessimism             -0.563     0.610                           
                         clock uncertainty           -0.066     0.544                           
    SLICE_X92Y141        FDRE (Setup_fdre_C_D)        0.072     0.616    Pblock_decode          u_tdc/u_DecStart/r_bin_reg[1]
  -------------------------------------------------------------------
                         required time                          0.616                           
                         arrival time                          -2.954                           
  -------------------------------------------------------------------
                         slack                                 -2.338                           

Slack (VIOLATED) :        -2.253ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/u_flip_flops/Startff272/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_tdc/u_DecStart/r_bin_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_block_clock_clk_wiz_0_0 rise@3.333ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.487ns  (logic 1.220ns (22.234%)  route 4.267ns (77.766%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.160ns = ( 1.173 - 3.333 ) 
    Source Clock Delay      (SCD):    -2.659ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                       
    R3                                                0.000     0.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     0.000                         u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r                       u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970                         u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r                       u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101                         u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r                       u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         1.361    -2.659                         u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X85Y179        FDCE                                         r                       u_tdc/u_FineDelay/u_flip_flops/Startff272/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X85Y179        FDCE (Prop_fdce_C_Q)         0.348    -2.311 r                       u_tdc/u_FineDelay/u_flip_flops/Startff272/Q
                         net (fo=9, routed)           0.929    -1.382                         u_tdc/u_DecStart/wDecodeIn[272]
    SLICE_X91Y177        LUT5 (Prop_lut5_I1_O)        0.242    -1.140 f  Pblock_decode        u_tdc/u_DecStart/bin_inferred_i_166/O
                         net (fo=2, routed)           0.333    -0.807                         u_tdc/u_DecStart/bin_inferred_i_166_n_0
    SLICE_X90Y176        LUT6 (Prop_lut6_I5_O)        0.105    -0.702 f  Pblock_decode        u_tdc/u_DecStart/bin_inferred_i_46/O
                         net (fo=6, routed)           0.996     0.294                         u_tdc/u_DecStart/bin_inferred_i_46_n_0
    SLICE_X91Y164        LUT4 (Prop_lut4_I2_O)        0.105     0.399 r  Pblock_decode        u_tdc/u_DecStart/bin_inferred_i_56/O
                         net (fo=4, routed)           0.357     0.756                         u_tdc/u_DecStart/bin_inferred_i_56_n_0
    SLICE_X91Y166        LUT5 (Prop_lut5_I3_O)        0.105     0.861 r  Pblock_decode        u_tdc/u_DecStart/bin_inferred_i_118/O
                         net (fo=1, routed)           0.478     1.339                         u_tdc/u_DecStart/bin_inferred_i_118_n_0
    SLICE_X90Y167        LUT6 (Prop_lut6_I3_O)        0.105     1.444 r  Pblock_decode        u_tdc/u_DecStart/bin_inferred_i_32/O
                         net (fo=1, routed)           1.058     2.502                         u_tdc/u_DecStart/bin_inferred_i_32_n_0
    SLICE_X93Y143        LUT6 (Prop_lut6_I5_O)        0.105     2.607 r  Pblock_decode        u_tdc/u_DecStart/bin_inferred_i_7/O
                         net (fo=1, routed)           0.116     2.723                         u_tdc/u_DecStart/bin[2]
    SLICE_X93Y143        LUT3 (Prop_lut3_I1_O)        0.105     2.828 r  Pblock_decode        u_tdc/u_DecStart/r_bin[2]_i_1/O
                         net (fo=1, routed)           0.000     2.828                         u_tdc/u_DecStart/r_bin[2]_i_1_n_0
    SLICE_X93Y143        FDRE                                         r  Pblock_decode        u_tdc/u_DecStart/r_bin_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r                       
    R3                                                0.000     3.333 r                       clk_p (IN)
                         net (fo=0)                   0.000     3.333                         u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     4.184 r                       u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     5.202                         u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -1.651 r                       u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -0.201                         u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -0.124 r                       u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         1.298     1.173                         u_tdc/u_DecStart/clk
    SLICE_X93Y143        FDRE                                         r  Pblock_decode        u_tdc/u_DecStart/r_bin_reg[2]/C
                         clock pessimism             -0.563     0.611                           
                         clock uncertainty           -0.066     0.545                           
    SLICE_X93Y143        FDRE (Setup_fdre_C_D)        0.030     0.575    Pblock_decode          u_tdc/u_DecStart/r_bin_reg[2]
  -------------------------------------------------------------------
                         required time                          0.575                           
                         arrival time                          -2.828                           
  -------------------------------------------------------------------
                         slack                                 -2.253                           

Slack (VIOLATED) :        -2.227ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/u_flip_flops/Stopff84/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_tdc/u_DecStop/r_bin_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_block_clock_clk_wiz_0_0 rise@3.333ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.428ns  (logic 1.220ns (22.477%)  route 4.208ns (77.523%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.179ns = ( 1.155 - 3.333 ) 
    Source Clock Delay      (SCD):    -2.643ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                       
    R3                                                0.000     0.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     0.000                         u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r                       u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970                         u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r                       u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101                         u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r                       u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         1.378    -2.643                         u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X87Y132        FDCE                                         r                       u_tdc/u_FineDelay/u_flip_flops/Stopff84/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X87Y132        FDCE (Prop_fdce_C_Q)         0.348    -2.295 f                       u_tdc/u_FineDelay/u_flip_flops/Stopff84/Q
                         net (fo=6, routed)           0.917    -1.377                         u_tdc/u_DecStop/wDecodeIn[84]
    SLICE_X90Y132        LUT6 (Prop_lut6_I0_O)        0.242    -1.135 f  Pblock_decode        u_tdc/u_DecStop/bin_inferred_i_85/O
                         net (fo=5, routed)           0.712    -0.423                         u_tdc/u_DecStop/bin_inferred_i_85_n_0
    SLICE_X91Y132        LUT6 (Prop_lut6_I5_O)        0.105    -0.318 r  Pblock_decode        u_tdc/u_DecStop/bin_inferred_i_68/O
                         net (fo=8, routed)           0.841     0.522                         u_tdc/u_DecStop/bin_inferred_i_68_n_0
    SLICE_X95Y140        LUT4 (Prop_lut4_I3_O)        0.105     0.627 f  Pblock_decode        u_tdc/u_DecStop/bin_inferred_i_384_comp_1/O
                         net (fo=1, routed)           0.506     1.134                         u_tdc/u_DecStop/bin_inferred_i_384_n_0
    SLICE_X95Y141        LUT6 (Prop_lut6_I3_O)        0.105     1.239 f  Pblock_decode        u_tdc/u_DecStop/bin_inferred_i_144_comp/O
                         net (fo=1, routed)           0.869     2.108                         u_tdc/u_DecStop/bin_inferred_i_144_n_0
    SLICE_X88Y151        LUT6 (Prop_lut6_I5_O)        0.105     2.213 r  Pblock_decode        u_tdc/u_DecStop/bin_inferred_i_41/O
                         net (fo=1, routed)           0.249     2.462                         u_tdc/u_DecStop/bin_inferred_i_41_n_0
    SLICE_X91Y152        LUT6 (Prop_lut6_I1_O)        0.105     2.567 r  Pblock_decode        u_tdc/u_DecStop/bin_inferred_i_9/O
                         net (fo=1, routed)           0.113     2.680                         u_tdc/u_DecStop/bin[0]
    SLICE_X91Y152        LUT3 (Prop_lut3_I1_O)        0.105     2.785 r  Pblock_decode        u_tdc/u_DecStop/r_bin[0]_i_1/O
                         net (fo=1, routed)           0.000     2.785                         u_tdc/u_DecStop/r_bin[0]_i_1_n_0
    SLICE_X91Y152        FDRE                                         r  Pblock_decode        u_tdc/u_DecStop/r_bin_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r                       
    R3                                                0.000     3.333 r                       clk_p (IN)
                         net (fo=0)                   0.000     3.333                         u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     4.184 r                       u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     5.202                         u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -1.651 r                       u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -0.201                         u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -0.124 r                       u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         1.279     1.155                         u_tdc/u_DecStop/clk
    SLICE_X91Y152        FDRE                                         r  Pblock_decode        u_tdc/u_DecStop/r_bin_reg[0]/C
                         clock pessimism             -0.563     0.592                           
                         clock uncertainty           -0.066     0.526                           
    SLICE_X91Y152        FDRE (Setup_fdre_C_D)        0.032     0.558    Pblock_decode          u_tdc/u_DecStop/r_bin_reg[0]
  -------------------------------------------------------------------
                         required time                          0.558                           
                         arrival time                          -2.785                           
  -------------------------------------------------------------------
                         slack                                 -2.227                           

Slack (VIOLATED) :        -2.160ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/u_flip_flops/Stopff38/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_tdc/u_DecStop/r_bin_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_block_clock_clk_wiz_0_0 rise@3.333ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.448ns  (logic 1.217ns (22.337%)  route 4.231ns (77.663%))
  Logic Levels:           7  (LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.160ns = ( 1.173 - 3.333 ) 
    Source Clock Delay      (SCD):    -2.646ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                       
    R3                                                0.000     0.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     0.000                         u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r                       u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970                         u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r                       u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101                         u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r                       u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         1.375    -2.646                         u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X87Y120        FDCE                                         r                       u_tdc/u_FineDelay/u_flip_flops/Stopff38/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X87Y120        FDCE (Prop_fdce_C_Q)         0.348    -2.298 r                       u_tdc/u_FineDelay/u_flip_flops/Stopff38/Q
                         net (fo=7, routed)           0.990    -1.307                         u_tdc/u_DecStop/wDecodeIn[38]
    SLICE_X91Y124        LUT5 (Prop_lut5_I2_O)        0.239    -1.068 f  Pblock_decode        u_tdc/u_DecStop/bin_inferred_i_114/O
                         net (fo=4, routed)           0.646    -0.423                         u_tdc/u_DecStop/bin_inferred_i_114_n_0
    SLICE_X92Y124        LUT3 (Prop_lut3_I1_O)        0.105    -0.318 r  Pblock_decode        u_tdc/u_DecStop/bin_inferred_i_115/O
                         net (fo=5, routed)           1.034     0.716                         u_tdc/u_DecStop/bin_inferred_i_115_n_0
    SLICE_X92Y129        LUT6 (Prop_lut6_I1_O)        0.105     0.821 r  Pblock_decode        u_tdc/u_DecStop/bin_inferred_i_142_replica_comp/O
                         net (fo=3, routed)           0.430     1.251                         u_tdc/u_DecStop/bin_inferred_i_142_n_0_repN_1
    SLICE_X93Y137        LUT5 (Prop_lut5_I4_O)        0.105     1.356 r  Pblock_decode        u_tdc/u_DecStop/bin_inferred_i_91/O
                         net (fo=1, routed)           0.497     1.854                         u_tdc/u_DecStop/bin_inferred_i_91_n_0
    SLICE_X92Y144        LUT6 (Prop_lut6_I1_O)        0.105     1.959 r  Pblock_decode        u_tdc/u_DecStop/bin_inferred_i_27/O
                         net (fo=1, routed)           0.429     2.388                         u_tdc/u_DecStop/bin_inferred_i_27_n_0
    SLICE_X95Y146        LUT6 (Prop_lut6_I2_O)        0.105     2.493 r  Pblock_decode        u_tdc/u_DecStop/bin_inferred_i_6/O
                         net (fo=1, routed)           0.205     2.698                         u_tdc/u_DecStop/bin[3]
    SLICE_X95Y146        LUT3 (Prop_lut3_I1_O)        0.105     2.803 r  Pblock_decode        u_tdc/u_DecStop/r_bin[3]_i_1/O
                         net (fo=1, routed)           0.000     2.803                         u_tdc/u_DecStop/r_bin[3]_i_1_n_0
    SLICE_X95Y146        FDRE                                         r  Pblock_decode        u_tdc/u_DecStop/r_bin_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r                       
    R3                                                0.000     3.333 r                       clk_p (IN)
                         net (fo=0)                   0.000     3.333                         u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     4.184 r                       u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     5.202                         u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -1.651 r                       u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -0.201                         u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -0.124 r                       u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         1.298     1.173                         u_tdc/u_DecStop/clk
    SLICE_X95Y146        FDRE                                         r  Pblock_decode        u_tdc/u_DecStop/r_bin_reg[3]/C
                         clock pessimism             -0.497     0.677                           
                         clock uncertainty           -0.066     0.611                           
    SLICE_X95Y146        FDRE (Setup_fdre_C_D)        0.032     0.643    Pblock_decode          u_tdc/u_DecStop/r_bin_reg[3]
  -------------------------------------------------------------------
                         required time                          0.643                           
                         arrival time                          -2.803                           
  -------------------------------------------------------------------
                         slack                                 -2.160                           

Slack (VIOLATED) :        -2.104ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/u_flip_flops/Stopff47/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_tdc/u_DecStop/r_bin_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_block_clock_clk_wiz_0_0 rise@3.333ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.358ns  (logic 1.009ns (18.831%)  route 4.349ns (81.169%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.174ns = ( 1.160 - 3.333 ) 
    Source Clock Delay      (SCD):    -2.649ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                       
    R3                                                0.000     0.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     0.000                         u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r                       u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970                         u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r                       u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101                         u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r                       u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         1.372    -2.649                         u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X87Y122        FDCE                                         r                       u_tdc/u_FineDelay/u_flip_flops/Stopff47/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X87Y122        FDCE (Prop_fdce_C_Q)         0.379    -2.270 f                       u_tdc/u_FineDelay/u_flip_flops/Stopff47/Q
                         net (fo=10, routed)          1.144    -1.126                         u_tdc/u_DecStop/wDecodeIn[47]
    SLICE_X90Y123        LUT5 (Prop_lut5_I2_O)        0.105    -1.021 f  Pblock_decode        u_tdc/u_DecStop/bin_inferred_i_471/O
                         net (fo=2, routed)           0.670    -0.351                         u_tdc/u_DecStop/bin_inferred_i_471_n_0
    SLICE_X93Y129        LUT6 (Prop_lut6_I3_O)        0.105    -0.246 f  Pblock_decode        u_tdc/u_DecStop/bin_inferred_i_245_rewire/O
                         net (fo=5, routed)           0.678     0.432                         u_tdc/u_DecStop/bin_inferred_i_245_n_0
    SLICE_X93Y127        LUT5 (Prop_lut5_I2_O)        0.105     0.537 f  Pblock_decode        u_tdc/u_DecStop/bin_inferred_i_77/O
                         net (fo=3, routed)           1.067     1.604                         u_tdc/u_DecStop/bin_inferred_i_77_n_0
    SLICE_X94Y143        LUT6 (Prop_lut6_I1_O)        0.105     1.709 r  Pblock_decode        u_tdc/u_DecStop/bin_inferred_i_24/O
                         net (fo=1, routed)           0.661     2.370                         u_tdc/u_DecStop/bin_inferred_i_24_n_0
    SLICE_X94Y156        LUT6 (Prop_lut6_I3_O)        0.105     2.475 r  Pblock_decode        u_tdc/u_DecStop/bin_inferred_i_5/O
                         net (fo=1, routed)           0.130     2.604                         u_tdc/u_DecStop/bin[4]
    SLICE_X94Y156        LUT3 (Prop_lut3_I1_O)        0.105     2.709 r  Pblock_decode        u_tdc/u_DecStop/r_bin[4]_i_1/O
                         net (fo=1, routed)           0.000     2.709                         u_tdc/u_DecStop/r_bin[4]_i_1_n_0
    SLICE_X94Y156        FDRE                                         r  Pblock_decode        u_tdc/u_DecStop/r_bin_reg[4]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r                       
    R3                                                0.000     3.333 r                       clk_p (IN)
                         net (fo=0)                   0.000     3.333                         u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     4.184 r                       u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     5.202                         u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -1.651 r                       u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -0.201                         u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -0.124 r                       u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         1.284     1.160                         u_tdc/u_DecStop/clk
    SLICE_X94Y156        FDRE                                         r  Pblock_decode        u_tdc/u_DecStop/r_bin_reg[4]/C
                         clock pessimism             -0.563     0.597                           
                         clock uncertainty           -0.066     0.531                           
    SLICE_X94Y156        FDRE (Setup_fdre_C_D)        0.074     0.605    Pblock_decode          u_tdc/u_DecStop/r_bin_reg[4]
  -------------------------------------------------------------------
                         required time                          0.605                           
                         arrival time                          -2.709                           
  -------------------------------------------------------------------
                         slack                                 -2.104                           

Slack (VIOLATED) :        -2.096ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/u_flip_flops/Startff272/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_tdc/u_DecStart/r_bin_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_block_clock_clk_wiz_0_0 rise@3.333ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.367ns  (logic 1.115ns (20.775%)  route 4.252ns (79.225%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.165ns = ( 1.168 - 3.333 ) 
    Source Clock Delay      (SCD):    -2.659ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                       
    R3                                                0.000     0.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     0.000                         u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r                       u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970                         u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r                       u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101                         u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r                       u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         1.361    -2.659                         u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X85Y179        FDCE                                         r                       u_tdc/u_FineDelay/u_flip_flops/Startff272/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X85Y179        FDCE (Prop_fdce_C_Q)         0.348    -2.311 r                       u_tdc/u_FineDelay/u_flip_flops/Startff272/Q
                         net (fo=9, routed)           0.929    -1.382                         u_tdc/u_DecStart/wDecodeIn[272]
    SLICE_X91Y177        LUT5 (Prop_lut5_I1_O)        0.242    -1.140 f  Pblock_decode        u_tdc/u_DecStart/bin_inferred_i_166/O
                         net (fo=2, routed)           0.333    -0.807                         u_tdc/u_DecStart/bin_inferred_i_166_n_0
    SLICE_X90Y176        LUT6 (Prop_lut6_I5_O)        0.105    -0.702 f  Pblock_decode        u_tdc/u_DecStart/bin_inferred_i_46/O
                         net (fo=6, routed)           0.996     0.294                         u_tdc/u_DecStart/bin_inferred_i_46_n_0
    SLICE_X91Y164        LUT4 (Prop_lut4_I2_O)        0.105     0.399 r  Pblock_decode        u_tdc/u_DecStart/bin_inferred_i_56/O
                         net (fo=4, routed)           0.720     1.119                         u_tdc/u_DecStart/bin_inferred_i_56_n_0
    SLICE_X91Y157        LUT5 (Prop_lut5_I1_O)        0.105     1.224 r  Pblock_decode        u_tdc/u_DecStart/bin_inferred_i_13/O
                         net (fo=4, routed)           1.020     2.244                         u_tdc/u_DecStart/bin_inferred_i_13_n_0
    SLICE_X89Y146        LUT6 (Prop_lut6_I0_O)        0.105     2.349 r  Pblock_decode        u_tdc/u_DecStart/bin_inferred_i_3/O
                         net (fo=1, routed)           0.254     2.603                         u_tdc/u_DecStart/bin[6]
    SLICE_X90Y146        LUT3 (Prop_lut3_I1_O)        0.105     2.708 r  Pblock_decode        u_tdc/u_DecStart/r_bin[6]_i_1/O
                         net (fo=1, routed)           0.000     2.708                         u_tdc/u_DecStart/r_bin[6]_i_1_n_0
    SLICE_X90Y146        FDRE                                         r  Pblock_decode        u_tdc/u_DecStart/r_bin_reg[6]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r                       
    R3                                                0.000     3.333 r                       clk_p (IN)
                         net (fo=0)                   0.000     3.333                         u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     4.184 r                       u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     5.202                         u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -1.651 r                       u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -0.201                         u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -0.124 r                       u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         1.293     1.168                         u_tdc/u_DecStart/clk
    SLICE_X90Y146        FDRE                                         r  Pblock_decode        u_tdc/u_DecStart/r_bin_reg[6]/C
                         clock pessimism             -0.563     0.606                           
                         clock uncertainty           -0.066     0.540                           
    SLICE_X90Y146        FDRE (Setup_fdre_C_D)        0.072     0.612    Pblock_decode          u_tdc/u_DecStart/r_bin_reg[6]
  -------------------------------------------------------------------
                         required time                          0.612                           
                         arrival time                          -2.708                           
  -------------------------------------------------------------------
                         slack                                 -2.096                           

Slack (VIOLATED) :        -2.094ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/u_flip_flops/Stopff246/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_tdc/u_DecStop/r_bin_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_block_clock_clk_wiz_0_0 rise@3.333ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.380ns  (logic 1.112ns (20.668%)  route 4.268ns (79.332%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.157ns = ( 1.176 - 3.333 ) 
    Source Clock Delay      (SCD):    -2.662ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                       
    R3                                                0.000     0.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     0.000                         u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r                       u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970                         u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r                       u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101                         u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r                       u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         1.358    -2.662                         u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X87Y172        FDCE                                         r                       u_tdc/u_FineDelay/u_flip_flops/Stopff246/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X87Y172        FDCE (Prop_fdce_C_Q)         0.348    -2.314 f                       u_tdc/u_FineDelay/u_flip_flops/Stopff246/Q
                         net (fo=8, routed)           0.930    -1.384                         u_tdc/u_DecStop/wDecodeIn[246]
    SLICE_X89Y172        LUT6 (Prop_lut6_I0_O)        0.239    -1.145 f  Pblock_decode        u_tdc/u_DecStop/bin_inferred_i_439/O
                         net (fo=3, routed)           0.692    -0.453                         u_tdc/u_DecStop/bin_inferred_i_439_n_0
    SLICE_X88Y170        LUT6 (Prop_lut6_I0_O)        0.105    -0.348 r  Pblock_decode        u_tdc/u_DecStop/bin_inferred_i_193/O
                         net (fo=5, routed)           0.624     0.276                         u_tdc/u_DecStop/bin_inferred_i_193_n_0
    SLICE_X91Y168        LUT6 (Prop_lut6_I2_O)        0.105     0.381 r  Pblock_decode        u_tdc/u_DecStop/bin_inferred_i_57/O
                         net (fo=6, routed)           1.488     1.868                         u_tdc/u_DecStop/bin_inferred_i_57_n_0
    SLICE_X97Y144        LUT6 (Prop_lut6_I1_O)        0.105     1.973 f  Pblock_decode        u_tdc/u_DecStop/bin_inferred_i_35/O
                         net (fo=1, routed)           0.413     2.387                         u_tdc/u_DecStop/bin_inferred_i_35_n_0
    SLICE_X96Y144        LUT6 (Prop_lut6_I0_O)        0.105     2.492 r  Pblock_decode        u_tdc/u_DecStop/bin_inferred_i_8/O
                         net (fo=1, routed)           0.121     2.613                         u_tdc/u_DecStop/bin[1]
    SLICE_X96Y144        LUT3 (Prop_lut3_I1_O)        0.105     2.718 r  Pblock_decode        u_tdc/u_DecStop/r_bin[1]_i_1/O
                         net (fo=1, routed)           0.000     2.718                         u_tdc/u_DecStop/r_bin[1]_i_1_n_0
    SLICE_X96Y144        FDRE                                         r  Pblock_decode        u_tdc/u_DecStop/r_bin_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r                       
    R3                                                0.000     3.333 r                       clk_p (IN)
                         net (fo=0)                   0.000     3.333                         u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     4.184 r                       u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     5.202                         u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -1.651 r                       u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -0.201                         u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -0.124 r                       u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         1.301     1.176                         u_tdc/u_DecStop/clk
    SLICE_X96Y144        FDRE                                         r  Pblock_decode        u_tdc/u_DecStop/r_bin_reg[1]/C
                         clock pessimism             -0.563     0.614                           
                         clock uncertainty           -0.066     0.548                           
    SLICE_X96Y144        FDRE (Setup_fdre_C_D)        0.076     0.624    Pblock_decode          u_tdc/u_DecStop/r_bin_reg[1]
  -------------------------------------------------------------------
                         required time                          0.624                           
                         arrival time                          -2.718                           
  -------------------------------------------------------------------
                         slack                                 -2.094                           

Slack (VIOLATED) :        -2.087ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/u_flip_flops/Startff240/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_tdc/u_DecStart/r_bin_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_block_clock_clk_wiz_0_0 rise@3.333ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.414ns  (logic 1.115ns (20.594%)  route 4.299ns (79.406%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.179ns = ( 1.155 - 3.333 ) 
    Source Clock Delay      (SCD):    -2.661ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                       
    R3                                                0.000     0.000 r                       clk_p (IN)
                         net (fo=0)                   0.000     0.000                         u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r                       u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970                         u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r                       u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101                         u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r                       u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         1.359    -2.661                         u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X85Y171        FDCE                                         r                       u_tdc/u_FineDelay/u_flip_flops/Startff240/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X85Y171        FDCE (Prop_fdce_C_Q)         0.348    -2.313 r                       u_tdc/u_FineDelay/u_flip_flops/Startff240/Q
                         net (fo=6, routed)           0.996    -1.317                         u_tdc/u_DecStart/wDecodeIn[240]
    SLICE_X89Y169        LUT6 (Prop_lut6_I0_O)        0.242    -1.075 f  Pblock_decode        u_tdc/u_DecStart/bin_inferred_i_253/O
                         net (fo=3, routed)           0.785    -0.289                         u_tdc/u_DecStart/bin_inferred_i_253_n_0
    SLICE_X89Y170        LUT5 (Prop_lut5_I2_O)        0.105    -0.184 r  Pblock_decode        u_tdc/u_DecStart/bin_inferred_i_83/O
                         net (fo=9, routed)           0.928     0.744                         u_tdc/u_DecStart/bin_inferred_i_83_n_0
    SLICE_X91Y162        LUT4 (Prop_lut4_I0_O)        0.105     0.849 r  Pblock_decode        u_tdc/u_DecStart/bin_inferred_i_96/O
                         net (fo=1, routed)           0.880     1.728                         u_tdc/u_DecStart/bin_inferred_i_96_n_0
    SLICE_X91Y155        LUT6 (Prop_lut6_I5_O)        0.105     1.833 r  Pblock_decode        u_tdc/u_DecStart/bin_inferred_i_24/O
                         net (fo=1, routed)           0.588     2.421                         u_tdc/u_DecStart/bin_inferred_i_24_n_0
    SLICE_X90Y154        LUT6 (Prop_lut6_I1_O)        0.105     2.526 r  Pblock_decode        u_tdc/u_DecStart/bin_inferred_i_6/O
                         net (fo=1, routed)           0.122     2.648                         u_tdc/u_DecStart/bin[3]
    SLICE_X90Y154        LUT3 (Prop_lut3_I1_O)        0.105     2.753 r  Pblock_decode        u_tdc/u_DecStart/r_bin[3]_i_1/O
                         net (fo=1, routed)           0.000     2.753                         u_tdc/u_DecStart/r_bin[3]_i_1_n_0
    SLICE_X90Y154        FDRE                                         r  Pblock_decode        u_tdc/u_DecStart/r_bin_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r                       
    R3                                                0.000     3.333 r                       clk_p (IN)
                         net (fo=0)                   0.000     3.333                         u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     4.184 r                       u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     5.202                         u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -1.651 r                       u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -0.201                         u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -0.124 r                       u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         1.279     1.155                         u_tdc/u_DecStart/clk
    SLICE_X90Y154        FDRE                                         r  Pblock_decode        u_tdc/u_DecStart/r_bin_reg[3]/C
                         clock pessimism             -0.496     0.658                           
                         clock uncertainty           -0.066     0.592                           
    SLICE_X90Y154        FDRE (Setup_fdre_C_D)        0.074     0.666    Pblock_decode          u_tdc/u_DecStart/r_bin_reg[3]
  -------------------------------------------------------------------
                         required time                          0.666                           
                         arrival time                          -2.753                           
  -------------------------------------------------------------------
                         slack                                 -2.087                           





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_tdc/u_Coarse_0/stored_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.502%)  route 0.062ns (30.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.467ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         0.565    -0.540    u_tdc/u_Coarse_0/clk
    SLICE_X78Y141        FDRE                                         r  u_tdc/u_Coarse_0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  u_tdc/u_Coarse_0/count_reg[2]/Q
                         net (fo=2, routed)           0.062    -0.337    u_tdc/u_Coarse_0/count[2]
    SLICE_X79Y141        FDRE                                         r  u_tdc/u_Coarse_0/stored_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         0.836    -0.467    u_tdc/u_Coarse_0/clk
    SLICE_X79Y141        FDRE                                         r  u_tdc/u_Coarse_0/stored_reg[2]/C
                         clock pessimism             -0.060    -0.527    
    SLICE_X79Y141        FDRE (Hold_fdre_C_D)         0.047    -0.480    u_tdc/u_Coarse_0/stored_reg[2]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/StopEdge_stored_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_memory/u_FIFO36E1/DI[4]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.164ns (30.894%)  route 0.367ns (69.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.421ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         0.566    -0.539    u_tdc/u_merge/clk
    SLICE_X80Y144        FDRE                                         r  u_tdc/u_merge/StopEdge_stored_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y144        FDRE (Prop_fdre_C_Q)         0.164    -0.375 r  u_tdc/u_merge/StopEdge_stored_reg[4]/Q
                         net (fo=1, routed)           0.367    -0.008    u_memory/oTDC[4]
    RAMB36_X4Y28         FIFO36E1                                     r  u_memory/u_FIFO36E1/DI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         0.881    -0.421    u_memory/CLK
    RAMB36_X4Y28         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism             -0.036    -0.457    
    RAMB36_X4Y28         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[4])
                                                      0.296    -0.161    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_0/stored_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_tdc/u_merge/Coarse_stored_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.062%)  route 0.098ns (40.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.467ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         0.566    -0.539    u_tdc/u_Coarse_0/clk
    SLICE_X81Y143        FDRE                                         r  u_tdc/u_Coarse_0/stored_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  u_tdc/u_Coarse_0/stored_reg[10]/Q
                         net (fo=1, routed)           0.098    -0.300    u_tdc/u_merge/Coarse[10]
    SLICE_X79Y142        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         0.836    -0.467    u_tdc/u_merge/clk
    SLICE_X79Y142        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[10]/C
                         clock pessimism             -0.057    -0.524    
    SLICE_X79Y142        FDRE (Hold_fdre_C_D)         0.070    -0.454    u_tdc/u_merge/Coarse_stored_reg[10]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_0/stored_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_tdc/u_merge/Coarse_stored_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.828%)  route 0.103ns (42.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         0.566    -0.539    u_tdc/u_Coarse_0/clk
    SLICE_X81Y143        FDRE                                         r  u_tdc/u_Coarse_0/stored_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  u_tdc/u_Coarse_0/stored_reg[11]/Q
                         net (fo=1, routed)           0.103    -0.295    u_tdc/u_merge/Coarse[11]
    SLICE_X78Y144        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         0.837    -0.466    u_tdc/u_merge/clk
    SLICE_X78Y144        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[11]/C
                         clock pessimism             -0.057    -0.523    
    SLICE_X78Y144        FDRE (Hold_fdre_C_D)         0.070    -0.453    u_tdc/u_merge/Coarse_stored_reg[11]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_0/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_tdc/u_Coarse_0/stored_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.917%)  route 0.111ns (44.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.467ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         0.565    -0.540    u_tdc/u_Coarse_0/clk
    SLICE_X78Y142        FDRE                                         r  u_tdc/u_Coarse_0/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  u_tdc/u_Coarse_0/count_reg[8]/Q
                         net (fo=2, routed)           0.111    -0.288    u_tdc/u_Coarse_0/count[8]
    SLICE_X79Y141        FDRE                                         r  u_tdc/u_Coarse_0/stored_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         0.836    -0.467    u_tdc/u_Coarse_0/clk
    SLICE_X79Y141        FDRE                                         r  u_tdc/u_Coarse_0/stored_reg[8]/C
                         clock pessimism             -0.057    -0.524    
    SLICE_X79Y141        FDRE (Hold_fdre_C_D)         0.078    -0.446    u_tdc/u_Coarse_0/stored_reg[8]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_0/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_tdc/u_Coarse_0/stored_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.116%)  route 0.110ns (43.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         0.566    -0.539    u_tdc/u_Coarse_0/clk
    SLICE_X78Y143        FDRE                                         r  u_tdc/u_Coarse_0/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  u_tdc/u_Coarse_0/count_reg[9]/Q
                         net (fo=2, routed)           0.110    -0.287    u_tdc/u_Coarse_0/count[9]
    SLICE_X81Y143        FDRE                                         r  u_tdc/u_Coarse_0/stored_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         0.837    -0.466    u_tdc/u_Coarse_0/clk
    SLICE_X81Y143        FDRE                                         r  u_tdc/u_Coarse_0/stored_reg[9]/C
                         clock pessimism             -0.057    -0.523    
    SLICE_X81Y143        FDRE (Hold_fdre_C_D)         0.072    -0.451    u_tdc/u_Coarse_0/stored_reg[9]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_0/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_tdc/u_Coarse_0/stored_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.849%)  route 0.111ns (44.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         0.566    -0.539    u_tdc/u_Coarse_0/clk
    SLICE_X78Y143        FDRE                                         r  u_tdc/u_Coarse_0/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  u_tdc/u_Coarse_0/count_reg[10]/Q
                         net (fo=2, routed)           0.111    -0.286    u_tdc/u_Coarse_0/count[10]
    SLICE_X81Y143        FDRE                                         r  u_tdc/u_Coarse_0/stored_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         0.837    -0.466    u_tdc/u_Coarse_0/clk
    SLICE_X81Y143        FDRE                                         r  u_tdc/u_Coarse_0/stored_reg[10]/C
                         clock pessimism             -0.057    -0.523    
    SLICE_X81Y143        FDRE (Hold_fdre_C_D)         0.070    -0.453    u_tdc/u_Coarse_0/stored_reg[10]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/Coarse_stored_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_memory/u_FIFO36E1/DI[22]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.164ns (30.069%)  route 0.381ns (69.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.421ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         0.565    -0.540    u_tdc/u_merge/clk
    SLICE_X80Y141        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y141        FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  u_tdc/u_merge/Coarse_stored_reg[2]/Q
                         net (fo=1, routed)           0.381     0.006    u_memory/oTDC[22]
    RAMB36_X4Y28         FIFO36E1                                     r  u_memory/u_FIFO36E1/DI[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         0.881    -0.421    u_memory/CLK
    RAMB36_X4Y28         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism             -0.036    -0.457    
    RAMB36_X4Y28         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[22])
                                                      0.296    -0.161    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_0/stored_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_tdc/u_merge/Coarse_stored_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.467ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         0.565    -0.540    u_tdc/u_Coarse_0/clk
    SLICE_X79Y141        FDRE                                         r  u_tdc/u_Coarse_0/stored_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  u_tdc/u_Coarse_0/stored_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.290    u_tdc/u_merge/Coarse[3]
    SLICE_X79Y142        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         0.836    -0.467    u_tdc/u_merge/clk
    SLICE_X79Y142        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[3]/C
                         clock pessimism             -0.057    -0.524    
    SLICE_X79Y142        FDRE (Hold_fdre_C_D)         0.066    -0.458    u_tdc/u_merge/Coarse_stored_reg[3]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_0/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_tdc/u_Coarse_0/stored_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.724%)  route 0.121ns (46.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.467ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         0.565    -0.540    u_tdc/u_Coarse_0/clk
    SLICE_X78Y142        FDRE                                         r  u_tdc/u_Coarse_0/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  u_tdc/u_Coarse_0/count_reg[7]/Q
                         net (fo=2, routed)           0.121    -0.277    u_tdc/u_Coarse_0/count[7]
    SLICE_X79Y141        FDRE                                         r  u_tdc/u_Coarse_0/stored_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         0.836    -0.467    u_tdc/u_Coarse_0/clk
    SLICE_X79Y141        FDRE                                         r  u_tdc/u_Coarse_0/stored_reg[7]/C
                         clock pessimism             -0.057    -0.524    
    SLICE_X79Y141        FDRE (Hold_fdre_C_D)         0.076    -0.448    u_tdc/u_Coarse_0/stored_reg[7]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_block_clock_clk_wiz_0_0
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FIFO36E1/WRCLK     n/a            2.170         3.333       1.163      RAMB36_X4Y28    u_memory/u_FIFO36E1/WRCLK
Min Period        n/a     BUFG/I             n/a            1.592         3.333       1.741      BUFGCTRL_X0Y0   u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         3.333       2.084      PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         3.333       2.333      SLICE_X78Y139   FSM_onehot_TOP_SM_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         3.333       2.333      SLICE_X78Y139   FSM_onehot_TOP_SM_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         3.333       2.333      SLICE_X78Y139   FSM_onehot_TOP_SM_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         3.333       2.333      SLICE_X79Y126   FSM_onehot_TOP_SM_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         3.333       2.333      SLICE_X79Y126   FSM_onehot_TOP_SM_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         3.333       2.333      SLICE_X79Y128   debugmode_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         3.333       2.333      SLICE_X77Y140   flag_empty_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       3.333       156.667    PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.667       1.167      SLICE_X78Y139   FSM_onehot_TOP_SM_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.667       1.167      SLICE_X78Y139   FSM_onehot_TOP_SM_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.667       1.167      SLICE_X78Y139   FSM_onehot_TOP_SM_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.667       1.167      SLICE_X78Y139   FSM_onehot_TOP_SM_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.667       1.167      SLICE_X78Y139   FSM_onehot_TOP_SM_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.667       1.167      SLICE_X78Y139   FSM_onehot_TOP_SM_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.667       1.167      SLICE_X79Y126   FSM_onehot_TOP_SM_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.667       1.167      SLICE_X79Y126   FSM_onehot_TOP_SM_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.667       1.167      SLICE_X79Y126   FSM_onehot_TOP_SM_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.667       1.167      SLICE_X79Y126   FSM_onehot_TOP_SM_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.667       1.167      SLICE_X78Y139   FSM_onehot_TOP_SM_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.667       1.167      SLICE_X78Y139   FSM_onehot_TOP_SM_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.667       1.167      SLICE_X78Y139   FSM_onehot_TOP_SM_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.667       1.167      SLICE_X78Y139   FSM_onehot_TOP_SM_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.667       1.167      SLICE_X78Y139   FSM_onehot_TOP_SM_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.667       1.167      SLICE_X78Y139   FSM_onehot_TOP_SM_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.667       1.167      SLICE_X79Y126   FSM_onehot_TOP_SM_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.667       1.167      SLICE_X79Y126   FSM_onehot_TOP_SM_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.667       1.167      SLICE_X79Y126   FSM_onehot_TOP_SM_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.667       1.167      SLICE_X79Y126   FSM_onehot_TOP_SM_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_block_clock_clk_wiz_0_0
  To Clock:  clk_out_block_clock_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      134.422ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             134.422ns  (required time - arrival time)
  Source:                 counter_uart_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.333ns period=136.667ns})
  Destination:            counter_uart_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.333ns period=136.667ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.667ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.667ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.702ns  (logic 0.538ns (31.612%)  route 1.164ns (68.388%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.168ns = ( 134.499 - 136.667 ) 
    Source Clock Delay      (SCD):    -2.620ns
    Clock Pessimism Removal (CPR):    -0.452ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.401    -2.620    clkWizard
    SLICE_X72Y146        FDRE                                         r  counter_uart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y146        FDRE (Prop_fdre_C_Q)         0.433    -2.187 r  counter_uart_reg[3]/Q
                         net (fo=4, routed)           0.730    -1.457    counter_uart_reg[3]
    SLICE_X72Y146        LUT5 (Prop_lut5_I3_O)        0.105    -1.352 r  counter_uart[4]_i_1/O
                         net (fo=5, routed)           0.434    -0.918    TOP_COUNTER
    SLICE_X72Y146        FDRE                                         r  counter_uart_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.667   136.667 r  
    R3                                                0.000   136.667 r  clk_p (IN)
                         net (fo=0)                   0.000   136.667    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.517 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.536    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.682 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   133.132    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   133.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.290   134.499    clkWizard
    SLICE_X72Y146        FDRE                                         r  counter_uart_reg[0]/C
                         clock pessimism             -0.452   134.047    
                         clock uncertainty           -0.120   133.928    
    SLICE_X72Y146        FDRE (Setup_fdre_C_R)       -0.423   133.505    counter_uart_reg[0]
  -------------------------------------------------------------------
                         required time                        133.505    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                134.422    

Slack (MET) :             134.422ns  (required time - arrival time)
  Source:                 counter_uart_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.333ns period=136.667ns})
  Destination:            counter_uart_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.333ns period=136.667ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.667ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.667ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.702ns  (logic 0.538ns (31.612%)  route 1.164ns (68.388%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.168ns = ( 134.499 - 136.667 ) 
    Source Clock Delay      (SCD):    -2.620ns
    Clock Pessimism Removal (CPR):    -0.452ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.401    -2.620    clkWizard
    SLICE_X72Y146        FDRE                                         r  counter_uart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y146        FDRE (Prop_fdre_C_Q)         0.433    -2.187 r  counter_uart_reg[3]/Q
                         net (fo=4, routed)           0.730    -1.457    counter_uart_reg[3]
    SLICE_X72Y146        LUT5 (Prop_lut5_I3_O)        0.105    -1.352 r  counter_uart[4]_i_1/O
                         net (fo=5, routed)           0.434    -0.918    TOP_COUNTER
    SLICE_X72Y146        FDRE                                         r  counter_uart_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.667   136.667 r  
    R3                                                0.000   136.667 r  clk_p (IN)
                         net (fo=0)                   0.000   136.667    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.517 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.536    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.682 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   133.132    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   133.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.290   134.499    clkWizard
    SLICE_X72Y146        FDRE                                         r  counter_uart_reg[1]/C
                         clock pessimism             -0.452   134.047    
                         clock uncertainty           -0.120   133.928    
    SLICE_X72Y146        FDRE (Setup_fdre_C_R)       -0.423   133.505    counter_uart_reg[1]
  -------------------------------------------------------------------
                         required time                        133.505    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                134.422    

Slack (MET) :             134.422ns  (required time - arrival time)
  Source:                 counter_uart_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.333ns period=136.667ns})
  Destination:            counter_uart_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.333ns period=136.667ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.667ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.667ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.702ns  (logic 0.538ns (31.612%)  route 1.164ns (68.388%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.168ns = ( 134.499 - 136.667 ) 
    Source Clock Delay      (SCD):    -2.620ns
    Clock Pessimism Removal (CPR):    -0.452ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.401    -2.620    clkWizard
    SLICE_X72Y146        FDRE                                         r  counter_uart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y146        FDRE (Prop_fdre_C_Q)         0.433    -2.187 r  counter_uart_reg[3]/Q
                         net (fo=4, routed)           0.730    -1.457    counter_uart_reg[3]
    SLICE_X72Y146        LUT5 (Prop_lut5_I3_O)        0.105    -1.352 r  counter_uart[4]_i_1/O
                         net (fo=5, routed)           0.434    -0.918    TOP_COUNTER
    SLICE_X72Y146        FDRE                                         r  counter_uart_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.667   136.667 r  
    R3                                                0.000   136.667 r  clk_p (IN)
                         net (fo=0)                   0.000   136.667    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.517 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.536    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.682 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   133.132    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   133.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.290   134.499    clkWizard
    SLICE_X72Y146        FDRE                                         r  counter_uart_reg[2]/C
                         clock pessimism             -0.452   134.047    
                         clock uncertainty           -0.120   133.928    
    SLICE_X72Y146        FDRE (Setup_fdre_C_R)       -0.423   133.505    counter_uart_reg[2]
  -------------------------------------------------------------------
                         required time                        133.505    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                134.422    

Slack (MET) :             134.422ns  (required time - arrival time)
  Source:                 counter_uart_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.333ns period=136.667ns})
  Destination:            counter_uart_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.333ns period=136.667ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.667ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.667ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.702ns  (logic 0.538ns (31.612%)  route 1.164ns (68.388%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.168ns = ( 134.499 - 136.667 ) 
    Source Clock Delay      (SCD):    -2.620ns
    Clock Pessimism Removal (CPR):    -0.452ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.401    -2.620    clkWizard
    SLICE_X72Y146        FDRE                                         r  counter_uart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y146        FDRE (Prop_fdre_C_Q)         0.433    -2.187 r  counter_uart_reg[3]/Q
                         net (fo=4, routed)           0.730    -1.457    counter_uart_reg[3]
    SLICE_X72Y146        LUT5 (Prop_lut5_I3_O)        0.105    -1.352 r  counter_uart[4]_i_1/O
                         net (fo=5, routed)           0.434    -0.918    TOP_COUNTER
    SLICE_X72Y146        FDRE                                         r  counter_uart_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.667   136.667 r  
    R3                                                0.000   136.667 r  clk_p (IN)
                         net (fo=0)                   0.000   136.667    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.517 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.536    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.682 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   133.132    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   133.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.290   134.499    clkWizard
    SLICE_X72Y146        FDRE                                         r  counter_uart_reg[3]/C
                         clock pessimism             -0.452   134.047    
                         clock uncertainty           -0.120   133.928    
    SLICE_X72Y146        FDRE (Setup_fdre_C_R)       -0.423   133.505    counter_uart_reg[3]
  -------------------------------------------------------------------
                         required time                        133.505    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                134.422    

Slack (MET) :             134.422ns  (required time - arrival time)
  Source:                 counter_uart_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.333ns period=136.667ns})
  Destination:            counter_uart_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.333ns period=136.667ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.667ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.667ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.702ns  (logic 0.538ns (31.612%)  route 1.164ns (68.388%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.168ns = ( 134.499 - 136.667 ) 
    Source Clock Delay      (SCD):    -2.620ns
    Clock Pessimism Removal (CPR):    -0.452ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.401    -2.620    clkWizard
    SLICE_X72Y146        FDRE                                         r  counter_uart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y146        FDRE (Prop_fdre_C_Q)         0.433    -2.187 r  counter_uart_reg[3]/Q
                         net (fo=4, routed)           0.730    -1.457    counter_uart_reg[3]
    SLICE_X72Y146        LUT5 (Prop_lut5_I3_O)        0.105    -1.352 r  counter_uart[4]_i_1/O
                         net (fo=5, routed)           0.434    -0.918    TOP_COUNTER
    SLICE_X72Y146        FDRE                                         r  counter_uart_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.667   136.667 r  
    R3                                                0.000   136.667 r  clk_p (IN)
                         net (fo=0)                   0.000   136.667    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.517 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.536    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.682 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   133.132    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   133.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.290   134.499    clkWizard
    SLICE_X72Y146        FDRE                                         r  counter_uart_reg[4]/C
                         clock pessimism             -0.452   134.047    
                         clock uncertainty           -0.120   133.928    
    SLICE_X72Y146        FDRE (Setup_fdre_C_R)       -0.423   133.505    counter_uart_reg[4]
  -------------------------------------------------------------------
                         required time                        133.505    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                134.422    

Slack (MET) :             135.291ns  (required time - arrival time)
  Source:                 counter_uart_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.333ns period=136.667ns})
  Destination:            counter_uart_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.333ns period=136.667ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.667ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.667ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.362ns  (logic 0.640ns (46.973%)  route 0.722ns (53.027%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.168ns = ( 134.499 - 136.667 ) 
    Source Clock Delay      (SCD):    -2.620ns
    Clock Pessimism Removal (CPR):    -0.452ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.401    -2.620    clkWizard
    SLICE_X72Y146        FDRE                                         r  counter_uart_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y146        FDRE (Prop_fdre_C_Q)         0.398    -2.222 r  counter_uart_reg[2]/Q
                         net (fo=5, routed)           0.722    -1.499    counter_uart_reg[2]
    SLICE_X72Y146        LUT3 (Prop_lut3_I2_O)        0.242    -1.257 r  counter_uart[2]_i_1/O
                         net (fo=1, routed)           0.000    -1.257    counter_uart[2]_i_1_n_0
    SLICE_X72Y146        FDRE                                         r  counter_uart_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.667   136.667 r  
    R3                                                0.000   136.667 r  clk_p (IN)
                         net (fo=0)                   0.000   136.667    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.517 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.536    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.682 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   133.132    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   133.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.290   134.499    clkWizard
    SLICE_X72Y146        FDRE                                         r  counter_uart_reg[2]/C
                         clock pessimism             -0.452   134.047    
                         clock uncertainty           -0.120   133.928    
    SLICE_X72Y146        FDRE (Setup_fdre_C_D)        0.106   134.034    counter_uart_reg[2]
  -------------------------------------------------------------------
                         required time                        134.034    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                135.291    

Slack (MET) :             135.291ns  (required time - arrival time)
  Source:                 counter_uart_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.333ns period=136.667ns})
  Destination:            uart_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.333ns period=136.667ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.667ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.667ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.262ns  (logic 0.538ns (42.628%)  route 0.724ns (57.372%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.168ns = ( 134.499 - 136.667 ) 
    Source Clock Delay      (SCD):    -2.620ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.401    -2.620    clkWizard
    SLICE_X72Y146        FDRE                                         r  counter_uart_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y146        FDRE (Prop_fdre_C_Q)         0.433    -2.187 r  counter_uart_reg[0]/Q
                         net (fo=7, routed)           0.724    -1.463    counter_uart_reg[0]
    SLICE_X73Y146        LUT6 (Prop_lut6_I4_O)        0.105    -1.358 r  uart_clk_i_1/O
                         net (fo=1, routed)           0.000    -1.358    uart_clk_i_1_n_0
    SLICE_X73Y146        FDRE                                         r  uart_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.667   136.667 r  
    R3                                                0.000   136.667 r  clk_p (IN)
                         net (fo=0)                   0.000   136.667    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.517 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.536    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.682 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   133.132    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   133.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.290   134.499    clkWizard
    SLICE_X73Y146        FDRE                                         r  uart_clk_reg/C
                         clock pessimism             -0.476   134.023    
                         clock uncertainty           -0.120   133.904    
    SLICE_X73Y146        FDRE (Setup_fdre_C_D)        0.030   133.934    uart_clk_reg
  -------------------------------------------------------------------
                         required time                        133.934    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                135.291    

Slack (MET) :             135.347ns  (required time - arrival time)
  Source:                 counter_uart_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.333ns period=136.667ns})
  Destination:            counter_uart_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.333ns period=136.667ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.667ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.667ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.272ns  (logic 0.538ns (42.287%)  route 0.734ns (57.713%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.168ns = ( 134.499 - 136.667 ) 
    Source Clock Delay      (SCD):    -2.620ns
    Clock Pessimism Removal (CPR):    -0.452ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.401    -2.620    clkWizard
    SLICE_X72Y146        FDRE                                         r  counter_uart_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y146        FDRE (Prop_fdre_C_Q)         0.433    -2.187 r  counter_uart_reg[0]/Q
                         net (fo=7, routed)           0.734    -1.452    counter_uart_reg[0]
    SLICE_X72Y146        LUT2 (Prop_lut2_I0_O)        0.105    -1.347 r  counter_uart[1]_i_1/O
                         net (fo=1, routed)           0.000    -1.347    counter_uart[1]_i_1_n_0
    SLICE_X72Y146        FDRE                                         r  counter_uart_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.667   136.667 r  
    R3                                                0.000   136.667 r  clk_p (IN)
                         net (fo=0)                   0.000   136.667    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.517 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.536    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.682 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   133.132    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   133.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.290   134.499    clkWizard
    SLICE_X72Y146        FDRE                                         r  counter_uart_reg[1]/C
                         clock pessimism             -0.452   134.047    
                         clock uncertainty           -0.120   133.928    
    SLICE_X72Y146        FDRE (Setup_fdre_C_D)        0.072   134.000    counter_uart_reg[1]
  -------------------------------------------------------------------
                         required time                        134.000    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                135.347    

Slack (MET) :             135.427ns  (required time - arrival time)
  Source:                 counter_uart_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.333ns period=136.667ns})
  Destination:            counter_uart_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.333ns period=136.667ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.667ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.667ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.226ns  (logic 0.646ns (52.687%)  route 0.580ns (47.313%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.168ns = ( 134.499 - 136.667 ) 
    Source Clock Delay      (SCD):    -2.620ns
    Clock Pessimism Removal (CPR):    -0.452ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.401    -2.620    clkWizard
    SLICE_X72Y146        FDRE                                         r  counter_uart_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y146        FDRE (Prop_fdre_C_Q)         0.398    -2.222 r  counter_uart_reg[4]/Q
                         net (fo=3, routed)           0.580    -1.641    counter_uart_reg[4]
    SLICE_X72Y146        LUT5 (Prop_lut5_I4_O)        0.248    -1.393 r  counter_uart[4]_i_2/O
                         net (fo=1, routed)           0.000    -1.393    counter_uart[4]_i_2_n_0
    SLICE_X72Y146        FDRE                                         r  counter_uart_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.667   136.667 r  
    R3                                                0.000   136.667 r  clk_p (IN)
                         net (fo=0)                   0.000   136.667    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.517 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.536    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.682 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   133.132    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   133.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.290   134.499    clkWizard
    SLICE_X72Y146        FDRE                                         r  counter_uart_reg[4]/C
                         clock pessimism             -0.452   134.047    
                         clock uncertainty           -0.120   133.928    
    SLICE_X72Y146        FDRE (Setup_fdre_C_D)        0.106   134.034    counter_uart_reg[4]
  -------------------------------------------------------------------
                         required time                        134.034    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                135.427    

Slack (MET) :             135.510ns  (required time - arrival time)
  Source:                 counter_uart_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.333ns period=136.667ns})
  Destination:            counter_uart_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.333ns period=136.667ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.667ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.667ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.111ns  (logic 0.538ns (48.406%)  route 0.573ns (51.594%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.168ns = ( 134.499 - 136.667 ) 
    Source Clock Delay      (SCD):    -2.620ns
    Clock Pessimism Removal (CPR):    -0.452ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.401    -2.620    clkWizard
    SLICE_X72Y146        FDRE                                         r  counter_uart_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y146        FDRE (Prop_fdre_C_Q)         0.433    -2.187 f  counter_uart_reg[0]/Q
                         net (fo=7, routed)           0.573    -1.613    counter_uart_reg[0]
    SLICE_X72Y146        LUT1 (Prop_lut1_I0_O)        0.105    -1.508 r  counter_uart[0]_i_1/O
                         net (fo=1, routed)           0.000    -1.508    counter_uart[0]_i_1_n_0
    SLICE_X72Y146        FDRE                                         r  counter_uart_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.667   136.667 r  
    R3                                                0.000   136.667 r  clk_p (IN)
                         net (fo=0)                   0.000   136.667    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.517 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.536    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.682 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   133.132    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   133.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.290   134.499    clkWizard
    SLICE_X72Y146        FDRE                                         r  counter_uart_reg[0]/C
                         clock pessimism             -0.452   134.047    
                         clock uncertainty           -0.120   133.928    
    SLICE_X72Y146        FDRE (Setup_fdre_C_D)        0.074   134.002    counter_uart_reg[0]
  -------------------------------------------------------------------
                         required time                        134.002    
                         arrival time                           1.508    
  -------------------------------------------------------------------
                         slack                                135.510    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 counter_uart_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.333ns period=136.667ns})
  Destination:            uart_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.333ns period=136.667ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.209ns (57.391%)  route 0.155ns (42.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.577    -0.528    clkWizard
    SLICE_X72Y146        FDRE                                         r  counter_uart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y146        FDRE (Prop_fdre_C_Q)         0.164    -0.364 r  counter_uart_reg[3]/Q
                         net (fo=4, routed)           0.155    -0.209    counter_uart_reg[3]
    SLICE_X73Y146        LUT6 (Prop_lut6_I1_O)        0.045    -0.164 r  uart_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.164    uart_clk_i_1_n_0
    SLICE_X73Y146        FDRE                                         r  uart_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.848    -0.455    clkWizard
    SLICE_X73Y146        FDRE                                         r  uart_clk_reg/C
                         clock pessimism             -0.060    -0.515    
    SLICE_X73Y146        FDRE (Hold_fdre_C_D)         0.091    -0.424    uart_clk_reg
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 counter_uart_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.333ns period=136.667ns})
  Destination:            counter_uart_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.333ns period=136.667ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.207ns (52.877%)  route 0.184ns (47.123%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.577    -0.528    clkWizard
    SLICE_X72Y146        FDRE                                         r  counter_uart_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y146        FDRE (Prop_fdre_C_Q)         0.164    -0.364 r  counter_uart_reg[1]/Q
                         net (fo=6, routed)           0.184    -0.179    counter_uart_reg[1]
    SLICE_X72Y146        LUT3 (Prop_lut3_I0_O)        0.043    -0.136 r  counter_uart[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.136    counter_uart[2]_i_1_n_0
    SLICE_X72Y146        FDRE                                         r  counter_uart_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.848    -0.455    clkWizard
    SLICE_X72Y146        FDRE                                         r  counter_uart_reg[2]/C
                         clock pessimism             -0.073    -0.528    
    SLICE_X72Y146        FDRE (Hold_fdre_C_D)         0.131    -0.397    counter_uart_reg[2]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 counter_uart_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.333ns period=136.667ns})
  Destination:            counter_uart_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.333ns period=136.667ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.207ns (52.877%)  route 0.184ns (47.123%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.577    -0.528    clkWizard
    SLICE_X72Y146        FDRE                                         r  counter_uart_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y146        FDRE (Prop_fdre_C_Q)         0.164    -0.364 r  counter_uart_reg[1]/Q
                         net (fo=6, routed)           0.184    -0.179    counter_uart_reg[1]
    SLICE_X72Y146        LUT5 (Prop_lut5_I1_O)        0.043    -0.136 r  counter_uart[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.136    counter_uart[4]_i_2_n_0
    SLICE_X72Y146        FDRE                                         r  counter_uart_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.848    -0.455    clkWizard
    SLICE_X72Y146        FDRE                                         r  counter_uart_reg[4]/C
                         clock pessimism             -0.073    -0.528    
    SLICE_X72Y146        FDRE (Hold_fdre_C_D)         0.131    -0.397    counter_uart_reg[4]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 counter_uart_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.333ns period=136.667ns})
  Destination:            counter_uart_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.333ns period=136.667ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.209ns (53.116%)  route 0.184ns (46.884%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.577    -0.528    clkWizard
    SLICE_X72Y146        FDRE                                         r  counter_uart_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y146        FDRE (Prop_fdre_C_Q)         0.164    -0.364 r  counter_uart_reg[1]/Q
                         net (fo=6, routed)           0.184    -0.179    counter_uart_reg[1]
    SLICE_X72Y146        LUT4 (Prop_lut4_I1_O)        0.045    -0.134 r  counter_uart[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.134    counter_uart[3]_i_1_n_0
    SLICE_X72Y146        FDRE                                         r  counter_uart_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.848    -0.455    clkWizard
    SLICE_X72Y146        FDRE                                         r  counter_uart_reg[3]/C
                         clock pessimism             -0.073    -0.528    
    SLICE_X72Y146        FDRE (Hold_fdre_C_D)         0.121    -0.407    counter_uart_reg[3]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 counter_uart_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.333ns period=136.667ns})
  Destination:            counter_uart_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.333ns period=136.667ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.209ns (53.116%)  route 0.184ns (46.884%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.577    -0.528    clkWizard
    SLICE_X72Y146        FDRE                                         r  counter_uart_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y146        FDRE (Prop_fdre_C_Q)         0.164    -0.364 r  counter_uart_reg[1]/Q
                         net (fo=6, routed)           0.184    -0.179    counter_uart_reg[1]
    SLICE_X72Y146        LUT2 (Prop_lut2_I1_O)        0.045    -0.134 r  counter_uart[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.134    counter_uart[1]_i_1_n_0
    SLICE_X72Y146        FDRE                                         r  counter_uart_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.848    -0.455    clkWizard
    SLICE_X72Y146        FDRE                                         r  counter_uart_reg[1]/C
                         clock pessimism             -0.073    -0.528    
    SLICE_X72Y146        FDRE (Hold_fdre_C_D)         0.120    -0.408    counter_uart_reg[1]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 counter_uart_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.333ns period=136.667ns})
  Destination:            counter_uart_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.333ns period=136.667ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.209ns (45.391%)  route 0.251ns (54.609%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.577    -0.528    clkWizard
    SLICE_X72Y146        FDRE                                         r  counter_uart_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y146        FDRE (Prop_fdre_C_Q)         0.164    -0.364 f  counter_uart_reg[0]/Q
                         net (fo=7, routed)           0.251    -0.112    counter_uart_reg[0]
    SLICE_X72Y146        LUT1 (Prop_lut1_I0_O)        0.045    -0.067 r  counter_uart[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.067    counter_uart[0]_i_1_n_0
    SLICE_X72Y146        FDRE                                         r  counter_uart_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.848    -0.455    clkWizard
    SLICE_X72Y146        FDRE                                         r  counter_uart_reg[0]/C
                         clock pessimism             -0.073    -0.528    
    SLICE_X72Y146        FDRE (Hold_fdre_C_D)         0.121    -0.407    counter_uart_reg[0]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 counter_uart_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.333ns period=136.667ns})
  Destination:            counter_uart_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.333ns period=136.667ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.247ns (46.602%)  route 0.283ns (53.398%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.577    -0.528    clkWizard
    SLICE_X72Y146        FDRE                                         r  counter_uart_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y146        FDRE (Prop_fdre_C_Q)         0.148    -0.380 r  counter_uart_reg[4]/Q
                         net (fo=3, routed)           0.108    -0.272    counter_uart_reg[4]
    SLICE_X72Y146        LUT5 (Prop_lut5_I4_O)        0.099    -0.173 r  counter_uart[4]_i_1/O
                         net (fo=5, routed)           0.175     0.002    TOP_COUNTER
    SLICE_X72Y146        FDRE                                         r  counter_uart_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.848    -0.455    clkWizard
    SLICE_X72Y146        FDRE                                         r  counter_uart_reg[0]/C
                         clock pessimism             -0.073    -0.528    
    SLICE_X72Y146        FDRE (Hold_fdre_C_R)         0.009    -0.519    counter_uart_reg[0]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                           0.002    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 counter_uart_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.333ns period=136.667ns})
  Destination:            counter_uart_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.333ns period=136.667ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.247ns (46.602%)  route 0.283ns (53.398%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.577    -0.528    clkWizard
    SLICE_X72Y146        FDRE                                         r  counter_uart_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y146        FDRE (Prop_fdre_C_Q)         0.148    -0.380 r  counter_uart_reg[4]/Q
                         net (fo=3, routed)           0.108    -0.272    counter_uart_reg[4]
    SLICE_X72Y146        LUT5 (Prop_lut5_I4_O)        0.099    -0.173 r  counter_uart[4]_i_1/O
                         net (fo=5, routed)           0.175     0.002    TOP_COUNTER
    SLICE_X72Y146        FDRE                                         r  counter_uart_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.848    -0.455    clkWizard
    SLICE_X72Y146        FDRE                                         r  counter_uart_reg[1]/C
                         clock pessimism             -0.073    -0.528    
    SLICE_X72Y146        FDRE (Hold_fdre_C_R)         0.009    -0.519    counter_uart_reg[1]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                           0.002    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 counter_uart_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.333ns period=136.667ns})
  Destination:            counter_uart_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.333ns period=136.667ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.247ns (46.602%)  route 0.283ns (53.398%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.577    -0.528    clkWizard
    SLICE_X72Y146        FDRE                                         r  counter_uart_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y146        FDRE (Prop_fdre_C_Q)         0.148    -0.380 r  counter_uart_reg[4]/Q
                         net (fo=3, routed)           0.108    -0.272    counter_uart_reg[4]
    SLICE_X72Y146        LUT5 (Prop_lut5_I4_O)        0.099    -0.173 r  counter_uart[4]_i_1/O
                         net (fo=5, routed)           0.175     0.002    TOP_COUNTER
    SLICE_X72Y146        FDRE                                         r  counter_uart_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.848    -0.455    clkWizard
    SLICE_X72Y146        FDRE                                         r  counter_uart_reg[2]/C
                         clock pessimism             -0.073    -0.528    
    SLICE_X72Y146        FDRE (Hold_fdre_C_R)         0.009    -0.519    counter_uart_reg[2]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                           0.002    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 counter_uart_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.333ns period=136.667ns})
  Destination:            counter_uart_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.333ns period=136.667ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.247ns (46.602%)  route 0.283ns (53.398%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.577    -0.528    clkWizard
    SLICE_X72Y146        FDRE                                         r  counter_uart_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y146        FDRE (Prop_fdre_C_Q)         0.148    -0.380 r  counter_uart_reg[4]/Q
                         net (fo=3, routed)           0.108    -0.272    counter_uart_reg[4]
    SLICE_X72Y146        LUT5 (Prop_lut5_I4_O)        0.099    -0.173 r  counter_uart[4]_i_1/O
                         net (fo=5, routed)           0.175     0.002    TOP_COUNTER
    SLICE_X72Y146        FDRE                                         r  counter_uart_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.848    -0.455    clkWizard
    SLICE_X72Y146        FDRE                                         r  counter_uart_reg[3]/C
                         clock pessimism             -0.073    -0.528    
    SLICE_X72Y146        FDRE (Hold_fdre_C_R)         0.009    -0.519    counter_uart_reg[3]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                           0.002    
  -------------------------------------------------------------------
                         slack                                  0.521    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_block_clock_clk_wiz_0_0
Waveform(ns):       { 0.000 68.333 }
Period(ns):         136.667
Sources:            { u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         136.667     135.074    BUFGCTRL_X0Y4   u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         136.667     135.418    PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         136.667     135.667    SLICE_X72Y146   counter_uart_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         136.667     135.667    SLICE_X72Y146   counter_uart_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         136.667     135.667    SLICE_X72Y146   counter_uart_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         136.667     135.667    SLICE_X72Y146   counter_uart_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         136.667     135.667    SLICE_X72Y146   counter_uart_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         136.667     135.667    SLICE_X73Y146   uart_clk_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       136.667     23.333     PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         68.333      67.833     SLICE_X72Y146   counter_uart_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         68.333      67.833     SLICE_X72Y146   counter_uart_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         68.333      67.833     SLICE_X72Y146   counter_uart_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         68.333      67.833     SLICE_X72Y146   counter_uart_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         68.333      67.833     SLICE_X72Y146   counter_uart_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         68.333      67.833     SLICE_X72Y146   counter_uart_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         68.333      67.833     SLICE_X72Y146   counter_uart_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         68.333      67.833     SLICE_X72Y146   counter_uart_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         68.333      67.833     SLICE_X72Y146   counter_uart_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         68.333      67.833     SLICE_X72Y146   counter_uart_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         68.333      67.833     SLICE_X72Y146   counter_uart_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         68.333      67.833     SLICE_X72Y146   counter_uart_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         68.333      67.833     SLICE_X72Y146   counter_uart_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         68.333      67.833     SLICE_X72Y146   counter_uart_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         68.333      67.833     SLICE_X72Y146   counter_uart_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         68.333      67.833     SLICE_X72Y146   counter_uart_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         68.333      67.833     SLICE_X72Y146   counter_uart_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         68.333      67.833     SLICE_X72Y146   counter_uart_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         68.333      67.833     SLICE_X72Y146   counter_uart_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         68.333      67.833     SLICE_X72Y146   counter_uart_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  uart_clk
  To Clock:  uart_clk

Setup :            0  Failing Endpoints,  Worst Slack     8742.502ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack     4372.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8742.502ns  (required time - arrival time)
  Source:                 starting_delay_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Destination:            mem_rst_reg_replica/D
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Path Group:             uart_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8746.667ns  (uart_clk rise@8746.667ns - uart_clk rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 0.587ns (14.761%)  route 3.390ns (85.239%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.221ns = ( 8746.888 - 8746.667 ) 
    Source Clock Delay      (SCD):    0.046ns
    Clock Pessimism Removal (CPR):    -0.202ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.401    -2.620    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.379    -2.241 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.823    -1.417    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.336 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          1.382     0.046    uart_clk_BUFG
    SLICE_X79Y138        FDRE                                         r  starting_delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y138        FDRE (Prop_fdre_C_Q)         0.348     0.394 r  starting_delay_counter_reg[3]/Q
                         net (fo=4, routed)           0.937     1.331    starting_delay_counter_reg[3]
    SLICE_X79Y143        LUT6 (Prop_lut6_I4_O)        0.239     1.570 r  mem_rst_i_1/O
                         net (fo=2, routed)           2.452     4.022    mem_rst_i_1_n_0
    SLICE_X81Y139        FDRE                                         r  mem_rst_reg_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                   8746.667  8746.667 r  
    R3                                                0.000  8746.667 r  clk_p (IN)
                         net (fo=0)                   0.000  8746.667    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850  8747.518 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019  8748.536    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853  8741.683 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449  8743.132    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077  8743.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.290  8744.499    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.304  8744.803 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.734  8745.537    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077  8745.614 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          1.274  8746.888    uart_clk_BUFG
    SLICE_X81Y139        FDRE                                         r  mem_rst_reg_replica/C
                         clock pessimism             -0.202  8746.687    
                         clock uncertainty           -0.120  8746.567    
    SLICE_X81Y139        FDRE (Setup_fdre_C_D)       -0.042  8746.525    mem_rst_reg_replica
  -------------------------------------------------------------------
                         required time                       8746.525    
                         arrival time                          -4.022    
  -------------------------------------------------------------------
                         slack                               8742.502    

Slack (MET) :             8742.546ns  (required time - arrival time)
  Source:                 starting_delay_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Destination:            mem_rst_reg/D
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Path Group:             uart_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8746.667ns  (uart_clk rise@8746.667ns - uart_clk rise@0.000ns)
  Data Path Delay:        3.918ns  (logic 0.587ns (14.983%)  route 3.331ns (85.017%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.223ns = ( 8746.891 - 8746.667 ) 
    Source Clock Delay      (SCD):    0.046ns
    Clock Pessimism Removal (CPR):    -0.202ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.401    -2.620    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.379    -2.241 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.823    -1.417    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.336 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          1.382     0.046    uart_clk_BUFG
    SLICE_X79Y138        FDRE                                         r  starting_delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y138        FDRE (Prop_fdre_C_Q)         0.348     0.394 r  starting_delay_counter_reg[3]/Q
                         net (fo=4, routed)           0.937     1.331    starting_delay_counter_reg[3]
    SLICE_X79Y143        LUT6 (Prop_lut6_I4_O)        0.239     1.570 r  mem_rst_i_1/O
                         net (fo=2, routed)           2.393     3.963    mem_rst_i_1_n_0
    SLICE_X81Y147        FDRE                                         r  mem_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                   8746.667  8746.667 r  
    R3                                                0.000  8746.667 r  clk_p (IN)
                         net (fo=0)                   0.000  8746.667    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850  8747.518 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019  8748.536    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853  8741.683 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449  8743.132    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077  8743.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.290  8744.499    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.304  8744.803 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.734  8745.537    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077  8745.614 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          1.276  8746.890    uart_clk_BUFG
    SLICE_X81Y147        FDRE                                         r  mem_rst_reg/C
                         clock pessimism             -0.202  8746.688    
                         clock uncertainty           -0.120  8746.569    
    SLICE_X81Y147        FDRE (Setup_fdre_C_D)       -0.059  8746.511    mem_rst_reg
  -------------------------------------------------------------------
                         required time                       8746.510    
                         arrival time                          -3.963    
  -------------------------------------------------------------------
                         slack                               8742.546    

Slack (MET) :             8742.555ns  (required time - arrival time)
  Source:                 starting_delay_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Destination:            starting_delay_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Path Group:             uart_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8746.667ns  (uart_clk rise@8746.667ns - uart_clk rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 0.590ns (16.207%)  route 3.050ns (83.793%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.220ns = ( 8746.887 - 8746.667 ) 
    Source Clock Delay      (SCD):    0.046ns
    Clock Pessimism Removal (CPR):    -0.175ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.401    -2.620    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.379    -2.241 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.823    -1.417    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.336 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          1.382     0.046    uart_clk_BUFG
    SLICE_X79Y138        FDRE                                         r  starting_delay_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y138        FDRE (Prop_fdre_C_Q)         0.348     0.394 r  starting_delay_counter_reg[1]/Q
                         net (fo=6, routed)           0.726     1.120    starting_delay_counter_reg[1]
    SLICE_X79Y138        LUT5 (Prop_lut5_I2_O)        0.242     1.362 r  starting_delay_counter[3]_i_1/O
                         net (fo=4, routed)           2.324     3.686    starting_delay_counter[3]_i_1_n_0
    SLICE_X79Y138        FDRE                                         r  starting_delay_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                   8746.667  8746.667 r  
    R3                                                0.000  8746.667 r  clk_p (IN)
                         net (fo=0)                   0.000  8746.667    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850  8747.518 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019  8748.536    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853  8741.683 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449  8743.132    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077  8743.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.290  8744.499    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.304  8744.803 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.734  8745.537    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077  8745.614 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          1.273  8746.887    uart_clk_BUFG
    SLICE_X79Y138        FDRE                                         r  starting_delay_counter_reg[0]/C
                         clock pessimism             -0.175  8746.712    
                         clock uncertainty           -0.120  8746.593    
    SLICE_X79Y138        FDRE (Setup_fdre_C_R)       -0.352  8746.241    starting_delay_counter_reg[0]
  -------------------------------------------------------------------
                         required time                       8746.241    
                         arrival time                          -3.686    
  -------------------------------------------------------------------
                         slack                               8742.555    

Slack (MET) :             8742.555ns  (required time - arrival time)
  Source:                 starting_delay_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Destination:            starting_delay_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Path Group:             uart_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8746.667ns  (uart_clk rise@8746.667ns - uart_clk rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 0.590ns (16.207%)  route 3.050ns (83.793%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.220ns = ( 8746.887 - 8746.667 ) 
    Source Clock Delay      (SCD):    0.046ns
    Clock Pessimism Removal (CPR):    -0.175ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.401    -2.620    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.379    -2.241 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.823    -1.417    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.336 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          1.382     0.046    uart_clk_BUFG
    SLICE_X79Y138        FDRE                                         r  starting_delay_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y138        FDRE (Prop_fdre_C_Q)         0.348     0.394 r  starting_delay_counter_reg[1]/Q
                         net (fo=6, routed)           0.726     1.120    starting_delay_counter_reg[1]
    SLICE_X79Y138        LUT5 (Prop_lut5_I2_O)        0.242     1.362 r  starting_delay_counter[3]_i_1/O
                         net (fo=4, routed)           2.324     3.686    starting_delay_counter[3]_i_1_n_0
    SLICE_X79Y138        FDRE                                         r  starting_delay_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                   8746.667  8746.667 r  
    R3                                                0.000  8746.667 r  clk_p (IN)
                         net (fo=0)                   0.000  8746.667    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850  8747.518 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019  8748.536    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853  8741.683 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449  8743.132    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077  8743.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.290  8744.499    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.304  8744.803 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.734  8745.537    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077  8745.614 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          1.273  8746.887    uart_clk_BUFG
    SLICE_X79Y138        FDRE                                         r  starting_delay_counter_reg[1]/C
                         clock pessimism             -0.175  8746.712    
                         clock uncertainty           -0.120  8746.593    
    SLICE_X79Y138        FDRE (Setup_fdre_C_R)       -0.352  8746.241    starting_delay_counter_reg[1]
  -------------------------------------------------------------------
                         required time                       8746.241    
                         arrival time                          -3.686    
  -------------------------------------------------------------------
                         slack                               8742.555    

Slack (MET) :             8742.555ns  (required time - arrival time)
  Source:                 starting_delay_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Destination:            starting_delay_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Path Group:             uart_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8746.667ns  (uart_clk rise@8746.667ns - uart_clk rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 0.590ns (16.207%)  route 3.050ns (83.793%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.220ns = ( 8746.887 - 8746.667 ) 
    Source Clock Delay      (SCD):    0.046ns
    Clock Pessimism Removal (CPR):    -0.175ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.401    -2.620    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.379    -2.241 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.823    -1.417    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.336 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          1.382     0.046    uart_clk_BUFG
    SLICE_X79Y138        FDRE                                         r  starting_delay_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y138        FDRE (Prop_fdre_C_Q)         0.348     0.394 r  starting_delay_counter_reg[1]/Q
                         net (fo=6, routed)           0.726     1.120    starting_delay_counter_reg[1]
    SLICE_X79Y138        LUT5 (Prop_lut5_I2_O)        0.242     1.362 r  starting_delay_counter[3]_i_1/O
                         net (fo=4, routed)           2.324     3.686    starting_delay_counter[3]_i_1_n_0
    SLICE_X79Y138        FDRE                                         r  starting_delay_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                   8746.667  8746.667 r  
    R3                                                0.000  8746.667 r  clk_p (IN)
                         net (fo=0)                   0.000  8746.667    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850  8747.518 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019  8748.536    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853  8741.683 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449  8743.132    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077  8743.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.290  8744.499    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.304  8744.803 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.734  8745.537    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077  8745.614 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          1.273  8746.887    uart_clk_BUFG
    SLICE_X79Y138        FDRE                                         r  starting_delay_counter_reg[2]/C
                         clock pessimism             -0.175  8746.712    
                         clock uncertainty           -0.120  8746.593    
    SLICE_X79Y138        FDRE (Setup_fdre_C_R)       -0.352  8746.241    starting_delay_counter_reg[2]
  -------------------------------------------------------------------
                         required time                       8746.241    
                         arrival time                          -3.686    
  -------------------------------------------------------------------
                         slack                               8742.555    

Slack (MET) :             8742.555ns  (required time - arrival time)
  Source:                 starting_delay_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Destination:            starting_delay_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Path Group:             uart_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8746.667ns  (uart_clk rise@8746.667ns - uart_clk rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 0.590ns (16.207%)  route 3.050ns (83.793%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.220ns = ( 8746.887 - 8746.667 ) 
    Source Clock Delay      (SCD):    0.046ns
    Clock Pessimism Removal (CPR):    -0.175ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.401    -2.620    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.379    -2.241 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.823    -1.417    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.336 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          1.382     0.046    uart_clk_BUFG
    SLICE_X79Y138        FDRE                                         r  starting_delay_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y138        FDRE (Prop_fdre_C_Q)         0.348     0.394 r  starting_delay_counter_reg[1]/Q
                         net (fo=6, routed)           0.726     1.120    starting_delay_counter_reg[1]
    SLICE_X79Y138        LUT5 (Prop_lut5_I2_O)        0.242     1.362 r  starting_delay_counter[3]_i_1/O
                         net (fo=4, routed)           2.324     3.686    starting_delay_counter[3]_i_1_n_0
    SLICE_X79Y138        FDRE                                         r  starting_delay_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                   8746.667  8746.667 r  
    R3                                                0.000  8746.667 r  clk_p (IN)
                         net (fo=0)                   0.000  8746.667    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850  8747.518 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019  8748.536    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853  8741.683 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449  8743.132    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077  8743.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.290  8744.499    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.304  8744.803 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.734  8745.537    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077  8745.614 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          1.273  8746.887    uart_clk_BUFG
    SLICE_X79Y138        FDRE                                         r  starting_delay_counter_reg[3]/C
                         clock pessimism             -0.175  8746.712    
                         clock uncertainty           -0.120  8746.593    
    SLICE_X79Y138        FDRE (Setup_fdre_C_R)       -0.352  8746.241    starting_delay_counter_reg[3]
  -------------------------------------------------------------------
                         required time                       8746.241    
                         arrival time                          -3.686    
  -------------------------------------------------------------------
                         slack                               8742.555    

Slack (MET) :             8742.675ns  (required time - arrival time)
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Destination:            uart_send_reg/D
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Path Group:             uart_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8746.667ns  (uart_clk rise@8746.667ns - uart_clk rise@0.000ns)
  Data Path Delay:        3.614ns  (logic 0.891ns (24.654%)  route 2.723ns (75.346%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.233ns = ( 8746.900 - 8746.667 ) 
    Source Clock Delay      (SCD):    0.096ns
    Clock Pessimism Removal (CPR):    -0.218ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.401    -2.620    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.379    -2.241 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.823    -1.417    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.336 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          1.432     0.096    u_memory/uart_clk_BUFG
    RAMB36_X4Y28         FIFO36E1                                     r  u_memory/u_FIFO36E1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y28         FIFO36E1 (Prop_fifo36e1_RDCLK_EMPTY)
                                                      0.783     0.879 f  u_memory/u_FIFO36E1/EMPTY
                         net (fo=2, routed)           0.721     1.600    u_memory/mem_empty
    SLICE_X77Y140        LUT5 (Prop_lut5_I1_O)        0.108     1.708 r  u_memory/uart_send_i_1/O
                         net (fo=1, routed)           2.002     3.710    uart_send0
    SLICE_X74Y140        FDRE                                         r  uart_send_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                   8746.667  8746.667 r  
    R3                                                0.000  8746.667 r  clk_p (IN)
                         net (fo=0)                   0.000  8746.667    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850  8747.518 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019  8748.536    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853  8741.683 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449  8743.132    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077  8743.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.290  8744.499    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.304  8744.803 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.734  8745.537    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077  8745.614 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          1.286  8746.900    uart_clk_BUFG
    SLICE_X74Y140        FDRE                                         r  uart_send_reg/C
                         clock pessimism             -0.218  8746.683    
                         clock uncertainty           -0.120  8746.563    
    SLICE_X74Y140        FDRE (Setup_fdre_C_D)       -0.177  8746.387    uart_send_reg
  -------------------------------------------------------------------
                         required time                       8746.386    
                         arrival time                          -3.710    
  -------------------------------------------------------------------
                         slack                               8742.675    

Slack (MET) :             8744.251ns  (required time - arrival time)
  Source:                 u_uart/r_Tx_Data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Destination:            u_uart/o_Tx_Serial_reg/D
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Path Group:             uart_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8746.667ns  (uart_clk rise@8746.667ns - uart_clk rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.603ns (25.957%)  route 1.720ns (74.043%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.233ns = ( 8746.900 - 8746.667 ) 
    Source Clock Delay      (SCD):    0.058ns
    Clock Pessimism Removal (CPR):    -0.218ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.401    -2.620    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.379    -2.241 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.823    -1.417    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.336 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          1.394     0.058    u_uart/uart_clk_BUFG
    SLICE_X77Y143        FDRE                                         r  u_uart/r_Tx_Data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y143        FDRE (Prop_fdre_C_Q)         0.379     0.437 r  u_uart/r_Tx_Data_reg[3]/Q
                         net (fo=1, routed)           1.047     1.483    u_uart/r_Tx_Data[3]
    SLICE_X77Y141        LUT6 (Prop_lut6_I0_O)        0.105     1.588 r  u_uart/o_Tx_Serial_i_3/O
                         net (fo=1, routed)           0.673     2.262    u_uart/o_Tx_Serial_i_3_n_0
    SLICE_X75Y141        LUT5 (Prop_lut5_I2_O)        0.119     2.381 r  u_uart/o_Tx_Serial_i_1/O
                         net (fo=1, routed)           0.000     2.381    u_uart/o_Tx_Serial_i_1_n_0
    SLICE_X75Y141        FDRE                                         r  u_uart/o_Tx_Serial_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                   8746.667  8746.667 r  
    R3                                                0.000  8746.667 r  clk_p (IN)
                         net (fo=0)                   0.000  8746.667    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850  8747.518 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019  8748.536    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853  8741.683 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449  8743.132    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077  8743.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.290  8744.499    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.304  8744.803 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.734  8745.537    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077  8745.614 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          1.286  8746.900    u_uart/uart_clk_BUFG
    SLICE_X75Y141        FDRE                                         r  u_uart/o_Tx_Serial_reg/C
                         clock pessimism             -0.218  8746.683    
                         clock uncertainty           -0.120  8746.563    
    SLICE_X75Y141        FDRE (Setup_fdre_C_D)        0.069  8746.633    u_uart/o_Tx_Serial_reg
  -------------------------------------------------------------------
                         required time                       8746.633    
                         arrival time                          -2.381    
  -------------------------------------------------------------------
                         slack                               8744.251    

Slack (MET) :             8744.436ns  (required time - arrival time)
  Source:                 buffer_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Destination:            read_counts_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Path Group:             uart_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8746.667ns  (uart_clk rise@8746.667ns - uart_clk rise@0.000ns)
  Data Path Delay:        1.947ns  (logic 0.538ns (27.638%)  route 1.409ns (72.362%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.230ns = ( 8746.897 - 8746.667 ) 
    Source Clock Delay      (SCD):    0.058ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.401    -2.620    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.379    -2.241 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.823    -1.417    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.336 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          1.394     0.058    uart_clk_BUFG
    SLICE_X76Y142        FDRE                                         r  buffer_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y142        FDRE (Prop_fdre_C_Q)         0.433     0.491 r  buffer_counter_reg[0]/Q
                         net (fo=14, routed)          0.759     1.250    buffer_counter_reg_n_0_[0]
    SLICE_X76Y143        LUT5 (Prop_lut5_I4_O)        0.105     1.355 r  read_counts[10]_i_1/O
                         net (fo=12, routed)          0.650     2.004    read_counts[10]_i_1_n_0
    SLICE_X76Y141        FDRE                                         r  read_counts_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                   8746.667  8746.667 r  
    R3                                                0.000  8746.667 r  clk_p (IN)
                         net (fo=0)                   0.000  8746.667    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850  8747.518 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019  8748.536    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853  8741.683 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449  8743.132    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077  8743.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.290  8744.499    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.304  8744.803 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.734  8745.537    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077  8745.614 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          1.283  8746.897    uart_clk_BUFG
    SLICE_X76Y141        FDRE                                         r  read_counts_reg[1]/C
                         clock pessimism             -0.201  8746.697    
                         clock uncertainty           -0.120  8746.578    
    SLICE_X76Y141        FDRE (Setup_fdre_C_CE)      -0.136  8746.442    read_counts_reg[1]
  -------------------------------------------------------------------
                         required time                       8746.440    
                         arrival time                          -2.004    
  -------------------------------------------------------------------
                         slack                               8744.436    

Slack (MET) :             8744.436ns  (required time - arrival time)
  Source:                 buffer_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Destination:            read_counts_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Path Group:             uart_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8746.667ns  (uart_clk rise@8746.667ns - uart_clk rise@0.000ns)
  Data Path Delay:        1.947ns  (logic 0.538ns (27.638%)  route 1.409ns (72.362%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.230ns = ( 8746.897 - 8746.667 ) 
    Source Clock Delay      (SCD):    0.058ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.401    -2.620    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.379    -2.241 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.823    -1.417    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.336 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          1.394     0.058    uart_clk_BUFG
    SLICE_X76Y142        FDRE                                         r  buffer_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y142        FDRE (Prop_fdre_C_Q)         0.433     0.491 r  buffer_counter_reg[0]/Q
                         net (fo=14, routed)          0.759     1.250    buffer_counter_reg_n_0_[0]
    SLICE_X76Y143        LUT5 (Prop_lut5_I4_O)        0.105     1.355 r  read_counts[10]_i_1/O
                         net (fo=12, routed)          0.650     2.004    read_counts[10]_i_1_n_0
    SLICE_X76Y141        FDRE                                         r  read_counts_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                   8746.667  8746.667 r  
    R3                                                0.000  8746.667 r  clk_p (IN)
                         net (fo=0)                   0.000  8746.667    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850  8747.518 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019  8748.536    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853  8741.683 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449  8743.132    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077  8743.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.290  8744.499    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.304  8744.803 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.734  8745.537    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077  8745.614 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          1.283  8746.897    uart_clk_BUFG
    SLICE_X76Y141        FDRE                                         r  read_counts_reg[2]/C
                         clock pessimism             -0.201  8746.697    
                         clock uncertainty           -0.120  8746.578    
    SLICE_X76Y141        FDRE (Setup_fdre_C_CE)      -0.136  8746.442    read_counts_reg[2]
  -------------------------------------------------------------------
                         required time                       8746.440    
                         arrival time                          -2.004    
  -------------------------------------------------------------------
                         slack                               8744.436    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 u_uart/r_Bit_Index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Destination:            u_uart/FSM_sequential_r_SM_Main_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Path Group:             uart_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk rise@0.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.945%)  route 0.088ns (32.055%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.081ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.418ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.577    -0.528    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.437     0.051    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.077 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          0.574     0.650    u_uart/uart_clk_BUFG
    SLICE_X75Y141        FDRE                                         r  u_uart/r_Bit_Index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y141        FDRE (Prop_fdre_C_Q)         0.141     0.791 r  u_uart/r_Bit_Index_reg[0]/Q
                         net (fo=7, routed)           0.088     0.879    u_uart/r_Bit_Index_reg_n_0_[0]
    SLICE_X74Y141        LUT6 (Prop_lut6_I4_O)        0.045     0.924 r  u_uart/FSM_sequential_r_SM_Main[0]_i_1/O
                         net (fo=1, routed)           0.000     0.924    u_uart/r_SM_Main__0[0]
    SLICE_X74Y141        FDRE                                         r  u_uart/FSM_sequential_r_SM_Main_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.848    -0.455    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.175    -0.280 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.488     0.209    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.238 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          0.844     1.081    u_uart/uart_clk_BUFG
    SLICE_X74Y141        FDRE                                         r  u_uart/FSM_sequential_r_SM_Main_reg[0]/C
                         clock pessimism             -0.418     0.663    
    SLICE_X74Y141        FDRE (Hold_fdre_C_D)         0.120     0.783    u_uart/FSM_sequential_r_SM_Main_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.783    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 u_uart/FSM_sequential_r_SM_Main_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Destination:            u_uart/r_Bit_Index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Path Group:             uart_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk rise@0.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.189ns (60.847%)  route 0.122ns (39.153%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.081ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.418ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.577    -0.528    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.437     0.051    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.077 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          0.574     0.650    u_uart/uart_clk_BUFG
    SLICE_X75Y141        FDRE                                         r  u_uart/FSM_sequential_r_SM_Main_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y141        FDRE (Prop_fdre_C_Q)         0.141     0.791 r  u_uart/FSM_sequential_r_SM_Main_reg[1]/Q
                         net (fo=8, routed)           0.122     0.913    u_uart/FSM_sequential_r_SM_Main_reg_n_0_[1]
    SLICE_X74Y141        LUT5 (Prop_lut5_I3_O)        0.048     0.961 r  u_uart/r_Bit_Index[2]_i_1/O
                         net (fo=1, routed)           0.000     0.961    u_uart/r_Bit_Index[2]_i_1_n_0
    SLICE_X74Y141        FDRE                                         r  u_uart/r_Bit_Index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.848    -0.455    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.175    -0.280 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.488     0.209    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.238 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          0.844     1.081    u_uart/uart_clk_BUFG
    SLICE_X74Y141        FDRE                                         r  u_uart/r_Bit_Index_reg[2]/C
                         clock pessimism             -0.418     0.663    
    SLICE_X74Y141        FDRE (Hold_fdre_C_D)         0.131     0.794    u_uart/r_Bit_Index_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.794    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 u_uart/FSM_sequential_r_SM_Main_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Destination:            u_uart/r_Bit_Index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Path Group:             uart_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk rise@0.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.465%)  route 0.122ns (39.535%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.081ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.418ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.577    -0.528    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.437     0.051    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.077 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          0.574     0.650    u_uart/uart_clk_BUFG
    SLICE_X75Y141        FDRE                                         r  u_uart/FSM_sequential_r_SM_Main_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y141        FDRE (Prop_fdre_C_Q)         0.141     0.791 r  u_uart/FSM_sequential_r_SM_Main_reg[1]/Q
                         net (fo=8, routed)           0.122     0.913    u_uart/FSM_sequential_r_SM_Main_reg_n_0_[1]
    SLICE_X74Y141        LUT4 (Prop_lut4_I2_O)        0.045     0.958 r  u_uart/r_Bit_Index[1]_i_1/O
                         net (fo=1, routed)           0.000     0.958    u_uart/r_Bit_Index[1]_i_1_n_0
    SLICE_X74Y141        FDRE                                         r  u_uart/r_Bit_Index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.848    -0.455    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.175    -0.280 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.488     0.209    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.238 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          0.844     1.081    u_uart/uart_clk_BUFG
    SLICE_X74Y141        FDRE                                         r  u_uart/r_Bit_Index_reg[1]/C
                         clock pessimism             -0.418     0.663    
    SLICE_X74Y141        FDRE (Hold_fdre_C_D)         0.121     0.784    u_uart/r_Bit_Index_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.784    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 readEN_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Destination:            u_memory/u_FIFO36E1/RDEN
                            (rising edge-triggered cell FIFO36E1 clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Path Group:             uart_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk rise@0.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.736%)  route 0.187ns (53.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.120ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    0.416ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.577    -0.528    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.437     0.051    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.077 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          0.572     0.648    uart_clk_BUFG
    SLICE_X76Y142        FDRE                                         r  readEN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y142        FDRE (Prop_fdre_C_Q)         0.164     0.812 r  readEN_reg/Q
                         net (fo=1, routed)           0.187     0.999    u_memory/readEN
    RAMB36_X4Y28         FIFO36E1                                     r  u_memory/u_FIFO36E1/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.848    -0.455    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.175    -0.280 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.488     0.209    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.238 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          0.882     1.120    u_memory/uart_clk_BUFG
    RAMB36_X4Y28         FIFO36E1                                     r  u_memory/u_FIFO36E1/RDCLK
                         clock pessimism             -0.416     0.704    
    RAMB36_X4Y28         FIFO36E1 (Hold_fifo36e1_RDCLK_RDEN)
                                                      0.106     0.810    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                         -0.810    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 read_counts_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Destination:            read_counts_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Path Group:             uart_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk rise@0.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.209ns (59.515%)  route 0.142ns (40.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.080ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.577    -0.528    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.437     0.051    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.077 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          0.572     0.648    uart_clk_BUFG
    SLICE_X76Y141        FDRE                                         r  read_counts_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y141        FDRE (Prop_fdre_C_Q)         0.164     0.812 r  read_counts_reg[1]/Q
                         net (fo=6, routed)           0.142     0.954    read_counts_reg_n_0_[1]
    SLICE_X76Y141        LUT6 (Prop_lut6_I1_O)        0.045     0.999 r  read_counts[5]_i_1/O
                         net (fo=1, routed)           0.000     0.999    p_0_in__1[5]
    SLICE_X76Y141        FDRE                                         r  read_counts_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.848    -0.455    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.175    -0.280 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.488     0.209    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.238 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          0.843     1.080    uart_clk_BUFG
    SLICE_X76Y141        FDRE                                         r  read_counts_reg[5]/C
                         clock pessimism             -0.432     0.648    
    SLICE_X76Y141        FDRE (Hold_fdre_C_D)         0.121     0.769    read_counts_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.769    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 read_counts_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Destination:            read_counts_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Path Group:             uart_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk rise@0.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.725%)  route 0.147ns (41.275%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.080ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.577    -0.528    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.437     0.051    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.077 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          0.572     0.648    uart_clk_BUFG
    SLICE_X76Y140        FDRE                                         r  read_counts_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y140        FDRE (Prop_fdre_C_Q)         0.164     0.812 r  read_counts_reg[10]/Q
                         net (fo=2, routed)           0.147     0.959    read_counts_reg[10]
    SLICE_X76Y140        LUT6 (Prop_lut6_I5_O)        0.045     1.004 r  read_counts[10]_i_2/O
                         net (fo=1, routed)           0.000     1.004    p_0_in__1[10]
    SLICE_X76Y140        FDRE                                         r  read_counts_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.848    -0.455    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.175    -0.280 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.488     0.209    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.238 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          0.843     1.080    uart_clk_BUFG
    SLICE_X76Y140        FDRE                                         r  read_counts_reg[10]/C
                         clock pessimism             -0.432     0.648    
    SLICE_X76Y140        FDRE (Hold_fdre_C_D)         0.121     0.769    read_counts_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.769    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 buffer_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Destination:            u_uart/r_Tx_Data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Path Group:             uart_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk rise@0.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.215%)  route 0.138ns (39.785%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.080ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    0.419ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.577    -0.528    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.437     0.051    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.077 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          0.572     0.648    uart_clk_BUFG
    SLICE_X76Y142        FDRE                                         r  buffer_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y142        FDRE (Prop_fdre_C_Q)         0.164     0.812 r  buffer_counter_reg[0]/Q
                         net (fo=14, routed)          0.138     0.950    u_memory/r_Tx_Data_reg[0]
    SLICE_X77Y142        LUT6 (Prop_lut6_I3_O)        0.045     0.995 r  u_memory/uart_buffer_inferred_i_7/O
                         net (fo=1, routed)           0.000     0.995    u_uart/D[1]
    SLICE_X77Y142        FDRE                                         r  u_uart/r_Tx_Data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.848    -0.455    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.175    -0.280 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.488     0.209    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.238 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          0.843     1.080    u_uart/uart_clk_BUFG
    SLICE_X77Y142        FDRE                                         r  u_uart/r_Tx_Data_reg[1]/C
                         clock pessimism             -0.419     0.661    
    SLICE_X77Y142        FDRE (Hold_fdre_C_D)         0.092     0.753    u_uart/r_Tx_Data_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.753    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 buffer_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Destination:            u_uart/r_Tx_Data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Path Group:             uart_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk rise@0.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.389%)  route 0.137ns (39.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.080ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    0.419ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.577    -0.528    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.437     0.051    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.077 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          0.572     0.648    uart_clk_BUFG
    SLICE_X76Y142        FDRE                                         r  buffer_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y142        FDRE (Prop_fdre_C_Q)         0.164     0.812 r  buffer_counter_reg[0]/Q
                         net (fo=14, routed)          0.137     0.949    u_memory/r_Tx_Data_reg[0]
    SLICE_X77Y142        LUT6 (Prop_lut6_I3_O)        0.045     0.994 r  u_memory/uart_buffer_inferred_i_2/O
                         net (fo=1, routed)           0.000     0.994    u_uart/D[6]
    SLICE_X77Y142        FDRE                                         r  u_uart/r_Tx_Data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.848    -0.455    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.175    -0.280 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.488     0.209    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.238 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          0.843     1.080    u_uart/uart_clk_BUFG
    SLICE_X77Y142        FDRE                                         r  u_uart/r_Tx_Data_reg[6]/C
                         clock pessimism             -0.419     0.661    
    SLICE_X77Y142        FDRE (Hold_fdre_C_D)         0.091     0.752    u_uart/r_Tx_Data_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.752    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 read_counts_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Destination:            read_counts_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Path Group:             uart_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk rise@0.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.207ns (54.514%)  route 0.173ns (45.486%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.080ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.577    -0.528    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.437     0.051    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.077 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          0.572     0.648    uart_clk_BUFG
    SLICE_X76Y141        FDRE                                         r  read_counts_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y141        FDRE (Prop_fdre_C_Q)         0.164     0.812 r  read_counts_reg[1]/Q
                         net (fo=6, routed)           0.173     0.985    read_counts_reg_n_0_[1]
    SLICE_X76Y141        LUT3 (Prop_lut3_I1_O)        0.043     1.028 r  read_counts[2]_i_1/O
                         net (fo=1, routed)           0.000     1.028    p_0_in__1[2]
    SLICE_X76Y141        FDRE                                         r  read_counts_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.848    -0.455    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.175    -0.280 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.488     0.209    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.238 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          0.843     1.080    uart_clk_BUFG
    SLICE_X76Y141        FDRE                                         r  read_counts_reg[2]/C
                         clock pessimism             -0.432     0.648    
    SLICE_X76Y141        FDRE (Hold_fdre_C_D)         0.131     0.779    read_counts_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.779    
                         arrival time                           1.028    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 starting_delay_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Destination:            finish_mem_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Path Group:             uart_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk rise@0.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.227ns (63.785%)  route 0.129ns (36.215%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.072ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.416ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.577    -0.528    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.437     0.051    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.077 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          0.564     0.640    uart_clk_BUFG
    SLICE_X79Y138        FDRE                                         r  starting_delay_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y138        FDRE (Prop_fdre_C_Q)         0.128     0.768 r  starting_delay_counter_reg[1]/Q
                         net (fo=6, routed)           0.129     0.897    starting_delay_counter_reg[1]
    SLICE_X79Y139        LUT6 (Prop_lut6_I2_O)        0.099     0.996 r  finish_mem_reset_i_1/O
                         net (fo=1, routed)           0.000     0.996    finish_mem_reset_i_1_n_0
    SLICE_X79Y139        FDRE                                         r  finish_mem_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.848    -0.455    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.175    -0.280 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.488     0.209    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.238 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          0.835     1.072    uart_clk_BUFG
    SLICE_X79Y139        FDRE                                         r  finish_mem_reset_reg/C
                         clock pessimism             -0.416     0.656    
    SLICE_X79Y139        FDRE (Hold_fdre_C_D)         0.091     0.747    finish_mem_reset_reg
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         uart_clk
Waveform(ns):       { 0.000 4373.333 }
Period(ns):         8746.667
Sources:            { uart_clk_reg/Q }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FIFO36E1/RDCLK  n/a            2.170         8746.667    8744.497   RAMB36_X4Y28   u_memory/u_FIFO36E1/RDCLK
Min Period        n/a     BUFG/I          n/a            1.592         8746.667    8745.074   BUFGCTRL_X0Y1  uart_clk_BUFG_inst/I
Min Period        n/a     FDRE/C          n/a            1.000         8746.667    8745.666   SLICE_X76Y142  buffer_counter_reg[0]/C
Min Period        n/a     FDRE/C          n/a            1.000         8746.667    8745.666   SLICE_X76Y142  buffer_counter_reg[1]/C
Min Period        n/a     FDRE/C          n/a            1.000         8746.667    8745.666   SLICE_X79Y139  finish_mem_reset_reg/C
Min Period        n/a     FDRE/C          n/a            1.000         8746.667    8745.666   SLICE_X81Y147  mem_rst_reg/C
Min Period        n/a     FDRE/C          n/a            1.000         8746.667    8745.666   SLICE_X81Y139  mem_rst_reg_replica/C
Min Period        n/a     FDRE/C          n/a            1.000         8746.667    8745.666   SLICE_X76Y142  readEN_reg/C
Min Period        n/a     FDRE/C          n/a            1.000         8746.667    8745.666   SLICE_X76Y140  read_counts_reg[0]/C
Min Period        n/a     FDRE/C          n/a            1.000         8746.667    8745.666   SLICE_X76Y140  read_counts_reg[10]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         4373.333    4372.833   SLICE_X76Y142  buffer_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.500         4373.333    4372.833   SLICE_X76Y142  buffer_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         4373.333    4372.833   SLICE_X76Y142  buffer_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.500         4373.333    4372.833   SLICE_X76Y142  buffer_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         4373.333    4372.833   SLICE_X79Y139  finish_mem_reset_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.500         4373.333    4372.833   SLICE_X79Y139  finish_mem_reset_reg/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         4373.333    4372.833   SLICE_X81Y147  mem_rst_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.500         4373.333    4372.833   SLICE_X81Y147  mem_rst_reg/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         4373.333    4372.833   SLICE_X81Y139  mem_rst_reg_replica/C
Low Pulse Width   Fast    FDRE/C          n/a            0.500         4373.333    4372.833   SLICE_X81Y139  mem_rst_reg_replica/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         4373.333    4372.833   SLICE_X76Y142  buffer_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.500         4373.334    4372.834   SLICE_X76Y142  buffer_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         4373.333    4372.833   SLICE_X76Y142  buffer_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C          n/a            0.500         4373.334    4372.834   SLICE_X76Y142  buffer_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         4373.333    4372.833   SLICE_X79Y139  finish_mem_reset_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.500         4373.333    4372.833   SLICE_X79Y139  finish_mem_reset_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         4373.333    4372.833   SLICE_X81Y147  mem_rst_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.500         4373.334    4372.834   SLICE_X81Y147  mem_rst_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         4373.333    4372.833   SLICE_X81Y139  mem_rst_reg_replica/C
High Pulse Width  Fast    FDRE/C          n/a            0.500         4373.333    4372.833   SLICE_X81Y139  mem_rst_reg_replica/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_block_clock_clk_wiz_0_0
  To Clock:  clkfbout_block_clock_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_block_clock_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y5   u_clk/block_clock_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  uart_clk
  To Clock:  clk_out2_block_clock_clk_wiz_0_0

Setup :            8  Failing Endpoints,  Worst Slack       -1.465ns,  Total Violation       -9.609ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.878ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.465ns  (required time - arrival time)
  Source:                 finish_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Destination:            FSM_onehot_TOP_SM_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_block_clock_clk_wiz_0_0 rise@3.333ns - uart_clk rise@0.000ns)
  Data Path Delay:        1.509ns  (logic 0.484ns (32.074%)  route 1.025ns (67.926%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.196ns = ( 1.137 - 3.333 ) 
    Source Clock Delay      (SCD):    0.047ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.401    -2.620    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.379    -2.241 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.823    -1.417    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.336 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          1.383     0.047    uart_clk_BUFG
    SLICE_X79Y139        FDRE                                         r  finish_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.379     0.426 r  finish_mem_reset_reg/Q
                         net (fo=3, routed)           0.422     0.847    u_coarse_debug/FSM_onehot_TOP_SM_reg[0]
    SLICE_X79Y139        LUT6 (Prop_lut6_I1_O)        0.105     0.952 r  u_coarse_debug/FSM_onehot_TOP_SM[4]_i_1/O
                         net (fo=5, routed)           0.603     1.556    u_coarse_debug_n_0
    SLICE_X79Y126        FDRE                                         r  FSM_onehot_TOP_SM_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    R3                                                0.000     3.333 r  clk_p (IN)
                         net (fo=0)                   0.000     3.333    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     4.184 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     5.202    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -1.651 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -0.201    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -0.124 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         1.262     1.137    clk
    SLICE_X79Y126        FDRE                                         r  FSM_onehot_TOP_SM_reg[3]/C
                         clock pessimism             -0.639     0.499    
                         clock uncertainty           -0.240     0.259    
    SLICE_X79Y126        FDRE (Setup_fdre_C_CE)      -0.168     0.091    FSM_onehot_TOP_SM_reg[3]
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                          -1.556    
  -------------------------------------------------------------------
                         slack                                 -1.465    

Slack (VIOLATED) :        -1.465ns  (required time - arrival time)
  Source:                 finish_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Destination:            FSM_onehot_TOP_SM_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_block_clock_clk_wiz_0_0 rise@3.333ns - uart_clk rise@0.000ns)
  Data Path Delay:        1.509ns  (logic 0.484ns (32.074%)  route 1.025ns (67.926%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.196ns = ( 1.137 - 3.333 ) 
    Source Clock Delay      (SCD):    0.047ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.401    -2.620    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.379    -2.241 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.823    -1.417    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.336 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          1.383     0.047    uart_clk_BUFG
    SLICE_X79Y139        FDRE                                         r  finish_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.379     0.426 r  finish_mem_reset_reg/Q
                         net (fo=3, routed)           0.422     0.847    u_coarse_debug/FSM_onehot_TOP_SM_reg[0]
    SLICE_X79Y139        LUT6 (Prop_lut6_I1_O)        0.105     0.952 r  u_coarse_debug/FSM_onehot_TOP_SM[4]_i_1/O
                         net (fo=5, routed)           0.603     1.556    u_coarse_debug_n_0
    SLICE_X79Y126        FDRE                                         r  FSM_onehot_TOP_SM_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    R3                                                0.000     3.333 r  clk_p (IN)
                         net (fo=0)                   0.000     3.333    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     4.184 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     5.202    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -1.651 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -0.201    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -0.124 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         1.262     1.137    clk
    SLICE_X79Y126        FDRE                                         r  FSM_onehot_TOP_SM_reg[4]/C
                         clock pessimism             -0.639     0.499    
                         clock uncertainty           -0.240     0.259    
    SLICE_X79Y126        FDRE (Setup_fdre_C_CE)      -0.168     0.091    FSM_onehot_TOP_SM_reg[4]
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                          -1.556    
  -------------------------------------------------------------------
                         slack                                 -1.465    

Slack (VIOLATED) :        -1.395ns  (required time - arrival time)
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Destination:            flag_empty_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_block_clock_clk_wiz_0_0 rise@3.333ns - uart_clk rise@0.000ns)
  Data Path Delay:        1.609ns  (logic 0.888ns (55.190%)  route 0.721ns (44.810%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.175ns = ( 1.158 - 3.333 ) 
    Source Clock Delay      (SCD):    0.096ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.401    -2.620    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.379    -2.241 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.823    -1.417    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.336 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          1.432     0.096    u_memory/uart_clk_BUFG
    RAMB36_X4Y28         FIFO36E1                                     r  u_memory/u_FIFO36E1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y28         FIFO36E1 (Prop_fifo36e1_RDCLK_EMPTY)
                                                      0.783     0.879 r  u_memory/u_FIFO36E1/EMPTY
                         net (fo=2, routed)           0.721     1.600    u_memory/mem_empty
    SLICE_X77Y140        LUT3 (Prop_lut3_I2_O)        0.105     1.705 r  u_memory/flag_empty_i_1/O
                         net (fo=1, routed)           0.000     1.705    u_memory_n_2
    SLICE_X77Y140        FDRE                                         r  flag_empty_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    R3                                                0.000     3.333 r  clk_p (IN)
                         net (fo=0)                   0.000     3.333    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     4.184 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     5.202    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -1.651 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -0.201    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -0.124 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         1.283     1.158    clk
    SLICE_X77Y140        FDRE                                         r  flag_empty_reg/C
                         clock pessimism             -0.639     0.520    
                         clock uncertainty           -0.240     0.280    
    SLICE_X77Y140        FDRE (Setup_fdre_C_D)        0.030     0.310    flag_empty_reg
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -1.705    
  -------------------------------------------------------------------
                         slack                                 -1.395    

Slack (VIOLATED) :        -1.265ns  (required time - arrival time)
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Destination:            ledRE_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_block_clock_clk_wiz_0_0 rise@3.333ns - uart_clk rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.846ns (60.862%)  route 0.544ns (39.138%))
  Logic Levels:           0  
  Clock Path Skew:        -2.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.175ns = ( 1.158 - 3.333 ) 
    Source Clock Delay      (SCD):    0.096ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.401    -2.620    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.379    -2.241 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.823    -1.417    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.336 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          1.432     0.096    u_memory/uart_clk_BUFG
    RAMB36_X4Y28         FIFO36E1                                     r  u_memory/u_FIFO36E1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y28         FIFO36E1 (Prop_fifo36e1_RDCLK_RDERR)
                                                      0.846     0.942 r  u_memory/u_FIFO36E1/RDERR
                         net (fo=1, routed)           0.544     1.486    mem_readerr
    SLICE_X77Y140        FDRE                                         r  ledRE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    R3                                                0.000     3.333 r  clk_p (IN)
                         net (fo=0)                   0.000     3.333    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     4.184 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     5.202    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -1.651 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -0.201    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -0.124 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         1.283     1.158    clk
    SLICE_X77Y140        FDRE                                         r  ledRE_reg/C
                         clock pessimism             -0.639     0.520    
                         clock uncertainty           -0.240     0.280    
    SLICE_X77Y140        FDRE (Setup_fdre_C_D)       -0.059     0.221    ledRE_reg
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -1.486    
  -------------------------------------------------------------------
                         slack                                 -1.265    

Slack (VIOLATED) :        -1.148ns  (required time - arrival time)
  Source:                 finish_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Destination:            FSM_onehot_TOP_SM_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_block_clock_clk_wiz_0_0 rise@3.333ns - uart_clk rise@0.000ns)
  Data Path Delay:        1.204ns  (logic 0.484ns (40.186%)  route 0.720ns (59.814%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.184ns = ( 1.149 - 3.333 ) 
    Source Clock Delay      (SCD):    0.047ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.401    -2.620    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.379    -2.241 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.823    -1.417    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.336 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          1.383     0.047    uart_clk_BUFG
    SLICE_X79Y139        FDRE                                         r  finish_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.379     0.426 r  finish_mem_reset_reg/Q
                         net (fo=3, routed)           0.422     0.847    u_coarse_debug/FSM_onehot_TOP_SM_reg[0]
    SLICE_X79Y139        LUT6 (Prop_lut6_I1_O)        0.105     0.952 r  u_coarse_debug/FSM_onehot_TOP_SM[4]_i_1/O
                         net (fo=5, routed)           0.299     1.251    u_coarse_debug_n_0
    SLICE_X78Y139        FDRE                                         r  FSM_onehot_TOP_SM_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    R3                                                0.000     3.333 r  clk_p (IN)
                         net (fo=0)                   0.000     3.333    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     4.184 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     5.202    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -1.651 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -0.201    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -0.124 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         1.274     1.149    clk
    SLICE_X78Y139        FDRE                                         r  FSM_onehot_TOP_SM_reg[0]/C
                         clock pessimism             -0.639     0.511    
                         clock uncertainty           -0.240     0.271    
    SLICE_X78Y139        FDRE (Setup_fdre_C_CE)      -0.168     0.103    FSM_onehot_TOP_SM_reg[0]
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                          -1.251    
  -------------------------------------------------------------------
                         slack                                 -1.148    

Slack (VIOLATED) :        -1.148ns  (required time - arrival time)
  Source:                 finish_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Destination:            FSM_onehot_TOP_SM_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_block_clock_clk_wiz_0_0 rise@3.333ns - uart_clk rise@0.000ns)
  Data Path Delay:        1.204ns  (logic 0.484ns (40.186%)  route 0.720ns (59.814%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.184ns = ( 1.149 - 3.333 ) 
    Source Clock Delay      (SCD):    0.047ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.401    -2.620    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.379    -2.241 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.823    -1.417    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.336 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          1.383     0.047    uart_clk_BUFG
    SLICE_X79Y139        FDRE                                         r  finish_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.379     0.426 r  finish_mem_reset_reg/Q
                         net (fo=3, routed)           0.422     0.847    u_coarse_debug/FSM_onehot_TOP_SM_reg[0]
    SLICE_X79Y139        LUT6 (Prop_lut6_I1_O)        0.105     0.952 r  u_coarse_debug/FSM_onehot_TOP_SM[4]_i_1/O
                         net (fo=5, routed)           0.299     1.251    u_coarse_debug_n_0
    SLICE_X78Y139        FDRE                                         r  FSM_onehot_TOP_SM_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    R3                                                0.000     3.333 r  clk_p (IN)
                         net (fo=0)                   0.000     3.333    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     4.184 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     5.202    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -1.651 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -0.201    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -0.124 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         1.274     1.149    clk
    SLICE_X78Y139        FDRE                                         r  FSM_onehot_TOP_SM_reg[1]/C
                         clock pessimism             -0.639     0.511    
                         clock uncertainty           -0.240     0.271    
    SLICE_X78Y139        FDRE (Setup_fdre_C_CE)      -0.168     0.103    FSM_onehot_TOP_SM_reg[1]
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                          -1.251    
  -------------------------------------------------------------------
                         slack                                 -1.148    

Slack (VIOLATED) :        -1.148ns  (required time - arrival time)
  Source:                 finish_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Destination:            FSM_onehot_TOP_SM_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_block_clock_clk_wiz_0_0 rise@3.333ns - uart_clk rise@0.000ns)
  Data Path Delay:        1.204ns  (logic 0.484ns (40.186%)  route 0.720ns (59.814%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.184ns = ( 1.149 - 3.333 ) 
    Source Clock Delay      (SCD):    0.047ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.401    -2.620    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.379    -2.241 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.823    -1.417    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.336 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          1.383     0.047    uart_clk_BUFG
    SLICE_X79Y139        FDRE                                         r  finish_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.379     0.426 r  finish_mem_reset_reg/Q
                         net (fo=3, routed)           0.422     0.847    u_coarse_debug/FSM_onehot_TOP_SM_reg[0]
    SLICE_X79Y139        LUT6 (Prop_lut6_I1_O)        0.105     0.952 r  u_coarse_debug/FSM_onehot_TOP_SM[4]_i_1/O
                         net (fo=5, routed)           0.299     1.251    u_coarse_debug_n_0
    SLICE_X78Y139        FDRE                                         r  FSM_onehot_TOP_SM_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    R3                                                0.000     3.333 r  clk_p (IN)
                         net (fo=0)                   0.000     3.333    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     4.184 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     5.202    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -1.651 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -0.201    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -0.124 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         1.274     1.149    clk
    SLICE_X78Y139        FDRE                                         r  FSM_onehot_TOP_SM_reg[2]/C
                         clock pessimism             -0.639     0.511    
                         clock uncertainty           -0.240     0.271    
    SLICE_X78Y139        FDRE (Setup_fdre_C_CE)      -0.168     0.103    FSM_onehot_TOP_SM_reg[2]
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                          -1.251    
  -------------------------------------------------------------------
                         slack                                 -1.148    

Slack (VIOLATED) :        -0.575ns  (required time - arrival time)
  Source:                 finish_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Destination:            start_mem_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_block_clock_clk_wiz_0_0 rise@3.333ns - uart_clk rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.484ns (58.400%)  route 0.345ns (41.600%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.185ns = ( 1.148 - 3.333 ) 
    Source Clock Delay      (SCD):    0.047ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.401    -2.620    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.379    -2.241 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.823    -1.417    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.336 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          1.383     0.047    uart_clk_BUFG
    SLICE_X79Y139        FDRE                                         r  finish_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.379     0.426 f  finish_mem_reset_reg/Q
                         net (fo=3, routed)           0.345     0.770    finish_mem_reset_reg_n_0
    SLICE_X79Y137        LUT3 (Prop_lut3_I0_O)        0.105     0.875 r  start_mem_reset_i_1/O
                         net (fo=1, routed)           0.000     0.875    start_mem_reset_i_1_n_0
    SLICE_X79Y137        FDRE                                         r  start_mem_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    R3                                                0.000     3.333 r  clk_p (IN)
                         net (fo=0)                   0.000     3.333    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     4.184 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     5.202    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -1.651 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -0.201    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -0.124 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         1.273     1.148    clk
    SLICE_X79Y137        FDRE                                         r  start_mem_reset_reg/C
                         clock pessimism             -0.639     0.510    
                         clock uncertainty           -0.240     0.270    
    SLICE_X79Y137        FDRE (Setup_fdre_C_D)        0.030     0.300    start_mem_reset_reg
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.875    
  -------------------------------------------------------------------
                         slack                                 -0.575    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.878ns  (arrival time - required time)
  Source:                 finish_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Destination:            start_mem_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.485%)  route 0.162ns (46.515%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.470ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.577    -0.528    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.437     0.051    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.077 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          0.564     0.640    uart_clk_BUFG
    SLICE_X79Y139        FDRE                                         r  finish_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.141     0.781 f  finish_mem_reset_reg/Q
                         net (fo=3, routed)           0.162     0.943    finish_mem_reset_reg_n_0
    SLICE_X79Y137        LUT3 (Prop_lut3_I0_O)        0.045     0.988 r  start_mem_reset_i_1/O
                         net (fo=1, routed)           0.000     0.988    start_mem_reset_i_1_n_0
    SLICE_X79Y137        FDRE                                         r  start_mem_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         0.833    -0.470    clk
    SLICE_X79Y137        FDRE                                         r  start_mem_reset_reg/C
                         clock pessimism              0.250    -0.220    
                         clock uncertainty            0.240     0.019    
    SLICE_X79Y137        FDRE (Hold_fdre_C_D)         0.091     0.110    start_mem_reset_reg
  -------------------------------------------------------------------
                         required time                         -0.110    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             1.095ns  (arrival time - required time)
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Destination:            ledRE_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.269ns (52.950%)  route 0.239ns (47.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.892ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.460ns
    Source Clock Delay      (SCD):    0.682ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.577    -0.528    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.437     0.051    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.077 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          0.606     0.682    u_memory/uart_clk_BUFG
    RAMB36_X4Y28         FIFO36E1                                     r  u_memory/u_FIFO36E1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y28         FIFO36E1 (Prop_fifo36e1_RDCLK_RDERR)
                                                      0.269     0.951 r  u_memory/u_FIFO36E1/RDERR
                         net (fo=1, routed)           0.239     1.190    mem_readerr
    SLICE_X77Y140        FDRE                                         r  ledRE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         0.843    -0.460    clk
    SLICE_X77Y140        FDRE                                         r  ledRE_reg/C
                         clock pessimism              0.250    -0.210    
                         clock uncertainty            0.240     0.029    
    SLICE_X77Y140        FDRE (Hold_fdre_C_D)         0.066     0.095    ledRE_reg
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  1.095    

Slack (MET) :             1.149ns  (arrival time - required time)
  Source:                 finish_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Destination:            FSM_onehot_TOP_SM_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.186ns (37.852%)  route 0.305ns (62.148%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.468ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.577    -0.528    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.437     0.051    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.077 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          0.564     0.640    uart_clk_BUFG
    SLICE_X79Y139        FDRE                                         r  finish_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.141     0.781 r  finish_mem_reset_reg/Q
                         net (fo=3, routed)           0.180     0.961    u_coarse_debug/FSM_onehot_TOP_SM_reg[0]
    SLICE_X79Y139        LUT6 (Prop_lut6_I1_O)        0.045     1.006 r  u_coarse_debug/FSM_onehot_TOP_SM[4]_i_1/O
                         net (fo=5, routed)           0.126     1.132    u_coarse_debug_n_0
    SLICE_X78Y139        FDRE                                         r  FSM_onehot_TOP_SM_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         0.835    -0.468    clk
    SLICE_X78Y139        FDRE                                         r  FSM_onehot_TOP_SM_reg[0]/C
                         clock pessimism              0.250    -0.218    
                         clock uncertainty            0.240     0.021    
    SLICE_X78Y139        FDRE (Hold_fdre_C_CE)       -0.039    -0.018    FSM_onehot_TOP_SM_reg[0]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  1.149    

Slack (MET) :             1.149ns  (arrival time - required time)
  Source:                 finish_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Destination:            FSM_onehot_TOP_SM_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.186ns (37.852%)  route 0.305ns (62.148%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.468ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.577    -0.528    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.437     0.051    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.077 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          0.564     0.640    uart_clk_BUFG
    SLICE_X79Y139        FDRE                                         r  finish_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.141     0.781 r  finish_mem_reset_reg/Q
                         net (fo=3, routed)           0.180     0.961    u_coarse_debug/FSM_onehot_TOP_SM_reg[0]
    SLICE_X79Y139        LUT6 (Prop_lut6_I1_O)        0.045     1.006 r  u_coarse_debug/FSM_onehot_TOP_SM[4]_i_1/O
                         net (fo=5, routed)           0.126     1.132    u_coarse_debug_n_0
    SLICE_X78Y139        FDRE                                         r  FSM_onehot_TOP_SM_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         0.835    -0.468    clk
    SLICE_X78Y139        FDRE                                         r  FSM_onehot_TOP_SM_reg[1]/C
                         clock pessimism              0.250    -0.218    
                         clock uncertainty            0.240     0.021    
    SLICE_X78Y139        FDRE (Hold_fdre_C_CE)       -0.039    -0.018    FSM_onehot_TOP_SM_reg[1]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  1.149    

Slack (MET) :             1.149ns  (arrival time - required time)
  Source:                 finish_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Destination:            FSM_onehot_TOP_SM_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.186ns (37.852%)  route 0.305ns (62.148%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.468ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.577    -0.528    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.437     0.051    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.077 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          0.564     0.640    uart_clk_BUFG
    SLICE_X79Y139        FDRE                                         r  finish_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.141     0.781 r  finish_mem_reset_reg/Q
                         net (fo=3, routed)           0.180     0.961    u_coarse_debug/FSM_onehot_TOP_SM_reg[0]
    SLICE_X79Y139        LUT6 (Prop_lut6_I1_O)        0.045     1.006 r  u_coarse_debug/FSM_onehot_TOP_SM[4]_i_1/O
                         net (fo=5, routed)           0.126     1.132    u_coarse_debug_n_0
    SLICE_X78Y139        FDRE                                         r  FSM_onehot_TOP_SM_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         0.835    -0.468    clk
    SLICE_X78Y139        FDRE                                         r  FSM_onehot_TOP_SM_reg[2]/C
                         clock pessimism              0.250    -0.218    
                         clock uncertainty            0.240     0.021    
    SLICE_X78Y139        FDRE (Hold_fdre_C_CE)       -0.039    -0.018    FSM_onehot_TOP_SM_reg[2]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  1.149    

Slack (MET) :             1.175ns  (arrival time - required time)
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Destination:            flag_empty_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.296ns (48.289%)  route 0.317ns (51.711%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.892ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.460ns
    Source Clock Delay      (SCD):    0.682ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.577    -0.528    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.437     0.051    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.077 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          0.606     0.682    u_memory/uart_clk_BUFG
    RAMB36_X4Y28         FIFO36E1                                     r  u_memory/u_FIFO36E1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y28         FIFO36E1 (Prop_fifo36e1_RDCLK_EMPTY)
                                                      0.251     0.933 r  u_memory/u_FIFO36E1/EMPTY
                         net (fo=2, routed)           0.317     1.250    u_memory/mem_empty
    SLICE_X77Y140        LUT3 (Prop_lut3_I2_O)        0.045     1.295 r  u_memory/flag_empty_i_1/O
                         net (fo=1, routed)           0.000     1.295    u_memory_n_2
    SLICE_X77Y140        FDRE                                         r  flag_empty_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         0.843    -0.460    clk
    SLICE_X77Y140        FDRE                                         r  flag_empty_reg/C
                         clock pessimism              0.250    -0.210    
                         clock uncertainty            0.240     0.029    
    SLICE_X77Y140        FDRE (Hold_fdre_C_D)         0.091     0.120    flag_empty_reg
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  1.175    

Slack (MET) :             1.323ns  (arrival time - required time)
  Source:                 finish_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Destination:            FSM_onehot_TOP_SM_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.186ns (28.528%)  route 0.466ns (71.472%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.481ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.577    -0.528    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.437     0.051    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.077 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          0.564     0.640    uart_clk_BUFG
    SLICE_X79Y139        FDRE                                         r  finish_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.141     0.781 r  finish_mem_reset_reg/Q
                         net (fo=3, routed)           0.180     0.961    u_coarse_debug/FSM_onehot_TOP_SM_reg[0]
    SLICE_X79Y139        LUT6 (Prop_lut6_I1_O)        0.045     1.006 r  u_coarse_debug/FSM_onehot_TOP_SM[4]_i_1/O
                         net (fo=5, routed)           0.286     1.292    u_coarse_debug_n_0
    SLICE_X79Y126        FDRE                                         r  FSM_onehot_TOP_SM_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         0.822    -0.481    clk
    SLICE_X79Y126        FDRE                                         r  FSM_onehot_TOP_SM_reg[3]/C
                         clock pessimism              0.250    -0.231    
                         clock uncertainty            0.240     0.008    
    SLICE_X79Y126        FDRE (Hold_fdre_C_CE)       -0.039    -0.031    FSM_onehot_TOP_SM_reg[3]
  -------------------------------------------------------------------
                         required time                          0.031    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  1.323    

Slack (MET) :             1.323ns  (arrival time - required time)
  Source:                 finish_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Destination:            FSM_onehot_TOP_SM_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.186ns (28.528%)  route 0.466ns (71.472%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.481ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.577    -0.528    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.437     0.051    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.077 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          0.564     0.640    uart_clk_BUFG
    SLICE_X79Y139        FDRE                                         r  finish_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.141     0.781 r  finish_mem_reset_reg/Q
                         net (fo=3, routed)           0.180     0.961    u_coarse_debug/FSM_onehot_TOP_SM_reg[0]
    SLICE_X79Y139        LUT6 (Prop_lut6_I1_O)        0.045     1.006 r  u_coarse_debug/FSM_onehot_TOP_SM[4]_i_1/O
                         net (fo=5, routed)           0.286     1.292    u_coarse_debug_n_0
    SLICE_X79Y126        FDRE                                         r  FSM_onehot_TOP_SM_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         0.822    -0.481    clk
    SLICE_X79Y126        FDRE                                         r  FSM_onehot_TOP_SM_reg[4]/C
                         clock pessimism              0.250    -0.231    
                         clock uncertainty            0.240     0.008    
    SLICE_X79Y126        FDRE (Hold_fdre_C_CE)       -0.039    -0.031    FSM_onehot_TOP_SM_reg[4]
  -------------------------------------------------------------------
                         required time                          0.031    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  1.323    





---------------------------------------------------------------------------------------------------
From Clock:  uart_clk
  To Clock:  clk_out_block_clock_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      134.804ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.475ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             134.804ns  (required time - arrival time)
  Source:                 uart_clk_reg/Q
                            (clock source 'uart_clk'  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Destination:            uart_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.333ns period=136.667ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.667ns  (clk_out_block_clock_clk_wiz_0_0 rise@4510.000ns - uart_clk fall@4373.333ns)
  Data Path Delay:        1.282ns  (logic 0.105ns (8.188%)  route 1.177ns (91.794%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.168ns = ( 4507.832 - 4510.000 ) 
    Source Clock Delay      (SCD):    -2.241ns = ( 4371.093 - 4373.333 ) 
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk fall edge)
                                                   4373.333  4373.333 f  
    R3                                                0.000  4373.333 r  clk_p (IN)
                         net (fo=0)                   0.000  4373.333    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890  4374.224 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080  4375.304    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594  4367.710 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522  4369.232    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081  4369.313 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.401  4370.714    clkWizard
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.379  4371.093 f  uart_clk_reg/Q
                         net (fo=2, routed)           1.177  4372.270    uart_clk
    SLICE_X73Y146        LUT6 (Prop_lut6_I5_O)        0.105  4372.375 r  uart_clk_i_1/O
                         net (fo=1, routed)           0.000  4372.375    uart_clk_i_1_n_0
    SLICE_X73Y146        FDRE                                         r  uart_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                   4510.000  4510.000 r  
    R3                                                0.000  4510.000 r  clk_p (IN)
                         net (fo=0)                   0.000  4510.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850  4510.851 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019  4511.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853  4505.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449  4506.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077  4506.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.290  4507.833    clkWizard
    SLICE_X73Y146        FDRE                                         r  uart_clk_reg/C
                         clock pessimism             -0.563  4507.270    
                         clock uncertainty           -0.120  4507.150    
    SLICE_X73Y146        FDRE (Setup_fdre_C_D)        0.030  4507.180    uart_clk_reg
  -------------------------------------------------------------------
                         required time                       4507.180    
                         arrival time                       -4372.375    
  -------------------------------------------------------------------
                         slack                                134.804    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 uart_clk_reg/Q
                            (clock source 'uart_clk'  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Destination:            uart_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.333ns period=136.667ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.045ns (6.464%)  route 0.651ns (93.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    -0.387ns
    Clock Pessimism Removal (CPR):    -0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.577    -0.528    clkWizard
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.651     0.264    uart_clk
    SLICE_X73Y146        LUT6 (Prop_lut6_I5_O)        0.045     0.309 r  uart_clk_i_1/O
                         net (fo=1, routed)           0.000     0.309    uart_clk_i_1_n_0
    SLICE_X73Y146        FDRE                                         r  uart_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.848    -0.455    clkWizard
    SLICE_X73Y146        FDRE                                         r  uart_clk_reg/C
                         clock pessimism              0.198    -0.257    
    SLICE_X73Y146        FDRE (Hold_fdre_C_D)         0.091    -0.166    uart_clk_reg
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                           0.309    
  -------------------------------------------------------------------
                         slack                                  0.475    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_block_clock_clk_wiz_0_0
  To Clock:  uart_clk

Setup :            0  Failing Endpoints,  Worst Slack     5410.847ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5410.847ns  (required time - arrival time)
  Source:                 start_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            starting_delay_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Path Group:             uart_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5416.667ns  (uart_clk rise@8746.667ns - clk_out2_block_clock_clk_wiz_0_0 rise@3330.000ns)
  Data Path Delay:        7.448ns  (logic 0.484ns (6.499%)  route 6.964ns (93.501%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.220ns = ( 8746.887 - 8746.667 ) 
    Source Clock Delay      (SCD):    -2.639ns = ( 3327.361 - 3330.000 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                   3330.000  3330.000 r  
    R3                                                0.000  3330.000 r  clk_p (IN)
                         net (fo=0)                   0.000  3330.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890  3330.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080  3331.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594  3324.377 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522  3325.899    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081  3325.980 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         1.382  3327.362    clk
    SLICE_X79Y137        FDRE                                         r  start_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y137        FDRE (Prop_fdre_C_Q)         0.379  3327.740 r  start_mem_reset_reg/Q
                         net (fo=9, routed)           4.639  3332.380    starting_delay_counter
    SLICE_X79Y138        LUT5 (Prop_lut5_I0_O)        0.105  3332.485 r  starting_delay_counter[3]_i_1/O
                         net (fo=4, routed)           2.324  3334.809    starting_delay_counter[3]_i_1_n_0
    SLICE_X79Y138        FDRE                                         r  starting_delay_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                   8746.667  8746.667 r  
    R3                                                0.000  8746.667 r  clk_p (IN)
                         net (fo=0)                   0.000  8746.667    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850  8747.518 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019  8748.536    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853  8741.683 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449  8743.132    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077  8743.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.290  8744.499    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.304  8744.803 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.734  8745.537    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077  8745.614 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          1.273  8746.887    uart_clk_BUFG
    SLICE_X79Y138        FDRE                                         r  starting_delay_counter_reg[0]/C
                         clock pessimism             -0.639  8746.248    
                         clock uncertainty           -0.240  8746.009    
    SLICE_X79Y138        FDRE (Setup_fdre_C_R)       -0.352  8745.657    starting_delay_counter_reg[0]
  -------------------------------------------------------------------
                         required time                       8745.656    
                         arrival time                       -3334.809    
  -------------------------------------------------------------------
                         slack                               5410.847    

Slack (MET) :             5410.847ns  (required time - arrival time)
  Source:                 start_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            starting_delay_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Path Group:             uart_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5416.667ns  (uart_clk rise@8746.667ns - clk_out2_block_clock_clk_wiz_0_0 rise@3330.000ns)
  Data Path Delay:        7.448ns  (logic 0.484ns (6.499%)  route 6.964ns (93.501%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.220ns = ( 8746.887 - 8746.667 ) 
    Source Clock Delay      (SCD):    -2.639ns = ( 3327.361 - 3330.000 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                   3330.000  3330.000 r  
    R3                                                0.000  3330.000 r  clk_p (IN)
                         net (fo=0)                   0.000  3330.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890  3330.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080  3331.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594  3324.377 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522  3325.899    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081  3325.980 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         1.382  3327.362    clk
    SLICE_X79Y137        FDRE                                         r  start_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y137        FDRE (Prop_fdre_C_Q)         0.379  3327.740 r  start_mem_reset_reg/Q
                         net (fo=9, routed)           4.639  3332.380    starting_delay_counter
    SLICE_X79Y138        LUT5 (Prop_lut5_I0_O)        0.105  3332.485 r  starting_delay_counter[3]_i_1/O
                         net (fo=4, routed)           2.324  3334.809    starting_delay_counter[3]_i_1_n_0
    SLICE_X79Y138        FDRE                                         r  starting_delay_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                   8746.667  8746.667 r  
    R3                                                0.000  8746.667 r  clk_p (IN)
                         net (fo=0)                   0.000  8746.667    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850  8747.518 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019  8748.536    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853  8741.683 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449  8743.132    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077  8743.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.290  8744.499    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.304  8744.803 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.734  8745.537    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077  8745.614 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          1.273  8746.887    uart_clk_BUFG
    SLICE_X79Y138        FDRE                                         r  starting_delay_counter_reg[1]/C
                         clock pessimism             -0.639  8746.248    
                         clock uncertainty           -0.240  8746.009    
    SLICE_X79Y138        FDRE (Setup_fdre_C_R)       -0.352  8745.657    starting_delay_counter_reg[1]
  -------------------------------------------------------------------
                         required time                       8745.656    
                         arrival time                       -3334.809    
  -------------------------------------------------------------------
                         slack                               5410.847    

Slack (MET) :             5410.847ns  (required time - arrival time)
  Source:                 start_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            starting_delay_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Path Group:             uart_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5416.667ns  (uart_clk rise@8746.667ns - clk_out2_block_clock_clk_wiz_0_0 rise@3330.000ns)
  Data Path Delay:        7.448ns  (logic 0.484ns (6.499%)  route 6.964ns (93.501%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.220ns = ( 8746.887 - 8746.667 ) 
    Source Clock Delay      (SCD):    -2.639ns = ( 3327.361 - 3330.000 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                   3330.000  3330.000 r  
    R3                                                0.000  3330.000 r  clk_p (IN)
                         net (fo=0)                   0.000  3330.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890  3330.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080  3331.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594  3324.377 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522  3325.899    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081  3325.980 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         1.382  3327.362    clk
    SLICE_X79Y137        FDRE                                         r  start_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y137        FDRE (Prop_fdre_C_Q)         0.379  3327.740 r  start_mem_reset_reg/Q
                         net (fo=9, routed)           4.639  3332.380    starting_delay_counter
    SLICE_X79Y138        LUT5 (Prop_lut5_I0_O)        0.105  3332.485 r  starting_delay_counter[3]_i_1/O
                         net (fo=4, routed)           2.324  3334.809    starting_delay_counter[3]_i_1_n_0
    SLICE_X79Y138        FDRE                                         r  starting_delay_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                   8746.667  8746.667 r  
    R3                                                0.000  8746.667 r  clk_p (IN)
                         net (fo=0)                   0.000  8746.667    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850  8747.518 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019  8748.536    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853  8741.683 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449  8743.132    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077  8743.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.290  8744.499    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.304  8744.803 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.734  8745.537    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077  8745.614 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          1.273  8746.887    uart_clk_BUFG
    SLICE_X79Y138        FDRE                                         r  starting_delay_counter_reg[2]/C
                         clock pessimism             -0.639  8746.248    
                         clock uncertainty           -0.240  8746.009    
    SLICE_X79Y138        FDRE (Setup_fdre_C_R)       -0.352  8745.657    starting_delay_counter_reg[2]
  -------------------------------------------------------------------
                         required time                       8745.656    
                         arrival time                       -3334.809    
  -------------------------------------------------------------------
                         slack                               5410.847    

Slack (MET) :             5410.847ns  (required time - arrival time)
  Source:                 start_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            starting_delay_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Path Group:             uart_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5416.667ns  (uart_clk rise@8746.667ns - clk_out2_block_clock_clk_wiz_0_0 rise@3330.000ns)
  Data Path Delay:        7.448ns  (logic 0.484ns (6.499%)  route 6.964ns (93.501%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.220ns = ( 8746.887 - 8746.667 ) 
    Source Clock Delay      (SCD):    -2.639ns = ( 3327.361 - 3330.000 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                   3330.000  3330.000 r  
    R3                                                0.000  3330.000 r  clk_p (IN)
                         net (fo=0)                   0.000  3330.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890  3330.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080  3331.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594  3324.377 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522  3325.899    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081  3325.980 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         1.382  3327.362    clk
    SLICE_X79Y137        FDRE                                         r  start_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y137        FDRE (Prop_fdre_C_Q)         0.379  3327.740 r  start_mem_reset_reg/Q
                         net (fo=9, routed)           4.639  3332.380    starting_delay_counter
    SLICE_X79Y138        LUT5 (Prop_lut5_I0_O)        0.105  3332.485 r  starting_delay_counter[3]_i_1/O
                         net (fo=4, routed)           2.324  3334.809    starting_delay_counter[3]_i_1_n_0
    SLICE_X79Y138        FDRE                                         r  starting_delay_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                   8746.667  8746.667 r  
    R3                                                0.000  8746.667 r  clk_p (IN)
                         net (fo=0)                   0.000  8746.667    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850  8747.518 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019  8748.536    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853  8741.683 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449  8743.132    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077  8743.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.290  8744.499    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.304  8744.803 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.734  8745.537    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077  8745.614 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          1.273  8746.887    uart_clk_BUFG
    SLICE_X79Y138        FDRE                                         r  starting_delay_counter_reg[3]/C
                         clock pessimism             -0.639  8746.248    
                         clock uncertainty           -0.240  8746.009    
    SLICE_X79Y138        FDRE (Setup_fdre_C_R)       -0.352  8745.657    starting_delay_counter_reg[3]
  -------------------------------------------------------------------
                         required time                       8745.656    
                         arrival time                       -3334.809    
  -------------------------------------------------------------------
                         slack                               5410.847    

Slack (MET) :             5411.126ns  (required time - arrival time)
  Source:                 start_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            uart_send_reg/D
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Path Group:             uart_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5416.667ns  (uart_clk rise@8746.667ns - clk_out2_block_clock_clk_wiz_0_0 rise@3330.000ns)
  Data Path Delay:        7.357ns  (logic 0.494ns (6.715%)  route 6.863ns (93.285%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.233ns = ( 8746.900 - 8746.667 ) 
    Source Clock Delay      (SCD):    -2.639ns = ( 3327.361 - 3330.000 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                   3330.000  3330.000 r  
    R3                                                0.000  3330.000 r  clk_p (IN)
                         net (fo=0)                   0.000  3330.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890  3330.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080  3331.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594  3324.377 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522  3325.899    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081  3325.980 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         1.382  3327.362    clk
    SLICE_X79Y137        FDRE                                         r  start_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y137        FDRE (Prop_fdre_C_Q)         0.379  3327.740 f  start_mem_reset_reg/Q
                         net (fo=9, routed)           4.861  3332.601    u_memory/starting_delay_counter
    SLICE_X77Y140        LUT5 (Prop_lut5_I2_O)        0.115  3332.716 r  u_memory/uart_send_i_1/O
                         net (fo=1, routed)           2.002  3334.718    uart_send0
    SLICE_X74Y140        FDRE                                         r  uart_send_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                   8746.667  8746.667 r  
    R3                                                0.000  8746.667 r  clk_p (IN)
                         net (fo=0)                   0.000  8746.667    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850  8747.518 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019  8748.536    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853  8741.683 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449  8743.132    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077  8743.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.290  8744.499    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.304  8744.803 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.734  8745.537    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077  8745.614 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          1.286  8746.900    uart_clk_BUFG
    SLICE_X74Y140        FDRE                                         r  uart_send_reg/C
                         clock pessimism             -0.639  8746.262    
                         clock uncertainty           -0.240  8746.022    
    SLICE_X74Y140        FDRE (Setup_fdre_C_D)       -0.177  8745.846    uart_send_reg
  -------------------------------------------------------------------
                         required time                       8745.845    
                         arrival time                       -3334.719    
  -------------------------------------------------------------------
                         slack                               5411.126    

Slack (MET) :             5411.641ns  (required time - arrival time)
  Source:                 start_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            mem_rst_reg_replica/D
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Path Group:             uart_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5416.667ns  (uart_clk rise@8746.667ns - clk_out2_block_clock_clk_wiz_0_0 rise@3330.000ns)
  Data Path Delay:        6.964ns  (logic 0.484ns (6.950%)  route 6.480ns (93.050%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.221ns = ( 8746.888 - 8746.667 ) 
    Source Clock Delay      (SCD):    -2.639ns = ( 3327.361 - 3330.000 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                   3330.000  3330.000 r  
    R3                                                0.000  3330.000 r  clk_p (IN)
                         net (fo=0)                   0.000  3330.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890  3330.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080  3331.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594  3324.377 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522  3325.899    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081  3325.980 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         1.382  3327.362    clk
    SLICE_X79Y137        FDRE                                         r  start_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y137        FDRE (Prop_fdre_C_Q)         0.379  3327.740 r  start_mem_reset_reg/Q
                         net (fo=9, routed)           4.028  3331.769    starting_delay_counter
    SLICE_X79Y143        LUT6 (Prop_lut6_I5_O)        0.105  3331.874 r  mem_rst_i_1/O
                         net (fo=2, routed)           2.452  3334.326    mem_rst_i_1_n_0
    SLICE_X81Y139        FDRE                                         r  mem_rst_reg_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                   8746.667  8746.667 r  
    R3                                                0.000  8746.667 r  clk_p (IN)
                         net (fo=0)                   0.000  8746.667    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850  8747.518 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019  8748.536    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853  8741.683 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449  8743.132    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077  8743.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.290  8744.499    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.304  8744.803 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.734  8745.537    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077  8745.614 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          1.274  8746.888    uart_clk_BUFG
    SLICE_X81Y139        FDRE                                         r  mem_rst_reg_replica/C
                         clock pessimism             -0.639  8746.249    
                         clock uncertainty           -0.240  8746.010    
    SLICE_X81Y139        FDRE (Setup_fdre_C_D)       -0.042  8745.968    mem_rst_reg_replica
  -------------------------------------------------------------------
                         required time                       8745.968    
                         arrival time                       -3334.326    
  -------------------------------------------------------------------
                         slack                               5411.641    

Slack (MET) :             5411.686ns  (required time - arrival time)
  Source:                 start_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            mem_rst_reg/D
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Path Group:             uart_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5416.667ns  (uart_clk rise@8746.667ns - clk_out2_block_clock_clk_wiz_0_0 rise@3330.000ns)
  Data Path Delay:        6.905ns  (logic 0.484ns (7.009%)  route 6.421ns (92.991%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.223ns = ( 8746.891 - 8746.667 ) 
    Source Clock Delay      (SCD):    -2.639ns = ( 3327.361 - 3330.000 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                   3330.000  3330.000 r  
    R3                                                0.000  3330.000 r  clk_p (IN)
                         net (fo=0)                   0.000  3330.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890  3330.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080  3331.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594  3324.377 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522  3325.899    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081  3325.980 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         1.382  3327.362    clk
    SLICE_X79Y137        FDRE                                         r  start_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y137        FDRE (Prop_fdre_C_Q)         0.379  3327.740 r  start_mem_reset_reg/Q
                         net (fo=9, routed)           4.028  3331.769    starting_delay_counter
    SLICE_X79Y143        LUT6 (Prop_lut6_I5_O)        0.105  3331.874 r  mem_rst_i_1/O
                         net (fo=2, routed)           2.393  3334.267    mem_rst_i_1_n_0
    SLICE_X81Y147        FDRE                                         r  mem_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                   8746.667  8746.667 r  
    R3                                                0.000  8746.667 r  clk_p (IN)
                         net (fo=0)                   0.000  8746.667    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850  8747.518 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019  8748.536    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853  8741.683 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449  8743.132    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077  8743.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.290  8744.499    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.304  8744.803 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.734  8745.537    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077  8745.614 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          1.276  8746.890    uart_clk_BUFG
    SLICE_X81Y147        FDRE                                         r  mem_rst_reg/C
                         clock pessimism             -0.639  8746.251    
                         clock uncertainty           -0.240  8746.012    
    SLICE_X81Y147        FDRE (Setup_fdre_C_D)       -0.059  8745.953    mem_rst_reg
  -------------------------------------------------------------------
                         required time                       8745.952    
                         arrival time                       -3334.267    
  -------------------------------------------------------------------
                         slack                               5411.686    

Slack (MET) :             5413.212ns  (required time - arrival time)
  Source:                 start_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            finish_mem_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Path Group:             uart_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5416.667ns  (uart_clk rise@8746.667ns - clk_out2_block_clock_clk_wiz_0_0 rise@3330.000ns)
  Data Path Delay:        5.466ns  (logic 0.484ns (8.855%)  route 4.982ns (91.145%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.221ns = ( 8746.888 - 8746.667 ) 
    Source Clock Delay      (SCD):    -2.639ns = ( 3327.361 - 3330.000 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                   3330.000  3330.000 r  
    R3                                                0.000  3330.000 r  clk_p (IN)
                         net (fo=0)                   0.000  3330.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890  3330.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080  3331.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594  3324.377 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522  3325.899    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081  3325.980 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         1.382  3327.362    clk
    SLICE_X79Y137        FDRE                                         r  start_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y137        FDRE (Prop_fdre_C_Q)         0.379  3327.740 r  start_mem_reset_reg/Q
                         net (fo=9, routed)           4.982  3332.722    starting_delay_counter
    SLICE_X79Y139        LUT6 (Prop_lut6_I5_O)        0.105  3332.827 r  finish_mem_reset_i_1/O
                         net (fo=1, routed)           0.000  3332.827    finish_mem_reset_i_1_n_0
    SLICE_X79Y139        FDRE                                         r  finish_mem_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                   8746.667  8746.667 r  
    R3                                                0.000  8746.667 r  clk_p (IN)
                         net (fo=0)                   0.000  8746.667    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850  8747.518 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019  8748.536    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853  8741.683 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449  8743.132    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077  8743.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.290  8744.499    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.304  8744.803 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.734  8745.537    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077  8745.614 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          1.274  8746.888    uart_clk_BUFG
    SLICE_X79Y139        FDRE                                         r  finish_mem_reset_reg/C
                         clock pessimism             -0.639  8746.249    
                         clock uncertainty           -0.240  8746.010    
    SLICE_X79Y139        FDRE (Setup_fdre_C_D)        0.030  8746.040    finish_mem_reset_reg
  -------------------------------------------------------------------
                         required time                       8746.039    
                         arrival time                       -3332.827    
  -------------------------------------------------------------------
                         slack                               5413.212    

Slack (MET) :             5413.737ns  (required time - arrival time)
  Source:                 start_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            starting_delay_counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Path Group:             uart_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5416.667ns  (uart_clk rise@8746.667ns - clk_out2_block_clock_clk_wiz_0_0 rise@3330.000ns)
  Data Path Delay:        4.742ns  (logic 0.379ns (7.992%)  route 4.363ns (92.008%))
  Logic Levels:           0  
  Clock Path Skew:        2.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.220ns = ( 8746.887 - 8746.667 ) 
    Source Clock Delay      (SCD):    -2.639ns = ( 3327.361 - 3330.000 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                   3330.000  3330.000 r  
    R3                                                0.000  3330.000 r  clk_p (IN)
                         net (fo=0)                   0.000  3330.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890  3330.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080  3331.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594  3324.377 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522  3325.899    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081  3325.980 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         1.382  3327.362    clk
    SLICE_X79Y137        FDRE                                         r  start_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y137        FDRE (Prop_fdre_C_Q)         0.379  3327.740 r  start_mem_reset_reg/Q
                         net (fo=9, routed)           4.363  3332.104    starting_delay_counter
    SLICE_X79Y138        FDRE                                         r  starting_delay_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                   8746.667  8746.667 r  
    R3                                                0.000  8746.667 r  clk_p (IN)
                         net (fo=0)                   0.000  8746.667    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850  8747.518 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019  8748.536    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853  8741.683 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449  8743.132    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077  8743.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.290  8744.499    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.304  8744.803 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.734  8745.537    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077  8745.614 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          1.273  8746.887    uart_clk_BUFG
    SLICE_X79Y138        FDRE                                         r  starting_delay_counter_reg[0]/C
                         clock pessimism             -0.639  8746.248    
                         clock uncertainty           -0.240  8746.009    
    SLICE_X79Y138        FDRE (Setup_fdre_C_CE)      -0.168  8745.841    starting_delay_counter_reg[0]
  -------------------------------------------------------------------
                         required time                       8745.840    
                         arrival time                       -3332.104    
  -------------------------------------------------------------------
                         slack                               5413.737    

Slack (MET) :             5413.737ns  (required time - arrival time)
  Source:                 start_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            starting_delay_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Path Group:             uart_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5416.667ns  (uart_clk rise@8746.667ns - clk_out2_block_clock_clk_wiz_0_0 rise@3330.000ns)
  Data Path Delay:        4.742ns  (logic 0.379ns (7.992%)  route 4.363ns (92.008%))
  Logic Levels:           0  
  Clock Path Skew:        2.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.220ns = ( 8746.887 - 8746.667 ) 
    Source Clock Delay      (SCD):    -2.639ns = ( 3327.361 - 3330.000 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                   3330.000  3330.000 r  
    R3                                                0.000  3330.000 r  clk_p (IN)
                         net (fo=0)                   0.000  3330.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890  3330.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080  3331.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594  3324.377 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522  3325.899    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081  3325.980 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         1.382  3327.362    clk
    SLICE_X79Y137        FDRE                                         r  start_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y137        FDRE (Prop_fdre_C_Q)         0.379  3327.740 r  start_mem_reset_reg/Q
                         net (fo=9, routed)           4.363  3332.104    starting_delay_counter
    SLICE_X79Y138        FDRE                                         r  starting_delay_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                   8746.667  8746.667 r  
    R3                                                0.000  8746.667 r  clk_p (IN)
                         net (fo=0)                   0.000  8746.667    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850  8747.518 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019  8748.536    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853  8741.683 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449  8743.132    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077  8743.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.290  8744.499    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.304  8744.803 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.734  8745.537    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077  8745.614 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          1.273  8746.887    uart_clk_BUFG
    SLICE_X79Y138        FDRE                                         r  starting_delay_counter_reg[1]/C
                         clock pessimism             -0.639  8746.248    
                         clock uncertainty           -0.240  8746.009    
    SLICE_X79Y138        FDRE (Setup_fdre_C_CE)      -0.168  8745.841    starting_delay_counter_reg[1]
  -------------------------------------------------------------------
                         required time                       8745.840    
                         arrival time                       -3332.104    
  -------------------------------------------------------------------
                         slack                               5413.737    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 startReading_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            buffer_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Path Group:             uart_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.396ns  (logic 0.187ns (7.805%)  route 2.209ns (92.195%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.879ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.080ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         0.556    -0.549    clk
    SLICE_X78Y128        FDRE                                         r  startReading_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  startReading_reg/Q
                         net (fo=5, routed)           2.209     1.801    u_uart/buffer_counter_reg[1]_1
    SLICE_X76Y142        LUT4 (Prop_lut4_I2_O)        0.046     1.847 r  u_uart/buffer_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.847    u_uart_n_1
    SLICE_X76Y142        FDRE                                         r  buffer_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.848    -0.455    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.175    -0.280 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.488     0.209    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.238 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          0.843     1.080    uart_clk_BUFG
    SLICE_X76Y142        FDRE                                         r  buffer_counter_reg[1]/C
                         clock pessimism              0.250     1.330    
                         clock uncertainty            0.240     1.570    
    SLICE_X76Y142        FDRE (Hold_fdre_C_D)         0.131     1.701    buffer_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 startReading_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            buffer_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Path Group:             uart_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.395ns  (logic 0.186ns (7.766%)  route 2.209ns (92.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.879ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.080ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         0.556    -0.549    clk
    SLICE_X78Y128        FDRE                                         r  startReading_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  startReading_reg/Q
                         net (fo=5, routed)           2.209     1.801    u_uart/buffer_counter_reg[1]_1
    SLICE_X76Y142        LUT3 (Prop_lut3_I1_O)        0.045     1.846 r  u_uart/buffer_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.846    u_uart_n_2
    SLICE_X76Y142        FDRE                                         r  buffer_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.848    -0.455    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.175    -0.280 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.488     0.209    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.238 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          0.843     1.080    uart_clk_BUFG
    SLICE_X76Y142        FDRE                                         r  buffer_counter_reg[0]/C
                         clock pessimism              0.250     1.330    
                         clock uncertainty            0.240     1.570    
    SLICE_X76Y142        FDRE (Hold_fdre_C_D)         0.120     1.690    buffer_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 start_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            starting_delay_counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Path Group:             uart_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.317ns  (logic 0.141ns (6.084%)  route 2.176ns (93.916%))
  Logic Levels:           0  
  Clock Path Skew:        1.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.072ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         0.563    -0.542    clk
    SLICE_X79Y137        FDRE                                         r  start_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  start_mem_reset_reg/Q
                         net (fo=9, routed)           2.176     1.776    starting_delay_counter
    SLICE_X79Y138        FDRE                                         r  starting_delay_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.848    -0.455    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.175    -0.280 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.488     0.209    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.238 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          0.835     1.072    uart_clk_BUFG
    SLICE_X79Y138        FDRE                                         r  starting_delay_counter_reg[0]/C
                         clock pessimism              0.250     1.322    
                         clock uncertainty            0.240     1.562    
    SLICE_X79Y138        FDRE (Hold_fdre_C_CE)       -0.039     1.523    starting_delay_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 start_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            starting_delay_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Path Group:             uart_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.317ns  (logic 0.141ns (6.084%)  route 2.176ns (93.916%))
  Logic Levels:           0  
  Clock Path Skew:        1.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.072ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         0.563    -0.542    clk
    SLICE_X79Y137        FDRE                                         r  start_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  start_mem_reset_reg/Q
                         net (fo=9, routed)           2.176     1.776    starting_delay_counter
    SLICE_X79Y138        FDRE                                         r  starting_delay_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.848    -0.455    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.175    -0.280 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.488     0.209    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.238 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          0.835     1.072    uart_clk_BUFG
    SLICE_X79Y138        FDRE                                         r  starting_delay_counter_reg[1]/C
                         clock pessimism              0.250     1.322    
                         clock uncertainty            0.240     1.562    
    SLICE_X79Y138        FDRE (Hold_fdre_C_CE)       -0.039     1.523    starting_delay_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 start_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            starting_delay_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Path Group:             uart_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.317ns  (logic 0.141ns (6.084%)  route 2.176ns (93.916%))
  Logic Levels:           0  
  Clock Path Skew:        1.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.072ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         0.563    -0.542    clk
    SLICE_X79Y137        FDRE                                         r  start_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  start_mem_reset_reg/Q
                         net (fo=9, routed)           2.176     1.776    starting_delay_counter
    SLICE_X79Y138        FDRE                                         r  starting_delay_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.848    -0.455    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.175    -0.280 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.488     0.209    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.238 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          0.835     1.072    uart_clk_BUFG
    SLICE_X79Y138        FDRE                                         r  starting_delay_counter_reg[2]/C
                         clock pessimism              0.250     1.322    
                         clock uncertainty            0.240     1.562    
    SLICE_X79Y138        FDRE (Hold_fdre_C_CE)       -0.039     1.523    starting_delay_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 start_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            starting_delay_counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Path Group:             uart_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.317ns  (logic 0.141ns (6.084%)  route 2.176ns (93.916%))
  Logic Levels:           0  
  Clock Path Skew:        1.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.072ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         0.563    -0.542    clk
    SLICE_X79Y137        FDRE                                         r  start_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  start_mem_reset_reg/Q
                         net (fo=9, routed)           2.176     1.776    starting_delay_counter
    SLICE_X79Y138        FDRE                                         r  starting_delay_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.848    -0.455    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.175    -0.280 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.488     0.209    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.238 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          0.835     1.072    uart_clk_BUFG
    SLICE_X79Y138        FDRE                                         r  starting_delay_counter_reg[3]/C
                         clock pessimism              0.250     1.322    
                         clock uncertainty            0.240     1.562    
    SLICE_X79Y138        FDRE (Hold_fdre_C_CE)       -0.039     1.523    starting_delay_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 startReading_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            uart_send_reg/D
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Path Group:             uart_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.569ns  (logic 0.187ns (7.278%)  route 2.382ns (92.722%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.880ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.081ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         0.556    -0.549    clk
    SLICE_X78Y128        FDRE                                         r  startReading_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  startReading_reg/Q
                         net (fo=5, routed)           1.273     0.866    u_memory/flag_empty_reg_0
    SLICE_X77Y140        LUT5 (Prop_lut5_I0_O)        0.046     0.912 r  u_memory/uart_send_i_1/O
                         net (fo=1, routed)           1.109     2.021    uart_send0
    SLICE_X74Y140        FDRE                                         r  uart_send_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.848    -0.455    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.175    -0.280 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.488     0.209    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.238 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          0.844     1.081    uart_clk_BUFG
    SLICE_X74Y140        FDRE                                         r  uart_send_reg/C
                         clock pessimism              0.250     1.331    
                         clock uncertainty            0.240     1.571    
    SLICE_X74Y140        FDRE (Hold_fdre_C_D)        -0.003     1.568    uart_send_reg
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 start_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            finish_mem_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Path Group:             uart_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.713ns  (logic 0.186ns (6.856%)  route 2.527ns (93.144%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.072ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         0.563    -0.542    clk
    SLICE_X79Y137        FDRE                                         r  start_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  start_mem_reset_reg/Q
                         net (fo=9, routed)           2.527     2.126    starting_delay_counter
    SLICE_X79Y139        LUT6 (Prop_lut6_I5_O)        0.045     2.171 r  finish_mem_reset_i_1/O
                         net (fo=1, routed)           0.000     2.171    finish_mem_reset_i_1_n_0
    SLICE_X79Y139        FDRE                                         r  finish_mem_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.848    -0.455    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.175    -0.280 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.488     0.209    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.238 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          0.835     1.072    uart_clk_BUFG
    SLICE_X79Y139        FDRE                                         r  finish_mem_reset_reg/C
                         clock pessimism              0.250     1.322    
                         clock uncertainty            0.240     1.562    
    SLICE_X79Y139        FDRE (Hold_fdre_C_D)         0.091     1.653    finish_mem_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             1.304ns  (arrival time - required time)
  Source:                 start_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            mem_rst_reg/D
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Path Group:             uart_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.476ns  (logic 0.186ns (5.351%)  route 3.290ns (94.649%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.075ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         0.563    -0.542    clk
    SLICE_X79Y137        FDRE                                         r  start_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  start_mem_reset_reg/Q
                         net (fo=9, routed)           2.035     1.634    starting_delay_counter
    SLICE_X79Y143        LUT6 (Prop_lut6_I5_O)        0.045     1.679 r  mem_rst_i_1/O
                         net (fo=2, routed)           1.255     2.934    mem_rst_i_1_n_0
    SLICE_X81Y147        FDRE                                         r  mem_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.848    -0.455    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.175    -0.280 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.488     0.209    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.238 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          0.838     1.075    uart_clk_BUFG
    SLICE_X81Y147        FDRE                                         r  mem_rst_reg/C
                         clock pessimism              0.250     1.325    
                         clock uncertainty            0.240     1.565    
    SLICE_X81Y147        FDRE (Hold_fdre_C_D)         0.066     1.631    mem_rst_reg
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           2.934    
  -------------------------------------------------------------------
                         slack                                  1.304    

Slack (MET) :             1.330ns  (arrival time - required time)
  Source:                 start_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            mem_rst_reg_replica/D
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Path Group:             uart_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.503ns  (logic 0.186ns (5.309%)  route 3.317ns (94.691%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.072ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         0.563    -0.542    clk
    SLICE_X79Y137        FDRE                                         r  start_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  start_mem_reset_reg/Q
                         net (fo=9, routed)           2.035     1.634    starting_delay_counter
    SLICE_X79Y143        LUT6 (Prop_lut6_I5_O)        0.045     1.679 r  mem_rst_i_1/O
                         net (fo=2, routed)           1.282     2.962    mem_rst_i_1_n_0
    SLICE_X81Y139        FDRE                                         r  mem_rst_reg_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.848    -0.455    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.175    -0.280 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.488     0.209    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.238 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          0.835     1.072    uart_clk_BUFG
    SLICE_X81Y139        FDRE                                         r  mem_rst_reg_replica/C
                         clock pessimism              0.250     1.322    
                         clock uncertainty            0.240     1.562    
    SLICE_X81Y139        FDRE (Hold_fdre_C_D)         0.070     1.632    mem_rst_reg_replica
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           2.962    
  -------------------------------------------------------------------
                         slack                                  1.330    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_block_clock_clk_wiz_0_0
  To Clock:  clk_out2_block_clock_clk_wiz_0_0

Setup :          200  Failing Endpoints,  Worst Slack       -1.872ns,  Total Violation     -214.266ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.555ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.872ns  (required time - arrival time)
  Source:                 u_tdc/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[160].Firstff/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_block_clock_clk_wiz_0_0 rise@3.333ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.743ns  (logic 0.433ns (9.130%)  route 4.310ns (90.870%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.194ns = ( 1.140 - 3.333 ) 
    Source Clock Delay      (SCD):    -2.618ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         1.403    -2.618    u_tdc/clk0
    SLICE_X94Y138        FDRE                                         r  u_tdc/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y138        FDRE (Prop_fdre_C_Q)         0.433    -2.185 f  u_tdc/rst_reg/Q
                         net (fo=901, routed)         4.310     2.125    u_tdc/u_FineDelay/iRst
    SLICE_X84Y151        FDCE                                         f  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[160].Firstff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    R3                                                0.000     3.333 r  clk_p (IN)
                         net (fo=0)                   0.000     3.333    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     4.184 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     5.202    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -1.651 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -0.201    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -0.124 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         1.264     1.140    u_tdc/u_FineDelay/clk
    SLICE_X84Y151        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[160].Firstff/C
                         clock pessimism             -0.563     0.577    
                         clock uncertainty           -0.066     0.511    
    SLICE_X84Y151        FDCE (Recov_fdce_C_CLR)     -0.258     0.253    u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[160].Firstff
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -2.125    
  -------------------------------------------------------------------
                         slack                                 -1.872    

Slack (VIOLATED) :        -1.872ns  (required time - arrival time)
  Source:                 u_tdc/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[161].Firstff/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_block_clock_clk_wiz_0_0 rise@3.333ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.743ns  (logic 0.433ns (9.130%)  route 4.310ns (90.870%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.194ns = ( 1.140 - 3.333 ) 
    Source Clock Delay      (SCD):    -2.618ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         1.403    -2.618    u_tdc/clk0
    SLICE_X94Y138        FDRE                                         r  u_tdc/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y138        FDRE (Prop_fdre_C_Q)         0.433    -2.185 f  u_tdc/rst_reg/Q
                         net (fo=901, routed)         4.310     2.125    u_tdc/u_FineDelay/iRst
    SLICE_X84Y151        FDCE                                         f  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[161].Firstff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    R3                                                0.000     3.333 r  clk_p (IN)
                         net (fo=0)                   0.000     3.333    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     4.184 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     5.202    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -1.651 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -0.201    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -0.124 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         1.264     1.140    u_tdc/u_FineDelay/clk
    SLICE_X84Y151        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[161].Firstff/C
                         clock pessimism             -0.563     0.577    
                         clock uncertainty           -0.066     0.511    
    SLICE_X84Y151        FDCE (Recov_fdce_C_CLR)     -0.258     0.253    u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[161].Firstff
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -2.125    
  -------------------------------------------------------------------
                         slack                                 -1.872    

Slack (VIOLATED) :        -1.872ns  (required time - arrival time)
  Source:                 u_tdc/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[162].Firstff/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_block_clock_clk_wiz_0_0 rise@3.333ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.743ns  (logic 0.433ns (9.130%)  route 4.310ns (90.870%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.194ns = ( 1.140 - 3.333 ) 
    Source Clock Delay      (SCD):    -2.618ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         1.403    -2.618    u_tdc/clk0
    SLICE_X94Y138        FDRE                                         r  u_tdc/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y138        FDRE (Prop_fdre_C_Q)         0.433    -2.185 f  u_tdc/rst_reg/Q
                         net (fo=901, routed)         4.310     2.125    u_tdc/u_FineDelay/iRst
    SLICE_X84Y151        FDCE                                         f  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[162].Firstff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    R3                                                0.000     3.333 r  clk_p (IN)
                         net (fo=0)                   0.000     3.333    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     4.184 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     5.202    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -1.651 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -0.201    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -0.124 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         1.264     1.140    u_tdc/u_FineDelay/clk
    SLICE_X84Y151        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[162].Firstff/C
                         clock pessimism             -0.563     0.577    
                         clock uncertainty           -0.066     0.511    
    SLICE_X84Y151        FDCE (Recov_fdce_C_CLR)     -0.258     0.253    u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[162].Firstff
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -2.125    
  -------------------------------------------------------------------
                         slack                                 -1.872    

Slack (VIOLATED) :        -1.872ns  (required time - arrival time)
  Source:                 u_tdc/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[163].Firstff/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_block_clock_clk_wiz_0_0 rise@3.333ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.743ns  (logic 0.433ns (9.130%)  route 4.310ns (90.870%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.194ns = ( 1.140 - 3.333 ) 
    Source Clock Delay      (SCD):    -2.618ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         1.403    -2.618    u_tdc/clk0
    SLICE_X94Y138        FDRE                                         r  u_tdc/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y138        FDRE (Prop_fdre_C_Q)         0.433    -2.185 f  u_tdc/rst_reg/Q
                         net (fo=901, routed)         4.310     2.125    u_tdc/u_FineDelay/iRst
    SLICE_X84Y151        FDCE                                         f  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[163].Firstff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    R3                                                0.000     3.333 r  clk_p (IN)
                         net (fo=0)                   0.000     3.333    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     4.184 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     5.202    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -1.651 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -0.201    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -0.124 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         1.264     1.140    u_tdc/u_FineDelay/clk
    SLICE_X84Y151        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[163].Firstff/C
                         clock pessimism             -0.563     0.577    
                         clock uncertainty           -0.066     0.511    
    SLICE_X84Y151        FDCE (Recov_fdce_C_CLR)     -0.258     0.253    u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[163].Firstff
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -2.125    
  -------------------------------------------------------------------
                         slack                                 -1.872    

Slack (VIOLATED) :        -1.839ns  (required time - arrival time)
  Source:                 u_tdc/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[164].Firstff/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_block_clock_clk_wiz_0_0 rise@3.333ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.710ns  (logic 0.433ns (9.193%)  route 4.277ns (90.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.194ns = ( 1.140 - 3.333 ) 
    Source Clock Delay      (SCD):    -2.618ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         1.403    -2.618    u_tdc/clk0
    SLICE_X94Y138        FDRE                                         r  u_tdc/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y138        FDRE (Prop_fdre_C_Q)         0.433    -2.185 f  u_tdc/rst_reg/Q
                         net (fo=901, routed)         4.277     2.093    u_tdc/u_FineDelay/iRst
    SLICE_X84Y152        FDCE                                         f  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[164].Firstff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    R3                                                0.000     3.333 r  clk_p (IN)
                         net (fo=0)                   0.000     3.333    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     4.184 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     5.202    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -1.651 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -0.201    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -0.124 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         1.264     1.140    u_tdc/u_FineDelay/clk
    SLICE_X84Y152        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[164].Firstff/C
                         clock pessimism             -0.563     0.577    
                         clock uncertainty           -0.066     0.511    
    SLICE_X84Y152        FDCE (Recov_fdce_C_CLR)     -0.258     0.253    u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[164].Firstff
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -2.093    
  -------------------------------------------------------------------
                         slack                                 -1.839    

Slack (VIOLATED) :        -1.839ns  (required time - arrival time)
  Source:                 u_tdc/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[165].Firstff/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_block_clock_clk_wiz_0_0 rise@3.333ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.710ns  (logic 0.433ns (9.193%)  route 4.277ns (90.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.194ns = ( 1.140 - 3.333 ) 
    Source Clock Delay      (SCD):    -2.618ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         1.403    -2.618    u_tdc/clk0
    SLICE_X94Y138        FDRE                                         r  u_tdc/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y138        FDRE (Prop_fdre_C_Q)         0.433    -2.185 f  u_tdc/rst_reg/Q
                         net (fo=901, routed)         4.277     2.093    u_tdc/u_FineDelay/iRst
    SLICE_X84Y152        FDCE                                         f  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[165].Firstff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    R3                                                0.000     3.333 r  clk_p (IN)
                         net (fo=0)                   0.000     3.333    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     4.184 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     5.202    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -1.651 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -0.201    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -0.124 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         1.264     1.140    u_tdc/u_FineDelay/clk
    SLICE_X84Y152        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[165].Firstff/C
                         clock pessimism             -0.563     0.577    
                         clock uncertainty           -0.066     0.511    
    SLICE_X84Y152        FDCE (Recov_fdce_C_CLR)     -0.258     0.253    u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[165].Firstff
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -2.093    
  -------------------------------------------------------------------
                         slack                                 -1.839    

Slack (VIOLATED) :        -1.839ns  (required time - arrival time)
  Source:                 u_tdc/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[166].Firstff/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_block_clock_clk_wiz_0_0 rise@3.333ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.710ns  (logic 0.433ns (9.193%)  route 4.277ns (90.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.194ns = ( 1.140 - 3.333 ) 
    Source Clock Delay      (SCD):    -2.618ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         1.403    -2.618    u_tdc/clk0
    SLICE_X94Y138        FDRE                                         r  u_tdc/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y138        FDRE (Prop_fdre_C_Q)         0.433    -2.185 f  u_tdc/rst_reg/Q
                         net (fo=901, routed)         4.277     2.093    u_tdc/u_FineDelay/iRst
    SLICE_X84Y152        FDCE                                         f  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[166].Firstff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    R3                                                0.000     3.333 r  clk_p (IN)
                         net (fo=0)                   0.000     3.333    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     4.184 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     5.202    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -1.651 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -0.201    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -0.124 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         1.264     1.140    u_tdc/u_FineDelay/clk
    SLICE_X84Y152        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[166].Firstff/C
                         clock pessimism             -0.563     0.577    
                         clock uncertainty           -0.066     0.511    
    SLICE_X84Y152        FDCE (Recov_fdce_C_CLR)     -0.258     0.253    u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[166].Firstff
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -2.093    
  -------------------------------------------------------------------
                         slack                                 -1.839    

Slack (VIOLATED) :        -1.839ns  (required time - arrival time)
  Source:                 u_tdc/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[167].Firstff/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_block_clock_clk_wiz_0_0 rise@3.333ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.710ns  (logic 0.433ns (9.193%)  route 4.277ns (90.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.194ns = ( 1.140 - 3.333 ) 
    Source Clock Delay      (SCD):    -2.618ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         1.403    -2.618    u_tdc/clk0
    SLICE_X94Y138        FDRE                                         r  u_tdc/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y138        FDRE (Prop_fdre_C_Q)         0.433    -2.185 f  u_tdc/rst_reg/Q
                         net (fo=901, routed)         4.277     2.093    u_tdc/u_FineDelay/iRst
    SLICE_X84Y152        FDCE                                         f  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[167].Firstff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    R3                                                0.000     3.333 r  clk_p (IN)
                         net (fo=0)                   0.000     3.333    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     4.184 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     5.202    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -1.651 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -0.201    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -0.124 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         1.264     1.140    u_tdc/u_FineDelay/clk
    SLICE_X84Y152        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[167].Firstff/C
                         clock pessimism             -0.563     0.577    
                         clock uncertainty           -0.066     0.511    
    SLICE_X84Y152        FDCE (Recov_fdce_C_CLR)     -0.258     0.253    u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[167].Firstff
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -2.093    
  -------------------------------------------------------------------
                         slack                                 -1.839    

Slack (VIOLATED) :        -1.829ns  (required time - arrival time)
  Source:                 u_tdc/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_tdc/u_FineDelay/u_flip_flops/Startff200/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_block_clock_clk_wiz_0_0 rise@3.333ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.624ns  (logic 0.433ns (9.365%)  route 4.191ns (90.635%))
  Logic Levels:           0  
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.197ns = ( 1.137 - 3.333 ) 
    Source Clock Delay      (SCD):    -2.618ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         1.403    -2.618    u_tdc/clk0
    SLICE_X94Y138        FDRE                                         r  u_tdc/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y138        FDRE (Prop_fdre_C_Q)         0.433    -2.185 f  u_tdc/rst_reg/Q
                         net (fo=901, routed)         4.191     2.006    u_tdc/u_FineDelay/u_flip_flops/iRst
    SLICE_X85Y161        FDCE                                         f  u_tdc/u_FineDelay/u_flip_flops/Startff200/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    R3                                                0.000     3.333 r  clk_p (IN)
                         net (fo=0)                   0.000     3.333    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     4.184 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     5.202    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -1.651 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -0.201    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -0.124 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         1.261     1.137    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X85Y161        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Startff200/C
                         clock pessimism             -0.563     0.574    
                         clock uncertainty           -0.066     0.508    
    SLICE_X85Y161        FDCE (Recov_fdce_C_CLR)     -0.331     0.177    u_tdc/u_FineDelay/u_flip_flops/Startff200
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -2.006    
  -------------------------------------------------------------------
                         slack                                 -1.829    

Slack (VIOLATED) :        -1.829ns  (required time - arrival time)
  Source:                 u_tdc/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_tdc/u_FineDelay/u_flip_flops/Startff201/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_block_clock_clk_wiz_0_0 rise@3.333ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.624ns  (logic 0.433ns (9.365%)  route 4.191ns (90.635%))
  Logic Levels:           0  
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.197ns = ( 1.137 - 3.333 ) 
    Source Clock Delay      (SCD):    -2.618ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         1.403    -2.618    u_tdc/clk0
    SLICE_X94Y138        FDRE                                         r  u_tdc/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y138        FDRE (Prop_fdre_C_Q)         0.433    -2.185 f  u_tdc/rst_reg/Q
                         net (fo=901, routed)         4.191     2.006    u_tdc/u_FineDelay/u_flip_flops/iRst
    SLICE_X85Y161        FDCE                                         f  u_tdc/u_FineDelay/u_flip_flops/Startff201/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    R3                                                0.000     3.333 r  clk_p (IN)
                         net (fo=0)                   0.000     3.333    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     4.184 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     5.202    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -1.651 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -0.201    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -0.124 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         1.261     1.137    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X85Y161        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Startff201/C
                         clock pessimism             -0.563     0.574    
                         clock uncertainty           -0.066     0.508    
    SLICE_X85Y161        FDCE (Recov_fdce_C_CLR)     -0.331     0.177    u_tdc/u_FineDelay/u_flip_flops/Startff201
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -2.006    
  -------------------------------------------------------------------
                         slack                                 -1.829    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 u_tdc/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_tdc/u_FineDelay/u_flip_flops/Startff164/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.164ns (22.792%)  route 0.556ns (77.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.468ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         0.578    -0.527    u_tdc/clk0
    SLICE_X94Y138        FDRE                                         r  u_tdc/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y138        FDRE (Prop_fdre_C_Q)         0.164    -0.363 f  u_tdc/rst_reg/Q
                         net (fo=901, routed)         0.556     0.193    u_tdc/u_FineDelay/u_flip_flops/iRst
    SLICE_X85Y152        FDCE                                         f  u_tdc/u_FineDelay/u_flip_flops/Startff164/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         0.834    -0.468    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X85Y152        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Startff164/C
                         clock pessimism              0.198    -0.270    
    SLICE_X85Y152        FDCE (Remov_fdce_C_CLR)     -0.092    -0.362    u_tdc/u_FineDelay/u_flip_flops/Startff164
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                           0.193    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 u_tdc/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_tdc/u_FineDelay/u_flip_flops/Startff165/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.164ns (22.792%)  route 0.556ns (77.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.468ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         0.578    -0.527    u_tdc/clk0
    SLICE_X94Y138        FDRE                                         r  u_tdc/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y138        FDRE (Prop_fdre_C_Q)         0.164    -0.363 f  u_tdc/rst_reg/Q
                         net (fo=901, routed)         0.556     0.193    u_tdc/u_FineDelay/u_flip_flops/iRst
    SLICE_X85Y152        FDCE                                         f  u_tdc/u_FineDelay/u_flip_flops/Startff165/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         0.834    -0.468    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X85Y152        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Startff165/C
                         clock pessimism              0.198    -0.270    
    SLICE_X85Y152        FDCE (Remov_fdce_C_CLR)     -0.092    -0.362    u_tdc/u_FineDelay/u_flip_flops/Startff165
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                           0.193    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 u_tdc/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_tdc/u_FineDelay/u_flip_flops/Startff166/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.164ns (22.792%)  route 0.556ns (77.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.468ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         0.578    -0.527    u_tdc/clk0
    SLICE_X94Y138        FDRE                                         r  u_tdc/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y138        FDRE (Prop_fdre_C_Q)         0.164    -0.363 f  u_tdc/rst_reg/Q
                         net (fo=901, routed)         0.556     0.193    u_tdc/u_FineDelay/u_flip_flops/iRst
    SLICE_X85Y152        FDCE                                         f  u_tdc/u_FineDelay/u_flip_flops/Startff166/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         0.834    -0.468    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X85Y152        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Startff166/C
                         clock pessimism              0.198    -0.270    
    SLICE_X85Y152        FDCE (Remov_fdce_C_CLR)     -0.092    -0.362    u_tdc/u_FineDelay/u_flip_flops/Startff166
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                           0.193    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 u_tdc/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_tdc/u_FineDelay/u_flip_flops/Startff167/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.164ns (22.792%)  route 0.556ns (77.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.468ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         0.578    -0.527    u_tdc/clk0
    SLICE_X94Y138        FDRE                                         r  u_tdc/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y138        FDRE (Prop_fdre_C_Q)         0.164    -0.363 f  u_tdc/rst_reg/Q
                         net (fo=901, routed)         0.556     0.193    u_tdc/u_FineDelay/u_flip_flops/iRst
    SLICE_X85Y152        FDCE                                         f  u_tdc/u_FineDelay/u_flip_flops/Startff167/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         0.834    -0.468    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X85Y152        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Startff167/C
                         clock pessimism              0.198    -0.270    
    SLICE_X85Y152        FDCE (Remov_fdce_C_CLR)     -0.092    -0.362    u_tdc/u_FineDelay/u_flip_flops/Startff167
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                           0.193    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 u_tdc/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_tdc/u_FineDelay/u_flip_flops/Stopff45_replica_1/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.164ns (31.826%)  route 0.351ns (68.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.464ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         0.578    -0.527    u_tdc/clk0
    SLICE_X94Y138        FDRE                                         r  u_tdc/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y138        FDRE (Prop_fdre_C_Q)         0.164    -0.363 f  u_tdc/rst_reg/Q
                         net (fo=901, routed)         0.351    -0.011    u_tdc/u_FineDelay/u_flip_flops/iRst
    SLICE_X95Y129        FDCE                                         f  u_tdc/u_FineDelay/u_flip_flops/Stopff45_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         0.839    -0.464    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X95Y129        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Stopff45_replica_1/C
                         clock pessimism             -0.056    -0.520    
    SLICE_X95Y129        FDCE (Remov_fdce_C_CLR)     -0.092    -0.612    u_tdc/u_FineDelay/u_flip_flops/Stopff45_replica_1
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 u_tdc/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_tdc/u_FineDelay/u_flip_flops/Startff160/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.164ns (21.217%)  route 0.609ns (78.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.468ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         0.578    -0.527    u_tdc/clk0
    SLICE_X94Y138        FDRE                                         r  u_tdc/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y138        FDRE (Prop_fdre_C_Q)         0.164    -0.363 f  u_tdc/rst_reg/Q
                         net (fo=901, routed)         0.609     0.246    u_tdc/u_FineDelay/u_flip_flops/iRst
    SLICE_X85Y151        FDCE                                         f  u_tdc/u_FineDelay/u_flip_flops/Startff160/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         0.834    -0.468    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X85Y151        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Startff160/C
                         clock pessimism              0.198    -0.270    
    SLICE_X85Y151        FDCE (Remov_fdce_C_CLR)     -0.092    -0.362    u_tdc/u_FineDelay/u_flip_flops/Startff160
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 u_tdc/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_tdc/u_FineDelay/u_flip_flops/Startff161/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.164ns (21.217%)  route 0.609ns (78.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.468ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         0.578    -0.527    u_tdc/clk0
    SLICE_X94Y138        FDRE                                         r  u_tdc/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y138        FDRE (Prop_fdre_C_Q)         0.164    -0.363 f  u_tdc/rst_reg/Q
                         net (fo=901, routed)         0.609     0.246    u_tdc/u_FineDelay/u_flip_flops/iRst
    SLICE_X85Y151        FDCE                                         f  u_tdc/u_FineDelay/u_flip_flops/Startff161/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         0.834    -0.468    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X85Y151        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Startff161/C
                         clock pessimism              0.198    -0.270    
    SLICE_X85Y151        FDCE (Remov_fdce_C_CLR)     -0.092    -0.362    u_tdc/u_FineDelay/u_flip_flops/Startff161
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 u_tdc/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_tdc/u_FineDelay/u_flip_flops/Startff162/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.164ns (21.217%)  route 0.609ns (78.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.468ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         0.578    -0.527    u_tdc/clk0
    SLICE_X94Y138        FDRE                                         r  u_tdc/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y138        FDRE (Prop_fdre_C_Q)         0.164    -0.363 f  u_tdc/rst_reg/Q
                         net (fo=901, routed)         0.609     0.246    u_tdc/u_FineDelay/u_flip_flops/iRst
    SLICE_X85Y151        FDCE                                         f  u_tdc/u_FineDelay/u_flip_flops/Startff162/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         0.834    -0.468    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X85Y151        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Startff162/C
                         clock pessimism              0.198    -0.270    
    SLICE_X85Y151        FDCE (Remov_fdce_C_CLR)     -0.092    -0.362    u_tdc/u_FineDelay/u_flip_flops/Startff162
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 u_tdc/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_tdc/u_FineDelay/u_flip_flops/Startff163/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.164ns (21.217%)  route 0.609ns (78.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.468ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         0.578    -0.527    u_tdc/clk0
    SLICE_X94Y138        FDRE                                         r  u_tdc/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y138        FDRE (Prop_fdre_C_Q)         0.164    -0.363 f  u_tdc/rst_reg/Q
                         net (fo=901, routed)         0.609     0.246    u_tdc/u_FineDelay/u_flip_flops/iRst
    SLICE_X85Y151        FDCE                                         f  u_tdc/u_FineDelay/u_flip_flops/Startff163/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         0.834    -0.468    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X85Y151        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Startff163/C
                         clock pessimism              0.198    -0.270    
    SLICE_X85Y151        FDCE (Remov_fdce_C_CLR)     -0.092    -0.362    u_tdc/u_FineDelay/u_flip_flops/Startff163
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/r_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_tdc/FFDelayStart_2/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.164ns (26.694%)  route 0.450ns (73.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.472ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         0.565    -0.540    u_tdc/u_merge/clk
    SLICE_X80Y140        FDRE                                         r  u_tdc/u_merge/r_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y140        FDRE (Prop_fdre_C_Q)         0.164    -0.376 f  u_tdc/u_merge/r_done_reg/Q
                         net (fo=9, routed)           0.450     0.075    u_tdc/done
    SLICE_X79Y134        FDCE                                         f  u_tdc/FFDelayStart_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         0.831    -0.472    u_tdc/clk0
    SLICE_X79Y134        FDCE                                         r  u_tdc/FFDelayStart_2/C
                         clock pessimism             -0.057    -0.529    
    SLICE_X79Y134        FDCE (Remov_fdce_C_CLR)     -0.092    -0.621    u_tdc/FFDelayStart_2
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                           0.075    
  -------------------------------------------------------------------
                         slack                                  0.695    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  uart_clk
  To Clock:  clk_out2_block_clock_clk_wiz_0_0

Setup :            1  Failing Endpoint ,  Worst Slack       -2.613ns,  Total Violation       -2.613ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.566ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.613ns  (required time - arrival time)
  Source:                 mem_rst_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Destination:            u_memory/u_FIFO36E1/RST
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_block_clock_clk_wiz_0_0 rise@3.333ns - uart_clk rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.379ns (46.378%)  route 0.438ns (53.622%))
  Logic Levels:           0  
  Clock Path Skew:        -2.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.136ns = ( 1.197 - 3.333 ) 
    Source Clock Delay      (SCD):    0.047ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.401    -2.620    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.379    -2.241 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.823    -1.417    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.336 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          1.383     0.047    uart_clk_BUFG
    SLICE_X81Y139        FDRE                                         r  mem_rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y139        FDRE (Prop_fdre_C_Q)         0.379     0.426 f  mem_rst_reg_replica/Q
                         net (fo=1, routed)           0.438     0.864    u_memory/mem_rst_reg_n_0_repN_alias
    RAMB36_X4Y28         FIFO36E1                                     f  u_memory/u_FIFO36E1/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    R3                                                0.000     3.333 r  clk_p (IN)
                         net (fo=0)                   0.000     3.333    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     4.184 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     5.202    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -1.651 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -0.201    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -0.124 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         1.321     1.197    u_memory/CLK
    RAMB36_X4Y28         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism             -0.639     0.558    
                         clock uncertainty           -0.240     0.319    
    RAMB36_X4Y28         FIFO36E1 (Recov_fifo36e1_WRCLK_RST)
                                                     -2.068    -1.749    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                          -0.864    
  -------------------------------------------------------------------
                         slack                                 -2.613    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.566ns  (arrival time - required time)
  Source:                 mem_rst_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Destination:            u_memory/u_FIFO36E1/RST
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.798%)  route 0.264ns (65.202%))
  Logic Levels:           0  
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.421ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.577    -0.528    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.437     0.051    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.077 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          0.564     0.640    uart_clk_BUFG
    SLICE_X81Y139        FDRE                                         r  mem_rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y139        FDRE (Prop_fdre_C_Q)         0.141     0.781 f  mem_rst_reg_replica/Q
                         net (fo=1, routed)           0.264     1.045    u_memory/mem_rst_reg_n_0_repN_alias
    RAMB36_X4Y28         FIFO36E1                                     f  u_memory/u_FIFO36E1/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         0.881    -0.421    u_memory/CLK
    RAMB36_X4Y28         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism              0.250    -0.171    
                         clock uncertainty            0.240     0.068    
    RAMB36_X4Y28         FIFO36E1 (Remov_fifo36e1_WRCLK_RST)
                                                     -0.589    -0.521    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                           1.045    
  -------------------------------------------------------------------
                         slack                                  1.566    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  uart_clk
  To Clock:  uart_clk

Setup :            0  Failing Endpoints,  Worst Slack     8743.663ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.910ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8743.663ns  (required time - arrival time)
  Source:                 mem_rst_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Destination:            u_memory/u_FIFO36E1/RST
                            (recovery check against rising-edge clock uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8746.667ns  (uart_clk rise@8746.667ns - uart_clk rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.379ns (46.378%)  route 0.438ns (53.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.264ns = ( 8746.932 - 8746.667 ) 
    Source Clock Delay      (SCD):    0.047ns
    Clock Pessimism Removal (CPR):    -0.218ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.401    -2.620    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.379    -2.241 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.823    -1.417    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.336 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          1.383     0.047    uart_clk_BUFG
    SLICE_X81Y139        FDRE                                         r  mem_rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y139        FDRE (Prop_fdre_C_Q)         0.379     0.426 f  mem_rst_reg_replica/Q
                         net (fo=1, routed)           0.438     0.864    u_memory/mem_rst_reg_n_0_repN_alias
    RAMB36_X4Y28         FIFO36E1                                     f  u_memory/u_FIFO36E1/RST
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                   8746.667  8746.667 r  
    R3                                                0.000  8746.667 r  clk_p (IN)
                         net (fo=0)                   0.000  8746.667    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850  8747.518 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019  8748.536    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853  8741.683 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449  8743.132    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077  8743.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.290  8744.499    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.304  8744.803 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.734  8745.537    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077  8745.614 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          1.317  8746.931    u_memory/uart_clk_BUFG
    RAMB36_X4Y28         FIFO36E1                                     r  u_memory/u_FIFO36E1/RDCLK
                         clock pessimism             -0.218  8746.713    
                         clock uncertainty           -0.120  8746.594    
    RAMB36_X4Y28         FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.068  8744.525    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                       8744.527    
                         arrival time                          -0.864    
  -------------------------------------------------------------------
                         slack                               8743.663    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.910ns  (arrival time - required time)
  Source:                 mem_rst_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Destination:            u_memory/u_FIFO36E1/RST
                            (removal check against rising-edge clock uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk rise@0.000ns - uart_clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.798%)  route 0.264ns (65.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.120ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.577    -0.528    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.437     0.051    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.077 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          0.564     0.640    uart_clk_BUFG
    SLICE_X81Y139        FDRE                                         r  mem_rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y139        FDRE (Prop_fdre_C_Q)         0.141     0.781 f  mem_rst_reg_replica/Q
                         net (fo=1, routed)           0.264     1.045    u_memory/mem_rst_reg_n_0_repN_alias
    RAMB36_X4Y28         FIFO36E1                                     f  u_memory/u_FIFO36E1/RST
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.848    -0.455    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.175    -0.280 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.488     0.209    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.238 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          0.882     1.120    u_memory/uart_clk_BUFG
    RAMB36_X4Y28         FIFO36E1                                     r  u_memory/u_FIFO36E1/RDCLK
                         clock pessimism             -0.395     0.725    
    RAMB36_X4Y28         FIFO36E1 (Remov_fifo36e1_RDCLK_RST)
                                                     -0.589     0.136    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                         -0.136    
                         arrival time                           1.045    
  -------------------------------------------------------------------
                         slack                                  0.910    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_block_clock_clk_wiz_0_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ledRE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            led_ReadERR
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.856ns  (logic 3.669ns (46.699%)  route 4.187ns (53.301%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         1.393    -2.628    clk
    SLICE_X77Y140        FDRE                                         r  ledRE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y140        FDRE (Prop_fdre_C_Q)         0.379    -2.249 r  ledRE_reg/Q
                         net (fo=1, routed)           4.187     1.939    led_ReadERR_OBUF
    T24                  OBUF (Prop_obuf_I_O)         3.290     5.228 r  led_ReadERR_OBUF_inst/O
                         net (fo=0)                   0.000     5.228    led_ReadERR
    T24                                                               r  led_ReadERR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledRead_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            led_ReadStage
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.848ns  (logic 3.795ns (48.361%)  route 4.053ns (51.639%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         1.367    -2.654    clk
    SLICE_X79Y125        FDRE                                         r  ledRead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y125        FDRE (Prop_fdre_C_Q)         0.348    -2.306 r  ledRead_reg/Q
                         net (fo=1, routed)           4.053     1.747    led_ReadStage_OBUF
    R26                  OBUF (Prop_obuf_I_O)         3.447     5.194 r  led_ReadStage_OBUF_inst/O
                         net (fo=0)                   0.000     5.194    led_ReadStage
    R26                                                               r  led_ReadStage (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 startTDC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            led_WriteStage
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.599ns  (logic 3.671ns (48.315%)  route 3.928ns (51.685%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         1.367    -2.654    clk
    SLICE_X79Y125        FDRE                                         r  startTDC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y125        FDRE (Prop_fdre_C_Q)         0.379    -2.275 r  startTDC_reg/Q
                         net (fo=1, routed)           3.928     1.653    led_WriteStage_OBUF
    T25                  OBUF (Prop_obuf_I_O)         3.292     4.945 r  led_WriteStage_OBUF_inst/O
                         net (fo=0)                   0.000     4.945    led_WriteStage
    T25                                                               r  led_WriteStage (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledWR_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            led_WriteERR
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.736ns  (logic 3.743ns (55.563%)  route 2.993ns (44.437%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         1.404    -2.617    clk
    SLICE_X42Y134        FDRE                                         r  ledWR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y134        FDRE (Prop_fdre_C_Q)         0.433    -2.184 r  ledWR_reg/Q
                         net (fo=1, routed)           2.993     0.810    led_WriteERR_OBUF
    M26                  OBUF (Prop_obuf_I_O)         3.310     4.119 r  led_WriteERR_OBUF_inst/O
                         net (fo=0)                   0.000     4.119    led_WriteERR
    M26                                                               r  led_WriteERR (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ledWR_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            led_WriteERR
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.744ns  (logic 1.429ns (52.065%)  route 1.315ns (47.935%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         0.582    -0.523    clk
    SLICE_X42Y134        FDRE                                         r  ledWR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y134        FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  ledWR_reg/Q
                         net (fo=1, routed)           1.315     0.957    led_WriteERR_OBUF
    M26                  OBUF (Prop_obuf_I_O)         1.265     2.221 r  led_WriteERR_OBUF_inst/O
                         net (fo=0)                   0.000     2.221    led_WriteERR
    M26                                                               r  led_WriteERR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 startTDC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            led_WriteStage
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.289ns  (logic 1.389ns (42.217%)  route 1.901ns (57.783%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         0.553    -0.552    clk
    SLICE_X79Y125        FDRE                                         r  startTDC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  startTDC_reg/Q
                         net (fo=1, routed)           1.901     1.490    led_WriteStage_OBUF
    T25                  OBUF (Prop_obuf_I_O)         1.248     2.737 r  led_WriteStage_OBUF_inst/O
                         net (fo=0)                   0.000     2.737    led_WriteStage
    T25                                                               r  led_WriteStage (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledRE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            led_ReadERR
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.361ns  (logic 1.386ns (41.230%)  route 1.975ns (58.770%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         0.572    -0.533    clk
    SLICE_X77Y140        FDRE                                         r  ledRE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y140        FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  ledRE_reg/Q
                         net (fo=1, routed)           1.975     1.584    led_ReadERR_OBUF
    T24                  OBUF (Prop_obuf_I_O)         1.245     2.828 r  led_ReadERR_OBUF_inst/O
                         net (fo=0)                   0.000     2.828    led_ReadERR
    T24                                                               r  led_ReadERR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledRead_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            led_ReadStage
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.382ns  (logic 1.447ns (42.794%)  route 1.935ns (57.206%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         0.553    -0.552    clk
    SLICE_X79Y125        FDRE                                         r  ledRead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y125        FDRE (Prop_fdre_C_Q)         0.128    -0.424 r  ledRead_reg/Q
                         net (fo=1, routed)           1.935     1.511    led_ReadStage_OBUF
    R26                  OBUF (Prop_obuf_I_O)         1.319     2.830 r  led_ReadStage_OBUF_inst/O
                         net (fo=0)                   0.000     2.830    led_ReadStage
    R26                                                               r  led_ReadStage (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_block_clock_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_block_clock_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.500ns  (logic 0.029ns (1.933%)  route 1.471ns (98.067%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_block_clock_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    R3                                                0.000     5.000 f  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     5.421 f  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     5.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.828     3.074 f  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.595     3.669    u_clk/block_clock_i/clk_wiz_0/inst/clkfbout_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     3.698 f  u_clk/block_clock_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.877     4.574    u_clk/block_clock_i/clk_wiz_0/inst/clkfbout_buf_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    f  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_block_clock_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.943ns  (logic 0.077ns (2.616%)  route 2.866ns (97.384%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clkfbout_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.417    -2.041    u_clk/block_clock_i/clk_wiz_0/inst/clkfbout_buf_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  uart_clk
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_uart/o_Tx_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Destination:            TX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.114ns  (logic 2.842ns (35.030%)  route 5.272ns (64.970%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.401    -2.620    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.379    -2.241 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.823    -1.417    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.336 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          1.395     0.059    u_uart/uart_clk_BUFG
    SLICE_X75Y141        FDRE                                         r  u_uart/o_Tx_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y141        FDRE (Prop_fdre_C_Q)         0.348     0.407 r  u_uart/o_Tx_Serial_reg/Q
                         net (fo=1, routed)           5.272     5.678    TX_OBUF
    U19                  OBUF (Prop_obuf_I_O)         2.494     8.173 r  TX_OBUF_inst/O
                         net (fo=0)                   0.000     8.173    TX
    U19                                                               r  TX (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_uart/o_Tx_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_clk  {rise@0.000ns fall@4373.333ns period=8746.667ns})
  Destination:            TX
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.813ns  (logic 1.310ns (34.356%)  route 2.503ns (65.644%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.577    -0.528    clkWizard
    SLICE_X73Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  uart_clk_reg/Q
                         net (fo=2, routed)           0.437     0.051    uart_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.077 r  uart_clk_BUFG_inst/O
                         net (fo=41, routed)          0.574     0.650    u_uart/uart_clk_BUFG
    SLICE_X75Y141        FDRE                                         r  u_uart/o_Tx_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y141        FDRE (Prop_fdre_C_Q)         0.128     0.778 r  u_uart/o_Tx_Serial_reg/Q
                         net (fo=1, routed)           2.503     3.281    TX_OBUF
    U19                  OBUF (Prop_obuf_I_O)         1.182     4.463 r  TX_OBUF_inst/O
                         net (fo=0)                   0.000     4.463    TX
    U19                                                               r  TX (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_block_clock_clk_wiz_0_0

Max Delay           302 Endpoints
Min Delay           302 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[276].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.456ns  (logic 8.369ns (73.052%)  route 3.087ns (26.948%))
  Logic Levels:           71  (CARRY4=70 IBUFDS=1)
  Clock Path Skew:        -2.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.203ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=15, routed)          3.070     3.938    u_tdc/u_FineDelay/iHit
    SLICE_X84Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.495     4.433 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     4.433    u_tdc/u_FineDelay/wCarryOutputs[3]
    SLICE_X84Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.533 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.533    u_tdc/u_FineDelay/wCarryOutputs[7]
    SLICE_X84Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.633 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.633    u_tdc/u_FineDelay/wCarryOutputs[11]
    SLICE_X84Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.733 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.733    u_tdc/u_FineDelay/wCarryOutputs[15]
    SLICE_X84Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.833 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.833    u_tdc/u_FineDelay/wCarryOutputs[19]
    SLICE_X84Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.933 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.933    u_tdc/u_FineDelay/wCarryOutputs[23]
    SLICE_X84Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.033 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.033    u_tdc/u_FineDelay/wCarryOutputs[27]
    SLICE_X84Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.133 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.133    u_tdc/u_FineDelay/wCarryOutputs[31]
    SLICE_X84Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.233 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.233    u_tdc/u_FineDelay/wCarryOutputs[35]
    SLICE_X84Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.333 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.333    u_tdc/u_FineDelay/wCarryOutputs[39]
    SLICE_X84Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.433 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.433    u_tdc/u_FineDelay/wCarryOutputs[43]
    SLICE_X84Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.533 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.533    u_tdc/u_FineDelay/wCarryOutputs[47]
    SLICE_X84Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.633 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.633    u_tdc/u_FineDelay/wCarryOutputs[51]
    SLICE_X84Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.733 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.008     5.741    u_tdc/u_FineDelay/wCarryOutputs[55]
    SLICE_X84Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.841 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.841    u_tdc/u_FineDelay/wCarryOutputs[59]
    SLICE_X84Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.941 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.941    u_tdc/u_FineDelay/wCarryOutputs[63]
    SLICE_X84Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.041 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.041    u_tdc/u_FineDelay/wCarryOutputs[67]
    SLICE_X84Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.141 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.141    u_tdc/u_FineDelay/wCarryOutputs[71]
    SLICE_X84Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.241 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.241    u_tdc/u_FineDelay/wCarryOutputs[75]
    SLICE_X84Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.341 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.341    u_tdc/u_FineDelay/wCarryOutputs[79]
    SLICE_X84Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.441 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.441    u_tdc/u_FineDelay/wCarryOutputs[83]
    SLICE_X84Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.541 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.541    u_tdc/u_FineDelay/wCarryOutputs[87]
    SLICE_X84Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.641 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.641    u_tdc/u_FineDelay/wCarryOutputs[91]
    SLICE_X84Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.741 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.741    u_tdc/u_FineDelay/wCarryOutputs[95]
    SLICE_X84Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.841 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.841    u_tdc/u_FineDelay/wCarryOutputs[99]
    SLICE_X84Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.941 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.941    u_tdc/u_FineDelay/wCarryOutputs[103]
    SLICE_X84Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.041 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.041    u_tdc/u_FineDelay/wCarryOutputs[107]
    SLICE_X84Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.141 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.141    u_tdc/u_FineDelay/wCarryOutputs[111]
    SLICE_X84Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.241 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.241    u_tdc/u_FineDelay/wCarryOutputs[115]
    SLICE_X84Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.341 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.341    u_tdc/u_FineDelay/wCarryOutputs[119]
    SLICE_X84Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.441 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.441    u_tdc/u_FineDelay/wCarryOutputs[123]
    SLICE_X84Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.541 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.541    u_tdc/u_FineDelay/wCarryOutputs[127]
    SLICE_X84Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.641 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.641    u_tdc/u_FineDelay/wCarryOutputs[131]
    SLICE_X84Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.741 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.741    u_tdc/u_FineDelay/wCarryOutputs[135]
    SLICE_X84Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.841 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.841    u_tdc/u_FineDelay/wCarryOutputs[139]
    SLICE_X84Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.941 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.941    u_tdc/u_FineDelay/wCarryOutputs[143]
    SLICE_X84Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.041 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.041    u_tdc/u_FineDelay/wCarryOutputs[147]
    SLICE_X84Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.141 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.141    u_tdc/u_FineDelay/wCarryOutputs[151]
    SLICE_X84Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.241 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.001     8.241    u_tdc/u_FineDelay/wCarryOutputs[155]
    SLICE_X84Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.341 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.341    u_tdc/u_FineDelay/wCarryOutputs[159]
    SLICE_X84Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.441 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.441    u_tdc/u_FineDelay/wCarryOutputs[163]
    SLICE_X84Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.541 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.541    u_tdc/u_FineDelay/wCarryOutputs[167]
    SLICE_X84Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.641 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.641    u_tdc/u_FineDelay/wCarryOutputs[171]
    SLICE_X84Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.741 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.741    u_tdc/u_FineDelay/wCarryOutputs[175]
    SLICE_X84Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.841 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.841    u_tdc/u_FineDelay/wCarryOutputs[179]
    SLICE_X84Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.941 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.941    u_tdc/u_FineDelay/wCarryOutputs[183]
    SLICE_X84Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.041 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.041    u_tdc/u_FineDelay/wCarryOutputs[187]
    SLICE_X84Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.141 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.141    u_tdc/u_FineDelay/wCarryOutputs[191]
    SLICE_X84Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.241 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.241    u_tdc/u_FineDelay/wCarryOutputs[195]
    SLICE_X84Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.341 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.341    u_tdc/u_FineDelay/wCarryOutputs[199]
    SLICE_X84Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.441 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.441    u_tdc/u_FineDelay/wCarryOutputs[203]
    SLICE_X84Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.541 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.541    u_tdc/u_FineDelay/wCarryOutputs[207]
    SLICE_X84Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.641 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.641    u_tdc/u_FineDelay/wCarryOutputs[211]
    SLICE_X84Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.741 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.741    u_tdc/u_FineDelay/wCarryOutputs[215]
    SLICE_X84Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.841 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.841    u_tdc/u_FineDelay/wCarryOutputs[219]
    SLICE_X84Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.941 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.941    u_tdc/u_FineDelay/wCarryOutputs[223]
    SLICE_X84Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.041 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.041    u_tdc/u_FineDelay/wCarryOutputs[227]
    SLICE_X84Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.141 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.141    u_tdc/u_FineDelay/wCarryOutputs[231]
    SLICE_X84Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.241 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.241    u_tdc/u_FineDelay/wCarryOutputs[235]
    SLICE_X84Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.341 r  u_tdc/u_FineDelay/genblk1[59].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.341    u_tdc/u_FineDelay/wCarryOutputs[239]
    SLICE_X84Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.441 r  u_tdc/u_FineDelay/genblk1[60].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.441    u_tdc/u_FineDelay/wCarryOutputs[243]
    SLICE_X84Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.541 r  u_tdc/u_FineDelay/genblk1[61].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.541    u_tdc/u_FineDelay/wCarryOutputs[247]
    SLICE_X84Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.641 r  u_tdc/u_FineDelay/genblk1[62].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.641    u_tdc/u_FineDelay/wCarryOutputs[251]
    SLICE_X84Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.741 r  u_tdc/u_FineDelay/genblk1[63].carry_4/CO[3]
                         net (fo=2, routed)           0.008    10.749    u_tdc/u_FineDelay/wCarryOutputs[255]
    SLICE_X84Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.849 r  u_tdc/u_FineDelay/genblk1[64].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.849    u_tdc/u_FineDelay/wCarryOutputs[259]
    SLICE_X84Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.949 r  u_tdc/u_FineDelay/genblk1[65].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.949    u_tdc/u_FineDelay/wCarryOutputs[263]
    SLICE_X84Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.049 r  u_tdc/u_FineDelay/genblk1[66].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.049    u_tdc/u_FineDelay/wCarryOutputs[267]
    SLICE_X84Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.149 r  u_tdc/u_FineDelay/genblk1[67].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.149    u_tdc/u_FineDelay/wCarryOutputs[271]
    SLICE_X84Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.249 r  u_tdc/u_FineDelay/genblk1[68].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.249    u_tdc/u_FineDelay/wCarryOutputs[275]
    SLICE_X84Y180        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    11.456 r  u_tdc/u_FineDelay/genblk1[69].carry_4/CO[0]
                         net (fo=1, routed)           0.000    11.456    u_tdc/u_FineDelay/wCarryOutputs[276]
    SLICE_X84Y180        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[276].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         1.255    -2.203    u_tdc/u_FineDelay/clk
    SLICE_X84Y180        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[276].Firstff/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[278].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.440ns  (logic 8.353ns (73.015%)  route 3.087ns (26.985%))
  Logic Levels:           71  (CARRY4=70 IBUFDS=1)
  Clock Path Skew:        -2.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.203ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=15, routed)          3.070     3.938    u_tdc/u_FineDelay/iHit
    SLICE_X84Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.495     4.433 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     4.433    u_tdc/u_FineDelay/wCarryOutputs[3]
    SLICE_X84Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.533 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.533    u_tdc/u_FineDelay/wCarryOutputs[7]
    SLICE_X84Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.633 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.633    u_tdc/u_FineDelay/wCarryOutputs[11]
    SLICE_X84Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.733 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.733    u_tdc/u_FineDelay/wCarryOutputs[15]
    SLICE_X84Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.833 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.833    u_tdc/u_FineDelay/wCarryOutputs[19]
    SLICE_X84Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.933 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.933    u_tdc/u_FineDelay/wCarryOutputs[23]
    SLICE_X84Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.033 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.033    u_tdc/u_FineDelay/wCarryOutputs[27]
    SLICE_X84Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.133 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.133    u_tdc/u_FineDelay/wCarryOutputs[31]
    SLICE_X84Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.233 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.233    u_tdc/u_FineDelay/wCarryOutputs[35]
    SLICE_X84Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.333 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.333    u_tdc/u_FineDelay/wCarryOutputs[39]
    SLICE_X84Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.433 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.433    u_tdc/u_FineDelay/wCarryOutputs[43]
    SLICE_X84Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.533 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.533    u_tdc/u_FineDelay/wCarryOutputs[47]
    SLICE_X84Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.633 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.633    u_tdc/u_FineDelay/wCarryOutputs[51]
    SLICE_X84Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.733 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.008     5.741    u_tdc/u_FineDelay/wCarryOutputs[55]
    SLICE_X84Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.841 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.841    u_tdc/u_FineDelay/wCarryOutputs[59]
    SLICE_X84Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.941 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.941    u_tdc/u_FineDelay/wCarryOutputs[63]
    SLICE_X84Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.041 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.041    u_tdc/u_FineDelay/wCarryOutputs[67]
    SLICE_X84Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.141 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.141    u_tdc/u_FineDelay/wCarryOutputs[71]
    SLICE_X84Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.241 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.241    u_tdc/u_FineDelay/wCarryOutputs[75]
    SLICE_X84Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.341 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.341    u_tdc/u_FineDelay/wCarryOutputs[79]
    SLICE_X84Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.441 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.441    u_tdc/u_FineDelay/wCarryOutputs[83]
    SLICE_X84Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.541 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.541    u_tdc/u_FineDelay/wCarryOutputs[87]
    SLICE_X84Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.641 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.641    u_tdc/u_FineDelay/wCarryOutputs[91]
    SLICE_X84Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.741 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.741    u_tdc/u_FineDelay/wCarryOutputs[95]
    SLICE_X84Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.841 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.841    u_tdc/u_FineDelay/wCarryOutputs[99]
    SLICE_X84Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.941 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.941    u_tdc/u_FineDelay/wCarryOutputs[103]
    SLICE_X84Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.041 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.041    u_tdc/u_FineDelay/wCarryOutputs[107]
    SLICE_X84Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.141 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.141    u_tdc/u_FineDelay/wCarryOutputs[111]
    SLICE_X84Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.241 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.241    u_tdc/u_FineDelay/wCarryOutputs[115]
    SLICE_X84Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.341 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.341    u_tdc/u_FineDelay/wCarryOutputs[119]
    SLICE_X84Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.441 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.441    u_tdc/u_FineDelay/wCarryOutputs[123]
    SLICE_X84Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.541 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.541    u_tdc/u_FineDelay/wCarryOutputs[127]
    SLICE_X84Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.641 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.641    u_tdc/u_FineDelay/wCarryOutputs[131]
    SLICE_X84Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.741 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.741    u_tdc/u_FineDelay/wCarryOutputs[135]
    SLICE_X84Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.841 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.841    u_tdc/u_FineDelay/wCarryOutputs[139]
    SLICE_X84Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.941 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.941    u_tdc/u_FineDelay/wCarryOutputs[143]
    SLICE_X84Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.041 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.041    u_tdc/u_FineDelay/wCarryOutputs[147]
    SLICE_X84Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.141 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.141    u_tdc/u_FineDelay/wCarryOutputs[151]
    SLICE_X84Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.241 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.001     8.241    u_tdc/u_FineDelay/wCarryOutputs[155]
    SLICE_X84Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.341 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.341    u_tdc/u_FineDelay/wCarryOutputs[159]
    SLICE_X84Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.441 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.441    u_tdc/u_FineDelay/wCarryOutputs[163]
    SLICE_X84Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.541 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.541    u_tdc/u_FineDelay/wCarryOutputs[167]
    SLICE_X84Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.641 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.641    u_tdc/u_FineDelay/wCarryOutputs[171]
    SLICE_X84Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.741 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.741    u_tdc/u_FineDelay/wCarryOutputs[175]
    SLICE_X84Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.841 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.841    u_tdc/u_FineDelay/wCarryOutputs[179]
    SLICE_X84Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.941 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.941    u_tdc/u_FineDelay/wCarryOutputs[183]
    SLICE_X84Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.041 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.041    u_tdc/u_FineDelay/wCarryOutputs[187]
    SLICE_X84Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.141 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.141    u_tdc/u_FineDelay/wCarryOutputs[191]
    SLICE_X84Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.241 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.241    u_tdc/u_FineDelay/wCarryOutputs[195]
    SLICE_X84Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.341 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.341    u_tdc/u_FineDelay/wCarryOutputs[199]
    SLICE_X84Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.441 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.441    u_tdc/u_FineDelay/wCarryOutputs[203]
    SLICE_X84Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.541 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.541    u_tdc/u_FineDelay/wCarryOutputs[207]
    SLICE_X84Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.641 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.641    u_tdc/u_FineDelay/wCarryOutputs[211]
    SLICE_X84Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.741 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.741    u_tdc/u_FineDelay/wCarryOutputs[215]
    SLICE_X84Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.841 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.841    u_tdc/u_FineDelay/wCarryOutputs[219]
    SLICE_X84Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.941 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.941    u_tdc/u_FineDelay/wCarryOutputs[223]
    SLICE_X84Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.041 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.041    u_tdc/u_FineDelay/wCarryOutputs[227]
    SLICE_X84Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.141 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.141    u_tdc/u_FineDelay/wCarryOutputs[231]
    SLICE_X84Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.241 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.241    u_tdc/u_FineDelay/wCarryOutputs[235]
    SLICE_X84Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.341 r  u_tdc/u_FineDelay/genblk1[59].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.341    u_tdc/u_FineDelay/wCarryOutputs[239]
    SLICE_X84Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.441 r  u_tdc/u_FineDelay/genblk1[60].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.441    u_tdc/u_FineDelay/wCarryOutputs[243]
    SLICE_X84Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.541 r  u_tdc/u_FineDelay/genblk1[61].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.541    u_tdc/u_FineDelay/wCarryOutputs[247]
    SLICE_X84Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.641 r  u_tdc/u_FineDelay/genblk1[62].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.641    u_tdc/u_FineDelay/wCarryOutputs[251]
    SLICE_X84Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.741 r  u_tdc/u_FineDelay/genblk1[63].carry_4/CO[3]
                         net (fo=2, routed)           0.008    10.749    u_tdc/u_FineDelay/wCarryOutputs[255]
    SLICE_X84Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.849 r  u_tdc/u_FineDelay/genblk1[64].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.849    u_tdc/u_FineDelay/wCarryOutputs[259]
    SLICE_X84Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.949 r  u_tdc/u_FineDelay/genblk1[65].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.949    u_tdc/u_FineDelay/wCarryOutputs[263]
    SLICE_X84Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.049 r  u_tdc/u_FineDelay/genblk1[66].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.049    u_tdc/u_FineDelay/wCarryOutputs[267]
    SLICE_X84Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.149 r  u_tdc/u_FineDelay/genblk1[67].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.149    u_tdc/u_FineDelay/wCarryOutputs[271]
    SLICE_X84Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.249 r  u_tdc/u_FineDelay/genblk1[68].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.249    u_tdc/u_FineDelay/wCarryOutputs[275]
    SLICE_X84Y180        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    11.440 r  u_tdc/u_FineDelay/genblk1[69].carry_4/CO[2]
                         net (fo=1, routed)           0.000    11.440    u_tdc/u_FineDelay/wCarryOutputs[278]
    SLICE_X84Y180        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[278].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         1.255    -2.203    u_tdc/u_FineDelay/clk
    SLICE_X84Y180        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[278].Firstff/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[277].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.380ns  (logic 8.293ns (72.872%)  route 3.087ns (27.128%))
  Logic Levels:           71  (CARRY4=70 IBUFDS=1)
  Clock Path Skew:        -2.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.203ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=15, routed)          3.070     3.938    u_tdc/u_FineDelay/iHit
    SLICE_X84Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.495     4.433 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     4.433    u_tdc/u_FineDelay/wCarryOutputs[3]
    SLICE_X84Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.533 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.533    u_tdc/u_FineDelay/wCarryOutputs[7]
    SLICE_X84Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.633 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.633    u_tdc/u_FineDelay/wCarryOutputs[11]
    SLICE_X84Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.733 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.733    u_tdc/u_FineDelay/wCarryOutputs[15]
    SLICE_X84Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.833 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.833    u_tdc/u_FineDelay/wCarryOutputs[19]
    SLICE_X84Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.933 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.933    u_tdc/u_FineDelay/wCarryOutputs[23]
    SLICE_X84Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.033 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.033    u_tdc/u_FineDelay/wCarryOutputs[27]
    SLICE_X84Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.133 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.133    u_tdc/u_FineDelay/wCarryOutputs[31]
    SLICE_X84Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.233 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.233    u_tdc/u_FineDelay/wCarryOutputs[35]
    SLICE_X84Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.333 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.333    u_tdc/u_FineDelay/wCarryOutputs[39]
    SLICE_X84Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.433 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.433    u_tdc/u_FineDelay/wCarryOutputs[43]
    SLICE_X84Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.533 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.533    u_tdc/u_FineDelay/wCarryOutputs[47]
    SLICE_X84Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.633 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.633    u_tdc/u_FineDelay/wCarryOutputs[51]
    SLICE_X84Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.733 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.008     5.741    u_tdc/u_FineDelay/wCarryOutputs[55]
    SLICE_X84Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.841 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.841    u_tdc/u_FineDelay/wCarryOutputs[59]
    SLICE_X84Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.941 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.941    u_tdc/u_FineDelay/wCarryOutputs[63]
    SLICE_X84Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.041 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.041    u_tdc/u_FineDelay/wCarryOutputs[67]
    SLICE_X84Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.141 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.141    u_tdc/u_FineDelay/wCarryOutputs[71]
    SLICE_X84Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.241 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.241    u_tdc/u_FineDelay/wCarryOutputs[75]
    SLICE_X84Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.341 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.341    u_tdc/u_FineDelay/wCarryOutputs[79]
    SLICE_X84Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.441 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.441    u_tdc/u_FineDelay/wCarryOutputs[83]
    SLICE_X84Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.541 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.541    u_tdc/u_FineDelay/wCarryOutputs[87]
    SLICE_X84Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.641 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.641    u_tdc/u_FineDelay/wCarryOutputs[91]
    SLICE_X84Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.741 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.741    u_tdc/u_FineDelay/wCarryOutputs[95]
    SLICE_X84Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.841 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.841    u_tdc/u_FineDelay/wCarryOutputs[99]
    SLICE_X84Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.941 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.941    u_tdc/u_FineDelay/wCarryOutputs[103]
    SLICE_X84Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.041 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.041    u_tdc/u_FineDelay/wCarryOutputs[107]
    SLICE_X84Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.141 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.141    u_tdc/u_FineDelay/wCarryOutputs[111]
    SLICE_X84Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.241 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.241    u_tdc/u_FineDelay/wCarryOutputs[115]
    SLICE_X84Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.341 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.341    u_tdc/u_FineDelay/wCarryOutputs[119]
    SLICE_X84Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.441 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.441    u_tdc/u_FineDelay/wCarryOutputs[123]
    SLICE_X84Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.541 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.541    u_tdc/u_FineDelay/wCarryOutputs[127]
    SLICE_X84Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.641 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.641    u_tdc/u_FineDelay/wCarryOutputs[131]
    SLICE_X84Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.741 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.741    u_tdc/u_FineDelay/wCarryOutputs[135]
    SLICE_X84Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.841 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.841    u_tdc/u_FineDelay/wCarryOutputs[139]
    SLICE_X84Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.941 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.941    u_tdc/u_FineDelay/wCarryOutputs[143]
    SLICE_X84Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.041 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.041    u_tdc/u_FineDelay/wCarryOutputs[147]
    SLICE_X84Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.141 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.141    u_tdc/u_FineDelay/wCarryOutputs[151]
    SLICE_X84Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.241 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.001     8.241    u_tdc/u_FineDelay/wCarryOutputs[155]
    SLICE_X84Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.341 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.341    u_tdc/u_FineDelay/wCarryOutputs[159]
    SLICE_X84Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.441 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.441    u_tdc/u_FineDelay/wCarryOutputs[163]
    SLICE_X84Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.541 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.541    u_tdc/u_FineDelay/wCarryOutputs[167]
    SLICE_X84Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.641 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.641    u_tdc/u_FineDelay/wCarryOutputs[171]
    SLICE_X84Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.741 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.741    u_tdc/u_FineDelay/wCarryOutputs[175]
    SLICE_X84Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.841 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.841    u_tdc/u_FineDelay/wCarryOutputs[179]
    SLICE_X84Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.941 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.941    u_tdc/u_FineDelay/wCarryOutputs[183]
    SLICE_X84Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.041 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.041    u_tdc/u_FineDelay/wCarryOutputs[187]
    SLICE_X84Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.141 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.141    u_tdc/u_FineDelay/wCarryOutputs[191]
    SLICE_X84Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.241 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.241    u_tdc/u_FineDelay/wCarryOutputs[195]
    SLICE_X84Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.341 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.341    u_tdc/u_FineDelay/wCarryOutputs[199]
    SLICE_X84Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.441 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.441    u_tdc/u_FineDelay/wCarryOutputs[203]
    SLICE_X84Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.541 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.541    u_tdc/u_FineDelay/wCarryOutputs[207]
    SLICE_X84Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.641 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.641    u_tdc/u_FineDelay/wCarryOutputs[211]
    SLICE_X84Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.741 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.741    u_tdc/u_FineDelay/wCarryOutputs[215]
    SLICE_X84Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.841 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.841    u_tdc/u_FineDelay/wCarryOutputs[219]
    SLICE_X84Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.941 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.941    u_tdc/u_FineDelay/wCarryOutputs[223]
    SLICE_X84Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.041 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.041    u_tdc/u_FineDelay/wCarryOutputs[227]
    SLICE_X84Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.141 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.141    u_tdc/u_FineDelay/wCarryOutputs[231]
    SLICE_X84Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.241 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.241    u_tdc/u_FineDelay/wCarryOutputs[235]
    SLICE_X84Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.341 r  u_tdc/u_FineDelay/genblk1[59].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.341    u_tdc/u_FineDelay/wCarryOutputs[239]
    SLICE_X84Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.441 r  u_tdc/u_FineDelay/genblk1[60].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.441    u_tdc/u_FineDelay/wCarryOutputs[243]
    SLICE_X84Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.541 r  u_tdc/u_FineDelay/genblk1[61].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.541    u_tdc/u_FineDelay/wCarryOutputs[247]
    SLICE_X84Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.641 r  u_tdc/u_FineDelay/genblk1[62].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.641    u_tdc/u_FineDelay/wCarryOutputs[251]
    SLICE_X84Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.741 r  u_tdc/u_FineDelay/genblk1[63].carry_4/CO[3]
                         net (fo=2, routed)           0.008    10.749    u_tdc/u_FineDelay/wCarryOutputs[255]
    SLICE_X84Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.849 r  u_tdc/u_FineDelay/genblk1[64].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.849    u_tdc/u_FineDelay/wCarryOutputs[259]
    SLICE_X84Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.949 r  u_tdc/u_FineDelay/genblk1[65].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.949    u_tdc/u_FineDelay/wCarryOutputs[263]
    SLICE_X84Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.049 r  u_tdc/u_FineDelay/genblk1[66].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.049    u_tdc/u_FineDelay/wCarryOutputs[267]
    SLICE_X84Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.149 r  u_tdc/u_FineDelay/genblk1[67].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.149    u_tdc/u_FineDelay/wCarryOutputs[271]
    SLICE_X84Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.249 r  u_tdc/u_FineDelay/genblk1[68].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.249    u_tdc/u_FineDelay/wCarryOutputs[275]
    SLICE_X84Y180        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    11.380 r  u_tdc/u_FineDelay/genblk1[69].carry_4/CO[1]
                         net (fo=1, routed)           0.000    11.380    u_tdc/u_FineDelay/wCarryOutputs[277]
    SLICE_X84Y180        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[277].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         1.255    -2.203    u_tdc/u_FineDelay/clk
    SLICE_X84Y180        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[277].Firstff/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[272].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.356ns  (logic 8.269ns (72.815%)  route 3.087ns (27.185%))
  Logic Levels:           70  (CARRY4=69 IBUFDS=1)
  Clock Path Skew:        -2.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.204ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=15, routed)          3.070     3.938    u_tdc/u_FineDelay/iHit
    SLICE_X84Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.495     4.433 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     4.433    u_tdc/u_FineDelay/wCarryOutputs[3]
    SLICE_X84Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.533 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.533    u_tdc/u_FineDelay/wCarryOutputs[7]
    SLICE_X84Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.633 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.633    u_tdc/u_FineDelay/wCarryOutputs[11]
    SLICE_X84Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.733 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.733    u_tdc/u_FineDelay/wCarryOutputs[15]
    SLICE_X84Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.833 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.833    u_tdc/u_FineDelay/wCarryOutputs[19]
    SLICE_X84Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.933 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.933    u_tdc/u_FineDelay/wCarryOutputs[23]
    SLICE_X84Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.033 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.033    u_tdc/u_FineDelay/wCarryOutputs[27]
    SLICE_X84Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.133 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.133    u_tdc/u_FineDelay/wCarryOutputs[31]
    SLICE_X84Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.233 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.233    u_tdc/u_FineDelay/wCarryOutputs[35]
    SLICE_X84Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.333 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.333    u_tdc/u_FineDelay/wCarryOutputs[39]
    SLICE_X84Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.433 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.433    u_tdc/u_FineDelay/wCarryOutputs[43]
    SLICE_X84Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.533 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.533    u_tdc/u_FineDelay/wCarryOutputs[47]
    SLICE_X84Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.633 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.633    u_tdc/u_FineDelay/wCarryOutputs[51]
    SLICE_X84Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.733 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.008     5.741    u_tdc/u_FineDelay/wCarryOutputs[55]
    SLICE_X84Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.841 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.841    u_tdc/u_FineDelay/wCarryOutputs[59]
    SLICE_X84Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.941 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.941    u_tdc/u_FineDelay/wCarryOutputs[63]
    SLICE_X84Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.041 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.041    u_tdc/u_FineDelay/wCarryOutputs[67]
    SLICE_X84Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.141 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.141    u_tdc/u_FineDelay/wCarryOutputs[71]
    SLICE_X84Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.241 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.241    u_tdc/u_FineDelay/wCarryOutputs[75]
    SLICE_X84Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.341 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.341    u_tdc/u_FineDelay/wCarryOutputs[79]
    SLICE_X84Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.441 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.441    u_tdc/u_FineDelay/wCarryOutputs[83]
    SLICE_X84Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.541 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.541    u_tdc/u_FineDelay/wCarryOutputs[87]
    SLICE_X84Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.641 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.641    u_tdc/u_FineDelay/wCarryOutputs[91]
    SLICE_X84Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.741 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.741    u_tdc/u_FineDelay/wCarryOutputs[95]
    SLICE_X84Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.841 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.841    u_tdc/u_FineDelay/wCarryOutputs[99]
    SLICE_X84Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.941 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.941    u_tdc/u_FineDelay/wCarryOutputs[103]
    SLICE_X84Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.041 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.041    u_tdc/u_FineDelay/wCarryOutputs[107]
    SLICE_X84Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.141 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.141    u_tdc/u_FineDelay/wCarryOutputs[111]
    SLICE_X84Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.241 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.241    u_tdc/u_FineDelay/wCarryOutputs[115]
    SLICE_X84Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.341 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.341    u_tdc/u_FineDelay/wCarryOutputs[119]
    SLICE_X84Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.441 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.441    u_tdc/u_FineDelay/wCarryOutputs[123]
    SLICE_X84Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.541 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.541    u_tdc/u_FineDelay/wCarryOutputs[127]
    SLICE_X84Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.641 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.641    u_tdc/u_FineDelay/wCarryOutputs[131]
    SLICE_X84Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.741 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.741    u_tdc/u_FineDelay/wCarryOutputs[135]
    SLICE_X84Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.841 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.841    u_tdc/u_FineDelay/wCarryOutputs[139]
    SLICE_X84Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.941 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.941    u_tdc/u_FineDelay/wCarryOutputs[143]
    SLICE_X84Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.041 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.041    u_tdc/u_FineDelay/wCarryOutputs[147]
    SLICE_X84Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.141 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.141    u_tdc/u_FineDelay/wCarryOutputs[151]
    SLICE_X84Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.241 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.001     8.241    u_tdc/u_FineDelay/wCarryOutputs[155]
    SLICE_X84Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.341 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.341    u_tdc/u_FineDelay/wCarryOutputs[159]
    SLICE_X84Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.441 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.441    u_tdc/u_FineDelay/wCarryOutputs[163]
    SLICE_X84Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.541 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.541    u_tdc/u_FineDelay/wCarryOutputs[167]
    SLICE_X84Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.641 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.641    u_tdc/u_FineDelay/wCarryOutputs[171]
    SLICE_X84Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.741 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.741    u_tdc/u_FineDelay/wCarryOutputs[175]
    SLICE_X84Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.841 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.841    u_tdc/u_FineDelay/wCarryOutputs[179]
    SLICE_X84Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.941 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.941    u_tdc/u_FineDelay/wCarryOutputs[183]
    SLICE_X84Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.041 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.041    u_tdc/u_FineDelay/wCarryOutputs[187]
    SLICE_X84Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.141 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.141    u_tdc/u_FineDelay/wCarryOutputs[191]
    SLICE_X84Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.241 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.241    u_tdc/u_FineDelay/wCarryOutputs[195]
    SLICE_X84Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.341 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.341    u_tdc/u_FineDelay/wCarryOutputs[199]
    SLICE_X84Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.441 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.441    u_tdc/u_FineDelay/wCarryOutputs[203]
    SLICE_X84Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.541 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.541    u_tdc/u_FineDelay/wCarryOutputs[207]
    SLICE_X84Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.641 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.641    u_tdc/u_FineDelay/wCarryOutputs[211]
    SLICE_X84Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.741 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.741    u_tdc/u_FineDelay/wCarryOutputs[215]
    SLICE_X84Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.841 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.841    u_tdc/u_FineDelay/wCarryOutputs[219]
    SLICE_X84Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.941 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.941    u_tdc/u_FineDelay/wCarryOutputs[223]
    SLICE_X84Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.041 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.041    u_tdc/u_FineDelay/wCarryOutputs[227]
    SLICE_X84Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.141 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.141    u_tdc/u_FineDelay/wCarryOutputs[231]
    SLICE_X84Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.241 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.241    u_tdc/u_FineDelay/wCarryOutputs[235]
    SLICE_X84Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.341 r  u_tdc/u_FineDelay/genblk1[59].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.341    u_tdc/u_FineDelay/wCarryOutputs[239]
    SLICE_X84Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.441 r  u_tdc/u_FineDelay/genblk1[60].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.441    u_tdc/u_FineDelay/wCarryOutputs[243]
    SLICE_X84Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.541 r  u_tdc/u_FineDelay/genblk1[61].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.541    u_tdc/u_FineDelay/wCarryOutputs[247]
    SLICE_X84Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.641 r  u_tdc/u_FineDelay/genblk1[62].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.641    u_tdc/u_FineDelay/wCarryOutputs[251]
    SLICE_X84Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.741 r  u_tdc/u_FineDelay/genblk1[63].carry_4/CO[3]
                         net (fo=2, routed)           0.008    10.749    u_tdc/u_FineDelay/wCarryOutputs[255]
    SLICE_X84Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.849 r  u_tdc/u_FineDelay/genblk1[64].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.849    u_tdc/u_FineDelay/wCarryOutputs[259]
    SLICE_X84Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.949 r  u_tdc/u_FineDelay/genblk1[65].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.949    u_tdc/u_FineDelay/wCarryOutputs[263]
    SLICE_X84Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.049 r  u_tdc/u_FineDelay/genblk1[66].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.049    u_tdc/u_FineDelay/wCarryOutputs[267]
    SLICE_X84Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.149 r  u_tdc/u_FineDelay/genblk1[67].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.149    u_tdc/u_FineDelay/wCarryOutputs[271]
    SLICE_X84Y179        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    11.356 r  u_tdc/u_FineDelay/genblk1[68].carry_4/CO[0]
                         net (fo=1, routed)           0.000    11.356    u_tdc/u_FineDelay/wCarryOutputs[272]
    SLICE_X84Y179        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[272].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         1.254    -2.204    u_tdc/u_FineDelay/clk
    SLICE_X84Y179        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[272].Firstff/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[279].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.349ns  (logic 8.262ns (72.798%)  route 3.087ns (27.202%))
  Logic Levels:           71  (CARRY4=70 IBUFDS=1)
  Clock Path Skew:        -2.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.203ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=15, routed)          3.070     3.938    u_tdc/u_FineDelay/iHit
    SLICE_X84Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.495     4.433 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     4.433    u_tdc/u_FineDelay/wCarryOutputs[3]
    SLICE_X84Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.533 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.533    u_tdc/u_FineDelay/wCarryOutputs[7]
    SLICE_X84Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.633 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.633    u_tdc/u_FineDelay/wCarryOutputs[11]
    SLICE_X84Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.733 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.733    u_tdc/u_FineDelay/wCarryOutputs[15]
    SLICE_X84Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.833 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.833    u_tdc/u_FineDelay/wCarryOutputs[19]
    SLICE_X84Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.933 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.933    u_tdc/u_FineDelay/wCarryOutputs[23]
    SLICE_X84Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.033 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.033    u_tdc/u_FineDelay/wCarryOutputs[27]
    SLICE_X84Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.133 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.133    u_tdc/u_FineDelay/wCarryOutputs[31]
    SLICE_X84Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.233 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.233    u_tdc/u_FineDelay/wCarryOutputs[35]
    SLICE_X84Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.333 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.333    u_tdc/u_FineDelay/wCarryOutputs[39]
    SLICE_X84Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.433 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.433    u_tdc/u_FineDelay/wCarryOutputs[43]
    SLICE_X84Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.533 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.533    u_tdc/u_FineDelay/wCarryOutputs[47]
    SLICE_X84Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.633 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.633    u_tdc/u_FineDelay/wCarryOutputs[51]
    SLICE_X84Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.733 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.008     5.741    u_tdc/u_FineDelay/wCarryOutputs[55]
    SLICE_X84Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.841 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.841    u_tdc/u_FineDelay/wCarryOutputs[59]
    SLICE_X84Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.941 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.941    u_tdc/u_FineDelay/wCarryOutputs[63]
    SLICE_X84Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.041 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.041    u_tdc/u_FineDelay/wCarryOutputs[67]
    SLICE_X84Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.141 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.141    u_tdc/u_FineDelay/wCarryOutputs[71]
    SLICE_X84Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.241 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.241    u_tdc/u_FineDelay/wCarryOutputs[75]
    SLICE_X84Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.341 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.341    u_tdc/u_FineDelay/wCarryOutputs[79]
    SLICE_X84Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.441 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.441    u_tdc/u_FineDelay/wCarryOutputs[83]
    SLICE_X84Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.541 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.541    u_tdc/u_FineDelay/wCarryOutputs[87]
    SLICE_X84Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.641 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.641    u_tdc/u_FineDelay/wCarryOutputs[91]
    SLICE_X84Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.741 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.741    u_tdc/u_FineDelay/wCarryOutputs[95]
    SLICE_X84Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.841 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.841    u_tdc/u_FineDelay/wCarryOutputs[99]
    SLICE_X84Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.941 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.941    u_tdc/u_FineDelay/wCarryOutputs[103]
    SLICE_X84Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.041 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.041    u_tdc/u_FineDelay/wCarryOutputs[107]
    SLICE_X84Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.141 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.141    u_tdc/u_FineDelay/wCarryOutputs[111]
    SLICE_X84Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.241 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.241    u_tdc/u_FineDelay/wCarryOutputs[115]
    SLICE_X84Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.341 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.341    u_tdc/u_FineDelay/wCarryOutputs[119]
    SLICE_X84Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.441 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.441    u_tdc/u_FineDelay/wCarryOutputs[123]
    SLICE_X84Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.541 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.541    u_tdc/u_FineDelay/wCarryOutputs[127]
    SLICE_X84Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.641 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.641    u_tdc/u_FineDelay/wCarryOutputs[131]
    SLICE_X84Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.741 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.741    u_tdc/u_FineDelay/wCarryOutputs[135]
    SLICE_X84Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.841 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.841    u_tdc/u_FineDelay/wCarryOutputs[139]
    SLICE_X84Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.941 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.941    u_tdc/u_FineDelay/wCarryOutputs[143]
    SLICE_X84Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.041 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.041    u_tdc/u_FineDelay/wCarryOutputs[147]
    SLICE_X84Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.141 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.141    u_tdc/u_FineDelay/wCarryOutputs[151]
    SLICE_X84Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.241 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.001     8.241    u_tdc/u_FineDelay/wCarryOutputs[155]
    SLICE_X84Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.341 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.341    u_tdc/u_FineDelay/wCarryOutputs[159]
    SLICE_X84Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.441 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.441    u_tdc/u_FineDelay/wCarryOutputs[163]
    SLICE_X84Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.541 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.541    u_tdc/u_FineDelay/wCarryOutputs[167]
    SLICE_X84Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.641 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.641    u_tdc/u_FineDelay/wCarryOutputs[171]
    SLICE_X84Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.741 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.741    u_tdc/u_FineDelay/wCarryOutputs[175]
    SLICE_X84Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.841 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.841    u_tdc/u_FineDelay/wCarryOutputs[179]
    SLICE_X84Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.941 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.941    u_tdc/u_FineDelay/wCarryOutputs[183]
    SLICE_X84Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.041 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.041    u_tdc/u_FineDelay/wCarryOutputs[187]
    SLICE_X84Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.141 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.141    u_tdc/u_FineDelay/wCarryOutputs[191]
    SLICE_X84Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.241 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.241    u_tdc/u_FineDelay/wCarryOutputs[195]
    SLICE_X84Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.341 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.341    u_tdc/u_FineDelay/wCarryOutputs[199]
    SLICE_X84Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.441 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.441    u_tdc/u_FineDelay/wCarryOutputs[203]
    SLICE_X84Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.541 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.541    u_tdc/u_FineDelay/wCarryOutputs[207]
    SLICE_X84Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.641 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.641    u_tdc/u_FineDelay/wCarryOutputs[211]
    SLICE_X84Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.741 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.741    u_tdc/u_FineDelay/wCarryOutputs[215]
    SLICE_X84Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.841 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.841    u_tdc/u_FineDelay/wCarryOutputs[219]
    SLICE_X84Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.941 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.941    u_tdc/u_FineDelay/wCarryOutputs[223]
    SLICE_X84Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.041 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.041    u_tdc/u_FineDelay/wCarryOutputs[227]
    SLICE_X84Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.141 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.141    u_tdc/u_FineDelay/wCarryOutputs[231]
    SLICE_X84Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.241 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.241    u_tdc/u_FineDelay/wCarryOutputs[235]
    SLICE_X84Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.341 r  u_tdc/u_FineDelay/genblk1[59].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.341    u_tdc/u_FineDelay/wCarryOutputs[239]
    SLICE_X84Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.441 r  u_tdc/u_FineDelay/genblk1[60].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.441    u_tdc/u_FineDelay/wCarryOutputs[243]
    SLICE_X84Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.541 r  u_tdc/u_FineDelay/genblk1[61].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.541    u_tdc/u_FineDelay/wCarryOutputs[247]
    SLICE_X84Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.641 r  u_tdc/u_FineDelay/genblk1[62].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.641    u_tdc/u_FineDelay/wCarryOutputs[251]
    SLICE_X84Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.741 r  u_tdc/u_FineDelay/genblk1[63].carry_4/CO[3]
                         net (fo=2, routed)           0.008    10.749    u_tdc/u_FineDelay/wCarryOutputs[255]
    SLICE_X84Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.849 r  u_tdc/u_FineDelay/genblk1[64].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.849    u_tdc/u_FineDelay/wCarryOutputs[259]
    SLICE_X84Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.949 r  u_tdc/u_FineDelay/genblk1[65].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.949    u_tdc/u_FineDelay/wCarryOutputs[263]
    SLICE_X84Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.049 r  u_tdc/u_FineDelay/genblk1[66].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.049    u_tdc/u_FineDelay/wCarryOutputs[267]
    SLICE_X84Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.149 r  u_tdc/u_FineDelay/genblk1[67].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.149    u_tdc/u_FineDelay/wCarryOutputs[271]
    SLICE_X84Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.249 r  u_tdc/u_FineDelay/genblk1[68].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.249    u_tdc/u_FineDelay/wCarryOutputs[275]
    SLICE_X84Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.349 r  u_tdc/u_FineDelay/genblk1[69].carry_4/CO[3]
                         net (fo=1, routed)           0.000    11.349    u_tdc/u_FineDelay/wCarryOutputs[279]
    SLICE_X84Y180        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[279].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         1.255    -2.203    u_tdc/u_FineDelay/clk
    SLICE_X84Y180        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[279].Firstff/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[274].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.340ns  (logic 8.253ns (72.777%)  route 3.087ns (27.223%))
  Logic Levels:           70  (CARRY4=69 IBUFDS=1)
  Clock Path Skew:        -2.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.204ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=15, routed)          3.070     3.938    u_tdc/u_FineDelay/iHit
    SLICE_X84Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.495     4.433 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     4.433    u_tdc/u_FineDelay/wCarryOutputs[3]
    SLICE_X84Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.533 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.533    u_tdc/u_FineDelay/wCarryOutputs[7]
    SLICE_X84Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.633 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.633    u_tdc/u_FineDelay/wCarryOutputs[11]
    SLICE_X84Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.733 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.733    u_tdc/u_FineDelay/wCarryOutputs[15]
    SLICE_X84Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.833 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.833    u_tdc/u_FineDelay/wCarryOutputs[19]
    SLICE_X84Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.933 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.933    u_tdc/u_FineDelay/wCarryOutputs[23]
    SLICE_X84Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.033 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.033    u_tdc/u_FineDelay/wCarryOutputs[27]
    SLICE_X84Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.133 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.133    u_tdc/u_FineDelay/wCarryOutputs[31]
    SLICE_X84Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.233 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.233    u_tdc/u_FineDelay/wCarryOutputs[35]
    SLICE_X84Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.333 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.333    u_tdc/u_FineDelay/wCarryOutputs[39]
    SLICE_X84Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.433 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.433    u_tdc/u_FineDelay/wCarryOutputs[43]
    SLICE_X84Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.533 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.533    u_tdc/u_FineDelay/wCarryOutputs[47]
    SLICE_X84Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.633 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.633    u_tdc/u_FineDelay/wCarryOutputs[51]
    SLICE_X84Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.733 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.008     5.741    u_tdc/u_FineDelay/wCarryOutputs[55]
    SLICE_X84Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.841 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.841    u_tdc/u_FineDelay/wCarryOutputs[59]
    SLICE_X84Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.941 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.941    u_tdc/u_FineDelay/wCarryOutputs[63]
    SLICE_X84Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.041 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.041    u_tdc/u_FineDelay/wCarryOutputs[67]
    SLICE_X84Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.141 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.141    u_tdc/u_FineDelay/wCarryOutputs[71]
    SLICE_X84Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.241 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.241    u_tdc/u_FineDelay/wCarryOutputs[75]
    SLICE_X84Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.341 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.341    u_tdc/u_FineDelay/wCarryOutputs[79]
    SLICE_X84Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.441 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.441    u_tdc/u_FineDelay/wCarryOutputs[83]
    SLICE_X84Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.541 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.541    u_tdc/u_FineDelay/wCarryOutputs[87]
    SLICE_X84Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.641 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.641    u_tdc/u_FineDelay/wCarryOutputs[91]
    SLICE_X84Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.741 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.741    u_tdc/u_FineDelay/wCarryOutputs[95]
    SLICE_X84Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.841 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.841    u_tdc/u_FineDelay/wCarryOutputs[99]
    SLICE_X84Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.941 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.941    u_tdc/u_FineDelay/wCarryOutputs[103]
    SLICE_X84Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.041 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.041    u_tdc/u_FineDelay/wCarryOutputs[107]
    SLICE_X84Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.141 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.141    u_tdc/u_FineDelay/wCarryOutputs[111]
    SLICE_X84Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.241 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.241    u_tdc/u_FineDelay/wCarryOutputs[115]
    SLICE_X84Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.341 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.341    u_tdc/u_FineDelay/wCarryOutputs[119]
    SLICE_X84Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.441 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.441    u_tdc/u_FineDelay/wCarryOutputs[123]
    SLICE_X84Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.541 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.541    u_tdc/u_FineDelay/wCarryOutputs[127]
    SLICE_X84Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.641 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.641    u_tdc/u_FineDelay/wCarryOutputs[131]
    SLICE_X84Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.741 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.741    u_tdc/u_FineDelay/wCarryOutputs[135]
    SLICE_X84Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.841 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.841    u_tdc/u_FineDelay/wCarryOutputs[139]
    SLICE_X84Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.941 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.941    u_tdc/u_FineDelay/wCarryOutputs[143]
    SLICE_X84Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.041 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.041    u_tdc/u_FineDelay/wCarryOutputs[147]
    SLICE_X84Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.141 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.141    u_tdc/u_FineDelay/wCarryOutputs[151]
    SLICE_X84Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.241 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.001     8.241    u_tdc/u_FineDelay/wCarryOutputs[155]
    SLICE_X84Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.341 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.341    u_tdc/u_FineDelay/wCarryOutputs[159]
    SLICE_X84Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.441 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.441    u_tdc/u_FineDelay/wCarryOutputs[163]
    SLICE_X84Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.541 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.541    u_tdc/u_FineDelay/wCarryOutputs[167]
    SLICE_X84Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.641 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.641    u_tdc/u_FineDelay/wCarryOutputs[171]
    SLICE_X84Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.741 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.741    u_tdc/u_FineDelay/wCarryOutputs[175]
    SLICE_X84Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.841 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.841    u_tdc/u_FineDelay/wCarryOutputs[179]
    SLICE_X84Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.941 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.941    u_tdc/u_FineDelay/wCarryOutputs[183]
    SLICE_X84Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.041 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.041    u_tdc/u_FineDelay/wCarryOutputs[187]
    SLICE_X84Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.141 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.141    u_tdc/u_FineDelay/wCarryOutputs[191]
    SLICE_X84Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.241 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.241    u_tdc/u_FineDelay/wCarryOutputs[195]
    SLICE_X84Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.341 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.341    u_tdc/u_FineDelay/wCarryOutputs[199]
    SLICE_X84Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.441 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.441    u_tdc/u_FineDelay/wCarryOutputs[203]
    SLICE_X84Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.541 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.541    u_tdc/u_FineDelay/wCarryOutputs[207]
    SLICE_X84Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.641 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.641    u_tdc/u_FineDelay/wCarryOutputs[211]
    SLICE_X84Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.741 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.741    u_tdc/u_FineDelay/wCarryOutputs[215]
    SLICE_X84Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.841 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.841    u_tdc/u_FineDelay/wCarryOutputs[219]
    SLICE_X84Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.941 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.941    u_tdc/u_FineDelay/wCarryOutputs[223]
    SLICE_X84Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.041 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.041    u_tdc/u_FineDelay/wCarryOutputs[227]
    SLICE_X84Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.141 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.141    u_tdc/u_FineDelay/wCarryOutputs[231]
    SLICE_X84Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.241 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.241    u_tdc/u_FineDelay/wCarryOutputs[235]
    SLICE_X84Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.341 r  u_tdc/u_FineDelay/genblk1[59].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.341    u_tdc/u_FineDelay/wCarryOutputs[239]
    SLICE_X84Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.441 r  u_tdc/u_FineDelay/genblk1[60].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.441    u_tdc/u_FineDelay/wCarryOutputs[243]
    SLICE_X84Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.541 r  u_tdc/u_FineDelay/genblk1[61].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.541    u_tdc/u_FineDelay/wCarryOutputs[247]
    SLICE_X84Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.641 r  u_tdc/u_FineDelay/genblk1[62].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.641    u_tdc/u_FineDelay/wCarryOutputs[251]
    SLICE_X84Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.741 r  u_tdc/u_FineDelay/genblk1[63].carry_4/CO[3]
                         net (fo=2, routed)           0.008    10.749    u_tdc/u_FineDelay/wCarryOutputs[255]
    SLICE_X84Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.849 r  u_tdc/u_FineDelay/genblk1[64].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.849    u_tdc/u_FineDelay/wCarryOutputs[259]
    SLICE_X84Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.949 r  u_tdc/u_FineDelay/genblk1[65].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.949    u_tdc/u_FineDelay/wCarryOutputs[263]
    SLICE_X84Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.049 r  u_tdc/u_FineDelay/genblk1[66].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.049    u_tdc/u_FineDelay/wCarryOutputs[267]
    SLICE_X84Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.149 r  u_tdc/u_FineDelay/genblk1[67].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.149    u_tdc/u_FineDelay/wCarryOutputs[271]
    SLICE_X84Y179        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    11.340 r  u_tdc/u_FineDelay/genblk1[68].carry_4/CO[2]
                         net (fo=1, routed)           0.000    11.340    u_tdc/u_FineDelay/wCarryOutputs[274]
    SLICE_X84Y179        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[274].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         1.254    -2.204    u_tdc/u_FineDelay/clk
    SLICE_X84Y179        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[274].Firstff/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[273].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.280ns  (logic 8.193ns (72.632%)  route 3.087ns (27.368%))
  Logic Levels:           70  (CARRY4=69 IBUFDS=1)
  Clock Path Skew:        -2.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.204ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=15, routed)          3.070     3.938    u_tdc/u_FineDelay/iHit
    SLICE_X84Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.495     4.433 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     4.433    u_tdc/u_FineDelay/wCarryOutputs[3]
    SLICE_X84Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.533 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.533    u_tdc/u_FineDelay/wCarryOutputs[7]
    SLICE_X84Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.633 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.633    u_tdc/u_FineDelay/wCarryOutputs[11]
    SLICE_X84Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.733 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.733    u_tdc/u_FineDelay/wCarryOutputs[15]
    SLICE_X84Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.833 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.833    u_tdc/u_FineDelay/wCarryOutputs[19]
    SLICE_X84Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.933 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.933    u_tdc/u_FineDelay/wCarryOutputs[23]
    SLICE_X84Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.033 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.033    u_tdc/u_FineDelay/wCarryOutputs[27]
    SLICE_X84Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.133 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.133    u_tdc/u_FineDelay/wCarryOutputs[31]
    SLICE_X84Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.233 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.233    u_tdc/u_FineDelay/wCarryOutputs[35]
    SLICE_X84Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.333 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.333    u_tdc/u_FineDelay/wCarryOutputs[39]
    SLICE_X84Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.433 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.433    u_tdc/u_FineDelay/wCarryOutputs[43]
    SLICE_X84Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.533 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.533    u_tdc/u_FineDelay/wCarryOutputs[47]
    SLICE_X84Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.633 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.633    u_tdc/u_FineDelay/wCarryOutputs[51]
    SLICE_X84Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.733 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.008     5.741    u_tdc/u_FineDelay/wCarryOutputs[55]
    SLICE_X84Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.841 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.841    u_tdc/u_FineDelay/wCarryOutputs[59]
    SLICE_X84Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.941 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.941    u_tdc/u_FineDelay/wCarryOutputs[63]
    SLICE_X84Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.041 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.041    u_tdc/u_FineDelay/wCarryOutputs[67]
    SLICE_X84Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.141 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.141    u_tdc/u_FineDelay/wCarryOutputs[71]
    SLICE_X84Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.241 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.241    u_tdc/u_FineDelay/wCarryOutputs[75]
    SLICE_X84Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.341 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.341    u_tdc/u_FineDelay/wCarryOutputs[79]
    SLICE_X84Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.441 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.441    u_tdc/u_FineDelay/wCarryOutputs[83]
    SLICE_X84Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.541 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.541    u_tdc/u_FineDelay/wCarryOutputs[87]
    SLICE_X84Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.641 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.641    u_tdc/u_FineDelay/wCarryOutputs[91]
    SLICE_X84Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.741 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.741    u_tdc/u_FineDelay/wCarryOutputs[95]
    SLICE_X84Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.841 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.841    u_tdc/u_FineDelay/wCarryOutputs[99]
    SLICE_X84Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.941 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.941    u_tdc/u_FineDelay/wCarryOutputs[103]
    SLICE_X84Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.041 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.041    u_tdc/u_FineDelay/wCarryOutputs[107]
    SLICE_X84Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.141 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.141    u_tdc/u_FineDelay/wCarryOutputs[111]
    SLICE_X84Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.241 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.241    u_tdc/u_FineDelay/wCarryOutputs[115]
    SLICE_X84Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.341 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.341    u_tdc/u_FineDelay/wCarryOutputs[119]
    SLICE_X84Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.441 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.441    u_tdc/u_FineDelay/wCarryOutputs[123]
    SLICE_X84Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.541 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.541    u_tdc/u_FineDelay/wCarryOutputs[127]
    SLICE_X84Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.641 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.641    u_tdc/u_FineDelay/wCarryOutputs[131]
    SLICE_X84Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.741 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.741    u_tdc/u_FineDelay/wCarryOutputs[135]
    SLICE_X84Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.841 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.841    u_tdc/u_FineDelay/wCarryOutputs[139]
    SLICE_X84Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.941 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.941    u_tdc/u_FineDelay/wCarryOutputs[143]
    SLICE_X84Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.041 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.041    u_tdc/u_FineDelay/wCarryOutputs[147]
    SLICE_X84Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.141 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.141    u_tdc/u_FineDelay/wCarryOutputs[151]
    SLICE_X84Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.241 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.001     8.241    u_tdc/u_FineDelay/wCarryOutputs[155]
    SLICE_X84Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.341 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.341    u_tdc/u_FineDelay/wCarryOutputs[159]
    SLICE_X84Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.441 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.441    u_tdc/u_FineDelay/wCarryOutputs[163]
    SLICE_X84Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.541 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.541    u_tdc/u_FineDelay/wCarryOutputs[167]
    SLICE_X84Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.641 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.641    u_tdc/u_FineDelay/wCarryOutputs[171]
    SLICE_X84Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.741 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.741    u_tdc/u_FineDelay/wCarryOutputs[175]
    SLICE_X84Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.841 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.841    u_tdc/u_FineDelay/wCarryOutputs[179]
    SLICE_X84Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.941 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.941    u_tdc/u_FineDelay/wCarryOutputs[183]
    SLICE_X84Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.041 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.041    u_tdc/u_FineDelay/wCarryOutputs[187]
    SLICE_X84Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.141 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.141    u_tdc/u_FineDelay/wCarryOutputs[191]
    SLICE_X84Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.241 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.241    u_tdc/u_FineDelay/wCarryOutputs[195]
    SLICE_X84Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.341 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.341    u_tdc/u_FineDelay/wCarryOutputs[199]
    SLICE_X84Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.441 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.441    u_tdc/u_FineDelay/wCarryOutputs[203]
    SLICE_X84Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.541 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.541    u_tdc/u_FineDelay/wCarryOutputs[207]
    SLICE_X84Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.641 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.641    u_tdc/u_FineDelay/wCarryOutputs[211]
    SLICE_X84Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.741 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.741    u_tdc/u_FineDelay/wCarryOutputs[215]
    SLICE_X84Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.841 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.841    u_tdc/u_FineDelay/wCarryOutputs[219]
    SLICE_X84Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.941 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.941    u_tdc/u_FineDelay/wCarryOutputs[223]
    SLICE_X84Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.041 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.041    u_tdc/u_FineDelay/wCarryOutputs[227]
    SLICE_X84Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.141 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.141    u_tdc/u_FineDelay/wCarryOutputs[231]
    SLICE_X84Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.241 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.241    u_tdc/u_FineDelay/wCarryOutputs[235]
    SLICE_X84Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.341 r  u_tdc/u_FineDelay/genblk1[59].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.341    u_tdc/u_FineDelay/wCarryOutputs[239]
    SLICE_X84Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.441 r  u_tdc/u_FineDelay/genblk1[60].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.441    u_tdc/u_FineDelay/wCarryOutputs[243]
    SLICE_X84Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.541 r  u_tdc/u_FineDelay/genblk1[61].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.541    u_tdc/u_FineDelay/wCarryOutputs[247]
    SLICE_X84Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.641 r  u_tdc/u_FineDelay/genblk1[62].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.641    u_tdc/u_FineDelay/wCarryOutputs[251]
    SLICE_X84Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.741 r  u_tdc/u_FineDelay/genblk1[63].carry_4/CO[3]
                         net (fo=2, routed)           0.008    10.749    u_tdc/u_FineDelay/wCarryOutputs[255]
    SLICE_X84Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.849 r  u_tdc/u_FineDelay/genblk1[64].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.849    u_tdc/u_FineDelay/wCarryOutputs[259]
    SLICE_X84Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.949 r  u_tdc/u_FineDelay/genblk1[65].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.949    u_tdc/u_FineDelay/wCarryOutputs[263]
    SLICE_X84Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.049 r  u_tdc/u_FineDelay/genblk1[66].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.049    u_tdc/u_FineDelay/wCarryOutputs[267]
    SLICE_X84Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.149 r  u_tdc/u_FineDelay/genblk1[67].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.149    u_tdc/u_FineDelay/wCarryOutputs[271]
    SLICE_X84Y179        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    11.280 r  u_tdc/u_FineDelay/genblk1[68].carry_4/CO[1]
                         net (fo=1, routed)           0.000    11.280    u_tdc/u_FineDelay/wCarryOutputs[273]
    SLICE_X84Y179        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[273].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         1.254    -2.204    u_tdc/u_FineDelay/clk
    SLICE_X84Y179        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[273].Firstff/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[268].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.256ns  (logic 8.169ns (72.573%)  route 3.087ns (27.427%))
  Logic Levels:           69  (CARRY4=68 IBUFDS=1)
  Clock Path Skew:        -2.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.206ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=15, routed)          3.070     3.938    u_tdc/u_FineDelay/iHit
    SLICE_X84Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.495     4.433 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     4.433    u_tdc/u_FineDelay/wCarryOutputs[3]
    SLICE_X84Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.533 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.533    u_tdc/u_FineDelay/wCarryOutputs[7]
    SLICE_X84Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.633 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.633    u_tdc/u_FineDelay/wCarryOutputs[11]
    SLICE_X84Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.733 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.733    u_tdc/u_FineDelay/wCarryOutputs[15]
    SLICE_X84Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.833 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.833    u_tdc/u_FineDelay/wCarryOutputs[19]
    SLICE_X84Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.933 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.933    u_tdc/u_FineDelay/wCarryOutputs[23]
    SLICE_X84Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.033 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.033    u_tdc/u_FineDelay/wCarryOutputs[27]
    SLICE_X84Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.133 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.133    u_tdc/u_FineDelay/wCarryOutputs[31]
    SLICE_X84Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.233 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.233    u_tdc/u_FineDelay/wCarryOutputs[35]
    SLICE_X84Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.333 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.333    u_tdc/u_FineDelay/wCarryOutputs[39]
    SLICE_X84Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.433 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.433    u_tdc/u_FineDelay/wCarryOutputs[43]
    SLICE_X84Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.533 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.533    u_tdc/u_FineDelay/wCarryOutputs[47]
    SLICE_X84Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.633 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.633    u_tdc/u_FineDelay/wCarryOutputs[51]
    SLICE_X84Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.733 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.008     5.741    u_tdc/u_FineDelay/wCarryOutputs[55]
    SLICE_X84Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.841 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.841    u_tdc/u_FineDelay/wCarryOutputs[59]
    SLICE_X84Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.941 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.941    u_tdc/u_FineDelay/wCarryOutputs[63]
    SLICE_X84Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.041 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.041    u_tdc/u_FineDelay/wCarryOutputs[67]
    SLICE_X84Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.141 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.141    u_tdc/u_FineDelay/wCarryOutputs[71]
    SLICE_X84Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.241 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.241    u_tdc/u_FineDelay/wCarryOutputs[75]
    SLICE_X84Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.341 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.341    u_tdc/u_FineDelay/wCarryOutputs[79]
    SLICE_X84Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.441 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.441    u_tdc/u_FineDelay/wCarryOutputs[83]
    SLICE_X84Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.541 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.541    u_tdc/u_FineDelay/wCarryOutputs[87]
    SLICE_X84Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.641 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.641    u_tdc/u_FineDelay/wCarryOutputs[91]
    SLICE_X84Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.741 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.741    u_tdc/u_FineDelay/wCarryOutputs[95]
    SLICE_X84Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.841 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.841    u_tdc/u_FineDelay/wCarryOutputs[99]
    SLICE_X84Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.941 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.941    u_tdc/u_FineDelay/wCarryOutputs[103]
    SLICE_X84Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.041 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.041    u_tdc/u_FineDelay/wCarryOutputs[107]
    SLICE_X84Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.141 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.141    u_tdc/u_FineDelay/wCarryOutputs[111]
    SLICE_X84Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.241 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.241    u_tdc/u_FineDelay/wCarryOutputs[115]
    SLICE_X84Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.341 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.341    u_tdc/u_FineDelay/wCarryOutputs[119]
    SLICE_X84Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.441 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.441    u_tdc/u_FineDelay/wCarryOutputs[123]
    SLICE_X84Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.541 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.541    u_tdc/u_FineDelay/wCarryOutputs[127]
    SLICE_X84Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.641 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.641    u_tdc/u_FineDelay/wCarryOutputs[131]
    SLICE_X84Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.741 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.741    u_tdc/u_FineDelay/wCarryOutputs[135]
    SLICE_X84Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.841 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.841    u_tdc/u_FineDelay/wCarryOutputs[139]
    SLICE_X84Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.941 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.941    u_tdc/u_FineDelay/wCarryOutputs[143]
    SLICE_X84Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.041 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.041    u_tdc/u_FineDelay/wCarryOutputs[147]
    SLICE_X84Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.141 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.141    u_tdc/u_FineDelay/wCarryOutputs[151]
    SLICE_X84Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.241 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.001     8.241    u_tdc/u_FineDelay/wCarryOutputs[155]
    SLICE_X84Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.341 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.341    u_tdc/u_FineDelay/wCarryOutputs[159]
    SLICE_X84Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.441 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.441    u_tdc/u_FineDelay/wCarryOutputs[163]
    SLICE_X84Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.541 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.541    u_tdc/u_FineDelay/wCarryOutputs[167]
    SLICE_X84Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.641 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.641    u_tdc/u_FineDelay/wCarryOutputs[171]
    SLICE_X84Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.741 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.741    u_tdc/u_FineDelay/wCarryOutputs[175]
    SLICE_X84Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.841 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.841    u_tdc/u_FineDelay/wCarryOutputs[179]
    SLICE_X84Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.941 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.941    u_tdc/u_FineDelay/wCarryOutputs[183]
    SLICE_X84Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.041 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.041    u_tdc/u_FineDelay/wCarryOutputs[187]
    SLICE_X84Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.141 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.141    u_tdc/u_FineDelay/wCarryOutputs[191]
    SLICE_X84Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.241 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.241    u_tdc/u_FineDelay/wCarryOutputs[195]
    SLICE_X84Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.341 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.341    u_tdc/u_FineDelay/wCarryOutputs[199]
    SLICE_X84Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.441 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.441    u_tdc/u_FineDelay/wCarryOutputs[203]
    SLICE_X84Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.541 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.541    u_tdc/u_FineDelay/wCarryOutputs[207]
    SLICE_X84Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.641 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.641    u_tdc/u_FineDelay/wCarryOutputs[211]
    SLICE_X84Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.741 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.741    u_tdc/u_FineDelay/wCarryOutputs[215]
    SLICE_X84Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.841 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.841    u_tdc/u_FineDelay/wCarryOutputs[219]
    SLICE_X84Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.941 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.941    u_tdc/u_FineDelay/wCarryOutputs[223]
    SLICE_X84Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.041 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.041    u_tdc/u_FineDelay/wCarryOutputs[227]
    SLICE_X84Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.141 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.141    u_tdc/u_FineDelay/wCarryOutputs[231]
    SLICE_X84Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.241 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.241    u_tdc/u_FineDelay/wCarryOutputs[235]
    SLICE_X84Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.341 r  u_tdc/u_FineDelay/genblk1[59].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.341    u_tdc/u_FineDelay/wCarryOutputs[239]
    SLICE_X84Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.441 r  u_tdc/u_FineDelay/genblk1[60].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.441    u_tdc/u_FineDelay/wCarryOutputs[243]
    SLICE_X84Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.541 r  u_tdc/u_FineDelay/genblk1[61].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.541    u_tdc/u_FineDelay/wCarryOutputs[247]
    SLICE_X84Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.641 r  u_tdc/u_FineDelay/genblk1[62].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.641    u_tdc/u_FineDelay/wCarryOutputs[251]
    SLICE_X84Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.741 r  u_tdc/u_FineDelay/genblk1[63].carry_4/CO[3]
                         net (fo=2, routed)           0.008    10.749    u_tdc/u_FineDelay/wCarryOutputs[255]
    SLICE_X84Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.849 r  u_tdc/u_FineDelay/genblk1[64].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.849    u_tdc/u_FineDelay/wCarryOutputs[259]
    SLICE_X84Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.949 r  u_tdc/u_FineDelay/genblk1[65].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.949    u_tdc/u_FineDelay/wCarryOutputs[263]
    SLICE_X84Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.049 r  u_tdc/u_FineDelay/genblk1[66].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.049    u_tdc/u_FineDelay/wCarryOutputs[267]
    SLICE_X84Y178        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    11.256 r  u_tdc/u_FineDelay/genblk1[67].carry_4/CO[0]
                         net (fo=1, routed)           0.000    11.256    u_tdc/u_FineDelay/wCarryOutputs[268]
    SLICE_X84Y178        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[268].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         1.252    -2.206    u_tdc/u_FineDelay/clk
    SLICE_X84Y178        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[268].Firstff/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[275].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.249ns  (logic 8.162ns (72.556%)  route 3.087ns (27.444%))
  Logic Levels:           70  (CARRY4=69 IBUFDS=1)
  Clock Path Skew:        -2.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.204ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=15, routed)          3.070     3.938    u_tdc/u_FineDelay/iHit
    SLICE_X84Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.495     4.433 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     4.433    u_tdc/u_FineDelay/wCarryOutputs[3]
    SLICE_X84Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.533 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.533    u_tdc/u_FineDelay/wCarryOutputs[7]
    SLICE_X84Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.633 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.633    u_tdc/u_FineDelay/wCarryOutputs[11]
    SLICE_X84Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.733 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.733    u_tdc/u_FineDelay/wCarryOutputs[15]
    SLICE_X84Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.833 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.833    u_tdc/u_FineDelay/wCarryOutputs[19]
    SLICE_X84Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.933 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.933    u_tdc/u_FineDelay/wCarryOutputs[23]
    SLICE_X84Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.033 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.033    u_tdc/u_FineDelay/wCarryOutputs[27]
    SLICE_X84Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.133 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.133    u_tdc/u_FineDelay/wCarryOutputs[31]
    SLICE_X84Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.233 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.233    u_tdc/u_FineDelay/wCarryOutputs[35]
    SLICE_X84Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.333 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.333    u_tdc/u_FineDelay/wCarryOutputs[39]
    SLICE_X84Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.433 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.433    u_tdc/u_FineDelay/wCarryOutputs[43]
    SLICE_X84Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.533 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.533    u_tdc/u_FineDelay/wCarryOutputs[47]
    SLICE_X84Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.633 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.633    u_tdc/u_FineDelay/wCarryOutputs[51]
    SLICE_X84Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.733 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.008     5.741    u_tdc/u_FineDelay/wCarryOutputs[55]
    SLICE_X84Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.841 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.841    u_tdc/u_FineDelay/wCarryOutputs[59]
    SLICE_X84Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.941 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.941    u_tdc/u_FineDelay/wCarryOutputs[63]
    SLICE_X84Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.041 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.041    u_tdc/u_FineDelay/wCarryOutputs[67]
    SLICE_X84Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.141 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.141    u_tdc/u_FineDelay/wCarryOutputs[71]
    SLICE_X84Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.241 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.241    u_tdc/u_FineDelay/wCarryOutputs[75]
    SLICE_X84Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.341 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.341    u_tdc/u_FineDelay/wCarryOutputs[79]
    SLICE_X84Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.441 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.441    u_tdc/u_FineDelay/wCarryOutputs[83]
    SLICE_X84Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.541 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.541    u_tdc/u_FineDelay/wCarryOutputs[87]
    SLICE_X84Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.641 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.641    u_tdc/u_FineDelay/wCarryOutputs[91]
    SLICE_X84Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.741 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.741    u_tdc/u_FineDelay/wCarryOutputs[95]
    SLICE_X84Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.841 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.841    u_tdc/u_FineDelay/wCarryOutputs[99]
    SLICE_X84Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.941 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.941    u_tdc/u_FineDelay/wCarryOutputs[103]
    SLICE_X84Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.041 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.041    u_tdc/u_FineDelay/wCarryOutputs[107]
    SLICE_X84Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.141 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.141    u_tdc/u_FineDelay/wCarryOutputs[111]
    SLICE_X84Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.241 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.241    u_tdc/u_FineDelay/wCarryOutputs[115]
    SLICE_X84Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.341 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.341    u_tdc/u_FineDelay/wCarryOutputs[119]
    SLICE_X84Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.441 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.441    u_tdc/u_FineDelay/wCarryOutputs[123]
    SLICE_X84Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.541 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.541    u_tdc/u_FineDelay/wCarryOutputs[127]
    SLICE_X84Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.641 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.641    u_tdc/u_FineDelay/wCarryOutputs[131]
    SLICE_X84Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.741 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.741    u_tdc/u_FineDelay/wCarryOutputs[135]
    SLICE_X84Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.841 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.841    u_tdc/u_FineDelay/wCarryOutputs[139]
    SLICE_X84Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.941 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.941    u_tdc/u_FineDelay/wCarryOutputs[143]
    SLICE_X84Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.041 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.041    u_tdc/u_FineDelay/wCarryOutputs[147]
    SLICE_X84Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.141 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.141    u_tdc/u_FineDelay/wCarryOutputs[151]
    SLICE_X84Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.241 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.001     8.241    u_tdc/u_FineDelay/wCarryOutputs[155]
    SLICE_X84Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.341 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.341    u_tdc/u_FineDelay/wCarryOutputs[159]
    SLICE_X84Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.441 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.441    u_tdc/u_FineDelay/wCarryOutputs[163]
    SLICE_X84Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.541 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.541    u_tdc/u_FineDelay/wCarryOutputs[167]
    SLICE_X84Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.641 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.641    u_tdc/u_FineDelay/wCarryOutputs[171]
    SLICE_X84Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.741 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.741    u_tdc/u_FineDelay/wCarryOutputs[175]
    SLICE_X84Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.841 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.841    u_tdc/u_FineDelay/wCarryOutputs[179]
    SLICE_X84Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.941 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.941    u_tdc/u_FineDelay/wCarryOutputs[183]
    SLICE_X84Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.041 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.041    u_tdc/u_FineDelay/wCarryOutputs[187]
    SLICE_X84Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.141 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.141    u_tdc/u_FineDelay/wCarryOutputs[191]
    SLICE_X84Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.241 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.241    u_tdc/u_FineDelay/wCarryOutputs[195]
    SLICE_X84Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.341 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.341    u_tdc/u_FineDelay/wCarryOutputs[199]
    SLICE_X84Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.441 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.441    u_tdc/u_FineDelay/wCarryOutputs[203]
    SLICE_X84Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.541 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.541    u_tdc/u_FineDelay/wCarryOutputs[207]
    SLICE_X84Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.641 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.641    u_tdc/u_FineDelay/wCarryOutputs[211]
    SLICE_X84Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.741 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.741    u_tdc/u_FineDelay/wCarryOutputs[215]
    SLICE_X84Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.841 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.841    u_tdc/u_FineDelay/wCarryOutputs[219]
    SLICE_X84Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.941 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.941    u_tdc/u_FineDelay/wCarryOutputs[223]
    SLICE_X84Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.041 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.041    u_tdc/u_FineDelay/wCarryOutputs[227]
    SLICE_X84Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.141 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.141    u_tdc/u_FineDelay/wCarryOutputs[231]
    SLICE_X84Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.241 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.241    u_tdc/u_FineDelay/wCarryOutputs[235]
    SLICE_X84Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.341 r  u_tdc/u_FineDelay/genblk1[59].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.341    u_tdc/u_FineDelay/wCarryOutputs[239]
    SLICE_X84Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.441 r  u_tdc/u_FineDelay/genblk1[60].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.441    u_tdc/u_FineDelay/wCarryOutputs[243]
    SLICE_X84Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.541 r  u_tdc/u_FineDelay/genblk1[61].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.541    u_tdc/u_FineDelay/wCarryOutputs[247]
    SLICE_X84Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.641 r  u_tdc/u_FineDelay/genblk1[62].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.641    u_tdc/u_FineDelay/wCarryOutputs[251]
    SLICE_X84Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.741 r  u_tdc/u_FineDelay/genblk1[63].carry_4/CO[3]
                         net (fo=2, routed)           0.008    10.749    u_tdc/u_FineDelay/wCarryOutputs[255]
    SLICE_X84Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.849 r  u_tdc/u_FineDelay/genblk1[64].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.849    u_tdc/u_FineDelay/wCarryOutputs[259]
    SLICE_X84Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.949 r  u_tdc/u_FineDelay/genblk1[65].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.949    u_tdc/u_FineDelay/wCarryOutputs[263]
    SLICE_X84Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.049 r  u_tdc/u_FineDelay/genblk1[66].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.049    u_tdc/u_FineDelay/wCarryOutputs[267]
    SLICE_X84Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.149 r  u_tdc/u_FineDelay/genblk1[67].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.149    u_tdc/u_FineDelay/wCarryOutputs[271]
    SLICE_X84Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.249 r  u_tdc/u_FineDelay/genblk1[68].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.249    u_tdc/u_FineDelay/wCarryOutputs[275]
    SLICE_X84Y179        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[275].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         1.254    -2.204    u_tdc/u_FineDelay/clk
    SLICE_X84Y179        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[275].Firstff/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[270].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.240ns  (logic 8.153ns (72.534%)  route 3.087ns (27.466%))
  Logic Levels:           69  (CARRY4=68 IBUFDS=1)
  Clock Path Skew:        -2.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.206ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=15, routed)          3.070     3.938    u_tdc/u_FineDelay/iHit
    SLICE_X84Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.495     4.433 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     4.433    u_tdc/u_FineDelay/wCarryOutputs[3]
    SLICE_X84Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.533 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.533    u_tdc/u_FineDelay/wCarryOutputs[7]
    SLICE_X84Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.633 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.633    u_tdc/u_FineDelay/wCarryOutputs[11]
    SLICE_X84Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.733 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.733    u_tdc/u_FineDelay/wCarryOutputs[15]
    SLICE_X84Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.833 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.833    u_tdc/u_FineDelay/wCarryOutputs[19]
    SLICE_X84Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.933 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.933    u_tdc/u_FineDelay/wCarryOutputs[23]
    SLICE_X84Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.033 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.033    u_tdc/u_FineDelay/wCarryOutputs[27]
    SLICE_X84Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.133 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.133    u_tdc/u_FineDelay/wCarryOutputs[31]
    SLICE_X84Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.233 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.233    u_tdc/u_FineDelay/wCarryOutputs[35]
    SLICE_X84Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.333 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.333    u_tdc/u_FineDelay/wCarryOutputs[39]
    SLICE_X84Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.433 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.433    u_tdc/u_FineDelay/wCarryOutputs[43]
    SLICE_X84Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.533 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.533    u_tdc/u_FineDelay/wCarryOutputs[47]
    SLICE_X84Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.633 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.633    u_tdc/u_FineDelay/wCarryOutputs[51]
    SLICE_X84Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.733 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.008     5.741    u_tdc/u_FineDelay/wCarryOutputs[55]
    SLICE_X84Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.841 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.841    u_tdc/u_FineDelay/wCarryOutputs[59]
    SLICE_X84Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.941 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.941    u_tdc/u_FineDelay/wCarryOutputs[63]
    SLICE_X84Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.041 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.041    u_tdc/u_FineDelay/wCarryOutputs[67]
    SLICE_X84Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.141 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.141    u_tdc/u_FineDelay/wCarryOutputs[71]
    SLICE_X84Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.241 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.241    u_tdc/u_FineDelay/wCarryOutputs[75]
    SLICE_X84Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.341 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.341    u_tdc/u_FineDelay/wCarryOutputs[79]
    SLICE_X84Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.441 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.441    u_tdc/u_FineDelay/wCarryOutputs[83]
    SLICE_X84Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.541 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.541    u_tdc/u_FineDelay/wCarryOutputs[87]
    SLICE_X84Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.641 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.641    u_tdc/u_FineDelay/wCarryOutputs[91]
    SLICE_X84Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.741 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.741    u_tdc/u_FineDelay/wCarryOutputs[95]
    SLICE_X84Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.841 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.841    u_tdc/u_FineDelay/wCarryOutputs[99]
    SLICE_X84Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.941 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.941    u_tdc/u_FineDelay/wCarryOutputs[103]
    SLICE_X84Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.041 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.041    u_tdc/u_FineDelay/wCarryOutputs[107]
    SLICE_X84Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.141 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.141    u_tdc/u_FineDelay/wCarryOutputs[111]
    SLICE_X84Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.241 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.241    u_tdc/u_FineDelay/wCarryOutputs[115]
    SLICE_X84Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.341 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.341    u_tdc/u_FineDelay/wCarryOutputs[119]
    SLICE_X84Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.441 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.441    u_tdc/u_FineDelay/wCarryOutputs[123]
    SLICE_X84Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.541 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.541    u_tdc/u_FineDelay/wCarryOutputs[127]
    SLICE_X84Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.641 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.641    u_tdc/u_FineDelay/wCarryOutputs[131]
    SLICE_X84Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.741 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.741    u_tdc/u_FineDelay/wCarryOutputs[135]
    SLICE_X84Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.841 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.841    u_tdc/u_FineDelay/wCarryOutputs[139]
    SLICE_X84Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.941 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.941    u_tdc/u_FineDelay/wCarryOutputs[143]
    SLICE_X84Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.041 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.041    u_tdc/u_FineDelay/wCarryOutputs[147]
    SLICE_X84Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.141 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.141    u_tdc/u_FineDelay/wCarryOutputs[151]
    SLICE_X84Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.241 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.001     8.241    u_tdc/u_FineDelay/wCarryOutputs[155]
    SLICE_X84Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.341 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.341    u_tdc/u_FineDelay/wCarryOutputs[159]
    SLICE_X84Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.441 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.441    u_tdc/u_FineDelay/wCarryOutputs[163]
    SLICE_X84Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.541 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.541    u_tdc/u_FineDelay/wCarryOutputs[167]
    SLICE_X84Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.641 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.641    u_tdc/u_FineDelay/wCarryOutputs[171]
    SLICE_X84Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.741 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.741    u_tdc/u_FineDelay/wCarryOutputs[175]
    SLICE_X84Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.841 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.841    u_tdc/u_FineDelay/wCarryOutputs[179]
    SLICE_X84Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.941 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.941    u_tdc/u_FineDelay/wCarryOutputs[183]
    SLICE_X84Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.041 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.041    u_tdc/u_FineDelay/wCarryOutputs[187]
    SLICE_X84Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.141 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.141    u_tdc/u_FineDelay/wCarryOutputs[191]
    SLICE_X84Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.241 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.241    u_tdc/u_FineDelay/wCarryOutputs[195]
    SLICE_X84Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.341 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.341    u_tdc/u_FineDelay/wCarryOutputs[199]
    SLICE_X84Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.441 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.441    u_tdc/u_FineDelay/wCarryOutputs[203]
    SLICE_X84Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.541 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.541    u_tdc/u_FineDelay/wCarryOutputs[207]
    SLICE_X84Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.641 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.641    u_tdc/u_FineDelay/wCarryOutputs[211]
    SLICE_X84Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.741 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.741    u_tdc/u_FineDelay/wCarryOutputs[215]
    SLICE_X84Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.841 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.841    u_tdc/u_FineDelay/wCarryOutputs[219]
    SLICE_X84Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.941 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.941    u_tdc/u_FineDelay/wCarryOutputs[223]
    SLICE_X84Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.041 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.041    u_tdc/u_FineDelay/wCarryOutputs[227]
    SLICE_X84Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.141 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.141    u_tdc/u_FineDelay/wCarryOutputs[231]
    SLICE_X84Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.241 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.241    u_tdc/u_FineDelay/wCarryOutputs[235]
    SLICE_X84Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.341 r  u_tdc/u_FineDelay/genblk1[59].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.341    u_tdc/u_FineDelay/wCarryOutputs[239]
    SLICE_X84Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.441 r  u_tdc/u_FineDelay/genblk1[60].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.441    u_tdc/u_FineDelay/wCarryOutputs[243]
    SLICE_X84Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.541 r  u_tdc/u_FineDelay/genblk1[61].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.541    u_tdc/u_FineDelay/wCarryOutputs[247]
    SLICE_X84Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.641 r  u_tdc/u_FineDelay/genblk1[62].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.641    u_tdc/u_FineDelay/wCarryOutputs[251]
    SLICE_X84Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.741 r  u_tdc/u_FineDelay/genblk1[63].carry_4/CO[3]
                         net (fo=2, routed)           0.008    10.749    u_tdc/u_FineDelay/wCarryOutputs[255]
    SLICE_X84Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.849 r  u_tdc/u_FineDelay/genblk1[64].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.849    u_tdc/u_FineDelay/wCarryOutputs[259]
    SLICE_X84Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.949 r  u_tdc/u_FineDelay/genblk1[65].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.949    u_tdc/u_FineDelay/wCarryOutputs[263]
    SLICE_X84Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.049 r  u_tdc/u_FineDelay/genblk1[66].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.049    u_tdc/u_FineDelay/wCarryOutputs[267]
    SLICE_X84Y178        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    11.240 r  u_tdc/u_FineDelay/genblk1[67].carry_4/CO[2]
                         net (fo=1, routed)           0.000    11.240    u_tdc/u_FineDelay/wCarryOutputs[270]
    SLICE_X84Y178        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[270].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         1.252    -2.206    u_tdc/u_FineDelay/clk
    SLICE_X84Y178        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[270].Firstff/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hit_p
                            (input port)
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[1].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.197ns  (logic 0.512ns (23.314%)  route 1.684ns (76.686%))
  Logic Levels:           2  (CARRY4=1 IBUFDS=1)
  Clock Path Skew:        -0.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.469ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  hit_p (IN)
                         net (fo=0)                   0.000     0.000    hit_p
    T8                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  IBUFDS_inst/O
                         net (fo=15, routed)          1.684     2.046    u_tdc/u_FineDelay/iHit
    SLICE_X84Y111        CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.151     2.197 r  u_tdc/u_FineDelay/carry_40/CO[1]
                         net (fo=1, routed)           0.000     2.197    u_tdc/u_FineDelay/wCarryOutputs[1]
    SLICE_X84Y111        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[1].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         0.834    -0.469    u_tdc/u_FineDelay/clk
    SLICE_X84Y111        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[1].Firstff/C

Slack:                    inf
  Source:                 hit_p
                            (input port)
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[0].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.219ns  (logic 0.534ns (24.075%)  route 1.684ns (75.925%))
  Logic Levels:           2  (CARRY4=1 IBUFDS=1)
  Clock Path Skew:        -0.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.469ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  hit_p (IN)
                         net (fo=0)                   0.000     0.000    hit_p
    T8                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  IBUFDS_inst/O
                         net (fo=15, routed)          1.684     2.046    u_tdc/u_FineDelay/iHit
    SLICE_X84Y111        CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.173     2.219 r  u_tdc/u_FineDelay/carry_40/CO[0]
                         net (fo=1, routed)           0.000     2.219    u_tdc/u_FineDelay/wCarryOutputs[0]
    SLICE_X84Y111        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[0].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         0.834    -0.469    u_tdc/u_FineDelay/clk
    SLICE_X84Y111        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[0].Firstff/C

Slack:                    inf
  Source:                 hit_p
                            (input port)
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[2].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.220ns  (logic 0.535ns (24.109%)  route 1.684ns (75.891%))
  Logic Levels:           2  (CARRY4=1 IBUFDS=1)
  Clock Path Skew:        -0.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.469ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  hit_p (IN)
                         net (fo=0)                   0.000     0.000    hit_p
    T8                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  IBUFDS_inst/O
                         net (fo=15, routed)          1.684     2.046    u_tdc/u_FineDelay/iHit
    SLICE_X84Y111        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.174     2.220 r  u_tdc/u_FineDelay/carry_40/CO[2]
                         net (fo=1, routed)           0.000     2.220    u_tdc/u_FineDelay/wCarryOutputs[2]
    SLICE_X84Y111        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[2].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         0.834    -0.469    u_tdc/u_FineDelay/clk
    SLICE_X84Y111        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[2].Firstff/C

Slack:                    inf
  Source:                 hit_p
                            (input port)
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[3].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.226ns  (logic 0.541ns (24.313%)  route 1.684ns (75.687%))
  Logic Levels:           2  (CARRY4=1 IBUFDS=1)
  Clock Path Skew:        -0.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.469ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  hit_p (IN)
                         net (fo=0)                   0.000     0.000    hit_p
    T8                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  IBUFDS_inst/O
                         net (fo=15, routed)          1.684     2.046    u_tdc/u_FineDelay/iHit
    SLICE_X84Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.180     2.226 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     2.226    u_tdc/u_FineDelay/wCarryOutputs[3]
    SLICE_X84Y111        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[3].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         0.834    -0.469    u_tdc/u_FineDelay/clk
    SLICE_X84Y111        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[3].Firstff/C

Slack:                    inf
  Source:                 hit_p
                            (input port)
  Destination:            u_tdc/u_EdgeDetector/edge_detector_ffd0/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.228ns  (logic 0.361ns (16.210%)  route 1.866ns (83.790%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -0.475ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.475ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  hit_p (IN)
                         net (fo=0)                   0.000     0.000    hit_p
    T8                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  IBUFDS_inst/O
                         net (fo=15, routed)          1.866     2.228    u_tdc/u_EdgeDetector/iHit
    SLICE_X82Y133        FDCE                                         r  u_tdc/u_EdgeDetector/edge_detector_ffd0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         0.828    -0.475    u_tdc/u_EdgeDetector/iClk
    SLICE_X82Y133        FDCE                                         r  u_tdc/u_EdgeDetector/edge_detector_ffd0/C

Slack:                    inf
  Source:                 but_startReading
                            (input port)
  Destination:            FSM_onehot_TOP_SM_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.236ns  (logic 0.401ns (17.951%)  route 1.834ns (82.049%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.481ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  but_startReading (IN)
                         net (fo=0)                   0.000     0.000    but_startReading
    P6                   IBUF (Prop_ibuf_I_O)         0.356     0.356 r  but_startReading_IBUF_inst/O
                         net (fo=4, routed)           1.834     2.191    but_startReading_IBUF
    SLICE_X79Y126        LUT4 (Prop_lut4_I1_O)        0.045     2.236 r  FSM_onehot_TOP_SM[3]_i_1/O
                         net (fo=1, routed)           0.000     2.236    FSM_onehot_TOP_SM[3]_i_1_n_0
    SLICE_X79Y126        FDRE                                         r  FSM_onehot_TOP_SM_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         0.822    -0.481    clk
    SLICE_X79Y126        FDRE                                         r  FSM_onehot_TOP_SM_reg[3]/C

Slack:                    inf
  Source:                 but_startReading
                            (input port)
  Destination:            FSM_onehot_TOP_SM_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.237ns  (logic 0.402ns (17.988%)  route 1.834ns (82.012%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.481ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  but_startReading (IN)
                         net (fo=0)                   0.000     0.000    but_startReading
    P6                   IBUF (Prop_ibuf_I_O)         0.356     0.356 f  but_startReading_IBUF_inst/O
                         net (fo=4, routed)           1.834     2.191    but_startReading_IBUF
    SLICE_X79Y126        LUT3 (Prop_lut3_I0_O)        0.046     2.237 r  FSM_onehot_TOP_SM[4]_i_2/O
                         net (fo=1, routed)           0.000     2.237    FSM_onehot_TOP_SM[4]_i_2_n_0
    SLICE_X79Y126        FDRE                                         r  FSM_onehot_TOP_SM_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         0.822    -0.481    clk
    SLICE_X79Y126        FDRE                                         r  FSM_onehot_TOP_SM_reg[4]/C

Slack:                    inf
  Source:                 hit_p
                            (input port)
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[7].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.266ns  (logic 0.581ns (25.650%)  route 1.684ns (74.350%))
  Logic Levels:           3  (CARRY4=2 IBUFDS=1)
  Clock Path Skew:        -0.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.471ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  hit_p (IN)
                         net (fo=0)                   0.000     0.000    hit_p
    T8                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  IBUFDS_inst/O
                         net (fo=15, routed)          1.684     2.046    u_tdc/u_FineDelay/iHit
    SLICE_X84Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.180     2.226 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     2.226    u_tdc/u_FineDelay/wCarryOutputs[3]
    SLICE_X84Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.266 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     2.266    u_tdc/u_FineDelay/wCarryOutputs[7]
    SLICE_X84Y112        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[7].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         0.832    -0.471    u_tdc/u_FineDelay/clk
    SLICE_X84Y112        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[7].Firstff/C

Slack:                    inf
  Source:                 hit_p
                            (input port)
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[5].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.271ns  (logic 0.586ns (25.813%)  route 1.684ns (74.187%))
  Logic Levels:           3  (CARRY4=2 IBUFDS=1)
  Clock Path Skew:        -0.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.471ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  hit_p (IN)
                         net (fo=0)                   0.000     0.000    hit_p
    T8                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  IBUFDS_inst/O
                         net (fo=15, routed)          1.684     2.046    u_tdc/u_FineDelay/iHit
    SLICE_X84Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.180     2.226 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     2.226    u_tdc/u_FineDelay/wCarryOutputs[3]
    SLICE_X84Y112        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.271 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[1]
                         net (fo=1, routed)           0.000     2.271    u_tdc/u_FineDelay/wCarryOutputs[5]
    SLICE_X84Y112        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[5].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         0.832    -0.471    u_tdc/u_FineDelay/clk
    SLICE_X84Y112        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[5].Firstff/C

Slack:                    inf
  Source:                 hit_p
                            (input port)
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[6].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.290ns  (logic 0.605ns (26.429%)  route 1.684ns (73.571%))
  Logic Levels:           3  (CARRY4=2 IBUFDS=1)
  Clock Path Skew:        -0.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.471ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  hit_p (IN)
                         net (fo=0)                   0.000     0.000    hit_p
    T8                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  IBUFDS_inst/O
                         net (fo=15, routed)          1.684     2.046    u_tdc/u_FineDelay/iHit
    SLICE_X84Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.180     2.226 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     2.226    u_tdc/u_FineDelay/wCarryOutputs[3]
    SLICE_X84Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.064     2.290 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[2]
                         net (fo=1, routed)           0.000     2.290    u_tdc/u_FineDelay/wCarryOutputs[6]
    SLICE_X84Y112        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[6].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=986, routed)         0.832    -0.471    u_tdc/u_FineDelay/clk
    SLICE_X84Y112        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[6].Firstff/C





