

================================================================
== Vitis HLS Report for 'mm'
================================================================
* Date:           Mon Mar 11 09:00:11 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_gemm_no_taffo
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  26.256 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2097|     2097|  55.059 us|  55.059 us|  2098|  2098|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sum_loc = alloca i64 1"   --->   Operation 7 'alloca' 'sum_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%D = alloca i64 1" [gemm_no_taffoin2.c:54]   --->   Operation 8 'alloca' 'D' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%D_1 = alloca i64 1" [gemm_no_taffoin2.c:54]   --->   Operation 9 'alloca' 'D_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%D_2 = alloca i64 1" [gemm_no_taffoin2.c:54]   --->   Operation 10 'alloca' 'D_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%D_3 = alloca i64 1" [gemm_no_taffoin2.c:54]   --->   Operation 11 'alloca' 'D_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%D_4 = alloca i64 1" [gemm_no_taffoin2.c:54]   --->   Operation 12 'alloca' 'D_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%D_5 = alloca i64 1" [gemm_no_taffoin2.c:54]   --->   Operation 13 'alloca' 'D_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%D_6 = alloca i64 1" [gemm_no_taffoin2.c:54]   --->   Operation 14 'alloca' 'D_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%D_7 = alloca i64 1" [gemm_no_taffoin2.c:54]   --->   Operation 15 'alloca' 'D_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%D_8 = alloca i64 1" [gemm_no_taffoin2.c:54]   --->   Operation 16 'alloca' 'D_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%D_9 = alloca i64 1" [gemm_no_taffoin2.c:54]   --->   Operation 17 'alloca' 'D_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%D_10 = alloca i64 1" [gemm_no_taffoin2.c:54]   --->   Operation 18 'alloca' 'D_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%D_11 = alloca i64 1" [gemm_no_taffoin2.c:54]   --->   Operation 19 'alloca' 'D_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%D_12 = alloca i64 1" [gemm_no_taffoin2.c:54]   --->   Operation 20 'alloca' 'D_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%D_13 = alloca i64 1" [gemm_no_taffoin2.c:54]   --->   Operation 21 'alloca' 'D_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%D_14 = alloca i64 1" [gemm_no_taffoin2.c:54]   --->   Operation 22 'alloca' 'D_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%D_15 = alloca i64 1" [gemm_no_taffoin2.c:54]   --->   Operation 23 'alloca' 'D_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%D_16 = alloca i64 1" [gemm_no_taffoin2.c:54]   --->   Operation 24 'alloca' 'D_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%D_17 = alloca i64 1" [gemm_no_taffoin2.c:54]   --->   Operation 25 'alloca' 'D_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%D_18 = alloca i64 1" [gemm_no_taffoin2.c:54]   --->   Operation 26 'alloca' 'D_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%D_19 = alloca i64 1" [gemm_no_taffoin2.c:54]   --->   Operation 27 'alloca' 'D_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%D_20 = alloca i64 1" [gemm_no_taffoin2.c:54]   --->   Operation 28 'alloca' 'D_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%D_21 = alloca i64 1" [gemm_no_taffoin2.c:54]   --->   Operation 29 'alloca' 'D_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%D_22 = alloca i64 1" [gemm_no_taffoin2.c:54]   --->   Operation 30 'alloca' 'D_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%D_23 = alloca i64 1" [gemm_no_taffoin2.c:54]   --->   Operation 31 'alloca' 'D_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%D_24 = alloca i64 1" [gemm_no_taffoin2.c:54]   --->   Operation 32 'alloca' 'D_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%D_25 = alloca i64 1" [gemm_no_taffoin2.c:54]   --->   Operation 33 'alloca' 'D_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%D_26 = alloca i64 1" [gemm_no_taffoin2.c:54]   --->   Operation 34 'alloca' 'D_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%D_27 = alloca i64 1" [gemm_no_taffoin2.c:54]   --->   Operation 35 'alloca' 'D_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%D_28 = alloca i64 1" [gemm_no_taffoin2.c:54]   --->   Operation 36 'alloca' 'D_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%D_29 = alloca i64 1" [gemm_no_taffoin2.c:54]   --->   Operation 37 'alloca' 'D_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%D_30 = alloca i64 1" [gemm_no_taffoin2.c:54]   --->   Operation 38 'alloca' 'D_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%D_31 = alloca i64 1" [gemm_no_taffoin2.c:54]   --->   Operation 39 'alloca' 'D_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (0.00ns)   --->   "%call_ln0 = call void @mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6, i32 %D, i32 %D_1, i32 %D_2, i32 %D_3, i32 %D_4, i32 %D_5, i32 %D_6, i32 %D_7, i32 %D_8, i32 %D_9, i32 %D_10, i32 %D_11, i32 %D_12, i32 %D_13, i32 %D_14, i32 %D_15, i32 %D_16, i32 %D_17, i32 %D_18, i32 %D_19, i32 %D_20, i32 %D_21, i32 %D_22, i32 %D_23, i32 %D_24, i32 %D_25, i32 %D_26, i32 %D_27, i32 %D_28, i32 %D_29, i32 %D_30, i32 %D_31"   --->   Operation 40 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 41 [1/2] (0.00ns)   --->   "%call_ln0 = call void @mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6, i32 %D, i32 %D_1, i32 %D_2, i32 %D_3, i32 %D_4, i32 %D_5, i32 %D_6, i32 %D_7, i32 %D_8, i32 %D_9, i32 %D_10, i32 %D_11, i32 %D_12, i32 %D_13, i32 %D_14, i32 %D_15, i32 %D_16, i32 %D_17, i32 %D_18, i32 %D_19, i32 %D_20, i32 %D_21, i32 %D_22, i32 %D_23, i32 %D_24, i32 %D_25, i32 %D_26, i32 %D_27, i32 %D_28, i32 %D_29, i32 %D_30, i32 %D_31"   --->   Operation 41 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 42 [2/2] (0.00ns)   --->   "%call_ln0 = call void @mm_Pipeline_VITIS_LOOP_84_7, i32 %D_31, i32 %D_30, i32 %D_29, i32 %D_28, i32 %D_27, i32 %D_26, i32 %D_25, i32 %D_24, i32 %D_23, i32 %D_22, i32 %D_21, i32 %D_20, i32 %D_19, i32 %D_18, i32 %D_17, i32 %D_16, i32 %D_15, i32 %D_14, i32 %D_13, i32 %D_12, i32 %D_11, i32 %D_10, i32 %D_9, i32 %D_8, i32 %D_7, i32 %D_6, i32 %D_5, i32 %D_4, i32 %D_3, i32 %D_2, i32 %D_1, i32 %D, i32 %sum_loc, i32 %A_0, i32 %A_1, i32 %A_2, i32 %A_3, i32 %A_4, i32 %A_5, i32 %A_6, i32 %A_7, i32 %A_8, i32 %A_9, i32 %A_10, i32 %A_11, i32 %A_12, i32 %A_13, i32 %A_14, i32 %A_15"   --->   Operation 42 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 43 [1/2] (0.00ns)   --->   "%call_ln0 = call void @mm_Pipeline_VITIS_LOOP_84_7, i32 %D_31, i32 %D_30, i32 %D_29, i32 %D_28, i32 %D_27, i32 %D_26, i32 %D_25, i32 %D_24, i32 %D_23, i32 %D_22, i32 %D_21, i32 %D_20, i32 %D_19, i32 %D_18, i32 %D_17, i32 %D_16, i32 %D_15, i32 %D_14, i32 %D_13, i32 %D_12, i32 %D_11, i32 %D_10, i32 %D_9, i32 %D_8, i32 %D_7, i32 %D_6, i32 %D_5, i32 %D_4, i32 %D_3, i32 %D_2, i32 %D_1, i32 %D, i32 %sum_loc, i32 %A_0, i32 %A_1, i32 %A_2, i32 %A_3, i32 %A_4, i32 %A_5, i32 %A_6, i32 %A_7, i32 %A_8, i32 %A_9, i32 %A_10, i32 %A_11, i32 %A_12, i32 %A_13, i32 %A_14, i32 %A_15"   --->   Operation 43 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 8.46>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%gamma_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %gamma"   --->   Operation 44 'read' 'gamma_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%sum_loc_load = load i32 %sum_loc"   --->   Operation 45 'load' 'sum_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [2/2] (8.46ns)   --->   "%mul = fmul i32 %sum_loc_load, i32 %gamma_read" [gemm_no_taffoin2.c:104]   --->   Operation 46 'fmul' 'mul' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.46>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%spectopmodule_ln42 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [gemm_no_taffoin2.c:42]   --->   Operation 48 'spectopmodule' 'spectopmodule_ln42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gamma"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gamma, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/2] (8.46ns)   --->   "%mul = fmul i32 %sum_loc_load, i32 %gamma_read" [gemm_no_taffoin2.c:104]   --->   Operation 51 'fmul' 'mul' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln104 = ret i32 %mul" [gemm_no_taffoin2.c:104]   --->   Operation 52 'ret' 'ret_ln104' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 8.46ns
The critical path consists of the following:
	wire read operation ('gamma') on port 'gamma' [18]  (0 ns)
	'fmul' operation ('mul', gemm_no_taffoin2.c:104) [59]  (8.46 ns)

 <State 6>: 8.46ns
The critical path consists of the following:
	'fmul' operation ('mul', gemm_no_taffoin2.c:104) [59]  (8.46 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
