
DIY_Alexa_Projekt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000101b4  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00019848  08010380  08010380  00011380  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08029bc8  08029bc8  0002b97c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08029bc8  08029bc8  0002abc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08029bd0  08029bd0  0002b97c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08029bd0  08029bd0  0002abd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000008  08029bd8  08029bd8  0002abd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000097c  20000000  08029be0  0002b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002b97c  2**0
                  CONTENTS
 10 .bss          0001189c  2000097c  2000097c  0002b97c  2**2
                  ALLOC
 11 ._user_heap_stack 00001000  20012218  20012218  0002b97c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002b97c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002a48d  00000000  00000000  0002b9ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005479  00000000  00000000  00055e39  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000017b8  00000000  00000000  0005b2b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000011b4  00000000  00000000  0005ca70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002eaf7  00000000  00000000  0005dc24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001e28f  00000000  00000000  0008c71b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0010cc2b  00000000  00000000  000aa9aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      000000f4  00000000  00000000  001b75d5  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00008bb4  00000000  00000000  001b76cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006a  00000000  00000000  001c0280  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_loc    00002a9c  00000000  00000000  001c02ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_ranges 00000060  00000000  00000000  001c2d86  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	2000097c 	.word	0x2000097c
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0801034c 	.word	0x0801034c

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000980 	.word	0x20000980
 80001ec:	0801034c 	.word	0x0801034c

080001f0 <arm_bitreversal_32>:
 80001f0:	1c4b      	adds	r3, r1, #1
 80001f2:	2b01      	cmp	r3, #1
 80001f4:	bf98      	it	ls
 80001f6:	4770      	bxls	lr
 80001f8:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 80001fc:	1c91      	adds	r1, r2, #2
 80001fe:	089b      	lsrs	r3, r3, #2

08000200 <arm_bitreversal_32_0>:
 8000200:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 8000204:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 8000208:	880a      	ldrh	r2, [r1, #0]
 800020a:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 800020e:	4480      	add	r8, r0
 8000210:	4481      	add	r9, r0
 8000212:	4402      	add	r2, r0
 8000214:	4484      	add	ip, r0
 8000216:	f8d9 7000 	ldr.w	r7, [r9]
 800021a:	f8d8 6000 	ldr.w	r6, [r8]
 800021e:	6815      	ldr	r5, [r2, #0]
 8000220:	f8dc 4000 	ldr.w	r4, [ip]
 8000224:	f8c9 6000 	str.w	r6, [r9]
 8000228:	f8c8 7000 	str.w	r7, [r8]
 800022c:	f8cc 5000 	str.w	r5, [ip]
 8000230:	6014      	str	r4, [r2, #0]
 8000232:	f8d9 7004 	ldr.w	r7, [r9, #4]
 8000236:	f8d8 6004 	ldr.w	r6, [r8, #4]
 800023a:	6855      	ldr	r5, [r2, #4]
 800023c:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8000240:	f8c9 6004 	str.w	r6, [r9, #4]
 8000244:	f8c8 7004 	str.w	r7, [r8, #4]
 8000248:	f8cc 5004 	str.w	r5, [ip, #4]
 800024c:	6054      	str	r4, [r2, #4]
 800024e:	3108      	adds	r1, #8
 8000250:	3b01      	subs	r3, #1
 8000252:	d1d5      	bne.n	8000200 <arm_bitreversal_32_0>
 8000254:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8000258:	4770      	bx	lr

0800025a <arm_bitreversal_16>:
 800025a:	1c4b      	adds	r3, r1, #1
 800025c:	2b01      	cmp	r3, #1
 800025e:	bf98      	it	ls
 8000260:	4770      	bxls	lr
 8000262:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8000266:	1c91      	adds	r1, r2, #2
 8000268:	089b      	lsrs	r3, r3, #2

0800026a <arm_bitreversal_16_0>:
 800026a:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 800026e:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 8000272:	880a      	ldrh	r2, [r1, #0]
 8000274:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 8000278:	eb00 0858 	add.w	r8, r0, r8, lsr #1
 800027c:	eb00 0959 	add.w	r9, r0, r9, lsr #1
 8000280:	eb00 0252 	add.w	r2, r0, r2, lsr #1
 8000284:	eb00 0c5c 	add.w	ip, r0, ip, lsr #1
 8000288:	f8d9 7000 	ldr.w	r7, [r9]
 800028c:	f8d8 6000 	ldr.w	r6, [r8]
 8000290:	6815      	ldr	r5, [r2, #0]
 8000292:	f8dc 4000 	ldr.w	r4, [ip]
 8000296:	f8c9 6000 	str.w	r6, [r9]
 800029a:	f8c8 7000 	str.w	r7, [r8]
 800029e:	f8cc 5000 	str.w	r5, [ip]
 80002a2:	6014      	str	r4, [r2, #0]
 80002a4:	3108      	adds	r1, #8
 80002a6:	3b01      	subs	r3, #1
 80002a8:	d1df      	bne.n	800026a <arm_bitreversal_16_0>
 80002aa:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 80002ae:	4770      	bx	lr

080002b0 <memchr>:
 80002b0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002b4:	2a10      	cmp	r2, #16
 80002b6:	db2b      	blt.n	8000310 <memchr+0x60>
 80002b8:	f010 0f07 	tst.w	r0, #7
 80002bc:	d008      	beq.n	80002d0 <memchr+0x20>
 80002be:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002c2:	3a01      	subs	r2, #1
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d02d      	beq.n	8000324 <memchr+0x74>
 80002c8:	f010 0f07 	tst.w	r0, #7
 80002cc:	b342      	cbz	r2, 8000320 <memchr+0x70>
 80002ce:	d1f6      	bne.n	80002be <memchr+0xe>
 80002d0:	b4f0      	push	{r4, r5, r6, r7}
 80002d2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80002d6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80002da:	f022 0407 	bic.w	r4, r2, #7
 80002de:	f07f 0700 	mvns.w	r7, #0
 80002e2:	2300      	movs	r3, #0
 80002e4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002e8:	3c08      	subs	r4, #8
 80002ea:	ea85 0501 	eor.w	r5, r5, r1
 80002ee:	ea86 0601 	eor.w	r6, r6, r1
 80002f2:	fa85 f547 	uadd8	r5, r5, r7
 80002f6:	faa3 f587 	sel	r5, r3, r7
 80002fa:	fa86 f647 	uadd8	r6, r6, r7
 80002fe:	faa5 f687 	sel	r6, r5, r7
 8000302:	b98e      	cbnz	r6, 8000328 <memchr+0x78>
 8000304:	d1ee      	bne.n	80002e4 <memchr+0x34>
 8000306:	bcf0      	pop	{r4, r5, r6, r7}
 8000308:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800030c:	f002 0207 	and.w	r2, r2, #7
 8000310:	b132      	cbz	r2, 8000320 <memchr+0x70>
 8000312:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000316:	3a01      	subs	r2, #1
 8000318:	ea83 0301 	eor.w	r3, r3, r1
 800031c:	b113      	cbz	r3, 8000324 <memchr+0x74>
 800031e:	d1f8      	bne.n	8000312 <memchr+0x62>
 8000320:	2000      	movs	r0, #0
 8000322:	4770      	bx	lr
 8000324:	3801      	subs	r0, #1
 8000326:	4770      	bx	lr
 8000328:	2d00      	cmp	r5, #0
 800032a:	bf06      	itte	eq
 800032c:	4635      	moveq	r5, r6
 800032e:	3803      	subeq	r0, #3
 8000330:	3807      	subne	r0, #7
 8000332:	f015 0f01 	tst.w	r5, #1
 8000336:	d107      	bne.n	8000348 <memchr+0x98>
 8000338:	3001      	adds	r0, #1
 800033a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800033e:	bf02      	ittt	eq
 8000340:	3001      	addeq	r0, #1
 8000342:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000346:	3001      	addeq	r0, #1
 8000348:	bcf0      	pop	{r4, r5, r6, r7}
 800034a:	3801      	subs	r0, #1
 800034c:	4770      	bx	lr
 800034e:	bf00      	nop

08000350 <strlen>:
 8000350:	4603      	mov	r3, r0
 8000352:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000356:	2a00      	cmp	r2, #0
 8000358:	d1fb      	bne.n	8000352 <strlen+0x2>
 800035a:	1a18      	subs	r0, r3, r0
 800035c:	3801      	subs	r0, #1
 800035e:	4770      	bx	lr

08000360 <__aeabi_drsub>:
 8000360:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000364:	e002      	b.n	800036c <__adddf3>
 8000366:	bf00      	nop

08000368 <__aeabi_dsub>:
 8000368:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800036c <__adddf3>:
 800036c:	b530      	push	{r4, r5, lr}
 800036e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000372:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000376:	ea94 0f05 	teq	r4, r5
 800037a:	bf08      	it	eq
 800037c:	ea90 0f02 	teqeq	r0, r2
 8000380:	bf1f      	itttt	ne
 8000382:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000386:	ea55 0c02 	orrsne.w	ip, r5, r2
 800038a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800038e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000392:	f000 80e2 	beq.w	800055a <__adddf3+0x1ee>
 8000396:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800039a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800039e:	bfb8      	it	lt
 80003a0:	426d      	neglt	r5, r5
 80003a2:	dd0c      	ble.n	80003be <__adddf3+0x52>
 80003a4:	442c      	add	r4, r5
 80003a6:	ea80 0202 	eor.w	r2, r0, r2
 80003aa:	ea81 0303 	eor.w	r3, r1, r3
 80003ae:	ea82 0000 	eor.w	r0, r2, r0
 80003b2:	ea83 0101 	eor.w	r1, r3, r1
 80003b6:	ea80 0202 	eor.w	r2, r0, r2
 80003ba:	ea81 0303 	eor.w	r3, r1, r3
 80003be:	2d36      	cmp	r5, #54	@ 0x36
 80003c0:	bf88      	it	hi
 80003c2:	bd30      	pophi	{r4, r5, pc}
 80003c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80003c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80003d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80003d4:	d002      	beq.n	80003dc <__adddf3+0x70>
 80003d6:	4240      	negs	r0, r0
 80003d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80003e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80003e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80003e8:	d002      	beq.n	80003f0 <__adddf3+0x84>
 80003ea:	4252      	negs	r2, r2
 80003ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003f0:	ea94 0f05 	teq	r4, r5
 80003f4:	f000 80a7 	beq.w	8000546 <__adddf3+0x1da>
 80003f8:	f1a4 0401 	sub.w	r4, r4, #1
 80003fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000400:	db0d      	blt.n	800041e <__adddf3+0xb2>
 8000402:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000406:	fa22 f205 	lsr.w	r2, r2, r5
 800040a:	1880      	adds	r0, r0, r2
 800040c:	f141 0100 	adc.w	r1, r1, #0
 8000410:	fa03 f20e 	lsl.w	r2, r3, lr
 8000414:	1880      	adds	r0, r0, r2
 8000416:	fa43 f305 	asr.w	r3, r3, r5
 800041a:	4159      	adcs	r1, r3
 800041c:	e00e      	b.n	800043c <__adddf3+0xd0>
 800041e:	f1a5 0520 	sub.w	r5, r5, #32
 8000422:	f10e 0e20 	add.w	lr, lr, #32
 8000426:	2a01      	cmp	r2, #1
 8000428:	fa03 fc0e 	lsl.w	ip, r3, lr
 800042c:	bf28      	it	cs
 800042e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000432:	fa43 f305 	asr.w	r3, r3, r5
 8000436:	18c0      	adds	r0, r0, r3
 8000438:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800043c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000440:	d507      	bpl.n	8000452 <__adddf3+0xe6>
 8000442:	f04f 0e00 	mov.w	lr, #0
 8000446:	f1dc 0c00 	rsbs	ip, ip, #0
 800044a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800044e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000452:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000456:	d31b      	bcc.n	8000490 <__adddf3+0x124>
 8000458:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800045c:	d30c      	bcc.n	8000478 <__adddf3+0x10c>
 800045e:	0849      	lsrs	r1, r1, #1
 8000460:	ea5f 0030 	movs.w	r0, r0, rrx
 8000464:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000468:	f104 0401 	add.w	r4, r4, #1
 800046c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000470:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000474:	f080 809a 	bcs.w	80005ac <__adddf3+0x240>
 8000478:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800047c:	bf08      	it	eq
 800047e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000482:	f150 0000 	adcs.w	r0, r0, #0
 8000486:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800048a:	ea41 0105 	orr.w	r1, r1, r5
 800048e:	bd30      	pop	{r4, r5, pc}
 8000490:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000494:	4140      	adcs	r0, r0
 8000496:	eb41 0101 	adc.w	r1, r1, r1
 800049a:	3c01      	subs	r4, #1
 800049c:	bf28      	it	cs
 800049e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004a2:	d2e9      	bcs.n	8000478 <__adddf3+0x10c>
 80004a4:	f091 0f00 	teq	r1, #0
 80004a8:	bf04      	itt	eq
 80004aa:	4601      	moveq	r1, r0
 80004ac:	2000      	moveq	r0, #0
 80004ae:	fab1 f381 	clz	r3, r1
 80004b2:	bf08      	it	eq
 80004b4:	3320      	addeq	r3, #32
 80004b6:	f1a3 030b 	sub.w	r3, r3, #11
 80004ba:	f1b3 0220 	subs.w	r2, r3, #32
 80004be:	da0c      	bge.n	80004da <__adddf3+0x16e>
 80004c0:	320c      	adds	r2, #12
 80004c2:	dd08      	ble.n	80004d6 <__adddf3+0x16a>
 80004c4:	f102 0c14 	add.w	ip, r2, #20
 80004c8:	f1c2 020c 	rsb	r2, r2, #12
 80004cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80004d0:	fa21 f102 	lsr.w	r1, r1, r2
 80004d4:	e00c      	b.n	80004f0 <__adddf3+0x184>
 80004d6:	f102 0214 	add.w	r2, r2, #20
 80004da:	bfd8      	it	le
 80004dc:	f1c2 0c20 	rsble	ip, r2, #32
 80004e0:	fa01 f102 	lsl.w	r1, r1, r2
 80004e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80004e8:	bfdc      	itt	le
 80004ea:	ea41 010c 	orrle.w	r1, r1, ip
 80004ee:	4090      	lslle	r0, r2
 80004f0:	1ae4      	subs	r4, r4, r3
 80004f2:	bfa2      	ittt	ge
 80004f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80004f8:	4329      	orrge	r1, r5
 80004fa:	bd30      	popge	{r4, r5, pc}
 80004fc:	ea6f 0404 	mvn.w	r4, r4
 8000500:	3c1f      	subs	r4, #31
 8000502:	da1c      	bge.n	800053e <__adddf3+0x1d2>
 8000504:	340c      	adds	r4, #12
 8000506:	dc0e      	bgt.n	8000526 <__adddf3+0x1ba>
 8000508:	f104 0414 	add.w	r4, r4, #20
 800050c:	f1c4 0220 	rsb	r2, r4, #32
 8000510:	fa20 f004 	lsr.w	r0, r0, r4
 8000514:	fa01 f302 	lsl.w	r3, r1, r2
 8000518:	ea40 0003 	orr.w	r0, r0, r3
 800051c:	fa21 f304 	lsr.w	r3, r1, r4
 8000520:	ea45 0103 	orr.w	r1, r5, r3
 8000524:	bd30      	pop	{r4, r5, pc}
 8000526:	f1c4 040c 	rsb	r4, r4, #12
 800052a:	f1c4 0220 	rsb	r2, r4, #32
 800052e:	fa20 f002 	lsr.w	r0, r0, r2
 8000532:	fa01 f304 	lsl.w	r3, r1, r4
 8000536:	ea40 0003 	orr.w	r0, r0, r3
 800053a:	4629      	mov	r1, r5
 800053c:	bd30      	pop	{r4, r5, pc}
 800053e:	fa21 f004 	lsr.w	r0, r1, r4
 8000542:	4629      	mov	r1, r5
 8000544:	bd30      	pop	{r4, r5, pc}
 8000546:	f094 0f00 	teq	r4, #0
 800054a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800054e:	bf06      	itte	eq
 8000550:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000554:	3401      	addeq	r4, #1
 8000556:	3d01      	subne	r5, #1
 8000558:	e74e      	b.n	80003f8 <__adddf3+0x8c>
 800055a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800055e:	bf18      	it	ne
 8000560:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000564:	d029      	beq.n	80005ba <__adddf3+0x24e>
 8000566:	ea94 0f05 	teq	r4, r5
 800056a:	bf08      	it	eq
 800056c:	ea90 0f02 	teqeq	r0, r2
 8000570:	d005      	beq.n	800057e <__adddf3+0x212>
 8000572:	ea54 0c00 	orrs.w	ip, r4, r0
 8000576:	bf04      	itt	eq
 8000578:	4619      	moveq	r1, r3
 800057a:	4610      	moveq	r0, r2
 800057c:	bd30      	pop	{r4, r5, pc}
 800057e:	ea91 0f03 	teq	r1, r3
 8000582:	bf1e      	ittt	ne
 8000584:	2100      	movne	r1, #0
 8000586:	2000      	movne	r0, #0
 8000588:	bd30      	popne	{r4, r5, pc}
 800058a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800058e:	d105      	bne.n	800059c <__adddf3+0x230>
 8000590:	0040      	lsls	r0, r0, #1
 8000592:	4149      	adcs	r1, r1
 8000594:	bf28      	it	cs
 8000596:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800059a:	bd30      	pop	{r4, r5, pc}
 800059c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005a0:	bf3c      	itt	cc
 80005a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005a6:	bd30      	popcc	{r4, r5, pc}
 80005a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80005b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80005b4:	f04f 0000 	mov.w	r0, #0
 80005b8:	bd30      	pop	{r4, r5, pc}
 80005ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005be:	bf1a      	itte	ne
 80005c0:	4619      	movne	r1, r3
 80005c2:	4610      	movne	r0, r2
 80005c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005c8:	bf1c      	itt	ne
 80005ca:	460b      	movne	r3, r1
 80005cc:	4602      	movne	r2, r0
 80005ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80005d2:	bf06      	itte	eq
 80005d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80005d8:	ea91 0f03 	teqeq	r1, r3
 80005dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80005e0:	bd30      	pop	{r4, r5, pc}
 80005e2:	bf00      	nop

080005e4 <__aeabi_ui2d>:
 80005e4:	f090 0f00 	teq	r0, #0
 80005e8:	bf04      	itt	eq
 80005ea:	2100      	moveq	r1, #0
 80005ec:	4770      	bxeq	lr
 80005ee:	b530      	push	{r4, r5, lr}
 80005f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005f8:	f04f 0500 	mov.w	r5, #0
 80005fc:	f04f 0100 	mov.w	r1, #0
 8000600:	e750      	b.n	80004a4 <__adddf3+0x138>
 8000602:	bf00      	nop

08000604 <__aeabi_i2d>:
 8000604:	f090 0f00 	teq	r0, #0
 8000608:	bf04      	itt	eq
 800060a:	2100      	moveq	r1, #0
 800060c:	4770      	bxeq	lr
 800060e:	b530      	push	{r4, r5, lr}
 8000610:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000614:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000618:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800061c:	bf48      	it	mi
 800061e:	4240      	negmi	r0, r0
 8000620:	f04f 0100 	mov.w	r1, #0
 8000624:	e73e      	b.n	80004a4 <__adddf3+0x138>
 8000626:	bf00      	nop

08000628 <__aeabi_f2d>:
 8000628:	0042      	lsls	r2, r0, #1
 800062a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800062e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000632:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000636:	bf1f      	itttt	ne
 8000638:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800063c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000640:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000644:	4770      	bxne	lr
 8000646:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800064a:	bf08      	it	eq
 800064c:	4770      	bxeq	lr
 800064e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000652:	bf04      	itt	eq
 8000654:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000658:	4770      	bxeq	lr
 800065a:	b530      	push	{r4, r5, lr}
 800065c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000660:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000664:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000668:	e71c      	b.n	80004a4 <__adddf3+0x138>
 800066a:	bf00      	nop

0800066c <__aeabi_ul2d>:
 800066c:	ea50 0201 	orrs.w	r2, r0, r1
 8000670:	bf08      	it	eq
 8000672:	4770      	bxeq	lr
 8000674:	b530      	push	{r4, r5, lr}
 8000676:	f04f 0500 	mov.w	r5, #0
 800067a:	e00a      	b.n	8000692 <__aeabi_l2d+0x16>

0800067c <__aeabi_l2d>:
 800067c:	ea50 0201 	orrs.w	r2, r0, r1
 8000680:	bf08      	it	eq
 8000682:	4770      	bxeq	lr
 8000684:	b530      	push	{r4, r5, lr}
 8000686:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800068a:	d502      	bpl.n	8000692 <__aeabi_l2d+0x16>
 800068c:	4240      	negs	r0, r0
 800068e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000692:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000696:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800069a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800069e:	f43f aed8 	beq.w	8000452 <__adddf3+0xe6>
 80006a2:	f04f 0203 	mov.w	r2, #3
 80006a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006aa:	bf18      	it	ne
 80006ac:	3203      	addne	r2, #3
 80006ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006b2:	bf18      	it	ne
 80006b4:	3203      	addne	r2, #3
 80006b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006ba:	f1c2 0320 	rsb	r3, r2, #32
 80006be:	fa00 fc03 	lsl.w	ip, r0, r3
 80006c2:	fa20 f002 	lsr.w	r0, r0, r2
 80006c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006ca:	ea40 000e 	orr.w	r0, r0, lr
 80006ce:	fa21 f102 	lsr.w	r1, r1, r2
 80006d2:	4414      	add	r4, r2
 80006d4:	e6bd      	b.n	8000452 <__adddf3+0xe6>
 80006d6:	bf00      	nop

080006d8 <__aeabi_dmul>:
 80006d8:	b570      	push	{r4, r5, r6, lr}
 80006da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80006de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80006e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80006e6:	bf1d      	ittte	ne
 80006e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80006ec:	ea94 0f0c 	teqne	r4, ip
 80006f0:	ea95 0f0c 	teqne	r5, ip
 80006f4:	f000 f8de 	bleq	80008b4 <__aeabi_dmul+0x1dc>
 80006f8:	442c      	add	r4, r5
 80006fa:	ea81 0603 	eor.w	r6, r1, r3
 80006fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000702:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000706:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800070a:	bf18      	it	ne
 800070c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000710:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000714:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000718:	d038      	beq.n	800078c <__aeabi_dmul+0xb4>
 800071a:	fba0 ce02 	umull	ip, lr, r0, r2
 800071e:	f04f 0500 	mov.w	r5, #0
 8000722:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000726:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800072a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800072e:	f04f 0600 	mov.w	r6, #0
 8000732:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000736:	f09c 0f00 	teq	ip, #0
 800073a:	bf18      	it	ne
 800073c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000740:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000744:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000748:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800074c:	d204      	bcs.n	8000758 <__aeabi_dmul+0x80>
 800074e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000752:	416d      	adcs	r5, r5
 8000754:	eb46 0606 	adc.w	r6, r6, r6
 8000758:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800075c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000760:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000764:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000768:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800076c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000770:	bf88      	it	hi
 8000772:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000776:	d81e      	bhi.n	80007b6 <__aeabi_dmul+0xde>
 8000778:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800077c:	bf08      	it	eq
 800077e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000782:	f150 0000 	adcs.w	r0, r0, #0
 8000786:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000790:	ea46 0101 	orr.w	r1, r6, r1
 8000794:	ea40 0002 	orr.w	r0, r0, r2
 8000798:	ea81 0103 	eor.w	r1, r1, r3
 800079c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80007a0:	bfc2      	ittt	gt
 80007a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80007a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80007aa:	bd70      	popgt	{r4, r5, r6, pc}
 80007ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80007b0:	f04f 0e00 	mov.w	lr, #0
 80007b4:	3c01      	subs	r4, #1
 80007b6:	f300 80ab 	bgt.w	8000910 <__aeabi_dmul+0x238>
 80007ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80007be:	bfde      	ittt	le
 80007c0:	2000      	movle	r0, #0
 80007c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80007c6:	bd70      	pople	{r4, r5, r6, pc}
 80007c8:	f1c4 0400 	rsb	r4, r4, #0
 80007cc:	3c20      	subs	r4, #32
 80007ce:	da35      	bge.n	800083c <__aeabi_dmul+0x164>
 80007d0:	340c      	adds	r4, #12
 80007d2:	dc1b      	bgt.n	800080c <__aeabi_dmul+0x134>
 80007d4:	f104 0414 	add.w	r4, r4, #20
 80007d8:	f1c4 0520 	rsb	r5, r4, #32
 80007dc:	fa00 f305 	lsl.w	r3, r0, r5
 80007e0:	fa20 f004 	lsr.w	r0, r0, r4
 80007e4:	fa01 f205 	lsl.w	r2, r1, r5
 80007e8:	ea40 0002 	orr.w	r0, r0, r2
 80007ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80007f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80007f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007f8:	fa21 f604 	lsr.w	r6, r1, r4
 80007fc:	eb42 0106 	adc.w	r1, r2, r6
 8000800:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000804:	bf08      	it	eq
 8000806:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800080a:	bd70      	pop	{r4, r5, r6, pc}
 800080c:	f1c4 040c 	rsb	r4, r4, #12
 8000810:	f1c4 0520 	rsb	r5, r4, #32
 8000814:	fa00 f304 	lsl.w	r3, r0, r4
 8000818:	fa20 f005 	lsr.w	r0, r0, r5
 800081c:	fa01 f204 	lsl.w	r2, r1, r4
 8000820:	ea40 0002 	orr.w	r0, r0, r2
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800082c:	f141 0100 	adc.w	r1, r1, #0
 8000830:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000834:	bf08      	it	eq
 8000836:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800083a:	bd70      	pop	{r4, r5, r6, pc}
 800083c:	f1c4 0520 	rsb	r5, r4, #32
 8000840:	fa00 f205 	lsl.w	r2, r0, r5
 8000844:	ea4e 0e02 	orr.w	lr, lr, r2
 8000848:	fa20 f304 	lsr.w	r3, r0, r4
 800084c:	fa01 f205 	lsl.w	r2, r1, r5
 8000850:	ea43 0302 	orr.w	r3, r3, r2
 8000854:	fa21 f004 	lsr.w	r0, r1, r4
 8000858:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800085c:	fa21 f204 	lsr.w	r2, r1, r4
 8000860:	ea20 0002 	bic.w	r0, r0, r2
 8000864:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000868:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800086c:	bf08      	it	eq
 800086e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000872:	bd70      	pop	{r4, r5, r6, pc}
 8000874:	f094 0f00 	teq	r4, #0
 8000878:	d10f      	bne.n	800089a <__aeabi_dmul+0x1c2>
 800087a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800087e:	0040      	lsls	r0, r0, #1
 8000880:	eb41 0101 	adc.w	r1, r1, r1
 8000884:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000888:	bf08      	it	eq
 800088a:	3c01      	subeq	r4, #1
 800088c:	d0f7      	beq.n	800087e <__aeabi_dmul+0x1a6>
 800088e:	ea41 0106 	orr.w	r1, r1, r6
 8000892:	f095 0f00 	teq	r5, #0
 8000896:	bf18      	it	ne
 8000898:	4770      	bxne	lr
 800089a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800089e:	0052      	lsls	r2, r2, #1
 80008a0:	eb43 0303 	adc.w	r3, r3, r3
 80008a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80008a8:	bf08      	it	eq
 80008aa:	3d01      	subeq	r5, #1
 80008ac:	d0f7      	beq.n	800089e <__aeabi_dmul+0x1c6>
 80008ae:	ea43 0306 	orr.w	r3, r3, r6
 80008b2:	4770      	bx	lr
 80008b4:	ea94 0f0c 	teq	r4, ip
 80008b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008bc:	bf18      	it	ne
 80008be:	ea95 0f0c 	teqne	r5, ip
 80008c2:	d00c      	beq.n	80008de <__aeabi_dmul+0x206>
 80008c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008c8:	bf18      	it	ne
 80008ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008ce:	d1d1      	bne.n	8000874 <__aeabi_dmul+0x19c>
 80008d0:	ea81 0103 	eor.w	r1, r1, r3
 80008d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80008d8:	f04f 0000 	mov.w	r0, #0
 80008dc:	bd70      	pop	{r4, r5, r6, pc}
 80008de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e2:	bf06      	itte	eq
 80008e4:	4610      	moveq	r0, r2
 80008e6:	4619      	moveq	r1, r3
 80008e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008ec:	d019      	beq.n	8000922 <__aeabi_dmul+0x24a>
 80008ee:	ea94 0f0c 	teq	r4, ip
 80008f2:	d102      	bne.n	80008fa <__aeabi_dmul+0x222>
 80008f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80008f8:	d113      	bne.n	8000922 <__aeabi_dmul+0x24a>
 80008fa:	ea95 0f0c 	teq	r5, ip
 80008fe:	d105      	bne.n	800090c <__aeabi_dmul+0x234>
 8000900:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000904:	bf1c      	itt	ne
 8000906:	4610      	movne	r0, r2
 8000908:	4619      	movne	r1, r3
 800090a:	d10a      	bne.n	8000922 <__aeabi_dmul+0x24a>
 800090c:	ea81 0103 	eor.w	r1, r1, r3
 8000910:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000914:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000918:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800091c:	f04f 0000 	mov.w	r0, #0
 8000920:	bd70      	pop	{r4, r5, r6, pc}
 8000922:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000926:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800092a:	bd70      	pop	{r4, r5, r6, pc}

0800092c <__aeabi_ddiv>:
 800092c:	b570      	push	{r4, r5, r6, lr}
 800092e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000932:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000936:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800093a:	bf1d      	ittte	ne
 800093c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000940:	ea94 0f0c 	teqne	r4, ip
 8000944:	ea95 0f0c 	teqne	r5, ip
 8000948:	f000 f8a7 	bleq	8000a9a <__aeabi_ddiv+0x16e>
 800094c:	eba4 0405 	sub.w	r4, r4, r5
 8000950:	ea81 0e03 	eor.w	lr, r1, r3
 8000954:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000958:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800095c:	f000 8088 	beq.w	8000a70 <__aeabi_ddiv+0x144>
 8000960:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000964:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000968:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800096c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000970:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000974:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000978:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800097c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000980:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000984:	429d      	cmp	r5, r3
 8000986:	bf08      	it	eq
 8000988:	4296      	cmpeq	r6, r2
 800098a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800098e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000992:	d202      	bcs.n	800099a <__aeabi_ddiv+0x6e>
 8000994:	085b      	lsrs	r3, r3, #1
 8000996:	ea4f 0232 	mov.w	r2, r2, rrx
 800099a:	1ab6      	subs	r6, r6, r2
 800099c:	eb65 0503 	sbc.w	r5, r5, r3
 80009a0:	085b      	lsrs	r3, r3, #1
 80009a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80009aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80009ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80009b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009b6:	bf22      	ittt	cs
 80009b8:	1ab6      	subcs	r6, r6, r2
 80009ba:	4675      	movcs	r5, lr
 80009bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80009c0:	085b      	lsrs	r3, r3, #1
 80009c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009ce:	bf22      	ittt	cs
 80009d0:	1ab6      	subcs	r6, r6, r2
 80009d2:	4675      	movcs	r5, lr
 80009d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80009d8:	085b      	lsrs	r3, r3, #1
 80009da:	ea4f 0232 	mov.w	r2, r2, rrx
 80009de:	ebb6 0e02 	subs.w	lr, r6, r2
 80009e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009e6:	bf22      	ittt	cs
 80009e8:	1ab6      	subcs	r6, r6, r2
 80009ea:	4675      	movcs	r5, lr
 80009ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80009f0:	085b      	lsrs	r3, r3, #1
 80009f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009fe:	bf22      	ittt	cs
 8000a00:	1ab6      	subcs	r6, r6, r2
 8000a02:	4675      	movcs	r5, lr
 8000a04:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000a08:	ea55 0e06 	orrs.w	lr, r5, r6
 8000a0c:	d018      	beq.n	8000a40 <__aeabi_ddiv+0x114>
 8000a0e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000a12:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000a16:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000a1a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000a1e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000a22:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000a26:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000a2a:	d1c0      	bne.n	80009ae <__aeabi_ddiv+0x82>
 8000a2c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000a30:	d10b      	bne.n	8000a4a <__aeabi_ddiv+0x11e>
 8000a32:	ea41 0100 	orr.w	r1, r1, r0
 8000a36:	f04f 0000 	mov.w	r0, #0
 8000a3a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000a3e:	e7b6      	b.n	80009ae <__aeabi_ddiv+0x82>
 8000a40:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000a44:	bf04      	itt	eq
 8000a46:	4301      	orreq	r1, r0
 8000a48:	2000      	moveq	r0, #0
 8000a4a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000a4e:	bf88      	it	hi
 8000a50:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000a54:	f63f aeaf 	bhi.w	80007b6 <__aeabi_dmul+0xde>
 8000a58:	ebb5 0c03 	subs.w	ip, r5, r3
 8000a5c:	bf04      	itt	eq
 8000a5e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000a62:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000a66:	f150 0000 	adcs.w	r0, r0, #0
 8000a6a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000a6e:	bd70      	pop	{r4, r5, r6, pc}
 8000a70:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000a74:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a78:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a7c:	bfc2      	ittt	gt
 8000a7e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a82:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a86:	bd70      	popgt	{r4, r5, r6, pc}
 8000a88:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a8c:	f04f 0e00 	mov.w	lr, #0
 8000a90:	3c01      	subs	r4, #1
 8000a92:	e690      	b.n	80007b6 <__aeabi_dmul+0xde>
 8000a94:	ea45 0e06 	orr.w	lr, r5, r6
 8000a98:	e68d      	b.n	80007b6 <__aeabi_dmul+0xde>
 8000a9a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a9e:	ea94 0f0c 	teq	r4, ip
 8000aa2:	bf08      	it	eq
 8000aa4:	ea95 0f0c 	teqeq	r5, ip
 8000aa8:	f43f af3b 	beq.w	8000922 <__aeabi_dmul+0x24a>
 8000aac:	ea94 0f0c 	teq	r4, ip
 8000ab0:	d10a      	bne.n	8000ac8 <__aeabi_ddiv+0x19c>
 8000ab2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000ab6:	f47f af34 	bne.w	8000922 <__aeabi_dmul+0x24a>
 8000aba:	ea95 0f0c 	teq	r5, ip
 8000abe:	f47f af25 	bne.w	800090c <__aeabi_dmul+0x234>
 8000ac2:	4610      	mov	r0, r2
 8000ac4:	4619      	mov	r1, r3
 8000ac6:	e72c      	b.n	8000922 <__aeabi_dmul+0x24a>
 8000ac8:	ea95 0f0c 	teq	r5, ip
 8000acc:	d106      	bne.n	8000adc <__aeabi_ddiv+0x1b0>
 8000ace:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000ad2:	f43f aefd 	beq.w	80008d0 <__aeabi_dmul+0x1f8>
 8000ad6:	4610      	mov	r0, r2
 8000ad8:	4619      	mov	r1, r3
 8000ada:	e722      	b.n	8000922 <__aeabi_dmul+0x24a>
 8000adc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000ae0:	bf18      	it	ne
 8000ae2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000ae6:	f47f aec5 	bne.w	8000874 <__aeabi_dmul+0x19c>
 8000aea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000aee:	f47f af0d 	bne.w	800090c <__aeabi_dmul+0x234>
 8000af2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000af6:	f47f aeeb 	bne.w	80008d0 <__aeabi_dmul+0x1f8>
 8000afa:	e712      	b.n	8000922 <__aeabi_dmul+0x24a>

08000afc <__gedf2>:
 8000afc:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000b00:	e006      	b.n	8000b10 <__cmpdf2+0x4>
 8000b02:	bf00      	nop

08000b04 <__ledf2>:
 8000b04:	f04f 0c01 	mov.w	ip, #1
 8000b08:	e002      	b.n	8000b10 <__cmpdf2+0x4>
 8000b0a:	bf00      	nop

08000b0c <__cmpdf2>:
 8000b0c:	f04f 0c01 	mov.w	ip, #1
 8000b10:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000b14:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b18:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b20:	bf18      	it	ne
 8000b22:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000b26:	d01b      	beq.n	8000b60 <__cmpdf2+0x54>
 8000b28:	b001      	add	sp, #4
 8000b2a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000b2e:	bf0c      	ite	eq
 8000b30:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000b34:	ea91 0f03 	teqne	r1, r3
 8000b38:	bf02      	ittt	eq
 8000b3a:	ea90 0f02 	teqeq	r0, r2
 8000b3e:	2000      	moveq	r0, #0
 8000b40:	4770      	bxeq	lr
 8000b42:	f110 0f00 	cmn.w	r0, #0
 8000b46:	ea91 0f03 	teq	r1, r3
 8000b4a:	bf58      	it	pl
 8000b4c:	4299      	cmppl	r1, r3
 8000b4e:	bf08      	it	eq
 8000b50:	4290      	cmpeq	r0, r2
 8000b52:	bf2c      	ite	cs
 8000b54:	17d8      	asrcs	r0, r3, #31
 8000b56:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000b5a:	f040 0001 	orr.w	r0, r0, #1
 8000b5e:	4770      	bx	lr
 8000b60:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b64:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b68:	d102      	bne.n	8000b70 <__cmpdf2+0x64>
 8000b6a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6e:	d107      	bne.n	8000b80 <__cmpdf2+0x74>
 8000b70:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b78:	d1d6      	bne.n	8000b28 <__cmpdf2+0x1c>
 8000b7a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7e:	d0d3      	beq.n	8000b28 <__cmpdf2+0x1c>
 8000b80:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b84:	4770      	bx	lr
 8000b86:	bf00      	nop

08000b88 <__aeabi_cdrcmple>:
 8000b88:	4684      	mov	ip, r0
 8000b8a:	4610      	mov	r0, r2
 8000b8c:	4662      	mov	r2, ip
 8000b8e:	468c      	mov	ip, r1
 8000b90:	4619      	mov	r1, r3
 8000b92:	4663      	mov	r3, ip
 8000b94:	e000      	b.n	8000b98 <__aeabi_cdcmpeq>
 8000b96:	bf00      	nop

08000b98 <__aeabi_cdcmpeq>:
 8000b98:	b501      	push	{r0, lr}
 8000b9a:	f7ff ffb7 	bl	8000b0c <__cmpdf2>
 8000b9e:	2800      	cmp	r0, #0
 8000ba0:	bf48      	it	mi
 8000ba2:	f110 0f00 	cmnmi.w	r0, #0
 8000ba6:	bd01      	pop	{r0, pc}

08000ba8 <__aeabi_dcmpeq>:
 8000ba8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bac:	f7ff fff4 	bl	8000b98 <__aeabi_cdcmpeq>
 8000bb0:	bf0c      	ite	eq
 8000bb2:	2001      	moveq	r0, #1
 8000bb4:	2000      	movne	r0, #0
 8000bb6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bba:	bf00      	nop

08000bbc <__aeabi_dcmplt>:
 8000bbc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bc0:	f7ff ffea 	bl	8000b98 <__aeabi_cdcmpeq>
 8000bc4:	bf34      	ite	cc
 8000bc6:	2001      	movcc	r0, #1
 8000bc8:	2000      	movcs	r0, #0
 8000bca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bce:	bf00      	nop

08000bd0 <__aeabi_dcmple>:
 8000bd0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bd4:	f7ff ffe0 	bl	8000b98 <__aeabi_cdcmpeq>
 8000bd8:	bf94      	ite	ls
 8000bda:	2001      	movls	r0, #1
 8000bdc:	2000      	movhi	r0, #0
 8000bde:	f85d fb08 	ldr.w	pc, [sp], #8
 8000be2:	bf00      	nop

08000be4 <__aeabi_dcmpge>:
 8000be4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000be8:	f7ff ffce 	bl	8000b88 <__aeabi_cdrcmple>
 8000bec:	bf94      	ite	ls
 8000bee:	2001      	movls	r0, #1
 8000bf0:	2000      	movhi	r0, #0
 8000bf2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_dcmpgt>:
 8000bf8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bfc:	f7ff ffc4 	bl	8000b88 <__aeabi_cdrcmple>
 8000c00:	bf34      	ite	cc
 8000c02:	2001      	movcc	r0, #1
 8000c04:	2000      	movcs	r0, #0
 8000c06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c0a:	bf00      	nop

08000c0c <__aeabi_dcmpun>:
 8000c0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000c10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c14:	d102      	bne.n	8000c1c <__aeabi_dcmpun+0x10>
 8000c16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000c1a:	d10a      	bne.n	8000c32 <__aeabi_dcmpun+0x26>
 8000c1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000c20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c24:	d102      	bne.n	8000c2c <__aeabi_dcmpun+0x20>
 8000c26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_dcmpun+0x26>
 8000c2c:	f04f 0000 	mov.w	r0, #0
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0001 	mov.w	r0, #1
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2iz>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c40:	d215      	bcs.n	8000c6e <__aeabi_d2iz+0x36>
 8000c42:	d511      	bpl.n	8000c68 <__aeabi_d2iz+0x30>
 8000c44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c4c:	d912      	bls.n	8000c74 <__aeabi_d2iz+0x3c>
 8000c4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000c5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000c62:	bf18      	it	ne
 8000c64:	4240      	negne	r0, r0
 8000c66:	4770      	bx	lr
 8000c68:	f04f 0000 	mov.w	r0, #0
 8000c6c:	4770      	bx	lr
 8000c6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c72:	d105      	bne.n	8000c80 <__aeabi_d2iz+0x48>
 8000c74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000c78:	bf08      	it	eq
 8000c7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000c7e:	4770      	bx	lr
 8000c80:	f04f 0000 	mov.w	r0, #0
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_d2f>:
 8000c88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c90:	bf24      	itt	cs
 8000c92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c9a:	d90d      	bls.n	8000cb8 <__aeabi_d2f+0x30>
 8000c9c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ca0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ca4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ca8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000cac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000cb0:	bf08      	it	eq
 8000cb2:	f020 0001 	biceq.w	r0, r0, #1
 8000cb6:	4770      	bx	lr
 8000cb8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000cbc:	d121      	bne.n	8000d02 <__aeabi_d2f+0x7a>
 8000cbe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000cc2:	bfbc      	itt	lt
 8000cc4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000cc8:	4770      	bxlt	lr
 8000cca:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000cce:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000cd2:	f1c2 0218 	rsb	r2, r2, #24
 8000cd6:	f1c2 0c20 	rsb	ip, r2, #32
 8000cda:	fa10 f30c 	lsls.w	r3, r0, ip
 8000cde:	fa20 f002 	lsr.w	r0, r0, r2
 8000ce2:	bf18      	it	ne
 8000ce4:	f040 0001 	orrne.w	r0, r0, #1
 8000ce8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000cec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000cf0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000cf4:	ea40 000c 	orr.w	r0, r0, ip
 8000cf8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cfc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000d00:	e7cc      	b.n	8000c9c <__aeabi_d2f+0x14>
 8000d02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000d06:	d107      	bne.n	8000d18 <__aeabi_d2f+0x90>
 8000d08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000d0c:	bf1e      	ittt	ne
 8000d0e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000d12:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000d16:	4770      	bxne	lr
 8000d18:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000d1c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000d20:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d24:	4770      	bx	lr
 8000d26:	bf00      	nop

08000d28 <__aeabi_uldivmod>:
 8000d28:	b953      	cbnz	r3, 8000d40 <__aeabi_uldivmod+0x18>
 8000d2a:	b94a      	cbnz	r2, 8000d40 <__aeabi_uldivmod+0x18>
 8000d2c:	2900      	cmp	r1, #0
 8000d2e:	bf08      	it	eq
 8000d30:	2800      	cmpeq	r0, #0
 8000d32:	bf1c      	itt	ne
 8000d34:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000d38:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000d3c:	f000 b988 	b.w	8001050 <__aeabi_idiv0>
 8000d40:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d44:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d48:	f000 f806 	bl	8000d58 <__udivmoddi4>
 8000d4c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d54:	b004      	add	sp, #16
 8000d56:	4770      	bx	lr

08000d58 <__udivmoddi4>:
 8000d58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d5c:	9d08      	ldr	r5, [sp, #32]
 8000d5e:	468e      	mov	lr, r1
 8000d60:	4604      	mov	r4, r0
 8000d62:	4688      	mov	r8, r1
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d14a      	bne.n	8000dfe <__udivmoddi4+0xa6>
 8000d68:	428a      	cmp	r2, r1
 8000d6a:	4617      	mov	r7, r2
 8000d6c:	d962      	bls.n	8000e34 <__udivmoddi4+0xdc>
 8000d6e:	fab2 f682 	clz	r6, r2
 8000d72:	b14e      	cbz	r6, 8000d88 <__udivmoddi4+0x30>
 8000d74:	f1c6 0320 	rsb	r3, r6, #32
 8000d78:	fa01 f806 	lsl.w	r8, r1, r6
 8000d7c:	fa20 f303 	lsr.w	r3, r0, r3
 8000d80:	40b7      	lsls	r7, r6
 8000d82:	ea43 0808 	orr.w	r8, r3, r8
 8000d86:	40b4      	lsls	r4, r6
 8000d88:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d8c:	fa1f fc87 	uxth.w	ip, r7
 8000d90:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d94:	0c23      	lsrs	r3, r4, #16
 8000d96:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d9a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d9e:	fb01 f20c 	mul.w	r2, r1, ip
 8000da2:	429a      	cmp	r2, r3
 8000da4:	d909      	bls.n	8000dba <__udivmoddi4+0x62>
 8000da6:	18fb      	adds	r3, r7, r3
 8000da8:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000dac:	f080 80ea 	bcs.w	8000f84 <__udivmoddi4+0x22c>
 8000db0:	429a      	cmp	r2, r3
 8000db2:	f240 80e7 	bls.w	8000f84 <__udivmoddi4+0x22c>
 8000db6:	3902      	subs	r1, #2
 8000db8:	443b      	add	r3, r7
 8000dba:	1a9a      	subs	r2, r3, r2
 8000dbc:	b2a3      	uxth	r3, r4
 8000dbe:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dc2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000dc6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dca:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dce:	459c      	cmp	ip, r3
 8000dd0:	d909      	bls.n	8000de6 <__udivmoddi4+0x8e>
 8000dd2:	18fb      	adds	r3, r7, r3
 8000dd4:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000dd8:	f080 80d6 	bcs.w	8000f88 <__udivmoddi4+0x230>
 8000ddc:	459c      	cmp	ip, r3
 8000dde:	f240 80d3 	bls.w	8000f88 <__udivmoddi4+0x230>
 8000de2:	443b      	add	r3, r7
 8000de4:	3802      	subs	r0, #2
 8000de6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dea:	eba3 030c 	sub.w	r3, r3, ip
 8000dee:	2100      	movs	r1, #0
 8000df0:	b11d      	cbz	r5, 8000dfa <__udivmoddi4+0xa2>
 8000df2:	40f3      	lsrs	r3, r6
 8000df4:	2200      	movs	r2, #0
 8000df6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dfe:	428b      	cmp	r3, r1
 8000e00:	d905      	bls.n	8000e0e <__udivmoddi4+0xb6>
 8000e02:	b10d      	cbz	r5, 8000e08 <__udivmoddi4+0xb0>
 8000e04:	e9c5 0100 	strd	r0, r1, [r5]
 8000e08:	2100      	movs	r1, #0
 8000e0a:	4608      	mov	r0, r1
 8000e0c:	e7f5      	b.n	8000dfa <__udivmoddi4+0xa2>
 8000e0e:	fab3 f183 	clz	r1, r3
 8000e12:	2900      	cmp	r1, #0
 8000e14:	d146      	bne.n	8000ea4 <__udivmoddi4+0x14c>
 8000e16:	4573      	cmp	r3, lr
 8000e18:	d302      	bcc.n	8000e20 <__udivmoddi4+0xc8>
 8000e1a:	4282      	cmp	r2, r0
 8000e1c:	f200 8105 	bhi.w	800102a <__udivmoddi4+0x2d2>
 8000e20:	1a84      	subs	r4, r0, r2
 8000e22:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e26:	2001      	movs	r0, #1
 8000e28:	4690      	mov	r8, r2
 8000e2a:	2d00      	cmp	r5, #0
 8000e2c:	d0e5      	beq.n	8000dfa <__udivmoddi4+0xa2>
 8000e2e:	e9c5 4800 	strd	r4, r8, [r5]
 8000e32:	e7e2      	b.n	8000dfa <__udivmoddi4+0xa2>
 8000e34:	2a00      	cmp	r2, #0
 8000e36:	f000 8090 	beq.w	8000f5a <__udivmoddi4+0x202>
 8000e3a:	fab2 f682 	clz	r6, r2
 8000e3e:	2e00      	cmp	r6, #0
 8000e40:	f040 80a4 	bne.w	8000f8c <__udivmoddi4+0x234>
 8000e44:	1a8a      	subs	r2, r1, r2
 8000e46:	0c03      	lsrs	r3, r0, #16
 8000e48:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e4c:	b280      	uxth	r0, r0
 8000e4e:	b2bc      	uxth	r4, r7
 8000e50:	2101      	movs	r1, #1
 8000e52:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e56:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e5a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e5e:	fb04 f20c 	mul.w	r2, r4, ip
 8000e62:	429a      	cmp	r2, r3
 8000e64:	d907      	bls.n	8000e76 <__udivmoddi4+0x11e>
 8000e66:	18fb      	adds	r3, r7, r3
 8000e68:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000e6c:	d202      	bcs.n	8000e74 <__udivmoddi4+0x11c>
 8000e6e:	429a      	cmp	r2, r3
 8000e70:	f200 80e0 	bhi.w	8001034 <__udivmoddi4+0x2dc>
 8000e74:	46c4      	mov	ip, r8
 8000e76:	1a9b      	subs	r3, r3, r2
 8000e78:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e7c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e80:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e84:	fb02 f404 	mul.w	r4, r2, r4
 8000e88:	429c      	cmp	r4, r3
 8000e8a:	d907      	bls.n	8000e9c <__udivmoddi4+0x144>
 8000e8c:	18fb      	adds	r3, r7, r3
 8000e8e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000e92:	d202      	bcs.n	8000e9a <__udivmoddi4+0x142>
 8000e94:	429c      	cmp	r4, r3
 8000e96:	f200 80ca 	bhi.w	800102e <__udivmoddi4+0x2d6>
 8000e9a:	4602      	mov	r2, r0
 8000e9c:	1b1b      	subs	r3, r3, r4
 8000e9e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000ea2:	e7a5      	b.n	8000df0 <__udivmoddi4+0x98>
 8000ea4:	f1c1 0620 	rsb	r6, r1, #32
 8000ea8:	408b      	lsls	r3, r1
 8000eaa:	fa22 f706 	lsr.w	r7, r2, r6
 8000eae:	431f      	orrs	r7, r3
 8000eb0:	fa0e f401 	lsl.w	r4, lr, r1
 8000eb4:	fa20 f306 	lsr.w	r3, r0, r6
 8000eb8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ebc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ec0:	4323      	orrs	r3, r4
 8000ec2:	fa00 f801 	lsl.w	r8, r0, r1
 8000ec6:	fa1f fc87 	uxth.w	ip, r7
 8000eca:	fbbe f0f9 	udiv	r0, lr, r9
 8000ece:	0c1c      	lsrs	r4, r3, #16
 8000ed0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ed4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ed8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000edc:	45a6      	cmp	lr, r4
 8000ede:	fa02 f201 	lsl.w	r2, r2, r1
 8000ee2:	d909      	bls.n	8000ef8 <__udivmoddi4+0x1a0>
 8000ee4:	193c      	adds	r4, r7, r4
 8000ee6:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000eea:	f080 809c 	bcs.w	8001026 <__udivmoddi4+0x2ce>
 8000eee:	45a6      	cmp	lr, r4
 8000ef0:	f240 8099 	bls.w	8001026 <__udivmoddi4+0x2ce>
 8000ef4:	3802      	subs	r0, #2
 8000ef6:	443c      	add	r4, r7
 8000ef8:	eba4 040e 	sub.w	r4, r4, lr
 8000efc:	fa1f fe83 	uxth.w	lr, r3
 8000f00:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f04:	fb09 4413 	mls	r4, r9, r3, r4
 8000f08:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f0c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f10:	45a4      	cmp	ip, r4
 8000f12:	d908      	bls.n	8000f26 <__udivmoddi4+0x1ce>
 8000f14:	193c      	adds	r4, r7, r4
 8000f16:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000f1a:	f080 8082 	bcs.w	8001022 <__udivmoddi4+0x2ca>
 8000f1e:	45a4      	cmp	ip, r4
 8000f20:	d97f      	bls.n	8001022 <__udivmoddi4+0x2ca>
 8000f22:	3b02      	subs	r3, #2
 8000f24:	443c      	add	r4, r7
 8000f26:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f2a:	eba4 040c 	sub.w	r4, r4, ip
 8000f2e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f32:	4564      	cmp	r4, ip
 8000f34:	4673      	mov	r3, lr
 8000f36:	46e1      	mov	r9, ip
 8000f38:	d362      	bcc.n	8001000 <__udivmoddi4+0x2a8>
 8000f3a:	d05f      	beq.n	8000ffc <__udivmoddi4+0x2a4>
 8000f3c:	b15d      	cbz	r5, 8000f56 <__udivmoddi4+0x1fe>
 8000f3e:	ebb8 0203 	subs.w	r2, r8, r3
 8000f42:	eb64 0409 	sbc.w	r4, r4, r9
 8000f46:	fa04 f606 	lsl.w	r6, r4, r6
 8000f4a:	fa22 f301 	lsr.w	r3, r2, r1
 8000f4e:	431e      	orrs	r6, r3
 8000f50:	40cc      	lsrs	r4, r1
 8000f52:	e9c5 6400 	strd	r6, r4, [r5]
 8000f56:	2100      	movs	r1, #0
 8000f58:	e74f      	b.n	8000dfa <__udivmoddi4+0xa2>
 8000f5a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f5e:	0c01      	lsrs	r1, r0, #16
 8000f60:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f64:	b280      	uxth	r0, r0
 8000f66:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f6a:	463b      	mov	r3, r7
 8000f6c:	4638      	mov	r0, r7
 8000f6e:	463c      	mov	r4, r7
 8000f70:	46b8      	mov	r8, r7
 8000f72:	46be      	mov	lr, r7
 8000f74:	2620      	movs	r6, #32
 8000f76:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f7a:	eba2 0208 	sub.w	r2, r2, r8
 8000f7e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f82:	e766      	b.n	8000e52 <__udivmoddi4+0xfa>
 8000f84:	4601      	mov	r1, r0
 8000f86:	e718      	b.n	8000dba <__udivmoddi4+0x62>
 8000f88:	4610      	mov	r0, r2
 8000f8a:	e72c      	b.n	8000de6 <__udivmoddi4+0x8e>
 8000f8c:	f1c6 0220 	rsb	r2, r6, #32
 8000f90:	fa2e f302 	lsr.w	r3, lr, r2
 8000f94:	40b7      	lsls	r7, r6
 8000f96:	40b1      	lsls	r1, r6
 8000f98:	fa20 f202 	lsr.w	r2, r0, r2
 8000f9c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fa0:	430a      	orrs	r2, r1
 8000fa2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fa6:	b2bc      	uxth	r4, r7
 8000fa8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fac:	0c11      	lsrs	r1, r2, #16
 8000fae:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fb2:	fb08 f904 	mul.w	r9, r8, r4
 8000fb6:	40b0      	lsls	r0, r6
 8000fb8:	4589      	cmp	r9, r1
 8000fba:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fbe:	b280      	uxth	r0, r0
 8000fc0:	d93e      	bls.n	8001040 <__udivmoddi4+0x2e8>
 8000fc2:	1879      	adds	r1, r7, r1
 8000fc4:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000fc8:	d201      	bcs.n	8000fce <__udivmoddi4+0x276>
 8000fca:	4589      	cmp	r9, r1
 8000fcc:	d81f      	bhi.n	800100e <__udivmoddi4+0x2b6>
 8000fce:	eba1 0109 	sub.w	r1, r1, r9
 8000fd2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fd6:	fb09 f804 	mul.w	r8, r9, r4
 8000fda:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fde:	b292      	uxth	r2, r2
 8000fe0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fe4:	4542      	cmp	r2, r8
 8000fe6:	d229      	bcs.n	800103c <__udivmoddi4+0x2e4>
 8000fe8:	18ba      	adds	r2, r7, r2
 8000fea:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000fee:	d2c4      	bcs.n	8000f7a <__udivmoddi4+0x222>
 8000ff0:	4542      	cmp	r2, r8
 8000ff2:	d2c2      	bcs.n	8000f7a <__udivmoddi4+0x222>
 8000ff4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ff8:	443a      	add	r2, r7
 8000ffa:	e7be      	b.n	8000f7a <__udivmoddi4+0x222>
 8000ffc:	45f0      	cmp	r8, lr
 8000ffe:	d29d      	bcs.n	8000f3c <__udivmoddi4+0x1e4>
 8001000:	ebbe 0302 	subs.w	r3, lr, r2
 8001004:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001008:	3801      	subs	r0, #1
 800100a:	46e1      	mov	r9, ip
 800100c:	e796      	b.n	8000f3c <__udivmoddi4+0x1e4>
 800100e:	eba7 0909 	sub.w	r9, r7, r9
 8001012:	4449      	add	r1, r9
 8001014:	f1a8 0c02 	sub.w	ip, r8, #2
 8001018:	fbb1 f9fe 	udiv	r9, r1, lr
 800101c:	fb09 f804 	mul.w	r8, r9, r4
 8001020:	e7db      	b.n	8000fda <__udivmoddi4+0x282>
 8001022:	4673      	mov	r3, lr
 8001024:	e77f      	b.n	8000f26 <__udivmoddi4+0x1ce>
 8001026:	4650      	mov	r0, sl
 8001028:	e766      	b.n	8000ef8 <__udivmoddi4+0x1a0>
 800102a:	4608      	mov	r0, r1
 800102c:	e6fd      	b.n	8000e2a <__udivmoddi4+0xd2>
 800102e:	443b      	add	r3, r7
 8001030:	3a02      	subs	r2, #2
 8001032:	e733      	b.n	8000e9c <__udivmoddi4+0x144>
 8001034:	f1ac 0c02 	sub.w	ip, ip, #2
 8001038:	443b      	add	r3, r7
 800103a:	e71c      	b.n	8000e76 <__udivmoddi4+0x11e>
 800103c:	4649      	mov	r1, r9
 800103e:	e79c      	b.n	8000f7a <__udivmoddi4+0x222>
 8001040:	eba1 0109 	sub.w	r1, r1, r9
 8001044:	46c4      	mov	ip, r8
 8001046:	fbb1 f9fe 	udiv	r9, r1, lr
 800104a:	fb09 f804 	mul.w	r8, r9, r4
 800104e:	e7c4      	b.n	8000fda <__udivmoddi4+0x282>

08001050 <__aeabi_idiv0>:
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop

08001054 <_ZN8LEDArrayC1EP12GPIO_TypeDefPth>:
 *      Author: daniel
 */

#include "LEDArray.h"

LEDArray::LEDArray(GPIO_TypeDef* port,uint16_t pins[], uint8_t count):port_(port),count(count) {
 8001054:	b480      	push	{r7}
 8001056:	b087      	sub	sp, #28
 8001058:	af00      	add	r7, sp, #0
 800105a:	60f8      	str	r0, [r7, #12]
 800105c:	60b9      	str	r1, [r7, #8]
 800105e:	607a      	str	r2, [r7, #4]
 8001060:	70fb      	strb	r3, [r7, #3]
 8001062:	4a12      	ldr	r2, [pc, #72]	@ (80010ac <_ZN8LEDArrayC1EP12GPIO_TypeDefPth+0x58>)
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	601a      	str	r2, [r3, #0]
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	68ba      	ldr	r2, [r7, #8]
 800106c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800106e:	78fa      	ldrb	r2, [r7, #3]
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	631a      	str	r2, [r3, #48]	@ 0x30
	// TODO Auto-generated constructor stub
	for(int i=0;i<count;i++){
 8001074:	2300      	movs	r3, #0
 8001076:	617b      	str	r3, [r7, #20]
 8001078:	e00d      	b.n	8001096 <_ZN8LEDArrayC1EP12GPIO_TypeDefPth+0x42>
		pins_[i]=pins[i];
 800107a:	697b      	ldr	r3, [r7, #20]
 800107c:	005b      	lsls	r3, r3, #1
 800107e:	687a      	ldr	r2, [r7, #4]
 8001080:	4413      	add	r3, r2
 8001082:	881b      	ldrh	r3, [r3, #0]
 8001084:	4619      	mov	r1, r3
 8001086:	68fa      	ldr	r2, [r7, #12]
 8001088:	697b      	ldr	r3, [r7, #20]
 800108a:	009b      	lsls	r3, r3, #2
 800108c:	4413      	add	r3, r2
 800108e:	6059      	str	r1, [r3, #4]
	for(int i=0;i<count;i++){
 8001090:	697b      	ldr	r3, [r7, #20]
 8001092:	3301      	adds	r3, #1
 8001094:	617b      	str	r3, [r7, #20]
 8001096:	78fb      	ldrb	r3, [r7, #3]
 8001098:	697a      	ldr	r2, [r7, #20]
 800109a:	429a      	cmp	r2, r3
 800109c:	dbed      	blt.n	800107a <_ZN8LEDArrayC1EP12GPIO_TypeDefPth+0x26>
	}

}
 800109e:	68fb      	ldr	r3, [r7, #12]
 80010a0:	4618      	mov	r0, r3
 80010a2:	371c      	adds	r7, #28
 80010a4:	46bd      	mov	sp, r7
 80010a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010aa:	4770      	bx	lr
 80010ac:	0801070c 	.word	0x0801070c

080010b0 <_ZN8LEDArray8setnledsEi>:
void LEDArray::setnleds(int n){
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b084      	sub	sp, #16
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
 80010b8:	6039      	str	r1, [r7, #0]
	if(n>count) n=count;
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010be:	683a      	ldr	r2, [r7, #0]
 80010c0:	429a      	cmp	r2, r3
 80010c2:	dd02      	ble.n	80010ca <_ZN8LEDArray8setnledsEi+0x1a>
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010c8:	603b      	str	r3, [r7, #0]
	for(int i=0;i<count;i++){
 80010ca:	2300      	movs	r3, #0
 80010cc:	60fb      	str	r3, [r7, #12]
 80010ce:	e00e      	b.n	80010ee <_ZN8LEDArray8setnledsEi+0x3e>
	HAL_GPIO_WritePin(port_, pins_[i], GPIO_PIN_RESET);
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 80010d4:	687a      	ldr	r2, [r7, #4]
 80010d6:	68fb      	ldr	r3, [r7, #12]
 80010d8:	009b      	lsls	r3, r3, #2
 80010da:	4413      	add	r3, r2
 80010dc:	685b      	ldr	r3, [r3, #4]
 80010de:	b29b      	uxth	r3, r3
 80010e0:	2200      	movs	r2, #0
 80010e2:	4619      	mov	r1, r3
 80010e4:	f003 fdf8 	bl	8004cd8 <HAL_GPIO_WritePin>
	for(int i=0;i<count;i++){
 80010e8:	68fb      	ldr	r3, [r7, #12]
 80010ea:	3301      	adds	r3, #1
 80010ec:	60fb      	str	r3, [r7, #12]
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010f2:	68fa      	ldr	r2, [r7, #12]
 80010f4:	429a      	cmp	r2, r3
 80010f6:	dbeb      	blt.n	80010d0 <_ZN8LEDArray8setnledsEi+0x20>
	}
	for(int i=0;i<n;i++){
 80010f8:	2300      	movs	r3, #0
 80010fa:	60bb      	str	r3, [r7, #8]
 80010fc:	e00e      	b.n	800111c <_ZN8LEDArray8setnledsEi+0x6c>
		HAL_GPIO_WritePin(port_, pins_[i], GPIO_PIN_SET);
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8001102:	687a      	ldr	r2, [r7, #4]
 8001104:	68bb      	ldr	r3, [r7, #8]
 8001106:	009b      	lsls	r3, r3, #2
 8001108:	4413      	add	r3, r2
 800110a:	685b      	ldr	r3, [r3, #4]
 800110c:	b29b      	uxth	r3, r3
 800110e:	2201      	movs	r2, #1
 8001110:	4619      	mov	r1, r3
 8001112:	f003 fde1 	bl	8004cd8 <HAL_GPIO_WritePin>
	for(int i=0;i<n;i++){
 8001116:	68bb      	ldr	r3, [r7, #8]
 8001118:	3301      	adds	r3, #1
 800111a:	60bb      	str	r3, [r7, #8]
 800111c:	68ba      	ldr	r2, [r7, #8]
 800111e:	683b      	ldr	r3, [r7, #0]
 8001120:	429a      	cmp	r2, r3
 8001122:	dbec      	blt.n	80010fe <_ZN8LEDArray8setnledsEi+0x4e>
		}
}
 8001124:	bf00      	nop
 8001126:	bf00      	nop
 8001128:	3710      	adds	r7, #16
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}
	...

08001130 <_ZN8LEDArrayD1Ev>:
void LEDArray::restleds(){
	for(int i=0;i<count;i++){
		HAL_GPIO_WritePin(port_, pins_[i], GPIO_PIN_RESET);
		}
}
LEDArray::~LEDArray() {
 8001130:	b480      	push	{r7}
 8001132:	b083      	sub	sp, #12
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
 8001138:	4a04      	ldr	r2, [pc, #16]	@ (800114c <_ZN8LEDArrayD1Ev+0x1c>)
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	4618      	mov	r0, r3
 8001142:	370c      	adds	r7, #12
 8001144:	46bd      	mov	sp, r7
 8001146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114a:	4770      	bx	lr
 800114c:	0801070c 	.word	0x0801070c

08001150 <_ZN8LEDArrayD0Ev>:
LEDArray::~LEDArray() {
 8001150:	b580      	push	{r7, lr}
 8001152:	b082      	sub	sp, #8
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
}
 8001158:	6878      	ldr	r0, [r7, #4]
 800115a:	f7ff ffe9 	bl	8001130 <_ZN8LEDArrayD1Ev>
 800115e:	2134      	movs	r1, #52	@ 0x34
 8001160:	6878      	ldr	r0, [r7, #4]
 8001162:	f00b fb3f 	bl	800c7e4 <_ZdlPvj>
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	4618      	mov	r0, r3
 800116a:	3708      	adds	r7, #8
 800116c:	46bd      	mov	sp, r7
 800116e:	bd80      	pop	{r7, pc}

08001170 <_ZN13funkSteckdose17delayMicrosecondsEm>:





	void delayMicroseconds(uint32_t us)
 8001170:	b580      	push	{r7, lr}
 8001172:	b082      	sub	sp, #8
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
 8001178:	6039      	str	r1, [r7, #0]
	{
	    __HAL_TIM_SET_COUNTER(&htim2, 0);
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	685b      	ldr	r3, [r3, #4]
 800117e:	2200      	movs	r2, #0
 8001180:	625a      	str	r2, [r3, #36]	@ 0x24
	    HAL_TIM_Base_Start(&htim2);
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	3304      	adds	r3, #4
 8001186:	4618      	mov	r0, r3
 8001188:	f005 fb7a 	bl	8006880 <HAL_TIM_Base_Start>

	    while (__HAL_TIM_GET_COUNTER(&htim2) < us) {
 800118c:	bf00      	nop
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	685b      	ldr	r3, [r3, #4]
 8001192:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001194:	683a      	ldr	r2, [r7, #0]
 8001196:	429a      	cmp	r2, r3
 8001198:	bf8c      	ite	hi
 800119a:	2301      	movhi	r3, #1
 800119c:	2300      	movls	r3, #0
 800119e:	b2db      	uxtb	r3, r3
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d1f4      	bne.n	800118e <_ZN13funkSteckdose17delayMicrosecondsEm+0x1e>

	    }

	    HAL_TIM_Base_Stop(&htim2);
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	3304      	adds	r3, #4
 80011a8:	4618      	mov	r0, r3
 80011aa:	f005 fbd1 	bl	8006950 <HAL_TIM_Base_Stop>
	}
 80011ae:	bf00      	nop
 80011b0:	3708      	adds	r7, #8
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}

080011b6 <_ZN13funkSteckdose20delay350MicrosecondsEi>:
	void delay350Microseconds(int n){
 80011b6:	b580      	push	{r7, lr}
 80011b8:	b082      	sub	sp, #8
 80011ba:	af00      	add	r7, sp, #0
 80011bc:	6078      	str	r0, [r7, #4]
 80011be:	6039      	str	r1, [r7, #0]
		delayMicroseconds(n*350U);
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	f44f 72af 	mov.w	r2, #350	@ 0x15e
 80011c6:	fb02 f303 	mul.w	r3, r2, r3
 80011ca:	4619      	mov	r1, r3
 80011cc:	6878      	ldr	r0, [r7, #4]
 80011ce:	f7ff ffcf 	bl	8001170 <_ZN13funkSteckdose17delayMicrosecondsEm>
	}
 80011d2:	bf00      	nop
 80011d4:	3708      	adds	r7, #8
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd80      	pop	{r7, pc}
	...

080011dc <_ZN13funkSteckdose8transmitEii>:
	void transmit(int numberHighPulses,int numberLowPulses){
 80011dc:	b580      	push	{r7, lr}
 80011de:	b084      	sub	sp, #16
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	60f8      	str	r0, [r7, #12]
 80011e4:	60b9      	str	r1, [r7, #8]
 80011e6:	607a      	str	r2, [r7, #4]
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 80011e8:	2200      	movs	r2, #0
 80011ea:	2101      	movs	r1, #1
 80011ec:	4809      	ldr	r0, [pc, #36]	@ (8001214 <_ZN13funkSteckdose8transmitEii+0x38>)
 80011ee:	f003 fd73 	bl	8004cd8 <HAL_GPIO_WritePin>
		delay350Microseconds(numberHighPulses);
 80011f2:	68b9      	ldr	r1, [r7, #8]
 80011f4:	68f8      	ldr	r0, [r7, #12]
 80011f6:	f7ff ffde 	bl	80011b6 <_ZN13funkSteckdose20delay350MicrosecondsEi>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 80011fa:	2201      	movs	r2, #1
 80011fc:	2101      	movs	r1, #1
 80011fe:	4805      	ldr	r0, [pc, #20]	@ (8001214 <_ZN13funkSteckdose8transmitEii+0x38>)
 8001200:	f003 fd6a 	bl	8004cd8 <HAL_GPIO_WritePin>
		delay350Microseconds(numberLowPulses);
 8001204:	6879      	ldr	r1, [r7, #4]
 8001206:	68f8      	ldr	r0, [r7, #12]
 8001208:	f7ff ffd5 	bl	80011b6 <_ZN13funkSteckdose20delay350MicrosecondsEi>

	}
 800120c:	bf00      	nop
 800120e:	3710      	adds	r7, #16
 8001210:	46bd      	mov	sp, r7
 8001212:	bd80      	pop	{r7, pc}
 8001214:	40020800 	.word	0x40020800

08001218 <_ZN13funkSteckdose12sendSequenceEth>:

	void sendSequence(uint16_t bits, uint8_t length){
 8001218:	b580      	push	{r7, lr}
 800121a:	b086      	sub	sp, #24
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
 8001220:	460b      	mov	r3, r1
 8001222:	807b      	strh	r3, [r7, #2]
 8001224:	4613      	mov	r3, r2
 8001226:	707b      	strb	r3, [r7, #1]
		for(int i=0;i<10;++i){
 8001228:	2300      	movs	r3, #0
 800122a:	617b      	str	r3, [r7, #20]
 800122c:	e02c      	b.n	8001288 <_ZN13funkSteckdose12sendSequenceEth+0x70>
			for(int j=length-1;j>=0;--j){
 800122e:	787b      	ldrb	r3, [r7, #1]
 8001230:	3b01      	subs	r3, #1
 8001232:	613b      	str	r3, [r7, #16]
 8001234:	e01d      	b.n	8001272 <_ZN13funkSteckdose12sendSequenceEth+0x5a>
				transmit(1, 3);
 8001236:	2203      	movs	r2, #3
 8001238:	2101      	movs	r1, #1
 800123a:	6878      	ldr	r0, [r7, #4]
 800123c:	f7ff ffce 	bl	80011dc <_ZN13funkSteckdose8transmitEii>
				 uint8_t isOne = (bits >> j) & 1;
 8001240:	887a      	ldrh	r2, [r7, #2]
 8001242:	693b      	ldr	r3, [r7, #16]
 8001244:	fa42 f303 	asr.w	r3, r2, r3
 8001248:	b2db      	uxtb	r3, r3
 800124a:	f003 0301 	and.w	r3, r3, #1
 800124e:	73fb      	strb	r3, [r7, #15]
				if(isOne==1)
 8001250:	7bfb      	ldrb	r3, [r7, #15]
 8001252:	2b01      	cmp	r3, #1
 8001254:	d105      	bne.n	8001262 <_ZN13funkSteckdose12sendSequenceEth+0x4a>
					transmit(1, 3);
 8001256:	2203      	movs	r2, #3
 8001258:	2101      	movs	r1, #1
 800125a:	6878      	ldr	r0, [r7, #4]
 800125c:	f7ff ffbe 	bl	80011dc <_ZN13funkSteckdose8transmitEii>
 8001260:	e004      	b.n	800126c <_ZN13funkSteckdose12sendSequenceEth+0x54>
				else transmit(3,1);
 8001262:	2201      	movs	r2, #1
 8001264:	2103      	movs	r1, #3
 8001266:	6878      	ldr	r0, [r7, #4]
 8001268:	f7ff ffb8 	bl	80011dc <_ZN13funkSteckdose8transmitEii>
			for(int j=length-1;j>=0;--j){
 800126c:	693b      	ldr	r3, [r7, #16]
 800126e:	3b01      	subs	r3, #1
 8001270:	613b      	str	r3, [r7, #16]
 8001272:	693b      	ldr	r3, [r7, #16]
 8001274:	2b00      	cmp	r3, #0
 8001276:	dade      	bge.n	8001236 <_ZN13funkSteckdose12sendSequenceEth+0x1e>
			}
			transmit(1,31);
 8001278:	221f      	movs	r2, #31
 800127a:	2101      	movs	r1, #1
 800127c:	6878      	ldr	r0, [r7, #4]
 800127e:	f7ff ffad 	bl	80011dc <_ZN13funkSteckdose8transmitEii>
		for(int i=0;i<10;++i){
 8001282:	697b      	ldr	r3, [r7, #20]
 8001284:	3301      	adds	r3, #1
 8001286:	617b      	str	r3, [r7, #20]
 8001288:	697b      	ldr	r3, [r7, #20]
 800128a:	2b09      	cmp	r3, #9
 800128c:	ddcf      	ble.n	800122e <_ZN13funkSteckdose12sendSequenceEth+0x16>
		}
	}
 800128e:	bf00      	nop
 8001290:	bf00      	nop
 8001292:	3718      	adds	r7, #24
 8001294:	46bd      	mov	sp, r7
 8001296:	bd80      	pop	{r7, pc}

08001298 <_ZN13funkSteckdoseC1E17TIM_HandleTypeDef>:
 *      Author: daniel
 */

#include "funkSteckdose.h"

funkSteckdose::funkSteckdose(TIM_HandleTypeDef htim2_):htim2(htim2_) {
 8001298:	b084      	sub	sp, #16
 800129a:	b580      	push	{r7, lr}
 800129c:	b082      	sub	sp, #8
 800129e:	af00      	add	r7, sp, #0
 80012a0:	6078      	str	r0, [r7, #4]
 80012a2:	f107 0014 	add.w	r0, r7, #20
 80012a6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 80012aa:	4a09      	ldr	r2, [pc, #36]	@ (80012d0 <_ZN13funkSteckdoseC1E17TIM_HandleTypeDef+0x38>)
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	601a      	str	r2, [r3, #0]
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	3304      	adds	r3, #4
 80012b4:	f107 0114 	add.w	r1, r7, #20
 80012b8:	2248      	movs	r2, #72	@ 0x48
 80012ba:	4618      	mov	r0, r3
 80012bc:	f00e fa4d 	bl	800f75a <memcpy>
	// TODO Auto-generated constructor stub

}
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	4618      	mov	r0, r3
 80012c4:	3708      	adds	r7, #8
 80012c6:	46bd      	mov	sp, r7
 80012c8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80012cc:	b004      	add	sp, #16
 80012ce:	4770      	bx	lr
 80012d0:	0801071c 	.word	0x0801071c

080012d4 <_ZN13funkSteckdoseD1Ev>:

funkSteckdose::~funkSteckdose() {
 80012d4:	b480      	push	{r7}
 80012d6:	b083      	sub	sp, #12
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
 80012dc:	4a04      	ldr	r2, [pc, #16]	@ (80012f0 <_ZN13funkSteckdoseD1Ev+0x1c>)
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	4618      	mov	r0, r3
 80012e6:	370c      	adds	r7, #12
 80012e8:	46bd      	mov	sp, r7
 80012ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ee:	4770      	bx	lr
 80012f0:	0801071c 	.word	0x0801071c

080012f4 <_ZN13funkSteckdoseD0Ev>:
funkSteckdose::~funkSteckdose() {
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b082      	sub	sp, #8
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
}
 80012fc:	6878      	ldr	r0, [r7, #4]
 80012fe:	f7ff ffe9 	bl	80012d4 <_ZN13funkSteckdoseD1Ev>
 8001302:	214c      	movs	r1, #76	@ 0x4c
 8001304:	6878      	ldr	r0, [r7, #4]
 8001306:	f00b fa6d 	bl	800c7e4 <_ZdlPvj>
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	4618      	mov	r0, r3
 800130e:	3708      	adds	r7, #8
 8001310:	46bd      	mov	sp, r7
 8001312:	bd80      	pop	{r7, pc}

08001314 <_ZN13funkSteckdose3einEv>:

void funkSteckdose::ein(){
 8001314:	b580      	push	{r7, lr}
 8001316:	b082      	sub	sp, #8
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
	sendSequence(0b111111000010, 12);
 800131c:	220c      	movs	r2, #12
 800131e:	f640 71c2 	movw	r1, #4034	@ 0xfc2
 8001322:	6878      	ldr	r0, [r7, #4]
 8001324:	f7ff ff78 	bl	8001218 <_ZN13funkSteckdose12sendSequenceEth>
}
 8001328:	bf00      	nop
 800132a:	3708      	adds	r7, #8
 800132c:	46bd      	mov	sp, r7
 800132e:	bd80      	pop	{r7, pc}

08001330 <_ZN3KWSC1Ev>:
#include "kws.h"

/*
	Constructor for the keyword spotting system
*/
KWS::KWS() : network(AI_HANDLE_NULL) {
 8001330:	b5b0      	push	{r4, r5, r7, lr}
 8001332:	b084      	sub	sp, #16
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	2200      	movs	r2, #0
 800133c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  ai_error ai_err;
  ai_err = ai_network_create(&network, AI_NETWORK_DATA_CONFIG);
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	339c      	adds	r3, #156	@ 0x9c
 8001344:	2100      	movs	r1, #0
 8001346:	4618      	mov	r0, r3
 8001348:	f006 fe14 	bl	8007f74 <ai_network_create>
 800134c:	4603      	mov	r3, r0
 800134e:	60fb      	str	r3, [r7, #12]
  if (ai_err.type != AI_ERROR_NONE) {
 8001350:	7b3b      	ldrb	r3, [r7, #12]
 8001352:	2b00      	cmp	r3, #0
 8001354:	d00a      	beq.n	800136c <_ZN3KWSC1Ev+0x3c>
	  printf("E: AI error - type=%d code=%d\r\n", ai_err.type, ai_err.code);
 8001356:	7b3b      	ldrb	r3, [r7, #12]
 8001358:	4619      	mov	r1, r3
 800135a:	68fb      	ldr	r3, [r7, #12]
 800135c:	f3c3 2317 	ubfx	r3, r3, #8, #24
 8001360:	461a      	mov	r2, r3
 8001362:	4819      	ldr	r0, [pc, #100]	@ (80013c8 <_ZN3KWSC1Ev+0x98>)
 8001364:	f00d ff92 	bl	800f28c <iprintf>
    return;
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	e028      	b.n	80013be <_ZN3KWSC1Ev+0x8e>
  }
  printf("NN created...\r\n");
 800136c:	4817      	ldr	r0, [pc, #92]	@ (80013cc <_ZN3KWSC1Ev+0x9c>)
 800136e:	f00d fff5 	bl	800f35c <puts>

  aiInit();
 8001372:	6878      	ldr	r0, [r7, #4]
 8001374:	f000 f82c 	bl	80013d0 <_ZN3KWS6aiInitEv>

  ai_input[0] = *AI_NETWORK_IN;
 8001378:	2100      	movs	r1, #0
 800137a:	2000      	movs	r0, #0
 800137c:	f006 fe10 	bl	8007fa0 <ai_network_inputs_get>
 8001380:	4602      	mov	r2, r0
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8001388:	f503 640c 	add.w	r4, r3, #2240	@ 0x8c0
 800138c:	4615      	mov	r5, r2
 800138e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001390:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001392:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001396:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ai_output[0] = *AI_NETWORK_OUT;
 800139a:	2100      	movs	r1, #0
 800139c:	2000      	movs	r0, #0
 800139e:	f006 fe19 	bl	8007fd4 <ai_network_outputs_get>
 80013a2:	4602      	mov	r2, r0
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 80013aa:	f603 04dc 	addw	r4, r3, #2268	@ 0x8dc
 80013ae:	4615      	mov	r5, r2
 80013b0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80013b2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80013b4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80013b8:	e884 0007 	stmia.w	r4, {r0, r1, r2}

}
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	4618      	mov	r0, r3
 80013c0:	3710      	adds	r7, #16
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bdb0      	pop	{r4, r5, r7, pc}
 80013c6:	bf00      	nop
 80013c8:	08010380 	.word	0x08010380
 80013cc:	080103a0 	.word	0x080103a0

080013d0 <_ZN3KWS6aiInitEv>:

/*
	The network need to be initialized once before it can be used for the inference.
*/
int KWS::aiInit() {
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b092      	sub	sp, #72	@ 0x48
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
	ai_error ai_err;
	printf("Initializing NN...\r\n");
 80013d8:	481f      	ldr	r0, [pc, #124]	@ (8001458 <_ZN3KWS6aiInitEv+0x88>)
 80013da:	f00d ffbf 	bl	800f35c <puts>
	ai_network_params params = { AI_NETWORK_DATA_WEIGHTS(ai_network_data_weights_get()), AI_NETWORK_DATA_ACTIVATIONS(activations) };
 80013de:	f006 fec7 	bl	8008170 <ai_network_data_weights_get>
 80013e2:	4602      	mov	r2, r0
 80013e4:	f107 030c 	add.w	r3, r7, #12
 80013e8:	4611      	mov	r1, r2
 80013ea:	4618      	mov	r0, r3
 80013ec:	f006 fe8c 	bl	8008108 <ai_network_data_weights_buffer_get>
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	f103 02a0 	add.w	r2, r3, #160	@ 0xa0
 80013f6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80013fa:	4611      	mov	r1, r2
 80013fc:	4618      	mov	r0, r3
 80013fe:	f006 fe4f 	bl	80080a0 <ai_network_data_activations_buffer_get>
	if (!ai_network_init(network, &params)) {
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001408:	f107 020c 	add.w	r2, r7, #12
 800140c:	4611      	mov	r1, r2
 800140e:	4618      	mov	r0, r3
 8001410:	f006 fdfa 	bl	8008008 <ai_network_init>
 8001414:	4603      	mov	r3, r0
 8001416:	f083 0301 	eor.w	r3, r3, #1
 800141a:	b2db      	uxtb	r3, r3
 800141c:	2b00      	cmp	r3, #0
 800141e:	d013      	beq.n	8001448 <_ZN3KWS6aiInitEv+0x78>
		ai_err = ai_network_get_error(network);
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001426:	4618      	mov	r0, r3
 8001428:	f006 fd98 	bl	8007f5c <ai_network_get_error>
 800142c:	4603      	mov	r3, r0
 800142e:	647b      	str	r3, [r7, #68]	@ 0x44
		printf("E: AI error - type=%d code=%d\r\n", ai_err.type, ai_err.code);
 8001430:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8001434:	4619      	mov	r1, r3
 8001436:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001438:	f3c3 2317 	ubfx	r3, r3, #8, #24
 800143c:	461a      	mov	r2, r3
 800143e:	4807      	ldr	r0, [pc, #28]	@ (800145c <_ZN3KWS6aiInitEv+0x8c>)
 8001440:	f00d ff24 	bl	800f28c <iprintf>
		return 1;
 8001444:	2301      	movs	r3, #1
 8001446:	e003      	b.n	8001450 <_ZN3KWS6aiInitEv+0x80>
	} else {
		printf("Initialization successful\r\n");
 8001448:	4805      	ldr	r0, [pc, #20]	@ (8001460 <_ZN3KWS6aiInitEv+0x90>)
 800144a:	f00d ff87 	bl	800f35c <puts>
	}
	return 0;
 800144e:	2300      	movs	r3, #0
}
 8001450:	4618      	mov	r0, r3
 8001452:	3748      	adds	r7, #72	@ 0x48
 8001454:	46bd      	mov	sp, r7
 8001456:	bd80      	pop	{r7, pc}
 8001458:	080103b0 	.word	0x080103b0
 800145c:	08010380 	.word	0x08010380
 8001460:	080103c4 	.word	0x080103c4

08001464 <_ZN3KWS12runInferenceEi>:

// TODO Vervollstndige diese Funktion
/*
	Runs the inference and returns index of detected word. When being called, the batch_size can be chosen as 1
*/
int KWS::runInference(int batch_size) {
 8001464:	b580      	push	{r7, lr}
 8001466:	b088      	sub	sp, #32
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
 800146c:	6039      	str	r1, [r7, #0]
  ai_i32 nbatch;
	ai_error ai_err;

	ai_input[0].data = AI_HANDLE_PTR(mMFCC);
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	f503 43b1 	add.w	r3, r3, #22656	@ 0x5880
 8001474:	3378      	adds	r3, #120	@ 0x78
 8001476:	687a      	ldr	r2, [r7, #4]
 8001478:	f502 42a0 	add.w	r2, r2, #20480	@ 0x5000
 800147c:	f8c2 38c4 	str.w	r3, [r2, #2244]	@ 0x8c4
	ai_output[0].data = AI_HANDLE_PTR(out_data);
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	3324      	adds	r3, #36	@ 0x24
 8001484:	687a      	ldr	r2, [r7, #4]
 8001486:	f502 42a0 	add.w	r2, r2, #20480	@ 0x5000
 800148a:	f8c2 38e0 	str.w	r3, [r2, #2272]	@ 0x8e0

	//////////////////////////////////////////////////////////////////////////////////////
	////////////////////////// TODO fge hier deinen Code ein ////////////////////////////
	//////////////////////////////////////////////////////////////////////////////////////
	//cp  von ai_<>_run
	nbatch = ai_network_run(network, ai_input, ai_output);
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	f8d3 009c 	ldr.w	r0, [r3, #156]	@ 0x9c
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	f503 43b1 	add.w	r3, r3, #22656	@ 0x5880
 800149a:	3340      	adds	r3, #64	@ 0x40
 800149c:	687a      	ldr	r2, [r7, #4]
 800149e:	f502 42b1 	add.w	r2, r2, #22656	@ 0x5880
 80014a2:	325c      	adds	r2, #92	@ 0x5c
 80014a4:	4619      	mov	r1, r3
 80014a6:	f006 fdeb 	bl	8008080 <ai_network_run>
 80014aa:	6138      	str	r0, [r7, #16]
	if (nbatch != batch_size) {
 80014ac:	693a      	ldr	r2, [r7, #16]
 80014ae:	683b      	ldr	r3, [r7, #0]
 80014b0:	429a      	cmp	r2, r3
 80014b2:	d012      	beq.n	80014da <_ZN3KWS12runInferenceEi+0x76>
	 ai_err = ai_network_get_error(network);
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80014ba:	4618      	mov	r0, r3
 80014bc:	f006 fd4e 	bl	8007f5c <ai_network_get_error>
 80014c0:	4603      	mov	r3, r0
 80014c2:	60fb      	str	r3, [r7, #12]
	 printf("E: AI error - type=%d code=%d\r\n", ai_err.type, ai_err.code);
 80014c4:	7b3b      	ldrb	r3, [r7, #12]
 80014c6:	4619      	mov	r1, r3
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	f3c3 2317 	ubfx	r3, r3, #8, #24
 80014ce:	461a      	mov	r2, r3
 80014d0:	4819      	ldr	r0, [pc, #100]	@ (8001538 <_ZN3KWS12runInferenceEi+0xd4>)
 80014d2:	f00d fedb 	bl	800f28c <iprintf>
	 return 1;
 80014d6:	2301      	movs	r3, #1
 80014d8:	e02a      	b.n	8001530 <_ZN3KWS12runInferenceEi+0xcc>
	}


	//////////////////////////////////////////////////////////////////////////////////////

	float max_value = out_data[0];
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014de:	61fb      	str	r3, [r7, #28]
	uint32_t max_index = 0;
 80014e0:	2300      	movs	r3, #0
 80014e2:	61bb      	str	r3, [r7, #24]
	for (uint32_t i = 0; i < AI_NETWORK_OUT_1_SIZE; i++) {
 80014e4:	2300      	movs	r3, #0
 80014e6:	617b      	str	r3, [r7, #20]
 80014e8:	e01e      	b.n	8001528 <_ZN3KWS12runInferenceEi+0xc4>
		//printf("%lu: %f\r\n", (unsigned long) i, out_data[i]);
		// find maximum probabilty
		if (i > 0) {
 80014ea:	697b      	ldr	r3, [r7, #20]
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d018      	beq.n	8001522 <_ZN3KWS12runInferenceEi+0xbe>
			if (max_value < out_data[i]) {
 80014f0:	687a      	ldr	r2, [r7, #4]
 80014f2:	697b      	ldr	r3, [r7, #20]
 80014f4:	3308      	adds	r3, #8
 80014f6:	009b      	lsls	r3, r3, #2
 80014f8:	4413      	add	r3, r2
 80014fa:	3304      	adds	r3, #4
 80014fc:	edd3 7a00 	vldr	s15, [r3]
 8001500:	ed97 7a07 	vldr	s14, [r7, #28]
 8001504:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001508:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800150c:	d509      	bpl.n	8001522 <_ZN3KWS12runInferenceEi+0xbe>
				max_value = out_data[i];
 800150e:	687a      	ldr	r2, [r7, #4]
 8001510:	697b      	ldr	r3, [r7, #20]
 8001512:	3308      	adds	r3, #8
 8001514:	009b      	lsls	r3, r3, #2
 8001516:	4413      	add	r3, r2
 8001518:	3304      	adds	r3, #4
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	61fb      	str	r3, [r7, #28]
				max_index = i;
 800151e:	697b      	ldr	r3, [r7, #20]
 8001520:	61bb      	str	r3, [r7, #24]
	for (uint32_t i = 0; i < AI_NETWORK_OUT_1_SIZE; i++) {
 8001522:	697b      	ldr	r3, [r7, #20]
 8001524:	3301      	adds	r3, #1
 8001526:	617b      	str	r3, [r7, #20]
 8001528:	697b      	ldr	r3, [r7, #20]
 800152a:	2b1d      	cmp	r3, #29
 800152c:	d9dd      	bls.n	80014ea <_ZN3KWS12runInferenceEi+0x86>
			}
		}
	}
	return max_index;
 800152e:	69bb      	ldr	r3, [r7, #24]
}
 8001530:	4618      	mov	r0, r3
 8001532:	3720      	adds	r7, #32
 8001534:	46bd      	mov	sp, r7
 8001536:	bd80      	pop	{r7, pc}
 8001538:	08010380 	.word	0x08010380

0800153c <_ZN3KWS11indexToWordB5cxx11Ei>:

std::string KWS::indexToWord(int index) {
 800153c:	b580      	push	{r7, lr}
 800153e:	b096      	sub	sp, #88	@ 0x58
 8001540:	af00      	add	r7, sp, #0
 8001542:	60f8      	str	r0, [r7, #12]
 8001544:	60b9      	str	r1, [r7, #8]
 8001546:	607a      	str	r2, [r7, #4]
  switch (index) {
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	2b07      	cmp	r3, #7
 800154c:	f200 8094 	bhi.w	8001678 <_ZN3KWS11indexToWordB5cxx11Ei+0x13c>
 8001550:	a201      	add	r2, pc, #4	@ (adr r2, 8001558 <_ZN3KWS11indexToWordB5cxx11Ei+0x1c>)
 8001552:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001556:	bf00      	nop
 8001558:	08001579 	.word	0x08001579
 800155c:	08001599 	.word	0x08001599
 8001560:	080015b9 	.word	0x080015b9
 8001564:	080015d9 	.word	0x080015d9
 8001568:	080015f9 	.word	0x080015f9
 800156c:	08001619 	.word	0x08001619
 8001570:	08001639 	.word	0x08001639
 8001574:	08001659 	.word	0x08001659
 8001578:	f107 0310 	add.w	r3, r7, #16
 800157c:	657b      	str	r3, [r7, #84]	@ 0x54
    case 0: return "YES";
 800157e:	f107 0310 	add.w	r3, r7, #16
 8001582:	461a      	mov	r2, r3
 8001584:	4946      	ldr	r1, [pc, #280]	@ (80016a0 <_ZN3KWS11indexToWordB5cxx11Ei+0x164>)
 8001586:	68f8      	ldr	r0, [r7, #12]
 8001588:	f00b f9b6 	bl	800c8f8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>

      __attribute__((__always_inline__))
#if __cpp_constexpr_dynamic_alloc
      constexpr
#endif
      ~allocator() _GLIBCXX_NOTHROW { }
 800158c:	f107 0310 	add.w	r3, r7, #16
 8001590:	4618      	mov	r0, r3
 8001592:	f000 f897 	bl	80016c4 <_ZNSt15__new_allocatorIcED1Ev>
 8001596:	e07f      	b.n	8001698 <_ZN3KWS11indexToWordB5cxx11Ei+0x15c>
 8001598:	f107 0314 	add.w	r3, r7, #20
 800159c:	653b      	str	r3, [r7, #80]	@ 0x50
    case 1: return "NO";
 800159e:	f107 0314 	add.w	r3, r7, #20
 80015a2:	461a      	mov	r2, r3
 80015a4:	493f      	ldr	r1, [pc, #252]	@ (80016a4 <_ZN3KWS11indexToWordB5cxx11Ei+0x168>)
 80015a6:	68f8      	ldr	r0, [r7, #12]
 80015a8:	f00b f9a6 	bl	800c8f8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 80015ac:	f107 0314 	add.w	r3, r7, #20
 80015b0:	4618      	mov	r0, r3
 80015b2:	f000 f887 	bl	80016c4 <_ZNSt15__new_allocatorIcED1Ev>
 80015b6:	e06f      	b.n	8001698 <_ZN3KWS11indexToWordB5cxx11Ei+0x15c>
 80015b8:	f107 0318 	add.w	r3, r7, #24
 80015bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
    case 2: return "ON";
 80015be:	f107 0318 	add.w	r3, r7, #24
 80015c2:	461a      	mov	r2, r3
 80015c4:	4938      	ldr	r1, [pc, #224]	@ (80016a8 <_ZN3KWS11indexToWordB5cxx11Ei+0x16c>)
 80015c6:	68f8      	ldr	r0, [r7, #12]
 80015c8:	f00b f996 	bl	800c8f8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 80015cc:	f107 0318 	add.w	r3, r7, #24
 80015d0:	4618      	mov	r0, r3
 80015d2:	f000 f877 	bl	80016c4 <_ZNSt15__new_allocatorIcED1Ev>
 80015d6:	e05f      	b.n	8001698 <_ZN3KWS11indexToWordB5cxx11Ei+0x15c>
 80015d8:	f107 031c 	add.w	r3, r7, #28
 80015dc:	64bb      	str	r3, [r7, #72]	@ 0x48
    case 3: return "OFF";
 80015de:	f107 031c 	add.w	r3, r7, #28
 80015e2:	461a      	mov	r2, r3
 80015e4:	4931      	ldr	r1, [pc, #196]	@ (80016ac <_ZN3KWS11indexToWordB5cxx11Ei+0x170>)
 80015e6:	68f8      	ldr	r0, [r7, #12]
 80015e8:	f00b f986 	bl	800c8f8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 80015ec:	f107 031c 	add.w	r3, r7, #28
 80015f0:	4618      	mov	r0, r3
 80015f2:	f000 f867 	bl	80016c4 <_ZNSt15__new_allocatorIcED1Ev>
 80015f6:	e04f      	b.n	8001698 <_ZN3KWS11indexToWordB5cxx11Ei+0x15c>
 80015f8:	f107 0320 	add.w	r3, r7, #32
 80015fc:	647b      	str	r3, [r7, #68]	@ 0x44
    case 4: return "ONE";
 80015fe:	f107 0320 	add.w	r3, r7, #32
 8001602:	461a      	mov	r2, r3
 8001604:	492a      	ldr	r1, [pc, #168]	@ (80016b0 <_ZN3KWS11indexToWordB5cxx11Ei+0x174>)
 8001606:	68f8      	ldr	r0, [r7, #12]
 8001608:	f00b f976 	bl	800c8f8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 800160c:	f107 0320 	add.w	r3, r7, #32
 8001610:	4618      	mov	r0, r3
 8001612:	f000 f857 	bl	80016c4 <_ZNSt15__new_allocatorIcED1Ev>
 8001616:	e03f      	b.n	8001698 <_ZN3KWS11indexToWordB5cxx11Ei+0x15c>
 8001618:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800161c:	643b      	str	r3, [r7, #64]	@ 0x40
    case 5: return "TWO";
 800161e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001622:	461a      	mov	r2, r3
 8001624:	4923      	ldr	r1, [pc, #140]	@ (80016b4 <_ZN3KWS11indexToWordB5cxx11Ei+0x178>)
 8001626:	68f8      	ldr	r0, [r7, #12]
 8001628:	f00b f966 	bl	800c8f8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 800162c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001630:	4618      	mov	r0, r3
 8001632:	f000 f847 	bl	80016c4 <_ZNSt15__new_allocatorIcED1Ev>
 8001636:	e02f      	b.n	8001698 <_ZN3KWS11indexToWordB5cxx11Ei+0x15c>
 8001638:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800163c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    case 6: return "THREE";
 800163e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001642:	461a      	mov	r2, r3
 8001644:	491c      	ldr	r1, [pc, #112]	@ (80016b8 <_ZN3KWS11indexToWordB5cxx11Ei+0x17c>)
 8001646:	68f8      	ldr	r0, [r7, #12]
 8001648:	f00b f956 	bl	800c8f8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 800164c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001650:	4618      	mov	r0, r3
 8001652:	f000 f837 	bl	80016c4 <_ZNSt15__new_allocatorIcED1Ev>
 8001656:	e01f      	b.n	8001698 <_ZN3KWS11indexToWordB5cxx11Ei+0x15c>
 8001658:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800165c:	63bb      	str	r3, [r7, #56]	@ 0x38
    case 7: return "UNKNOWN";
 800165e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001662:	461a      	mov	r2, r3
 8001664:	4915      	ldr	r1, [pc, #84]	@ (80016bc <_ZN3KWS11indexToWordB5cxx11Ei+0x180>)
 8001666:	68f8      	ldr	r0, [r7, #12]
 8001668:	f00b f946 	bl	800c8f8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 800166c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001670:	4618      	mov	r0, r3
 8001672:	f000 f827 	bl	80016c4 <_ZNSt15__new_allocatorIcED1Ev>
 8001676:	e00f      	b.n	8001698 <_ZN3KWS11indexToWordB5cxx11Ei+0x15c>
 8001678:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800167c:	637b      	str	r3, [r7, #52]	@ 0x34
    default: return "_ERROR_";
 800167e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001682:	461a      	mov	r2, r3
 8001684:	490e      	ldr	r1, [pc, #56]	@ (80016c0 <_ZN3KWS11indexToWordB5cxx11Ei+0x184>)
 8001686:	68f8      	ldr	r0, [r7, #12]
 8001688:	f00b f936 	bl	800c8f8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 800168c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001690:	4618      	mov	r0, r3
 8001692:	f000 f817 	bl	80016c4 <_ZNSt15__new_allocatorIcED1Ev>
 8001696:	bf00      	nop
	}
}
 8001698:	68f8      	ldr	r0, [r7, #12]
 800169a:	3758      	adds	r7, #88	@ 0x58
 800169c:	46bd      	mov	sp, r7
 800169e:	bd80      	pop	{r7, pc}
 80016a0:	08010618 	.word	0x08010618
 80016a4:	0801061c 	.word	0x0801061c
 80016a8:	08010620 	.word	0x08010620
 80016ac:	08010624 	.word	0x08010624
 80016b0:	08010628 	.word	0x08010628
 80016b4:	0801062c 	.word	0x0801062c
 80016b8:	08010630 	.word	0x08010630
 80016bc:	08010638 	.word	0x08010638
 80016c0:	08010640 	.word	0x08010640

080016c4 <_ZNSt15__new_allocatorIcED1Ev>:
#if __cplusplus >= 201103L
      __new_allocator& operator=(const __new_allocator&) = default;
#endif

#if __cplusplus <= 201703L
      ~__new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 80016c4:	b480      	push	{r7}
 80016c6:	b083      	sub	sp, #12
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	4618      	mov	r0, r3
 80016d0:	370c      	adds	r7, #12
 80016d2:	46bd      	mov	sp, r7
 80016d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d8:	4770      	bx	lr
	...

080016dc <_Z12SteckdoseEinv>:
//bar.restleds();

HAL_Delay(100);

}
void SteckdoseEin(){
 80016dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80016de:	b0a5      	sub	sp, #148	@ 0x94
 80016e0:	af10      	add	r7, sp, #64	@ 0x40
	funkSteckdose Steckdose(htim2);
 80016e2:	4e10      	ldr	r6, [pc, #64]	@ (8001724 <_Z12SteckdoseEinv+0x48>)
 80016e4:	f107 0c04 	add.w	ip, r7, #4
 80016e8:	466d      	mov	r5, sp
 80016ea:	f106 040c 	add.w	r4, r6, #12
 80016ee:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80016f0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80016f2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80016f4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80016f6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80016f8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80016fa:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80016fe:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8001702:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 8001706:	4660      	mov	r0, ip
 8001708:	f7ff fdc6 	bl	8001298 <_ZN13funkSteckdoseC1E17TIM_HandleTypeDef>

Steckdose.ein();
 800170c:	1d3b      	adds	r3, r7, #4
 800170e:	4618      	mov	r0, r3
 8001710:	f7ff fe00 	bl	8001314 <_ZN13funkSteckdose3einEv>
}
 8001714:	1d3b      	adds	r3, r7, #4
 8001716:	4618      	mov	r0, r3
 8001718:	f7ff fddc 	bl	80012d4 <_ZN13funkSteckdoseD1Ev>
 800171c:	3754      	adds	r7, #84	@ 0x54
 800171e:	46bd      	mov	sp, r7
 8001720:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001722:	bf00      	nop
 8001724:	20011a84 	.word	0x20011a84

08001728 <_Z17processHalfBufferPt>:

Steckdose.aus();

}
void processHalfBuffer(uint16_t* buf)
{
 8001728:	b480      	push	{r7}
 800172a:	b089      	sub	sp, #36	@ 0x24
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < I2S_BUF_SIZE/4; ++i) {
 8001730:	2300      	movs	r3, #0
 8001732:	61fb      	str	r3, [r7, #28]
 8001734:	e04c      	b.n	80017d0 <_Z17processHalfBufferPt+0xa8>
        uint32_t hi = buf[4*i];
 8001736:	69fb      	ldr	r3, [r7, #28]
 8001738:	00db      	lsls	r3, r3, #3
 800173a:	687a      	ldr	r2, [r7, #4]
 800173c:	4413      	add	r3, r2
 800173e:	881b      	ldrh	r3, [r3, #0]
 8001740:	61bb      	str	r3, [r7, #24]
        uint32_t lo = buf[4*i + 1];
 8001742:	69fb      	ldr	r3, [r7, #28]
 8001744:	00db      	lsls	r3, r3, #3
 8001746:	3302      	adds	r3, #2
 8001748:	687a      	ldr	r2, [r7, #4]
 800174a:	4413      	add	r3, r2
 800174c:	881b      	ldrh	r3, [r3, #0]
 800174e:	617b      	str	r3, [r7, #20]

        uint32_t raw = (hi << 16) | lo;
 8001750:	69bb      	ldr	r3, [r7, #24]
 8001752:	041b      	lsls	r3, r3, #16
 8001754:	697a      	ldr	r2, [r7, #20]
 8001756:	4313      	orrs	r3, r2
 8001758:	613b      	str	r3, [r7, #16]
        int32_t temp = (int32_t)raw;
 800175a:	693b      	ldr	r3, [r7, #16]
 800175c:	60fb      	str	r3, [r7, #12]
        int32_t pcm = temp >> 14;
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	139b      	asrs	r3, r3, #14
 8001762:	60bb      	str	r3, [r7, #8]

        mergedFrame[i] = pcm; // oder mergedFrame[offset + i] bei Streaming
 8001764:	491f      	ldr	r1, [pc, #124]	@ (80017e4 <_Z17processHalfBufferPt+0xbc>)
 8001766:	69fb      	ldr	r3, [r7, #28]
 8001768:	68ba      	ldr	r2, [r7, #8]
 800176a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        if (isRecording && recordIndex < 16000) {
 800176e:	4b1e      	ldr	r3, [pc, #120]	@ (80017e8 <_Z17processHalfBufferPt+0xc0>)
 8001770:	781b      	ldrb	r3, [r3, #0]
 8001772:	b2db      	uxtb	r3, r3
 8001774:	2b00      	cmp	r3, #0
 8001776:	d007      	beq.n	8001788 <_Z17processHalfBufferPt+0x60>
 8001778:	4b1c      	ldr	r3, [pc, #112]	@ (80017ec <_Z17processHalfBufferPt+0xc4>)
 800177a:	881b      	ldrh	r3, [r3, #0]
 800177c:	b29b      	uxth	r3, r3
 800177e:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8001782:	d201      	bcs.n	8001788 <_Z17processHalfBufferPt+0x60>
 8001784:	2301      	movs	r3, #1
 8001786:	e000      	b.n	800178a <_Z17processHalfBufferPt+0x62>
 8001788:	2300      	movs	r3, #0
 800178a:	2b00      	cmp	r3, #0
 800178c:	d01d      	beq.n	80017ca <_Z17processHalfBufferPt+0xa2>
        	testbuffer[recordIndex++] = pcm;
 800178e:	4b17      	ldr	r3, [pc, #92]	@ (80017ec <_Z17processHalfBufferPt+0xc4>)
 8001790:	881b      	ldrh	r3, [r3, #0]
 8001792:	b29b      	uxth	r3, r3
 8001794:	1c5a      	adds	r2, r3, #1
 8001796:	b291      	uxth	r1, r2
 8001798:	4a14      	ldr	r2, [pc, #80]	@ (80017ec <_Z17processHalfBufferPt+0xc4>)
 800179a:	8011      	strh	r1, [r2, #0]
 800179c:	4619      	mov	r1, r3
 800179e:	4a14      	ldr	r2, [pc, #80]	@ (80017f0 <_Z17processHalfBufferPt+0xc8>)
 80017a0:	68bb      	ldr	r3, [r7, #8]
 80017a2:	f842 3021 	str.w	r3, [r2, r1, lsl #2]


            if (recordIndex >= 16000) {
 80017a6:	4b11      	ldr	r3, [pc, #68]	@ (80017ec <_Z17processHalfBufferPt+0xc4>)
 80017a8:	881b      	ldrh	r3, [r3, #0]
 80017aa:	b29b      	uxth	r3, r3
 80017ac:	f643 627f 	movw	r2, #15999	@ 0x3e7f
 80017b0:	4293      	cmp	r3, r2
 80017b2:	bf8c      	ite	hi
 80017b4:	2301      	movhi	r3, #1
 80017b6:	2300      	movls	r3, #0
 80017b8:	b2db      	uxtb	r3, r3
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d005      	beq.n	80017ca <_Z17processHalfBufferPt+0xa2>
                isRecording = 0;   // Aufnahme beenden
 80017be:	4b0a      	ldr	r3, [pc, #40]	@ (80017e8 <_Z17processHalfBufferPt+0xc0>)
 80017c0:	2200      	movs	r2, #0
 80017c2:	701a      	strb	r2, [r3, #0]
                isFinished  = 1;
 80017c4:	4b0b      	ldr	r3, [pc, #44]	@ (80017f4 <_Z17processHalfBufferPt+0xcc>)
 80017c6:	2201      	movs	r2, #1
 80017c8:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < I2S_BUF_SIZE/4; ++i) {
 80017ca:	69fb      	ldr	r3, [r7, #28]
 80017cc:	3301      	adds	r3, #1
 80017ce:	61fb      	str	r3, [r7, #28]
 80017d0:	69fb      	ldr	r3, [r7, #28]
 80017d2:	2bf9      	cmp	r3, #249	@ 0xf9
 80017d4:	ddaf      	ble.n	8001736 <_Z17processHalfBufferPt+0xe>
            }
        }
    }
}
 80017d6:	bf00      	nop
 80017d8:	bf00      	nop
 80017da:	3724      	adds	r7, #36	@ 0x24
 80017dc:	46bd      	mov	sp, r7
 80017de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e2:	4770      	bx	lr
 80017e4:	20001940 	.word	0x20001940
 80017e8:	2000099a 	.word	0x2000099a
 80017ec:	2000099c 	.word	0x2000099c
 80017f0:	20001d28 	.word	0x20001d28
 80017f4:	2000099b 	.word	0x2000099b

080017f8 <HAL_I2S_RxHalfCpltCallback>:


void HAL_I2S_RxHalfCpltCallback(I2S_HandleTypeDef *hi2s){
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b082      	sub	sp, #8
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
	if(hi2s->Instance==SPI2){
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	4a06      	ldr	r2, [pc, #24]	@ (8001820 <HAL_I2S_RxHalfCpltCallback+0x28>)
 8001806:	4293      	cmp	r3, r2
 8001808:	d105      	bne.n	8001816 <HAL_I2S_RxHalfCpltCallback+0x1e>
		audioHalf = 1;
 800180a:	4b06      	ldr	r3, [pc, #24]	@ (8001824 <HAL_I2S_RxHalfCpltCallback+0x2c>)
 800180c:	2201      	movs	r2, #1
 800180e:	701a      	strb	r2, [r3, #0]
        processHalfBuffer(&inputBuffer[0]);
 8001810:	4805      	ldr	r0, [pc, #20]	@ (8001828 <HAL_I2S_RxHalfCpltCallback+0x30>)
 8001812:	f7ff ff89 	bl	8001728 <_Z17processHalfBufferPt>

	}

}
 8001816:	bf00      	nop
 8001818:	3708      	adds	r7, #8
 800181a:	46bd      	mov	sp, r7
 800181c:	bd80      	pop	{r7, pc}
 800181e:	bf00      	nop
 8001820:	40003800 	.word	0x40003800
 8001824:	20000999 	.word	0x20000999
 8001828:	200009a0 	.word	0x200009a0

0800182c <HAL_I2S_RxCpltCallback>:

void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s){
 800182c:	b580      	push	{r7, lr}
 800182e:	b082      	sub	sp, #8
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
	if(hi2s->Instance==SPI2){
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	4a06      	ldr	r2, [pc, #24]	@ (8001854 <HAL_I2S_RxCpltCallback+0x28>)
 800183a:	4293      	cmp	r3, r2
 800183c:	d105      	bne.n	800184a <HAL_I2S_RxCpltCallback+0x1e>
		audioReady=1;
 800183e:	4b06      	ldr	r3, [pc, #24]	@ (8001858 <HAL_I2S_RxCpltCallback+0x2c>)
 8001840:	2201      	movs	r2, #1
 8001842:	701a      	strb	r2, [r3, #0]
        processHalfBuffer(&inputBuffer[I2S_BUF_SIZE]);
 8001844:	4805      	ldr	r0, [pc, #20]	@ (800185c <HAL_I2S_RxCpltCallback+0x30>)
 8001846:	f7ff ff6f 	bl	8001728 <_Z17processHalfBufferPt>

	}
	//value = HAL_GetTick();
}
 800184a:	bf00      	nop
 800184c:	3708      	adds	r7, #8
 800184e:	46bd      	mov	sp, r7
 8001850:	bd80      	pop	{r7, pc}
 8001852:	bf00      	nop
 8001854:	40003800 	.word	0x40003800
 8001858:	20000998 	.word	0x20000998
 800185c:	20001170 	.word	0x20001170

08001860 <_Z16extract_featuresv>:

void extract_features(){
 8001860:	b580      	push	{r7, lr}
 8001862:	f6ad 4db8 	subw	sp, sp, #3256	@ 0xcb8
 8001866:	af00      	add	r7, sp, #0

	//filling of mMFCC

	float mfccInputFrame[MFCC_IN_SIZE]; // input frame of mfcc
	q7_t mfccOutTmp[MFCC_OUT_SIZE]; // result of mfcc
	int feature_counter = 0;
 8001868:	2300      	movs	r3, #0
 800186a:	f8c7 3cb4 	str.w	r3, [r7, #3252]	@ 0xcb4
	for (int i = 0; i < 16000-MFCC_STEP_SIZE; i+=MFCC_STEP_SIZE,
 800186e:	2300      	movs	r3, #0
 8001870:	f8c7 3cb0 	str.w	r3, [r7, #3248]	@ 0xcb0
 8001874:	e077      	b.n	8001966 <_Z16extract_featuresv+0x106>
	feature_counter++) {
	for (int j = 0; j < MFCC_IN_SIZE; j++) {
 8001876:	2300      	movs	r3, #0
 8001878:	f8c7 3cac 	str.w	r3, [r7, #3244]	@ 0xcac
 800187c:	e02e      	b.n	80018dc <_Z16extract_featuresv+0x7c>
	if (i+j >= 16000)
 800187e:	f8d7 2cb0 	ldr.w	r2, [r7, #3248]	@ 0xcb0
 8001882:	f8d7 3cac 	ldr.w	r3, [r7, #3244]	@ 0xcac
 8001886:	4413      	add	r3, r2
 8001888:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 800188c:	db0b      	blt.n	80018a6 <_Z16extract_featuresv+0x46>
	mfccInputFrame[j] = 0;
 800188e:	f607 43b8 	addw	r3, r7, #3256	@ 0xcb8
 8001892:	f6a3 4294 	subw	r2, r3, #3220	@ 0xc94
 8001896:	f8d7 3cac 	ldr.w	r3, [r7, #3244]	@ 0xcac
 800189a:	009b      	lsls	r3, r3, #2
 800189c:	4413      	add	r3, r2
 800189e:	f04f 0200 	mov.w	r2, #0
 80018a2:	601a      	str	r2, [r3, #0]
 80018a4:	e015      	b.n	80018d2 <_Z16extract_featuresv+0x72>
	else {
	mfccInputFrame[j] = (float) testbuffer[i+j];
 80018a6:	f8d7 2cb0 	ldr.w	r2, [r7, #3248]	@ 0xcb0
 80018aa:	f8d7 3cac 	ldr.w	r3, [r7, #3244]	@ 0xcac
 80018ae:	4413      	add	r3, r2
 80018b0:	4a41      	ldr	r2, [pc, #260]	@ (80019b8 <_Z16extract_featuresv+0x158>)
 80018b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018b6:	ee07 3a90 	vmov	s15, r3
 80018ba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80018be:	f607 43b8 	addw	r3, r7, #3256	@ 0xcb8
 80018c2:	f6a3 4294 	subw	r2, r3, #3220	@ 0xc94
 80018c6:	f8d7 3cac 	ldr.w	r3, [r7, #3244]	@ 0xcac
 80018ca:	009b      	lsls	r3, r3, #2
 80018cc:	4413      	add	r3, r2
 80018ce:	edc3 7a00 	vstr	s15, [r3]
	for (int j = 0; j < MFCC_IN_SIZE; j++) {
 80018d2:	f8d7 3cac 	ldr.w	r3, [r7, #3244]	@ 0xcac
 80018d6:	3301      	adds	r3, #1
 80018d8:	f8c7 3cac 	str.w	r3, [r7, #3244]	@ 0xcac
 80018dc:	f8d7 3cac 	ldr.w	r3, [r7, #3244]	@ 0xcac
 80018e0:	f5b3 7f48 	cmp.w	r3, #800	@ 0x320
 80018e4:	dbcb      	blt.n	800187e <_Z16extract_featuresv+0x1e>
	//printf("%f, ", mfccInputFrame[j]);
	}
	}
	mfcc->mfcc_compute(mfccInputFrame, mfccOutTmp);
 80018e6:	4b35      	ldr	r3, [pc, #212]	@ (80019bc <_Z16extract_featuresv+0x15c>)
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	f107 0218 	add.w	r2, r7, #24
 80018ee:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 80018f2:	4618      	mov	r0, r3
 80018f4:	f000 fffe 	bl	80028f4 <_ZN4MFCC12mfcc_computeEPKfPa>
	for (int k = 0; k < MFCC_OUT_SIZE; k++) {
 80018f8:	2300      	movs	r3, #0
 80018fa:	f8c7 3ca8 	str.w	r3, [r7, #3240]	@ 0xca8
 80018fe:	e023      	b.n	8001948 <_Z16extract_featuresv+0xe8>
	kws->mMFCC[feature_counter][k] = (ai_float) mfccOutTmp[k];
 8001900:	f607 43b8 	addw	r3, r7, #3256	@ 0xcb8
 8001904:	f5a3 624a 	sub.w	r2, r3, #3232	@ 0xca0
 8001908:	f8d7 3ca8 	ldr.w	r3, [r7, #3240]	@ 0xca8
 800190c:	4413      	add	r3, r2
 800190e:	f993 2000 	ldrsb.w	r2, [r3]
 8001912:	4b2b      	ldr	r3, [pc, #172]	@ (80019c0 <_Z16extract_featuresv+0x160>)
 8001914:	6819      	ldr	r1, [r3, #0]
 8001916:	ee07 2a90 	vmov	s15, r2
 800191a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800191e:	f8d7 2cb4 	ldr.w	r2, [r7, #3252]	@ 0xcb4
 8001922:	4613      	mov	r3, r2
 8001924:	009b      	lsls	r3, r3, #2
 8001926:	4413      	add	r3, r2
 8001928:	005b      	lsls	r3, r3, #1
 800192a:	f8d7 2ca8 	ldr.w	r2, [r7, #3240]	@ 0xca8
 800192e:	4413      	add	r3, r2
 8001930:	f503 53b1 	add.w	r3, r3, #5664	@ 0x1620
 8001934:	331e      	adds	r3, #30
 8001936:	009b      	lsls	r3, r3, #2
 8001938:	440b      	add	r3, r1
 800193a:	edc3 7a00 	vstr	s15, [r3]
	for (int k = 0; k < MFCC_OUT_SIZE; k++) {
 800193e:	f8d7 3ca8 	ldr.w	r3, [r7, #3240]	@ 0xca8
 8001942:	3301      	adds	r3, #1
 8001944:	f8c7 3ca8 	str.w	r3, [r7, #3240]	@ 0xca8
 8001948:	f8d7 3ca8 	ldr.w	r3, [r7, #3240]	@ 0xca8
 800194c:	2b09      	cmp	r3, #9
 800194e:	ddd7      	ble.n	8001900 <_Z16extract_featuresv+0xa0>
	for (int i = 0; i < 16000-MFCC_STEP_SIZE; i+=MFCC_STEP_SIZE,
 8001950:	f8d7 3cb0 	ldr.w	r3, [r7, #3248]	@ 0xcb0
 8001954:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8001958:	f8c7 3cb0 	str.w	r3, [r7, #3248]	@ 0xcb0
 800195c:	f8d7 3cb4 	ldr.w	r3, [r7, #3252]	@ 0xcb4
 8001960:	3301      	adds	r3, #1
 8001962:	f8c7 3cb4 	str.w	r3, [r7, #3252]	@ 0xcb4
 8001966:	f8d7 3cb0 	ldr.w	r3, [r7, #3248]	@ 0xcb0
 800196a:	f5b3 5f75 	cmp.w	r3, #15680	@ 0x3d40
 800196e:	db82      	blt.n	8001876 <_Z16extract_featuresv+0x16>
	}


	//neural network

	int wordIndex=kws->runInference(1);
 8001970:	4b13      	ldr	r3, [pc, #76]	@ (80019c0 <_Z16extract_featuresv+0x160>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	2101      	movs	r1, #1
 8001976:	4618      	mov	r0, r3
 8001978:	f7ff fd74 	bl	8001464 <_ZN3KWS12runInferenceEi>
 800197c:	f8c7 0ca4 	str.w	r0, [r7, #3236]	@ 0xca4
	std::string Word=kws->indexToWord(wordIndex);
 8001980:	4b0f      	ldr	r3, [pc, #60]	@ (80019c0 <_Z16extract_featuresv+0x160>)
 8001982:	6819      	ldr	r1, [r3, #0]
 8001984:	f607 43b8 	addw	r3, r7, #3256	@ 0xcb8
 8001988:	f6a3 43b8 	subw	r3, r3, #3256	@ 0xcb8
 800198c:	f8d7 2ca4 	ldr.w	r2, [r7, #3236]	@ 0xca4
 8001990:	4618      	mov	r0, r3
 8001992:	f7ff fdd3 	bl	800153c <_ZN3KWS11indexToWordB5cxx11Ei>
	printf("Ergebnis wort: %s \r\n",Word.c_str()); //cant use normal cpp strings in c so (to_cstr)
 8001996:	463b      	mov	r3, r7
 8001998:	4618      	mov	r0, r3
 800199a:	f00a ff8f 	bl	800c8bc <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
 800199e:	4603      	mov	r3, r0
 80019a0:	4619      	mov	r1, r3
 80019a2:	4808      	ldr	r0, [pc, #32]	@ (80019c4 <_Z16extract_featuresv+0x164>)
 80019a4:	f00d fc72 	bl	800f28c <iprintf>

}
 80019a8:	463b      	mov	r3, r7
 80019aa:	4618      	mov	r0, r3
 80019ac:	f00a ff80 	bl	800c8b0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 80019b0:	f607 47b8 	addw	r7, r7, #3256	@ 0xcb8
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bd80      	pop	{r7, pc}
 80019b8:	20001d28 	.word	0x20001d28
 80019bc:	20011764 	.word	0x20011764
 80019c0:	20011768 	.word	0x20011768
 80019c4:	08010648 	.word	0x08010648

080019c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b098      	sub	sp, #96	@ 0x60
 80019cc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80019ce:	f001 fcfd 	bl	80033cc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80019d2:	f000 f92f 	bl	8001c34 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80019d6:	f000 fb5d 	bl	8002094 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 80019da:	f000 fb3b 	bl	8002054 <_ZL11MX_DMA_Initv>
  MX_ETH_Init();
 80019de:	f000 f9f9 	bl	8001dd4 <_ZL11MX_ETH_Initv>
  MX_USART3_UART_Init();
 80019e2:	f000 fad7 	bl	8001f94 <_ZL19MX_USART3_UART_Initv>
  MX_USB_OTG_FS_PCD_Init();
 80019e6:	f000 fb03 	bl	8001ff0 <_ZL22MX_USB_OTG_FS_PCD_Initv>
  MX_ADC1_Init();
 80019ea:	f000 f997 	bl	8001d1c <_ZL12MX_ADC1_Initv>
  MX_TIM2_Init();
 80019ee:	f000 fa75 	bl	8001edc <_ZL12MX_TIM2_Initv>
  MX_I2S2_Init();
 80019f2:	f000 fa41 	bl	8001e78 <_ZL12MX_I2S2_Initv>




	  //SteckdoseAus();
	  HAL_I2S_Receive_DMA(&hi2s2, &inputBuffer[0], I2S_BUF_SIZE);
 80019f6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80019fa:	497e      	ldr	r1, [pc, #504]	@ (8001bf4 <main+0x22c>)
 80019fc:	487e      	ldr	r0, [pc, #504]	@ (8001bf8 <main+0x230>)
 80019fe:	f003 fac5 	bl	8004f8c <HAL_I2S_Receive_DMA>
	  while (!audioReady) {
 8001a02:	bf00      	nop
 8001a04:	4b7d      	ldr	r3, [pc, #500]	@ (8001bfc <main+0x234>)
 8001a06:	781b      	ldrb	r3, [r3, #0]
 8001a08:	b2db      	uxtb	r3, r3
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	bf0c      	ite	eq
 8001a0e:	2301      	moveq	r3, #1
 8001a10:	2300      	movne	r3, #0
 8001a12:	b2db      	uxtb	r3, r3
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d1f5      	bne.n	8001a04 <main+0x3c>

	  }
	  int16_t minVal = 32767;
 8001a18:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8001a1c:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
	  int16_t maxVal = -32768;
 8001a20:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001a24:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c

	  for (int i = 0; i < I2S_BUF_SIZE; ++i) {
 8001a28:	2300      	movs	r3, #0
 8001a2a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001a2c:	e020      	b.n	8001a70 <main+0xa8>
	      if (inputBuffer[i] < minVal) minVal = inputBuffer[i];
 8001a2e:	4a71      	ldr	r2, [pc, #452]	@ (8001bf4 <main+0x22c>)
 8001a30:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001a32:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001a36:	461a      	mov	r2, r3
 8001a38:	f9b7 305e 	ldrsh.w	r3, [r7, #94]	@ 0x5e
 8001a3c:	429a      	cmp	r2, r3
 8001a3e:	da05      	bge.n	8001a4c <main+0x84>
 8001a40:	4a6c      	ldr	r2, [pc, #432]	@ (8001bf4 <main+0x22c>)
 8001a42:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001a44:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001a48:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
	      if (inputBuffer[i] > maxVal) maxVal = inputBuffer[i];
 8001a4c:	4a69      	ldr	r2, [pc, #420]	@ (8001bf4 <main+0x22c>)
 8001a4e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001a50:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001a54:	461a      	mov	r2, r3
 8001a56:	f9b7 305c 	ldrsh.w	r3, [r7, #92]	@ 0x5c
 8001a5a:	429a      	cmp	r2, r3
 8001a5c:	dd05      	ble.n	8001a6a <main+0xa2>
 8001a5e:	4a65      	ldr	r2, [pc, #404]	@ (8001bf4 <main+0x22c>)
 8001a60:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001a62:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001a66:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
	  for (int i = 0; i < I2S_BUF_SIZE; ++i) {
 8001a6a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001a6c:	3301      	adds	r3, #1
 8001a6e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001a70:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001a72:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001a76:	dbda      	blt.n	8001a2e <main+0x66>
  while (1)
  {


	  char msg[64];
	  int32_t minVal =  std::numeric_limits<int>::max();
 8001a78:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8001a7c:	657b      	str	r3, [r7, #84]	@ 0x54
	  int32_t maxVal = std::numeric_limits<int>::min();
 8001a7e:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8001a82:	653b      	str	r3, [r7, #80]	@ 0x50
	  int32_t peak;
	  for (int i = 0; i < I2S_BUF_SIZE/4; ++i)
 8001a84:	2300      	movs	r3, #0
 8001a86:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001a88:	e013      	b.n	8001ab2 <main+0xea>
	  {
	      int32_t v = mergedFrame[i];
 8001a8a:	4a5d      	ldr	r2, [pc, #372]	@ (8001c00 <main+0x238>)
 8001a8c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001a8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a92:	643b      	str	r3, [r7, #64]	@ 0x40
	      if (v < minVal) minVal = v;
 8001a94:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001a96:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001a98:	429a      	cmp	r2, r3
 8001a9a:	da01      	bge.n	8001aa0 <main+0xd8>
 8001a9c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001a9e:	657b      	str	r3, [r7, #84]	@ 0x54
	      if (v > maxVal) maxVal = v;
 8001aa0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001aa2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001aa4:	429a      	cmp	r2, r3
 8001aa6:	dd01      	ble.n	8001aac <main+0xe4>
 8001aa8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001aaa:	653b      	str	r3, [r7, #80]	@ 0x50
	  for (int i = 0; i < I2S_BUF_SIZE/4; ++i)
 8001aac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001aae:	3301      	adds	r3, #1
 8001ab0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001ab2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001ab4:	2bf9      	cmp	r3, #249	@ 0xf9
 8001ab6:	dde8      	ble.n	8001a8a <main+0xc2>

	  }

	  peak = maxVal - minVal; //amplitude
 8001ab8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8001aba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001abc:	1ad3      	subs	r3, r2, r3
 8001abe:	64fb      	str	r3, [r7, #76]	@ 0x4c


	  if (peak < 0) peak = 0;
 8001ac0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	da01      	bge.n	8001aca <main+0x102>
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	64fb      	str	r3, [r7, #76]	@ 0x4c


	  if (peak > 50000) {
 8001aca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001acc:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8001ad0:	4293      	cmp	r3, r2
 8001ad2:	dd04      	ble.n	8001ade <main+0x116>
		  peak = 50000;
 8001ad4:	f24c 3350 	movw	r3, #50000	@ 0xc350
 8001ad8:	64fb      	str	r3, [r7, #76]	@ 0x4c
	  SteckdoseEin();
 8001ada:	f7ff fdff 	bl	80016dc <_Z12SteckdoseEinv>

	  } //can be optimized


	  int leds = round( peak / 5000);             // 010 LEDs   1500
 8001ade:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001ae0:	4a48      	ldr	r2, [pc, #288]	@ (8001c04 <main+0x23c>)
 8001ae2:	fb82 1203 	smull	r1, r2, r2, r3
 8001ae6:	12d2      	asrs	r2, r2, #11
 8001ae8:	17db      	asrs	r3, r3, #31
 8001aea:	1ad3      	subs	r3, r2, r3
 8001aec:	4618      	mov	r0, r3
 8001aee:	f000 fb97 	bl	8002220 <_ZSt5roundIlEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 8001af2:	ec53 2b10 	vmov	r2, r3, d0
 8001af6:	4610      	mov	r0, r2
 8001af8:	4619      	mov	r1, r3
 8001afa:	f7ff f89d 	bl	8000c38 <__aeabi_d2iz>
 8001afe:	4603      	mov	r3, r0
 8001b00:	647b      	str	r3, [r7, #68]	@ 0x44

	  bar.setnleds(leds);
 8001b02:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8001b04:	4840      	ldr	r0, [pc, #256]	@ (8001c08 <main+0x240>)
 8001b06:	f7ff fad3 	bl	80010b0 <_ZN8LEDArray8setnledsEi>

	  //aufnahme test

if(!isRecording && peak == 50000){
 8001b0a:	4b40      	ldr	r3, [pc, #256]	@ (8001c0c <main+0x244>)
 8001b0c:	781b      	ldrb	r3, [r3, #0]
 8001b0e:	b2db      	uxtb	r3, r3
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d106      	bne.n	8001b22 <main+0x15a>
 8001b14:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001b16:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8001b1a:	4293      	cmp	r3, r2
 8001b1c:	d101      	bne.n	8001b22 <main+0x15a>
 8001b1e:	2301      	movs	r3, #1
 8001b20:	e000      	b.n	8001b24 <main+0x15c>
 8001b22:	2300      	movs	r3, #0
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d01a      	beq.n	8001b5e <main+0x196>
	isRecording = 1;
 8001b28:	4b38      	ldr	r3, [pc, #224]	@ (8001c0c <main+0x244>)
 8001b2a:	2201      	movs	r2, #1
 8001b2c:	701a      	strb	r2, [r3, #0]
		  recordStart = HAL_GetTick(); //start time
 8001b2e:	f001 fcb3 	bl	8003498 <HAL_GetTick>
 8001b32:	4603      	mov	r3, r0
 8001b34:	461a      	mov	r2, r3
 8001b36:	4b36      	ldr	r3, [pc, #216]	@ (8001c10 <main+0x248>)
 8001b38:	601a      	str	r2, [r3, #0]
		  snprintf(msg, sizeof(msg), "aufnahme begiinnt...%d",1);
 8001b3a:	4638      	mov	r0, r7
 8001b3c:	2301      	movs	r3, #1
 8001b3e:	4a35      	ldr	r2, [pc, #212]	@ (8001c14 <main+0x24c>)
 8001b40:	2140      	movs	r1, #64	@ 0x40
 8001b42:	f00d fc13 	bl	800f36c <sniprintf>

		 	  HAL_UART_Transmit(&huart3,(uint8_t*)msg , strlen(msg), HAL_MAX_DELAY);
 8001b46:	463b      	mov	r3, r7
 8001b48:	4618      	mov	r0, r3
 8001b4a:	f7fe fc01 	bl	8000350 <strlen>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	b29a      	uxth	r2, r3
 8001b52:	4639      	mov	r1, r7
 8001b54:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001b58:	482f      	ldr	r0, [pc, #188]	@ (8001c18 <main+0x250>)
 8001b5a:	f005 f9f3 	bl	8006f44 <HAL_UART_Transmit>
}
//hrrhrhhr
	  if(isFinished){
 8001b5e:	4b2f      	ldr	r3, [pc, #188]	@ (8001c1c <main+0x254>)
 8001b60:	781b      	ldrb	r3, [r3, #0]
 8001b62:	b2db      	uxtb	r3, r3
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	bf14      	ite	ne
 8001b68:	2301      	movne	r3, #1
 8001b6a:	2300      	moveq	r3, #0
 8001b6c:	b2db      	uxtb	r3, r3
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d026      	beq.n	8001bc0 <main+0x1f8>
		  isFinished=0;
 8001b72:	4b2a      	ldr	r3, [pc, #168]	@ (8001c1c <main+0x254>)
 8001b74:	2200      	movs	r2, #0
 8001b76:	701a      	strb	r2, [r3, #0]
		   duration = HAL_GetTick()-recordStart;
 8001b78:	f001 fc8e 	bl	8003498 <HAL_GetTick>
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	4a24      	ldr	r2, [pc, #144]	@ (8001c10 <main+0x248>)
 8001b80:	6812      	ldr	r2, [r2, #0]
 8001b82:	1a9b      	subs	r3, r3, r2
 8001b84:	461a      	mov	r2, r3
 8001b86:	4b26      	ldr	r3, [pc, #152]	@ (8001c20 <main+0x258>)
 8001b88:	601a      	str	r2, [r3, #0]
		   snprintf(msg, sizeof(msg), "duration: %ld \r\n", duration);
 8001b8a:	4b25      	ldr	r3, [pc, #148]	@ (8001c20 <main+0x258>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	4638      	mov	r0, r7
 8001b90:	4a24      	ldr	r2, [pc, #144]	@ (8001c24 <main+0x25c>)
 8001b92:	2140      	movs	r1, #64	@ 0x40
 8001b94:	f00d fbea 	bl	800f36c <sniprintf>
		   	  HAL_UART_Transmit(&huart3, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001b98:	463b      	mov	r3, r7
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	f7fe fbd8 	bl	8000350 <strlen>
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	b29a      	uxth	r2, r3
 8001ba4:	4639      	mov	r1, r7
 8001ba6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001baa:	481b      	ldr	r0, [pc, #108]	@ (8001c18 <main+0x250>)
 8001bac:	f005 f9ca 	bl	8006f44 <HAL_UART_Transmit>
		   	  printf("Feature extraction started\r\n");
 8001bb0:	481d      	ldr	r0, [pc, #116]	@ (8001c28 <main+0x260>)
 8001bb2:	f00d fbd3 	bl	800f35c <puts>
		   	  extract_features();
 8001bb6:	f7ff fe53 	bl	8001860 <_Z16extract_featuresv>
		   	  printf("Feature extraction ended\r\n");
 8001bba:	481c      	ldr	r0, [pc, #112]	@ (8001c2c <main+0x264>)
 8001bbc:	f00d fbce 	bl	800f35c <puts>
	  }

	  if (peak >10000 ) {
 8001bc0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001bc2:	f242 7210 	movw	r2, #10000	@ 0x2710
 8001bc6:	4293      	cmp	r3, r2
 8001bc8:	f77f af56 	ble.w	8001a78 <main+0xb0>
	  snprintf(msg, sizeof(msg), "pcm: pk=%ld \r\n", peak);
 8001bcc:	4638      	mov	r0, r7
 8001bce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001bd0:	4a17      	ldr	r2, [pc, #92]	@ (8001c30 <main+0x268>)
 8001bd2:	2140      	movs	r1, #64	@ 0x40
 8001bd4:	f00d fbca 	bl	800f36c <sniprintf>
	  HAL_UART_Transmit(&huart3, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001bd8:	463b      	mov	r3, r7
 8001bda:	4618      	mov	r0, r3
 8001bdc:	f7fe fbb8 	bl	8000350 <strlen>
 8001be0:	4603      	mov	r3, r0
 8001be2:	b29a      	uxth	r2, r3
 8001be4:	4639      	mov	r1, r7
 8001be6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001bea:	480b      	ldr	r0, [pc, #44]	@ (8001c18 <main+0x250>)
 8001bec:	f005 f9aa 	bl	8006f44 <HAL_UART_Transmit>
//	      HAL_Delay(500);

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
 8001bf0:	e742      	b.n	8001a78 <main+0xb0>
 8001bf2:	bf00      	nop
 8001bf4:	200009a0 	.word	0x200009a0
 8001bf8:	200119dc 	.word	0x200119dc
 8001bfc:	20000998 	.word	0x20000998
 8001c00:	20001940 	.word	0x20001940
 8001c04:	68db8bad 	.word	0x68db8bad
 8001c08:	20011730 	.word	0x20011730
 8001c0c:	2000099a 	.word	0x2000099a
 8001c10:	20011728 	.word	0x20011728
 8001c14:	08010660 	.word	0x08010660
 8001c18:	20011acc 	.word	0x20011acc
 8001c1c:	2000099b 	.word	0x2000099b
 8001c20:	2001172c 	.word	0x2001172c
 8001c24:	08010678 	.word	0x08010678
 8001c28:	0801068c 	.word	0x0801068c
 8001c2c:	080106a8 	.word	0x080106a8
 8001c30:	080106c4 	.word	0x080106c4

08001c34 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b094      	sub	sp, #80	@ 0x50
 8001c38:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c3a:	f107 0320 	add.w	r3, r7, #32
 8001c3e:	2230      	movs	r2, #48	@ 0x30
 8001c40:	2100      	movs	r1, #0
 8001c42:	4618      	mov	r0, r3
 8001c44:	f00d fcba 	bl	800f5bc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c48:	f107 030c 	add.w	r3, r7, #12
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	601a      	str	r2, [r3, #0]
 8001c50:	605a      	str	r2, [r3, #4]
 8001c52:	609a      	str	r2, [r3, #8]
 8001c54:	60da      	str	r2, [r3, #12]
 8001c56:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c58:	2300      	movs	r3, #0
 8001c5a:	60bb      	str	r3, [r7, #8]
 8001c5c:	4b2d      	ldr	r3, [pc, #180]	@ (8001d14 <_Z18SystemClock_Configv+0xe0>)
 8001c5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c60:	4a2c      	ldr	r2, [pc, #176]	@ (8001d14 <_Z18SystemClock_Configv+0xe0>)
 8001c62:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c66:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c68:	4b2a      	ldr	r3, [pc, #168]	@ (8001d14 <_Z18SystemClock_Configv+0xe0>)
 8001c6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c6c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c70:	60bb      	str	r3, [r7, #8]
 8001c72:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001c74:	2300      	movs	r3, #0
 8001c76:	607b      	str	r3, [r7, #4]
 8001c78:	4b27      	ldr	r3, [pc, #156]	@ (8001d18 <_Z18SystemClock_Configv+0xe4>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	4a26      	ldr	r2, [pc, #152]	@ (8001d18 <_Z18SystemClock_Configv+0xe4>)
 8001c7e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001c82:	6013      	str	r3, [r2, #0]
 8001c84:	4b24      	ldr	r3, [pc, #144]	@ (8001d18 <_Z18SystemClock_Configv+0xe4>)
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001c8c:	607b      	str	r3, [r7, #4]
 8001c8e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001c90:	2301      	movs	r3, #1
 8001c92:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001c94:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8001c98:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c9a:	2302      	movs	r3, #2
 8001c9c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001c9e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001ca2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001ca4:	2304      	movs	r3, #4
 8001ca6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001ca8:	23a8      	movs	r3, #168	@ 0xa8
 8001caa:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001cac:	2302      	movs	r3, #2
 8001cae:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001cb0:	2307      	movs	r3, #7
 8001cb2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001cb4:	f107 0320 	add.w	r3, r7, #32
 8001cb8:	4618      	mov	r0, r3
 8001cba:	f003 fed9 	bl	8005a70 <HAL_RCC_OscConfig>
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	bf14      	ite	ne
 8001cc4:	2301      	movne	r3, #1
 8001cc6:	2300      	moveq	r3, #0
 8001cc8:	b2db      	uxtb	r3, r3
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d001      	beq.n	8001cd2 <_Z18SystemClock_Configv+0x9e>
  {
    Error_Handler();
 8001cce:	f000 faa1 	bl	8002214 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001cd2:	230f      	movs	r3, #15
 8001cd4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001cd6:	2302      	movs	r3, #2
 8001cd8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001cda:	2300      	movs	r3, #0
 8001cdc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001cde:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001ce2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001ce4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ce8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001cea:	f107 030c 	add.w	r3, r7, #12
 8001cee:	2105      	movs	r1, #5
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	f004 f935 	bl	8005f60 <HAL_RCC_ClockConfig>
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	bf14      	ite	ne
 8001cfc:	2301      	movne	r3, #1
 8001cfe:	2300      	moveq	r3, #0
 8001d00:	b2db      	uxtb	r3, r3
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d001      	beq.n	8001d0a <_Z18SystemClock_Configv+0xd6>
  {
    Error_Handler();
 8001d06:	f000 fa85 	bl	8002214 <Error_Handler>
  }
}
 8001d0a:	bf00      	nop
 8001d0c:	3750      	adds	r7, #80	@ 0x50
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bd80      	pop	{r7, pc}
 8001d12:	bf00      	nop
 8001d14:	40023800 	.word	0x40023800
 8001d18:	40007000 	.word	0x40007000

08001d1c <_ZL12MX_ADC1_Initv>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b084      	sub	sp, #16
 8001d20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001d22:	463b      	mov	r3, r7
 8001d24:	2200      	movs	r2, #0
 8001d26:	601a      	str	r2, [r3, #0]
 8001d28:	605a      	str	r2, [r3, #4]
 8001d2a:	609a      	str	r2, [r3, #8]
 8001d2c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001d2e:	4b26      	ldr	r3, [pc, #152]	@ (8001dc8 <_ZL12MX_ADC1_Initv+0xac>)
 8001d30:	4a26      	ldr	r2, [pc, #152]	@ (8001dcc <_ZL12MX_ADC1_Initv+0xb0>)
 8001d32:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001d34:	4b24      	ldr	r3, [pc, #144]	@ (8001dc8 <_ZL12MX_ADC1_Initv+0xac>)
 8001d36:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001d3a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001d3c:	4b22      	ldr	r3, [pc, #136]	@ (8001dc8 <_ZL12MX_ADC1_Initv+0xac>)
 8001d3e:	2200      	movs	r2, #0
 8001d40:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001d42:	4b21      	ldr	r3, [pc, #132]	@ (8001dc8 <_ZL12MX_ADC1_Initv+0xac>)
 8001d44:	2200      	movs	r2, #0
 8001d46:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001d48:	4b1f      	ldr	r3, [pc, #124]	@ (8001dc8 <_ZL12MX_ADC1_Initv+0xac>)
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001d4e:	4b1e      	ldr	r3, [pc, #120]	@ (8001dc8 <_ZL12MX_ADC1_Initv+0xac>)
 8001d50:	2200      	movs	r2, #0
 8001d52:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001d56:	4b1c      	ldr	r3, [pc, #112]	@ (8001dc8 <_ZL12MX_ADC1_Initv+0xac>)
 8001d58:	2200      	movs	r2, #0
 8001d5a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001d5c:	4b1a      	ldr	r3, [pc, #104]	@ (8001dc8 <_ZL12MX_ADC1_Initv+0xac>)
 8001d5e:	4a1c      	ldr	r2, [pc, #112]	@ (8001dd0 <_ZL12MX_ADC1_Initv+0xb4>)
 8001d60:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001d62:	4b19      	ldr	r3, [pc, #100]	@ (8001dc8 <_ZL12MX_ADC1_Initv+0xac>)
 8001d64:	2200      	movs	r2, #0
 8001d66:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001d68:	4b17      	ldr	r3, [pc, #92]	@ (8001dc8 <_ZL12MX_ADC1_Initv+0xac>)
 8001d6a:	2201      	movs	r2, #1
 8001d6c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001d6e:	4b16      	ldr	r3, [pc, #88]	@ (8001dc8 <_ZL12MX_ADC1_Initv+0xac>)
 8001d70:	2200      	movs	r2, #0
 8001d72:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001d76:	4b14      	ldr	r3, [pc, #80]	@ (8001dc8 <_ZL12MX_ADC1_Initv+0xac>)
 8001d78:	2201      	movs	r2, #1
 8001d7a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001d7c:	4812      	ldr	r0, [pc, #72]	@ (8001dc8 <_ZL12MX_ADC1_Initv+0xac>)
 8001d7e:	f001 fbbb 	bl	80034f8 <HAL_ADC_Init>
 8001d82:	4603      	mov	r3, r0
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	bf14      	ite	ne
 8001d88:	2301      	movne	r3, #1
 8001d8a:	2300      	moveq	r3, #0
 8001d8c:	b2db      	uxtb	r3, r3
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d001      	beq.n	8001d96 <_ZL12MX_ADC1_Initv+0x7a>
  {
    Error_Handler();
 8001d92:	f000 fa3f 	bl	8002214 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001d96:	2303      	movs	r3, #3
 8001d98:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001d9a:	2301      	movs	r3, #1
 8001d9c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001da2:	463b      	mov	r3, r7
 8001da4:	4619      	mov	r1, r3
 8001da6:	4808      	ldr	r0, [pc, #32]	@ (8001dc8 <_ZL12MX_ADC1_Initv+0xac>)
 8001da8:	f001 fbea 	bl	8003580 <HAL_ADC_ConfigChannel>
 8001dac:	4603      	mov	r3, r0
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	bf14      	ite	ne
 8001db2:	2301      	movne	r3, #1
 8001db4:	2300      	moveq	r3, #0
 8001db6:	b2db      	uxtb	r3, r3
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d001      	beq.n	8001dc0 <_ZL12MX_ADC1_Initv+0xa4>
  {
    Error_Handler();
 8001dbc:	f000 fa2a 	bl	8002214 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001dc0:	bf00      	nop
 8001dc2:	3710      	adds	r7, #16
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bd80      	pop	{r7, pc}
 8001dc8:	200118e4 	.word	0x200118e4
 8001dcc:	40012000 	.word	0x40012000
 8001dd0:	0f000001 	.word	0x0f000001

08001dd4 <_ZL11MX_ETH_Initv>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8001dd8:	4b21      	ldr	r3, [pc, #132]	@ (8001e60 <_ZL11MX_ETH_Initv+0x8c>)
 8001dda:	4a22      	ldr	r2, [pc, #136]	@ (8001e64 <_ZL11MX_ETH_Initv+0x90>)
 8001ddc:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8001dde:	4b22      	ldr	r3, [pc, #136]	@ (8001e68 <_ZL11MX_ETH_Initv+0x94>)
 8001de0:	2200      	movs	r2, #0
 8001de2:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8001de4:	4b20      	ldr	r3, [pc, #128]	@ (8001e68 <_ZL11MX_ETH_Initv+0x94>)
 8001de6:	2280      	movs	r2, #128	@ 0x80
 8001de8:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8001dea:	4b1f      	ldr	r3, [pc, #124]	@ (8001e68 <_ZL11MX_ETH_Initv+0x94>)
 8001dec:	22e1      	movs	r2, #225	@ 0xe1
 8001dee:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8001df0:	4b1d      	ldr	r3, [pc, #116]	@ (8001e68 <_ZL11MX_ETH_Initv+0x94>)
 8001df2:	2200      	movs	r2, #0
 8001df4:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8001df6:	4b1c      	ldr	r3, [pc, #112]	@ (8001e68 <_ZL11MX_ETH_Initv+0x94>)
 8001df8:	2200      	movs	r2, #0
 8001dfa:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8001dfc:	4b1a      	ldr	r3, [pc, #104]	@ (8001e68 <_ZL11MX_ETH_Initv+0x94>)
 8001dfe:	2200      	movs	r2, #0
 8001e00:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8001e02:	4b17      	ldr	r3, [pc, #92]	@ (8001e60 <_ZL11MX_ETH_Initv+0x8c>)
 8001e04:	4a18      	ldr	r2, [pc, #96]	@ (8001e68 <_ZL11MX_ETH_Initv+0x94>)
 8001e06:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8001e08:	4b15      	ldr	r3, [pc, #84]	@ (8001e60 <_ZL11MX_ETH_Initv+0x8c>)
 8001e0a:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8001e0e:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8001e10:	4b13      	ldr	r3, [pc, #76]	@ (8001e60 <_ZL11MX_ETH_Initv+0x8c>)
 8001e12:	4a16      	ldr	r2, [pc, #88]	@ (8001e6c <_ZL11MX_ETH_Initv+0x98>)
 8001e14:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8001e16:	4b12      	ldr	r3, [pc, #72]	@ (8001e60 <_ZL11MX_ETH_Initv+0x8c>)
 8001e18:	4a15      	ldr	r2, [pc, #84]	@ (8001e70 <_ZL11MX_ETH_Initv+0x9c>)
 8001e1a:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8001e1c:	4b10      	ldr	r3, [pc, #64]	@ (8001e60 <_ZL11MX_ETH_Initv+0x8c>)
 8001e1e:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 8001e22:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8001e24:	480e      	ldr	r0, [pc, #56]	@ (8001e60 <_ZL11MX_ETH_Initv+0x8c>)
 8001e26:	f002 fa5b 	bl	80042e0 <HAL_ETH_Init>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	bf14      	ite	ne
 8001e30:	2301      	movne	r3, #1
 8001e32:	2300      	moveq	r3, #0
 8001e34:	b2db      	uxtb	r3, r3
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d001      	beq.n	8001e3e <_ZL11MX_ETH_Initv+0x6a>
  {
    Error_Handler();
 8001e3a:	f000 f9eb 	bl	8002214 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8001e3e:	2238      	movs	r2, #56	@ 0x38
 8001e40:	2100      	movs	r1, #0
 8001e42:	480c      	ldr	r0, [pc, #48]	@ (8001e74 <_ZL11MX_ETH_Initv+0xa0>)
 8001e44:	f00d fbba 	bl	800f5bc <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8001e48:	4b0a      	ldr	r3, [pc, #40]	@ (8001e74 <_ZL11MX_ETH_Initv+0xa0>)
 8001e4a:	2221      	movs	r2, #33	@ 0x21
 8001e4c:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8001e4e:	4b09      	ldr	r3, [pc, #36]	@ (8001e74 <_ZL11MX_ETH_Initv+0xa0>)
 8001e50:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 8001e54:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8001e56:	4b07      	ldr	r3, [pc, #28]	@ (8001e74 <_ZL11MX_ETH_Initv+0xa0>)
 8001e58:	2200      	movs	r2, #0
 8001e5a:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8001e5c:	bf00      	nop
 8001e5e:	bd80      	pop	{r7, pc}
 8001e60:	2001192c 	.word	0x2001192c
 8001e64:	40028000 	.word	0x40028000
 8001e68:	20011ff8 	.word	0x20011ff8
 8001e6c:	20011844 	.word	0x20011844
 8001e70:	200117a4 	.word	0x200117a4
 8001e74:	2001176c 	.word	0x2001176c

08001e78 <_ZL12MX_I2S2_Initv>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 8001e7c:	4b15      	ldr	r3, [pc, #84]	@ (8001ed4 <_ZL12MX_I2S2_Initv+0x5c>)
 8001e7e:	4a16      	ldr	r2, [pc, #88]	@ (8001ed8 <_ZL12MX_I2S2_Initv+0x60>)
 8001e80:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_RX;
 8001e82:	4b14      	ldr	r3, [pc, #80]	@ (8001ed4 <_ZL12MX_I2S2_Initv+0x5c>)
 8001e84:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8001e88:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 8001e8a:	4b12      	ldr	r3, [pc, #72]	@ (8001ed4 <_ZL12MX_I2S2_Initv+0x5c>)
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_24B;
 8001e90:	4b10      	ldr	r3, [pc, #64]	@ (8001ed4 <_ZL12MX_I2S2_Initv+0x5c>)
 8001e92:	2203      	movs	r2, #3
 8001e94:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8001e96:	4b0f      	ldr	r3, [pc, #60]	@ (8001ed4 <_ZL12MX_I2S2_Initv+0x5c>)
 8001e98:	2200      	movs	r2, #0
 8001e9a:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_16K;
 8001e9c:	4b0d      	ldr	r3, [pc, #52]	@ (8001ed4 <_ZL12MX_I2S2_Initv+0x5c>)
 8001e9e:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 8001ea2:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 8001ea4:	4b0b      	ldr	r3, [pc, #44]	@ (8001ed4 <_ZL12MX_I2S2_Initv+0x5c>)
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 8001eaa:	4b0a      	ldr	r3, [pc, #40]	@ (8001ed4 <_ZL12MX_I2S2_Initv+0x5c>)
 8001eac:	2200      	movs	r2, #0
 8001eae:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8001eb0:	4b08      	ldr	r3, [pc, #32]	@ (8001ed4 <_ZL12MX_I2S2_Initv+0x5c>)
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8001eb6:	4807      	ldr	r0, [pc, #28]	@ (8001ed4 <_ZL12MX_I2S2_Initv+0x5c>)
 8001eb8:	f002 ff28 	bl	8004d0c <HAL_I2S_Init>
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	bf14      	ite	ne
 8001ec2:	2301      	movne	r3, #1
 8001ec4:	2300      	moveq	r3, #0
 8001ec6:	b2db      	uxtb	r3, r3
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d001      	beq.n	8001ed0 <_ZL12MX_I2S2_Initv+0x58>
  {
    Error_Handler();
 8001ecc:	f000 f9a2 	bl	8002214 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 8001ed0:	bf00      	nop
 8001ed2:	bd80      	pop	{r7, pc}
 8001ed4:	200119dc 	.word	0x200119dc
 8001ed8:	40003800 	.word	0x40003800

08001edc <_ZL12MX_TIM2_Initv>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b086      	sub	sp, #24
 8001ee0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ee2:	f107 0308 	add.w	r3, r7, #8
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	601a      	str	r2, [r3, #0]
 8001eea:	605a      	str	r2, [r3, #4]
 8001eec:	609a      	str	r2, [r3, #8]
 8001eee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ef0:	463b      	mov	r3, r7
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	601a      	str	r2, [r3, #0]
 8001ef6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001ef8:	4b25      	ldr	r3, [pc, #148]	@ (8001f90 <_ZL12MX_TIM2_Initv+0xb4>)
 8001efa:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001efe:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 83;
 8001f00:	4b23      	ldr	r3, [pc, #140]	@ (8001f90 <_ZL12MX_TIM2_Initv+0xb4>)
 8001f02:	2253      	movs	r2, #83	@ 0x53
 8001f04:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f06:	4b22      	ldr	r3, [pc, #136]	@ (8001f90 <_ZL12MX_TIM2_Initv+0xb4>)
 8001f08:	2200      	movs	r2, #0
 8001f0a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001f0c:	4b20      	ldr	r3, [pc, #128]	@ (8001f90 <_ZL12MX_TIM2_Initv+0xb4>)
 8001f0e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001f12:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f14:	4b1e      	ldr	r3, [pc, #120]	@ (8001f90 <_ZL12MX_TIM2_Initv+0xb4>)
 8001f16:	2200      	movs	r2, #0
 8001f18:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f1a:	4b1d      	ldr	r3, [pc, #116]	@ (8001f90 <_ZL12MX_TIM2_Initv+0xb4>)
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001f20:	481b      	ldr	r0, [pc, #108]	@ (8001f90 <_ZL12MX_TIM2_Initv+0xb4>)
 8001f22:	f004 fc5d 	bl	80067e0 <HAL_TIM_Base_Init>
 8001f26:	4603      	mov	r3, r0
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	bf14      	ite	ne
 8001f2c:	2301      	movne	r3, #1
 8001f2e:	2300      	moveq	r3, #0
 8001f30:	b2db      	uxtb	r3, r3
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d001      	beq.n	8001f3a <_ZL12MX_TIM2_Initv+0x5e>
  {
    Error_Handler();
 8001f36:	f000 f96d 	bl	8002214 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f3a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f3e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001f40:	f107 0308 	add.w	r3, r7, #8
 8001f44:	4619      	mov	r1, r3
 8001f46:	4812      	ldr	r0, [pc, #72]	@ (8001f90 <_ZL12MX_TIM2_Initv+0xb4>)
 8001f48:	f004 fd29 	bl	800699e <HAL_TIM_ConfigClockSource>
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	bf14      	ite	ne
 8001f52:	2301      	movne	r3, #1
 8001f54:	2300      	moveq	r3, #0
 8001f56:	b2db      	uxtb	r3, r3
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d001      	beq.n	8001f60 <_ZL12MX_TIM2_Initv+0x84>
  {
    Error_Handler();
 8001f5c:	f000 f95a 	bl	8002214 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f60:	2300      	movs	r3, #0
 8001f62:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f64:	2300      	movs	r3, #0
 8001f66:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001f68:	463b      	mov	r3, r7
 8001f6a:	4619      	mov	r1, r3
 8001f6c:	4808      	ldr	r0, [pc, #32]	@ (8001f90 <_ZL12MX_TIM2_Initv+0xb4>)
 8001f6e:	f004 ff1d 	bl	8006dac <HAL_TIMEx_MasterConfigSynchronization>
 8001f72:	4603      	mov	r3, r0
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	bf14      	ite	ne
 8001f78:	2301      	movne	r3, #1
 8001f7a:	2300      	moveq	r3, #0
 8001f7c:	b2db      	uxtb	r3, r3
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d001      	beq.n	8001f86 <_ZL12MX_TIM2_Initv+0xaa>
  {
    Error_Handler();
 8001f82:	f000 f947 	bl	8002214 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001f86:	bf00      	nop
 8001f88:	3718      	adds	r7, #24
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bd80      	pop	{r7, pc}
 8001f8e:	bf00      	nop
 8001f90:	20011a84 	.word	0x20011a84

08001f94 <_ZL19MX_USART3_UART_Initv>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001f98:	4b13      	ldr	r3, [pc, #76]	@ (8001fe8 <_ZL19MX_USART3_UART_Initv+0x54>)
 8001f9a:	4a14      	ldr	r2, [pc, #80]	@ (8001fec <_ZL19MX_USART3_UART_Initv+0x58>)
 8001f9c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001f9e:	4b12      	ldr	r3, [pc, #72]	@ (8001fe8 <_ZL19MX_USART3_UART_Initv+0x54>)
 8001fa0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001fa4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001fa6:	4b10      	ldr	r3, [pc, #64]	@ (8001fe8 <_ZL19MX_USART3_UART_Initv+0x54>)
 8001fa8:	2200      	movs	r2, #0
 8001faa:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001fac:	4b0e      	ldr	r3, [pc, #56]	@ (8001fe8 <_ZL19MX_USART3_UART_Initv+0x54>)
 8001fae:	2200      	movs	r2, #0
 8001fb0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001fb2:	4b0d      	ldr	r3, [pc, #52]	@ (8001fe8 <_ZL19MX_USART3_UART_Initv+0x54>)
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001fb8:	4b0b      	ldr	r3, [pc, #44]	@ (8001fe8 <_ZL19MX_USART3_UART_Initv+0x54>)
 8001fba:	220c      	movs	r2, #12
 8001fbc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001fbe:	4b0a      	ldr	r3, [pc, #40]	@ (8001fe8 <_ZL19MX_USART3_UART_Initv+0x54>)
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001fc4:	4b08      	ldr	r3, [pc, #32]	@ (8001fe8 <_ZL19MX_USART3_UART_Initv+0x54>)
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001fca:	4807      	ldr	r0, [pc, #28]	@ (8001fe8 <_ZL19MX_USART3_UART_Initv+0x54>)
 8001fcc:	f004 ff6a 	bl	8006ea4 <HAL_UART_Init>
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	bf14      	ite	ne
 8001fd6:	2301      	movne	r3, #1
 8001fd8:	2300      	moveq	r3, #0
 8001fda:	b2db      	uxtb	r3, r3
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d001      	beq.n	8001fe4 <_ZL19MX_USART3_UART_Initv+0x50>
  {
    Error_Handler();
 8001fe0:	f000 f918 	bl	8002214 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001fe4:	bf00      	nop
 8001fe6:	bd80      	pop	{r7, pc}
 8001fe8:	20011acc 	.word	0x20011acc
 8001fec:	40004800 	.word	0x40004800

08001ff0 <_ZL22MX_USB_OTG_FS_PCD_Initv>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001ff4:	4b16      	ldr	r3, [pc, #88]	@ (8002050 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 8001ff6:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001ffa:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8001ffc:	4b14      	ldr	r3, [pc, #80]	@ (8002050 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 8001ffe:	2204      	movs	r2, #4
 8002000:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8002002:	4b13      	ldr	r3, [pc, #76]	@ (8002050 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 8002004:	2202      	movs	r2, #2
 8002006:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8002008:	4b11      	ldr	r3, [pc, #68]	@ (8002050 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 800200a:	2200      	movs	r2, #0
 800200c:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800200e:	4b10      	ldr	r3, [pc, #64]	@ (8002050 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 8002010:	2202      	movs	r2, #2
 8002012:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8002014:	4b0e      	ldr	r3, [pc, #56]	@ (8002050 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 8002016:	2201      	movs	r2, #1
 8002018:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800201a:	4b0d      	ldr	r3, [pc, #52]	@ (8002050 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 800201c:	2200      	movs	r2, #0
 800201e:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8002020:	4b0b      	ldr	r3, [pc, #44]	@ (8002050 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 8002022:	2200      	movs	r2, #0
 8002024:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8002026:	4b0a      	ldr	r3, [pc, #40]	@ (8002050 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 8002028:	2201      	movs	r2, #1
 800202a:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800202c:	4b08      	ldr	r3, [pc, #32]	@ (8002050 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 800202e:	2200      	movs	r2, #0
 8002030:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8002032:	4807      	ldr	r0, [pc, #28]	@ (8002050 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 8002034:	f003 fc0c 	bl	8005850 <HAL_PCD_Init>
 8002038:	4603      	mov	r3, r0
 800203a:	2b00      	cmp	r3, #0
 800203c:	bf14      	ite	ne
 800203e:	2301      	movne	r3, #1
 8002040:	2300      	moveq	r3, #0
 8002042:	b2db      	uxtb	r3, r3
 8002044:	2b00      	cmp	r3, #0
 8002046:	d001      	beq.n	800204c <_ZL22MX_USB_OTG_FS_PCD_Initv+0x5c>
  {
    Error_Handler();
 8002048:	f000 f8e4 	bl	8002214 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 800204c:	bf00      	nop
 800204e:	bd80      	pop	{r7, pc}
 8002050:	20011b14 	.word	0x20011b14

08002054 <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b082      	sub	sp, #8
 8002058:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800205a:	2300      	movs	r3, #0
 800205c:	607b      	str	r3, [r7, #4]
 800205e:	4b0c      	ldr	r3, [pc, #48]	@ (8002090 <_ZL11MX_DMA_Initv+0x3c>)
 8002060:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002062:	4a0b      	ldr	r2, [pc, #44]	@ (8002090 <_ZL11MX_DMA_Initv+0x3c>)
 8002064:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002068:	6313      	str	r3, [r2, #48]	@ 0x30
 800206a:	4b09      	ldr	r3, [pc, #36]	@ (8002090 <_ZL11MX_DMA_Initv+0x3c>)
 800206c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800206e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002072:	607b      	str	r3, [r7, #4]
 8002074:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8002076:	2200      	movs	r2, #0
 8002078:	2100      	movs	r1, #0
 800207a:	200e      	movs	r0, #14
 800207c:	f001 fd89 	bl	8003b92 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8002080:	200e      	movs	r0, #14
 8002082:	f001 fda2 	bl	8003bca <HAL_NVIC_EnableIRQ>

}
 8002086:	bf00      	nop
 8002088:	3708      	adds	r7, #8
 800208a:	46bd      	mov	sp, r7
 800208c:	bd80      	pop	{r7, pc}
 800208e:	bf00      	nop
 8002090:	40023800 	.word	0x40023800

08002094 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b08c      	sub	sp, #48	@ 0x30
 8002098:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800209a:	f107 031c 	add.w	r3, r7, #28
 800209e:	2200      	movs	r2, #0
 80020a0:	601a      	str	r2, [r3, #0]
 80020a2:	605a      	str	r2, [r3, #4]
 80020a4:	609a      	str	r2, [r3, #8]
 80020a6:	60da      	str	r2, [r3, #12]
 80020a8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80020aa:	2300      	movs	r3, #0
 80020ac:	61bb      	str	r3, [r7, #24]
 80020ae:	4b55      	ldr	r3, [pc, #340]	@ (8002204 <_ZL12MX_GPIO_Initv+0x170>)
 80020b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020b2:	4a54      	ldr	r2, [pc, #336]	@ (8002204 <_ZL12MX_GPIO_Initv+0x170>)
 80020b4:	f043 0304 	orr.w	r3, r3, #4
 80020b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80020ba:	4b52      	ldr	r3, [pc, #328]	@ (8002204 <_ZL12MX_GPIO_Initv+0x170>)
 80020bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020be:	f003 0304 	and.w	r3, r3, #4
 80020c2:	61bb      	str	r3, [r7, #24]
 80020c4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80020c6:	2300      	movs	r3, #0
 80020c8:	617b      	str	r3, [r7, #20]
 80020ca:	4b4e      	ldr	r3, [pc, #312]	@ (8002204 <_ZL12MX_GPIO_Initv+0x170>)
 80020cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ce:	4a4d      	ldr	r2, [pc, #308]	@ (8002204 <_ZL12MX_GPIO_Initv+0x170>)
 80020d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80020d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80020d6:	4b4b      	ldr	r3, [pc, #300]	@ (8002204 <_ZL12MX_GPIO_Initv+0x170>)
 80020d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80020de:	617b      	str	r3, [r7, #20]
 80020e0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80020e2:	2300      	movs	r3, #0
 80020e4:	613b      	str	r3, [r7, #16]
 80020e6:	4b47      	ldr	r3, [pc, #284]	@ (8002204 <_ZL12MX_GPIO_Initv+0x170>)
 80020e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ea:	4a46      	ldr	r2, [pc, #280]	@ (8002204 <_ZL12MX_GPIO_Initv+0x170>)
 80020ec:	f043 0301 	orr.w	r3, r3, #1
 80020f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80020f2:	4b44      	ldr	r3, [pc, #272]	@ (8002204 <_ZL12MX_GPIO_Initv+0x170>)
 80020f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020f6:	f003 0301 	and.w	r3, r3, #1
 80020fa:	613b      	str	r3, [r7, #16]
 80020fc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80020fe:	2300      	movs	r3, #0
 8002100:	60fb      	str	r3, [r7, #12]
 8002102:	4b40      	ldr	r3, [pc, #256]	@ (8002204 <_ZL12MX_GPIO_Initv+0x170>)
 8002104:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002106:	4a3f      	ldr	r2, [pc, #252]	@ (8002204 <_ZL12MX_GPIO_Initv+0x170>)
 8002108:	f043 0302 	orr.w	r3, r3, #2
 800210c:	6313      	str	r3, [r2, #48]	@ 0x30
 800210e:	4b3d      	ldr	r3, [pc, #244]	@ (8002204 <_ZL12MX_GPIO_Initv+0x170>)
 8002110:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002112:	f003 0302 	and.w	r3, r3, #2
 8002116:	60fb      	str	r3, [r7, #12]
 8002118:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800211a:	2300      	movs	r3, #0
 800211c:	60bb      	str	r3, [r7, #8]
 800211e:	4b39      	ldr	r3, [pc, #228]	@ (8002204 <_ZL12MX_GPIO_Initv+0x170>)
 8002120:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002122:	4a38      	ldr	r2, [pc, #224]	@ (8002204 <_ZL12MX_GPIO_Initv+0x170>)
 8002124:	f043 0308 	orr.w	r3, r3, #8
 8002128:	6313      	str	r3, [r2, #48]	@ 0x30
 800212a:	4b36      	ldr	r3, [pc, #216]	@ (8002204 <_ZL12MX_GPIO_Initv+0x170>)
 800212c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800212e:	f003 0308 	and.w	r3, r3, #8
 8002132:	60bb      	str	r3, [r7, #8]
 8002134:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002136:	2300      	movs	r3, #0
 8002138:	607b      	str	r3, [r7, #4]
 800213a:	4b32      	ldr	r3, [pc, #200]	@ (8002204 <_ZL12MX_GPIO_Initv+0x170>)
 800213c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800213e:	4a31      	ldr	r2, [pc, #196]	@ (8002204 <_ZL12MX_GPIO_Initv+0x170>)
 8002140:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002144:	6313      	str	r3, [r2, #48]	@ 0x30
 8002146:	4b2f      	ldr	r3, [pc, #188]	@ (8002204 <_ZL12MX_GPIO_Initv+0x170>)
 8002148:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800214a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800214e:	607b      	str	r3, [r7, #4]
 8002150:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 8002152:	2200      	movs	r2, #0
 8002154:	2101      	movs	r1, #1
 8002156:	482c      	ldr	r0, [pc, #176]	@ (8002208 <_ZL12MX_GPIO_Initv+0x174>)
 8002158:	f002 fdbe 	bl	8004cd8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_11
 800215c:	2200      	movs	r2, #0
 800215e:	f64c 71fb 	movw	r1, #53243	@ 0xcffb
 8002162:	482a      	ldr	r0, [pc, #168]	@ (800220c <_ZL12MX_GPIO_Initv+0x178>)
 8002164:	f002 fdb8 	bl	8004cd8 <HAL_GPIO_WritePin>
                          |LD3_Pin|GPIO_PIN_15|GPIO_PIN_3|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_6|LD2_Pin|GPIO_PIN_8
                          |GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8002168:	2200      	movs	r2, #0
 800216a:	2140      	movs	r1, #64	@ 0x40
 800216c:	4828      	ldr	r0, [pc, #160]	@ (8002210 <_ZL12MX_GPIO_Initv+0x17c>)
 800216e:	f002 fdb3 	bl	8004cd8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8002172:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002176:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002178:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800217c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800217e:	2300      	movs	r3, #0
 8002180:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8002182:	f107 031c 	add.w	r3, r7, #28
 8002186:	4619      	mov	r1, r3
 8002188:	481f      	ldr	r0, [pc, #124]	@ (8002208 <_ZL12MX_GPIO_Initv+0x174>)
 800218a:	f002 fbf9 	bl	8004980 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800218e:	2301      	movs	r3, #1
 8002190:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002192:	2301      	movs	r3, #1
 8002194:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002196:	2300      	movs	r3, #0
 8002198:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800219a:	2300      	movs	r3, #0
 800219c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800219e:	f107 031c 	add.w	r3, r7, #28
 80021a2:	4619      	mov	r1, r3
 80021a4:	4818      	ldr	r0, [pc, #96]	@ (8002208 <_ZL12MX_GPIO_Initv+0x174>)
 80021a6:	f002 fbeb 	bl	8004980 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin PB1 PB10 PB11
                           LD3_Pin PB15 PB3 PB4
                           PB5 PB6 LD2_Pin PB8
                           PB9 */
  GPIO_InitStruct.Pin = LD1_Pin|GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_11
 80021aa:	f64c 73fb 	movw	r3, #53243	@ 0xcffb
 80021ae:	61fb      	str	r3, [r7, #28]
                          |LD3_Pin|GPIO_PIN_15|GPIO_PIN_3|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_6|LD2_Pin|GPIO_PIN_8
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021b0:	2301      	movs	r3, #1
 80021b2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021b4:	2300      	movs	r3, #0
 80021b6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021b8:	2300      	movs	r3, #0
 80021ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021bc:	f107 031c 	add.w	r3, r7, #28
 80021c0:	4619      	mov	r1, r3
 80021c2:	4812      	ldr	r0, [pc, #72]	@ (800220c <_ZL12MX_GPIO_Initv+0x178>)
 80021c4:	f002 fbdc 	bl	8004980 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80021c8:	2340      	movs	r3, #64	@ 0x40
 80021ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021cc:	2301      	movs	r3, #1
 80021ce:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021d0:	2300      	movs	r3, #0
 80021d2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021d4:	2300      	movs	r3, #0
 80021d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80021d8:	f107 031c 	add.w	r3, r7, #28
 80021dc:	4619      	mov	r1, r3
 80021de:	480c      	ldr	r0, [pc, #48]	@ (8002210 <_ZL12MX_GPIO_Initv+0x17c>)
 80021e0:	f002 fbce 	bl	8004980 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80021e4:	2380      	movs	r3, #128	@ 0x80
 80021e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80021e8:	2300      	movs	r3, #0
 80021ea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ec:	2300      	movs	r3, #0
 80021ee:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80021f0:	f107 031c 	add.w	r3, r7, #28
 80021f4:	4619      	mov	r1, r3
 80021f6:	4806      	ldr	r0, [pc, #24]	@ (8002210 <_ZL12MX_GPIO_Initv+0x17c>)
 80021f8:	f002 fbc2 	bl	8004980 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80021fc:	bf00      	nop
 80021fe:	3730      	adds	r7, #48	@ 0x30
 8002200:	46bd      	mov	sp, r7
 8002202:	bd80      	pop	{r7, pc}
 8002204:	40023800 	.word	0x40023800
 8002208:	40020800 	.word	0x40020800
 800220c:	40020400 	.word	0x40020400
 8002210:	40021800 	.word	0x40021800

08002214 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002214:	b480      	push	{r7}
 8002216:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002218:	b672      	cpsid	i
}
 800221a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800221c:	bf00      	nop
 800221e:	e7fd      	b.n	800221c <Error_Handler+0x8>

08002220 <_ZSt5roundIlEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>:

#ifndef __CORRECT_ISO_CPP11_MATH_H_PROTO_INT
  template<typename _Tp>
    constexpr typename __gnu_cxx::__enable_if<__is_integer<_Tp>::__value, 
                                              double>::__type
    round(_Tp __x)
 8002220:	b580      	push	{r7, lr}
 8002222:	b082      	sub	sp, #8
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
    { return __builtin_round(__x); }
 8002228:	6878      	ldr	r0, [r7, #4]
 800222a:	f7fe f9eb 	bl	8000604 <__aeabi_i2d>
 800222e:	4602      	mov	r2, r0
 8002230:	460b      	mov	r3, r1
 8002232:	ec43 2b17 	vmov	d7, r2, r3
 8002236:	eeb0 0a47 	vmov.f32	s0, s14
 800223a:	eef0 0a67 	vmov.f32	s1, s15
 800223e:	3708      	adds	r7, #8
 8002240:	46bd      	mov	sp, r7
 8002242:	bd80      	pop	{r7, pc}

08002244 <_Z41__static_initialization_and_destruction_0v>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 8002244:	b598      	push	{r3, r4, r7, lr}
 8002246:	af00      	add	r7, sp, #0
LEDArray bar(GPIOB,pins,10);
 8002248:	230a      	movs	r3, #10
 800224a:	4a10      	ldr	r2, [pc, #64]	@ (800228c <_Z41__static_initialization_and_destruction_0v+0x48>)
 800224c:	4910      	ldr	r1, [pc, #64]	@ (8002290 <_Z41__static_initialization_and_destruction_0v+0x4c>)
 800224e:	4811      	ldr	r0, [pc, #68]	@ (8002294 <_Z41__static_initialization_and_destruction_0v+0x50>)
 8002250:	f7fe ff00 	bl	8001054 <_ZN8LEDArrayC1EP12GPIO_TypeDefPth>
MFCC* mfcc = new MFCC(MFCC_OUT_SIZE, MFCC_IN_SIZE, 2);
 8002254:	2034      	movs	r0, #52	@ 0x34
 8002256:	f00a fac9 	bl	800c7ec <_Znwj>
 800225a:	4603      	mov	r3, r0
 800225c:	461c      	mov	r4, r3
 800225e:	2302      	movs	r3, #2
 8002260:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8002264:	210a      	movs	r1, #10
 8002266:	4620      	mov	r0, r4
 8002268:	f000 f862 	bl	8002330 <_ZN4MFCCC1Eiii>
 800226c:	4b0a      	ldr	r3, [pc, #40]	@ (8002298 <_Z41__static_initialization_and_destruction_0v+0x54>)
 800226e:	601c      	str	r4, [r3, #0]
KWS* kws=new KWS();
 8002270:	f246 0078 	movw	r0, #24696	@ 0x6078
 8002274:	f00a faba 	bl	800c7ec <_Znwj>
 8002278:	4603      	mov	r3, r0
 800227a:	461c      	mov	r4, r3
 800227c:	4620      	mov	r0, r4
 800227e:	f7ff f857 	bl	8001330 <_ZN3KWSC1Ev>
 8002282:	4b06      	ldr	r3, [pc, #24]	@ (800229c <_Z41__static_initialization_and_destruction_0v+0x58>)
 8002284:	601c      	str	r4, [r3, #0]
}
 8002286:	bf00      	nop
 8002288:	bd98      	pop	{r3, r4, r7, pc}
 800228a:	bf00      	nop
 800228c:	20000000 	.word	0x20000000
 8002290:	40020400 	.word	0x40020400
 8002294:	20011730 	.word	0x20011730
 8002298:	20011764 	.word	0x20011764
 800229c:	20011768 	.word	0x20011768

080022a0 <_Z41__static_initialization_and_destruction_1v>:
 80022a0:	b580      	push	{r7, lr}
 80022a2:	af00      	add	r7, sp, #0
LEDArray bar(GPIOB,pins,10);
 80022a4:	4802      	ldr	r0, [pc, #8]	@ (80022b0 <_Z41__static_initialization_and_destruction_1v+0x10>)
 80022a6:	f7fe ff43 	bl	8001130 <_ZN8LEDArrayD1Ev>
}
 80022aa:	bf00      	nop
 80022ac:	bd80      	pop	{r7, pc}
 80022ae:	bf00      	nop
 80022b0:	20011730 	.word	0x20011730

080022b4 <_GLOBAL__sub_I_audioReady>:
 80022b4:	b580      	push	{r7, lr}
 80022b6:	af00      	add	r7, sp, #0
 80022b8:	f7ff ffc4 	bl	8002244 <_Z41__static_initialization_and_destruction_0v>
 80022bc:	bd80      	pop	{r7, pc}

080022be <_GLOBAL__sub_D_audioReady>:
 80022be:	b580      	push	{r7, lr}
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	f7ff ffed 	bl	80022a0 <_Z41__static_initialization_and_destruction_1v>
 80022c6:	bd80      	pop	{r7, pc}

080022c8 <_ZSt5roundf>:
  { return __builtin_roundf(__x); }
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b082      	sub	sp, #8
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	ed87 0a01 	vstr	s0, [r7, #4]
 80022d2:	ed97 0a01 	vldr	s0, [r7, #4]
 80022d6:	f00a fd63 	bl	800cda0 <roundf>
 80022da:	eef0 7a40 	vmov.f32	s15, s0
 80022de:	eeb0 0a67 	vmov.f32	s0, s15
 80022e2:	3708      	adds	r7, #8
 80022e4:	46bd      	mov	sp, r7
 80022e6:	bd80      	pop	{r7, pc}

080022e8 <_ZN4MFCC8MelScaleEf>:

	    static inline float InverseMelScale(float mel_freq) {
	          return 700.0f * (expf (mel_freq / 1127.0f) - 1.0f);
	        }

	        static inline float MelScale(float freq) {
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b082      	sub	sp, #8
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	ed87 0a01 	vstr	s0, [r7, #4]
	          return 1127.0f * logf (1.0f + freq / 700.0f);
 80022f2:	ed97 7a01 	vldr	s14, [r7, #4]
 80022f6:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 8002324 <_ZN4MFCC8MelScaleEf+0x3c>
 80022fa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80022fe:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002302:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002306:	eeb0 0a67 	vmov.f32	s0, s15
 800230a:	f00a fc25 	bl	800cb58 <logf>
 800230e:	eef0 7a40 	vmov.f32	s15, s0
 8002312:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 8002328 <_ZN4MFCC8MelScaleEf+0x40>
 8002316:	ee67 7a87 	vmul.f32	s15, s15, s14
	        }
 800231a:	eeb0 0a67 	vmov.f32	s0, s15
 800231e:	3708      	adds	r7, #8
 8002320:	46bd      	mov	sp, r7
 8002322:	bd80      	pop	{r7, pc}
 8002324:	442f0000 	.word	0x442f0000
 8002328:	448ce000 	.word	0x448ce000
 800232c:	00000000 	.word	0x00000000

08002330 <_ZN4MFCCC1Eiii>:
#include <string.h>

#include "mfcc.h"
#include "float.h"

MFCC::MFCC(int num_mfcc_features, int frame_len, int mfcc_dec_bits)
 8002330:	b5b0      	push	{r4, r5, r7, lr}
 8002332:	b086      	sub	sp, #24
 8002334:	af00      	add	r7, sp, #0
 8002336:	60f8      	str	r0, [r7, #12]
 8002338:	60b9      	str	r1, [r7, #8]
 800233a:	607a      	str	r2, [r7, #4]
 800233c:	603b      	str	r3, [r7, #0]
	:num_mfcc_features(num_mfcc_features),
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	68ba      	ldr	r2, [r7, #8]
 8002342:	601a      	str	r2, [r3, #0]
	 frame_len(frame_len),
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	687a      	ldr	r2, [r7, #4]
 8002348:	605a      	str	r2, [r3, #4]
	 mfcc_dec_bits(mfcc_dec_bits)
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	683a      	ldr	r2, [r7, #0]
 800234e:	60da      	str	r2, [r3, #12]
{

	// Round-up to nearest power of 2.
	frame_len_padded = pow(2,ceil((log(frame_len)/log(2))));
 8002350:	6878      	ldr	r0, [r7, #4]
 8002352:	f000 fc91 	bl	8002c78 <_ZSt3logIiEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 8002356:	ec55 4b10 	vmov	r4, r5, d0
 800235a:	2002      	movs	r0, #2
 800235c:	f000 fc8c 	bl	8002c78 <_ZSt3logIiEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 8002360:	ec53 2b10 	vmov	r2, r3, d0
 8002364:	4620      	mov	r0, r4
 8002366:	4629      	mov	r1, r5
 8002368:	f7fe fae0 	bl	800092c <__aeabi_ddiv>
 800236c:	4602      	mov	r2, r0
 800236e:	460b      	mov	r3, r1
 8002370:	ec43 2b17 	vmov	d7, r2, r3
 8002374:	eeb0 0a47 	vmov.f32	s0, s14
 8002378:	eef0 0a67 	vmov.f32	s1, s15
 800237c:	f00a fc94 	bl	800cca8 <ceil>
 8002380:	eeb0 7a40 	vmov.f32	s14, s0
 8002384:	eef0 7a60 	vmov.f32	s15, s1
 8002388:	eeb0 0a47 	vmov.f32	s0, s14
 800238c:	eef0 0a67 	vmov.f32	s1, s15
 8002390:	2002      	movs	r0, #2
 8002392:	f000 fc89 	bl	8002ca8 <_ZSt3powIidEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8002396:	ec53 2b10 	vmov	r2, r3, d0
 800239a:	4610      	mov	r0, r2
 800239c:	4619      	mov	r1, r3
 800239e:	f7fe fc4b 	bl	8000c38 <__aeabi_d2iz>
 80023a2:	4602      	mov	r2, r0
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	609a      	str	r2, [r3, #8]

	frame = new float[frame_len_padded];
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	689b      	ldr	r3, [r3, #8]
 80023ac:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
 80023b0:	4293      	cmp	r3, r2
 80023b2:	d201      	bcs.n	80023b8 <_ZN4MFCCC1Eiii+0x88>
 80023b4:	009b      	lsls	r3, r3, #2
 80023b6:	e001      	b.n	80023bc <_ZN4MFCCC1Eiii+0x8c>
 80023b8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80023bc:	4618      	mov	r0, r3
 80023be:	f00a fa26 	bl	800c80e <_Znaj>
 80023c2:	4603      	mov	r3, r0
 80023c4:	461a      	mov	r2, r3
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	611a      	str	r2, [r3, #16]
	buffer = new float[frame_len_padded];
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	689b      	ldr	r3, [r3, #8]
 80023ce:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
 80023d2:	4293      	cmp	r3, r2
 80023d4:	d201      	bcs.n	80023da <_ZN4MFCCC1Eiii+0xaa>
 80023d6:	009b      	lsls	r3, r3, #2
 80023d8:	e001      	b.n	80023de <_ZN4MFCCC1Eiii+0xae>
 80023da:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80023de:	4618      	mov	r0, r3
 80023e0:	f00a fa15 	bl	800c80e <_Znaj>
 80023e4:	4603      	mov	r3, r0
 80023e6:	461a      	mov	r2, r3
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	615a      	str	r2, [r3, #20]
	mel_energies = new float[NUM_FBANK_BINS];
 80023ec:	20a0      	movs	r0, #160	@ 0xa0
 80023ee:	f00a fa0e 	bl	800c80e <_Znaj>
 80023f2:	4603      	mov	r3, r0
 80023f4:	461a      	mov	r2, r3
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	619a      	str	r2, [r3, #24]

	//create window function
	window_func = new float[frame_len];
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
 8002400:	4293      	cmp	r3, r2
 8002402:	d201      	bcs.n	8002408 <_ZN4MFCCC1Eiii+0xd8>
 8002404:	009b      	lsls	r3, r3, #2
 8002406:	e001      	b.n	800240c <_ZN4MFCCC1Eiii+0xdc>
 8002408:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800240c:	4618      	mov	r0, r3
 800240e:	f00a f9fe 	bl	800c80e <_Znaj>
 8002412:	4603      	mov	r3, r0
 8002414:	461a      	mov	r2, r3
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	61da      	str	r2, [r3, #28]
	for (int i = 0; i < frame_len; i++)
 800241a:	2300      	movs	r3, #0
 800241c:	617b      	str	r3, [r7, #20]
 800241e:	e042      	b.n	80024a6 <_ZN4MFCCC1Eiii+0x176>
		window_func[i] = 0.5 - 0.5*cos(M_2PI * ((float)i) / (frame_len));
 8002420:	697b      	ldr	r3, [r7, #20]
 8002422:	ee07 3a90 	vmov	s15, r3
 8002426:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800242a:	ee17 0a90 	vmov	r0, s15
 800242e:	f7fe f8fb 	bl	8000628 <__aeabi_f2d>
 8002432:	a338      	add	r3, pc, #224	@ (adr r3, 8002514 <_ZN4MFCCC1Eiii+0x1e4>)
 8002434:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002438:	f7fe f94e 	bl	80006d8 <__aeabi_dmul>
 800243c:	4602      	mov	r2, r0
 800243e:	460b      	mov	r3, r1
 8002440:	4614      	mov	r4, r2
 8002442:	461d      	mov	r5, r3
 8002444:	6878      	ldr	r0, [r7, #4]
 8002446:	f7fe f8dd 	bl	8000604 <__aeabi_i2d>
 800244a:	4602      	mov	r2, r0
 800244c:	460b      	mov	r3, r1
 800244e:	4620      	mov	r0, r4
 8002450:	4629      	mov	r1, r5
 8002452:	f7fe fa6b 	bl	800092c <__aeabi_ddiv>
 8002456:	4602      	mov	r2, r0
 8002458:	460b      	mov	r3, r1
 800245a:	ec43 2b17 	vmov	d7, r2, r3
 800245e:	eeb0 0a47 	vmov.f32	s0, s14
 8002462:	eef0 0a67 	vmov.f32	s1, s15
 8002466:	f00a fb23 	bl	800cab0 <cos>
 800246a:	ec51 0b10 	vmov	r0, r1, d0
 800246e:	f04f 0200 	mov.w	r2, #0
 8002472:	4b27      	ldr	r3, [pc, #156]	@ (8002510 <_ZN4MFCCC1Eiii+0x1e0>)
 8002474:	f7fe f930 	bl	80006d8 <__aeabi_dmul>
 8002478:	4602      	mov	r2, r0
 800247a:	460b      	mov	r3, r1
 800247c:	f04f 0000 	mov.w	r0, #0
 8002480:	4923      	ldr	r1, [pc, #140]	@ (8002510 <_ZN4MFCCC1Eiii+0x1e0>)
 8002482:	f7fd ff71 	bl	8000368 <__aeabi_dsub>
 8002486:	4602      	mov	r2, r0
 8002488:	460b      	mov	r3, r1
 800248a:	4610      	mov	r0, r2
 800248c:	4619      	mov	r1, r3
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	69da      	ldr	r2, [r3, #28]
 8002492:	697b      	ldr	r3, [r7, #20]
 8002494:	009b      	lsls	r3, r3, #2
 8002496:	18d4      	adds	r4, r2, r3
 8002498:	f7fe fbf6 	bl	8000c88 <__aeabi_d2f>
 800249c:	4603      	mov	r3, r0
 800249e:	6023      	str	r3, [r4, #0]
	for (int i = 0; i < frame_len; i++)
 80024a0:	697b      	ldr	r3, [r7, #20]
 80024a2:	3301      	adds	r3, #1
 80024a4:	617b      	str	r3, [r7, #20]
 80024a6:	697a      	ldr	r2, [r7, #20]
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	429a      	cmp	r2, r3
 80024ac:	dbb8      	blt.n	8002420 <_ZN4MFCCC1Eiii+0xf0>

	//create mel filterbank
	fbank_filter_first = new int32_t[NUM_FBANK_BINS];
 80024ae:	20a0      	movs	r0, #160	@ 0xa0
 80024b0:	f00a f9ad 	bl	800c80e <_Znaj>
 80024b4:	4603      	mov	r3, r0
 80024b6:	461a      	mov	r2, r3
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	621a      	str	r2, [r3, #32]
	fbank_filter_last = new int32_t[NUM_FBANK_BINS];;
 80024bc:	20a0      	movs	r0, #160	@ 0xa0
 80024be:	f00a f9a6 	bl	800c80e <_Znaj>
 80024c2:	4603      	mov	r3, r0
 80024c4:	461a      	mov	r2, r3
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	625a      	str	r2, [r3, #36]	@ 0x24
	mel_fbank = create_mel_fbank();
 80024ca:	68f8      	ldr	r0, [r7, #12]
 80024cc:	f000 f8d6 	bl	800267c <_ZN4MFCC16create_mel_fbankEv>
 80024d0:	4602      	mov	r2, r0
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	629a      	str	r2, [r3, #40]	@ 0x28

	//create DCT matrix
	dct_matrix = create_dct_matrix(NUM_FBANK_BINS, num_mfcc_features);
 80024d6:	68ba      	ldr	r2, [r7, #8]
 80024d8:	2128      	movs	r1, #40	@ 0x28
 80024da:	68f8      	ldr	r0, [r7, #12]
 80024dc:	f000 f820 	bl	8002520 <_ZN4MFCC17create_dct_matrixEll>
 80024e0:	4602      	mov	r2, r0
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	62da      	str	r2, [r3, #44]	@ 0x2c

	//initialize FFT
	rfft = new arm_rfft_fast_instance_f32;
 80024e6:	2018      	movs	r0, #24
 80024e8:	f00a f980 	bl	800c7ec <_Znwj>
 80024ec:	4603      	mov	r3, r0
 80024ee:	461a      	mov	r2, r3
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	631a      	str	r2, [r3, #48]	@ 0x30
	arm_rfft_fast_init_f32(rfft, frame_len_padded);
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	689b      	ldr	r3, [r3, #8]
 80024fc:	b29b      	uxth	r3, r3
 80024fe:	4619      	mov	r1, r3
 8002500:	4610      	mov	r0, r2
 8002502:	f009 f98f 	bl	800b824 <arm_rfft_fast_init_f32>

}
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	4618      	mov	r0, r3
 800250a:	3718      	adds	r7, #24
 800250c:	46bd      	mov	sp, r7
 800250e:	bdb0      	pop	{r4, r5, r7, pc}
 8002510:	3fe00000 	.word	0x3fe00000
 8002514:	54442d18 	.word	0x54442d18
 8002518:	401921fb 	.word	0x401921fb
 800251c:	00000000 	.word	0x00000000

08002520 <_ZN4MFCC17create_dct_matrixEll>:
	for(int i=0;i<NUM_FBANK_BINS;i++)
		delete mel_fbank[i];
	delete mel_fbank;
}

float * MFCC::create_dct_matrix(int32_t input_length, int32_t coefficient_count) {
 8002520:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002524:	b08a      	sub	sp, #40	@ 0x28
 8002526:	af00      	add	r7, sp, #0
 8002528:	60f8      	str	r0, [r7, #12]
 800252a:	60b9      	str	r1, [r7, #8]
 800252c:	607a      	str	r2, [r7, #4]
	int32_t k, n;
	float * M = new float[input_length*coefficient_count];
 800252e:	68bb      	ldr	r3, [r7, #8]
 8002530:	687a      	ldr	r2, [r7, #4]
 8002532:	fb02 f303 	mul.w	r3, r2, r3
 8002536:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
 800253a:	4293      	cmp	r3, r2
 800253c:	d201      	bcs.n	8002542 <_ZN4MFCC17create_dct_matrixEll+0x22>
 800253e:	009b      	lsls	r3, r3, #2
 8002540:	e001      	b.n	8002546 <_ZN4MFCC17create_dct_matrixEll+0x26>
 8002542:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002546:	4618      	mov	r0, r3
 8002548:	f00a f961 	bl	800c80e <_Znaj>
 800254c:	4603      	mov	r3, r0
 800254e:	61fb      	str	r3, [r7, #28]
	float normalizer;
	arm_sqrt_f32(2.0/(float)input_length,&normalizer);
 8002550:	68bb      	ldr	r3, [r7, #8]
 8002552:	ee07 3a90 	vmov	s15, r3
 8002556:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800255a:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800255e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002562:	edc7 7a06 	vstr	s15, [r7, #24]
 8002566:	f107 0310 	add.w	r3, r7, #16
 800256a:	617b      	str	r3, [r7, #20]
   */
  CMSIS_INLINE __STATIC_INLINE arm_status arm_sqrt_f32(
  float32_t in,
  float32_t * pOut)
  {
    if (in >= 0.0f)
 800256c:	edd7 7a06 	vldr	s15, [r7, #24]
 8002570:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002574:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002578:	db09      	blt.n	800258e <_ZN4MFCC17create_dct_matrixEll+0x6e>
#if   (__FPU_USED == 1) && defined ( __CC_ARM   )
      *pOut = __sqrtf(in);
#elif (__FPU_USED == 1) && (defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050))
      *pOut = __builtin_sqrtf(in);
#elif (__FPU_USED == 1) && defined(__GNUC__)
      *pOut = __builtin_sqrtf(in);
 800257a:	ed97 0a06 	vldr	s0, [r7, #24]
 800257e:	f00a fb19 	bl	800cbb4 <sqrtf>
 8002582:	eef0 7a40 	vmov.f32	s15, s0
 8002586:	697b      	ldr	r3, [r7, #20]
 8002588:	edc3 7a00 	vstr	s15, [r3]
      __ASM("VSQRT.F32 %0,%1" : "=t"(*pOut) : "t"(in));
#else
      *pOut = sqrtf(in);
#endif

      return (ARM_MATH_SUCCESS);
 800258c:	e004      	b.n	8002598 <_ZN4MFCC17create_dct_matrixEll+0x78>
    }
    else
    {
      *pOut = 0.0f;
 800258e:	697b      	ldr	r3, [r7, #20]
 8002590:	f04f 0200 	mov.w	r2, #0
 8002594:	601a      	str	r2, [r3, #0]
      return (ARM_MATH_ARGUMENT_ERROR);
 8002596:	bf00      	nop
	for (k = 0; k < coefficient_count; k++) {
 8002598:	2300      	movs	r3, #0
 800259a:	627b      	str	r3, [r7, #36]	@ 0x24
 800259c:	e05c      	b.n	8002658 <_ZN4MFCC17create_dct_matrixEll+0x138>
		for (n = 0; n < input_length; n++) {
 800259e:	2300      	movs	r3, #0
 80025a0:	623b      	str	r3, [r7, #32]
 80025a2:	e052      	b.n	800264a <_ZN4MFCC17create_dct_matrixEll+0x12a>
			M[k*input_length+n] = normalizer * cos( ((double)M_PI)/input_length * (n + 0.5) * k );
 80025a4:	693b      	ldr	r3, [r7, #16]
 80025a6:	4618      	mov	r0, r3
 80025a8:	f7fe f83e 	bl	8000628 <__aeabi_f2d>
 80025ac:	4604      	mov	r4, r0
 80025ae:	460d      	mov	r5, r1
 80025b0:	68b8      	ldr	r0, [r7, #8]
 80025b2:	f7fe f827 	bl	8000604 <__aeabi_i2d>
 80025b6:	4602      	mov	r2, r0
 80025b8:	460b      	mov	r3, r1
 80025ba:	a12e      	add	r1, pc, #184	@ (adr r1, 8002674 <_ZN4MFCC17create_dct_matrixEll+0x154>)
 80025bc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80025c0:	f7fe f9b4 	bl	800092c <__aeabi_ddiv>
 80025c4:	4602      	mov	r2, r0
 80025c6:	460b      	mov	r3, r1
 80025c8:	4690      	mov	r8, r2
 80025ca:	4699      	mov	r9, r3
 80025cc:	6a38      	ldr	r0, [r7, #32]
 80025ce:	f7fe f819 	bl	8000604 <__aeabi_i2d>
 80025d2:	f04f 0200 	mov.w	r2, #0
 80025d6:	4b26      	ldr	r3, [pc, #152]	@ (8002670 <_ZN4MFCC17create_dct_matrixEll+0x150>)
 80025d8:	f7fd fec8 	bl	800036c <__adddf3>
 80025dc:	4602      	mov	r2, r0
 80025de:	460b      	mov	r3, r1
 80025e0:	4640      	mov	r0, r8
 80025e2:	4649      	mov	r1, r9
 80025e4:	f7fe f878 	bl	80006d8 <__aeabi_dmul>
 80025e8:	4602      	mov	r2, r0
 80025ea:	460b      	mov	r3, r1
 80025ec:	4690      	mov	r8, r2
 80025ee:	4699      	mov	r9, r3
 80025f0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80025f2:	f7fe f807 	bl	8000604 <__aeabi_i2d>
 80025f6:	4602      	mov	r2, r0
 80025f8:	460b      	mov	r3, r1
 80025fa:	4640      	mov	r0, r8
 80025fc:	4649      	mov	r1, r9
 80025fe:	f7fe f86b 	bl	80006d8 <__aeabi_dmul>
 8002602:	4602      	mov	r2, r0
 8002604:	460b      	mov	r3, r1
 8002606:	ec43 2b17 	vmov	d7, r2, r3
 800260a:	eeb0 0a47 	vmov.f32	s0, s14
 800260e:	eef0 0a67 	vmov.f32	s1, s15
 8002612:	f00a fa4d 	bl	800cab0 <cos>
 8002616:	ec53 2b10 	vmov	r2, r3, d0
 800261a:	4620      	mov	r0, r4
 800261c:	4629      	mov	r1, r5
 800261e:	f7fe f85b 	bl	80006d8 <__aeabi_dmul>
 8002622:	4602      	mov	r2, r0
 8002624:	460b      	mov	r3, r1
 8002626:	4610      	mov	r0, r2
 8002628:	4619      	mov	r1, r3
 800262a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800262c:	68ba      	ldr	r2, [r7, #8]
 800262e:	fb03 f202 	mul.w	r2, r3, r2
 8002632:	6a3b      	ldr	r3, [r7, #32]
 8002634:	4413      	add	r3, r2
 8002636:	009b      	lsls	r3, r3, #2
 8002638:	69fa      	ldr	r2, [r7, #28]
 800263a:	18d4      	adds	r4, r2, r3
 800263c:	f7fe fb24 	bl	8000c88 <__aeabi_d2f>
 8002640:	4603      	mov	r3, r0
 8002642:	6023      	str	r3, [r4, #0]
		for (n = 0; n < input_length; n++) {
 8002644:	6a3b      	ldr	r3, [r7, #32]
 8002646:	3301      	adds	r3, #1
 8002648:	623b      	str	r3, [r7, #32]
 800264a:	6a3a      	ldr	r2, [r7, #32]
 800264c:	68bb      	ldr	r3, [r7, #8]
 800264e:	429a      	cmp	r2, r3
 8002650:	dba8      	blt.n	80025a4 <_ZN4MFCC17create_dct_matrixEll+0x84>
	for (k = 0; k < coefficient_count; k++) {
 8002652:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002654:	3301      	adds	r3, #1
 8002656:	627b      	str	r3, [r7, #36]	@ 0x24
 8002658:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	429a      	cmp	r2, r3
 800265e:	db9e      	blt.n	800259e <_ZN4MFCC17create_dct_matrixEll+0x7e>
		}
	}
	return M;
 8002660:	69fb      	ldr	r3, [r7, #28]
}
 8002662:	4618      	mov	r0, r3
 8002664:	3728      	adds	r7, #40	@ 0x28
 8002666:	46bd      	mov	sp, r7
 8002668:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800266c:	f3af 8000 	nop.w
 8002670:	3fe00000 	.word	0x3fe00000
 8002674:	54442d18 	.word	0x54442d18
 8002678:	400921fb 	.word	0x400921fb

0800267c <_ZN4MFCC16create_mel_fbankEv>:

float ** MFCC::create_mel_fbank() {
 800267c:	b590      	push	{r4, r7, lr}
 800267e:	b095      	sub	sp, #84	@ 0x54
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]

	int32_t bin, i;

	int32_t num_fft_bins = frame_len_padded/2;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	689b      	ldr	r3, [r3, #8]
 8002688:	0fda      	lsrs	r2, r3, #31
 800268a:	4413      	add	r3, r2
 800268c:	105b      	asrs	r3, r3, #1
 800268e:	637b      	str	r3, [r7, #52]	@ 0x34
	float fft_bin_width = ((float)SAMP_FREQ) / frame_len_padded;
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	689b      	ldr	r3, [r3, #8]
 8002694:	ee07 3a90 	vmov	s15, r3
 8002698:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800269c:	eddf 6a92 	vldr	s13, [pc, #584]	@ 80028e8 <_ZN4MFCC16create_mel_fbankEv+0x26c>
 80026a0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80026a4:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
	float mel_low_freq = MelScale(MEL_LOW_FREQ);
 80026a8:	eeb3 0a04 	vmov.f32	s0, #52	@ 0x41a00000  20.0
 80026ac:	f7ff fe1c 	bl	80022e8 <_ZN4MFCC8MelScaleEf>
 80026b0:	ed87 0a0b 	vstr	s0, [r7, #44]	@ 0x2c
	float mel_high_freq = MelScale(MEL_HIGH_FREQ);
 80026b4:	ed9f 0a8d 	vldr	s0, [pc, #564]	@ 80028ec <_ZN4MFCC16create_mel_fbankEv+0x270>
 80026b8:	f7ff fe16 	bl	80022e8 <_ZN4MFCC8MelScaleEf>
 80026bc:	ed87 0a0a 	vstr	s0, [r7, #40]	@ 0x28
	float mel_freq_delta = (mel_high_freq - mel_low_freq) / (NUM_FBANK_BINS+1);
 80026c0:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 80026c4:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80026c8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80026cc:	eddf 6a88 	vldr	s13, [pc, #544]	@ 80028f0 <_ZN4MFCC16create_mel_fbankEv+0x274>
 80026d0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80026d4:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

	float *this_bin = new float[num_fft_bins];
 80026d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80026da:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
 80026de:	4293      	cmp	r3, r2
 80026e0:	d201      	bcs.n	80026e6 <_ZN4MFCC16create_mel_fbankEv+0x6a>
 80026e2:	009b      	lsls	r3, r3, #2
 80026e4:	e001      	b.n	80026ea <_ZN4MFCC16create_mel_fbankEv+0x6e>
 80026e6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80026ea:	4618      	mov	r0, r3
 80026ec:	f00a f88f 	bl	800c80e <_Znaj>
 80026f0:	4603      	mov	r3, r0
 80026f2:	623b      	str	r3, [r7, #32]

	float ** mel_fbank =  new float*[NUM_FBANK_BINS];
 80026f4:	20a0      	movs	r0, #160	@ 0xa0
 80026f6:	f00a f88a 	bl	800c80e <_Znaj>
 80026fa:	4603      	mov	r3, r0
 80026fc:	61fb      	str	r3, [r7, #28]

	for (bin = 0; bin < NUM_FBANK_BINS; bin++) {
 80026fe:	2300      	movs	r3, #0
 8002700:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002702:	e0e2      	b.n	80028ca <_ZN4MFCC16create_mel_fbankEv+0x24e>

		float left_mel = mel_low_freq + bin * mel_freq_delta;
 8002704:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002706:	ee07 3a90 	vmov	s15, r3
 800270a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800270e:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002712:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002716:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800271a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800271e:	edc7 7a06 	vstr	s15, [r7, #24]
		float center_mel = mel_low_freq + (bin + 1) * mel_freq_delta;
 8002722:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002724:	3301      	adds	r3, #1
 8002726:	ee07 3a90 	vmov	s15, r3
 800272a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800272e:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002732:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002736:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800273a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800273e:	edc7 7a05 	vstr	s15, [r7, #20]
		float right_mel = mel_low_freq + (bin + 2) * mel_freq_delta;
 8002742:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002744:	3302      	adds	r3, #2
 8002746:	ee07 3a90 	vmov	s15, r3
 800274a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800274e:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002752:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002756:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800275a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800275e:	edc7 7a04 	vstr	s15, [r7, #16]

		int32_t first_index = -1, last_index = -1;
 8002762:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002766:	647b      	str	r3, [r7, #68]	@ 0x44
 8002768:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800276c:	643b      	str	r3, [r7, #64]	@ 0x40

		for (i = 0; i < num_fft_bins; i++) {
 800276e:	2300      	movs	r3, #0
 8002770:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002772:	e064      	b.n	800283e <_ZN4MFCC16create_mel_fbankEv+0x1c2>

			float freq = (fft_bin_width * i);  // center freq of this fft bin.
 8002774:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002776:	ee07 3a90 	vmov	s15, r3
 800277a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800277e:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8002782:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002786:	edc7 7a03 	vstr	s15, [r7, #12]
			float mel = MelScale(freq);
 800278a:	ed97 0a03 	vldr	s0, [r7, #12]
 800278e:	f7ff fdab 	bl	80022e8 <_ZN4MFCC8MelScaleEf>
 8002792:	ed87 0a02 	vstr	s0, [r7, #8]
			this_bin[i] = 0.0;
 8002796:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002798:	009b      	lsls	r3, r3, #2
 800279a:	6a3a      	ldr	r2, [r7, #32]
 800279c:	4413      	add	r3, r2
 800279e:	f04f 0200 	mov.w	r2, #0
 80027a2:	601a      	str	r2, [r3, #0]

			if (mel > left_mel && mel < right_mel) {
 80027a4:	ed97 7a02 	vldr	s14, [r7, #8]
 80027a8:	edd7 7a06 	vldr	s15, [r7, #24]
 80027ac:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80027b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027b4:	dd40      	ble.n	8002838 <_ZN4MFCC16create_mel_fbankEv+0x1bc>
 80027b6:	ed97 7a02 	vldr	s14, [r7, #8]
 80027ba:	edd7 7a04 	vldr	s15, [r7, #16]
 80027be:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80027c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027c6:	d537      	bpl.n	8002838 <_ZN4MFCC16create_mel_fbankEv+0x1bc>
				float weight;
				if (mel <= center_mel) {
 80027c8:	ed97 7a02 	vldr	s14, [r7, #8]
 80027cc:	edd7 7a05 	vldr	s15, [r7, #20]
 80027d0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80027d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027d8:	d810      	bhi.n	80027fc <_ZN4MFCC16create_mel_fbankEv+0x180>
					weight = (mel - left_mel) / (center_mel - left_mel);
 80027da:	ed97 7a02 	vldr	s14, [r7, #8]
 80027de:	edd7 7a06 	vldr	s15, [r7, #24]
 80027e2:	ee77 6a67 	vsub.f32	s13, s14, s15
 80027e6:	ed97 7a05 	vldr	s14, [r7, #20]
 80027ea:	edd7 7a06 	vldr	s15, [r7, #24]
 80027ee:	ee37 7a67 	vsub.f32	s14, s14, s15
 80027f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80027f6:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
 80027fa:	e00f      	b.n	800281c <_ZN4MFCC16create_mel_fbankEv+0x1a0>
				} else {
					weight = (right_mel-mel) / (right_mel-center_mel);
 80027fc:	ed97 7a04 	vldr	s14, [r7, #16]
 8002800:	edd7 7a02 	vldr	s15, [r7, #8]
 8002804:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002808:	ed97 7a04 	vldr	s14, [r7, #16]
 800280c:	edd7 7a05 	vldr	s15, [r7, #20]
 8002810:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002814:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002818:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
				}
				this_bin[i] = weight;
 800281c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800281e:	009b      	lsls	r3, r3, #2
 8002820:	6a3a      	ldr	r2, [r7, #32]
 8002822:	4413      	add	r3, r2
 8002824:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002826:	601a      	str	r2, [r3, #0]
				if (first_index == -1)
 8002828:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800282a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800282e:	d101      	bne.n	8002834 <_ZN4MFCC16create_mel_fbankEv+0x1b8>
					first_index = i;
 8002830:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002832:	647b      	str	r3, [r7, #68]	@ 0x44
				last_index = i;
 8002834:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002836:	643b      	str	r3, [r7, #64]	@ 0x40
		for (i = 0; i < num_fft_bins; i++) {
 8002838:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800283a:	3301      	adds	r3, #1
 800283c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800283e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002840:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002842:	429a      	cmp	r2, r3
 8002844:	db96      	blt.n	8002774 <_ZN4MFCC16create_mel_fbankEv+0xf8>
			}
		}

		fbank_filter_first[bin] = first_index;
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	6a1a      	ldr	r2, [r3, #32]
 800284a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800284c:	009b      	lsls	r3, r3, #2
 800284e:	4413      	add	r3, r2
 8002850:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002852:	601a      	str	r2, [r3, #0]
		fbank_filter_last[bin] = last_index;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002858:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800285a:	009b      	lsls	r3, r3, #2
 800285c:	4413      	add	r3, r2
 800285e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002860:	601a      	str	r2, [r3, #0]
		mel_fbank[bin] = new float[last_index-first_index+1];
 8002862:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002864:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002866:	1ad3      	subs	r3, r2, r3
 8002868:	3301      	adds	r3, #1
 800286a:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
 800286e:	4293      	cmp	r3, r2
 8002870:	d201      	bcs.n	8002876 <_ZN4MFCC16create_mel_fbankEv+0x1fa>
 8002872:	009b      	lsls	r3, r3, #2
 8002874:	e001      	b.n	800287a <_ZN4MFCC16create_mel_fbankEv+0x1fe>
 8002876:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800287a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800287c:	0092      	lsls	r2, r2, #2
 800287e:	69f9      	ldr	r1, [r7, #28]
 8002880:	188c      	adds	r4, r1, r2
 8002882:	4618      	mov	r0, r3
 8002884:	f009 ffc3 	bl	800c80e <_Znaj>
 8002888:	4603      	mov	r3, r0
 800288a:	6023      	str	r3, [r4, #0]

		int32_t j = 0;
 800288c:	2300      	movs	r3, #0
 800288e:	63bb      	str	r3, [r7, #56]	@ 0x38
		//copy the part we care about
		for (i = first_index; i <= last_index; i++) {
 8002890:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002892:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002894:	e012      	b.n	80028bc <_ZN4MFCC16create_mel_fbankEv+0x240>
			mel_fbank[bin][j++] = this_bin[i];
 8002896:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002898:	009b      	lsls	r3, r3, #2
 800289a:	6a3a      	ldr	r2, [r7, #32]
 800289c:	441a      	add	r2, r3
 800289e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80028a0:	009b      	lsls	r3, r3, #2
 80028a2:	69f9      	ldr	r1, [r7, #28]
 80028a4:	440b      	add	r3, r1
 80028a6:	6819      	ldr	r1, [r3, #0]
 80028a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028aa:	1c58      	adds	r0, r3, #1
 80028ac:	63b8      	str	r0, [r7, #56]	@ 0x38
 80028ae:	009b      	lsls	r3, r3, #2
 80028b0:	440b      	add	r3, r1
 80028b2:	6812      	ldr	r2, [r2, #0]
 80028b4:	601a      	str	r2, [r3, #0]
		for (i = first_index; i <= last_index; i++) {
 80028b6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80028b8:	3301      	adds	r3, #1
 80028ba:	64bb      	str	r3, [r7, #72]	@ 0x48
 80028bc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80028be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80028c0:	429a      	cmp	r2, r3
 80028c2:	dde8      	ble.n	8002896 <_ZN4MFCC16create_mel_fbankEv+0x21a>
	for (bin = 0; bin < NUM_FBANK_BINS; bin++) {
 80028c4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80028c6:	3301      	adds	r3, #1
 80028c8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80028ca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80028cc:	2b27      	cmp	r3, #39	@ 0x27
 80028ce:	f77f af19 	ble.w	8002704 <_ZN4MFCC16create_mel_fbankEv+0x88>
		}
	}
	delete []this_bin;
 80028d2:	6a3b      	ldr	r3, [r7, #32]
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d002      	beq.n	80028de <_ZN4MFCC16create_mel_fbankEv+0x262>
 80028d8:	6a38      	ldr	r0, [r7, #32]
 80028da:	f009 ff85 	bl	800c7e8 <_ZdaPv>
	return mel_fbank;
 80028de:	69fb      	ldr	r3, [r7, #28]
}
 80028e0:	4618      	mov	r0, r3
 80028e2:	3754      	adds	r7, #84	@ 0x54
 80028e4:	46bd      	mov	sp, r7
 80028e6:	bd90      	pop	{r4, r7, pc}
 80028e8:	467a0000 	.word	0x467a0000
 80028ec:	457a0000 	.word	0x457a0000
 80028f0:	42240000 	.word	0x42240000

080028f4 <_ZN4MFCC12mfcc_computeEPKfPa>:

void MFCC::mfcc_compute(const float* audio_data, q7_t* mfcc_out) {
 80028f4:	b590      	push	{r4, r7, lr}
 80028f6:	b095      	sub	sp, #84	@ 0x54
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	60f8      	str	r0, [r7, #12]
 80028fc:	60b9      	str	r1, [r7, #8]
 80028fe:	607a      	str	r2, [r7, #4]

	int32_t i, j, bin;

	//TensorFlow way of normalizing .wav data to (-1,1)
	for (i = 0; i < frame_len; i++) {
 8002900:	2300      	movs	r3, #0
 8002902:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002904:	e013      	b.n	800292e <_ZN4MFCC12mfcc_computeEPKfPa+0x3a>
		frame[i] = (float)audio_data[i]/(1<<15);
 8002906:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002908:	009b      	lsls	r3, r3, #2
 800290a:	68ba      	ldr	r2, [r7, #8]
 800290c:	4413      	add	r3, r2
 800290e:	ed93 7a00 	vldr	s14, [r3]
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	691a      	ldr	r2, [r3, #16]
 8002916:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002918:	009b      	lsls	r3, r3, #2
 800291a:	4413      	add	r3, r2
 800291c:	eddf 6a9b 	vldr	s13, [pc, #620]	@ 8002b8c <_ZN4MFCC12mfcc_computeEPKfPa+0x298>
 8002920:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002924:	edc3 7a00 	vstr	s15, [r3]
	for (i = 0; i < frame_len; i++) {
 8002928:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800292a:	3301      	adds	r3, #1
 800292c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	685b      	ldr	r3, [r3, #4]
 8002932:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002934:	429a      	cmp	r2, r3
 8002936:	dbe6      	blt.n	8002906 <_ZN4MFCC12mfcc_computeEPKfPa+0x12>
	}
	//Fill up remaining with zeros
	memset(&frame[frame_len], 0, sizeof(float) * (frame_len_padded-frame_len));
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	691a      	ldr	r2, [r3, #16]
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	685b      	ldr	r3, [r3, #4]
 8002940:	009b      	lsls	r3, r3, #2
 8002942:	18d0      	adds	r0, r2, r3
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	689a      	ldr	r2, [r3, #8]
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	685b      	ldr	r3, [r3, #4]
 800294c:	1ad3      	subs	r3, r2, r3
 800294e:	009b      	lsls	r3, r3, #2
 8002950:	461a      	mov	r2, r3
 8002952:	2100      	movs	r1, #0
 8002954:	f00c fe32 	bl	800f5bc <memset>

	for (i = 0; i < frame_len; i++) {
 8002958:	2300      	movs	r3, #0
 800295a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800295c:	e019      	b.n	8002992 <_ZN4MFCC12mfcc_computeEPKfPa+0x9e>
		frame[i] *= window_func[i];
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	691a      	ldr	r2, [r3, #16]
 8002962:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002964:	009b      	lsls	r3, r3, #2
 8002966:	4413      	add	r3, r2
 8002968:	ed93 7a00 	vldr	s14, [r3]
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	69da      	ldr	r2, [r3, #28]
 8002970:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002972:	009b      	lsls	r3, r3, #2
 8002974:	4413      	add	r3, r2
 8002976:	edd3 7a00 	vldr	s15, [r3]
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	691a      	ldr	r2, [r3, #16]
 800297e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002980:	009b      	lsls	r3, r3, #2
 8002982:	4413      	add	r3, r2
 8002984:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002988:	edc3 7a00 	vstr	s15, [r3]
	for (i = 0; i < frame_len; i++) {
 800298c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800298e:	3301      	adds	r3, #1
 8002990:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	685b      	ldr	r3, [r3, #4]
 8002996:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002998:	429a      	cmp	r2, r3
 800299a:	dbe0      	blt.n	800295e <_ZN4MFCC12mfcc_computeEPKfPa+0x6a>
	}

	//Compute FFT
	arm_rfft_fast_f32(rfft, frame, buffer, 0);
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	6919      	ldr	r1, [r3, #16]
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	695a      	ldr	r2, [r3, #20]
 80029a8:	2300      	movs	r3, #0
 80029aa:	f008 ffbd 	bl	800b928 <arm_rfft_fast_f32>

	//Convert to power spectrum
	//frame is stored as [real0, realN/2-1, real1, im1, real2, im2, ...]
	int32_t half_dim = frame_len_padded/2;
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	689b      	ldr	r3, [r3, #8]
 80029b2:	0fda      	lsrs	r2, r3, #31
 80029b4:	4413      	add	r3, r2
 80029b6:	105b      	asrs	r3, r3, #1
 80029b8:	63bb      	str	r3, [r7, #56]	@ 0x38
	float first_energy = buffer[0] * buffer[0],
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	695b      	ldr	r3, [r3, #20]
 80029be:	ed93 7a00 	vldr	s14, [r3]
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	695b      	ldr	r3, [r3, #20]
 80029c6:	edd3 7a00 	vldr	s15, [r3]
 80029ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029ce:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
			last_energy =  buffer[1] * buffer[1];  // handle this special case
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	695b      	ldr	r3, [r3, #20]
 80029d6:	3304      	adds	r3, #4
 80029d8:	ed93 7a00 	vldr	s14, [r3]
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	695b      	ldr	r3, [r3, #20]
 80029e0:	3304      	adds	r3, #4
 80029e2:	edd3 7a00 	vldr	s15, [r3]
 80029e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029ea:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
	for (i = 1; i < half_dim; i++) {
 80029ee:	2301      	movs	r3, #1
 80029f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80029f2:	e022      	b.n	8002a3a <_ZN4MFCC12mfcc_computeEPKfPa+0x146>
		float real = buffer[i*2], im = buffer[i*2 + 1];
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	695a      	ldr	r2, [r3, #20]
 80029f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80029fa:	00db      	lsls	r3, r3, #3
 80029fc:	4413      	add	r3, r2
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	695a      	ldr	r2, [r3, #20]
 8002a06:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002a08:	00db      	lsls	r3, r3, #3
 8002a0a:	3304      	adds	r3, #4
 8002a0c:	4413      	add	r3, r2
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	623b      	str	r3, [r7, #32]
		buffer[i] = real*real + im*im;
 8002a12:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002a16:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8002a1a:	edd7 7a08 	vldr	s15, [r7, #32]
 8002a1e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	695a      	ldr	r2, [r3, #20]
 8002a26:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002a28:	009b      	lsls	r3, r3, #2
 8002a2a:	4413      	add	r3, r2
 8002a2c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a30:	edc3 7a00 	vstr	s15, [r3]
	for (i = 1; i < half_dim; i++) {
 8002a34:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002a36:	3301      	adds	r3, #1
 8002a38:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002a3a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002a3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002a3e:	429a      	cmp	r2, r3
 8002a40:	dbd8      	blt.n	80029f4 <_ZN4MFCC12mfcc_computeEPKfPa+0x100>
	}
	buffer[0] = first_energy;
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	695b      	ldr	r3, [r3, #20]
 8002a46:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002a48:	601a      	str	r2, [r3, #0]
	buffer[half_dim] = last_energy;
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	695a      	ldr	r2, [r3, #20]
 8002a4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002a50:	009b      	lsls	r3, r3, #2
 8002a52:	4413      	add	r3, r2
 8002a54:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002a56:	601a      	str	r2, [r3, #0]

	float sqrt_data;
	//Apply mel filterbanks
	for (bin = 0; bin < NUM_FBANK_BINS; bin++) {
 8002a58:	2300      	movs	r3, #0
 8002a5a:	647b      	str	r3, [r7, #68]	@ 0x44
 8002a5c:	e06c      	b.n	8002b38 <_ZN4MFCC12mfcc_computeEPKfPa+0x244>
		j = 0;
 8002a5e:	2300      	movs	r3, #0
 8002a60:	64bb      	str	r3, [r7, #72]	@ 0x48
		float mel_energy = 0;
 8002a62:	f04f 0300 	mov.w	r3, #0
 8002a66:	643b      	str	r3, [r7, #64]	@ 0x40
		int32_t first_index = fbank_filter_first[bin];
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	6a1a      	ldr	r2, [r3, #32]
 8002a6c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002a6e:	009b      	lsls	r3, r3, #2
 8002a70:	4413      	add	r3, r2
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	62fb      	str	r3, [r7, #44]	@ 0x2c
		int32_t last_index = fbank_filter_last[bin];
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002a7a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002a7c:	009b      	lsls	r3, r3, #2
 8002a7e:	4413      	add	r3, r2
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	62bb      	str	r3, [r7, #40]	@ 0x28
		for (i = first_index; i <= last_index; i++) {
 8002a84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a86:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002a88:	e039      	b.n	8002afe <_ZN4MFCC12mfcc_computeEPKfPa+0x20a>
			arm_sqrt_f32(buffer[i],&sqrt_data);
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	695a      	ldr	r2, [r3, #20]
 8002a8e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002a90:	009b      	lsls	r3, r3, #2
 8002a92:	4413      	add	r3, r2
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	61fb      	str	r3, [r7, #28]
 8002a98:	f107 0314 	add.w	r3, r7, #20
 8002a9c:	61bb      	str	r3, [r7, #24]
    if (in >= 0.0f)
 8002a9e:	edd7 7a07 	vldr	s15, [r7, #28]
 8002aa2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002aa6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002aaa:	db09      	blt.n	8002ac0 <_ZN4MFCC12mfcc_computeEPKfPa+0x1cc>
      *pOut = __builtin_sqrtf(in);
 8002aac:	ed97 0a07 	vldr	s0, [r7, #28]
 8002ab0:	f00a f880 	bl	800cbb4 <sqrtf>
 8002ab4:	eef0 7a40 	vmov.f32	s15, s0
 8002ab8:	69bb      	ldr	r3, [r7, #24]
 8002aba:	edc3 7a00 	vstr	s15, [r3]
      return (ARM_MATH_SUCCESS);
 8002abe:	e004      	b.n	8002aca <_ZN4MFCC12mfcc_computeEPKfPa+0x1d6>
      *pOut = 0.0f;
 8002ac0:	69bb      	ldr	r3, [r7, #24]
 8002ac2:	f04f 0200 	mov.w	r2, #0
 8002ac6:	601a      	str	r2, [r3, #0]
      return (ARM_MATH_ARGUMENT_ERROR);
 8002ac8:	bf00      	nop
			mel_energy += (sqrt_data) * mel_fbank[bin][j++];
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002ace:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002ad0:	009b      	lsls	r3, r3, #2
 8002ad2:	4413      	add	r3, r2
 8002ad4:	681a      	ldr	r2, [r3, #0]
 8002ad6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002ad8:	1c59      	adds	r1, r3, #1
 8002ada:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002adc:	009b      	lsls	r3, r3, #2
 8002ade:	4413      	add	r3, r2
 8002ae0:	ed93 7a00 	vldr	s14, [r3]
 8002ae4:	edd7 7a05 	vldr	s15, [r7, #20]
 8002ae8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002aec:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8002af0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002af4:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
		for (i = first_index; i <= last_index; i++) {
 8002af8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002afa:	3301      	adds	r3, #1
 8002afc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002afe:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002b00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b02:	429a      	cmp	r2, r3
 8002b04:	ddc1      	ble.n	8002a8a <_ZN4MFCC12mfcc_computeEPKfPa+0x196>
		}
		mel_energies[bin] = mel_energy;
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	699a      	ldr	r2, [r3, #24]
 8002b0a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002b0c:	009b      	lsls	r3, r3, #2
 8002b0e:	4413      	add	r3, r2
 8002b10:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002b12:	601a      	str	r2, [r3, #0]

		//avoid log of zero
		if (mel_energy == 0.0)
 8002b14:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8002b18:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002b1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b20:	d107      	bne.n	8002b32 <_ZN4MFCC12mfcc_computeEPKfPa+0x23e>
			mel_energies[bin] = FLT_MIN;
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	699a      	ldr	r2, [r3, #24]
 8002b26:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002b28:	009b      	lsls	r3, r3, #2
 8002b2a:	4413      	add	r3, r2
 8002b2c:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8002b30:	601a      	str	r2, [r3, #0]
	for (bin = 0; bin < NUM_FBANK_BINS; bin++) {
 8002b32:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002b34:	3301      	adds	r3, #1
 8002b36:	647b      	str	r3, [r7, #68]	@ 0x44
 8002b38:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002b3a:	2b27      	cmp	r3, #39	@ 0x27
 8002b3c:	dd8f      	ble.n	8002a5e <_ZN4MFCC12mfcc_computeEPKfPa+0x16a>
	}

	//Take log
	for (bin = 0; bin < NUM_FBANK_BINS; bin++)
 8002b3e:	2300      	movs	r3, #0
 8002b40:	647b      	str	r3, [r7, #68]	@ 0x44
 8002b42:	e016      	b.n	8002b72 <_ZN4MFCC12mfcc_computeEPKfPa+0x27e>
		mel_energies[bin] = logf(mel_energies[bin]);
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	699a      	ldr	r2, [r3, #24]
 8002b48:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002b4a:	009b      	lsls	r3, r3, #2
 8002b4c:	4413      	add	r3, r2
 8002b4e:	edd3 7a00 	vldr	s15, [r3]
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	699a      	ldr	r2, [r3, #24]
 8002b56:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002b58:	009b      	lsls	r3, r3, #2
 8002b5a:	18d4      	adds	r4, r2, r3
 8002b5c:	eeb0 0a67 	vmov.f32	s0, s15
 8002b60:	f009 fffa 	bl	800cb58 <logf>
 8002b64:	eef0 7a40 	vmov.f32	s15, s0
 8002b68:	edc4 7a00 	vstr	s15, [r4]
	for (bin = 0; bin < NUM_FBANK_BINS; bin++)
 8002b6c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002b6e:	3301      	adds	r3, #1
 8002b70:	647b      	str	r3, [r7, #68]	@ 0x44
 8002b72:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002b74:	2b27      	cmp	r3, #39	@ 0x27
 8002b76:	dde5      	ble.n	8002b44 <_ZN4MFCC12mfcc_computeEPKfPa+0x250>

	//Take DCT. Uses matrix mul.
	for (i = 0; i < num_mfcc_features; i++) {
 8002b78:	2300      	movs	r3, #0
 8002b7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002b7c:	e071      	b.n	8002c62 <_ZN4MFCC12mfcc_computeEPKfPa+0x36e>
		float sum = 0.0;
 8002b7e:	f04f 0300 	mov.w	r3, #0
 8002b82:	63fb      	str	r3, [r7, #60]	@ 0x3c
		for (j = 0; j < NUM_FBANK_BINS; j++) {
 8002b84:	2300      	movs	r3, #0
 8002b86:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002b88:	e026      	b.n	8002bd8 <_ZN4MFCC12mfcc_computeEPKfPa+0x2e4>
 8002b8a:	bf00      	nop
 8002b8c:	47000000 	.word	0x47000000
 8002b90:	42fe0000 	.word	0x42fe0000
 8002b94:	c3000000 	.word	0xc3000000
			sum += dct_matrix[i*NUM_FBANK_BINS+j] * mel_energies[j];
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002b9c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002b9e:	4613      	mov	r3, r2
 8002ba0:	009b      	lsls	r3, r3, #2
 8002ba2:	4413      	add	r3, r2
 8002ba4:	00db      	lsls	r3, r3, #3
 8002ba6:	461a      	mov	r2, r3
 8002ba8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002baa:	4413      	add	r3, r2
 8002bac:	009b      	lsls	r3, r3, #2
 8002bae:	440b      	add	r3, r1
 8002bb0:	ed93 7a00 	vldr	s14, [r3]
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	699a      	ldr	r2, [r3, #24]
 8002bb8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002bba:	009b      	lsls	r3, r3, #2
 8002bbc:	4413      	add	r3, r2
 8002bbe:	edd3 7a00 	vldr	s15, [r3]
 8002bc2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002bc6:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8002bca:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002bce:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
		for (j = 0; j < NUM_FBANK_BINS; j++) {
 8002bd2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002bd4:	3301      	adds	r3, #1
 8002bd6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002bd8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002bda:	2b27      	cmp	r3, #39	@ 0x27
 8002bdc:	dddc      	ble.n	8002b98 <_ZN4MFCC12mfcc_computeEPKfPa+0x2a4>
		}

		//Input is Qx.mfcc_dec_bits (from quantization step)
		sum *= (0x1<<mfcc_dec_bits);
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	68db      	ldr	r3, [r3, #12]
 8002be2:	2201      	movs	r2, #1
 8002be4:	fa02 f303 	lsl.w	r3, r2, r3
 8002be8:	ee07 3a90 	vmov	s15, r3
 8002bec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002bf0:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8002bf4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002bf8:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
		sum = round(sum);
 8002bfc:	ed97 0a0f 	vldr	s0, [r7, #60]	@ 0x3c
 8002c00:	f7ff fb62 	bl	80022c8 <_ZSt5roundf>
 8002c04:	ed87 0a0f 	vstr	s0, [r7, #60]	@ 0x3c
		if(sum >= 127)
 8002c08:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8002c0c:	ed1f 7a20 	vldr	s14, [pc, #-128]	@ 8002b90 <_ZN4MFCC12mfcc_computeEPKfPa+0x29c>
 8002c10:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002c14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c18:	db05      	blt.n	8002c26 <_ZN4MFCC12mfcc_computeEPKfPa+0x332>
			mfcc_out[i] = 127;
 8002c1a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002c1c:	687a      	ldr	r2, [r7, #4]
 8002c1e:	4413      	add	r3, r2
 8002c20:	227f      	movs	r2, #127	@ 0x7f
 8002c22:	701a      	strb	r2, [r3, #0]
 8002c24:	e01a      	b.n	8002c5c <_ZN4MFCC12mfcc_computeEPKfPa+0x368>
		else if(sum <= -128)
 8002c26:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8002c2a:	ed1f 7a26 	vldr	s14, [pc, #-152]	@ 8002b94 <_ZN4MFCC12mfcc_computeEPKfPa+0x2a0>
 8002c2e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002c32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c36:	d805      	bhi.n	8002c44 <_ZN4MFCC12mfcc_computeEPKfPa+0x350>
			mfcc_out[i] = -128;
 8002c38:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002c3a:	687a      	ldr	r2, [r7, #4]
 8002c3c:	4413      	add	r3, r2
 8002c3e:	2280      	movs	r2, #128	@ 0x80
 8002c40:	701a      	strb	r2, [r3, #0]
 8002c42:	e00b      	b.n	8002c5c <_ZN4MFCC12mfcc_computeEPKfPa+0x368>
		else
			mfcc_out[i] = sum;
 8002c44:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002c46:	687a      	ldr	r2, [r7, #4]
 8002c48:	4413      	add	r3, r2
 8002c4a:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8002c4e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002c52:	edc7 7a00 	vstr	s15, [r7]
 8002c56:	783a      	ldrb	r2, [r7, #0]
 8002c58:	b252      	sxtb	r2, r2
 8002c5a:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < num_mfcc_features; i++) {
 8002c5c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002c5e:	3301      	adds	r3, #1
 8002c60:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002c68:	429a      	cmp	r2, r3
 8002c6a:	db88      	blt.n	8002b7e <_ZN4MFCC12mfcc_computeEPKfPa+0x28a>
	}

 8002c6c:	bf00      	nop
 8002c6e:	bf00      	nop
 8002c70:	3754      	adds	r7, #84	@ 0x54
 8002c72:	46bd      	mov	sp, r7
 8002c74:	bd90      	pop	{r4, r7, pc}
 8002c76:	bf00      	nop

08002c78 <_ZSt3logIiEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>:
    log(_Tp __x)
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b082      	sub	sp, #8
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
    { return __builtin_log(__x); }
 8002c80:	6878      	ldr	r0, [r7, #4]
 8002c82:	f7fd fcbf 	bl	8000604 <__aeabi_i2d>
 8002c86:	4602      	mov	r2, r0
 8002c88:	460b      	mov	r3, r1
 8002c8a:	ec43 2b10 	vmov	d0, r2, r3
 8002c8e:	f009 fe5f 	bl	800c950 <log>
 8002c92:	eeb0 7a40 	vmov.f32	s14, s0
 8002c96:	eef0 7a60 	vmov.f32	s15, s1
 8002c9a:	eeb0 0a47 	vmov.f32	s0, s14
 8002c9e:	eef0 0a67 	vmov.f32	s1, s15
 8002ca2:	3708      	adds	r7, #8
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	bd80      	pop	{r7, pc}

08002ca8 <_ZSt3powIidEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>:
    pow(_Tp __x, _Up __y)
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b084      	sub	sp, #16
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	60f8      	str	r0, [r7, #12]
 8002cb0:	ed87 0b00 	vstr	d0, [r7]
      return pow(__type(__x), __type(__y));
 8002cb4:	68f8      	ldr	r0, [r7, #12]
 8002cb6:	f7fd fca5 	bl	8000604 <__aeabi_i2d>
 8002cba:	4602      	mov	r2, r0
 8002cbc:	460b      	mov	r3, r1
 8002cbe:	ed97 1b00 	vldr	d1, [r7]
 8002cc2:	ec43 2b10 	vmov	d0, r2, r3
 8002cc6:	f009 fe81 	bl	800c9cc <pow>
 8002cca:	eeb0 7a40 	vmov.f32	s14, s0
 8002cce:	eef0 7a60 	vmov.f32	s15, s1
    }
 8002cd2:	eeb0 0a47 	vmov.f32	s0, s14
 8002cd6:	eef0 0a67 	vmov.f32	s1, s15
 8002cda:	3710      	adds	r7, #16
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	bd80      	pop	{r7, pc}

08002ce0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002ce0:	b480      	push	{r7}
 8002ce2:	b083      	sub	sp, #12
 8002ce4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	607b      	str	r3, [r7, #4]
 8002cea:	4b10      	ldr	r3, [pc, #64]	@ (8002d2c <HAL_MspInit+0x4c>)
 8002cec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cee:	4a0f      	ldr	r2, [pc, #60]	@ (8002d2c <HAL_MspInit+0x4c>)
 8002cf0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002cf4:	6453      	str	r3, [r2, #68]	@ 0x44
 8002cf6:	4b0d      	ldr	r3, [pc, #52]	@ (8002d2c <HAL_MspInit+0x4c>)
 8002cf8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cfa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002cfe:	607b      	str	r3, [r7, #4]
 8002d00:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002d02:	2300      	movs	r3, #0
 8002d04:	603b      	str	r3, [r7, #0]
 8002d06:	4b09      	ldr	r3, [pc, #36]	@ (8002d2c <HAL_MspInit+0x4c>)
 8002d08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d0a:	4a08      	ldr	r2, [pc, #32]	@ (8002d2c <HAL_MspInit+0x4c>)
 8002d0c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d10:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d12:	4b06      	ldr	r3, [pc, #24]	@ (8002d2c <HAL_MspInit+0x4c>)
 8002d14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d1a:	603b      	str	r3, [r7, #0]
 8002d1c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002d1e:	bf00      	nop
 8002d20:	370c      	adds	r7, #12
 8002d22:	46bd      	mov	sp, r7
 8002d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d28:	4770      	bx	lr
 8002d2a:	bf00      	nop
 8002d2c:	40023800 	.word	0x40023800

08002d30 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002d30:	b580      	push	{r7, lr}
 8002d32:	b08a      	sub	sp, #40	@ 0x28
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d38:	f107 0314 	add.w	r3, r7, #20
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	601a      	str	r2, [r3, #0]
 8002d40:	605a      	str	r2, [r3, #4]
 8002d42:	609a      	str	r2, [r3, #8]
 8002d44:	60da      	str	r2, [r3, #12]
 8002d46:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	4a17      	ldr	r2, [pc, #92]	@ (8002dac <HAL_ADC_MspInit+0x7c>)
 8002d4e:	4293      	cmp	r3, r2
 8002d50:	d127      	bne.n	8002da2 <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002d52:	2300      	movs	r3, #0
 8002d54:	613b      	str	r3, [r7, #16]
 8002d56:	4b16      	ldr	r3, [pc, #88]	@ (8002db0 <HAL_ADC_MspInit+0x80>)
 8002d58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d5a:	4a15      	ldr	r2, [pc, #84]	@ (8002db0 <HAL_ADC_MspInit+0x80>)
 8002d5c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d60:	6453      	str	r3, [r2, #68]	@ 0x44
 8002d62:	4b13      	ldr	r3, [pc, #76]	@ (8002db0 <HAL_ADC_MspInit+0x80>)
 8002d64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d66:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d6a:	613b      	str	r3, [r7, #16]
 8002d6c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d6e:	2300      	movs	r3, #0
 8002d70:	60fb      	str	r3, [r7, #12]
 8002d72:	4b0f      	ldr	r3, [pc, #60]	@ (8002db0 <HAL_ADC_MspInit+0x80>)
 8002d74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d76:	4a0e      	ldr	r2, [pc, #56]	@ (8002db0 <HAL_ADC_MspInit+0x80>)
 8002d78:	f043 0301 	orr.w	r3, r3, #1
 8002d7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d7e:	4b0c      	ldr	r3, [pc, #48]	@ (8002db0 <HAL_ADC_MspInit+0x80>)
 8002d80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d82:	f003 0301 	and.w	r3, r3, #1
 8002d86:	60fb      	str	r3, [r7, #12]
 8002d88:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002d8a:	2308      	movs	r3, #8
 8002d8c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002d8e:	2303      	movs	r3, #3
 8002d90:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d92:	2300      	movs	r3, #0
 8002d94:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d96:	f107 0314 	add.w	r3, r7, #20
 8002d9a:	4619      	mov	r1, r3
 8002d9c:	4805      	ldr	r0, [pc, #20]	@ (8002db4 <HAL_ADC_MspInit+0x84>)
 8002d9e:	f001 fdef 	bl	8004980 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002da2:	bf00      	nop
 8002da4:	3728      	adds	r7, #40	@ 0x28
 8002da6:	46bd      	mov	sp, r7
 8002da8:	bd80      	pop	{r7, pc}
 8002daa:	bf00      	nop
 8002dac:	40012000 	.word	0x40012000
 8002db0:	40023800 	.word	0x40023800
 8002db4:	40020000 	.word	0x40020000

08002db8 <HAL_ETH_MspInit>:
  * This function configures the hardware resources used in this example
  * @param heth: ETH handle pointer
  * @retval None
  */
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b08e      	sub	sp, #56	@ 0x38
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002dc0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	601a      	str	r2, [r3, #0]
 8002dc8:	605a      	str	r2, [r3, #4]
 8002dca:	609a      	str	r2, [r3, #8]
 8002dcc:	60da      	str	r2, [r3, #12]
 8002dce:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	4a55      	ldr	r2, [pc, #340]	@ (8002f2c <HAL_ETH_MspInit+0x174>)
 8002dd6:	4293      	cmp	r3, r2
 8002dd8:	f040 80a4 	bne.w	8002f24 <HAL_ETH_MspInit+0x16c>
  {
    /* USER CODE BEGIN ETH_MspInit 0 */

    /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8002ddc:	2300      	movs	r3, #0
 8002dde:	623b      	str	r3, [r7, #32]
 8002de0:	4b53      	ldr	r3, [pc, #332]	@ (8002f30 <HAL_ETH_MspInit+0x178>)
 8002de2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002de4:	4a52      	ldr	r2, [pc, #328]	@ (8002f30 <HAL_ETH_MspInit+0x178>)
 8002de6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002dea:	6313      	str	r3, [r2, #48]	@ 0x30
 8002dec:	4b50      	ldr	r3, [pc, #320]	@ (8002f30 <HAL_ETH_MspInit+0x178>)
 8002dee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002df0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002df4:	623b      	str	r3, [r7, #32]
 8002df6:	6a3b      	ldr	r3, [r7, #32]
 8002df8:	2300      	movs	r3, #0
 8002dfa:	61fb      	str	r3, [r7, #28]
 8002dfc:	4b4c      	ldr	r3, [pc, #304]	@ (8002f30 <HAL_ETH_MspInit+0x178>)
 8002dfe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e00:	4a4b      	ldr	r2, [pc, #300]	@ (8002f30 <HAL_ETH_MspInit+0x178>)
 8002e02:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002e06:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e08:	4b49      	ldr	r3, [pc, #292]	@ (8002f30 <HAL_ETH_MspInit+0x178>)
 8002e0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e0c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002e10:	61fb      	str	r3, [r7, #28]
 8002e12:	69fb      	ldr	r3, [r7, #28]
 8002e14:	2300      	movs	r3, #0
 8002e16:	61bb      	str	r3, [r7, #24]
 8002e18:	4b45      	ldr	r3, [pc, #276]	@ (8002f30 <HAL_ETH_MspInit+0x178>)
 8002e1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e1c:	4a44      	ldr	r2, [pc, #272]	@ (8002f30 <HAL_ETH_MspInit+0x178>)
 8002e1e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8002e22:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e24:	4b42      	ldr	r3, [pc, #264]	@ (8002f30 <HAL_ETH_MspInit+0x178>)
 8002e26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e28:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002e2c:	61bb      	str	r3, [r7, #24]
 8002e2e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e30:	2300      	movs	r3, #0
 8002e32:	617b      	str	r3, [r7, #20]
 8002e34:	4b3e      	ldr	r3, [pc, #248]	@ (8002f30 <HAL_ETH_MspInit+0x178>)
 8002e36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e38:	4a3d      	ldr	r2, [pc, #244]	@ (8002f30 <HAL_ETH_MspInit+0x178>)
 8002e3a:	f043 0304 	orr.w	r3, r3, #4
 8002e3e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e40:	4b3b      	ldr	r3, [pc, #236]	@ (8002f30 <HAL_ETH_MspInit+0x178>)
 8002e42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e44:	f003 0304 	and.w	r3, r3, #4
 8002e48:	617b      	str	r3, [r7, #20]
 8002e4a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	613b      	str	r3, [r7, #16]
 8002e50:	4b37      	ldr	r3, [pc, #220]	@ (8002f30 <HAL_ETH_MspInit+0x178>)
 8002e52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e54:	4a36      	ldr	r2, [pc, #216]	@ (8002f30 <HAL_ETH_MspInit+0x178>)
 8002e56:	f043 0301 	orr.w	r3, r3, #1
 8002e5a:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e5c:	4b34      	ldr	r3, [pc, #208]	@ (8002f30 <HAL_ETH_MspInit+0x178>)
 8002e5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e60:	f003 0301 	and.w	r3, r3, #1
 8002e64:	613b      	str	r3, [r7, #16]
 8002e66:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e68:	2300      	movs	r3, #0
 8002e6a:	60fb      	str	r3, [r7, #12]
 8002e6c:	4b30      	ldr	r3, [pc, #192]	@ (8002f30 <HAL_ETH_MspInit+0x178>)
 8002e6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e70:	4a2f      	ldr	r2, [pc, #188]	@ (8002f30 <HAL_ETH_MspInit+0x178>)
 8002e72:	f043 0302 	orr.w	r3, r3, #2
 8002e76:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e78:	4b2d      	ldr	r3, [pc, #180]	@ (8002f30 <HAL_ETH_MspInit+0x178>)
 8002e7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e7c:	f003 0302 	and.w	r3, r3, #2
 8002e80:	60fb      	str	r3, [r7, #12]
 8002e82:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002e84:	2300      	movs	r3, #0
 8002e86:	60bb      	str	r3, [r7, #8]
 8002e88:	4b29      	ldr	r3, [pc, #164]	@ (8002f30 <HAL_ETH_MspInit+0x178>)
 8002e8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e8c:	4a28      	ldr	r2, [pc, #160]	@ (8002f30 <HAL_ETH_MspInit+0x178>)
 8002e8e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002e92:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e94:	4b26      	ldr	r3, [pc, #152]	@ (8002f30 <HAL_ETH_MspInit+0x178>)
 8002e96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e9c:	60bb      	str	r3, [r7, #8]
 8002e9e:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8002ea0:	2332      	movs	r3, #50	@ 0x32
 8002ea2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ea4:	2302      	movs	r3, #2
 8002ea6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002eac:	2303      	movs	r3, #3
 8002eae:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002eb0:	230b      	movs	r3, #11
 8002eb2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002eb4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002eb8:	4619      	mov	r1, r3
 8002eba:	481e      	ldr	r0, [pc, #120]	@ (8002f34 <HAL_ETH_MspInit+0x17c>)
 8002ebc:	f001 fd60 	bl	8004980 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8002ec0:	2386      	movs	r3, #134	@ 0x86
 8002ec2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ec4:	2302      	movs	r3, #2
 8002ec6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ec8:	2300      	movs	r3, #0
 8002eca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ecc:	2303      	movs	r3, #3
 8002ece:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002ed0:	230b      	movs	r3, #11
 8002ed2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ed4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002ed8:	4619      	mov	r1, r3
 8002eda:	4817      	ldr	r0, [pc, #92]	@ (8002f38 <HAL_ETH_MspInit+0x180>)
 8002edc:	f001 fd50 	bl	8004980 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8002ee0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002ee4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ee6:	2302      	movs	r3, #2
 8002ee8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002eea:	2300      	movs	r3, #0
 8002eec:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002eee:	2303      	movs	r3, #3
 8002ef0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002ef2:	230b      	movs	r3, #11
 8002ef4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8002ef6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002efa:	4619      	mov	r1, r3
 8002efc:	480f      	ldr	r0, [pc, #60]	@ (8002f3c <HAL_ETH_MspInit+0x184>)
 8002efe:	f001 fd3f 	bl	8004980 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8002f02:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8002f06:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f08:	2302      	movs	r3, #2
 8002f0a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f10:	2303      	movs	r3, #3
 8002f12:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002f14:	230b      	movs	r3, #11
 8002f16:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002f18:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002f1c:	4619      	mov	r1, r3
 8002f1e:	4808      	ldr	r0, [pc, #32]	@ (8002f40 <HAL_ETH_MspInit+0x188>)
 8002f20:	f001 fd2e 	bl	8004980 <HAL_GPIO_Init>

    /* USER CODE END ETH_MspInit 1 */

  }

}
 8002f24:	bf00      	nop
 8002f26:	3738      	adds	r7, #56	@ 0x38
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	bd80      	pop	{r7, pc}
 8002f2c:	40028000 	.word	0x40028000
 8002f30:	40023800 	.word	0x40023800
 8002f34:	40020800 	.word	0x40020800
 8002f38:	40020000 	.word	0x40020000
 8002f3c:	40020400 	.word	0x40020400
 8002f40:	40021800 	.word	0x40021800

08002f44 <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b098      	sub	sp, #96	@ 0x60
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f4c:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8002f50:	2200      	movs	r2, #0
 8002f52:	601a      	str	r2, [r3, #0]
 8002f54:	605a      	str	r2, [r3, #4]
 8002f56:	609a      	str	r2, [r3, #8]
 8002f58:	60da      	str	r2, [r3, #12]
 8002f5a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002f5c:	f107 031c 	add.w	r3, r7, #28
 8002f60:	2230      	movs	r2, #48	@ 0x30
 8002f62:	2100      	movs	r1, #0
 8002f64:	4618      	mov	r0, r3
 8002f66:	f00c fb29 	bl	800f5bc <memset>
  if(hi2s->Instance==SPI2)
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	4a59      	ldr	r2, [pc, #356]	@ (80030d4 <HAL_I2S_MspInit+0x190>)
 8002f70:	4293      	cmp	r3, r2
 8002f72:	f040 80aa 	bne.w	80030ca <HAL_I2S_MspInit+0x186>

    /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8002f76:	2301      	movs	r3, #1
 8002f78:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8002f7a:	23c0      	movs	r3, #192	@ 0xc0
 8002f7c:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8002f7e:	2302      	movs	r3, #2
 8002f80:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002f82:	f107 031c 	add.w	r3, r7, #28
 8002f86:	4618      	mov	r0, r3
 8002f88:	f003 fa0a 	bl	80063a0 <HAL_RCCEx_PeriphCLKConfig>
 8002f8c:	4603      	mov	r3, r0
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d001      	beq.n	8002f96 <HAL_I2S_MspInit+0x52>
    {
      Error_Handler();
 8002f92:	f7ff f93f 	bl	8002214 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002f96:	2300      	movs	r3, #0
 8002f98:	61bb      	str	r3, [r7, #24]
 8002f9a:	4b4f      	ldr	r3, [pc, #316]	@ (80030d8 <HAL_I2S_MspInit+0x194>)
 8002f9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f9e:	4a4e      	ldr	r2, [pc, #312]	@ (80030d8 <HAL_I2S_MspInit+0x194>)
 8002fa0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002fa4:	6413      	str	r3, [r2, #64]	@ 0x40
 8002fa6:	4b4c      	ldr	r3, [pc, #304]	@ (80030d8 <HAL_I2S_MspInit+0x194>)
 8002fa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002faa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002fae:	61bb      	str	r3, [r7, #24]
 8002fb0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	617b      	str	r3, [r7, #20]
 8002fb6:	4b48      	ldr	r3, [pc, #288]	@ (80030d8 <HAL_I2S_MspInit+0x194>)
 8002fb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fba:	4a47      	ldr	r2, [pc, #284]	@ (80030d8 <HAL_I2S_MspInit+0x194>)
 8002fbc:	f043 0304 	orr.w	r3, r3, #4
 8002fc0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002fc2:	4b45      	ldr	r3, [pc, #276]	@ (80030d8 <HAL_I2S_MspInit+0x194>)
 8002fc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fc6:	f003 0304 	and.w	r3, r3, #4
 8002fca:	617b      	str	r3, [r7, #20]
 8002fcc:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002fce:	2300      	movs	r3, #0
 8002fd0:	613b      	str	r3, [r7, #16]
 8002fd2:	4b41      	ldr	r3, [pc, #260]	@ (80030d8 <HAL_I2S_MspInit+0x194>)
 8002fd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fd6:	4a40      	ldr	r2, [pc, #256]	@ (80030d8 <HAL_I2S_MspInit+0x194>)
 8002fd8:	f043 0302 	orr.w	r3, r3, #2
 8002fdc:	6313      	str	r3, [r2, #48]	@ 0x30
 8002fde:	4b3e      	ldr	r3, [pc, #248]	@ (80030d8 <HAL_I2S_MspInit+0x194>)
 8002fe0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fe2:	f003 0302 	and.w	r3, r3, #2
 8002fe6:	613b      	str	r3, [r7, #16]
 8002fe8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002fea:	2300      	movs	r3, #0
 8002fec:	60fb      	str	r3, [r7, #12]
 8002fee:	4b3a      	ldr	r3, [pc, #232]	@ (80030d8 <HAL_I2S_MspInit+0x194>)
 8002ff0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ff2:	4a39      	ldr	r2, [pc, #228]	@ (80030d8 <HAL_I2S_MspInit+0x194>)
 8002ff4:	f043 0308 	orr.w	r3, r3, #8
 8002ff8:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ffa:	4b37      	ldr	r3, [pc, #220]	@ (80030d8 <HAL_I2S_MspInit+0x194>)
 8002ffc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ffe:	f003 0308 	and.w	r3, r3, #8
 8003002:	60fb      	str	r3, [r7, #12]
 8003004:	68fb      	ldr	r3, [r7, #12]
    /**I2S2 GPIO Configuration
    PC3     ------> I2S2_SD
    PB12     ------> I2S2_WS
    PD3     ------> I2S2_CK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003006:	2308      	movs	r3, #8
 8003008:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800300a:	2302      	movs	r3, #2
 800300c:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800300e:	2300      	movs	r3, #0
 8003010:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003012:	2300      	movs	r3, #0
 8003014:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003016:	2305      	movs	r3, #5
 8003018:	65fb      	str	r3, [r7, #92]	@ 0x5c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800301a:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800301e:	4619      	mov	r1, r3
 8003020:	482e      	ldr	r0, [pc, #184]	@ (80030dc <HAL_I2S_MspInit+0x198>)
 8003022:	f001 fcad 	bl	8004980 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8003026:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800302a:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800302c:	2302      	movs	r3, #2
 800302e:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003030:	2300      	movs	r3, #0
 8003032:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003034:	2300      	movs	r3, #0
 8003036:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003038:	2305      	movs	r3, #5
 800303a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800303c:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8003040:	4619      	mov	r1, r3
 8003042:	4827      	ldr	r0, [pc, #156]	@ (80030e0 <HAL_I2S_MspInit+0x19c>)
 8003044:	f001 fc9c 	bl	8004980 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003048:	2308      	movs	r3, #8
 800304a:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800304c:	2302      	movs	r3, #2
 800304e:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003050:	2300      	movs	r3, #0
 8003052:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003054:	2300      	movs	r3, #0
 8003056:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003058:	2305      	movs	r3, #5
 800305a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800305c:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8003060:	4619      	mov	r1, r3
 8003062:	4820      	ldr	r0, [pc, #128]	@ (80030e4 <HAL_I2S_MspInit+0x1a0>)
 8003064:	f001 fc8c 	bl	8004980 <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Stream3;
 8003068:	4b1f      	ldr	r3, [pc, #124]	@ (80030e8 <HAL_I2S_MspInit+0x1a4>)
 800306a:	4a20      	ldr	r2, [pc, #128]	@ (80030ec <HAL_I2S_MspInit+0x1a8>)
 800306c:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 800306e:	4b1e      	ldr	r3, [pc, #120]	@ (80030e8 <HAL_I2S_MspInit+0x1a4>)
 8003070:	2200      	movs	r2, #0
 8003072:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003074:	4b1c      	ldr	r3, [pc, #112]	@ (80030e8 <HAL_I2S_MspInit+0x1a4>)
 8003076:	2200      	movs	r2, #0
 8003078:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800307a:	4b1b      	ldr	r3, [pc, #108]	@ (80030e8 <HAL_I2S_MspInit+0x1a4>)
 800307c:	2200      	movs	r2, #0
 800307e:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003080:	4b19      	ldr	r3, [pc, #100]	@ (80030e8 <HAL_I2S_MspInit+0x1a4>)
 8003082:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003086:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003088:	4b17      	ldr	r3, [pc, #92]	@ (80030e8 <HAL_I2S_MspInit+0x1a4>)
 800308a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800308e:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003090:	4b15      	ldr	r3, [pc, #84]	@ (80030e8 <HAL_I2S_MspInit+0x1a4>)
 8003092:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003096:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_CIRCULAR;
 8003098:	4b13      	ldr	r3, [pc, #76]	@ (80030e8 <HAL_I2S_MspInit+0x1a4>)
 800309a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800309e:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80030a0:	4b11      	ldr	r3, [pc, #68]	@ (80030e8 <HAL_I2S_MspInit+0x1a4>)
 80030a2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80030a6:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80030a8:	4b0f      	ldr	r3, [pc, #60]	@ (80030e8 <HAL_I2S_MspInit+0x1a4>)
 80030aa:	2200      	movs	r2, #0
 80030ac:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 80030ae:	480e      	ldr	r0, [pc, #56]	@ (80030e8 <HAL_I2S_MspInit+0x1a4>)
 80030b0:	f000 fda6 	bl	8003c00 <HAL_DMA_Init>
 80030b4:	4603      	mov	r3, r0
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d001      	beq.n	80030be <HAL_I2S_MspInit+0x17a>
    {
      Error_Handler();
 80030ba:	f7ff f8ab 	bl	8002214 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmarx,hdma_spi2_rx);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	4a09      	ldr	r2, [pc, #36]	@ (80030e8 <HAL_I2S_MspInit+0x1a4>)
 80030c2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80030c4:	4a08      	ldr	r2, [pc, #32]	@ (80030e8 <HAL_I2S_MspInit+0x1a4>)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 80030ca:	bf00      	nop
 80030cc:	3760      	adds	r7, #96	@ 0x60
 80030ce:	46bd      	mov	sp, r7
 80030d0:	bd80      	pop	{r7, pc}
 80030d2:	bf00      	nop
 80030d4:	40003800 	.word	0x40003800
 80030d8:	40023800 	.word	0x40023800
 80030dc:	40020800 	.word	0x40020800
 80030e0:	40020400 	.word	0x40020400
 80030e4:	40020c00 	.word	0x40020c00
 80030e8:	20011a24 	.word	0x20011a24
 80030ec:	40026058 	.word	0x40026058

080030f0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80030f0:	b480      	push	{r7}
 80030f2:	b085      	sub	sp, #20
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003100:	d10d      	bne.n	800311e <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003102:	2300      	movs	r3, #0
 8003104:	60fb      	str	r3, [r7, #12]
 8003106:	4b09      	ldr	r3, [pc, #36]	@ (800312c <HAL_TIM_Base_MspInit+0x3c>)
 8003108:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800310a:	4a08      	ldr	r2, [pc, #32]	@ (800312c <HAL_TIM_Base_MspInit+0x3c>)
 800310c:	f043 0301 	orr.w	r3, r3, #1
 8003110:	6413      	str	r3, [r2, #64]	@ 0x40
 8003112:	4b06      	ldr	r3, [pc, #24]	@ (800312c <HAL_TIM_Base_MspInit+0x3c>)
 8003114:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003116:	f003 0301 	and.w	r3, r3, #1
 800311a:	60fb      	str	r3, [r7, #12]
 800311c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 800311e:	bf00      	nop
 8003120:	3714      	adds	r7, #20
 8003122:	46bd      	mov	sp, r7
 8003124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003128:	4770      	bx	lr
 800312a:	bf00      	nop
 800312c:	40023800 	.word	0x40023800

08003130 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	b08a      	sub	sp, #40	@ 0x28
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003138:	f107 0314 	add.w	r3, r7, #20
 800313c:	2200      	movs	r2, #0
 800313e:	601a      	str	r2, [r3, #0]
 8003140:	605a      	str	r2, [r3, #4]
 8003142:	609a      	str	r2, [r3, #8]
 8003144:	60da      	str	r2, [r3, #12]
 8003146:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	4a19      	ldr	r2, [pc, #100]	@ (80031b4 <HAL_UART_MspInit+0x84>)
 800314e:	4293      	cmp	r3, r2
 8003150:	d12c      	bne.n	80031ac <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART3_MspInit 0 */

    /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8003152:	2300      	movs	r3, #0
 8003154:	613b      	str	r3, [r7, #16]
 8003156:	4b18      	ldr	r3, [pc, #96]	@ (80031b8 <HAL_UART_MspInit+0x88>)
 8003158:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800315a:	4a17      	ldr	r2, [pc, #92]	@ (80031b8 <HAL_UART_MspInit+0x88>)
 800315c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003160:	6413      	str	r3, [r2, #64]	@ 0x40
 8003162:	4b15      	ldr	r3, [pc, #84]	@ (80031b8 <HAL_UART_MspInit+0x88>)
 8003164:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003166:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800316a:	613b      	str	r3, [r7, #16]
 800316c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800316e:	2300      	movs	r3, #0
 8003170:	60fb      	str	r3, [r7, #12]
 8003172:	4b11      	ldr	r3, [pc, #68]	@ (80031b8 <HAL_UART_MspInit+0x88>)
 8003174:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003176:	4a10      	ldr	r2, [pc, #64]	@ (80031b8 <HAL_UART_MspInit+0x88>)
 8003178:	f043 0308 	orr.w	r3, r3, #8
 800317c:	6313      	str	r3, [r2, #48]	@ 0x30
 800317e:	4b0e      	ldr	r3, [pc, #56]	@ (80031b8 <HAL_UART_MspInit+0x88>)
 8003180:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003182:	f003 0308 	and.w	r3, r3, #8
 8003186:	60fb      	str	r3, [r7, #12]
 8003188:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800318a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800318e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003190:	2302      	movs	r3, #2
 8003192:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003194:	2300      	movs	r3, #0
 8003196:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003198:	2303      	movs	r3, #3
 800319a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800319c:	2307      	movs	r3, #7
 800319e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80031a0:	f107 0314 	add.w	r3, r7, #20
 80031a4:	4619      	mov	r1, r3
 80031a6:	4805      	ldr	r0, [pc, #20]	@ (80031bc <HAL_UART_MspInit+0x8c>)
 80031a8:	f001 fbea 	bl	8004980 <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 80031ac:	bf00      	nop
 80031ae:	3728      	adds	r7, #40	@ 0x28
 80031b0:	46bd      	mov	sp, r7
 80031b2:	bd80      	pop	{r7, pc}
 80031b4:	40004800 	.word	0x40004800
 80031b8:	40023800 	.word	0x40023800
 80031bc:	40020c00 	.word	0x40020c00

080031c0 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	b08a      	sub	sp, #40	@ 0x28
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031c8:	f107 0314 	add.w	r3, r7, #20
 80031cc:	2200      	movs	r2, #0
 80031ce:	601a      	str	r2, [r3, #0]
 80031d0:	605a      	str	r2, [r3, #4]
 80031d2:	609a      	str	r2, [r3, #8]
 80031d4:	60da      	str	r2, [r3, #12]
 80031d6:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80031e0:	d13f      	bne.n	8003262 <HAL_PCD_MspInit+0xa2>
  {
    /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

    /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80031e2:	2300      	movs	r3, #0
 80031e4:	613b      	str	r3, [r7, #16]
 80031e6:	4b21      	ldr	r3, [pc, #132]	@ (800326c <HAL_PCD_MspInit+0xac>)
 80031e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031ea:	4a20      	ldr	r2, [pc, #128]	@ (800326c <HAL_PCD_MspInit+0xac>)
 80031ec:	f043 0301 	orr.w	r3, r3, #1
 80031f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80031f2:	4b1e      	ldr	r3, [pc, #120]	@ (800326c <HAL_PCD_MspInit+0xac>)
 80031f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031f6:	f003 0301 	and.w	r3, r3, #1
 80031fa:	613b      	str	r3, [r7, #16]
 80031fc:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80031fe:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8003202:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003204:	2302      	movs	r3, #2
 8003206:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003208:	2300      	movs	r3, #0
 800320a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800320c:	2303      	movs	r3, #3
 800320e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8003210:	230a      	movs	r3, #10
 8003212:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003214:	f107 0314 	add.w	r3, r7, #20
 8003218:	4619      	mov	r1, r3
 800321a:	4815      	ldr	r0, [pc, #84]	@ (8003270 <HAL_PCD_MspInit+0xb0>)
 800321c:	f001 fbb0 	bl	8004980 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8003220:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003224:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003226:	2300      	movs	r3, #0
 8003228:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800322a:	2300      	movs	r3, #0
 800322c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 800322e:	f107 0314 	add.w	r3, r7, #20
 8003232:	4619      	mov	r1, r3
 8003234:	480e      	ldr	r0, [pc, #56]	@ (8003270 <HAL_PCD_MspInit+0xb0>)
 8003236:	f001 fba3 	bl	8004980 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800323a:	4b0c      	ldr	r3, [pc, #48]	@ (800326c <HAL_PCD_MspInit+0xac>)
 800323c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800323e:	4a0b      	ldr	r2, [pc, #44]	@ (800326c <HAL_PCD_MspInit+0xac>)
 8003240:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003244:	6353      	str	r3, [r2, #52]	@ 0x34
 8003246:	2300      	movs	r3, #0
 8003248:	60fb      	str	r3, [r7, #12]
 800324a:	4b08      	ldr	r3, [pc, #32]	@ (800326c <HAL_PCD_MspInit+0xac>)
 800324c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800324e:	4a07      	ldr	r2, [pc, #28]	@ (800326c <HAL_PCD_MspInit+0xac>)
 8003250:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003254:	6453      	str	r3, [r2, #68]	@ 0x44
 8003256:	4b05      	ldr	r3, [pc, #20]	@ (800326c <HAL_PCD_MspInit+0xac>)
 8003258:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800325a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800325e:	60fb      	str	r3, [r7, #12]
 8003260:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8003262:	bf00      	nop
 8003264:	3728      	adds	r7, #40	@ 0x28
 8003266:	46bd      	mov	sp, r7
 8003268:	bd80      	pop	{r7, pc}
 800326a:	bf00      	nop
 800326c:	40023800 	.word	0x40023800
 8003270:	40020000 	.word	0x40020000

08003274 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003274:	b480      	push	{r7}
 8003276:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003278:	bf00      	nop
 800327a:	e7fd      	b.n	8003278 <NMI_Handler+0x4>

0800327c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800327c:	b480      	push	{r7}
 800327e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003280:	bf00      	nop
 8003282:	e7fd      	b.n	8003280 <HardFault_Handler+0x4>

08003284 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003284:	b480      	push	{r7}
 8003286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003288:	bf00      	nop
 800328a:	e7fd      	b.n	8003288 <MemManage_Handler+0x4>

0800328c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800328c:	b480      	push	{r7}
 800328e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003290:	bf00      	nop
 8003292:	e7fd      	b.n	8003290 <BusFault_Handler+0x4>

08003294 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003294:	b480      	push	{r7}
 8003296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003298:	bf00      	nop
 800329a:	e7fd      	b.n	8003298 <UsageFault_Handler+0x4>

0800329c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800329c:	b480      	push	{r7}
 800329e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80032a0:	bf00      	nop
 80032a2:	46bd      	mov	sp, r7
 80032a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a8:	4770      	bx	lr

080032aa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80032aa:	b480      	push	{r7}
 80032ac:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80032ae:	bf00      	nop
 80032b0:	46bd      	mov	sp, r7
 80032b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b6:	4770      	bx	lr

080032b8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80032b8:	b480      	push	{r7}
 80032ba:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80032bc:	bf00      	nop
 80032be:	46bd      	mov	sp, r7
 80032c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c4:	4770      	bx	lr

080032c6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80032c6:	b580      	push	{r7, lr}
 80032c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80032ca:	f000 f8d1 	bl	8003470 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80032ce:	bf00      	nop
 80032d0:	bd80      	pop	{r7, pc}
	...

080032d4 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 80032d8:	4802      	ldr	r0, [pc, #8]	@ (80032e4 <DMA1_Stream3_IRQHandler+0x10>)
 80032da:	f000 fd97 	bl	8003e0c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80032de:	bf00      	nop
 80032e0:	bd80      	pop	{r7, pc}
 80032e2:	bf00      	nop
 80032e4:	20011a24 	.word	0x20011a24

080032e8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b086      	sub	sp, #24
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80032f0:	4a14      	ldr	r2, [pc, #80]	@ (8003344 <_sbrk+0x5c>)
 80032f2:	4b15      	ldr	r3, [pc, #84]	@ (8003348 <_sbrk+0x60>)
 80032f4:	1ad3      	subs	r3, r2, r3
 80032f6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80032f8:	697b      	ldr	r3, [r7, #20]
 80032fa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80032fc:	4b13      	ldr	r3, [pc, #76]	@ (800334c <_sbrk+0x64>)
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	2b00      	cmp	r3, #0
 8003302:	d102      	bne.n	800330a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003304:	4b11      	ldr	r3, [pc, #68]	@ (800334c <_sbrk+0x64>)
 8003306:	4a12      	ldr	r2, [pc, #72]	@ (8003350 <_sbrk+0x68>)
 8003308:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800330a:	4b10      	ldr	r3, [pc, #64]	@ (800334c <_sbrk+0x64>)
 800330c:	681a      	ldr	r2, [r3, #0]
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	4413      	add	r3, r2
 8003312:	693a      	ldr	r2, [r7, #16]
 8003314:	429a      	cmp	r2, r3
 8003316:	d207      	bcs.n	8003328 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003318:	f00c f9f2 	bl	800f700 <__errno>
 800331c:	4603      	mov	r3, r0
 800331e:	220c      	movs	r2, #12
 8003320:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003322:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003326:	e009      	b.n	800333c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003328:	4b08      	ldr	r3, [pc, #32]	@ (800334c <_sbrk+0x64>)
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800332e:	4b07      	ldr	r3, [pc, #28]	@ (800334c <_sbrk+0x64>)
 8003330:	681a      	ldr	r2, [r3, #0]
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	4413      	add	r3, r2
 8003336:	4a05      	ldr	r2, [pc, #20]	@ (800334c <_sbrk+0x64>)
 8003338:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800333a:	68fb      	ldr	r3, [r7, #12]
}
 800333c:	4618      	mov	r0, r3
 800333e:	3718      	adds	r7, #24
 8003340:	46bd      	mov	sp, r7
 8003342:	bd80      	pop	{r7, pc}
 8003344:	20030000 	.word	0x20030000
 8003348:	00000800 	.word	0x00000800
 800334c:	20012000 	.word	0x20012000
 8003350:	20012218 	.word	0x20012218

08003354 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003354:	b480      	push	{r7}
 8003356:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003358:	4b06      	ldr	r3, [pc, #24]	@ (8003374 <SystemInit+0x20>)
 800335a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800335e:	4a05      	ldr	r2, [pc, #20]	@ (8003374 <SystemInit+0x20>)
 8003360:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003364:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003368:	bf00      	nop
 800336a:	46bd      	mov	sp, r7
 800336c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003370:	4770      	bx	lr
 8003372:	bf00      	nop
 8003374:	e000ed00 	.word	0xe000ed00

08003378 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8003378:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80033b0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800337c:	f7ff ffea 	bl	8003354 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003380:	480c      	ldr	r0, [pc, #48]	@ (80033b4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003382:	490d      	ldr	r1, [pc, #52]	@ (80033b8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003384:	4a0d      	ldr	r2, [pc, #52]	@ (80033bc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003386:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003388:	e002      	b.n	8003390 <LoopCopyDataInit>

0800338a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800338a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800338c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800338e:	3304      	adds	r3, #4

08003390 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003390:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003392:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003394:	d3f9      	bcc.n	800338a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003396:	4a0a      	ldr	r2, [pc, #40]	@ (80033c0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003398:	4c0a      	ldr	r4, [pc, #40]	@ (80033c4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800339a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800339c:	e001      	b.n	80033a2 <LoopFillZerobss>

0800339e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800339e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80033a0:	3204      	adds	r2, #4

080033a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80033a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80033a4:	d3fb      	bcc.n	800339e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80033a6:	f00c f9b1 	bl	800f70c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80033aa:	f7fe fb0d 	bl	80019c8 <main>
  bx  lr    
 80033ae:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80033b0:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80033b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80033b8:	2000097c 	.word	0x2000097c
  ldr r2, =_sidata
 80033bc:	08029be0 	.word	0x08029be0
  ldr r2, =_sbss
 80033c0:	2000097c 	.word	0x2000097c
  ldr r4, =_ebss
 80033c4:	20012218 	.word	0x20012218

080033c8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80033c8:	e7fe      	b.n	80033c8 <ADC_IRQHandler>
	...

080033cc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80033d0:	4b0e      	ldr	r3, [pc, #56]	@ (800340c <HAL_Init+0x40>)
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	4a0d      	ldr	r2, [pc, #52]	@ (800340c <HAL_Init+0x40>)
 80033d6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80033da:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80033dc:	4b0b      	ldr	r3, [pc, #44]	@ (800340c <HAL_Init+0x40>)
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	4a0a      	ldr	r2, [pc, #40]	@ (800340c <HAL_Init+0x40>)
 80033e2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80033e6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80033e8:	4b08      	ldr	r3, [pc, #32]	@ (800340c <HAL_Init+0x40>)
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	4a07      	ldr	r2, [pc, #28]	@ (800340c <HAL_Init+0x40>)
 80033ee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80033f2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80033f4:	2003      	movs	r0, #3
 80033f6:	f000 fbc1 	bl	8003b7c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80033fa:	2000      	movs	r0, #0
 80033fc:	f000 f808 	bl	8003410 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003400:	f7ff fc6e 	bl	8002ce0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003404:	2300      	movs	r3, #0
}
 8003406:	4618      	mov	r0, r3
 8003408:	bd80      	pop	{r7, pc}
 800340a:	bf00      	nop
 800340c:	40023c00 	.word	0x40023c00

08003410 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003410:	b580      	push	{r7, lr}
 8003412:	b082      	sub	sp, #8
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003418:	4b12      	ldr	r3, [pc, #72]	@ (8003464 <HAL_InitTick+0x54>)
 800341a:	681a      	ldr	r2, [r3, #0]
 800341c:	4b12      	ldr	r3, [pc, #72]	@ (8003468 <HAL_InitTick+0x58>)
 800341e:	781b      	ldrb	r3, [r3, #0]
 8003420:	4619      	mov	r1, r3
 8003422:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003426:	fbb3 f3f1 	udiv	r3, r3, r1
 800342a:	fbb2 f3f3 	udiv	r3, r2, r3
 800342e:	4618      	mov	r0, r3
 8003430:	f000 fbd9 	bl	8003be6 <HAL_SYSTICK_Config>
 8003434:	4603      	mov	r3, r0
 8003436:	2b00      	cmp	r3, #0
 8003438:	d001      	beq.n	800343e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800343a:	2301      	movs	r3, #1
 800343c:	e00e      	b.n	800345c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	2b0f      	cmp	r3, #15
 8003442:	d80a      	bhi.n	800345a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003444:	2200      	movs	r2, #0
 8003446:	6879      	ldr	r1, [r7, #4]
 8003448:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800344c:	f000 fba1 	bl	8003b92 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003450:	4a06      	ldr	r2, [pc, #24]	@ (800346c <HAL_InitTick+0x5c>)
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003456:	2300      	movs	r3, #0
 8003458:	e000      	b.n	800345c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800345a:	2301      	movs	r3, #1
}
 800345c:	4618      	mov	r0, r3
 800345e:	3708      	adds	r7, #8
 8003460:	46bd      	mov	sp, r7
 8003462:	bd80      	pop	{r7, pc}
 8003464:	20000014 	.word	0x20000014
 8003468:	2000001c 	.word	0x2000001c
 800346c:	20000018 	.word	0x20000018

08003470 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003470:	b480      	push	{r7}
 8003472:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003474:	4b06      	ldr	r3, [pc, #24]	@ (8003490 <HAL_IncTick+0x20>)
 8003476:	781b      	ldrb	r3, [r3, #0]
 8003478:	461a      	mov	r2, r3
 800347a:	4b06      	ldr	r3, [pc, #24]	@ (8003494 <HAL_IncTick+0x24>)
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4413      	add	r3, r2
 8003480:	4a04      	ldr	r2, [pc, #16]	@ (8003494 <HAL_IncTick+0x24>)
 8003482:	6013      	str	r3, [r2, #0]
}
 8003484:	bf00      	nop
 8003486:	46bd      	mov	sp, r7
 8003488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348c:	4770      	bx	lr
 800348e:	bf00      	nop
 8003490:	2000001c 	.word	0x2000001c
 8003494:	20012004 	.word	0x20012004

08003498 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003498:	b480      	push	{r7}
 800349a:	af00      	add	r7, sp, #0
  return uwTick;
 800349c:	4b03      	ldr	r3, [pc, #12]	@ (80034ac <HAL_GetTick+0x14>)
 800349e:	681b      	ldr	r3, [r3, #0]
}
 80034a0:	4618      	mov	r0, r3
 80034a2:	46bd      	mov	sp, r7
 80034a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a8:	4770      	bx	lr
 80034aa:	bf00      	nop
 80034ac:	20012004 	.word	0x20012004

080034b0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b084      	sub	sp, #16
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80034b8:	f7ff ffee 	bl	8003498 <HAL_GetTick>
 80034bc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80034c8:	d005      	beq.n	80034d6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80034ca:	4b0a      	ldr	r3, [pc, #40]	@ (80034f4 <HAL_Delay+0x44>)
 80034cc:	781b      	ldrb	r3, [r3, #0]
 80034ce:	461a      	mov	r2, r3
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	4413      	add	r3, r2
 80034d4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80034d6:	bf00      	nop
 80034d8:	f7ff ffde 	bl	8003498 <HAL_GetTick>
 80034dc:	4602      	mov	r2, r0
 80034de:	68bb      	ldr	r3, [r7, #8]
 80034e0:	1ad3      	subs	r3, r2, r3
 80034e2:	68fa      	ldr	r2, [r7, #12]
 80034e4:	429a      	cmp	r2, r3
 80034e6:	d8f7      	bhi.n	80034d8 <HAL_Delay+0x28>
  {
  }
}
 80034e8:	bf00      	nop
 80034ea:	bf00      	nop
 80034ec:	3710      	adds	r7, #16
 80034ee:	46bd      	mov	sp, r7
 80034f0:	bd80      	pop	{r7, pc}
 80034f2:	bf00      	nop
 80034f4:	2000001c 	.word	0x2000001c

080034f8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80034f8:	b580      	push	{r7, lr}
 80034fa:	b084      	sub	sp, #16
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003500:	2300      	movs	r3, #0
 8003502:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	2b00      	cmp	r3, #0
 8003508:	d101      	bne.n	800350e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800350a:	2301      	movs	r3, #1
 800350c:	e033      	b.n	8003576 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003512:	2b00      	cmp	r3, #0
 8003514:	d109      	bne.n	800352a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003516:	6878      	ldr	r0, [r7, #4]
 8003518:	f7ff fc0a 	bl	8002d30 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	2200      	movs	r2, #0
 8003520:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	2200      	movs	r2, #0
 8003526:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800352e:	f003 0310 	and.w	r3, r3, #16
 8003532:	2b00      	cmp	r3, #0
 8003534:	d118      	bne.n	8003568 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800353a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800353e:	f023 0302 	bic.w	r3, r3, #2
 8003542:	f043 0202 	orr.w	r2, r3, #2
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800354a:	6878      	ldr	r0, [r7, #4]
 800354c:	f000 f94a 	bl	80037e4 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	2200      	movs	r2, #0
 8003554:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800355a:	f023 0303 	bic.w	r3, r3, #3
 800355e:	f043 0201 	orr.w	r2, r3, #1
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	641a      	str	r2, [r3, #64]	@ 0x40
 8003566:	e001      	b.n	800356c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003568:	2301      	movs	r3, #1
 800356a:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2200      	movs	r2, #0
 8003570:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003574:	7bfb      	ldrb	r3, [r7, #15]
}
 8003576:	4618      	mov	r0, r3
 8003578:	3710      	adds	r7, #16
 800357a:	46bd      	mov	sp, r7
 800357c:	bd80      	pop	{r7, pc}
	...

08003580 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003580:	b480      	push	{r7}
 8003582:	b085      	sub	sp, #20
 8003584:	af00      	add	r7, sp, #0
 8003586:	6078      	str	r0, [r7, #4]
 8003588:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800358a:	2300      	movs	r3, #0
 800358c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003594:	2b01      	cmp	r3, #1
 8003596:	d101      	bne.n	800359c <HAL_ADC_ConfigChannel+0x1c>
 8003598:	2302      	movs	r3, #2
 800359a:	e113      	b.n	80037c4 <HAL_ADC_ConfigChannel+0x244>
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	2201      	movs	r2, #1
 80035a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80035a4:	683b      	ldr	r3, [r7, #0]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	2b09      	cmp	r3, #9
 80035aa:	d925      	bls.n	80035f8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	68d9      	ldr	r1, [r3, #12]
 80035b2:	683b      	ldr	r3, [r7, #0]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	b29b      	uxth	r3, r3
 80035b8:	461a      	mov	r2, r3
 80035ba:	4613      	mov	r3, r2
 80035bc:	005b      	lsls	r3, r3, #1
 80035be:	4413      	add	r3, r2
 80035c0:	3b1e      	subs	r3, #30
 80035c2:	2207      	movs	r2, #7
 80035c4:	fa02 f303 	lsl.w	r3, r2, r3
 80035c8:	43da      	mvns	r2, r3
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	400a      	ands	r2, r1
 80035d0:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	68d9      	ldr	r1, [r3, #12]
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	689a      	ldr	r2, [r3, #8]
 80035dc:	683b      	ldr	r3, [r7, #0]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	b29b      	uxth	r3, r3
 80035e2:	4618      	mov	r0, r3
 80035e4:	4603      	mov	r3, r0
 80035e6:	005b      	lsls	r3, r3, #1
 80035e8:	4403      	add	r3, r0
 80035ea:	3b1e      	subs	r3, #30
 80035ec:	409a      	lsls	r2, r3
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	430a      	orrs	r2, r1
 80035f4:	60da      	str	r2, [r3, #12]
 80035f6:	e022      	b.n	800363e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	6919      	ldr	r1, [r3, #16]
 80035fe:	683b      	ldr	r3, [r7, #0]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	b29b      	uxth	r3, r3
 8003604:	461a      	mov	r2, r3
 8003606:	4613      	mov	r3, r2
 8003608:	005b      	lsls	r3, r3, #1
 800360a:	4413      	add	r3, r2
 800360c:	2207      	movs	r2, #7
 800360e:	fa02 f303 	lsl.w	r3, r2, r3
 8003612:	43da      	mvns	r2, r3
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	400a      	ands	r2, r1
 800361a:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	6919      	ldr	r1, [r3, #16]
 8003622:	683b      	ldr	r3, [r7, #0]
 8003624:	689a      	ldr	r2, [r3, #8]
 8003626:	683b      	ldr	r3, [r7, #0]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	b29b      	uxth	r3, r3
 800362c:	4618      	mov	r0, r3
 800362e:	4603      	mov	r3, r0
 8003630:	005b      	lsls	r3, r3, #1
 8003632:	4403      	add	r3, r0
 8003634:	409a      	lsls	r2, r3
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	430a      	orrs	r2, r1
 800363c:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800363e:	683b      	ldr	r3, [r7, #0]
 8003640:	685b      	ldr	r3, [r3, #4]
 8003642:	2b06      	cmp	r3, #6
 8003644:	d824      	bhi.n	8003690 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800364c:	683b      	ldr	r3, [r7, #0]
 800364e:	685a      	ldr	r2, [r3, #4]
 8003650:	4613      	mov	r3, r2
 8003652:	009b      	lsls	r3, r3, #2
 8003654:	4413      	add	r3, r2
 8003656:	3b05      	subs	r3, #5
 8003658:	221f      	movs	r2, #31
 800365a:	fa02 f303 	lsl.w	r3, r2, r3
 800365e:	43da      	mvns	r2, r3
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	400a      	ands	r2, r1
 8003666:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800366e:	683b      	ldr	r3, [r7, #0]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	b29b      	uxth	r3, r3
 8003674:	4618      	mov	r0, r3
 8003676:	683b      	ldr	r3, [r7, #0]
 8003678:	685a      	ldr	r2, [r3, #4]
 800367a:	4613      	mov	r3, r2
 800367c:	009b      	lsls	r3, r3, #2
 800367e:	4413      	add	r3, r2
 8003680:	3b05      	subs	r3, #5
 8003682:	fa00 f203 	lsl.w	r2, r0, r3
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	430a      	orrs	r2, r1
 800368c:	635a      	str	r2, [r3, #52]	@ 0x34
 800368e:	e04c      	b.n	800372a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	685b      	ldr	r3, [r3, #4]
 8003694:	2b0c      	cmp	r3, #12
 8003696:	d824      	bhi.n	80036e2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800369e:	683b      	ldr	r3, [r7, #0]
 80036a0:	685a      	ldr	r2, [r3, #4]
 80036a2:	4613      	mov	r3, r2
 80036a4:	009b      	lsls	r3, r3, #2
 80036a6:	4413      	add	r3, r2
 80036a8:	3b23      	subs	r3, #35	@ 0x23
 80036aa:	221f      	movs	r2, #31
 80036ac:	fa02 f303 	lsl.w	r3, r2, r3
 80036b0:	43da      	mvns	r2, r3
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	400a      	ands	r2, r1
 80036b8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80036c0:	683b      	ldr	r3, [r7, #0]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	b29b      	uxth	r3, r3
 80036c6:	4618      	mov	r0, r3
 80036c8:	683b      	ldr	r3, [r7, #0]
 80036ca:	685a      	ldr	r2, [r3, #4]
 80036cc:	4613      	mov	r3, r2
 80036ce:	009b      	lsls	r3, r3, #2
 80036d0:	4413      	add	r3, r2
 80036d2:	3b23      	subs	r3, #35	@ 0x23
 80036d4:	fa00 f203 	lsl.w	r2, r0, r3
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	430a      	orrs	r2, r1
 80036de:	631a      	str	r2, [r3, #48]	@ 0x30
 80036e0:	e023      	b.n	800372a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80036e8:	683b      	ldr	r3, [r7, #0]
 80036ea:	685a      	ldr	r2, [r3, #4]
 80036ec:	4613      	mov	r3, r2
 80036ee:	009b      	lsls	r3, r3, #2
 80036f0:	4413      	add	r3, r2
 80036f2:	3b41      	subs	r3, #65	@ 0x41
 80036f4:	221f      	movs	r2, #31
 80036f6:	fa02 f303 	lsl.w	r3, r2, r3
 80036fa:	43da      	mvns	r2, r3
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	400a      	ands	r2, r1
 8003702:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800370a:	683b      	ldr	r3, [r7, #0]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	b29b      	uxth	r3, r3
 8003710:	4618      	mov	r0, r3
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	685a      	ldr	r2, [r3, #4]
 8003716:	4613      	mov	r3, r2
 8003718:	009b      	lsls	r3, r3, #2
 800371a:	4413      	add	r3, r2
 800371c:	3b41      	subs	r3, #65	@ 0x41
 800371e:	fa00 f203 	lsl.w	r2, r0, r3
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	430a      	orrs	r2, r1
 8003728:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800372a:	4b29      	ldr	r3, [pc, #164]	@ (80037d0 <HAL_ADC_ConfigChannel+0x250>)
 800372c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	4a28      	ldr	r2, [pc, #160]	@ (80037d4 <HAL_ADC_ConfigChannel+0x254>)
 8003734:	4293      	cmp	r3, r2
 8003736:	d10f      	bne.n	8003758 <HAL_ADC_ConfigChannel+0x1d8>
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	2b12      	cmp	r3, #18
 800373e:	d10b      	bne.n	8003758 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	685b      	ldr	r3, [r3, #4]
 8003744:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	685b      	ldr	r3, [r3, #4]
 8003750:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	4a1d      	ldr	r2, [pc, #116]	@ (80037d4 <HAL_ADC_ConfigChannel+0x254>)
 800375e:	4293      	cmp	r3, r2
 8003760:	d12b      	bne.n	80037ba <HAL_ADC_ConfigChannel+0x23a>
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	4a1c      	ldr	r2, [pc, #112]	@ (80037d8 <HAL_ADC_ConfigChannel+0x258>)
 8003768:	4293      	cmp	r3, r2
 800376a:	d003      	beq.n	8003774 <HAL_ADC_ConfigChannel+0x1f4>
 800376c:	683b      	ldr	r3, [r7, #0]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	2b11      	cmp	r3, #17
 8003772:	d122      	bne.n	80037ba <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	685b      	ldr	r3, [r3, #4]
 8003778:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	685b      	ldr	r3, [r3, #4]
 8003784:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800378c:	683b      	ldr	r3, [r7, #0]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	4a11      	ldr	r2, [pc, #68]	@ (80037d8 <HAL_ADC_ConfigChannel+0x258>)
 8003792:	4293      	cmp	r3, r2
 8003794:	d111      	bne.n	80037ba <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003796:	4b11      	ldr	r3, [pc, #68]	@ (80037dc <HAL_ADC_ConfigChannel+0x25c>)
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	4a11      	ldr	r2, [pc, #68]	@ (80037e0 <HAL_ADC_ConfigChannel+0x260>)
 800379c:	fba2 2303 	umull	r2, r3, r2, r3
 80037a0:	0c9a      	lsrs	r2, r3, #18
 80037a2:	4613      	mov	r3, r2
 80037a4:	009b      	lsls	r3, r3, #2
 80037a6:	4413      	add	r3, r2
 80037a8:	005b      	lsls	r3, r3, #1
 80037aa:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80037ac:	e002      	b.n	80037b4 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80037ae:	68bb      	ldr	r3, [r7, #8]
 80037b0:	3b01      	subs	r3, #1
 80037b2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80037b4:	68bb      	ldr	r3, [r7, #8]
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d1f9      	bne.n	80037ae <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	2200      	movs	r2, #0
 80037be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80037c2:	2300      	movs	r3, #0
}
 80037c4:	4618      	mov	r0, r3
 80037c6:	3714      	adds	r7, #20
 80037c8:	46bd      	mov	sp, r7
 80037ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ce:	4770      	bx	lr
 80037d0:	40012300 	.word	0x40012300
 80037d4:	40012000 	.word	0x40012000
 80037d8:	10000012 	.word	0x10000012
 80037dc:	20000014 	.word	0x20000014
 80037e0:	431bde83 	.word	0x431bde83

080037e4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80037e4:	b480      	push	{r7}
 80037e6:	b085      	sub	sp, #20
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80037ec:	4b79      	ldr	r3, [pc, #484]	@ (80039d4 <ADC_Init+0x1f0>)
 80037ee:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	685b      	ldr	r3, [r3, #4]
 80037f4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	685a      	ldr	r2, [r3, #4]
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	685b      	ldr	r3, [r3, #4]
 8003804:	431a      	orrs	r2, r3
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	685a      	ldr	r2, [r3, #4]
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003818:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	6859      	ldr	r1, [r3, #4]
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	691b      	ldr	r3, [r3, #16]
 8003824:	021a      	lsls	r2, r3, #8
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	430a      	orrs	r2, r1
 800382c:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	685a      	ldr	r2, [r3, #4]
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 800383c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	6859      	ldr	r1, [r3, #4]
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	689a      	ldr	r2, [r3, #8]
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	430a      	orrs	r2, r1
 800384e:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	689a      	ldr	r2, [r3, #8]
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800385e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	6899      	ldr	r1, [r3, #8]
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	68da      	ldr	r2, [r3, #12]
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	430a      	orrs	r2, r1
 8003870:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003876:	4a58      	ldr	r2, [pc, #352]	@ (80039d8 <ADC_Init+0x1f4>)
 8003878:	4293      	cmp	r3, r2
 800387a:	d022      	beq.n	80038c2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	689a      	ldr	r2, [r3, #8]
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800388a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	6899      	ldr	r1, [r3, #8]
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	430a      	orrs	r2, r1
 800389c:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	689a      	ldr	r2, [r3, #8]
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80038ac:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	6899      	ldr	r1, [r3, #8]
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	430a      	orrs	r2, r1
 80038be:	609a      	str	r2, [r3, #8]
 80038c0:	e00f      	b.n	80038e2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	689a      	ldr	r2, [r3, #8]
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80038d0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	689a      	ldr	r2, [r3, #8]
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80038e0:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	689a      	ldr	r2, [r3, #8]
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f022 0202 	bic.w	r2, r2, #2
 80038f0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	6899      	ldr	r1, [r3, #8]
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	7e1b      	ldrb	r3, [r3, #24]
 80038fc:	005a      	lsls	r2, r3, #1
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	430a      	orrs	r2, r1
 8003904:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	f893 3020 	ldrb.w	r3, [r3, #32]
 800390c:	2b00      	cmp	r3, #0
 800390e:	d01b      	beq.n	8003948 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	685a      	ldr	r2, [r3, #4]
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800391e:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	685a      	ldr	r2, [r3, #4]
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800392e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	6859      	ldr	r1, [r3, #4]
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800393a:	3b01      	subs	r3, #1
 800393c:	035a      	lsls	r2, r3, #13
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	430a      	orrs	r2, r1
 8003944:	605a      	str	r2, [r3, #4]
 8003946:	e007      	b.n	8003958 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	685a      	ldr	r2, [r3, #4]
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003956:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8003966:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	69db      	ldr	r3, [r3, #28]
 8003972:	3b01      	subs	r3, #1
 8003974:	051a      	lsls	r2, r3, #20
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	430a      	orrs	r2, r1
 800397c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	689a      	ldr	r2, [r3, #8]
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800398c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	6899      	ldr	r1, [r3, #8]
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800399a:	025a      	lsls	r2, r3, #9
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	430a      	orrs	r2, r1
 80039a2:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	689a      	ldr	r2, [r3, #8]
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80039b2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	6899      	ldr	r1, [r3, #8]
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	695b      	ldr	r3, [r3, #20]
 80039be:	029a      	lsls	r2, r3, #10
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	430a      	orrs	r2, r1
 80039c6:	609a      	str	r2, [r3, #8]
}
 80039c8:	bf00      	nop
 80039ca:	3714      	adds	r7, #20
 80039cc:	46bd      	mov	sp, r7
 80039ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d2:	4770      	bx	lr
 80039d4:	40012300 	.word	0x40012300
 80039d8:	0f000001 	.word	0x0f000001

080039dc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80039dc:	b480      	push	{r7}
 80039de:	b085      	sub	sp, #20
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	f003 0307 	and.w	r3, r3, #7
 80039ea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80039ec:	4b0c      	ldr	r3, [pc, #48]	@ (8003a20 <__NVIC_SetPriorityGrouping+0x44>)
 80039ee:	68db      	ldr	r3, [r3, #12]
 80039f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80039f2:	68ba      	ldr	r2, [r7, #8]
 80039f4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80039f8:	4013      	ands	r3, r2
 80039fa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003a00:	68bb      	ldr	r3, [r7, #8]
 8003a02:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003a04:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003a08:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a0c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003a0e:	4a04      	ldr	r2, [pc, #16]	@ (8003a20 <__NVIC_SetPriorityGrouping+0x44>)
 8003a10:	68bb      	ldr	r3, [r7, #8]
 8003a12:	60d3      	str	r3, [r2, #12]
}
 8003a14:	bf00      	nop
 8003a16:	3714      	adds	r7, #20
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1e:	4770      	bx	lr
 8003a20:	e000ed00 	.word	0xe000ed00

08003a24 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003a24:	b480      	push	{r7}
 8003a26:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003a28:	4b04      	ldr	r3, [pc, #16]	@ (8003a3c <__NVIC_GetPriorityGrouping+0x18>)
 8003a2a:	68db      	ldr	r3, [r3, #12]
 8003a2c:	0a1b      	lsrs	r3, r3, #8
 8003a2e:	f003 0307 	and.w	r3, r3, #7
}
 8003a32:	4618      	mov	r0, r3
 8003a34:	46bd      	mov	sp, r7
 8003a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a3a:	4770      	bx	lr
 8003a3c:	e000ed00 	.word	0xe000ed00

08003a40 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a40:	b480      	push	{r7}
 8003a42:	b083      	sub	sp, #12
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	4603      	mov	r3, r0
 8003a48:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	db0b      	blt.n	8003a6a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003a52:	79fb      	ldrb	r3, [r7, #7]
 8003a54:	f003 021f 	and.w	r2, r3, #31
 8003a58:	4907      	ldr	r1, [pc, #28]	@ (8003a78 <__NVIC_EnableIRQ+0x38>)
 8003a5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a5e:	095b      	lsrs	r3, r3, #5
 8003a60:	2001      	movs	r0, #1
 8003a62:	fa00 f202 	lsl.w	r2, r0, r2
 8003a66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003a6a:	bf00      	nop
 8003a6c:	370c      	adds	r7, #12
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a74:	4770      	bx	lr
 8003a76:	bf00      	nop
 8003a78:	e000e100 	.word	0xe000e100

08003a7c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003a7c:	b480      	push	{r7}
 8003a7e:	b083      	sub	sp, #12
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	4603      	mov	r3, r0
 8003a84:	6039      	str	r1, [r7, #0]
 8003a86:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	db0a      	blt.n	8003aa6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a90:	683b      	ldr	r3, [r7, #0]
 8003a92:	b2da      	uxtb	r2, r3
 8003a94:	490c      	ldr	r1, [pc, #48]	@ (8003ac8 <__NVIC_SetPriority+0x4c>)
 8003a96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a9a:	0112      	lsls	r2, r2, #4
 8003a9c:	b2d2      	uxtb	r2, r2
 8003a9e:	440b      	add	r3, r1
 8003aa0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003aa4:	e00a      	b.n	8003abc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	b2da      	uxtb	r2, r3
 8003aaa:	4908      	ldr	r1, [pc, #32]	@ (8003acc <__NVIC_SetPriority+0x50>)
 8003aac:	79fb      	ldrb	r3, [r7, #7]
 8003aae:	f003 030f 	and.w	r3, r3, #15
 8003ab2:	3b04      	subs	r3, #4
 8003ab4:	0112      	lsls	r2, r2, #4
 8003ab6:	b2d2      	uxtb	r2, r2
 8003ab8:	440b      	add	r3, r1
 8003aba:	761a      	strb	r2, [r3, #24]
}
 8003abc:	bf00      	nop
 8003abe:	370c      	adds	r7, #12
 8003ac0:	46bd      	mov	sp, r7
 8003ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac6:	4770      	bx	lr
 8003ac8:	e000e100 	.word	0xe000e100
 8003acc:	e000ed00 	.word	0xe000ed00

08003ad0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ad0:	b480      	push	{r7}
 8003ad2:	b089      	sub	sp, #36	@ 0x24
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	60f8      	str	r0, [r7, #12]
 8003ad8:	60b9      	str	r1, [r7, #8]
 8003ada:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	f003 0307 	and.w	r3, r3, #7
 8003ae2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003ae4:	69fb      	ldr	r3, [r7, #28]
 8003ae6:	f1c3 0307 	rsb	r3, r3, #7
 8003aea:	2b04      	cmp	r3, #4
 8003aec:	bf28      	it	cs
 8003aee:	2304      	movcs	r3, #4
 8003af0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003af2:	69fb      	ldr	r3, [r7, #28]
 8003af4:	3304      	adds	r3, #4
 8003af6:	2b06      	cmp	r3, #6
 8003af8:	d902      	bls.n	8003b00 <NVIC_EncodePriority+0x30>
 8003afa:	69fb      	ldr	r3, [r7, #28]
 8003afc:	3b03      	subs	r3, #3
 8003afe:	e000      	b.n	8003b02 <NVIC_EncodePriority+0x32>
 8003b00:	2300      	movs	r3, #0
 8003b02:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b04:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003b08:	69bb      	ldr	r3, [r7, #24]
 8003b0a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b0e:	43da      	mvns	r2, r3
 8003b10:	68bb      	ldr	r3, [r7, #8]
 8003b12:	401a      	ands	r2, r3
 8003b14:	697b      	ldr	r3, [r7, #20]
 8003b16:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003b18:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003b1c:	697b      	ldr	r3, [r7, #20]
 8003b1e:	fa01 f303 	lsl.w	r3, r1, r3
 8003b22:	43d9      	mvns	r1, r3
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b28:	4313      	orrs	r3, r2
         );
}
 8003b2a:	4618      	mov	r0, r3
 8003b2c:	3724      	adds	r7, #36	@ 0x24
 8003b2e:	46bd      	mov	sp, r7
 8003b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b34:	4770      	bx	lr
	...

08003b38 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	b082      	sub	sp, #8
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	3b01      	subs	r3, #1
 8003b44:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003b48:	d301      	bcc.n	8003b4e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003b4a:	2301      	movs	r3, #1
 8003b4c:	e00f      	b.n	8003b6e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003b4e:	4a0a      	ldr	r2, [pc, #40]	@ (8003b78 <SysTick_Config+0x40>)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	3b01      	subs	r3, #1
 8003b54:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003b56:	210f      	movs	r1, #15
 8003b58:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003b5c:	f7ff ff8e 	bl	8003a7c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003b60:	4b05      	ldr	r3, [pc, #20]	@ (8003b78 <SysTick_Config+0x40>)
 8003b62:	2200      	movs	r2, #0
 8003b64:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003b66:	4b04      	ldr	r3, [pc, #16]	@ (8003b78 <SysTick_Config+0x40>)
 8003b68:	2207      	movs	r2, #7
 8003b6a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003b6c:	2300      	movs	r3, #0
}
 8003b6e:	4618      	mov	r0, r3
 8003b70:	3708      	adds	r7, #8
 8003b72:	46bd      	mov	sp, r7
 8003b74:	bd80      	pop	{r7, pc}
 8003b76:	bf00      	nop
 8003b78:	e000e010 	.word	0xe000e010

08003b7c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	b082      	sub	sp, #8
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003b84:	6878      	ldr	r0, [r7, #4]
 8003b86:	f7ff ff29 	bl	80039dc <__NVIC_SetPriorityGrouping>
}
 8003b8a:	bf00      	nop
 8003b8c:	3708      	adds	r7, #8
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	bd80      	pop	{r7, pc}

08003b92 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003b92:	b580      	push	{r7, lr}
 8003b94:	b086      	sub	sp, #24
 8003b96:	af00      	add	r7, sp, #0
 8003b98:	4603      	mov	r3, r0
 8003b9a:	60b9      	str	r1, [r7, #8]
 8003b9c:	607a      	str	r2, [r7, #4]
 8003b9e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003ba0:	2300      	movs	r3, #0
 8003ba2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003ba4:	f7ff ff3e 	bl	8003a24 <__NVIC_GetPriorityGrouping>
 8003ba8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003baa:	687a      	ldr	r2, [r7, #4]
 8003bac:	68b9      	ldr	r1, [r7, #8]
 8003bae:	6978      	ldr	r0, [r7, #20]
 8003bb0:	f7ff ff8e 	bl	8003ad0 <NVIC_EncodePriority>
 8003bb4:	4602      	mov	r2, r0
 8003bb6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003bba:	4611      	mov	r1, r2
 8003bbc:	4618      	mov	r0, r3
 8003bbe:	f7ff ff5d 	bl	8003a7c <__NVIC_SetPriority>
}
 8003bc2:	bf00      	nop
 8003bc4:	3718      	adds	r7, #24
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	bd80      	pop	{r7, pc}

08003bca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003bca:	b580      	push	{r7, lr}
 8003bcc:	b082      	sub	sp, #8
 8003bce:	af00      	add	r7, sp, #0
 8003bd0:	4603      	mov	r3, r0
 8003bd2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003bd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bd8:	4618      	mov	r0, r3
 8003bda:	f7ff ff31 	bl	8003a40 <__NVIC_EnableIRQ>
}
 8003bde:	bf00      	nop
 8003be0:	3708      	adds	r7, #8
 8003be2:	46bd      	mov	sp, r7
 8003be4:	bd80      	pop	{r7, pc}

08003be6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003be6:	b580      	push	{r7, lr}
 8003be8:	b082      	sub	sp, #8
 8003bea:	af00      	add	r7, sp, #0
 8003bec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003bee:	6878      	ldr	r0, [r7, #4]
 8003bf0:	f7ff ffa2 	bl	8003b38 <SysTick_Config>
 8003bf4:	4603      	mov	r3, r0
}
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	3708      	adds	r7, #8
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	bd80      	pop	{r7, pc}
	...

08003c00 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003c00:	b580      	push	{r7, lr}
 8003c02:	b086      	sub	sp, #24
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003c08:	2300      	movs	r3, #0
 8003c0a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003c0c:	f7ff fc44 	bl	8003498 <HAL_GetTick>
 8003c10:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d101      	bne.n	8003c1c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003c18:	2301      	movs	r3, #1
 8003c1a:	e099      	b.n	8003d50 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2202      	movs	r2, #2
 8003c20:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2200      	movs	r2, #0
 8003c28:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	681a      	ldr	r2, [r3, #0]
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f022 0201 	bic.w	r2, r2, #1
 8003c3a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003c3c:	e00f      	b.n	8003c5e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003c3e:	f7ff fc2b 	bl	8003498 <HAL_GetTick>
 8003c42:	4602      	mov	r2, r0
 8003c44:	693b      	ldr	r3, [r7, #16]
 8003c46:	1ad3      	subs	r3, r2, r3
 8003c48:	2b05      	cmp	r3, #5
 8003c4a:	d908      	bls.n	8003c5e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2220      	movs	r2, #32
 8003c50:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	2203      	movs	r2, #3
 8003c56:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003c5a:	2303      	movs	r3, #3
 8003c5c:	e078      	b.n	8003d50 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f003 0301 	and.w	r3, r3, #1
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d1e8      	bne.n	8003c3e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003c74:	697a      	ldr	r2, [r7, #20]
 8003c76:	4b38      	ldr	r3, [pc, #224]	@ (8003d58 <HAL_DMA_Init+0x158>)
 8003c78:	4013      	ands	r3, r2
 8003c7a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	685a      	ldr	r2, [r3, #4]
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	689b      	ldr	r3, [r3, #8]
 8003c84:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003c8a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	691b      	ldr	r3, [r3, #16]
 8003c90:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c96:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	699b      	ldr	r3, [r3, #24]
 8003c9c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ca2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	6a1b      	ldr	r3, [r3, #32]
 8003ca8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003caa:	697a      	ldr	r2, [r7, #20]
 8003cac:	4313      	orrs	r3, r2
 8003cae:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cb4:	2b04      	cmp	r3, #4
 8003cb6:	d107      	bne.n	8003cc8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cc0:	4313      	orrs	r3, r2
 8003cc2:	697a      	ldr	r2, [r7, #20]
 8003cc4:	4313      	orrs	r3, r2
 8003cc6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	697a      	ldr	r2, [r7, #20]
 8003cce:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	695b      	ldr	r3, [r3, #20]
 8003cd6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003cd8:	697b      	ldr	r3, [r7, #20]
 8003cda:	f023 0307 	bic.w	r3, r3, #7
 8003cde:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ce4:	697a      	ldr	r2, [r7, #20]
 8003ce6:	4313      	orrs	r3, r2
 8003ce8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cee:	2b04      	cmp	r3, #4
 8003cf0:	d117      	bne.n	8003d22 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cf6:	697a      	ldr	r2, [r7, #20]
 8003cf8:	4313      	orrs	r3, r2
 8003cfa:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d00e      	beq.n	8003d22 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003d04:	6878      	ldr	r0, [r7, #4]
 8003d06:	f000 fa6f 	bl	80041e8 <DMA_CheckFifoParam>
 8003d0a:	4603      	mov	r3, r0
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d008      	beq.n	8003d22 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	2240      	movs	r2, #64	@ 0x40
 8003d14:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	2201      	movs	r2, #1
 8003d1a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003d1e:	2301      	movs	r3, #1
 8003d20:	e016      	b.n	8003d50 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	697a      	ldr	r2, [r7, #20]
 8003d28:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003d2a:	6878      	ldr	r0, [r7, #4]
 8003d2c:	f000 fa26 	bl	800417c <DMA_CalcBaseAndBitshift>
 8003d30:	4603      	mov	r3, r0
 8003d32:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d38:	223f      	movs	r2, #63	@ 0x3f
 8003d3a:	409a      	lsls	r2, r3
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	2200      	movs	r2, #0
 8003d44:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	2201      	movs	r2, #1
 8003d4a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003d4e:	2300      	movs	r3, #0
}
 8003d50:	4618      	mov	r0, r3
 8003d52:	3718      	adds	r7, #24
 8003d54:	46bd      	mov	sp, r7
 8003d56:	bd80      	pop	{r7, pc}
 8003d58:	f010803f 	.word	0xf010803f

08003d5c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b086      	sub	sp, #24
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	60f8      	str	r0, [r7, #12]
 8003d64:	60b9      	str	r1, [r7, #8]
 8003d66:	607a      	str	r2, [r7, #4]
 8003d68:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003d6a:	2300      	movs	r3, #0
 8003d6c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d72:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003d7a:	2b01      	cmp	r3, #1
 8003d7c:	d101      	bne.n	8003d82 <HAL_DMA_Start_IT+0x26>
 8003d7e:	2302      	movs	r3, #2
 8003d80:	e040      	b.n	8003e04 <HAL_DMA_Start_IT+0xa8>
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	2201      	movs	r2, #1
 8003d86:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003d90:	b2db      	uxtb	r3, r3
 8003d92:	2b01      	cmp	r3, #1
 8003d94:	d12f      	bne.n	8003df6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	2202      	movs	r2, #2
 8003d9a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	2200      	movs	r2, #0
 8003da2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	687a      	ldr	r2, [r7, #4]
 8003da8:	68b9      	ldr	r1, [r7, #8]
 8003daa:	68f8      	ldr	r0, [r7, #12]
 8003dac:	f000 f9b8 	bl	8004120 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003db4:	223f      	movs	r2, #63	@ 0x3f
 8003db6:	409a      	lsls	r2, r3
 8003db8:	693b      	ldr	r3, [r7, #16]
 8003dba:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	681a      	ldr	r2, [r3, #0]
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f042 0216 	orr.w	r2, r2, #22
 8003dca:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d007      	beq.n	8003de4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	681a      	ldr	r2, [r3, #0]
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f042 0208 	orr.w	r2, r2, #8
 8003de2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	681a      	ldr	r2, [r3, #0]
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f042 0201 	orr.w	r2, r2, #1
 8003df2:	601a      	str	r2, [r3, #0]
 8003df4:	e005      	b.n	8003e02 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	2200      	movs	r2, #0
 8003dfa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003dfe:	2302      	movs	r3, #2
 8003e00:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003e02:	7dfb      	ldrb	r3, [r7, #23]
}
 8003e04:	4618      	mov	r0, r3
 8003e06:	3718      	adds	r7, #24
 8003e08:	46bd      	mov	sp, r7
 8003e0a:	bd80      	pop	{r7, pc}

08003e0c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	b086      	sub	sp, #24
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003e14:	2300      	movs	r3, #0
 8003e16:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003e18:	4b8e      	ldr	r3, [pc, #568]	@ (8004054 <HAL_DMA_IRQHandler+0x248>)
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	4a8e      	ldr	r2, [pc, #568]	@ (8004058 <HAL_DMA_IRQHandler+0x24c>)
 8003e1e:	fba2 2303 	umull	r2, r3, r2, r3
 8003e22:	0a9b      	lsrs	r3, r3, #10
 8003e24:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e2a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003e2c:	693b      	ldr	r3, [r7, #16]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e36:	2208      	movs	r2, #8
 8003e38:	409a      	lsls	r2, r3
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	4013      	ands	r3, r2
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d01a      	beq.n	8003e78 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f003 0304 	and.w	r3, r3, #4
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d013      	beq.n	8003e78 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	681a      	ldr	r2, [r3, #0]
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f022 0204 	bic.w	r2, r2, #4
 8003e5e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e64:	2208      	movs	r2, #8
 8003e66:	409a      	lsls	r2, r3
 8003e68:	693b      	ldr	r3, [r7, #16]
 8003e6a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e70:	f043 0201 	orr.w	r2, r3, #1
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e7c:	2201      	movs	r2, #1
 8003e7e:	409a      	lsls	r2, r3
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	4013      	ands	r3, r2
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d012      	beq.n	8003eae <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	695b      	ldr	r3, [r3, #20]
 8003e8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d00b      	beq.n	8003eae <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e9a:	2201      	movs	r2, #1
 8003e9c:	409a      	lsls	r2, r3
 8003e9e:	693b      	ldr	r3, [r7, #16]
 8003ea0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ea6:	f043 0202 	orr.w	r2, r3, #2
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003eb2:	2204      	movs	r2, #4
 8003eb4:	409a      	lsls	r2, r3
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	4013      	ands	r3, r2
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d012      	beq.n	8003ee4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f003 0302 	and.w	r3, r3, #2
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d00b      	beq.n	8003ee4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ed0:	2204      	movs	r2, #4
 8003ed2:	409a      	lsls	r2, r3
 8003ed4:	693b      	ldr	r3, [r7, #16]
 8003ed6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003edc:	f043 0204 	orr.w	r2, r3, #4
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ee8:	2210      	movs	r2, #16
 8003eea:	409a      	lsls	r2, r3
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	4013      	ands	r3, r2
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d043      	beq.n	8003f7c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f003 0308 	and.w	r3, r3, #8
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d03c      	beq.n	8003f7c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f06:	2210      	movs	r2, #16
 8003f08:	409a      	lsls	r2, r3
 8003f0a:	693b      	ldr	r3, [r7, #16]
 8003f0c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d018      	beq.n	8003f4e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d108      	bne.n	8003f3c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d024      	beq.n	8003f7c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f36:	6878      	ldr	r0, [r7, #4]
 8003f38:	4798      	blx	r3
 8003f3a:	e01f      	b.n	8003f7c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d01b      	beq.n	8003f7c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f48:	6878      	ldr	r0, [r7, #4]
 8003f4a:	4798      	blx	r3
 8003f4c:	e016      	b.n	8003f7c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d107      	bne.n	8003f6c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	681a      	ldr	r2, [r3, #0]
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f022 0208 	bic.w	r2, r2, #8
 8003f6a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d003      	beq.n	8003f7c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f78:	6878      	ldr	r0, [r7, #4]
 8003f7a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f80:	2220      	movs	r2, #32
 8003f82:	409a      	lsls	r2, r3
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	4013      	ands	r3, r2
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	f000 808f 	beq.w	80040ac <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f003 0310 	and.w	r3, r3, #16
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	f000 8087 	beq.w	80040ac <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fa2:	2220      	movs	r2, #32
 8003fa4:	409a      	lsls	r2, r3
 8003fa6:	693b      	ldr	r3, [r7, #16]
 8003fa8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003fb0:	b2db      	uxtb	r3, r3
 8003fb2:	2b05      	cmp	r3, #5
 8003fb4:	d136      	bne.n	8004024 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	681a      	ldr	r2, [r3, #0]
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f022 0216 	bic.w	r2, r2, #22
 8003fc4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	695a      	ldr	r2, [r3, #20]
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003fd4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d103      	bne.n	8003fe6 <HAL_DMA_IRQHandler+0x1da>
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d007      	beq.n	8003ff6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	681a      	ldr	r2, [r3, #0]
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f022 0208 	bic.w	r2, r2, #8
 8003ff4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ffa:	223f      	movs	r2, #63	@ 0x3f
 8003ffc:	409a      	lsls	r2, r3
 8003ffe:	693b      	ldr	r3, [r7, #16]
 8004000:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	2201      	movs	r2, #1
 8004006:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	2200      	movs	r2, #0
 800400e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004016:	2b00      	cmp	r3, #0
 8004018:	d07e      	beq.n	8004118 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800401e:	6878      	ldr	r0, [r7, #4]
 8004020:	4798      	blx	r3
        }
        return;
 8004022:	e079      	b.n	8004118 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800402e:	2b00      	cmp	r3, #0
 8004030:	d01d      	beq.n	800406e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800403c:	2b00      	cmp	r3, #0
 800403e:	d10d      	bne.n	800405c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004044:	2b00      	cmp	r3, #0
 8004046:	d031      	beq.n	80040ac <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800404c:	6878      	ldr	r0, [r7, #4]
 800404e:	4798      	blx	r3
 8004050:	e02c      	b.n	80040ac <HAL_DMA_IRQHandler+0x2a0>
 8004052:	bf00      	nop
 8004054:	20000014 	.word	0x20000014
 8004058:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004060:	2b00      	cmp	r3, #0
 8004062:	d023      	beq.n	80040ac <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004068:	6878      	ldr	r0, [r7, #4]
 800406a:	4798      	blx	r3
 800406c:	e01e      	b.n	80040ac <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004078:	2b00      	cmp	r3, #0
 800407a:	d10f      	bne.n	800409c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	681a      	ldr	r2, [r3, #0]
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f022 0210 	bic.w	r2, r2, #16
 800408a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2201      	movs	r2, #1
 8004090:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	2200      	movs	r2, #0
 8004098:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d003      	beq.n	80040ac <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040a8:	6878      	ldr	r0, [r7, #4]
 80040aa:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d032      	beq.n	800411a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040b8:	f003 0301 	and.w	r3, r3, #1
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d022      	beq.n	8004106 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	2205      	movs	r2, #5
 80040c4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	681a      	ldr	r2, [r3, #0]
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f022 0201 	bic.w	r2, r2, #1
 80040d6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80040d8:	68bb      	ldr	r3, [r7, #8]
 80040da:	3301      	adds	r3, #1
 80040dc:	60bb      	str	r3, [r7, #8]
 80040de:	697a      	ldr	r2, [r7, #20]
 80040e0:	429a      	cmp	r2, r3
 80040e2:	d307      	bcc.n	80040f4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f003 0301 	and.w	r3, r3, #1
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d1f2      	bne.n	80040d8 <HAL_DMA_IRQHandler+0x2cc>
 80040f2:	e000      	b.n	80040f6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80040f4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	2201      	movs	r2, #1
 80040fa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	2200      	movs	r2, #0
 8004102:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800410a:	2b00      	cmp	r3, #0
 800410c:	d005      	beq.n	800411a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004112:	6878      	ldr	r0, [r7, #4]
 8004114:	4798      	blx	r3
 8004116:	e000      	b.n	800411a <HAL_DMA_IRQHandler+0x30e>
        return;
 8004118:	bf00      	nop
    }
  }
}
 800411a:	3718      	adds	r7, #24
 800411c:	46bd      	mov	sp, r7
 800411e:	bd80      	pop	{r7, pc}

08004120 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004120:	b480      	push	{r7}
 8004122:	b085      	sub	sp, #20
 8004124:	af00      	add	r7, sp, #0
 8004126:	60f8      	str	r0, [r7, #12]
 8004128:	60b9      	str	r1, [r7, #8]
 800412a:	607a      	str	r2, [r7, #4]
 800412c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	681a      	ldr	r2, [r3, #0]
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800413c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	683a      	ldr	r2, [r7, #0]
 8004144:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	689b      	ldr	r3, [r3, #8]
 800414a:	2b40      	cmp	r3, #64	@ 0x40
 800414c:	d108      	bne.n	8004160 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	687a      	ldr	r2, [r7, #4]
 8004154:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	68ba      	ldr	r2, [r7, #8]
 800415c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800415e:	e007      	b.n	8004170 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	68ba      	ldr	r2, [r7, #8]
 8004166:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	687a      	ldr	r2, [r7, #4]
 800416e:	60da      	str	r2, [r3, #12]
}
 8004170:	bf00      	nop
 8004172:	3714      	adds	r7, #20
 8004174:	46bd      	mov	sp, r7
 8004176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417a:	4770      	bx	lr

0800417c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800417c:	b480      	push	{r7}
 800417e:	b085      	sub	sp, #20
 8004180:	af00      	add	r7, sp, #0
 8004182:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	b2db      	uxtb	r3, r3
 800418a:	3b10      	subs	r3, #16
 800418c:	4a14      	ldr	r2, [pc, #80]	@ (80041e0 <DMA_CalcBaseAndBitshift+0x64>)
 800418e:	fba2 2303 	umull	r2, r3, r2, r3
 8004192:	091b      	lsrs	r3, r3, #4
 8004194:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004196:	4a13      	ldr	r2, [pc, #76]	@ (80041e4 <DMA_CalcBaseAndBitshift+0x68>)
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	4413      	add	r3, r2
 800419c:	781b      	ldrb	r3, [r3, #0]
 800419e:	461a      	mov	r2, r3
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	2b03      	cmp	r3, #3
 80041a8:	d909      	bls.n	80041be <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80041b2:	f023 0303 	bic.w	r3, r3, #3
 80041b6:	1d1a      	adds	r2, r3, #4
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	659a      	str	r2, [r3, #88]	@ 0x58
 80041bc:	e007      	b.n	80041ce <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80041c6:	f023 0303 	bic.w	r3, r3, #3
 80041ca:	687a      	ldr	r2, [r7, #4]
 80041cc:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80041d2:	4618      	mov	r0, r3
 80041d4:	3714      	adds	r7, #20
 80041d6:	46bd      	mov	sp, r7
 80041d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041dc:	4770      	bx	lr
 80041de:	bf00      	nop
 80041e0:	aaaaaaab 	.word	0xaaaaaaab
 80041e4:	0801073c 	.word	0x0801073c

080041e8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80041e8:	b480      	push	{r7}
 80041ea:	b085      	sub	sp, #20
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80041f0:	2300      	movs	r3, #0
 80041f2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041f8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	699b      	ldr	r3, [r3, #24]
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d11f      	bne.n	8004242 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004202:	68bb      	ldr	r3, [r7, #8]
 8004204:	2b03      	cmp	r3, #3
 8004206:	d856      	bhi.n	80042b6 <DMA_CheckFifoParam+0xce>
 8004208:	a201      	add	r2, pc, #4	@ (adr r2, 8004210 <DMA_CheckFifoParam+0x28>)
 800420a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800420e:	bf00      	nop
 8004210:	08004221 	.word	0x08004221
 8004214:	08004233 	.word	0x08004233
 8004218:	08004221 	.word	0x08004221
 800421c:	080042b7 	.word	0x080042b7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004224:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004228:	2b00      	cmp	r3, #0
 800422a:	d046      	beq.n	80042ba <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800422c:	2301      	movs	r3, #1
 800422e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004230:	e043      	b.n	80042ba <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004236:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800423a:	d140      	bne.n	80042be <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800423c:	2301      	movs	r3, #1
 800423e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004240:	e03d      	b.n	80042be <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	699b      	ldr	r3, [r3, #24]
 8004246:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800424a:	d121      	bne.n	8004290 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800424c:	68bb      	ldr	r3, [r7, #8]
 800424e:	2b03      	cmp	r3, #3
 8004250:	d837      	bhi.n	80042c2 <DMA_CheckFifoParam+0xda>
 8004252:	a201      	add	r2, pc, #4	@ (adr r2, 8004258 <DMA_CheckFifoParam+0x70>)
 8004254:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004258:	08004269 	.word	0x08004269
 800425c:	0800426f 	.word	0x0800426f
 8004260:	08004269 	.word	0x08004269
 8004264:	08004281 	.word	0x08004281
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004268:	2301      	movs	r3, #1
 800426a:	73fb      	strb	r3, [r7, #15]
      break;
 800426c:	e030      	b.n	80042d0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004272:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004276:	2b00      	cmp	r3, #0
 8004278:	d025      	beq.n	80042c6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800427a:	2301      	movs	r3, #1
 800427c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800427e:	e022      	b.n	80042c6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004284:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004288:	d11f      	bne.n	80042ca <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800428a:	2301      	movs	r3, #1
 800428c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800428e:	e01c      	b.n	80042ca <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004290:	68bb      	ldr	r3, [r7, #8]
 8004292:	2b02      	cmp	r3, #2
 8004294:	d903      	bls.n	800429e <DMA_CheckFifoParam+0xb6>
 8004296:	68bb      	ldr	r3, [r7, #8]
 8004298:	2b03      	cmp	r3, #3
 800429a:	d003      	beq.n	80042a4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800429c:	e018      	b.n	80042d0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800429e:	2301      	movs	r3, #1
 80042a0:	73fb      	strb	r3, [r7, #15]
      break;
 80042a2:	e015      	b.n	80042d0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042a8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d00e      	beq.n	80042ce <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80042b0:	2301      	movs	r3, #1
 80042b2:	73fb      	strb	r3, [r7, #15]
      break;
 80042b4:	e00b      	b.n	80042ce <DMA_CheckFifoParam+0xe6>
      break;
 80042b6:	bf00      	nop
 80042b8:	e00a      	b.n	80042d0 <DMA_CheckFifoParam+0xe8>
      break;
 80042ba:	bf00      	nop
 80042bc:	e008      	b.n	80042d0 <DMA_CheckFifoParam+0xe8>
      break;
 80042be:	bf00      	nop
 80042c0:	e006      	b.n	80042d0 <DMA_CheckFifoParam+0xe8>
      break;
 80042c2:	bf00      	nop
 80042c4:	e004      	b.n	80042d0 <DMA_CheckFifoParam+0xe8>
      break;
 80042c6:	bf00      	nop
 80042c8:	e002      	b.n	80042d0 <DMA_CheckFifoParam+0xe8>
      break;   
 80042ca:	bf00      	nop
 80042cc:	e000      	b.n	80042d0 <DMA_CheckFifoParam+0xe8>
      break;
 80042ce:	bf00      	nop
    }
  } 
  
  return status; 
 80042d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80042d2:	4618      	mov	r0, r3
 80042d4:	3714      	adds	r7, #20
 80042d6:	46bd      	mov	sp, r7
 80042d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042dc:	4770      	bx	lr
 80042de:	bf00      	nop

080042e0 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	b084      	sub	sp, #16
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d101      	bne.n	80042f2 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 80042ee:	2301      	movs	r3, #1
 80042f0:	e08a      	b.n	8004408 <HAL_ETH_Init+0x128>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d106      	bne.n	800430a <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	2220      	movs	r2, #32
 8004300:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8004304:	6878      	ldr	r0, [r7, #4]
 8004306:	f7fe fd57 	bl	8002db8 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800430a:	2300      	movs	r3, #0
 800430c:	60bb      	str	r3, [r7, #8]
 800430e:	4b40      	ldr	r3, [pc, #256]	@ (8004410 <HAL_ETH_Init+0x130>)
 8004310:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004312:	4a3f      	ldr	r2, [pc, #252]	@ (8004410 <HAL_ETH_Init+0x130>)
 8004314:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004318:	6453      	str	r3, [r2, #68]	@ 0x44
 800431a:	4b3d      	ldr	r3, [pc, #244]	@ (8004410 <HAL_ETH_Init+0x130>)
 800431c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800431e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004322:	60bb      	str	r3, [r7, #8]
 8004324:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8004326:	4b3b      	ldr	r3, [pc, #236]	@ (8004414 <HAL_ETH_Init+0x134>)
 8004328:	685b      	ldr	r3, [r3, #4]
 800432a:	4a3a      	ldr	r2, [pc, #232]	@ (8004414 <HAL_ETH_Init+0x134>)
 800432c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8004330:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8004332:	4b38      	ldr	r3, [pc, #224]	@ (8004414 <HAL_ETH_Init+0x134>)
 8004334:	685a      	ldr	r2, [r3, #4]
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	689b      	ldr	r3, [r3, #8]
 800433a:	4936      	ldr	r1, [pc, #216]	@ (8004414 <HAL_ETH_Init+0x134>)
 800433c:	4313      	orrs	r3, r2
 800433e:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8004340:	4b34      	ldr	r3, [pc, #208]	@ (8004414 <HAL_ETH_Init+0x134>)
 8004342:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	687a      	ldr	r2, [r7, #4]
 8004350:	6812      	ldr	r2, [r2, #0]
 8004352:	f043 0301 	orr.w	r3, r3, #1
 8004356:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800435a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800435c:	f7ff f89c 	bl	8003498 <HAL_GetTick>
 8004360:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8004362:	e011      	b.n	8004388 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8004364:	f7ff f898 	bl	8003498 <HAL_GetTick>
 8004368:	4602      	mov	r2, r0
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	1ad3      	subs	r3, r2, r3
 800436e:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8004372:	d909      	bls.n	8004388 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2204      	movs	r2, #4
 8004378:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	22e0      	movs	r2, #224	@ 0xe0
 8004380:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8004384:	2301      	movs	r3, #1
 8004386:	e03f      	b.n	8004408 <HAL_ETH_Init+0x128>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f003 0301 	and.w	r3, r3, #1
 8004396:	2b00      	cmp	r3, #0
 8004398:	d1e4      	bne.n	8004364 <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 800439a:	6878      	ldr	r0, [r7, #4]
 800439c:	f000 f97a 	bl	8004694 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 80043a0:	6878      	ldr	r0, [r7, #4]
 80043a2:	f000 fa25 	bl	80047f0 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 80043a6:	6878      	ldr	r0, [r7, #4]
 80043a8:	f000 fa7b 	bl	80048a2 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	685b      	ldr	r3, [r3, #4]
 80043b0:	461a      	mov	r2, r3
 80043b2:	2100      	movs	r1, #0
 80043b4:	6878      	ldr	r0, [r7, #4]
 80043b6:	f000 f9e3 	bl	8004780 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 80043c8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 80043d2:	687a      	ldr	r2, [r7, #4]
 80043d4:	6812      	ldr	r2, [r2, #0]
 80043d6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80043da:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80043de:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 80043f2:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	2200      	movs	r2, #0
 80043fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	2210      	movs	r2, #16
 8004402:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004406:	2300      	movs	r3, #0
}
 8004408:	4618      	mov	r0, r3
 800440a:	3710      	adds	r7, #16
 800440c:	46bd      	mov	sp, r7
 800440e:	bd80      	pop	{r7, pc}
 8004410:	40023800 	.word	0x40023800
 8004414:	40013800 	.word	0x40013800

08004418 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8004418:	b580      	push	{r7, lr}
 800441a:	b084      	sub	sp, #16
 800441c:	af00      	add	r7, sp, #0
 800441e:	6078      	str	r0, [r7, #4]
 8004420:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 800442a:	68fa      	ldr	r2, [r7, #12]
 800442c:	4b53      	ldr	r3, [pc, #332]	@ (800457c <ETH_SetMACConfig+0x164>)
 800442e:	4013      	ands	r3, r2
 8004430:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8004432:	683b      	ldr	r3, [r7, #0]
 8004434:	7b9b      	ldrb	r3, [r3, #14]
 8004436:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8004438:	683a      	ldr	r2, [r7, #0]
 800443a:	7c12      	ldrb	r2, [r2, #16]
 800443c:	2a00      	cmp	r2, #0
 800443e:	d102      	bne.n	8004446 <ETH_SetMACConfig+0x2e>
 8004440:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8004444:	e000      	b.n	8004448 <ETH_SetMACConfig+0x30>
 8004446:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8004448:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 800444a:	683a      	ldr	r2, [r7, #0]
 800444c:	7c52      	ldrb	r2, [r2, #17]
 800444e:	2a00      	cmp	r2, #0
 8004450:	d102      	bne.n	8004458 <ETH_SetMACConfig+0x40>
 8004452:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8004456:	e000      	b.n	800445a <ETH_SetMACConfig+0x42>
 8004458:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 800445a:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 800445c:	683b      	ldr	r3, [r7, #0]
 800445e:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8004460:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8004462:	683b      	ldr	r3, [r7, #0]
 8004464:	7fdb      	ldrb	r3, [r3, #31]
 8004466:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8004468:	431a      	orrs	r2, r3
                        macconf->Speed |
 800446a:	683b      	ldr	r3, [r7, #0]
 800446c:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800446e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8004470:	683a      	ldr	r2, [r7, #0]
 8004472:	7f92      	ldrb	r2, [r2, #30]
 8004474:	2a00      	cmp	r2, #0
 8004476:	d102      	bne.n	800447e <ETH_SetMACConfig+0x66>
 8004478:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800447c:	e000      	b.n	8004480 <ETH_SetMACConfig+0x68>
 800447e:	2200      	movs	r2, #0
                        macconf->Speed |
 8004480:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8004482:	683b      	ldr	r3, [r7, #0]
 8004484:	7f1b      	ldrb	r3, [r3, #28]
 8004486:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8004488:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 800448a:	683b      	ldr	r3, [r7, #0]
 800448c:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800448e:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8004490:	683b      	ldr	r3, [r7, #0]
 8004492:	791b      	ldrb	r3, [r3, #4]
 8004494:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8004496:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8004498:	683a      	ldr	r2, [r7, #0]
 800449a:	f892 2020 	ldrb.w	r2, [r2, #32]
 800449e:	2a00      	cmp	r2, #0
 80044a0:	d102      	bne.n	80044a8 <ETH_SetMACConfig+0x90>
 80044a2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80044a6:	e000      	b.n	80044aa <ETH_SetMACConfig+0x92>
 80044a8:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80044aa:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80044ac:	683b      	ldr	r3, [r7, #0]
 80044ae:	7bdb      	ldrb	r3, [r3, #15]
 80044b0:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80044b2:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 80044b4:	683b      	ldr	r3, [r7, #0]
 80044b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80044b8:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 80044ba:	683b      	ldr	r3, [r7, #0]
 80044bc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80044c0:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80044c2:	4313      	orrs	r3, r2
 80044c4:	68fa      	ldr	r2, [r7, #12]
 80044c6:	4313      	orrs	r3, r2
 80044c8:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	68fa      	ldr	r2, [r7, #12]
 80044d0:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80044da:	2001      	movs	r0, #1
 80044dc:	f7fe ffe8 	bl	80034b0 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	68fa      	ldr	r2, [r7, #12]
 80044e6:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	699b      	ldr	r3, [r3, #24]
 80044ee:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 80044f0:	68fa      	ldr	r2, [r7, #12]
 80044f2:	f64f 7341 	movw	r3, #65345	@ 0xff41
 80044f6:	4013      	ands	r3, r2
 80044f8:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80044fa:	683b      	ldr	r3, [r7, #0]
 80044fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80044fe:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8004500:	683a      	ldr	r2, [r7, #0]
 8004502:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8004506:	2a00      	cmp	r2, #0
 8004508:	d101      	bne.n	800450e <ETH_SetMACConfig+0xf6>
 800450a:	2280      	movs	r2, #128	@ 0x80
 800450c:	e000      	b.n	8004510 <ETH_SetMACConfig+0xf8>
 800450e:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8004510:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8004512:	683b      	ldr	r3, [r7, #0]
 8004514:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8004516:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8004518:	683a      	ldr	r2, [r7, #0]
 800451a:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 800451e:	2a01      	cmp	r2, #1
 8004520:	d101      	bne.n	8004526 <ETH_SetMACConfig+0x10e>
 8004522:	2208      	movs	r2, #8
 8004524:	e000      	b.n	8004528 <ETH_SetMACConfig+0x110>
 8004526:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8004528:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 800452a:	683a      	ldr	r2, [r7, #0]
 800452c:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8004530:	2a01      	cmp	r2, #1
 8004532:	d101      	bne.n	8004538 <ETH_SetMACConfig+0x120>
 8004534:	2204      	movs	r2, #4
 8004536:	e000      	b.n	800453a <ETH_SetMACConfig+0x122>
 8004538:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 800453a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 800453c:	683a      	ldr	r2, [r7, #0]
 800453e:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 8004542:	2a01      	cmp	r2, #1
 8004544:	d101      	bne.n	800454a <ETH_SetMACConfig+0x132>
 8004546:	2202      	movs	r2, #2
 8004548:	e000      	b.n	800454c <ETH_SetMACConfig+0x134>
 800454a:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800454c:	4313      	orrs	r3, r2
 800454e:	68fa      	ldr	r2, [r7, #12]
 8004550:	4313      	orrs	r3, r2
 8004552:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	68fa      	ldr	r2, [r7, #12]
 800455a:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	699b      	ldr	r3, [r3, #24]
 8004562:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8004564:	2001      	movs	r0, #1
 8004566:	f7fe ffa3 	bl	80034b0 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	68fa      	ldr	r2, [r7, #12]
 8004570:	619a      	str	r2, [r3, #24]
}
 8004572:	bf00      	nop
 8004574:	3710      	adds	r7, #16
 8004576:	46bd      	mov	sp, r7
 8004578:	bd80      	pop	{r7, pc}
 800457a:	bf00      	nop
 800457c:	fd20810f 	.word	0xfd20810f

08004580 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8004580:	b580      	push	{r7, lr}
 8004582:	b084      	sub	sp, #16
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]
 8004588:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004592:	699b      	ldr	r3, [r3, #24]
 8004594:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8004596:	68fa      	ldr	r2, [r7, #12]
 8004598:	4b3d      	ldr	r3, [pc, #244]	@ (8004690 <ETH_SetDMAConfig+0x110>)
 800459a:	4013      	ands	r3, r2
 800459c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800459e:	683b      	ldr	r3, [r7, #0]
 80045a0:	7b1b      	ldrb	r3, [r3, #12]
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d102      	bne.n	80045ac <ETH_SetDMAConfig+0x2c>
 80045a6:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80045aa:	e000      	b.n	80045ae <ETH_SetDMAConfig+0x2e>
 80045ac:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80045ae:	683b      	ldr	r3, [r7, #0]
 80045b0:	7b5b      	ldrb	r3, [r3, #13]
 80045b2:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80045b4:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80045b6:	683a      	ldr	r2, [r7, #0]
 80045b8:	7f52      	ldrb	r2, [r2, #29]
 80045ba:	2a00      	cmp	r2, #0
 80045bc:	d102      	bne.n	80045c4 <ETH_SetDMAConfig+0x44>
 80045be:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80045c2:	e000      	b.n	80045c6 <ETH_SetDMAConfig+0x46>
 80045c4:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80045c6:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80045c8:	683b      	ldr	r3, [r7, #0]
 80045ca:	7b9b      	ldrb	r3, [r3, #14]
 80045cc:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80045ce:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 80045d0:	683b      	ldr	r3, [r7, #0]
 80045d2:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80045d4:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80045d6:	683b      	ldr	r3, [r7, #0]
 80045d8:	7f1b      	ldrb	r3, [r3, #28]
 80045da:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 80045dc:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80045de:	683b      	ldr	r3, [r7, #0]
 80045e0:	7f9b      	ldrb	r3, [r3, #30]
 80045e2:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80045e4:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 80045e6:	683b      	ldr	r3, [r7, #0]
 80045e8:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80045ea:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 80045ec:	683b      	ldr	r3, [r7, #0]
 80045ee:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80045f2:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80045f4:	4313      	orrs	r3, r2
 80045f6:	68fa      	ldr	r2, [r7, #12]
 80045f8:	4313      	orrs	r3, r2
 80045fa:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004604:	461a      	mov	r2, r3
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004612:	699b      	ldr	r3, [r3, #24]
 8004614:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8004616:	2001      	movs	r0, #1
 8004618:	f7fe ff4a 	bl	80034b0 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004624:	461a      	mov	r2, r3
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800462a:	683b      	ldr	r3, [r7, #0]
 800462c:	791b      	ldrb	r3, [r3, #4]
 800462e:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8004630:	683b      	ldr	r3, [r7, #0]
 8004632:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8004634:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8004636:	683b      	ldr	r3, [r7, #0]
 8004638:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 800463a:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 800463c:	683b      	ldr	r3, [r7, #0]
 800463e:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8004640:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8004642:	683b      	ldr	r3, [r7, #0]
 8004644:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004648:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 800464a:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 800464c:	683b      	ldr	r3, [r7, #0]
 800464e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004650:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8004652:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8004654:	683b      	ldr	r3, [r7, #0]
 8004656:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8004658:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800465a:	687a      	ldr	r2, [r7, #4]
 800465c:	6812      	ldr	r2, [r2, #0]
 800465e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004662:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004666:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8004674:	2001      	movs	r0, #1
 8004676:	f7fe ff1b 	bl	80034b0 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004682:	461a      	mov	r2, r3
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	6013      	str	r3, [r2, #0]
}
 8004688:	bf00      	nop
 800468a:	3710      	adds	r7, #16
 800468c:	46bd      	mov	sp, r7
 800468e:	bd80      	pop	{r7, pc}
 8004690:	f8de3f23 	.word	0xf8de3f23

08004694 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8004694:	b580      	push	{r7, lr}
 8004696:	b0a6      	sub	sp, #152	@ 0x98
 8004698:	af00      	add	r7, sp, #0
 800469a:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 800469c:	2301      	movs	r3, #1
 800469e:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 80046a2:	2301      	movs	r3, #1
 80046a4:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 80046a8:	2300      	movs	r3, #0
 80046aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 80046ac:	2300      	movs	r3, #0
 80046ae:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 80046b2:	2301      	movs	r3, #1
 80046b4:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 80046b8:	2300      	movs	r3, #0
 80046ba:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 80046be:	2301      	movs	r3, #1
 80046c0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 80046c4:	2301      	movs	r3, #1
 80046c6:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 80046ca:	2300      	movs	r3, #0
 80046cc:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 80046d0:	2300      	movs	r3, #0
 80046d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80046d6:	2300      	movs	r3, #0
 80046d8:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 80046da:	2300      	movs	r3, #0
 80046dc:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 80046e0:	2300      	movs	r3, #0
 80046e2:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 80046e4:	2300      	movs	r3, #0
 80046e6:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 80046ea:	2300      	movs	r3, #0
 80046ec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 80046f0:	2300      	movs	r3, #0
 80046f2:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 80046f6:	2300      	movs	r3, #0
 80046f8:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 80046fc:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8004700:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8004702:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004706:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8004708:	2300      	movs	r3, #0
 800470a:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 800470e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8004712:	4619      	mov	r1, r3
 8004714:	6878      	ldr	r0, [r7, #4]
 8004716:	f7ff fe7f 	bl	8004418 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 800471a:	2301      	movs	r3, #1
 800471c:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 800471e:	2301      	movs	r3, #1
 8004720:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8004722:	2301      	movs	r3, #1
 8004724:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8004728:	2301      	movs	r3, #1
 800472a:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 800472c:	2300      	movs	r3, #0
 800472e:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8004730:	2300      	movs	r3, #0
 8004732:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8004736:	2300      	movs	r3, #0
 8004738:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 800473c:	2300      	movs	r3, #0
 800473e:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8004740:	2301      	movs	r3, #1
 8004742:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8004746:	2301      	movs	r3, #1
 8004748:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 800474a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800474e:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8004750:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8004754:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8004756:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800475a:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 800475c:	2301      	movs	r3, #1
 800475e:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8004762:	2300      	movs	r3, #0
 8004764:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8004766:	2300      	movs	r3, #0
 8004768:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 800476a:	f107 0308 	add.w	r3, r7, #8
 800476e:	4619      	mov	r1, r3
 8004770:	6878      	ldr	r0, [r7, #4]
 8004772:	f7ff ff05 	bl	8004580 <ETH_SetDMAConfig>
}
 8004776:	bf00      	nop
 8004778:	3798      	adds	r7, #152	@ 0x98
 800477a:	46bd      	mov	sp, r7
 800477c:	bd80      	pop	{r7, pc}
	...

08004780 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8004780:	b480      	push	{r7}
 8004782:	b087      	sub	sp, #28
 8004784:	af00      	add	r7, sp, #0
 8004786:	60f8      	str	r0, [r7, #12]
 8004788:	60b9      	str	r1, [r7, #8]
 800478a:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	3305      	adds	r3, #5
 8004790:	781b      	ldrb	r3, [r3, #0]
 8004792:	021b      	lsls	r3, r3, #8
 8004794:	687a      	ldr	r2, [r7, #4]
 8004796:	3204      	adds	r2, #4
 8004798:	7812      	ldrb	r2, [r2, #0]
 800479a:	4313      	orrs	r3, r2
 800479c:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 800479e:	68ba      	ldr	r2, [r7, #8]
 80047a0:	4b11      	ldr	r3, [pc, #68]	@ (80047e8 <ETH_MACAddressConfig+0x68>)
 80047a2:	4413      	add	r3, r2
 80047a4:	461a      	mov	r2, r3
 80047a6:	697b      	ldr	r3, [r7, #20]
 80047a8:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	3303      	adds	r3, #3
 80047ae:	781b      	ldrb	r3, [r3, #0]
 80047b0:	061a      	lsls	r2, r3, #24
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	3302      	adds	r3, #2
 80047b6:	781b      	ldrb	r3, [r3, #0]
 80047b8:	041b      	lsls	r3, r3, #16
 80047ba:	431a      	orrs	r2, r3
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	3301      	adds	r3, #1
 80047c0:	781b      	ldrb	r3, [r3, #0]
 80047c2:	021b      	lsls	r3, r3, #8
 80047c4:	4313      	orrs	r3, r2
 80047c6:	687a      	ldr	r2, [r7, #4]
 80047c8:	7812      	ldrb	r2, [r2, #0]
 80047ca:	4313      	orrs	r3, r2
 80047cc:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 80047ce:	68ba      	ldr	r2, [r7, #8]
 80047d0:	4b06      	ldr	r3, [pc, #24]	@ (80047ec <ETH_MACAddressConfig+0x6c>)
 80047d2:	4413      	add	r3, r2
 80047d4:	461a      	mov	r2, r3
 80047d6:	697b      	ldr	r3, [r7, #20]
 80047d8:	6013      	str	r3, [r2, #0]
}
 80047da:	bf00      	nop
 80047dc:	371c      	adds	r7, #28
 80047de:	46bd      	mov	sp, r7
 80047e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e4:	4770      	bx	lr
 80047e6:	bf00      	nop
 80047e8:	40028040 	.word	0x40028040
 80047ec:	40028044 	.word	0x40028044

080047f0 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 80047f0:	b480      	push	{r7}
 80047f2:	b085      	sub	sp, #20
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80047f8:	2300      	movs	r3, #0
 80047fa:	60fb      	str	r3, [r7, #12]
 80047fc:	e03e      	b.n	800487c <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	68d9      	ldr	r1, [r3, #12]
 8004802:	68fa      	ldr	r2, [r7, #12]
 8004804:	4613      	mov	r3, r2
 8004806:	009b      	lsls	r3, r3, #2
 8004808:	4413      	add	r3, r2
 800480a:	00db      	lsls	r3, r3, #3
 800480c:	440b      	add	r3, r1
 800480e:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8004810:	68bb      	ldr	r3, [r7, #8]
 8004812:	2200      	movs	r2, #0
 8004814:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8004816:	68bb      	ldr	r3, [r7, #8]
 8004818:	2200      	movs	r2, #0
 800481a:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 800481c:	68bb      	ldr	r3, [r7, #8]
 800481e:	2200      	movs	r2, #0
 8004820:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8004822:	68bb      	ldr	r3, [r7, #8]
 8004824:	2200      	movs	r2, #0
 8004826:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8004828:	68b9      	ldr	r1, [r7, #8]
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	68fa      	ldr	r2, [r7, #12]
 800482e:	3206      	adds	r2, #6
 8004830:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8004834:	68bb      	ldr	r3, [r7, #8]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800483c:	68bb      	ldr	r3, [r7, #8]
 800483e:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	2b02      	cmp	r3, #2
 8004844:	d80c      	bhi.n	8004860 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	68d9      	ldr	r1, [r3, #12]
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	1c5a      	adds	r2, r3, #1
 800484e:	4613      	mov	r3, r2
 8004850:	009b      	lsls	r3, r3, #2
 8004852:	4413      	add	r3, r2
 8004854:	00db      	lsls	r3, r3, #3
 8004856:	440b      	add	r3, r1
 8004858:	461a      	mov	r2, r3
 800485a:	68bb      	ldr	r3, [r7, #8]
 800485c:	60da      	str	r2, [r3, #12]
 800485e:	e004      	b.n	800486a <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	68db      	ldr	r3, [r3, #12]
 8004864:	461a      	mov	r2, r3
 8004866:	68bb      	ldr	r3, [r7, #8]
 8004868:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 800486a:	68bb      	ldr	r3, [r7, #8]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 8004872:	68bb      	ldr	r3, [r7, #8]
 8004874:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	3301      	adds	r3, #1
 800487a:	60fb      	str	r3, [r7, #12]
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	2b03      	cmp	r3, #3
 8004880:	d9bd      	bls.n	80047fe <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	2200      	movs	r2, #0
 8004886:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	68da      	ldr	r2, [r3, #12]
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004894:	611a      	str	r2, [r3, #16]
}
 8004896:	bf00      	nop
 8004898:	3714      	adds	r7, #20
 800489a:	46bd      	mov	sp, r7
 800489c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a0:	4770      	bx	lr

080048a2 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 80048a2:	b480      	push	{r7}
 80048a4:	b085      	sub	sp, #20
 80048a6:	af00      	add	r7, sp, #0
 80048a8:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80048aa:	2300      	movs	r3, #0
 80048ac:	60fb      	str	r3, [r7, #12]
 80048ae:	e048      	b.n	8004942 <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	6919      	ldr	r1, [r3, #16]
 80048b4:	68fa      	ldr	r2, [r7, #12]
 80048b6:	4613      	mov	r3, r2
 80048b8:	009b      	lsls	r3, r3, #2
 80048ba:	4413      	add	r3, r2
 80048bc:	00db      	lsls	r3, r3, #3
 80048be:	440b      	add	r3, r1
 80048c0:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 80048c2:	68bb      	ldr	r3, [r7, #8]
 80048c4:	2200      	movs	r2, #0
 80048c6:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 80048c8:	68bb      	ldr	r3, [r7, #8]
 80048ca:	2200      	movs	r2, #0
 80048cc:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 80048ce:	68bb      	ldr	r3, [r7, #8]
 80048d0:	2200      	movs	r2, #0
 80048d2:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 80048d4:	68bb      	ldr	r3, [r7, #8]
 80048d6:	2200      	movs	r2, #0
 80048d8:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 80048da:	68bb      	ldr	r3, [r7, #8]
 80048dc:	2200      	movs	r2, #0
 80048de:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 80048e0:	68bb      	ldr	r3, [r7, #8]
 80048e2:	2200      	movs	r2, #0
 80048e4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 80048e6:	68bb      	ldr	r3, [r7, #8]
 80048e8:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80048ec:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	695b      	ldr	r3, [r3, #20]
 80048f2:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 80048f6:	68bb      	ldr	r3, [r7, #8]
 80048f8:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 80048fa:	68bb      	ldr	r3, [r7, #8]
 80048fc:	685b      	ldr	r3, [r3, #4]
 80048fe:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004902:	68bb      	ldr	r3, [r7, #8]
 8004904:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8004906:	68b9      	ldr	r1, [r7, #8]
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	68fa      	ldr	r2, [r7, #12]
 800490c:	3212      	adds	r2, #18
 800490e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	2b02      	cmp	r3, #2
 8004916:	d80c      	bhi.n	8004932 <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	6919      	ldr	r1, [r3, #16]
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	1c5a      	adds	r2, r3, #1
 8004920:	4613      	mov	r3, r2
 8004922:	009b      	lsls	r3, r3, #2
 8004924:	4413      	add	r3, r2
 8004926:	00db      	lsls	r3, r3, #3
 8004928:	440b      	add	r3, r1
 800492a:	461a      	mov	r2, r3
 800492c:	68bb      	ldr	r3, [r7, #8]
 800492e:	60da      	str	r2, [r3, #12]
 8004930:	e004      	b.n	800493c <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	691b      	ldr	r3, [r3, #16]
 8004936:	461a      	mov	r2, r3
 8004938:	68bb      	ldr	r3, [r7, #8]
 800493a:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	3301      	adds	r3, #1
 8004940:	60fb      	str	r3, [r7, #12]
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	2b03      	cmp	r3, #3
 8004946:	d9b3      	bls.n	80048b0 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	2200      	movs	r2, #0
 800494c:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	2200      	movs	r2, #0
 8004952:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2200      	movs	r2, #0
 8004958:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	2200      	movs	r2, #0
 800495e:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	2200      	movs	r2, #0
 8004964:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	691a      	ldr	r2, [r3, #16]
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004972:	60da      	str	r2, [r3, #12]
}
 8004974:	bf00      	nop
 8004976:	3714      	adds	r7, #20
 8004978:	46bd      	mov	sp, r7
 800497a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800497e:	4770      	bx	lr

08004980 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004980:	b480      	push	{r7}
 8004982:	b089      	sub	sp, #36	@ 0x24
 8004984:	af00      	add	r7, sp, #0
 8004986:	6078      	str	r0, [r7, #4]
 8004988:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800498a:	2300      	movs	r3, #0
 800498c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800498e:	2300      	movs	r3, #0
 8004990:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004992:	2300      	movs	r3, #0
 8004994:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004996:	2300      	movs	r3, #0
 8004998:	61fb      	str	r3, [r7, #28]
 800499a:	e177      	b.n	8004c8c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800499c:	2201      	movs	r2, #1
 800499e:	69fb      	ldr	r3, [r7, #28]
 80049a0:	fa02 f303 	lsl.w	r3, r2, r3
 80049a4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80049a6:	683b      	ldr	r3, [r7, #0]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	697a      	ldr	r2, [r7, #20]
 80049ac:	4013      	ands	r3, r2
 80049ae:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80049b0:	693a      	ldr	r2, [r7, #16]
 80049b2:	697b      	ldr	r3, [r7, #20]
 80049b4:	429a      	cmp	r2, r3
 80049b6:	f040 8166 	bne.w	8004c86 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80049ba:	683b      	ldr	r3, [r7, #0]
 80049bc:	685b      	ldr	r3, [r3, #4]
 80049be:	f003 0303 	and.w	r3, r3, #3
 80049c2:	2b01      	cmp	r3, #1
 80049c4:	d005      	beq.n	80049d2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80049c6:	683b      	ldr	r3, [r7, #0]
 80049c8:	685b      	ldr	r3, [r3, #4]
 80049ca:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80049ce:	2b02      	cmp	r3, #2
 80049d0:	d130      	bne.n	8004a34 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	689b      	ldr	r3, [r3, #8]
 80049d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80049d8:	69fb      	ldr	r3, [r7, #28]
 80049da:	005b      	lsls	r3, r3, #1
 80049dc:	2203      	movs	r2, #3
 80049de:	fa02 f303 	lsl.w	r3, r2, r3
 80049e2:	43db      	mvns	r3, r3
 80049e4:	69ba      	ldr	r2, [r7, #24]
 80049e6:	4013      	ands	r3, r2
 80049e8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80049ea:	683b      	ldr	r3, [r7, #0]
 80049ec:	68da      	ldr	r2, [r3, #12]
 80049ee:	69fb      	ldr	r3, [r7, #28]
 80049f0:	005b      	lsls	r3, r3, #1
 80049f2:	fa02 f303 	lsl.w	r3, r2, r3
 80049f6:	69ba      	ldr	r2, [r7, #24]
 80049f8:	4313      	orrs	r3, r2
 80049fa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	69ba      	ldr	r2, [r7, #24]
 8004a00:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	685b      	ldr	r3, [r3, #4]
 8004a06:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004a08:	2201      	movs	r2, #1
 8004a0a:	69fb      	ldr	r3, [r7, #28]
 8004a0c:	fa02 f303 	lsl.w	r3, r2, r3
 8004a10:	43db      	mvns	r3, r3
 8004a12:	69ba      	ldr	r2, [r7, #24]
 8004a14:	4013      	ands	r3, r2
 8004a16:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004a18:	683b      	ldr	r3, [r7, #0]
 8004a1a:	685b      	ldr	r3, [r3, #4]
 8004a1c:	091b      	lsrs	r3, r3, #4
 8004a1e:	f003 0201 	and.w	r2, r3, #1
 8004a22:	69fb      	ldr	r3, [r7, #28]
 8004a24:	fa02 f303 	lsl.w	r3, r2, r3
 8004a28:	69ba      	ldr	r2, [r7, #24]
 8004a2a:	4313      	orrs	r3, r2
 8004a2c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	69ba      	ldr	r2, [r7, #24]
 8004a32:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004a34:	683b      	ldr	r3, [r7, #0]
 8004a36:	685b      	ldr	r3, [r3, #4]
 8004a38:	f003 0303 	and.w	r3, r3, #3
 8004a3c:	2b03      	cmp	r3, #3
 8004a3e:	d017      	beq.n	8004a70 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	68db      	ldr	r3, [r3, #12]
 8004a44:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004a46:	69fb      	ldr	r3, [r7, #28]
 8004a48:	005b      	lsls	r3, r3, #1
 8004a4a:	2203      	movs	r2, #3
 8004a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8004a50:	43db      	mvns	r3, r3
 8004a52:	69ba      	ldr	r2, [r7, #24]
 8004a54:	4013      	ands	r3, r2
 8004a56:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	689a      	ldr	r2, [r3, #8]
 8004a5c:	69fb      	ldr	r3, [r7, #28]
 8004a5e:	005b      	lsls	r3, r3, #1
 8004a60:	fa02 f303 	lsl.w	r3, r2, r3
 8004a64:	69ba      	ldr	r2, [r7, #24]
 8004a66:	4313      	orrs	r3, r2
 8004a68:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	69ba      	ldr	r2, [r7, #24]
 8004a6e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004a70:	683b      	ldr	r3, [r7, #0]
 8004a72:	685b      	ldr	r3, [r3, #4]
 8004a74:	f003 0303 	and.w	r3, r3, #3
 8004a78:	2b02      	cmp	r3, #2
 8004a7a:	d123      	bne.n	8004ac4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004a7c:	69fb      	ldr	r3, [r7, #28]
 8004a7e:	08da      	lsrs	r2, r3, #3
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	3208      	adds	r2, #8
 8004a84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004a88:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004a8a:	69fb      	ldr	r3, [r7, #28]
 8004a8c:	f003 0307 	and.w	r3, r3, #7
 8004a90:	009b      	lsls	r3, r3, #2
 8004a92:	220f      	movs	r2, #15
 8004a94:	fa02 f303 	lsl.w	r3, r2, r3
 8004a98:	43db      	mvns	r3, r3
 8004a9a:	69ba      	ldr	r2, [r7, #24]
 8004a9c:	4013      	ands	r3, r2
 8004a9e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004aa0:	683b      	ldr	r3, [r7, #0]
 8004aa2:	691a      	ldr	r2, [r3, #16]
 8004aa4:	69fb      	ldr	r3, [r7, #28]
 8004aa6:	f003 0307 	and.w	r3, r3, #7
 8004aaa:	009b      	lsls	r3, r3, #2
 8004aac:	fa02 f303 	lsl.w	r3, r2, r3
 8004ab0:	69ba      	ldr	r2, [r7, #24]
 8004ab2:	4313      	orrs	r3, r2
 8004ab4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004ab6:	69fb      	ldr	r3, [r7, #28]
 8004ab8:	08da      	lsrs	r2, r3, #3
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	3208      	adds	r2, #8
 8004abe:	69b9      	ldr	r1, [r7, #24]
 8004ac0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004aca:	69fb      	ldr	r3, [r7, #28]
 8004acc:	005b      	lsls	r3, r3, #1
 8004ace:	2203      	movs	r2, #3
 8004ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8004ad4:	43db      	mvns	r3, r3
 8004ad6:	69ba      	ldr	r2, [r7, #24]
 8004ad8:	4013      	ands	r3, r2
 8004ada:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004adc:	683b      	ldr	r3, [r7, #0]
 8004ade:	685b      	ldr	r3, [r3, #4]
 8004ae0:	f003 0203 	and.w	r2, r3, #3
 8004ae4:	69fb      	ldr	r3, [r7, #28]
 8004ae6:	005b      	lsls	r3, r3, #1
 8004ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8004aec:	69ba      	ldr	r2, [r7, #24]
 8004aee:	4313      	orrs	r3, r2
 8004af0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	69ba      	ldr	r2, [r7, #24]
 8004af6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004af8:	683b      	ldr	r3, [r7, #0]
 8004afa:	685b      	ldr	r3, [r3, #4]
 8004afc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	f000 80c0 	beq.w	8004c86 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004b06:	2300      	movs	r3, #0
 8004b08:	60fb      	str	r3, [r7, #12]
 8004b0a:	4b66      	ldr	r3, [pc, #408]	@ (8004ca4 <HAL_GPIO_Init+0x324>)
 8004b0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b0e:	4a65      	ldr	r2, [pc, #404]	@ (8004ca4 <HAL_GPIO_Init+0x324>)
 8004b10:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004b14:	6453      	str	r3, [r2, #68]	@ 0x44
 8004b16:	4b63      	ldr	r3, [pc, #396]	@ (8004ca4 <HAL_GPIO_Init+0x324>)
 8004b18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b1a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004b1e:	60fb      	str	r3, [r7, #12]
 8004b20:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004b22:	4a61      	ldr	r2, [pc, #388]	@ (8004ca8 <HAL_GPIO_Init+0x328>)
 8004b24:	69fb      	ldr	r3, [r7, #28]
 8004b26:	089b      	lsrs	r3, r3, #2
 8004b28:	3302      	adds	r3, #2
 8004b2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004b2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004b30:	69fb      	ldr	r3, [r7, #28]
 8004b32:	f003 0303 	and.w	r3, r3, #3
 8004b36:	009b      	lsls	r3, r3, #2
 8004b38:	220f      	movs	r2, #15
 8004b3a:	fa02 f303 	lsl.w	r3, r2, r3
 8004b3e:	43db      	mvns	r3, r3
 8004b40:	69ba      	ldr	r2, [r7, #24]
 8004b42:	4013      	ands	r3, r2
 8004b44:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	4a58      	ldr	r2, [pc, #352]	@ (8004cac <HAL_GPIO_Init+0x32c>)
 8004b4a:	4293      	cmp	r3, r2
 8004b4c:	d037      	beq.n	8004bbe <HAL_GPIO_Init+0x23e>
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	4a57      	ldr	r2, [pc, #348]	@ (8004cb0 <HAL_GPIO_Init+0x330>)
 8004b52:	4293      	cmp	r3, r2
 8004b54:	d031      	beq.n	8004bba <HAL_GPIO_Init+0x23a>
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	4a56      	ldr	r2, [pc, #344]	@ (8004cb4 <HAL_GPIO_Init+0x334>)
 8004b5a:	4293      	cmp	r3, r2
 8004b5c:	d02b      	beq.n	8004bb6 <HAL_GPIO_Init+0x236>
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	4a55      	ldr	r2, [pc, #340]	@ (8004cb8 <HAL_GPIO_Init+0x338>)
 8004b62:	4293      	cmp	r3, r2
 8004b64:	d025      	beq.n	8004bb2 <HAL_GPIO_Init+0x232>
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	4a54      	ldr	r2, [pc, #336]	@ (8004cbc <HAL_GPIO_Init+0x33c>)
 8004b6a:	4293      	cmp	r3, r2
 8004b6c:	d01f      	beq.n	8004bae <HAL_GPIO_Init+0x22e>
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	4a53      	ldr	r2, [pc, #332]	@ (8004cc0 <HAL_GPIO_Init+0x340>)
 8004b72:	4293      	cmp	r3, r2
 8004b74:	d019      	beq.n	8004baa <HAL_GPIO_Init+0x22a>
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	4a52      	ldr	r2, [pc, #328]	@ (8004cc4 <HAL_GPIO_Init+0x344>)
 8004b7a:	4293      	cmp	r3, r2
 8004b7c:	d013      	beq.n	8004ba6 <HAL_GPIO_Init+0x226>
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	4a51      	ldr	r2, [pc, #324]	@ (8004cc8 <HAL_GPIO_Init+0x348>)
 8004b82:	4293      	cmp	r3, r2
 8004b84:	d00d      	beq.n	8004ba2 <HAL_GPIO_Init+0x222>
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	4a50      	ldr	r2, [pc, #320]	@ (8004ccc <HAL_GPIO_Init+0x34c>)
 8004b8a:	4293      	cmp	r3, r2
 8004b8c:	d007      	beq.n	8004b9e <HAL_GPIO_Init+0x21e>
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	4a4f      	ldr	r2, [pc, #316]	@ (8004cd0 <HAL_GPIO_Init+0x350>)
 8004b92:	4293      	cmp	r3, r2
 8004b94:	d101      	bne.n	8004b9a <HAL_GPIO_Init+0x21a>
 8004b96:	2309      	movs	r3, #9
 8004b98:	e012      	b.n	8004bc0 <HAL_GPIO_Init+0x240>
 8004b9a:	230a      	movs	r3, #10
 8004b9c:	e010      	b.n	8004bc0 <HAL_GPIO_Init+0x240>
 8004b9e:	2308      	movs	r3, #8
 8004ba0:	e00e      	b.n	8004bc0 <HAL_GPIO_Init+0x240>
 8004ba2:	2307      	movs	r3, #7
 8004ba4:	e00c      	b.n	8004bc0 <HAL_GPIO_Init+0x240>
 8004ba6:	2306      	movs	r3, #6
 8004ba8:	e00a      	b.n	8004bc0 <HAL_GPIO_Init+0x240>
 8004baa:	2305      	movs	r3, #5
 8004bac:	e008      	b.n	8004bc0 <HAL_GPIO_Init+0x240>
 8004bae:	2304      	movs	r3, #4
 8004bb0:	e006      	b.n	8004bc0 <HAL_GPIO_Init+0x240>
 8004bb2:	2303      	movs	r3, #3
 8004bb4:	e004      	b.n	8004bc0 <HAL_GPIO_Init+0x240>
 8004bb6:	2302      	movs	r3, #2
 8004bb8:	e002      	b.n	8004bc0 <HAL_GPIO_Init+0x240>
 8004bba:	2301      	movs	r3, #1
 8004bbc:	e000      	b.n	8004bc0 <HAL_GPIO_Init+0x240>
 8004bbe:	2300      	movs	r3, #0
 8004bc0:	69fa      	ldr	r2, [r7, #28]
 8004bc2:	f002 0203 	and.w	r2, r2, #3
 8004bc6:	0092      	lsls	r2, r2, #2
 8004bc8:	4093      	lsls	r3, r2
 8004bca:	69ba      	ldr	r2, [r7, #24]
 8004bcc:	4313      	orrs	r3, r2
 8004bce:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004bd0:	4935      	ldr	r1, [pc, #212]	@ (8004ca8 <HAL_GPIO_Init+0x328>)
 8004bd2:	69fb      	ldr	r3, [r7, #28]
 8004bd4:	089b      	lsrs	r3, r3, #2
 8004bd6:	3302      	adds	r3, #2
 8004bd8:	69ba      	ldr	r2, [r7, #24]
 8004bda:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004bde:	4b3d      	ldr	r3, [pc, #244]	@ (8004cd4 <HAL_GPIO_Init+0x354>)
 8004be0:	689b      	ldr	r3, [r3, #8]
 8004be2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004be4:	693b      	ldr	r3, [r7, #16]
 8004be6:	43db      	mvns	r3, r3
 8004be8:	69ba      	ldr	r2, [r7, #24]
 8004bea:	4013      	ands	r3, r2
 8004bec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004bee:	683b      	ldr	r3, [r7, #0]
 8004bf0:	685b      	ldr	r3, [r3, #4]
 8004bf2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d003      	beq.n	8004c02 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8004bfa:	69ba      	ldr	r2, [r7, #24]
 8004bfc:	693b      	ldr	r3, [r7, #16]
 8004bfe:	4313      	orrs	r3, r2
 8004c00:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004c02:	4a34      	ldr	r2, [pc, #208]	@ (8004cd4 <HAL_GPIO_Init+0x354>)
 8004c04:	69bb      	ldr	r3, [r7, #24]
 8004c06:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004c08:	4b32      	ldr	r3, [pc, #200]	@ (8004cd4 <HAL_GPIO_Init+0x354>)
 8004c0a:	68db      	ldr	r3, [r3, #12]
 8004c0c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004c0e:	693b      	ldr	r3, [r7, #16]
 8004c10:	43db      	mvns	r3, r3
 8004c12:	69ba      	ldr	r2, [r7, #24]
 8004c14:	4013      	ands	r3, r2
 8004c16:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004c18:	683b      	ldr	r3, [r7, #0]
 8004c1a:	685b      	ldr	r3, [r3, #4]
 8004c1c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d003      	beq.n	8004c2c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004c24:	69ba      	ldr	r2, [r7, #24]
 8004c26:	693b      	ldr	r3, [r7, #16]
 8004c28:	4313      	orrs	r3, r2
 8004c2a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004c2c:	4a29      	ldr	r2, [pc, #164]	@ (8004cd4 <HAL_GPIO_Init+0x354>)
 8004c2e:	69bb      	ldr	r3, [r7, #24]
 8004c30:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004c32:	4b28      	ldr	r3, [pc, #160]	@ (8004cd4 <HAL_GPIO_Init+0x354>)
 8004c34:	685b      	ldr	r3, [r3, #4]
 8004c36:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004c38:	693b      	ldr	r3, [r7, #16]
 8004c3a:	43db      	mvns	r3, r3
 8004c3c:	69ba      	ldr	r2, [r7, #24]
 8004c3e:	4013      	ands	r3, r2
 8004c40:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004c42:	683b      	ldr	r3, [r7, #0]
 8004c44:	685b      	ldr	r3, [r3, #4]
 8004c46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d003      	beq.n	8004c56 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8004c4e:	69ba      	ldr	r2, [r7, #24]
 8004c50:	693b      	ldr	r3, [r7, #16]
 8004c52:	4313      	orrs	r3, r2
 8004c54:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004c56:	4a1f      	ldr	r2, [pc, #124]	@ (8004cd4 <HAL_GPIO_Init+0x354>)
 8004c58:	69bb      	ldr	r3, [r7, #24]
 8004c5a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004c5c:	4b1d      	ldr	r3, [pc, #116]	@ (8004cd4 <HAL_GPIO_Init+0x354>)
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004c62:	693b      	ldr	r3, [r7, #16]
 8004c64:	43db      	mvns	r3, r3
 8004c66:	69ba      	ldr	r2, [r7, #24]
 8004c68:	4013      	ands	r3, r2
 8004c6a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004c6c:	683b      	ldr	r3, [r7, #0]
 8004c6e:	685b      	ldr	r3, [r3, #4]
 8004c70:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d003      	beq.n	8004c80 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004c78:	69ba      	ldr	r2, [r7, #24]
 8004c7a:	693b      	ldr	r3, [r7, #16]
 8004c7c:	4313      	orrs	r3, r2
 8004c7e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004c80:	4a14      	ldr	r2, [pc, #80]	@ (8004cd4 <HAL_GPIO_Init+0x354>)
 8004c82:	69bb      	ldr	r3, [r7, #24]
 8004c84:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004c86:	69fb      	ldr	r3, [r7, #28]
 8004c88:	3301      	adds	r3, #1
 8004c8a:	61fb      	str	r3, [r7, #28]
 8004c8c:	69fb      	ldr	r3, [r7, #28]
 8004c8e:	2b0f      	cmp	r3, #15
 8004c90:	f67f ae84 	bls.w	800499c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004c94:	bf00      	nop
 8004c96:	bf00      	nop
 8004c98:	3724      	adds	r7, #36	@ 0x24
 8004c9a:	46bd      	mov	sp, r7
 8004c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca0:	4770      	bx	lr
 8004ca2:	bf00      	nop
 8004ca4:	40023800 	.word	0x40023800
 8004ca8:	40013800 	.word	0x40013800
 8004cac:	40020000 	.word	0x40020000
 8004cb0:	40020400 	.word	0x40020400
 8004cb4:	40020800 	.word	0x40020800
 8004cb8:	40020c00 	.word	0x40020c00
 8004cbc:	40021000 	.word	0x40021000
 8004cc0:	40021400 	.word	0x40021400
 8004cc4:	40021800 	.word	0x40021800
 8004cc8:	40021c00 	.word	0x40021c00
 8004ccc:	40022000 	.word	0x40022000
 8004cd0:	40022400 	.word	0x40022400
 8004cd4:	40013c00 	.word	0x40013c00

08004cd8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004cd8:	b480      	push	{r7}
 8004cda:	b083      	sub	sp, #12
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	6078      	str	r0, [r7, #4]
 8004ce0:	460b      	mov	r3, r1
 8004ce2:	807b      	strh	r3, [r7, #2]
 8004ce4:	4613      	mov	r3, r2
 8004ce6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004ce8:	787b      	ldrb	r3, [r7, #1]
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d003      	beq.n	8004cf6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004cee:	887a      	ldrh	r2, [r7, #2]
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004cf4:	e003      	b.n	8004cfe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004cf6:	887b      	ldrh	r3, [r7, #2]
 8004cf8:	041a      	lsls	r2, r3, #16
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	619a      	str	r2, [r3, #24]
}
 8004cfe:	bf00      	nop
 8004d00:	370c      	adds	r7, #12
 8004d02:	46bd      	mov	sp, r7
 8004d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d08:	4770      	bx	lr
	...

08004d0c <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8004d0c:	b580      	push	{r7, lr}
 8004d0e:	b088      	sub	sp, #32
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d101      	bne.n	8004d1e <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8004d1a:	2301      	movs	r3, #1
 8004d1c:	e128      	b.n	8004f70 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d24:	b2db      	uxtb	r3, r3
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d109      	bne.n	8004d3e <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	2200      	movs	r2, #0
 8004d2e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	4a90      	ldr	r2, [pc, #576]	@ (8004f78 <HAL_I2S_Init+0x26c>)
 8004d36:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8004d38:	6878      	ldr	r0, [r7, #4]
 8004d3a:	f7fe f903 	bl	8002f44 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	2202      	movs	r2, #2
 8004d42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	69db      	ldr	r3, [r3, #28]
 8004d4c:	687a      	ldr	r2, [r7, #4]
 8004d4e:	6812      	ldr	r2, [r2, #0]
 8004d50:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8004d54:	f023 030f 	bic.w	r3, r3, #15
 8004d58:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	2202      	movs	r2, #2
 8004d60:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	695b      	ldr	r3, [r3, #20]
 8004d66:	2b02      	cmp	r3, #2
 8004d68:	d060      	beq.n	8004e2c <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	68db      	ldr	r3, [r3, #12]
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d102      	bne.n	8004d78 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8004d72:	2310      	movs	r3, #16
 8004d74:	617b      	str	r3, [r7, #20]
 8004d76:	e001      	b.n	8004d7c <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8004d78:	2320      	movs	r3, #32
 8004d7a:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	689b      	ldr	r3, [r3, #8]
 8004d80:	2b20      	cmp	r3, #32
 8004d82:	d802      	bhi.n	8004d8a <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8004d84:	697b      	ldr	r3, [r7, #20]
 8004d86:	005b      	lsls	r3, r3, #1
 8004d88:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8004d8a:	2001      	movs	r0, #1
 8004d8c:	f001 fcc8 	bl	8006720 <HAL_RCCEx_GetPeriphCLKFreq>
 8004d90:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	691b      	ldr	r3, [r3, #16]
 8004d96:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004d9a:	d125      	bne.n	8004de8 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	68db      	ldr	r3, [r3, #12]
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d010      	beq.n	8004dc6 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004da4:	697b      	ldr	r3, [r7, #20]
 8004da6:	009b      	lsls	r3, r3, #2
 8004da8:	68fa      	ldr	r2, [r7, #12]
 8004daa:	fbb2 f2f3 	udiv	r2, r2, r3
 8004dae:	4613      	mov	r3, r2
 8004db0:	009b      	lsls	r3, r3, #2
 8004db2:	4413      	add	r3, r2
 8004db4:	005b      	lsls	r3, r3, #1
 8004db6:	461a      	mov	r2, r3
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	695b      	ldr	r3, [r3, #20]
 8004dbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004dc0:	3305      	adds	r3, #5
 8004dc2:	613b      	str	r3, [r7, #16]
 8004dc4:	e01f      	b.n	8004e06 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004dc6:	697b      	ldr	r3, [r7, #20]
 8004dc8:	00db      	lsls	r3, r3, #3
 8004dca:	68fa      	ldr	r2, [r7, #12]
 8004dcc:	fbb2 f2f3 	udiv	r2, r2, r3
 8004dd0:	4613      	mov	r3, r2
 8004dd2:	009b      	lsls	r3, r3, #2
 8004dd4:	4413      	add	r3, r2
 8004dd6:	005b      	lsls	r3, r3, #1
 8004dd8:	461a      	mov	r2, r3
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	695b      	ldr	r3, [r3, #20]
 8004dde:	fbb2 f3f3 	udiv	r3, r2, r3
 8004de2:	3305      	adds	r3, #5
 8004de4:	613b      	str	r3, [r7, #16]
 8004de6:	e00e      	b.n	8004e06 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004de8:	68fa      	ldr	r2, [r7, #12]
 8004dea:	697b      	ldr	r3, [r7, #20]
 8004dec:	fbb2 f2f3 	udiv	r2, r2, r3
 8004df0:	4613      	mov	r3, r2
 8004df2:	009b      	lsls	r3, r3, #2
 8004df4:	4413      	add	r3, r2
 8004df6:	005b      	lsls	r3, r3, #1
 8004df8:	461a      	mov	r2, r3
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	695b      	ldr	r3, [r3, #20]
 8004dfe:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e02:	3305      	adds	r3, #5
 8004e04:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8004e06:	693b      	ldr	r3, [r7, #16]
 8004e08:	4a5c      	ldr	r2, [pc, #368]	@ (8004f7c <HAL_I2S_Init+0x270>)
 8004e0a:	fba2 2303 	umull	r2, r3, r2, r3
 8004e0e:	08db      	lsrs	r3, r3, #3
 8004e10:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8004e12:	693b      	ldr	r3, [r7, #16]
 8004e14:	f003 0301 	and.w	r3, r3, #1
 8004e18:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8004e1a:	693a      	ldr	r2, [r7, #16]
 8004e1c:	69bb      	ldr	r3, [r7, #24]
 8004e1e:	1ad3      	subs	r3, r2, r3
 8004e20:	085b      	lsrs	r3, r3, #1
 8004e22:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8004e24:	69bb      	ldr	r3, [r7, #24]
 8004e26:	021b      	lsls	r3, r3, #8
 8004e28:	61bb      	str	r3, [r7, #24]
 8004e2a:	e003      	b.n	8004e34 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8004e2c:	2302      	movs	r3, #2
 8004e2e:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8004e30:	2300      	movs	r3, #0
 8004e32:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8004e34:	69fb      	ldr	r3, [r7, #28]
 8004e36:	2b01      	cmp	r3, #1
 8004e38:	d902      	bls.n	8004e40 <HAL_I2S_Init+0x134>
 8004e3a:	69fb      	ldr	r3, [r7, #28]
 8004e3c:	2bff      	cmp	r3, #255	@ 0xff
 8004e3e:	d907      	bls.n	8004e50 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e44:	f043 0210 	orr.w	r2, r3, #16
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8004e4c:	2301      	movs	r3, #1
 8004e4e:	e08f      	b.n	8004f70 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	691a      	ldr	r2, [r3, #16]
 8004e54:	69bb      	ldr	r3, [r7, #24]
 8004e56:	ea42 0103 	orr.w	r1, r2, r3
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	69fa      	ldr	r2, [r7, #28]
 8004e60:	430a      	orrs	r2, r1
 8004e62:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	69db      	ldr	r3, [r3, #28]
 8004e6a:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8004e6e:	f023 030f 	bic.w	r3, r3, #15
 8004e72:	687a      	ldr	r2, [r7, #4]
 8004e74:	6851      	ldr	r1, [r2, #4]
 8004e76:	687a      	ldr	r2, [r7, #4]
 8004e78:	6892      	ldr	r2, [r2, #8]
 8004e7a:	4311      	orrs	r1, r2
 8004e7c:	687a      	ldr	r2, [r7, #4]
 8004e7e:	68d2      	ldr	r2, [r2, #12]
 8004e80:	4311      	orrs	r1, r2
 8004e82:	687a      	ldr	r2, [r7, #4]
 8004e84:	6992      	ldr	r2, [r2, #24]
 8004e86:	430a      	orrs	r2, r1
 8004e88:	431a      	orrs	r2, r3
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004e92:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	6a1b      	ldr	r3, [r3, #32]
 8004e98:	2b01      	cmp	r3, #1
 8004e9a:	d161      	bne.n	8004f60 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	4a38      	ldr	r2, [pc, #224]	@ (8004f80 <HAL_I2S_Init+0x274>)
 8004ea0:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	4a37      	ldr	r2, [pc, #220]	@ (8004f84 <HAL_I2S_Init+0x278>)
 8004ea8:	4293      	cmp	r3, r2
 8004eaa:	d101      	bne.n	8004eb0 <HAL_I2S_Init+0x1a4>
 8004eac:	4b36      	ldr	r3, [pc, #216]	@ (8004f88 <HAL_I2S_Init+0x27c>)
 8004eae:	e001      	b.n	8004eb4 <HAL_I2S_Init+0x1a8>
 8004eb0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004eb4:	69db      	ldr	r3, [r3, #28]
 8004eb6:	687a      	ldr	r2, [r7, #4]
 8004eb8:	6812      	ldr	r2, [r2, #0]
 8004eba:	4932      	ldr	r1, [pc, #200]	@ (8004f84 <HAL_I2S_Init+0x278>)
 8004ebc:	428a      	cmp	r2, r1
 8004ebe:	d101      	bne.n	8004ec4 <HAL_I2S_Init+0x1b8>
 8004ec0:	4a31      	ldr	r2, [pc, #196]	@ (8004f88 <HAL_I2S_Init+0x27c>)
 8004ec2:	e001      	b.n	8004ec8 <HAL_I2S_Init+0x1bc>
 8004ec4:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8004ec8:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8004ecc:	f023 030f 	bic.w	r3, r3, #15
 8004ed0:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	4a2b      	ldr	r2, [pc, #172]	@ (8004f84 <HAL_I2S_Init+0x278>)
 8004ed8:	4293      	cmp	r3, r2
 8004eda:	d101      	bne.n	8004ee0 <HAL_I2S_Init+0x1d4>
 8004edc:	4b2a      	ldr	r3, [pc, #168]	@ (8004f88 <HAL_I2S_Init+0x27c>)
 8004ede:	e001      	b.n	8004ee4 <HAL_I2S_Init+0x1d8>
 8004ee0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004ee4:	2202      	movs	r2, #2
 8004ee6:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	4a25      	ldr	r2, [pc, #148]	@ (8004f84 <HAL_I2S_Init+0x278>)
 8004eee:	4293      	cmp	r3, r2
 8004ef0:	d101      	bne.n	8004ef6 <HAL_I2S_Init+0x1ea>
 8004ef2:	4b25      	ldr	r3, [pc, #148]	@ (8004f88 <HAL_I2S_Init+0x27c>)
 8004ef4:	e001      	b.n	8004efa <HAL_I2S_Init+0x1ee>
 8004ef6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004efa:	69db      	ldr	r3, [r3, #28]
 8004efc:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	685b      	ldr	r3, [r3, #4]
 8004f02:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004f06:	d003      	beq.n	8004f10 <HAL_I2S_Init+0x204>
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	685b      	ldr	r3, [r3, #4]
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d103      	bne.n	8004f18 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8004f10:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004f14:	613b      	str	r3, [r7, #16]
 8004f16:	e001      	b.n	8004f1c <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8004f18:	2300      	movs	r3, #0
 8004f1a:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8004f1c:	693b      	ldr	r3, [r7, #16]
 8004f1e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	689b      	ldr	r3, [r3, #8]
 8004f24:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8004f26:	4313      	orrs	r3, r2
 8004f28:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	68db      	ldr	r3, [r3, #12]
 8004f2e:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8004f30:	4313      	orrs	r3, r2
 8004f32:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	699b      	ldr	r3, [r3, #24]
 8004f38:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8004f3a:	4313      	orrs	r3, r2
 8004f3c:	b29a      	uxth	r2, r3
 8004f3e:	897b      	ldrh	r3, [r7, #10]
 8004f40:	4313      	orrs	r3, r2
 8004f42:	b29b      	uxth	r3, r3
 8004f44:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8004f48:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	4a0d      	ldr	r2, [pc, #52]	@ (8004f84 <HAL_I2S_Init+0x278>)
 8004f50:	4293      	cmp	r3, r2
 8004f52:	d101      	bne.n	8004f58 <HAL_I2S_Init+0x24c>
 8004f54:	4b0c      	ldr	r3, [pc, #48]	@ (8004f88 <HAL_I2S_Init+0x27c>)
 8004f56:	e001      	b.n	8004f5c <HAL_I2S_Init+0x250>
 8004f58:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004f5c:	897a      	ldrh	r2, [r7, #10]
 8004f5e:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	2200      	movs	r2, #0
 8004f64:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	2201      	movs	r2, #1
 8004f6a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8004f6e:	2300      	movs	r3, #0
}
 8004f70:	4618      	mov	r0, r3
 8004f72:	3720      	adds	r7, #32
 8004f74:	46bd      	mov	sp, r7
 8004f76:	bd80      	pop	{r7, pc}
 8004f78:	08005289 	.word	0x08005289
 8004f7c:	cccccccd 	.word	0xcccccccd
 8004f80:	0800539d 	.word	0x0800539d
 8004f84:	40003800 	.word	0x40003800
 8004f88:	40003400 	.word	0x40003400

08004f8c <HAL_I2S_Receive_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Receive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8004f8c:	b580      	push	{r7, lr}
 8004f8e:	b086      	sub	sp, #24
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	60f8      	str	r0, [r7, #12]
 8004f94:	60b9      	str	r1, [r7, #8]
 8004f96:	4613      	mov	r3, r2
 8004f98:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8004f9a:	68bb      	ldr	r3, [r7, #8]
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d002      	beq.n	8004fa6 <HAL_I2S_Receive_DMA+0x1a>
 8004fa0:	88fb      	ldrh	r3, [r7, #6]
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d101      	bne.n	8004faa <HAL_I2S_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 8004fa6:	2301      	movs	r3, #1
 8004fa8:	e09d      	b.n	80050e6 <HAL_I2S_Receive_DMA+0x15a>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004fb0:	b2db      	uxtb	r3, r3
 8004fb2:	2b01      	cmp	r3, #1
 8004fb4:	d001      	beq.n	8004fba <HAL_I2S_Receive_DMA+0x2e>
  {
    return HAL_BUSY;
 8004fb6:	2302      	movs	r3, #2
 8004fb8:	e095      	b.n	80050e6 <HAL_I2S_Receive_DMA+0x15a>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004fc0:	b2db      	uxtb	r3, r3
 8004fc2:	2b01      	cmp	r3, #1
 8004fc4:	d101      	bne.n	8004fca <HAL_I2S_Receive_DMA+0x3e>
 8004fc6:	2302      	movs	r3, #2
 8004fc8:	e08d      	b.n	80050e6 <HAL_I2S_Receive_DMA+0x15a>
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	2201      	movs	r2, #1
 8004fce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_RX;
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	2204      	movs	r2, #4
 8004fd6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	2200      	movs	r2, #0
 8004fde:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->pRxBuffPtr = pData;
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	68ba      	ldr	r2, [r7, #8]
 8004fe4:	62da      	str	r2, [r3, #44]	@ 0x2c

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	69db      	ldr	r3, [r3, #28]
 8004fec:	f003 0307 	and.w	r3, r3, #7
 8004ff0:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8004ff2:	697b      	ldr	r3, [r7, #20]
 8004ff4:	2b03      	cmp	r3, #3
 8004ff6:	d002      	beq.n	8004ffe <HAL_I2S_Receive_DMA+0x72>
 8004ff8:	697b      	ldr	r3, [r7, #20]
 8004ffa:	2b05      	cmp	r3, #5
 8004ffc:	d10a      	bne.n	8005014 <HAL_I2S_Receive_DMA+0x88>
  {
    hi2s->RxXferSize = (Size << 1U);
 8004ffe:	88fb      	ldrh	r3, [r7, #6]
 8005000:	005b      	lsls	r3, r3, #1
 8005002:	b29a      	uxth	r2, r3
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	861a      	strh	r2, [r3, #48]	@ 0x30
    hi2s->RxXferCount = (Size << 1U);
 8005008:	88fb      	ldrh	r3, [r7, #6]
 800500a:	005b      	lsls	r3, r3, #1
 800500c:	b29a      	uxth	r2, r3
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	865a      	strh	r2, [r3, #50]	@ 0x32
 8005012:	e005      	b.n	8005020 <HAL_I2S_Receive_DMA+0x94>
  }
  else
  {
    hi2s->RxXferSize = Size;
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	88fa      	ldrh	r2, [r7, #6]
 8005018:	861a      	strh	r2, [r3, #48]	@ 0x30
    hi2s->RxXferCount = Size;
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	88fa      	ldrh	r2, [r7, #6]
 800501e:	865a      	strh	r2, [r3, #50]	@ 0x32
  }

  /* Set the I2S Rx DMA Half transfer complete callback */
  hi2s->hdmarx->XferHalfCpltCallback = I2S_DMARxHalfCplt;
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005024:	4a32      	ldr	r2, [pc, #200]	@ (80050f0 <HAL_I2S_Receive_DMA+0x164>)
 8005026:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the I2S Rx DMA transfer complete callback */
  hi2s->hdmarx->XferCpltCallback = I2S_DMARxCplt;
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800502c:	4a31      	ldr	r2, [pc, #196]	@ (80050f4 <HAL_I2S_Receive_DMA+0x168>)
 800502e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hi2s->hdmarx->XferErrorCallback = I2S_DMAError;
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005034:	4a30      	ldr	r2, [pc, #192]	@ (80050f8 <HAL_I2S_Receive_DMA+0x16c>)
 8005036:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Check if Master Receiver mode is selected */
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	69db      	ldr	r3, [r3, #28]
 800503e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005042:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005046:	d10a      	bne.n	800505e <HAL_I2S_Receive_DMA+0xd2>
  {
    /* Clear the Overrun Flag by a read operation to the SPI_DR register followed by a read
    access to the SPI_SR register. */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8005048:	2300      	movs	r3, #0
 800504a:	613b      	str	r3, [r7, #16]
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	68db      	ldr	r3, [r3, #12]
 8005052:	613b      	str	r3, [r7, #16]
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	689b      	ldr	r3, [r3, #8]
 800505a:	613b      	str	r3, [r7, #16]
 800505c:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the Rx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	330c      	adds	r3, #12
 8005068:	4619      	mov	r1, r3
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800506e:	461a      	mov	r2, r3
                                 hi2s->RxXferSize))
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 8005074:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 8005076:	f7fe fe71 	bl	8003d5c <HAL_DMA_Start_IT>
 800507a:	4603      	mov	r3, r0
 800507c:	2b00      	cmp	r3, #0
 800507e:	d00f      	beq.n	80050a0 <HAL_I2S_Receive_DMA+0x114>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005084:	f043 0208 	orr.w	r2, r3, #8
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	2201      	movs	r2, #1
 8005090:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    __HAL_UNLOCK(hi2s);
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	2200      	movs	r2, #0
 8005098:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_ERROR;
 800509c:	2301      	movs	r3, #1
 800509e:	e022      	b.n	80050e6 <HAL_I2S_Receive_DMA+0x15a>
  }

  __HAL_UNLOCK(hi2s);
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	2200      	movs	r2, #0
 80050a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if the I2S Rx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_RXDMAEN))
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	685b      	ldr	r3, [r3, #4]
 80050ae:	f003 0301 	and.w	r3, r3, #1
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d107      	bne.n	80050c6 <HAL_I2S_Receive_DMA+0x13a>
  {
    /* Enable Rx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	685a      	ldr	r2, [r3, #4]
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	f042 0201 	orr.w	r2, r2, #1
 80050c4:	605a      	str	r2, [r3, #4]
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	69db      	ldr	r3, [r3, #28]
 80050cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d107      	bne.n	80050e4 <HAL_I2S_Receive_DMA+0x158>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	69da      	ldr	r2, [r3, #28]
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80050e2:	61da      	str	r2, [r3, #28]
  }

  return HAL_OK;
 80050e4:	2300      	movs	r3, #0
}
 80050e6:	4618      	mov	r0, r3
 80050e8:	3718      	adds	r7, #24
 80050ea:	46bd      	mov	sp, r7
 80050ec:	bd80      	pop	{r7, pc}
 80050ee:	bf00      	nop
 80050f0:	08005167 	.word	0x08005167
 80050f4:	08005125 	.word	0x08005125
 80050f8:	08005183 	.word	0x08005183

080050fc <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80050fc:	b480      	push	{r7}
 80050fe:	b083      	sub	sp, #12
 8005100:	af00      	add	r7, sp, #0
 8005102:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8005104:	bf00      	nop
 8005106:	370c      	adds	r7, #12
 8005108:	46bd      	mov	sp, r7
 800510a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800510e:	4770      	bx	lr

08005110 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8005110:	b480      	push	{r7}
 8005112:	b083      	sub	sp, #12
 8005114:	af00      	add	r7, sp, #0
 8005116:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8005118:	bf00      	nop
 800511a:	370c      	adds	r7, #12
 800511c:	46bd      	mov	sp, r7
 800511e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005122:	4770      	bx	lr

08005124 <I2S_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 8005124:	b580      	push	{r7, lr}
 8005126:	b084      	sub	sp, #16
 8005128:	af00      	add	r7, sp, #0
 800512a:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005130:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	69db      	ldr	r3, [r3, #28]
 8005136:	2b00      	cmp	r3, #0
 8005138:	d10e      	bne.n	8005158 <I2S_DMARxCplt+0x34>
  {
    /* Disable Rx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	685a      	ldr	r2, [r3, #4]
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	f022 0201 	bic.w	r2, r2, #1
 8005148:	605a      	str	r2, [r3, #4]
    hi2s->RxXferCount = 0U;
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	2200      	movs	r2, #0
 800514e:	865a      	strh	r2, [r3, #50]	@ 0x32
    hi2s->State = HAL_I2S_STATE_READY;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	2201      	movs	r2, #1
 8005154:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }
  /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxCpltCallback(hi2s);
#else
  HAL_I2S_RxCpltCallback(hi2s);
 8005158:	68f8      	ldr	r0, [r7, #12]
 800515a:	f7fc fb67 	bl	800182c <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800515e:	bf00      	nop
 8005160:	3710      	adds	r7, #16
 8005162:	46bd      	mov	sp, r7
 8005164:	bd80      	pop	{r7, pc}

08005166 <I2S_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005166:	b580      	push	{r7, lr}
 8005168:	b084      	sub	sp, #16
 800516a:	af00      	add	r7, sp, #0
 800516c:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005172:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxHalfCpltCallback(hi2s);
#else
  HAL_I2S_RxHalfCpltCallback(hi2s);
 8005174:	68f8      	ldr	r0, [r7, #12]
 8005176:	f7fc fb3f 	bl	80017f8 <HAL_I2S_RxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800517a:	bf00      	nop
 800517c:	3710      	adds	r7, #16
 800517e:	46bd      	mov	sp, r7
 8005180:	bd80      	pop	{r7, pc}

08005182 <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 8005182:	b580      	push	{r7, lr}
 8005184:	b084      	sub	sp, #16
 8005186:	af00      	add	r7, sp, #0
 8005188:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800518e:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	685a      	ldr	r2, [r3, #4]
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f022 0203 	bic.w	r2, r2, #3
 800519e:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	2200      	movs	r2, #0
 80051a4:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2s->RxXferCount = 0U;
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	2200      	movs	r2, #0
 80051aa:	865a      	strh	r2, [r3, #50]	@ 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	2201      	movs	r2, #1
 80051b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051b8:	f043 0208 	orr.w	r2, r3, #8
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 80051c0:	68f8      	ldr	r0, [r7, #12]
 80051c2:	f7ff ffa5 	bl	8005110 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80051c6:	bf00      	nop
 80051c8:	3710      	adds	r7, #16
 80051ca:	46bd      	mov	sp, r7
 80051cc:	bd80      	pop	{r7, pc}

080051ce <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80051ce:	b580      	push	{r7, lr}
 80051d0:	b082      	sub	sp, #8
 80051d2:	af00      	add	r7, sp, #0
 80051d4:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051da:	881a      	ldrh	r2, [r3, #0]
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051e6:	1c9a      	adds	r2, r3, #2
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051f0:	b29b      	uxth	r3, r3
 80051f2:	3b01      	subs	r3, #1
 80051f4:	b29a      	uxth	r2, r3
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051fe:	b29b      	uxth	r3, r3
 8005200:	2b00      	cmp	r3, #0
 8005202:	d10e      	bne.n	8005222 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	685a      	ldr	r2, [r3, #4]
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005212:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	2201      	movs	r2, #1
 8005218:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 800521c:	6878      	ldr	r0, [r7, #4]
 800521e:	f7ff ff6d 	bl	80050fc <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8005222:	bf00      	nop
 8005224:	3708      	adds	r7, #8
 8005226:	46bd      	mov	sp, r7
 8005228:	bd80      	pop	{r7, pc}

0800522a <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 800522a:	b580      	push	{r7, lr}
 800522c:	b082      	sub	sp, #8
 800522e:	af00      	add	r7, sp, #0
 8005230:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	68da      	ldr	r2, [r3, #12]
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800523c:	b292      	uxth	r2, r2
 800523e:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005244:	1c9a      	adds	r2, r3, #2
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800524e:	b29b      	uxth	r3, r3
 8005250:	3b01      	subs	r3, #1
 8005252:	b29a      	uxth	r2, r3
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800525c:	b29b      	uxth	r3, r3
 800525e:	2b00      	cmp	r3, #0
 8005260:	d10e      	bne.n	8005280 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	685a      	ldr	r2, [r3, #4]
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005270:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	2201      	movs	r2, #1
 8005276:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 800527a:	6878      	ldr	r0, [r7, #4]
 800527c:	f7fc fad6 	bl	800182c <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8005280:	bf00      	nop
 8005282:	3708      	adds	r7, #8
 8005284:	46bd      	mov	sp, r7
 8005286:	bd80      	pop	{r7, pc}

08005288 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8005288:	b580      	push	{r7, lr}
 800528a:	b086      	sub	sp, #24
 800528c:	af00      	add	r7, sp, #0
 800528e:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	689b      	ldr	r3, [r3, #8]
 8005296:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800529e:	b2db      	uxtb	r3, r3
 80052a0:	2b04      	cmp	r3, #4
 80052a2:	d13a      	bne.n	800531a <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80052a4:	697b      	ldr	r3, [r7, #20]
 80052a6:	f003 0301 	and.w	r3, r3, #1
 80052aa:	2b01      	cmp	r3, #1
 80052ac:	d109      	bne.n	80052c2 <I2S_IRQHandler+0x3a>
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	685b      	ldr	r3, [r3, #4]
 80052b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052b8:	2b40      	cmp	r3, #64	@ 0x40
 80052ba:	d102      	bne.n	80052c2 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 80052bc:	6878      	ldr	r0, [r7, #4]
 80052be:	f7ff ffb4 	bl	800522a <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80052c2:	697b      	ldr	r3, [r7, #20]
 80052c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052c8:	2b40      	cmp	r3, #64	@ 0x40
 80052ca:	d126      	bne.n	800531a <I2S_IRQHandler+0x92>
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	685b      	ldr	r3, [r3, #4]
 80052d2:	f003 0320 	and.w	r3, r3, #32
 80052d6:	2b20      	cmp	r3, #32
 80052d8:	d11f      	bne.n	800531a <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	685a      	ldr	r2, [r3, #4]
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80052e8:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80052ea:	2300      	movs	r3, #0
 80052ec:	613b      	str	r3, [r7, #16]
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	68db      	ldr	r3, [r3, #12]
 80052f4:	613b      	str	r3, [r7, #16]
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	689b      	ldr	r3, [r3, #8]
 80052fc:	613b      	str	r3, [r7, #16]
 80052fe:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2201      	movs	r2, #1
 8005304:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800530c:	f043 0202 	orr.w	r2, r3, #2
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005314:	6878      	ldr	r0, [r7, #4]
 8005316:	f7ff fefb 	bl	8005110 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005320:	b2db      	uxtb	r3, r3
 8005322:	2b03      	cmp	r3, #3
 8005324:	d136      	bne.n	8005394 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8005326:	697b      	ldr	r3, [r7, #20]
 8005328:	f003 0302 	and.w	r3, r3, #2
 800532c:	2b02      	cmp	r3, #2
 800532e:	d109      	bne.n	8005344 <I2S_IRQHandler+0xbc>
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	685b      	ldr	r3, [r3, #4]
 8005336:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800533a:	2b80      	cmp	r3, #128	@ 0x80
 800533c:	d102      	bne.n	8005344 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 800533e:	6878      	ldr	r0, [r7, #4]
 8005340:	f7ff ff45 	bl	80051ce <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8005344:	697b      	ldr	r3, [r7, #20]
 8005346:	f003 0308 	and.w	r3, r3, #8
 800534a:	2b08      	cmp	r3, #8
 800534c:	d122      	bne.n	8005394 <I2S_IRQHandler+0x10c>
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	685b      	ldr	r3, [r3, #4]
 8005354:	f003 0320 	and.w	r3, r3, #32
 8005358:	2b20      	cmp	r3, #32
 800535a:	d11b      	bne.n	8005394 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	685a      	ldr	r2, [r3, #4]
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800536a:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800536c:	2300      	movs	r3, #0
 800536e:	60fb      	str	r3, [r7, #12]
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	689b      	ldr	r3, [r3, #8]
 8005376:	60fb      	str	r3, [r7, #12]
 8005378:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	2201      	movs	r2, #1
 800537e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005386:	f043 0204 	orr.w	r2, r3, #4
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800538e:	6878      	ldr	r0, [r7, #4]
 8005390:	f7ff febe 	bl	8005110 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005394:	bf00      	nop
 8005396:	3718      	adds	r7, #24
 8005398:	46bd      	mov	sp, r7
 800539a:	bd80      	pop	{r7, pc}

0800539c <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800539c:	b580      	push	{r7, lr}
 800539e:	b088      	sub	sp, #32
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	689b      	ldr	r3, [r3, #8]
 80053aa:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	4a92      	ldr	r2, [pc, #584]	@ (80055fc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80053b2:	4293      	cmp	r3, r2
 80053b4:	d101      	bne.n	80053ba <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 80053b6:	4b92      	ldr	r3, [pc, #584]	@ (8005600 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80053b8:	e001      	b.n	80053be <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80053ba:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80053be:	689b      	ldr	r3, [r3, #8]
 80053c0:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	685b      	ldr	r3, [r3, #4]
 80053c8:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	4a8b      	ldr	r2, [pc, #556]	@ (80055fc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80053d0:	4293      	cmp	r3, r2
 80053d2:	d101      	bne.n	80053d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 80053d4:	4b8a      	ldr	r3, [pc, #552]	@ (8005600 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80053d6:	e001      	b.n	80053dc <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80053d8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80053dc:	685b      	ldr	r3, [r3, #4]
 80053de:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	685b      	ldr	r3, [r3, #4]
 80053e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80053e8:	d004      	beq.n	80053f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	685b      	ldr	r3, [r3, #4]
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	f040 8099 	bne.w	8005526 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 80053f4:	69fb      	ldr	r3, [r7, #28]
 80053f6:	f003 0302 	and.w	r3, r3, #2
 80053fa:	2b02      	cmp	r3, #2
 80053fc:	d107      	bne.n	800540e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 80053fe:	697b      	ldr	r3, [r7, #20]
 8005400:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005404:	2b00      	cmp	r3, #0
 8005406:	d002      	beq.n	800540e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8005408:	6878      	ldr	r0, [r7, #4]
 800540a:	f000 f925 	bl	8005658 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 800540e:	69bb      	ldr	r3, [r7, #24]
 8005410:	f003 0301 	and.w	r3, r3, #1
 8005414:	2b01      	cmp	r3, #1
 8005416:	d107      	bne.n	8005428 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8005418:	693b      	ldr	r3, [r7, #16]
 800541a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800541e:	2b00      	cmp	r3, #0
 8005420:	d002      	beq.n	8005428 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8005422:	6878      	ldr	r0, [r7, #4]
 8005424:	f000 f9c8 	bl	80057b8 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8005428:	69bb      	ldr	r3, [r7, #24]
 800542a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800542e:	2b40      	cmp	r3, #64	@ 0x40
 8005430:	d13a      	bne.n	80054a8 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8005432:	693b      	ldr	r3, [r7, #16]
 8005434:	f003 0320 	and.w	r3, r3, #32
 8005438:	2b00      	cmp	r3, #0
 800543a:	d035      	beq.n	80054a8 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	4a6e      	ldr	r2, [pc, #440]	@ (80055fc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005442:	4293      	cmp	r3, r2
 8005444:	d101      	bne.n	800544a <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8005446:	4b6e      	ldr	r3, [pc, #440]	@ (8005600 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005448:	e001      	b.n	800544e <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 800544a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800544e:	685a      	ldr	r2, [r3, #4]
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	4969      	ldr	r1, [pc, #420]	@ (80055fc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005456:	428b      	cmp	r3, r1
 8005458:	d101      	bne.n	800545e <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 800545a:	4b69      	ldr	r3, [pc, #420]	@ (8005600 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800545c:	e001      	b.n	8005462 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 800545e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005462:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005466:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	685a      	ldr	r2, [r3, #4]
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005476:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8005478:	2300      	movs	r3, #0
 800547a:	60fb      	str	r3, [r7, #12]
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	68db      	ldr	r3, [r3, #12]
 8005482:	60fb      	str	r3, [r7, #12]
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	689b      	ldr	r3, [r3, #8]
 800548a:	60fb      	str	r3, [r7, #12]
 800548c:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	2201      	movs	r2, #1
 8005492:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800549a:	f043 0202 	orr.w	r2, r3, #2
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80054a2:	6878      	ldr	r0, [r7, #4]
 80054a4:	f7ff fe34 	bl	8005110 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80054a8:	69fb      	ldr	r3, [r7, #28]
 80054aa:	f003 0308 	and.w	r3, r3, #8
 80054ae:	2b08      	cmp	r3, #8
 80054b0:	f040 80c3 	bne.w	800563a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 80054b4:	697b      	ldr	r3, [r7, #20]
 80054b6:	f003 0320 	and.w	r3, r3, #32
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	f000 80bd 	beq.w	800563a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	685a      	ldr	r2, [r3, #4]
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80054ce:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	4a49      	ldr	r2, [pc, #292]	@ (80055fc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80054d6:	4293      	cmp	r3, r2
 80054d8:	d101      	bne.n	80054de <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80054da:	4b49      	ldr	r3, [pc, #292]	@ (8005600 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80054dc:	e001      	b.n	80054e2 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80054de:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80054e2:	685a      	ldr	r2, [r3, #4]
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	4944      	ldr	r1, [pc, #272]	@ (80055fc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80054ea:	428b      	cmp	r3, r1
 80054ec:	d101      	bne.n	80054f2 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 80054ee:	4b44      	ldr	r3, [pc, #272]	@ (8005600 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80054f0:	e001      	b.n	80054f6 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 80054f2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80054f6:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80054fa:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80054fc:	2300      	movs	r3, #0
 80054fe:	60bb      	str	r3, [r7, #8]
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	689b      	ldr	r3, [r3, #8]
 8005506:	60bb      	str	r3, [r7, #8]
 8005508:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	2201      	movs	r2, #1
 800550e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005516:	f043 0204 	orr.w	r2, r3, #4
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800551e:	6878      	ldr	r0, [r7, #4]
 8005520:	f7ff fdf6 	bl	8005110 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005524:	e089      	b.n	800563a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8005526:	69bb      	ldr	r3, [r7, #24]
 8005528:	f003 0302 	and.w	r3, r3, #2
 800552c:	2b02      	cmp	r3, #2
 800552e:	d107      	bne.n	8005540 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8005530:	693b      	ldr	r3, [r7, #16]
 8005532:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005536:	2b00      	cmp	r3, #0
 8005538:	d002      	beq.n	8005540 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800553a:	6878      	ldr	r0, [r7, #4]
 800553c:	f000 f8be 	bl	80056bc <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8005540:	69fb      	ldr	r3, [r7, #28]
 8005542:	f003 0301 	and.w	r3, r3, #1
 8005546:	2b01      	cmp	r3, #1
 8005548:	d107      	bne.n	800555a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800554a:	697b      	ldr	r3, [r7, #20]
 800554c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005550:	2b00      	cmp	r3, #0
 8005552:	d002      	beq.n	800555a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8005554:	6878      	ldr	r0, [r7, #4]
 8005556:	f000 f8fd 	bl	8005754 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800555a:	69fb      	ldr	r3, [r7, #28]
 800555c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005560:	2b40      	cmp	r3, #64	@ 0x40
 8005562:	d12f      	bne.n	80055c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8005564:	697b      	ldr	r3, [r7, #20]
 8005566:	f003 0320 	and.w	r3, r3, #32
 800556a:	2b00      	cmp	r3, #0
 800556c:	d02a      	beq.n	80055c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	685a      	ldr	r2, [r3, #4]
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800557c:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	4a1e      	ldr	r2, [pc, #120]	@ (80055fc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005584:	4293      	cmp	r3, r2
 8005586:	d101      	bne.n	800558c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8005588:	4b1d      	ldr	r3, [pc, #116]	@ (8005600 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800558a:	e001      	b.n	8005590 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 800558c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005590:	685a      	ldr	r2, [r3, #4]
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	4919      	ldr	r1, [pc, #100]	@ (80055fc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005598:	428b      	cmp	r3, r1
 800559a:	d101      	bne.n	80055a0 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 800559c:	4b18      	ldr	r3, [pc, #96]	@ (8005600 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800559e:	e001      	b.n	80055a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 80055a0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80055a4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80055a8:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	2201      	movs	r2, #1
 80055ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055b6:	f043 0202 	orr.w	r2, r3, #2
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80055be:	6878      	ldr	r0, [r7, #4]
 80055c0:	f7ff fda6 	bl	8005110 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80055c4:	69bb      	ldr	r3, [r7, #24]
 80055c6:	f003 0308 	and.w	r3, r3, #8
 80055ca:	2b08      	cmp	r3, #8
 80055cc:	d136      	bne.n	800563c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 80055ce:	693b      	ldr	r3, [r7, #16]
 80055d0:	f003 0320 	and.w	r3, r3, #32
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d031      	beq.n	800563c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	4a07      	ldr	r2, [pc, #28]	@ (80055fc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80055de:	4293      	cmp	r3, r2
 80055e0:	d101      	bne.n	80055e6 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80055e2:	4b07      	ldr	r3, [pc, #28]	@ (8005600 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80055e4:	e001      	b.n	80055ea <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 80055e6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80055ea:	685a      	ldr	r2, [r3, #4]
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	4902      	ldr	r1, [pc, #8]	@ (80055fc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80055f2:	428b      	cmp	r3, r1
 80055f4:	d106      	bne.n	8005604 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 80055f6:	4b02      	ldr	r3, [pc, #8]	@ (8005600 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80055f8:	e006      	b.n	8005608 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 80055fa:	bf00      	nop
 80055fc:	40003800 	.word	0x40003800
 8005600:	40003400 	.word	0x40003400
 8005604:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005608:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800560c:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	685a      	ldr	r2, [r3, #4]
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800561c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	2201      	movs	r2, #1
 8005622:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800562a:	f043 0204 	orr.w	r2, r3, #4
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005632:	6878      	ldr	r0, [r7, #4]
 8005634:	f7ff fd6c 	bl	8005110 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005638:	e000      	b.n	800563c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800563a:	bf00      	nop
}
 800563c:	bf00      	nop
 800563e:	3720      	adds	r7, #32
 8005640:	46bd      	mov	sp, r7
 8005642:	bd80      	pop	{r7, pc}

08005644 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8005644:	b480      	push	{r7}
 8005646:	b083      	sub	sp, #12
 8005648:	af00      	add	r7, sp, #0
 800564a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 800564c:	bf00      	nop
 800564e:	370c      	adds	r7, #12
 8005650:	46bd      	mov	sp, r7
 8005652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005656:	4770      	bx	lr

08005658 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8005658:	b580      	push	{r7, lr}
 800565a:	b082      	sub	sp, #8
 800565c:	af00      	add	r7, sp, #0
 800565e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005664:	1c99      	adds	r1, r3, #2
 8005666:	687a      	ldr	r2, [r7, #4]
 8005668:	6251      	str	r1, [r2, #36]	@ 0x24
 800566a:	881a      	ldrh	r2, [r3, #0]
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005676:	b29b      	uxth	r3, r3
 8005678:	3b01      	subs	r3, #1
 800567a:	b29a      	uxth	r2, r3
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005684:	b29b      	uxth	r3, r3
 8005686:	2b00      	cmp	r3, #0
 8005688:	d113      	bne.n	80056b2 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	685a      	ldr	r2, [r3, #4]
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005698:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800569e:	b29b      	uxth	r3, r3
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d106      	bne.n	80056b2 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	2201      	movs	r2, #1
 80056a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80056ac:	6878      	ldr	r0, [r7, #4]
 80056ae:	f7ff ffc9 	bl	8005644 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80056b2:	bf00      	nop
 80056b4:	3708      	adds	r7, #8
 80056b6:	46bd      	mov	sp, r7
 80056b8:	bd80      	pop	{r7, pc}
	...

080056bc <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80056bc:	b580      	push	{r7, lr}
 80056be:	b082      	sub	sp, #8
 80056c0:	af00      	add	r7, sp, #0
 80056c2:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056c8:	1c99      	adds	r1, r3, #2
 80056ca:	687a      	ldr	r2, [r7, #4]
 80056cc:	6251      	str	r1, [r2, #36]	@ 0x24
 80056ce:	8819      	ldrh	r1, [r3, #0]
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	4a1d      	ldr	r2, [pc, #116]	@ (800574c <I2SEx_TxISR_I2SExt+0x90>)
 80056d6:	4293      	cmp	r3, r2
 80056d8:	d101      	bne.n	80056de <I2SEx_TxISR_I2SExt+0x22>
 80056da:	4b1d      	ldr	r3, [pc, #116]	@ (8005750 <I2SEx_TxISR_I2SExt+0x94>)
 80056dc:	e001      	b.n	80056e2 <I2SEx_TxISR_I2SExt+0x26>
 80056de:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80056e2:	460a      	mov	r2, r1
 80056e4:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80056ea:	b29b      	uxth	r3, r3
 80056ec:	3b01      	subs	r3, #1
 80056ee:	b29a      	uxth	r2, r3
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80056f8:	b29b      	uxth	r3, r3
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d121      	bne.n	8005742 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	4a12      	ldr	r2, [pc, #72]	@ (800574c <I2SEx_TxISR_I2SExt+0x90>)
 8005704:	4293      	cmp	r3, r2
 8005706:	d101      	bne.n	800570c <I2SEx_TxISR_I2SExt+0x50>
 8005708:	4b11      	ldr	r3, [pc, #68]	@ (8005750 <I2SEx_TxISR_I2SExt+0x94>)
 800570a:	e001      	b.n	8005710 <I2SEx_TxISR_I2SExt+0x54>
 800570c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005710:	685a      	ldr	r2, [r3, #4]
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	490d      	ldr	r1, [pc, #52]	@ (800574c <I2SEx_TxISR_I2SExt+0x90>)
 8005718:	428b      	cmp	r3, r1
 800571a:	d101      	bne.n	8005720 <I2SEx_TxISR_I2SExt+0x64>
 800571c:	4b0c      	ldr	r3, [pc, #48]	@ (8005750 <I2SEx_TxISR_I2SExt+0x94>)
 800571e:	e001      	b.n	8005724 <I2SEx_TxISR_I2SExt+0x68>
 8005720:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005724:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005728:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800572e:	b29b      	uxth	r3, r3
 8005730:	2b00      	cmp	r3, #0
 8005732:	d106      	bne.n	8005742 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	2201      	movs	r2, #1
 8005738:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800573c:	6878      	ldr	r0, [r7, #4]
 800573e:	f7ff ff81 	bl	8005644 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005742:	bf00      	nop
 8005744:	3708      	adds	r7, #8
 8005746:	46bd      	mov	sp, r7
 8005748:	bd80      	pop	{r7, pc}
 800574a:	bf00      	nop
 800574c:	40003800 	.word	0x40003800
 8005750:	40003400 	.word	0x40003400

08005754 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8005754:	b580      	push	{r7, lr}
 8005756:	b082      	sub	sp, #8
 8005758:	af00      	add	r7, sp, #0
 800575a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	68d8      	ldr	r0, [r3, #12]
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005766:	1c99      	adds	r1, r3, #2
 8005768:	687a      	ldr	r2, [r7, #4]
 800576a:	62d1      	str	r1, [r2, #44]	@ 0x2c
 800576c:	b282      	uxth	r2, r0
 800576e:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005774:	b29b      	uxth	r3, r3
 8005776:	3b01      	subs	r3, #1
 8005778:	b29a      	uxth	r2, r3
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005782:	b29b      	uxth	r3, r3
 8005784:	2b00      	cmp	r3, #0
 8005786:	d113      	bne.n	80057b0 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	685a      	ldr	r2, [r3, #4]
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005796:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800579c:	b29b      	uxth	r3, r3
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d106      	bne.n	80057b0 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	2201      	movs	r2, #1
 80057a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80057aa:	6878      	ldr	r0, [r7, #4]
 80057ac:	f7ff ff4a 	bl	8005644 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80057b0:	bf00      	nop
 80057b2:	3708      	adds	r7, #8
 80057b4:	46bd      	mov	sp, r7
 80057b6:	bd80      	pop	{r7, pc}

080057b8 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80057b8:	b580      	push	{r7, lr}
 80057ba:	b082      	sub	sp, #8
 80057bc:	af00      	add	r7, sp, #0
 80057be:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	4a20      	ldr	r2, [pc, #128]	@ (8005848 <I2SEx_RxISR_I2SExt+0x90>)
 80057c6:	4293      	cmp	r3, r2
 80057c8:	d101      	bne.n	80057ce <I2SEx_RxISR_I2SExt+0x16>
 80057ca:	4b20      	ldr	r3, [pc, #128]	@ (800584c <I2SEx_RxISR_I2SExt+0x94>)
 80057cc:	e001      	b.n	80057d2 <I2SEx_RxISR_I2SExt+0x1a>
 80057ce:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80057d2:	68d8      	ldr	r0, [r3, #12]
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057d8:	1c99      	adds	r1, r3, #2
 80057da:	687a      	ldr	r2, [r7, #4]
 80057dc:	62d1      	str	r1, [r2, #44]	@ 0x2c
 80057de:	b282      	uxth	r2, r0
 80057e0:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80057e6:	b29b      	uxth	r3, r3
 80057e8:	3b01      	subs	r3, #1
 80057ea:	b29a      	uxth	r2, r3
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80057f4:	b29b      	uxth	r3, r3
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d121      	bne.n	800583e <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	4a12      	ldr	r2, [pc, #72]	@ (8005848 <I2SEx_RxISR_I2SExt+0x90>)
 8005800:	4293      	cmp	r3, r2
 8005802:	d101      	bne.n	8005808 <I2SEx_RxISR_I2SExt+0x50>
 8005804:	4b11      	ldr	r3, [pc, #68]	@ (800584c <I2SEx_RxISR_I2SExt+0x94>)
 8005806:	e001      	b.n	800580c <I2SEx_RxISR_I2SExt+0x54>
 8005808:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800580c:	685a      	ldr	r2, [r3, #4]
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	490d      	ldr	r1, [pc, #52]	@ (8005848 <I2SEx_RxISR_I2SExt+0x90>)
 8005814:	428b      	cmp	r3, r1
 8005816:	d101      	bne.n	800581c <I2SEx_RxISR_I2SExt+0x64>
 8005818:	4b0c      	ldr	r3, [pc, #48]	@ (800584c <I2SEx_RxISR_I2SExt+0x94>)
 800581a:	e001      	b.n	8005820 <I2SEx_RxISR_I2SExt+0x68>
 800581c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005820:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005824:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800582a:	b29b      	uxth	r3, r3
 800582c:	2b00      	cmp	r3, #0
 800582e:	d106      	bne.n	800583e <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	2201      	movs	r2, #1
 8005834:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005838:	6878      	ldr	r0, [r7, #4]
 800583a:	f7ff ff03 	bl	8005644 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800583e:	bf00      	nop
 8005840:	3708      	adds	r7, #8
 8005842:	46bd      	mov	sp, r7
 8005844:	bd80      	pop	{r7, pc}
 8005846:	bf00      	nop
 8005848:	40003800 	.word	0x40003800
 800584c:	40003400 	.word	0x40003400

08005850 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005850:	b580      	push	{r7, lr}
 8005852:	b086      	sub	sp, #24
 8005854:	af02      	add	r7, sp, #8
 8005856:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	2b00      	cmp	r3, #0
 800585c:	d101      	bne.n	8005862 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800585e:	2301      	movs	r3, #1
 8005860:	e101      	b.n	8005a66 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800586e:	b2db      	uxtb	r3, r3
 8005870:	2b00      	cmp	r3, #0
 8005872:	d106      	bne.n	8005882 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	2200      	movs	r2, #0
 8005878:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800587c:	6878      	ldr	r0, [r7, #4]
 800587e:	f7fd fc9f 	bl	80031c0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	2203      	movs	r2, #3
 8005886:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 800588a:	68bb      	ldr	r3, [r7, #8]
 800588c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005890:	d102      	bne.n	8005898 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	2200      	movs	r2, #0
 8005896:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	4618      	mov	r0, r3
 800589e:	f001 ff71 	bl	8007784 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	6818      	ldr	r0, [r3, #0]
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	7c1a      	ldrb	r2, [r3, #16]
 80058aa:	f88d 2000 	strb.w	r2, [sp]
 80058ae:	3304      	adds	r3, #4
 80058b0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80058b2:	f001 ff03 	bl	80076bc <USB_CoreInit>
 80058b6:	4603      	mov	r3, r0
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d005      	beq.n	80058c8 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	2202      	movs	r2, #2
 80058c0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80058c4:	2301      	movs	r3, #1
 80058c6:	e0ce      	b.n	8005a66 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	2100      	movs	r1, #0
 80058ce:	4618      	mov	r0, r3
 80058d0:	f001 ff69 	bl	80077a6 <USB_SetCurrentMode>
 80058d4:	4603      	mov	r3, r0
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d005      	beq.n	80058e6 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	2202      	movs	r2, #2
 80058de:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80058e2:	2301      	movs	r3, #1
 80058e4:	e0bf      	b.n	8005a66 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80058e6:	2300      	movs	r3, #0
 80058e8:	73fb      	strb	r3, [r7, #15]
 80058ea:	e04a      	b.n	8005982 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80058ec:	7bfa      	ldrb	r2, [r7, #15]
 80058ee:	6879      	ldr	r1, [r7, #4]
 80058f0:	4613      	mov	r3, r2
 80058f2:	00db      	lsls	r3, r3, #3
 80058f4:	4413      	add	r3, r2
 80058f6:	009b      	lsls	r3, r3, #2
 80058f8:	440b      	add	r3, r1
 80058fa:	3315      	adds	r3, #21
 80058fc:	2201      	movs	r2, #1
 80058fe:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005900:	7bfa      	ldrb	r2, [r7, #15]
 8005902:	6879      	ldr	r1, [r7, #4]
 8005904:	4613      	mov	r3, r2
 8005906:	00db      	lsls	r3, r3, #3
 8005908:	4413      	add	r3, r2
 800590a:	009b      	lsls	r3, r3, #2
 800590c:	440b      	add	r3, r1
 800590e:	3314      	adds	r3, #20
 8005910:	7bfa      	ldrb	r2, [r7, #15]
 8005912:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8005914:	7bfa      	ldrb	r2, [r7, #15]
 8005916:	7bfb      	ldrb	r3, [r7, #15]
 8005918:	b298      	uxth	r0, r3
 800591a:	6879      	ldr	r1, [r7, #4]
 800591c:	4613      	mov	r3, r2
 800591e:	00db      	lsls	r3, r3, #3
 8005920:	4413      	add	r3, r2
 8005922:	009b      	lsls	r3, r3, #2
 8005924:	440b      	add	r3, r1
 8005926:	332e      	adds	r3, #46	@ 0x2e
 8005928:	4602      	mov	r2, r0
 800592a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800592c:	7bfa      	ldrb	r2, [r7, #15]
 800592e:	6879      	ldr	r1, [r7, #4]
 8005930:	4613      	mov	r3, r2
 8005932:	00db      	lsls	r3, r3, #3
 8005934:	4413      	add	r3, r2
 8005936:	009b      	lsls	r3, r3, #2
 8005938:	440b      	add	r3, r1
 800593a:	3318      	adds	r3, #24
 800593c:	2200      	movs	r2, #0
 800593e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005940:	7bfa      	ldrb	r2, [r7, #15]
 8005942:	6879      	ldr	r1, [r7, #4]
 8005944:	4613      	mov	r3, r2
 8005946:	00db      	lsls	r3, r3, #3
 8005948:	4413      	add	r3, r2
 800594a:	009b      	lsls	r3, r3, #2
 800594c:	440b      	add	r3, r1
 800594e:	331c      	adds	r3, #28
 8005950:	2200      	movs	r2, #0
 8005952:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005954:	7bfa      	ldrb	r2, [r7, #15]
 8005956:	6879      	ldr	r1, [r7, #4]
 8005958:	4613      	mov	r3, r2
 800595a:	00db      	lsls	r3, r3, #3
 800595c:	4413      	add	r3, r2
 800595e:	009b      	lsls	r3, r3, #2
 8005960:	440b      	add	r3, r1
 8005962:	3320      	adds	r3, #32
 8005964:	2200      	movs	r2, #0
 8005966:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005968:	7bfa      	ldrb	r2, [r7, #15]
 800596a:	6879      	ldr	r1, [r7, #4]
 800596c:	4613      	mov	r3, r2
 800596e:	00db      	lsls	r3, r3, #3
 8005970:	4413      	add	r3, r2
 8005972:	009b      	lsls	r3, r3, #2
 8005974:	440b      	add	r3, r1
 8005976:	3324      	adds	r3, #36	@ 0x24
 8005978:	2200      	movs	r2, #0
 800597a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800597c:	7bfb      	ldrb	r3, [r7, #15]
 800597e:	3301      	adds	r3, #1
 8005980:	73fb      	strb	r3, [r7, #15]
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	791b      	ldrb	r3, [r3, #4]
 8005986:	7bfa      	ldrb	r2, [r7, #15]
 8005988:	429a      	cmp	r2, r3
 800598a:	d3af      	bcc.n	80058ec <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800598c:	2300      	movs	r3, #0
 800598e:	73fb      	strb	r3, [r7, #15]
 8005990:	e044      	b.n	8005a1c <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005992:	7bfa      	ldrb	r2, [r7, #15]
 8005994:	6879      	ldr	r1, [r7, #4]
 8005996:	4613      	mov	r3, r2
 8005998:	00db      	lsls	r3, r3, #3
 800599a:	4413      	add	r3, r2
 800599c:	009b      	lsls	r3, r3, #2
 800599e:	440b      	add	r3, r1
 80059a0:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80059a4:	2200      	movs	r2, #0
 80059a6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80059a8:	7bfa      	ldrb	r2, [r7, #15]
 80059aa:	6879      	ldr	r1, [r7, #4]
 80059ac:	4613      	mov	r3, r2
 80059ae:	00db      	lsls	r3, r3, #3
 80059b0:	4413      	add	r3, r2
 80059b2:	009b      	lsls	r3, r3, #2
 80059b4:	440b      	add	r3, r1
 80059b6:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80059ba:	7bfa      	ldrb	r2, [r7, #15]
 80059bc:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80059be:	7bfa      	ldrb	r2, [r7, #15]
 80059c0:	6879      	ldr	r1, [r7, #4]
 80059c2:	4613      	mov	r3, r2
 80059c4:	00db      	lsls	r3, r3, #3
 80059c6:	4413      	add	r3, r2
 80059c8:	009b      	lsls	r3, r3, #2
 80059ca:	440b      	add	r3, r1
 80059cc:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80059d0:	2200      	movs	r2, #0
 80059d2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80059d4:	7bfa      	ldrb	r2, [r7, #15]
 80059d6:	6879      	ldr	r1, [r7, #4]
 80059d8:	4613      	mov	r3, r2
 80059da:	00db      	lsls	r3, r3, #3
 80059dc:	4413      	add	r3, r2
 80059de:	009b      	lsls	r3, r3, #2
 80059e0:	440b      	add	r3, r1
 80059e2:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80059e6:	2200      	movs	r2, #0
 80059e8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80059ea:	7bfa      	ldrb	r2, [r7, #15]
 80059ec:	6879      	ldr	r1, [r7, #4]
 80059ee:	4613      	mov	r3, r2
 80059f0:	00db      	lsls	r3, r3, #3
 80059f2:	4413      	add	r3, r2
 80059f4:	009b      	lsls	r3, r3, #2
 80059f6:	440b      	add	r3, r1
 80059f8:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80059fc:	2200      	movs	r2, #0
 80059fe:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005a00:	7bfa      	ldrb	r2, [r7, #15]
 8005a02:	6879      	ldr	r1, [r7, #4]
 8005a04:	4613      	mov	r3, r2
 8005a06:	00db      	lsls	r3, r3, #3
 8005a08:	4413      	add	r3, r2
 8005a0a:	009b      	lsls	r3, r3, #2
 8005a0c:	440b      	add	r3, r1
 8005a0e:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8005a12:	2200      	movs	r2, #0
 8005a14:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005a16:	7bfb      	ldrb	r3, [r7, #15]
 8005a18:	3301      	adds	r3, #1
 8005a1a:	73fb      	strb	r3, [r7, #15]
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	791b      	ldrb	r3, [r3, #4]
 8005a20:	7bfa      	ldrb	r2, [r7, #15]
 8005a22:	429a      	cmp	r2, r3
 8005a24:	d3b5      	bcc.n	8005992 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	6818      	ldr	r0, [r3, #0]
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	7c1a      	ldrb	r2, [r3, #16]
 8005a2e:	f88d 2000 	strb.w	r2, [sp]
 8005a32:	3304      	adds	r3, #4
 8005a34:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005a36:	f001 ff03 	bl	8007840 <USB_DevInit>
 8005a3a:	4603      	mov	r3, r0
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d005      	beq.n	8005a4c <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	2202      	movs	r2, #2
 8005a44:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005a48:	2301      	movs	r3, #1
 8005a4a:	e00c      	b.n	8005a66 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2200      	movs	r2, #0
 8005a50:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	2201      	movs	r2, #1
 8005a56:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	4618      	mov	r0, r3
 8005a60:	f002 f8cb 	bl	8007bfa <USB_DevDisconnect>

  return HAL_OK;
 8005a64:	2300      	movs	r3, #0
}
 8005a66:	4618      	mov	r0, r3
 8005a68:	3710      	adds	r7, #16
 8005a6a:	46bd      	mov	sp, r7
 8005a6c:	bd80      	pop	{r7, pc}
	...

08005a70 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005a70:	b580      	push	{r7, lr}
 8005a72:	b086      	sub	sp, #24
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d101      	bne.n	8005a82 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005a7e:	2301      	movs	r3, #1
 8005a80:	e267      	b.n	8005f52 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	f003 0301 	and.w	r3, r3, #1
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d075      	beq.n	8005b7a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005a8e:	4b88      	ldr	r3, [pc, #544]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005a90:	689b      	ldr	r3, [r3, #8]
 8005a92:	f003 030c 	and.w	r3, r3, #12
 8005a96:	2b04      	cmp	r3, #4
 8005a98:	d00c      	beq.n	8005ab4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005a9a:	4b85      	ldr	r3, [pc, #532]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005a9c:	689b      	ldr	r3, [r3, #8]
 8005a9e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005aa2:	2b08      	cmp	r3, #8
 8005aa4:	d112      	bne.n	8005acc <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005aa6:	4b82      	ldr	r3, [pc, #520]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005aa8:	685b      	ldr	r3, [r3, #4]
 8005aaa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005aae:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005ab2:	d10b      	bne.n	8005acc <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005ab4:	4b7e      	ldr	r3, [pc, #504]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d05b      	beq.n	8005b78 <HAL_RCC_OscConfig+0x108>
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	685b      	ldr	r3, [r3, #4]
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d157      	bne.n	8005b78 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005ac8:	2301      	movs	r3, #1
 8005aca:	e242      	b.n	8005f52 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	685b      	ldr	r3, [r3, #4]
 8005ad0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005ad4:	d106      	bne.n	8005ae4 <HAL_RCC_OscConfig+0x74>
 8005ad6:	4b76      	ldr	r3, [pc, #472]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	4a75      	ldr	r2, [pc, #468]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005adc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005ae0:	6013      	str	r3, [r2, #0]
 8005ae2:	e01d      	b.n	8005b20 <HAL_RCC_OscConfig+0xb0>
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	685b      	ldr	r3, [r3, #4]
 8005ae8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005aec:	d10c      	bne.n	8005b08 <HAL_RCC_OscConfig+0x98>
 8005aee:	4b70      	ldr	r3, [pc, #448]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	4a6f      	ldr	r2, [pc, #444]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005af4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005af8:	6013      	str	r3, [r2, #0]
 8005afa:	4b6d      	ldr	r3, [pc, #436]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	4a6c      	ldr	r2, [pc, #432]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005b00:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005b04:	6013      	str	r3, [r2, #0]
 8005b06:	e00b      	b.n	8005b20 <HAL_RCC_OscConfig+0xb0>
 8005b08:	4b69      	ldr	r3, [pc, #420]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	4a68      	ldr	r2, [pc, #416]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005b0e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005b12:	6013      	str	r3, [r2, #0]
 8005b14:	4b66      	ldr	r3, [pc, #408]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	4a65      	ldr	r2, [pc, #404]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005b1a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005b1e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	685b      	ldr	r3, [r3, #4]
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d013      	beq.n	8005b50 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b28:	f7fd fcb6 	bl	8003498 <HAL_GetTick>
 8005b2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005b2e:	e008      	b.n	8005b42 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005b30:	f7fd fcb2 	bl	8003498 <HAL_GetTick>
 8005b34:	4602      	mov	r2, r0
 8005b36:	693b      	ldr	r3, [r7, #16]
 8005b38:	1ad3      	subs	r3, r2, r3
 8005b3a:	2b64      	cmp	r3, #100	@ 0x64
 8005b3c:	d901      	bls.n	8005b42 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005b3e:	2303      	movs	r3, #3
 8005b40:	e207      	b.n	8005f52 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005b42:	4b5b      	ldr	r3, [pc, #364]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d0f0      	beq.n	8005b30 <HAL_RCC_OscConfig+0xc0>
 8005b4e:	e014      	b.n	8005b7a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b50:	f7fd fca2 	bl	8003498 <HAL_GetTick>
 8005b54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005b56:	e008      	b.n	8005b6a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005b58:	f7fd fc9e 	bl	8003498 <HAL_GetTick>
 8005b5c:	4602      	mov	r2, r0
 8005b5e:	693b      	ldr	r3, [r7, #16]
 8005b60:	1ad3      	subs	r3, r2, r3
 8005b62:	2b64      	cmp	r3, #100	@ 0x64
 8005b64:	d901      	bls.n	8005b6a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005b66:	2303      	movs	r3, #3
 8005b68:	e1f3      	b.n	8005f52 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005b6a:	4b51      	ldr	r3, [pc, #324]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d1f0      	bne.n	8005b58 <HAL_RCC_OscConfig+0xe8>
 8005b76:	e000      	b.n	8005b7a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005b78:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	f003 0302 	and.w	r3, r3, #2
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d063      	beq.n	8005c4e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005b86:	4b4a      	ldr	r3, [pc, #296]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005b88:	689b      	ldr	r3, [r3, #8]
 8005b8a:	f003 030c 	and.w	r3, r3, #12
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d00b      	beq.n	8005baa <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005b92:	4b47      	ldr	r3, [pc, #284]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005b94:	689b      	ldr	r3, [r3, #8]
 8005b96:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005b9a:	2b08      	cmp	r3, #8
 8005b9c:	d11c      	bne.n	8005bd8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005b9e:	4b44      	ldr	r3, [pc, #272]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005ba0:	685b      	ldr	r3, [r3, #4]
 8005ba2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d116      	bne.n	8005bd8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005baa:	4b41      	ldr	r3, [pc, #260]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	f003 0302 	and.w	r3, r3, #2
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d005      	beq.n	8005bc2 <HAL_RCC_OscConfig+0x152>
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	68db      	ldr	r3, [r3, #12]
 8005bba:	2b01      	cmp	r3, #1
 8005bbc:	d001      	beq.n	8005bc2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005bbe:	2301      	movs	r3, #1
 8005bc0:	e1c7      	b.n	8005f52 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005bc2:	4b3b      	ldr	r3, [pc, #236]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	691b      	ldr	r3, [r3, #16]
 8005bce:	00db      	lsls	r3, r3, #3
 8005bd0:	4937      	ldr	r1, [pc, #220]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005bd2:	4313      	orrs	r3, r2
 8005bd4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005bd6:	e03a      	b.n	8005c4e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	68db      	ldr	r3, [r3, #12]
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d020      	beq.n	8005c22 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005be0:	4b34      	ldr	r3, [pc, #208]	@ (8005cb4 <HAL_RCC_OscConfig+0x244>)
 8005be2:	2201      	movs	r2, #1
 8005be4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005be6:	f7fd fc57 	bl	8003498 <HAL_GetTick>
 8005bea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005bec:	e008      	b.n	8005c00 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005bee:	f7fd fc53 	bl	8003498 <HAL_GetTick>
 8005bf2:	4602      	mov	r2, r0
 8005bf4:	693b      	ldr	r3, [r7, #16]
 8005bf6:	1ad3      	subs	r3, r2, r3
 8005bf8:	2b02      	cmp	r3, #2
 8005bfa:	d901      	bls.n	8005c00 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005bfc:	2303      	movs	r3, #3
 8005bfe:	e1a8      	b.n	8005f52 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c00:	4b2b      	ldr	r3, [pc, #172]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	f003 0302 	and.w	r3, r3, #2
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d0f0      	beq.n	8005bee <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c0c:	4b28      	ldr	r3, [pc, #160]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	691b      	ldr	r3, [r3, #16]
 8005c18:	00db      	lsls	r3, r3, #3
 8005c1a:	4925      	ldr	r1, [pc, #148]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005c1c:	4313      	orrs	r3, r2
 8005c1e:	600b      	str	r3, [r1, #0]
 8005c20:	e015      	b.n	8005c4e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005c22:	4b24      	ldr	r3, [pc, #144]	@ (8005cb4 <HAL_RCC_OscConfig+0x244>)
 8005c24:	2200      	movs	r2, #0
 8005c26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c28:	f7fd fc36 	bl	8003498 <HAL_GetTick>
 8005c2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005c2e:	e008      	b.n	8005c42 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005c30:	f7fd fc32 	bl	8003498 <HAL_GetTick>
 8005c34:	4602      	mov	r2, r0
 8005c36:	693b      	ldr	r3, [r7, #16]
 8005c38:	1ad3      	subs	r3, r2, r3
 8005c3a:	2b02      	cmp	r3, #2
 8005c3c:	d901      	bls.n	8005c42 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005c3e:	2303      	movs	r3, #3
 8005c40:	e187      	b.n	8005f52 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005c42:	4b1b      	ldr	r3, [pc, #108]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	f003 0302 	and.w	r3, r3, #2
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d1f0      	bne.n	8005c30 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	f003 0308 	and.w	r3, r3, #8
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d036      	beq.n	8005cc8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	695b      	ldr	r3, [r3, #20]
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d016      	beq.n	8005c90 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005c62:	4b15      	ldr	r3, [pc, #84]	@ (8005cb8 <HAL_RCC_OscConfig+0x248>)
 8005c64:	2201      	movs	r2, #1
 8005c66:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c68:	f7fd fc16 	bl	8003498 <HAL_GetTick>
 8005c6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005c6e:	e008      	b.n	8005c82 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005c70:	f7fd fc12 	bl	8003498 <HAL_GetTick>
 8005c74:	4602      	mov	r2, r0
 8005c76:	693b      	ldr	r3, [r7, #16]
 8005c78:	1ad3      	subs	r3, r2, r3
 8005c7a:	2b02      	cmp	r3, #2
 8005c7c:	d901      	bls.n	8005c82 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005c7e:	2303      	movs	r3, #3
 8005c80:	e167      	b.n	8005f52 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005c82:	4b0b      	ldr	r3, [pc, #44]	@ (8005cb0 <HAL_RCC_OscConfig+0x240>)
 8005c84:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005c86:	f003 0302 	and.w	r3, r3, #2
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d0f0      	beq.n	8005c70 <HAL_RCC_OscConfig+0x200>
 8005c8e:	e01b      	b.n	8005cc8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005c90:	4b09      	ldr	r3, [pc, #36]	@ (8005cb8 <HAL_RCC_OscConfig+0x248>)
 8005c92:	2200      	movs	r2, #0
 8005c94:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005c96:	f7fd fbff 	bl	8003498 <HAL_GetTick>
 8005c9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005c9c:	e00e      	b.n	8005cbc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005c9e:	f7fd fbfb 	bl	8003498 <HAL_GetTick>
 8005ca2:	4602      	mov	r2, r0
 8005ca4:	693b      	ldr	r3, [r7, #16]
 8005ca6:	1ad3      	subs	r3, r2, r3
 8005ca8:	2b02      	cmp	r3, #2
 8005caa:	d907      	bls.n	8005cbc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005cac:	2303      	movs	r3, #3
 8005cae:	e150      	b.n	8005f52 <HAL_RCC_OscConfig+0x4e2>
 8005cb0:	40023800 	.word	0x40023800
 8005cb4:	42470000 	.word	0x42470000
 8005cb8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005cbc:	4b88      	ldr	r3, [pc, #544]	@ (8005ee0 <HAL_RCC_OscConfig+0x470>)
 8005cbe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005cc0:	f003 0302 	and.w	r3, r3, #2
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d1ea      	bne.n	8005c9e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	f003 0304 	and.w	r3, r3, #4
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	f000 8097 	beq.w	8005e04 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005cd6:	2300      	movs	r3, #0
 8005cd8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005cda:	4b81      	ldr	r3, [pc, #516]	@ (8005ee0 <HAL_RCC_OscConfig+0x470>)
 8005cdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cde:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d10f      	bne.n	8005d06 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005ce6:	2300      	movs	r3, #0
 8005ce8:	60bb      	str	r3, [r7, #8]
 8005cea:	4b7d      	ldr	r3, [pc, #500]	@ (8005ee0 <HAL_RCC_OscConfig+0x470>)
 8005cec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cee:	4a7c      	ldr	r2, [pc, #496]	@ (8005ee0 <HAL_RCC_OscConfig+0x470>)
 8005cf0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005cf4:	6413      	str	r3, [r2, #64]	@ 0x40
 8005cf6:	4b7a      	ldr	r3, [pc, #488]	@ (8005ee0 <HAL_RCC_OscConfig+0x470>)
 8005cf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cfa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005cfe:	60bb      	str	r3, [r7, #8]
 8005d00:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005d02:	2301      	movs	r3, #1
 8005d04:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d06:	4b77      	ldr	r3, [pc, #476]	@ (8005ee4 <HAL_RCC_OscConfig+0x474>)
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d118      	bne.n	8005d44 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005d12:	4b74      	ldr	r3, [pc, #464]	@ (8005ee4 <HAL_RCC_OscConfig+0x474>)
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	4a73      	ldr	r2, [pc, #460]	@ (8005ee4 <HAL_RCC_OscConfig+0x474>)
 8005d18:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005d1c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005d1e:	f7fd fbbb 	bl	8003498 <HAL_GetTick>
 8005d22:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d24:	e008      	b.n	8005d38 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005d26:	f7fd fbb7 	bl	8003498 <HAL_GetTick>
 8005d2a:	4602      	mov	r2, r0
 8005d2c:	693b      	ldr	r3, [r7, #16]
 8005d2e:	1ad3      	subs	r3, r2, r3
 8005d30:	2b02      	cmp	r3, #2
 8005d32:	d901      	bls.n	8005d38 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005d34:	2303      	movs	r3, #3
 8005d36:	e10c      	b.n	8005f52 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d38:	4b6a      	ldr	r3, [pc, #424]	@ (8005ee4 <HAL_RCC_OscConfig+0x474>)
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d0f0      	beq.n	8005d26 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	689b      	ldr	r3, [r3, #8]
 8005d48:	2b01      	cmp	r3, #1
 8005d4a:	d106      	bne.n	8005d5a <HAL_RCC_OscConfig+0x2ea>
 8005d4c:	4b64      	ldr	r3, [pc, #400]	@ (8005ee0 <HAL_RCC_OscConfig+0x470>)
 8005d4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d50:	4a63      	ldr	r2, [pc, #396]	@ (8005ee0 <HAL_RCC_OscConfig+0x470>)
 8005d52:	f043 0301 	orr.w	r3, r3, #1
 8005d56:	6713      	str	r3, [r2, #112]	@ 0x70
 8005d58:	e01c      	b.n	8005d94 <HAL_RCC_OscConfig+0x324>
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	689b      	ldr	r3, [r3, #8]
 8005d5e:	2b05      	cmp	r3, #5
 8005d60:	d10c      	bne.n	8005d7c <HAL_RCC_OscConfig+0x30c>
 8005d62:	4b5f      	ldr	r3, [pc, #380]	@ (8005ee0 <HAL_RCC_OscConfig+0x470>)
 8005d64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d66:	4a5e      	ldr	r2, [pc, #376]	@ (8005ee0 <HAL_RCC_OscConfig+0x470>)
 8005d68:	f043 0304 	orr.w	r3, r3, #4
 8005d6c:	6713      	str	r3, [r2, #112]	@ 0x70
 8005d6e:	4b5c      	ldr	r3, [pc, #368]	@ (8005ee0 <HAL_RCC_OscConfig+0x470>)
 8005d70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d72:	4a5b      	ldr	r2, [pc, #364]	@ (8005ee0 <HAL_RCC_OscConfig+0x470>)
 8005d74:	f043 0301 	orr.w	r3, r3, #1
 8005d78:	6713      	str	r3, [r2, #112]	@ 0x70
 8005d7a:	e00b      	b.n	8005d94 <HAL_RCC_OscConfig+0x324>
 8005d7c:	4b58      	ldr	r3, [pc, #352]	@ (8005ee0 <HAL_RCC_OscConfig+0x470>)
 8005d7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d80:	4a57      	ldr	r2, [pc, #348]	@ (8005ee0 <HAL_RCC_OscConfig+0x470>)
 8005d82:	f023 0301 	bic.w	r3, r3, #1
 8005d86:	6713      	str	r3, [r2, #112]	@ 0x70
 8005d88:	4b55      	ldr	r3, [pc, #340]	@ (8005ee0 <HAL_RCC_OscConfig+0x470>)
 8005d8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d8c:	4a54      	ldr	r2, [pc, #336]	@ (8005ee0 <HAL_RCC_OscConfig+0x470>)
 8005d8e:	f023 0304 	bic.w	r3, r3, #4
 8005d92:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	689b      	ldr	r3, [r3, #8]
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d015      	beq.n	8005dc8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d9c:	f7fd fb7c 	bl	8003498 <HAL_GetTick>
 8005da0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005da2:	e00a      	b.n	8005dba <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005da4:	f7fd fb78 	bl	8003498 <HAL_GetTick>
 8005da8:	4602      	mov	r2, r0
 8005daa:	693b      	ldr	r3, [r7, #16]
 8005dac:	1ad3      	subs	r3, r2, r3
 8005dae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005db2:	4293      	cmp	r3, r2
 8005db4:	d901      	bls.n	8005dba <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005db6:	2303      	movs	r3, #3
 8005db8:	e0cb      	b.n	8005f52 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005dba:	4b49      	ldr	r3, [pc, #292]	@ (8005ee0 <HAL_RCC_OscConfig+0x470>)
 8005dbc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005dbe:	f003 0302 	and.w	r3, r3, #2
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d0ee      	beq.n	8005da4 <HAL_RCC_OscConfig+0x334>
 8005dc6:	e014      	b.n	8005df2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005dc8:	f7fd fb66 	bl	8003498 <HAL_GetTick>
 8005dcc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005dce:	e00a      	b.n	8005de6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005dd0:	f7fd fb62 	bl	8003498 <HAL_GetTick>
 8005dd4:	4602      	mov	r2, r0
 8005dd6:	693b      	ldr	r3, [r7, #16]
 8005dd8:	1ad3      	subs	r3, r2, r3
 8005dda:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005dde:	4293      	cmp	r3, r2
 8005de0:	d901      	bls.n	8005de6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005de2:	2303      	movs	r3, #3
 8005de4:	e0b5      	b.n	8005f52 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005de6:	4b3e      	ldr	r3, [pc, #248]	@ (8005ee0 <HAL_RCC_OscConfig+0x470>)
 8005de8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005dea:	f003 0302 	and.w	r3, r3, #2
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d1ee      	bne.n	8005dd0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005df2:	7dfb      	ldrb	r3, [r7, #23]
 8005df4:	2b01      	cmp	r3, #1
 8005df6:	d105      	bne.n	8005e04 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005df8:	4b39      	ldr	r3, [pc, #228]	@ (8005ee0 <HAL_RCC_OscConfig+0x470>)
 8005dfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dfc:	4a38      	ldr	r2, [pc, #224]	@ (8005ee0 <HAL_RCC_OscConfig+0x470>)
 8005dfe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005e02:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	699b      	ldr	r3, [r3, #24]
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	f000 80a1 	beq.w	8005f50 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005e0e:	4b34      	ldr	r3, [pc, #208]	@ (8005ee0 <HAL_RCC_OscConfig+0x470>)
 8005e10:	689b      	ldr	r3, [r3, #8]
 8005e12:	f003 030c 	and.w	r3, r3, #12
 8005e16:	2b08      	cmp	r3, #8
 8005e18:	d05c      	beq.n	8005ed4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	699b      	ldr	r3, [r3, #24]
 8005e1e:	2b02      	cmp	r3, #2
 8005e20:	d141      	bne.n	8005ea6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005e22:	4b31      	ldr	r3, [pc, #196]	@ (8005ee8 <HAL_RCC_OscConfig+0x478>)
 8005e24:	2200      	movs	r2, #0
 8005e26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e28:	f7fd fb36 	bl	8003498 <HAL_GetTick>
 8005e2c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005e2e:	e008      	b.n	8005e42 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e30:	f7fd fb32 	bl	8003498 <HAL_GetTick>
 8005e34:	4602      	mov	r2, r0
 8005e36:	693b      	ldr	r3, [r7, #16]
 8005e38:	1ad3      	subs	r3, r2, r3
 8005e3a:	2b02      	cmp	r3, #2
 8005e3c:	d901      	bls.n	8005e42 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005e3e:	2303      	movs	r3, #3
 8005e40:	e087      	b.n	8005f52 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005e42:	4b27      	ldr	r3, [pc, #156]	@ (8005ee0 <HAL_RCC_OscConfig+0x470>)
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d1f0      	bne.n	8005e30 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	69da      	ldr	r2, [r3, #28]
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	6a1b      	ldr	r3, [r3, #32]
 8005e56:	431a      	orrs	r2, r3
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e5c:	019b      	lsls	r3, r3, #6
 8005e5e:	431a      	orrs	r2, r3
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e64:	085b      	lsrs	r3, r3, #1
 8005e66:	3b01      	subs	r3, #1
 8005e68:	041b      	lsls	r3, r3, #16
 8005e6a:	431a      	orrs	r2, r3
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e70:	061b      	lsls	r3, r3, #24
 8005e72:	491b      	ldr	r1, [pc, #108]	@ (8005ee0 <HAL_RCC_OscConfig+0x470>)
 8005e74:	4313      	orrs	r3, r2
 8005e76:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005e78:	4b1b      	ldr	r3, [pc, #108]	@ (8005ee8 <HAL_RCC_OscConfig+0x478>)
 8005e7a:	2201      	movs	r2, #1
 8005e7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e7e:	f7fd fb0b 	bl	8003498 <HAL_GetTick>
 8005e82:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005e84:	e008      	b.n	8005e98 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e86:	f7fd fb07 	bl	8003498 <HAL_GetTick>
 8005e8a:	4602      	mov	r2, r0
 8005e8c:	693b      	ldr	r3, [r7, #16]
 8005e8e:	1ad3      	subs	r3, r2, r3
 8005e90:	2b02      	cmp	r3, #2
 8005e92:	d901      	bls.n	8005e98 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005e94:	2303      	movs	r3, #3
 8005e96:	e05c      	b.n	8005f52 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005e98:	4b11      	ldr	r3, [pc, #68]	@ (8005ee0 <HAL_RCC_OscConfig+0x470>)
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d0f0      	beq.n	8005e86 <HAL_RCC_OscConfig+0x416>
 8005ea4:	e054      	b.n	8005f50 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005ea6:	4b10      	ldr	r3, [pc, #64]	@ (8005ee8 <HAL_RCC_OscConfig+0x478>)
 8005ea8:	2200      	movs	r2, #0
 8005eaa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005eac:	f7fd faf4 	bl	8003498 <HAL_GetTick>
 8005eb0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005eb2:	e008      	b.n	8005ec6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005eb4:	f7fd faf0 	bl	8003498 <HAL_GetTick>
 8005eb8:	4602      	mov	r2, r0
 8005eba:	693b      	ldr	r3, [r7, #16]
 8005ebc:	1ad3      	subs	r3, r2, r3
 8005ebe:	2b02      	cmp	r3, #2
 8005ec0:	d901      	bls.n	8005ec6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005ec2:	2303      	movs	r3, #3
 8005ec4:	e045      	b.n	8005f52 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005ec6:	4b06      	ldr	r3, [pc, #24]	@ (8005ee0 <HAL_RCC_OscConfig+0x470>)
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d1f0      	bne.n	8005eb4 <HAL_RCC_OscConfig+0x444>
 8005ed2:	e03d      	b.n	8005f50 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	699b      	ldr	r3, [r3, #24]
 8005ed8:	2b01      	cmp	r3, #1
 8005eda:	d107      	bne.n	8005eec <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005edc:	2301      	movs	r3, #1
 8005ede:	e038      	b.n	8005f52 <HAL_RCC_OscConfig+0x4e2>
 8005ee0:	40023800 	.word	0x40023800
 8005ee4:	40007000 	.word	0x40007000
 8005ee8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005eec:	4b1b      	ldr	r3, [pc, #108]	@ (8005f5c <HAL_RCC_OscConfig+0x4ec>)
 8005eee:	685b      	ldr	r3, [r3, #4]
 8005ef0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	699b      	ldr	r3, [r3, #24]
 8005ef6:	2b01      	cmp	r3, #1
 8005ef8:	d028      	beq.n	8005f4c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005f04:	429a      	cmp	r2, r3
 8005f06:	d121      	bne.n	8005f4c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f12:	429a      	cmp	r2, r3
 8005f14:	d11a      	bne.n	8005f4c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005f16:	68fa      	ldr	r2, [r7, #12]
 8005f18:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005f1c:	4013      	ands	r3, r2
 8005f1e:	687a      	ldr	r2, [r7, #4]
 8005f20:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005f22:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005f24:	4293      	cmp	r3, r2
 8005f26:	d111      	bne.n	8005f4c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f32:	085b      	lsrs	r3, r3, #1
 8005f34:	3b01      	subs	r3, #1
 8005f36:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005f38:	429a      	cmp	r2, r3
 8005f3a:	d107      	bne.n	8005f4c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f46:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005f48:	429a      	cmp	r2, r3
 8005f4a:	d001      	beq.n	8005f50 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005f4c:	2301      	movs	r3, #1
 8005f4e:	e000      	b.n	8005f52 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005f50:	2300      	movs	r3, #0
}
 8005f52:	4618      	mov	r0, r3
 8005f54:	3718      	adds	r7, #24
 8005f56:	46bd      	mov	sp, r7
 8005f58:	bd80      	pop	{r7, pc}
 8005f5a:	bf00      	nop
 8005f5c:	40023800 	.word	0x40023800

08005f60 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005f60:	b580      	push	{r7, lr}
 8005f62:	b084      	sub	sp, #16
 8005f64:	af00      	add	r7, sp, #0
 8005f66:	6078      	str	r0, [r7, #4]
 8005f68:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d101      	bne.n	8005f74 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005f70:	2301      	movs	r3, #1
 8005f72:	e0cc      	b.n	800610e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005f74:	4b68      	ldr	r3, [pc, #416]	@ (8006118 <HAL_RCC_ClockConfig+0x1b8>)
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	f003 030f 	and.w	r3, r3, #15
 8005f7c:	683a      	ldr	r2, [r7, #0]
 8005f7e:	429a      	cmp	r2, r3
 8005f80:	d90c      	bls.n	8005f9c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005f82:	4b65      	ldr	r3, [pc, #404]	@ (8006118 <HAL_RCC_ClockConfig+0x1b8>)
 8005f84:	683a      	ldr	r2, [r7, #0]
 8005f86:	b2d2      	uxtb	r2, r2
 8005f88:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005f8a:	4b63      	ldr	r3, [pc, #396]	@ (8006118 <HAL_RCC_ClockConfig+0x1b8>)
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	f003 030f 	and.w	r3, r3, #15
 8005f92:	683a      	ldr	r2, [r7, #0]
 8005f94:	429a      	cmp	r2, r3
 8005f96:	d001      	beq.n	8005f9c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005f98:	2301      	movs	r3, #1
 8005f9a:	e0b8      	b.n	800610e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	f003 0302 	and.w	r3, r3, #2
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d020      	beq.n	8005fea <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	f003 0304 	and.w	r3, r3, #4
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d005      	beq.n	8005fc0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005fb4:	4b59      	ldr	r3, [pc, #356]	@ (800611c <HAL_RCC_ClockConfig+0x1bc>)
 8005fb6:	689b      	ldr	r3, [r3, #8]
 8005fb8:	4a58      	ldr	r2, [pc, #352]	@ (800611c <HAL_RCC_ClockConfig+0x1bc>)
 8005fba:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005fbe:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	f003 0308 	and.w	r3, r3, #8
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d005      	beq.n	8005fd8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005fcc:	4b53      	ldr	r3, [pc, #332]	@ (800611c <HAL_RCC_ClockConfig+0x1bc>)
 8005fce:	689b      	ldr	r3, [r3, #8]
 8005fd0:	4a52      	ldr	r2, [pc, #328]	@ (800611c <HAL_RCC_ClockConfig+0x1bc>)
 8005fd2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005fd6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005fd8:	4b50      	ldr	r3, [pc, #320]	@ (800611c <HAL_RCC_ClockConfig+0x1bc>)
 8005fda:	689b      	ldr	r3, [r3, #8]
 8005fdc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	689b      	ldr	r3, [r3, #8]
 8005fe4:	494d      	ldr	r1, [pc, #308]	@ (800611c <HAL_RCC_ClockConfig+0x1bc>)
 8005fe6:	4313      	orrs	r3, r2
 8005fe8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	f003 0301 	and.w	r3, r3, #1
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d044      	beq.n	8006080 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	685b      	ldr	r3, [r3, #4]
 8005ffa:	2b01      	cmp	r3, #1
 8005ffc:	d107      	bne.n	800600e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005ffe:	4b47      	ldr	r3, [pc, #284]	@ (800611c <HAL_RCC_ClockConfig+0x1bc>)
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006006:	2b00      	cmp	r3, #0
 8006008:	d119      	bne.n	800603e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800600a:	2301      	movs	r3, #1
 800600c:	e07f      	b.n	800610e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	685b      	ldr	r3, [r3, #4]
 8006012:	2b02      	cmp	r3, #2
 8006014:	d003      	beq.n	800601e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800601a:	2b03      	cmp	r3, #3
 800601c:	d107      	bne.n	800602e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800601e:	4b3f      	ldr	r3, [pc, #252]	@ (800611c <HAL_RCC_ClockConfig+0x1bc>)
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006026:	2b00      	cmp	r3, #0
 8006028:	d109      	bne.n	800603e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800602a:	2301      	movs	r3, #1
 800602c:	e06f      	b.n	800610e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800602e:	4b3b      	ldr	r3, [pc, #236]	@ (800611c <HAL_RCC_ClockConfig+0x1bc>)
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	f003 0302 	and.w	r3, r3, #2
 8006036:	2b00      	cmp	r3, #0
 8006038:	d101      	bne.n	800603e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800603a:	2301      	movs	r3, #1
 800603c:	e067      	b.n	800610e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800603e:	4b37      	ldr	r3, [pc, #220]	@ (800611c <HAL_RCC_ClockConfig+0x1bc>)
 8006040:	689b      	ldr	r3, [r3, #8]
 8006042:	f023 0203 	bic.w	r2, r3, #3
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	685b      	ldr	r3, [r3, #4]
 800604a:	4934      	ldr	r1, [pc, #208]	@ (800611c <HAL_RCC_ClockConfig+0x1bc>)
 800604c:	4313      	orrs	r3, r2
 800604e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006050:	f7fd fa22 	bl	8003498 <HAL_GetTick>
 8006054:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006056:	e00a      	b.n	800606e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006058:	f7fd fa1e 	bl	8003498 <HAL_GetTick>
 800605c:	4602      	mov	r2, r0
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	1ad3      	subs	r3, r2, r3
 8006062:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006066:	4293      	cmp	r3, r2
 8006068:	d901      	bls.n	800606e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800606a:	2303      	movs	r3, #3
 800606c:	e04f      	b.n	800610e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800606e:	4b2b      	ldr	r3, [pc, #172]	@ (800611c <HAL_RCC_ClockConfig+0x1bc>)
 8006070:	689b      	ldr	r3, [r3, #8]
 8006072:	f003 020c 	and.w	r2, r3, #12
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	685b      	ldr	r3, [r3, #4]
 800607a:	009b      	lsls	r3, r3, #2
 800607c:	429a      	cmp	r2, r3
 800607e:	d1eb      	bne.n	8006058 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006080:	4b25      	ldr	r3, [pc, #148]	@ (8006118 <HAL_RCC_ClockConfig+0x1b8>)
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	f003 030f 	and.w	r3, r3, #15
 8006088:	683a      	ldr	r2, [r7, #0]
 800608a:	429a      	cmp	r2, r3
 800608c:	d20c      	bcs.n	80060a8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800608e:	4b22      	ldr	r3, [pc, #136]	@ (8006118 <HAL_RCC_ClockConfig+0x1b8>)
 8006090:	683a      	ldr	r2, [r7, #0]
 8006092:	b2d2      	uxtb	r2, r2
 8006094:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006096:	4b20      	ldr	r3, [pc, #128]	@ (8006118 <HAL_RCC_ClockConfig+0x1b8>)
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	f003 030f 	and.w	r3, r3, #15
 800609e:	683a      	ldr	r2, [r7, #0]
 80060a0:	429a      	cmp	r2, r3
 80060a2:	d001      	beq.n	80060a8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80060a4:	2301      	movs	r3, #1
 80060a6:	e032      	b.n	800610e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	f003 0304 	and.w	r3, r3, #4
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d008      	beq.n	80060c6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80060b4:	4b19      	ldr	r3, [pc, #100]	@ (800611c <HAL_RCC_ClockConfig+0x1bc>)
 80060b6:	689b      	ldr	r3, [r3, #8]
 80060b8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	68db      	ldr	r3, [r3, #12]
 80060c0:	4916      	ldr	r1, [pc, #88]	@ (800611c <HAL_RCC_ClockConfig+0x1bc>)
 80060c2:	4313      	orrs	r3, r2
 80060c4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	f003 0308 	and.w	r3, r3, #8
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d009      	beq.n	80060e6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80060d2:	4b12      	ldr	r3, [pc, #72]	@ (800611c <HAL_RCC_ClockConfig+0x1bc>)
 80060d4:	689b      	ldr	r3, [r3, #8]
 80060d6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	691b      	ldr	r3, [r3, #16]
 80060de:	00db      	lsls	r3, r3, #3
 80060e0:	490e      	ldr	r1, [pc, #56]	@ (800611c <HAL_RCC_ClockConfig+0x1bc>)
 80060e2:	4313      	orrs	r3, r2
 80060e4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80060e6:	f000 f821 	bl	800612c <HAL_RCC_GetSysClockFreq>
 80060ea:	4602      	mov	r2, r0
 80060ec:	4b0b      	ldr	r3, [pc, #44]	@ (800611c <HAL_RCC_ClockConfig+0x1bc>)
 80060ee:	689b      	ldr	r3, [r3, #8]
 80060f0:	091b      	lsrs	r3, r3, #4
 80060f2:	f003 030f 	and.w	r3, r3, #15
 80060f6:	490a      	ldr	r1, [pc, #40]	@ (8006120 <HAL_RCC_ClockConfig+0x1c0>)
 80060f8:	5ccb      	ldrb	r3, [r1, r3]
 80060fa:	fa22 f303 	lsr.w	r3, r2, r3
 80060fe:	4a09      	ldr	r2, [pc, #36]	@ (8006124 <HAL_RCC_ClockConfig+0x1c4>)
 8006100:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006102:	4b09      	ldr	r3, [pc, #36]	@ (8006128 <HAL_RCC_ClockConfig+0x1c8>)
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	4618      	mov	r0, r3
 8006108:	f7fd f982 	bl	8003410 <HAL_InitTick>

  return HAL_OK;
 800610c:	2300      	movs	r3, #0
}
 800610e:	4618      	mov	r0, r3
 8006110:	3710      	adds	r7, #16
 8006112:	46bd      	mov	sp, r7
 8006114:	bd80      	pop	{r7, pc}
 8006116:	bf00      	nop
 8006118:	40023c00 	.word	0x40023c00
 800611c:	40023800 	.word	0x40023800
 8006120:	08010724 	.word	0x08010724
 8006124:	20000014 	.word	0x20000014
 8006128:	20000018 	.word	0x20000018

0800612c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800612c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006130:	b094      	sub	sp, #80	@ 0x50
 8006132:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006134:	2300      	movs	r3, #0
 8006136:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8006138:	2300      	movs	r3, #0
 800613a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800613c:	2300      	movs	r3, #0
 800613e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8006140:	2300      	movs	r3, #0
 8006142:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006144:	4b79      	ldr	r3, [pc, #484]	@ (800632c <HAL_RCC_GetSysClockFreq+0x200>)
 8006146:	689b      	ldr	r3, [r3, #8]
 8006148:	f003 030c 	and.w	r3, r3, #12
 800614c:	2b08      	cmp	r3, #8
 800614e:	d00d      	beq.n	800616c <HAL_RCC_GetSysClockFreq+0x40>
 8006150:	2b08      	cmp	r3, #8
 8006152:	f200 80e1 	bhi.w	8006318 <HAL_RCC_GetSysClockFreq+0x1ec>
 8006156:	2b00      	cmp	r3, #0
 8006158:	d002      	beq.n	8006160 <HAL_RCC_GetSysClockFreq+0x34>
 800615a:	2b04      	cmp	r3, #4
 800615c:	d003      	beq.n	8006166 <HAL_RCC_GetSysClockFreq+0x3a>
 800615e:	e0db      	b.n	8006318 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006160:	4b73      	ldr	r3, [pc, #460]	@ (8006330 <HAL_RCC_GetSysClockFreq+0x204>)
 8006162:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006164:	e0db      	b.n	800631e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006166:	4b73      	ldr	r3, [pc, #460]	@ (8006334 <HAL_RCC_GetSysClockFreq+0x208>)
 8006168:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800616a:	e0d8      	b.n	800631e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800616c:	4b6f      	ldr	r3, [pc, #444]	@ (800632c <HAL_RCC_GetSysClockFreq+0x200>)
 800616e:	685b      	ldr	r3, [r3, #4]
 8006170:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006174:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006176:	4b6d      	ldr	r3, [pc, #436]	@ (800632c <HAL_RCC_GetSysClockFreq+0x200>)
 8006178:	685b      	ldr	r3, [r3, #4]
 800617a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800617e:	2b00      	cmp	r3, #0
 8006180:	d063      	beq.n	800624a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006182:	4b6a      	ldr	r3, [pc, #424]	@ (800632c <HAL_RCC_GetSysClockFreq+0x200>)
 8006184:	685b      	ldr	r3, [r3, #4]
 8006186:	099b      	lsrs	r3, r3, #6
 8006188:	2200      	movs	r2, #0
 800618a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800618c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800618e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006190:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006194:	633b      	str	r3, [r7, #48]	@ 0x30
 8006196:	2300      	movs	r3, #0
 8006198:	637b      	str	r3, [r7, #52]	@ 0x34
 800619a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800619e:	4622      	mov	r2, r4
 80061a0:	462b      	mov	r3, r5
 80061a2:	f04f 0000 	mov.w	r0, #0
 80061a6:	f04f 0100 	mov.w	r1, #0
 80061aa:	0159      	lsls	r1, r3, #5
 80061ac:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80061b0:	0150      	lsls	r0, r2, #5
 80061b2:	4602      	mov	r2, r0
 80061b4:	460b      	mov	r3, r1
 80061b6:	4621      	mov	r1, r4
 80061b8:	1a51      	subs	r1, r2, r1
 80061ba:	6139      	str	r1, [r7, #16]
 80061bc:	4629      	mov	r1, r5
 80061be:	eb63 0301 	sbc.w	r3, r3, r1
 80061c2:	617b      	str	r3, [r7, #20]
 80061c4:	f04f 0200 	mov.w	r2, #0
 80061c8:	f04f 0300 	mov.w	r3, #0
 80061cc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80061d0:	4659      	mov	r1, fp
 80061d2:	018b      	lsls	r3, r1, #6
 80061d4:	4651      	mov	r1, sl
 80061d6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80061da:	4651      	mov	r1, sl
 80061dc:	018a      	lsls	r2, r1, #6
 80061de:	4651      	mov	r1, sl
 80061e0:	ebb2 0801 	subs.w	r8, r2, r1
 80061e4:	4659      	mov	r1, fp
 80061e6:	eb63 0901 	sbc.w	r9, r3, r1
 80061ea:	f04f 0200 	mov.w	r2, #0
 80061ee:	f04f 0300 	mov.w	r3, #0
 80061f2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80061f6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80061fa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80061fe:	4690      	mov	r8, r2
 8006200:	4699      	mov	r9, r3
 8006202:	4623      	mov	r3, r4
 8006204:	eb18 0303 	adds.w	r3, r8, r3
 8006208:	60bb      	str	r3, [r7, #8]
 800620a:	462b      	mov	r3, r5
 800620c:	eb49 0303 	adc.w	r3, r9, r3
 8006210:	60fb      	str	r3, [r7, #12]
 8006212:	f04f 0200 	mov.w	r2, #0
 8006216:	f04f 0300 	mov.w	r3, #0
 800621a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800621e:	4629      	mov	r1, r5
 8006220:	024b      	lsls	r3, r1, #9
 8006222:	4621      	mov	r1, r4
 8006224:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006228:	4621      	mov	r1, r4
 800622a:	024a      	lsls	r2, r1, #9
 800622c:	4610      	mov	r0, r2
 800622e:	4619      	mov	r1, r3
 8006230:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006232:	2200      	movs	r2, #0
 8006234:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006236:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006238:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800623c:	f7fa fd74 	bl	8000d28 <__aeabi_uldivmod>
 8006240:	4602      	mov	r2, r0
 8006242:	460b      	mov	r3, r1
 8006244:	4613      	mov	r3, r2
 8006246:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006248:	e058      	b.n	80062fc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800624a:	4b38      	ldr	r3, [pc, #224]	@ (800632c <HAL_RCC_GetSysClockFreq+0x200>)
 800624c:	685b      	ldr	r3, [r3, #4]
 800624e:	099b      	lsrs	r3, r3, #6
 8006250:	2200      	movs	r2, #0
 8006252:	4618      	mov	r0, r3
 8006254:	4611      	mov	r1, r2
 8006256:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800625a:	623b      	str	r3, [r7, #32]
 800625c:	2300      	movs	r3, #0
 800625e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006260:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006264:	4642      	mov	r2, r8
 8006266:	464b      	mov	r3, r9
 8006268:	f04f 0000 	mov.w	r0, #0
 800626c:	f04f 0100 	mov.w	r1, #0
 8006270:	0159      	lsls	r1, r3, #5
 8006272:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006276:	0150      	lsls	r0, r2, #5
 8006278:	4602      	mov	r2, r0
 800627a:	460b      	mov	r3, r1
 800627c:	4641      	mov	r1, r8
 800627e:	ebb2 0a01 	subs.w	sl, r2, r1
 8006282:	4649      	mov	r1, r9
 8006284:	eb63 0b01 	sbc.w	fp, r3, r1
 8006288:	f04f 0200 	mov.w	r2, #0
 800628c:	f04f 0300 	mov.w	r3, #0
 8006290:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006294:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006298:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800629c:	ebb2 040a 	subs.w	r4, r2, sl
 80062a0:	eb63 050b 	sbc.w	r5, r3, fp
 80062a4:	f04f 0200 	mov.w	r2, #0
 80062a8:	f04f 0300 	mov.w	r3, #0
 80062ac:	00eb      	lsls	r3, r5, #3
 80062ae:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80062b2:	00e2      	lsls	r2, r4, #3
 80062b4:	4614      	mov	r4, r2
 80062b6:	461d      	mov	r5, r3
 80062b8:	4643      	mov	r3, r8
 80062ba:	18e3      	adds	r3, r4, r3
 80062bc:	603b      	str	r3, [r7, #0]
 80062be:	464b      	mov	r3, r9
 80062c0:	eb45 0303 	adc.w	r3, r5, r3
 80062c4:	607b      	str	r3, [r7, #4]
 80062c6:	f04f 0200 	mov.w	r2, #0
 80062ca:	f04f 0300 	mov.w	r3, #0
 80062ce:	e9d7 4500 	ldrd	r4, r5, [r7]
 80062d2:	4629      	mov	r1, r5
 80062d4:	028b      	lsls	r3, r1, #10
 80062d6:	4621      	mov	r1, r4
 80062d8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80062dc:	4621      	mov	r1, r4
 80062de:	028a      	lsls	r2, r1, #10
 80062e0:	4610      	mov	r0, r2
 80062e2:	4619      	mov	r1, r3
 80062e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80062e6:	2200      	movs	r2, #0
 80062e8:	61bb      	str	r3, [r7, #24]
 80062ea:	61fa      	str	r2, [r7, #28]
 80062ec:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80062f0:	f7fa fd1a 	bl	8000d28 <__aeabi_uldivmod>
 80062f4:	4602      	mov	r2, r0
 80062f6:	460b      	mov	r3, r1
 80062f8:	4613      	mov	r3, r2
 80062fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80062fc:	4b0b      	ldr	r3, [pc, #44]	@ (800632c <HAL_RCC_GetSysClockFreq+0x200>)
 80062fe:	685b      	ldr	r3, [r3, #4]
 8006300:	0c1b      	lsrs	r3, r3, #16
 8006302:	f003 0303 	and.w	r3, r3, #3
 8006306:	3301      	adds	r3, #1
 8006308:	005b      	lsls	r3, r3, #1
 800630a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800630c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800630e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006310:	fbb2 f3f3 	udiv	r3, r2, r3
 8006314:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006316:	e002      	b.n	800631e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006318:	4b05      	ldr	r3, [pc, #20]	@ (8006330 <HAL_RCC_GetSysClockFreq+0x204>)
 800631a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800631c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800631e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8006320:	4618      	mov	r0, r3
 8006322:	3750      	adds	r7, #80	@ 0x50
 8006324:	46bd      	mov	sp, r7
 8006326:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800632a:	bf00      	nop
 800632c:	40023800 	.word	0x40023800
 8006330:	00f42400 	.word	0x00f42400
 8006334:	007a1200 	.word	0x007a1200

08006338 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006338:	b480      	push	{r7}
 800633a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800633c:	4b03      	ldr	r3, [pc, #12]	@ (800634c <HAL_RCC_GetHCLKFreq+0x14>)
 800633e:	681b      	ldr	r3, [r3, #0]
}
 8006340:	4618      	mov	r0, r3
 8006342:	46bd      	mov	sp, r7
 8006344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006348:	4770      	bx	lr
 800634a:	bf00      	nop
 800634c:	20000014 	.word	0x20000014

08006350 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006350:	b580      	push	{r7, lr}
 8006352:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006354:	f7ff fff0 	bl	8006338 <HAL_RCC_GetHCLKFreq>
 8006358:	4602      	mov	r2, r0
 800635a:	4b05      	ldr	r3, [pc, #20]	@ (8006370 <HAL_RCC_GetPCLK1Freq+0x20>)
 800635c:	689b      	ldr	r3, [r3, #8]
 800635e:	0a9b      	lsrs	r3, r3, #10
 8006360:	f003 0307 	and.w	r3, r3, #7
 8006364:	4903      	ldr	r1, [pc, #12]	@ (8006374 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006366:	5ccb      	ldrb	r3, [r1, r3]
 8006368:	fa22 f303 	lsr.w	r3, r2, r3
}
 800636c:	4618      	mov	r0, r3
 800636e:	bd80      	pop	{r7, pc}
 8006370:	40023800 	.word	0x40023800
 8006374:	08010734 	.word	0x08010734

08006378 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006378:	b580      	push	{r7, lr}
 800637a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800637c:	f7ff ffdc 	bl	8006338 <HAL_RCC_GetHCLKFreq>
 8006380:	4602      	mov	r2, r0
 8006382:	4b05      	ldr	r3, [pc, #20]	@ (8006398 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006384:	689b      	ldr	r3, [r3, #8]
 8006386:	0b5b      	lsrs	r3, r3, #13
 8006388:	f003 0307 	and.w	r3, r3, #7
 800638c:	4903      	ldr	r1, [pc, #12]	@ (800639c <HAL_RCC_GetPCLK2Freq+0x24>)
 800638e:	5ccb      	ldrb	r3, [r1, r3]
 8006390:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006394:	4618      	mov	r0, r3
 8006396:	bd80      	pop	{r7, pc}
 8006398:	40023800 	.word	0x40023800
 800639c:	08010734 	.word	0x08010734

080063a0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80063a0:	b580      	push	{r7, lr}
 80063a2:	b086      	sub	sp, #24
 80063a4:	af00      	add	r7, sp, #0
 80063a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80063a8:	2300      	movs	r3, #0
 80063aa:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80063ac:	2300      	movs	r3, #0
 80063ae:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	f003 0301 	and.w	r3, r3, #1
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d10b      	bne.n	80063d4 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f003 0302 	and.w	r3, r3, #2
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d105      	bne.n	80063d4 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d075      	beq.n	80064c0 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80063d4:	4b91      	ldr	r3, [pc, #580]	@ (800661c <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80063d6:	2200      	movs	r2, #0
 80063d8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80063da:	f7fd f85d 	bl	8003498 <HAL_GetTick>
 80063de:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80063e0:	e008      	b.n	80063f4 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80063e2:	f7fd f859 	bl	8003498 <HAL_GetTick>
 80063e6:	4602      	mov	r2, r0
 80063e8:	697b      	ldr	r3, [r7, #20]
 80063ea:	1ad3      	subs	r3, r2, r3
 80063ec:	2b02      	cmp	r3, #2
 80063ee:	d901      	bls.n	80063f4 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80063f0:	2303      	movs	r3, #3
 80063f2:	e189      	b.n	8006708 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80063f4:	4b8a      	ldr	r3, [pc, #552]	@ (8006620 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d1f0      	bne.n	80063e2 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	f003 0301 	and.w	r3, r3, #1
 8006408:	2b00      	cmp	r3, #0
 800640a:	d009      	beq.n	8006420 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	685b      	ldr	r3, [r3, #4]
 8006410:	019a      	lsls	r2, r3, #6
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	689b      	ldr	r3, [r3, #8]
 8006416:	071b      	lsls	r3, r3, #28
 8006418:	4981      	ldr	r1, [pc, #516]	@ (8006620 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800641a:	4313      	orrs	r3, r2
 800641c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	f003 0302 	and.w	r3, r3, #2
 8006428:	2b00      	cmp	r3, #0
 800642a:	d01f      	beq.n	800646c <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800642c:	4b7c      	ldr	r3, [pc, #496]	@ (8006620 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800642e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006432:	0f1b      	lsrs	r3, r3, #28
 8006434:	f003 0307 	and.w	r3, r3, #7
 8006438:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	685b      	ldr	r3, [r3, #4]
 800643e:	019a      	lsls	r2, r3, #6
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	68db      	ldr	r3, [r3, #12]
 8006444:	061b      	lsls	r3, r3, #24
 8006446:	431a      	orrs	r2, r3
 8006448:	693b      	ldr	r3, [r7, #16]
 800644a:	071b      	lsls	r3, r3, #28
 800644c:	4974      	ldr	r1, [pc, #464]	@ (8006620 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800644e:	4313      	orrs	r3, r2
 8006450:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8006454:	4b72      	ldr	r3, [pc, #456]	@ (8006620 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006456:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800645a:	f023 021f 	bic.w	r2, r3, #31
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	69db      	ldr	r3, [r3, #28]
 8006462:	3b01      	subs	r3, #1
 8006464:	496e      	ldr	r1, [pc, #440]	@ (8006620 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006466:	4313      	orrs	r3, r2
 8006468:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006474:	2b00      	cmp	r3, #0
 8006476:	d00d      	beq.n	8006494 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	685b      	ldr	r3, [r3, #4]
 800647c:	019a      	lsls	r2, r3, #6
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	68db      	ldr	r3, [r3, #12]
 8006482:	061b      	lsls	r3, r3, #24
 8006484:	431a      	orrs	r2, r3
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	689b      	ldr	r3, [r3, #8]
 800648a:	071b      	lsls	r3, r3, #28
 800648c:	4964      	ldr	r1, [pc, #400]	@ (8006620 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800648e:	4313      	orrs	r3, r2
 8006490:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                                     PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006494:	4b61      	ldr	r3, [pc, #388]	@ (800661c <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8006496:	2201      	movs	r2, #1
 8006498:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800649a:	f7fc fffd 	bl	8003498 <HAL_GetTick>
 800649e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80064a0:	e008      	b.n	80064b4 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80064a2:	f7fc fff9 	bl	8003498 <HAL_GetTick>
 80064a6:	4602      	mov	r2, r0
 80064a8:	697b      	ldr	r3, [r7, #20]
 80064aa:	1ad3      	subs	r3, r2, r3
 80064ac:	2b02      	cmp	r3, #2
 80064ae:	d901      	bls.n	80064b4 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80064b0:	2303      	movs	r3, #3
 80064b2:	e129      	b.n	8006708 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80064b4:	4b5a      	ldr	r3, [pc, #360]	@ (8006620 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d0f0      	beq.n	80064a2 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	f003 0304 	and.w	r3, r3, #4
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d105      	bne.n	80064d8 <HAL_RCCEx_PeriphCLKConfig+0x138>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	f003 0308 	and.w	r3, r3, #8
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d079      	beq.n	80065cc <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80064d8:	4b52      	ldr	r3, [pc, #328]	@ (8006624 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80064da:	2200      	movs	r2, #0
 80064dc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80064de:	f7fc ffdb 	bl	8003498 <HAL_GetTick>
 80064e2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80064e4:	e008      	b.n	80064f8 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80064e6:	f7fc ffd7 	bl	8003498 <HAL_GetTick>
 80064ea:	4602      	mov	r2, r0
 80064ec:	697b      	ldr	r3, [r7, #20]
 80064ee:	1ad3      	subs	r3, r2, r3
 80064f0:	2b02      	cmp	r3, #2
 80064f2:	d901      	bls.n	80064f8 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80064f4:	2303      	movs	r3, #3
 80064f6:	e107      	b.n	8006708 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80064f8:	4b49      	ldr	r3, [pc, #292]	@ (8006620 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006500:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006504:	d0ef      	beq.n	80064e6 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	f003 0304 	and.w	r3, r3, #4
 800650e:	2b00      	cmp	r3, #0
 8006510:	d020      	beq.n	8006554 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006512:	4b43      	ldr	r3, [pc, #268]	@ (8006620 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006514:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006518:	0f1b      	lsrs	r3, r3, #28
 800651a:	f003 0307 	and.w	r3, r3, #7
 800651e:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	691b      	ldr	r3, [r3, #16]
 8006524:	019a      	lsls	r2, r3, #6
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	695b      	ldr	r3, [r3, #20]
 800652a:	061b      	lsls	r3, r3, #24
 800652c:	431a      	orrs	r2, r3
 800652e:	693b      	ldr	r3, [r7, #16]
 8006530:	071b      	lsls	r3, r3, #28
 8006532:	493b      	ldr	r1, [pc, #236]	@ (8006620 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006534:	4313      	orrs	r3, r2
 8006536:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800653a:	4b39      	ldr	r3, [pc, #228]	@ (8006620 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800653c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006540:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	6a1b      	ldr	r3, [r3, #32]
 8006548:	3b01      	subs	r3, #1
 800654a:	021b      	lsls	r3, r3, #8
 800654c:	4934      	ldr	r1, [pc, #208]	@ (8006620 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800654e:	4313      	orrs	r3, r2
 8006550:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	f003 0308 	and.w	r3, r3, #8
 800655c:	2b00      	cmp	r3, #0
 800655e:	d01e      	beq.n	800659e <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006560:	4b2f      	ldr	r3, [pc, #188]	@ (8006620 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006562:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006566:	0e1b      	lsrs	r3, r3, #24
 8006568:	f003 030f 	and.w	r3, r3, #15
 800656c:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	691b      	ldr	r3, [r3, #16]
 8006572:	019a      	lsls	r2, r3, #6
 8006574:	693b      	ldr	r3, [r7, #16]
 8006576:	061b      	lsls	r3, r3, #24
 8006578:	431a      	orrs	r2, r3
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	699b      	ldr	r3, [r3, #24]
 800657e:	071b      	lsls	r3, r3, #28
 8006580:	4927      	ldr	r1, [pc, #156]	@ (8006620 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006582:	4313      	orrs	r3, r2
 8006584:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8006588:	4b25      	ldr	r3, [pc, #148]	@ (8006620 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800658a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800658e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006596:	4922      	ldr	r1, [pc, #136]	@ (8006620 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006598:	4313      	orrs	r3, r2
 800659a:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800659e:	4b21      	ldr	r3, [pc, #132]	@ (8006624 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80065a0:	2201      	movs	r2, #1
 80065a2:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80065a4:	f7fc ff78 	bl	8003498 <HAL_GetTick>
 80065a8:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80065aa:	e008      	b.n	80065be <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80065ac:	f7fc ff74 	bl	8003498 <HAL_GetTick>
 80065b0:	4602      	mov	r2, r0
 80065b2:	697b      	ldr	r3, [r7, #20]
 80065b4:	1ad3      	subs	r3, r2, r3
 80065b6:	2b02      	cmp	r3, #2
 80065b8:	d901      	bls.n	80065be <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80065ba:	2303      	movs	r3, #3
 80065bc:	e0a4      	b.n	8006708 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80065be:	4b18      	ldr	r3, [pc, #96]	@ (8006620 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80065c6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80065ca:	d1ef      	bne.n	80065ac <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	f003 0320 	and.w	r3, r3, #32
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	f000 808b 	beq.w	80066f0 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80065da:	2300      	movs	r3, #0
 80065dc:	60fb      	str	r3, [r7, #12]
 80065de:	4b10      	ldr	r3, [pc, #64]	@ (8006620 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80065e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065e2:	4a0f      	ldr	r2, [pc, #60]	@ (8006620 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80065e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80065e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80065ea:	4b0d      	ldr	r3, [pc, #52]	@ (8006620 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80065ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80065f2:	60fb      	str	r3, [r7, #12]
 80065f4:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80065f6:	4b0c      	ldr	r3, [pc, #48]	@ (8006628 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	4a0b      	ldr	r2, [pc, #44]	@ (8006628 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 80065fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006600:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006602:	f7fc ff49 	bl	8003498 <HAL_GetTick>
 8006606:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8006608:	e010      	b.n	800662c <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800660a:	f7fc ff45 	bl	8003498 <HAL_GetTick>
 800660e:	4602      	mov	r2, r0
 8006610:	697b      	ldr	r3, [r7, #20]
 8006612:	1ad3      	subs	r3, r2, r3
 8006614:	2b02      	cmp	r3, #2
 8006616:	d909      	bls.n	800662c <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8006618:	2303      	movs	r3, #3
 800661a:	e075      	b.n	8006708 <HAL_RCCEx_PeriphCLKConfig+0x368>
 800661c:	42470068 	.word	0x42470068
 8006620:	40023800 	.word	0x40023800
 8006624:	42470070 	.word	0x42470070
 8006628:	40007000 	.word	0x40007000
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 800662c:	4b38      	ldr	r3, [pc, #224]	@ (8006710 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006634:	2b00      	cmp	r3, #0
 8006636:	d0e8      	beq.n	800660a <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006638:	4b36      	ldr	r3, [pc, #216]	@ (8006714 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800663a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800663c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006640:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006642:	693b      	ldr	r3, [r7, #16]
 8006644:	2b00      	cmp	r3, #0
 8006646:	d02f      	beq.n	80066a8 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800664c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006650:	693a      	ldr	r2, [r7, #16]
 8006652:	429a      	cmp	r2, r3
 8006654:	d028      	beq.n	80066a8 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006656:	4b2f      	ldr	r3, [pc, #188]	@ (8006714 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006658:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800665a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800665e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006660:	4b2d      	ldr	r3, [pc, #180]	@ (8006718 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8006662:	2201      	movs	r2, #1
 8006664:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006666:	4b2c      	ldr	r3, [pc, #176]	@ (8006718 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8006668:	2200      	movs	r2, #0
 800666a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800666c:	4a29      	ldr	r2, [pc, #164]	@ (8006714 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800666e:	693b      	ldr	r3, [r7, #16]
 8006670:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006672:	4b28      	ldr	r3, [pc, #160]	@ (8006714 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006674:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006676:	f003 0301 	and.w	r3, r3, #1
 800667a:	2b01      	cmp	r3, #1
 800667c:	d114      	bne.n	80066a8 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800667e:	f7fc ff0b 	bl	8003498 <HAL_GetTick>
 8006682:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006684:	e00a      	b.n	800669c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006686:	f7fc ff07 	bl	8003498 <HAL_GetTick>
 800668a:	4602      	mov	r2, r0
 800668c:	697b      	ldr	r3, [r7, #20]
 800668e:	1ad3      	subs	r3, r2, r3
 8006690:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006694:	4293      	cmp	r3, r2
 8006696:	d901      	bls.n	800669c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8006698:	2303      	movs	r3, #3
 800669a:	e035      	b.n	8006708 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800669c:	4b1d      	ldr	r3, [pc, #116]	@ (8006714 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800669e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80066a0:	f003 0302 	and.w	r3, r3, #2
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d0ee      	beq.n	8006686 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066ac:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80066b0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80066b4:	d10d      	bne.n	80066d2 <HAL_RCCEx_PeriphCLKConfig+0x332>
 80066b6:	4b17      	ldr	r3, [pc, #92]	@ (8006714 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80066b8:	689b      	ldr	r3, [r3, #8]
 80066ba:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066c2:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80066c6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80066ca:	4912      	ldr	r1, [pc, #72]	@ (8006714 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80066cc:	4313      	orrs	r3, r2
 80066ce:	608b      	str	r3, [r1, #8]
 80066d0:	e005      	b.n	80066de <HAL_RCCEx_PeriphCLKConfig+0x33e>
 80066d2:	4b10      	ldr	r3, [pc, #64]	@ (8006714 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80066d4:	689b      	ldr	r3, [r3, #8]
 80066d6:	4a0f      	ldr	r2, [pc, #60]	@ (8006714 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80066d8:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80066dc:	6093      	str	r3, [r2, #8]
 80066de:	4b0d      	ldr	r3, [pc, #52]	@ (8006714 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80066e0:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066e6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80066ea:	490a      	ldr	r1, [pc, #40]	@ (8006714 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80066ec:	4313      	orrs	r3, r2
 80066ee:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	f003 0310 	and.w	r3, r3, #16
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d004      	beq.n	8006706 <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 8006702:	4b06      	ldr	r3, [pc, #24]	@ (800671c <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8006704:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8006706:	2300      	movs	r3, #0
}
 8006708:	4618      	mov	r0, r3
 800670a:	3718      	adds	r7, #24
 800670c:	46bd      	mov	sp, r7
 800670e:	bd80      	pop	{r7, pc}
 8006710:	40007000 	.word	0x40007000
 8006714:	40023800 	.word	0x40023800
 8006718:	42470e40 	.word	0x42470e40
 800671c:	424711e0 	.word	0x424711e0

08006720 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8006720:	b480      	push	{r7}
 8006722:	b087      	sub	sp, #28
 8006724:	af00      	add	r7, sp, #0
 8006726:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8006728:	2300      	movs	r3, #0
 800672a:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 800672c:	2300      	movs	r3, #0
 800672e:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8006730:	2300      	movs	r3, #0
 8006732:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8006734:	2300      	movs	r3, #0
 8006736:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	2b01      	cmp	r3, #1
 800673c:	d13f      	bne.n	80067be <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 800673e:	4b24      	ldr	r3, [pc, #144]	@ (80067d0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006740:	689b      	ldr	r3, [r3, #8]
 8006742:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006746:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	2b00      	cmp	r3, #0
 800674c:	d006      	beq.n	800675c <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006754:	d12f      	bne.n	80067b6 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8006756:	4b1f      	ldr	r3, [pc, #124]	@ (80067d4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8006758:	617b      	str	r3, [r7, #20]
          break;
 800675a:	e02f      	b.n	80067bc <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
        case RCC_I2SCLKSOURCE_PLLI2S:
        {
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800675c:	4b1c      	ldr	r3, [pc, #112]	@ (80067d0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800675e:	685b      	ldr	r3, [r3, #4]
 8006760:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006764:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006768:	d108      	bne.n	800677c <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800676a:	4b19      	ldr	r3, [pc, #100]	@ (80067d0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800676c:	685b      	ldr	r3, [r3, #4]
 800676e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006772:	4a19      	ldr	r2, [pc, #100]	@ (80067d8 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8006774:	fbb2 f3f3 	udiv	r3, r2, r3
 8006778:	613b      	str	r3, [r7, #16]
 800677a:	e007      	b.n	800678c <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800677c:	4b14      	ldr	r3, [pc, #80]	@ (80067d0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800677e:	685b      	ldr	r3, [r3, #4]
 8006780:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006784:	4a15      	ldr	r2, [pc, #84]	@ (80067dc <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8006786:	fbb2 f3f3 	udiv	r3, r2, r3
 800678a:	613b      	str	r3, [r7, #16]
          }

          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 800678c:	4b10      	ldr	r3, [pc, #64]	@ (80067d0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800678e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006792:	099b      	lsrs	r3, r3, #6
 8006794:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006798:	693b      	ldr	r3, [r7, #16]
 800679a:	fb02 f303 	mul.w	r3, r2, r3
 800679e:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80067a0:	4b0b      	ldr	r3, [pc, #44]	@ (80067d0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80067a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80067a6:	0f1b      	lsrs	r3, r3, #28
 80067a8:	f003 0307 	and.w	r3, r3, #7
 80067ac:	68ba      	ldr	r2, [r7, #8]
 80067ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80067b2:	617b      	str	r3, [r7, #20]
          break;
 80067b4:	e002      	b.n	80067bc <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 80067b6:	2300      	movs	r3, #0
 80067b8:	617b      	str	r3, [r7, #20]
          break;
 80067ba:	bf00      	nop
        }
      }
      break;
 80067bc:	e000      	b.n	80067c0 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 80067be:	bf00      	nop
    }
  }
  return frequency;
 80067c0:	697b      	ldr	r3, [r7, #20]
}
 80067c2:	4618      	mov	r0, r3
 80067c4:	371c      	adds	r7, #28
 80067c6:	46bd      	mov	sp, r7
 80067c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067cc:	4770      	bx	lr
 80067ce:	bf00      	nop
 80067d0:	40023800 	.word	0x40023800
 80067d4:	00bb8000 	.word	0x00bb8000
 80067d8:	007a1200 	.word	0x007a1200
 80067dc:	00f42400 	.word	0x00f42400

080067e0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80067e0:	b580      	push	{r7, lr}
 80067e2:	b082      	sub	sp, #8
 80067e4:	af00      	add	r7, sp, #0
 80067e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d101      	bne.n	80067f2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80067ee:	2301      	movs	r3, #1
 80067f0:	e041      	b.n	8006876 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80067f8:	b2db      	uxtb	r3, r3
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d106      	bne.n	800680c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	2200      	movs	r2, #0
 8006802:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006806:	6878      	ldr	r0, [r7, #4]
 8006808:	f7fc fc72 	bl	80030f0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	2202      	movs	r2, #2
 8006810:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681a      	ldr	r2, [r3, #0]
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	3304      	adds	r3, #4
 800681c:	4619      	mov	r1, r3
 800681e:	4610      	mov	r0, r2
 8006820:	f000 f984 	bl	8006b2c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	2201      	movs	r2, #1
 8006828:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	2201      	movs	r2, #1
 8006830:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	2201      	movs	r2, #1
 8006838:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	2201      	movs	r2, #1
 8006840:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	2201      	movs	r2, #1
 8006848:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	2201      	movs	r2, #1
 8006850:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	2201      	movs	r2, #1
 8006858:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	2201      	movs	r2, #1
 8006860:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	2201      	movs	r2, #1
 8006868:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	2201      	movs	r2, #1
 8006870:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006874:	2300      	movs	r3, #0
}
 8006876:	4618      	mov	r0, r3
 8006878:	3708      	adds	r7, #8
 800687a:	46bd      	mov	sp, r7
 800687c:	bd80      	pop	{r7, pc}
	...

08006880 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006880:	b480      	push	{r7}
 8006882:	b085      	sub	sp, #20
 8006884:	af00      	add	r7, sp, #0
 8006886:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800688e:	b2db      	uxtb	r3, r3
 8006890:	2b01      	cmp	r3, #1
 8006892:	d001      	beq.n	8006898 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006894:	2301      	movs	r3, #1
 8006896:	e046      	b.n	8006926 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	2202      	movs	r2, #2
 800689c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	4a23      	ldr	r2, [pc, #140]	@ (8006934 <HAL_TIM_Base_Start+0xb4>)
 80068a6:	4293      	cmp	r3, r2
 80068a8:	d022      	beq.n	80068f0 <HAL_TIM_Base_Start+0x70>
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80068b2:	d01d      	beq.n	80068f0 <HAL_TIM_Base_Start+0x70>
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	4a1f      	ldr	r2, [pc, #124]	@ (8006938 <HAL_TIM_Base_Start+0xb8>)
 80068ba:	4293      	cmp	r3, r2
 80068bc:	d018      	beq.n	80068f0 <HAL_TIM_Base_Start+0x70>
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	4a1e      	ldr	r2, [pc, #120]	@ (800693c <HAL_TIM_Base_Start+0xbc>)
 80068c4:	4293      	cmp	r3, r2
 80068c6:	d013      	beq.n	80068f0 <HAL_TIM_Base_Start+0x70>
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	4a1c      	ldr	r2, [pc, #112]	@ (8006940 <HAL_TIM_Base_Start+0xc0>)
 80068ce:	4293      	cmp	r3, r2
 80068d0:	d00e      	beq.n	80068f0 <HAL_TIM_Base_Start+0x70>
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	4a1b      	ldr	r2, [pc, #108]	@ (8006944 <HAL_TIM_Base_Start+0xc4>)
 80068d8:	4293      	cmp	r3, r2
 80068da:	d009      	beq.n	80068f0 <HAL_TIM_Base_Start+0x70>
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	4a19      	ldr	r2, [pc, #100]	@ (8006948 <HAL_TIM_Base_Start+0xc8>)
 80068e2:	4293      	cmp	r3, r2
 80068e4:	d004      	beq.n	80068f0 <HAL_TIM_Base_Start+0x70>
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	4a18      	ldr	r2, [pc, #96]	@ (800694c <HAL_TIM_Base_Start+0xcc>)
 80068ec:	4293      	cmp	r3, r2
 80068ee:	d111      	bne.n	8006914 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	689b      	ldr	r3, [r3, #8]
 80068f6:	f003 0307 	and.w	r3, r3, #7
 80068fa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	2b06      	cmp	r3, #6
 8006900:	d010      	beq.n	8006924 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	681a      	ldr	r2, [r3, #0]
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	f042 0201 	orr.w	r2, r2, #1
 8006910:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006912:	e007      	b.n	8006924 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	681a      	ldr	r2, [r3, #0]
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	f042 0201 	orr.w	r2, r2, #1
 8006922:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006924:	2300      	movs	r3, #0
}
 8006926:	4618      	mov	r0, r3
 8006928:	3714      	adds	r7, #20
 800692a:	46bd      	mov	sp, r7
 800692c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006930:	4770      	bx	lr
 8006932:	bf00      	nop
 8006934:	40010000 	.word	0x40010000
 8006938:	40000400 	.word	0x40000400
 800693c:	40000800 	.word	0x40000800
 8006940:	40000c00 	.word	0x40000c00
 8006944:	40010400 	.word	0x40010400
 8006948:	40014000 	.word	0x40014000
 800694c:	40001800 	.word	0x40001800

08006950 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8006950:	b480      	push	{r7}
 8006952:	b083      	sub	sp, #12
 8006954:	af00      	add	r7, sp, #0
 8006956:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	6a1a      	ldr	r2, [r3, #32]
 800695e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8006962:	4013      	ands	r3, r2
 8006964:	2b00      	cmp	r3, #0
 8006966:	d10f      	bne.n	8006988 <HAL_TIM_Base_Stop+0x38>
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	6a1a      	ldr	r2, [r3, #32]
 800696e:	f240 4344 	movw	r3, #1092	@ 0x444
 8006972:	4013      	ands	r3, r2
 8006974:	2b00      	cmp	r3, #0
 8006976:	d107      	bne.n	8006988 <HAL_TIM_Base_Stop+0x38>
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	681a      	ldr	r2, [r3, #0]
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	f022 0201 	bic.w	r2, r2, #1
 8006986:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	2201      	movs	r2, #1
 800698c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8006990:	2300      	movs	r3, #0
}
 8006992:	4618      	mov	r0, r3
 8006994:	370c      	adds	r7, #12
 8006996:	46bd      	mov	sp, r7
 8006998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800699c:	4770      	bx	lr

0800699e <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800699e:	b580      	push	{r7, lr}
 80069a0:	b084      	sub	sp, #16
 80069a2:	af00      	add	r7, sp, #0
 80069a4:	6078      	str	r0, [r7, #4]
 80069a6:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80069a8:	2300      	movs	r3, #0
 80069aa:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80069b2:	2b01      	cmp	r3, #1
 80069b4:	d101      	bne.n	80069ba <HAL_TIM_ConfigClockSource+0x1c>
 80069b6:	2302      	movs	r3, #2
 80069b8:	e0b4      	b.n	8006b24 <HAL_TIM_ConfigClockSource+0x186>
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	2201      	movs	r2, #1
 80069be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	2202      	movs	r2, #2
 80069c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	689b      	ldr	r3, [r3, #8]
 80069d0:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80069d2:	68bb      	ldr	r3, [r7, #8]
 80069d4:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80069d8:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80069da:	68bb      	ldr	r3, [r7, #8]
 80069dc:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80069e0:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	68ba      	ldr	r2, [r7, #8]
 80069e8:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80069ea:	683b      	ldr	r3, [r7, #0]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80069f2:	d03e      	beq.n	8006a72 <HAL_TIM_ConfigClockSource+0xd4>
 80069f4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80069f8:	f200 8087 	bhi.w	8006b0a <HAL_TIM_ConfigClockSource+0x16c>
 80069fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006a00:	f000 8086 	beq.w	8006b10 <HAL_TIM_ConfigClockSource+0x172>
 8006a04:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006a08:	d87f      	bhi.n	8006b0a <HAL_TIM_ConfigClockSource+0x16c>
 8006a0a:	2b70      	cmp	r3, #112	@ 0x70
 8006a0c:	d01a      	beq.n	8006a44 <HAL_TIM_ConfigClockSource+0xa6>
 8006a0e:	2b70      	cmp	r3, #112	@ 0x70
 8006a10:	d87b      	bhi.n	8006b0a <HAL_TIM_ConfigClockSource+0x16c>
 8006a12:	2b60      	cmp	r3, #96	@ 0x60
 8006a14:	d050      	beq.n	8006ab8 <HAL_TIM_ConfigClockSource+0x11a>
 8006a16:	2b60      	cmp	r3, #96	@ 0x60
 8006a18:	d877      	bhi.n	8006b0a <HAL_TIM_ConfigClockSource+0x16c>
 8006a1a:	2b50      	cmp	r3, #80	@ 0x50
 8006a1c:	d03c      	beq.n	8006a98 <HAL_TIM_ConfigClockSource+0xfa>
 8006a1e:	2b50      	cmp	r3, #80	@ 0x50
 8006a20:	d873      	bhi.n	8006b0a <HAL_TIM_ConfigClockSource+0x16c>
 8006a22:	2b40      	cmp	r3, #64	@ 0x40
 8006a24:	d058      	beq.n	8006ad8 <HAL_TIM_ConfigClockSource+0x13a>
 8006a26:	2b40      	cmp	r3, #64	@ 0x40
 8006a28:	d86f      	bhi.n	8006b0a <HAL_TIM_ConfigClockSource+0x16c>
 8006a2a:	2b30      	cmp	r3, #48	@ 0x30
 8006a2c:	d064      	beq.n	8006af8 <HAL_TIM_ConfigClockSource+0x15a>
 8006a2e:	2b30      	cmp	r3, #48	@ 0x30
 8006a30:	d86b      	bhi.n	8006b0a <HAL_TIM_ConfigClockSource+0x16c>
 8006a32:	2b20      	cmp	r3, #32
 8006a34:	d060      	beq.n	8006af8 <HAL_TIM_ConfigClockSource+0x15a>
 8006a36:	2b20      	cmp	r3, #32
 8006a38:	d867      	bhi.n	8006b0a <HAL_TIM_ConfigClockSource+0x16c>
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d05c      	beq.n	8006af8 <HAL_TIM_ConfigClockSource+0x15a>
 8006a3e:	2b10      	cmp	r3, #16
 8006a40:	d05a      	beq.n	8006af8 <HAL_TIM_ConfigClockSource+0x15a>
 8006a42:	e062      	b.n	8006b0a <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006a48:	683b      	ldr	r3, [r7, #0]
 8006a4a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006a4c:	683b      	ldr	r3, [r7, #0]
 8006a4e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006a50:	683b      	ldr	r3, [r7, #0]
 8006a52:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006a54:	f000 f98a 	bl	8006d6c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	689b      	ldr	r3, [r3, #8]
 8006a5e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006a60:	68bb      	ldr	r3, [r7, #8]
 8006a62:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006a66:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	68ba      	ldr	r2, [r7, #8]
 8006a6e:	609a      	str	r2, [r3, #8]
      break;
 8006a70:	e04f      	b.n	8006b12 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006a76:	683b      	ldr	r3, [r7, #0]
 8006a78:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006a7a:	683b      	ldr	r3, [r7, #0]
 8006a7c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006a7e:	683b      	ldr	r3, [r7, #0]
 8006a80:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006a82:	f000 f973 	bl	8006d6c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	689a      	ldr	r2, [r3, #8]
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006a94:	609a      	str	r2, [r3, #8]
      break;
 8006a96:	e03c      	b.n	8006b12 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006a9c:	683b      	ldr	r3, [r7, #0]
 8006a9e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006aa0:	683b      	ldr	r3, [r7, #0]
 8006aa2:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006aa4:	461a      	mov	r2, r3
 8006aa6:	f000 f8e7 	bl	8006c78 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	2150      	movs	r1, #80	@ 0x50
 8006ab0:	4618      	mov	r0, r3
 8006ab2:	f000 f940 	bl	8006d36 <TIM_ITRx_SetConfig>
      break;
 8006ab6:	e02c      	b.n	8006b12 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006abc:	683b      	ldr	r3, [r7, #0]
 8006abe:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006ac0:	683b      	ldr	r3, [r7, #0]
 8006ac2:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006ac4:	461a      	mov	r2, r3
 8006ac6:	f000 f906 	bl	8006cd6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	2160      	movs	r1, #96	@ 0x60
 8006ad0:	4618      	mov	r0, r3
 8006ad2:	f000 f930 	bl	8006d36 <TIM_ITRx_SetConfig>
      break;
 8006ad6:	e01c      	b.n	8006b12 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006adc:	683b      	ldr	r3, [r7, #0]
 8006ade:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006ae0:	683b      	ldr	r3, [r7, #0]
 8006ae2:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006ae4:	461a      	mov	r2, r3
 8006ae6:	f000 f8c7 	bl	8006c78 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	2140      	movs	r1, #64	@ 0x40
 8006af0:	4618      	mov	r0, r3
 8006af2:	f000 f920 	bl	8006d36 <TIM_ITRx_SetConfig>
      break;
 8006af6:	e00c      	b.n	8006b12 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681a      	ldr	r2, [r3, #0]
 8006afc:	683b      	ldr	r3, [r7, #0]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	4619      	mov	r1, r3
 8006b02:	4610      	mov	r0, r2
 8006b04:	f000 f917 	bl	8006d36 <TIM_ITRx_SetConfig>
      break;
 8006b08:	e003      	b.n	8006b12 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006b0a:	2301      	movs	r3, #1
 8006b0c:	73fb      	strb	r3, [r7, #15]
      break;
 8006b0e:	e000      	b.n	8006b12 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006b10:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	2201      	movs	r2, #1
 8006b16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	2200      	movs	r2, #0
 8006b1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006b22:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b24:	4618      	mov	r0, r3
 8006b26:	3710      	adds	r7, #16
 8006b28:	46bd      	mov	sp, r7
 8006b2a:	bd80      	pop	{r7, pc}

08006b2c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006b2c:	b480      	push	{r7}
 8006b2e:	b085      	sub	sp, #20
 8006b30:	af00      	add	r7, sp, #0
 8006b32:	6078      	str	r0, [r7, #4]
 8006b34:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	4a43      	ldr	r2, [pc, #268]	@ (8006c4c <TIM_Base_SetConfig+0x120>)
 8006b40:	4293      	cmp	r3, r2
 8006b42:	d013      	beq.n	8006b6c <TIM_Base_SetConfig+0x40>
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b4a:	d00f      	beq.n	8006b6c <TIM_Base_SetConfig+0x40>
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	4a40      	ldr	r2, [pc, #256]	@ (8006c50 <TIM_Base_SetConfig+0x124>)
 8006b50:	4293      	cmp	r3, r2
 8006b52:	d00b      	beq.n	8006b6c <TIM_Base_SetConfig+0x40>
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	4a3f      	ldr	r2, [pc, #252]	@ (8006c54 <TIM_Base_SetConfig+0x128>)
 8006b58:	4293      	cmp	r3, r2
 8006b5a:	d007      	beq.n	8006b6c <TIM_Base_SetConfig+0x40>
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	4a3e      	ldr	r2, [pc, #248]	@ (8006c58 <TIM_Base_SetConfig+0x12c>)
 8006b60:	4293      	cmp	r3, r2
 8006b62:	d003      	beq.n	8006b6c <TIM_Base_SetConfig+0x40>
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	4a3d      	ldr	r2, [pc, #244]	@ (8006c5c <TIM_Base_SetConfig+0x130>)
 8006b68:	4293      	cmp	r3, r2
 8006b6a:	d108      	bne.n	8006b7e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b72:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006b74:	683b      	ldr	r3, [r7, #0]
 8006b76:	685b      	ldr	r3, [r3, #4]
 8006b78:	68fa      	ldr	r2, [r7, #12]
 8006b7a:	4313      	orrs	r3, r2
 8006b7c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	4a32      	ldr	r2, [pc, #200]	@ (8006c4c <TIM_Base_SetConfig+0x120>)
 8006b82:	4293      	cmp	r3, r2
 8006b84:	d02b      	beq.n	8006bde <TIM_Base_SetConfig+0xb2>
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b8c:	d027      	beq.n	8006bde <TIM_Base_SetConfig+0xb2>
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	4a2f      	ldr	r2, [pc, #188]	@ (8006c50 <TIM_Base_SetConfig+0x124>)
 8006b92:	4293      	cmp	r3, r2
 8006b94:	d023      	beq.n	8006bde <TIM_Base_SetConfig+0xb2>
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	4a2e      	ldr	r2, [pc, #184]	@ (8006c54 <TIM_Base_SetConfig+0x128>)
 8006b9a:	4293      	cmp	r3, r2
 8006b9c:	d01f      	beq.n	8006bde <TIM_Base_SetConfig+0xb2>
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	4a2d      	ldr	r2, [pc, #180]	@ (8006c58 <TIM_Base_SetConfig+0x12c>)
 8006ba2:	4293      	cmp	r3, r2
 8006ba4:	d01b      	beq.n	8006bde <TIM_Base_SetConfig+0xb2>
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	4a2c      	ldr	r2, [pc, #176]	@ (8006c5c <TIM_Base_SetConfig+0x130>)
 8006baa:	4293      	cmp	r3, r2
 8006bac:	d017      	beq.n	8006bde <TIM_Base_SetConfig+0xb2>
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	4a2b      	ldr	r2, [pc, #172]	@ (8006c60 <TIM_Base_SetConfig+0x134>)
 8006bb2:	4293      	cmp	r3, r2
 8006bb4:	d013      	beq.n	8006bde <TIM_Base_SetConfig+0xb2>
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	4a2a      	ldr	r2, [pc, #168]	@ (8006c64 <TIM_Base_SetConfig+0x138>)
 8006bba:	4293      	cmp	r3, r2
 8006bbc:	d00f      	beq.n	8006bde <TIM_Base_SetConfig+0xb2>
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	4a29      	ldr	r2, [pc, #164]	@ (8006c68 <TIM_Base_SetConfig+0x13c>)
 8006bc2:	4293      	cmp	r3, r2
 8006bc4:	d00b      	beq.n	8006bde <TIM_Base_SetConfig+0xb2>
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	4a28      	ldr	r2, [pc, #160]	@ (8006c6c <TIM_Base_SetConfig+0x140>)
 8006bca:	4293      	cmp	r3, r2
 8006bcc:	d007      	beq.n	8006bde <TIM_Base_SetConfig+0xb2>
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	4a27      	ldr	r2, [pc, #156]	@ (8006c70 <TIM_Base_SetConfig+0x144>)
 8006bd2:	4293      	cmp	r3, r2
 8006bd4:	d003      	beq.n	8006bde <TIM_Base_SetConfig+0xb2>
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	4a26      	ldr	r2, [pc, #152]	@ (8006c74 <TIM_Base_SetConfig+0x148>)
 8006bda:	4293      	cmp	r3, r2
 8006bdc:	d108      	bne.n	8006bf0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006be4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006be6:	683b      	ldr	r3, [r7, #0]
 8006be8:	68db      	ldr	r3, [r3, #12]
 8006bea:	68fa      	ldr	r2, [r7, #12]
 8006bec:	4313      	orrs	r3, r2
 8006bee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006bf6:	683b      	ldr	r3, [r7, #0]
 8006bf8:	695b      	ldr	r3, [r3, #20]
 8006bfa:	4313      	orrs	r3, r2
 8006bfc:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006bfe:	683b      	ldr	r3, [r7, #0]
 8006c00:	689a      	ldr	r2, [r3, #8]
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006c06:	683b      	ldr	r3, [r7, #0]
 8006c08:	681a      	ldr	r2, [r3, #0]
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	4a0e      	ldr	r2, [pc, #56]	@ (8006c4c <TIM_Base_SetConfig+0x120>)
 8006c12:	4293      	cmp	r3, r2
 8006c14:	d003      	beq.n	8006c1e <TIM_Base_SetConfig+0xf2>
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	4a10      	ldr	r2, [pc, #64]	@ (8006c5c <TIM_Base_SetConfig+0x130>)
 8006c1a:	4293      	cmp	r3, r2
 8006c1c:	d103      	bne.n	8006c26 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006c1e:	683b      	ldr	r3, [r7, #0]
 8006c20:	691a      	ldr	r2, [r3, #16]
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	f043 0204 	orr.w	r2, r3, #4
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	2201      	movs	r2, #1
 8006c36:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	68fa      	ldr	r2, [r7, #12]
 8006c3c:	601a      	str	r2, [r3, #0]
}
 8006c3e:	bf00      	nop
 8006c40:	3714      	adds	r7, #20
 8006c42:	46bd      	mov	sp, r7
 8006c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c48:	4770      	bx	lr
 8006c4a:	bf00      	nop
 8006c4c:	40010000 	.word	0x40010000
 8006c50:	40000400 	.word	0x40000400
 8006c54:	40000800 	.word	0x40000800
 8006c58:	40000c00 	.word	0x40000c00
 8006c5c:	40010400 	.word	0x40010400
 8006c60:	40014000 	.word	0x40014000
 8006c64:	40014400 	.word	0x40014400
 8006c68:	40014800 	.word	0x40014800
 8006c6c:	40001800 	.word	0x40001800
 8006c70:	40001c00 	.word	0x40001c00
 8006c74:	40002000 	.word	0x40002000

08006c78 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006c78:	b480      	push	{r7}
 8006c7a:	b087      	sub	sp, #28
 8006c7c:	af00      	add	r7, sp, #0
 8006c7e:	60f8      	str	r0, [r7, #12]
 8006c80:	60b9      	str	r1, [r7, #8]
 8006c82:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	6a1b      	ldr	r3, [r3, #32]
 8006c88:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	6a1b      	ldr	r3, [r3, #32]
 8006c8e:	f023 0201 	bic.w	r2, r3, #1
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	699b      	ldr	r3, [r3, #24]
 8006c9a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006c9c:	693b      	ldr	r3, [r7, #16]
 8006c9e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006ca2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	011b      	lsls	r3, r3, #4
 8006ca8:	693a      	ldr	r2, [r7, #16]
 8006caa:	4313      	orrs	r3, r2
 8006cac:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006cae:	697b      	ldr	r3, [r7, #20]
 8006cb0:	f023 030a 	bic.w	r3, r3, #10
 8006cb4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006cb6:	697a      	ldr	r2, [r7, #20]
 8006cb8:	68bb      	ldr	r3, [r7, #8]
 8006cba:	4313      	orrs	r3, r2
 8006cbc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	693a      	ldr	r2, [r7, #16]
 8006cc2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	697a      	ldr	r2, [r7, #20]
 8006cc8:	621a      	str	r2, [r3, #32]
}
 8006cca:	bf00      	nop
 8006ccc:	371c      	adds	r7, #28
 8006cce:	46bd      	mov	sp, r7
 8006cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd4:	4770      	bx	lr

08006cd6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006cd6:	b480      	push	{r7}
 8006cd8:	b087      	sub	sp, #28
 8006cda:	af00      	add	r7, sp, #0
 8006cdc:	60f8      	str	r0, [r7, #12]
 8006cde:	60b9      	str	r1, [r7, #8]
 8006ce0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	6a1b      	ldr	r3, [r3, #32]
 8006ce6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	6a1b      	ldr	r3, [r3, #32]
 8006cec:	f023 0210 	bic.w	r2, r3, #16
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	699b      	ldr	r3, [r3, #24]
 8006cf8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006cfa:	693b      	ldr	r3, [r7, #16]
 8006cfc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006d00:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	031b      	lsls	r3, r3, #12
 8006d06:	693a      	ldr	r2, [r7, #16]
 8006d08:	4313      	orrs	r3, r2
 8006d0a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006d0c:	697b      	ldr	r3, [r7, #20]
 8006d0e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006d12:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006d14:	68bb      	ldr	r3, [r7, #8]
 8006d16:	011b      	lsls	r3, r3, #4
 8006d18:	697a      	ldr	r2, [r7, #20]
 8006d1a:	4313      	orrs	r3, r2
 8006d1c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	693a      	ldr	r2, [r7, #16]
 8006d22:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	697a      	ldr	r2, [r7, #20]
 8006d28:	621a      	str	r2, [r3, #32]
}
 8006d2a:	bf00      	nop
 8006d2c:	371c      	adds	r7, #28
 8006d2e:	46bd      	mov	sp, r7
 8006d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d34:	4770      	bx	lr

08006d36 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006d36:	b480      	push	{r7}
 8006d38:	b085      	sub	sp, #20
 8006d3a:	af00      	add	r7, sp, #0
 8006d3c:	6078      	str	r0, [r7, #4]
 8006d3e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	689b      	ldr	r3, [r3, #8]
 8006d44:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d4c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006d4e:	683a      	ldr	r2, [r7, #0]
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	4313      	orrs	r3, r2
 8006d54:	f043 0307 	orr.w	r3, r3, #7
 8006d58:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	68fa      	ldr	r2, [r7, #12]
 8006d5e:	609a      	str	r2, [r3, #8]
}
 8006d60:	bf00      	nop
 8006d62:	3714      	adds	r7, #20
 8006d64:	46bd      	mov	sp, r7
 8006d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d6a:	4770      	bx	lr

08006d6c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006d6c:	b480      	push	{r7}
 8006d6e:	b087      	sub	sp, #28
 8006d70:	af00      	add	r7, sp, #0
 8006d72:	60f8      	str	r0, [r7, #12]
 8006d74:	60b9      	str	r1, [r7, #8]
 8006d76:	607a      	str	r2, [r7, #4]
 8006d78:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	689b      	ldr	r3, [r3, #8]
 8006d7e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006d80:	697b      	ldr	r3, [r7, #20]
 8006d82:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006d86:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006d88:	683b      	ldr	r3, [r7, #0]
 8006d8a:	021a      	lsls	r2, r3, #8
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	431a      	orrs	r2, r3
 8006d90:	68bb      	ldr	r3, [r7, #8]
 8006d92:	4313      	orrs	r3, r2
 8006d94:	697a      	ldr	r2, [r7, #20]
 8006d96:	4313      	orrs	r3, r2
 8006d98:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	697a      	ldr	r2, [r7, #20]
 8006d9e:	609a      	str	r2, [r3, #8]
}
 8006da0:	bf00      	nop
 8006da2:	371c      	adds	r7, #28
 8006da4:	46bd      	mov	sp, r7
 8006da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006daa:	4770      	bx	lr

08006dac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006dac:	b480      	push	{r7}
 8006dae:	b085      	sub	sp, #20
 8006db0:	af00      	add	r7, sp, #0
 8006db2:	6078      	str	r0, [r7, #4]
 8006db4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006dbc:	2b01      	cmp	r3, #1
 8006dbe:	d101      	bne.n	8006dc4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006dc0:	2302      	movs	r3, #2
 8006dc2:	e05a      	b.n	8006e7a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	2201      	movs	r2, #1
 8006dc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	2202      	movs	r2, #2
 8006dd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	685b      	ldr	r3, [r3, #4]
 8006dda:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	689b      	ldr	r3, [r3, #8]
 8006de2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006dea:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006dec:	683b      	ldr	r3, [r7, #0]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	68fa      	ldr	r2, [r7, #12]
 8006df2:	4313      	orrs	r3, r2
 8006df4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	68fa      	ldr	r2, [r7, #12]
 8006dfc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	4a21      	ldr	r2, [pc, #132]	@ (8006e88 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006e04:	4293      	cmp	r3, r2
 8006e06:	d022      	beq.n	8006e4e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006e10:	d01d      	beq.n	8006e4e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	4a1d      	ldr	r2, [pc, #116]	@ (8006e8c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006e18:	4293      	cmp	r3, r2
 8006e1a:	d018      	beq.n	8006e4e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	4a1b      	ldr	r2, [pc, #108]	@ (8006e90 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006e22:	4293      	cmp	r3, r2
 8006e24:	d013      	beq.n	8006e4e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	4a1a      	ldr	r2, [pc, #104]	@ (8006e94 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006e2c:	4293      	cmp	r3, r2
 8006e2e:	d00e      	beq.n	8006e4e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	4a18      	ldr	r2, [pc, #96]	@ (8006e98 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006e36:	4293      	cmp	r3, r2
 8006e38:	d009      	beq.n	8006e4e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	4a17      	ldr	r2, [pc, #92]	@ (8006e9c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006e40:	4293      	cmp	r3, r2
 8006e42:	d004      	beq.n	8006e4e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	4a15      	ldr	r2, [pc, #84]	@ (8006ea0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006e4a:	4293      	cmp	r3, r2
 8006e4c:	d10c      	bne.n	8006e68 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006e4e:	68bb      	ldr	r3, [r7, #8]
 8006e50:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006e54:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006e56:	683b      	ldr	r3, [r7, #0]
 8006e58:	685b      	ldr	r3, [r3, #4]
 8006e5a:	68ba      	ldr	r2, [r7, #8]
 8006e5c:	4313      	orrs	r3, r2
 8006e5e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	68ba      	ldr	r2, [r7, #8]
 8006e66:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	2201      	movs	r2, #1
 8006e6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	2200      	movs	r2, #0
 8006e74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006e78:	2300      	movs	r3, #0
}
 8006e7a:	4618      	mov	r0, r3
 8006e7c:	3714      	adds	r7, #20
 8006e7e:	46bd      	mov	sp, r7
 8006e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e84:	4770      	bx	lr
 8006e86:	bf00      	nop
 8006e88:	40010000 	.word	0x40010000
 8006e8c:	40000400 	.word	0x40000400
 8006e90:	40000800 	.word	0x40000800
 8006e94:	40000c00 	.word	0x40000c00
 8006e98:	40010400 	.word	0x40010400
 8006e9c:	40014000 	.word	0x40014000
 8006ea0:	40001800 	.word	0x40001800

08006ea4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006ea4:	b580      	push	{r7, lr}
 8006ea6:	b082      	sub	sp, #8
 8006ea8:	af00      	add	r7, sp, #0
 8006eaa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d101      	bne.n	8006eb6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006eb2:	2301      	movs	r3, #1
 8006eb4:	e042      	b.n	8006f3c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006ebc:	b2db      	uxtb	r3, r3
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d106      	bne.n	8006ed0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	2200      	movs	r2, #0
 8006ec6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006eca:	6878      	ldr	r0, [r7, #4]
 8006ecc:	f7fc f930 	bl	8003130 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	2224      	movs	r2, #36	@ 0x24
 8006ed4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	68da      	ldr	r2, [r3, #12]
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006ee6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006ee8:	6878      	ldr	r0, [r7, #4]
 8006eea:	f000 f973 	bl	80071d4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	691a      	ldr	r2, [r3, #16]
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006efc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	695a      	ldr	r2, [r3, #20]
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006f0c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	68da      	ldr	r2, [r3, #12]
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006f1c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	2200      	movs	r2, #0
 8006f22:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	2220      	movs	r2, #32
 8006f28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	2220      	movs	r2, #32
 8006f30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	2200      	movs	r2, #0
 8006f38:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006f3a:	2300      	movs	r3, #0
}
 8006f3c:	4618      	mov	r0, r3
 8006f3e:	3708      	adds	r7, #8
 8006f40:	46bd      	mov	sp, r7
 8006f42:	bd80      	pop	{r7, pc}

08006f44 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006f44:	b580      	push	{r7, lr}
 8006f46:	b08a      	sub	sp, #40	@ 0x28
 8006f48:	af02      	add	r7, sp, #8
 8006f4a:	60f8      	str	r0, [r7, #12]
 8006f4c:	60b9      	str	r1, [r7, #8]
 8006f4e:	603b      	str	r3, [r7, #0]
 8006f50:	4613      	mov	r3, r2
 8006f52:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006f54:	2300      	movs	r3, #0
 8006f56:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006f5e:	b2db      	uxtb	r3, r3
 8006f60:	2b20      	cmp	r3, #32
 8006f62:	d175      	bne.n	8007050 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006f64:	68bb      	ldr	r3, [r7, #8]
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d002      	beq.n	8006f70 <HAL_UART_Transmit+0x2c>
 8006f6a:	88fb      	ldrh	r3, [r7, #6]
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d101      	bne.n	8006f74 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006f70:	2301      	movs	r3, #1
 8006f72:	e06e      	b.n	8007052 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	2200      	movs	r2, #0
 8006f78:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	2221      	movs	r2, #33	@ 0x21
 8006f7e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006f82:	f7fc fa89 	bl	8003498 <HAL_GetTick>
 8006f86:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	88fa      	ldrh	r2, [r7, #6]
 8006f8c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	88fa      	ldrh	r2, [r7, #6]
 8006f92:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	689b      	ldr	r3, [r3, #8]
 8006f98:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006f9c:	d108      	bne.n	8006fb0 <HAL_UART_Transmit+0x6c>
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	691b      	ldr	r3, [r3, #16]
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d104      	bne.n	8006fb0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006fa6:	2300      	movs	r3, #0
 8006fa8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006faa:	68bb      	ldr	r3, [r7, #8]
 8006fac:	61bb      	str	r3, [r7, #24]
 8006fae:	e003      	b.n	8006fb8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006fb0:	68bb      	ldr	r3, [r7, #8]
 8006fb2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006fb4:	2300      	movs	r3, #0
 8006fb6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006fb8:	e02e      	b.n	8007018 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006fba:	683b      	ldr	r3, [r7, #0]
 8006fbc:	9300      	str	r3, [sp, #0]
 8006fbe:	697b      	ldr	r3, [r7, #20]
 8006fc0:	2200      	movs	r2, #0
 8006fc2:	2180      	movs	r1, #128	@ 0x80
 8006fc4:	68f8      	ldr	r0, [r7, #12]
 8006fc6:	f000 f848 	bl	800705a <UART_WaitOnFlagUntilTimeout>
 8006fca:	4603      	mov	r3, r0
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d005      	beq.n	8006fdc <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	2220      	movs	r2, #32
 8006fd4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8006fd8:	2303      	movs	r3, #3
 8006fda:	e03a      	b.n	8007052 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8006fdc:	69fb      	ldr	r3, [r7, #28]
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d10b      	bne.n	8006ffa <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006fe2:	69bb      	ldr	r3, [r7, #24]
 8006fe4:	881b      	ldrh	r3, [r3, #0]
 8006fe6:	461a      	mov	r2, r3
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006ff0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006ff2:	69bb      	ldr	r3, [r7, #24]
 8006ff4:	3302      	adds	r3, #2
 8006ff6:	61bb      	str	r3, [r7, #24]
 8006ff8:	e007      	b.n	800700a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006ffa:	69fb      	ldr	r3, [r7, #28]
 8006ffc:	781a      	ldrb	r2, [r3, #0]
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007004:	69fb      	ldr	r3, [r7, #28]
 8007006:	3301      	adds	r3, #1
 8007008:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800700e:	b29b      	uxth	r3, r3
 8007010:	3b01      	subs	r3, #1
 8007012:	b29a      	uxth	r2, r3
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800701c:	b29b      	uxth	r3, r3
 800701e:	2b00      	cmp	r3, #0
 8007020:	d1cb      	bne.n	8006fba <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007022:	683b      	ldr	r3, [r7, #0]
 8007024:	9300      	str	r3, [sp, #0]
 8007026:	697b      	ldr	r3, [r7, #20]
 8007028:	2200      	movs	r2, #0
 800702a:	2140      	movs	r1, #64	@ 0x40
 800702c:	68f8      	ldr	r0, [r7, #12]
 800702e:	f000 f814 	bl	800705a <UART_WaitOnFlagUntilTimeout>
 8007032:	4603      	mov	r3, r0
 8007034:	2b00      	cmp	r3, #0
 8007036:	d005      	beq.n	8007044 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	2220      	movs	r2, #32
 800703c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8007040:	2303      	movs	r3, #3
 8007042:	e006      	b.n	8007052 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	2220      	movs	r2, #32
 8007048:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800704c:	2300      	movs	r3, #0
 800704e:	e000      	b.n	8007052 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8007050:	2302      	movs	r3, #2
  }
}
 8007052:	4618      	mov	r0, r3
 8007054:	3720      	adds	r7, #32
 8007056:	46bd      	mov	sp, r7
 8007058:	bd80      	pop	{r7, pc}

0800705a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800705a:	b580      	push	{r7, lr}
 800705c:	b086      	sub	sp, #24
 800705e:	af00      	add	r7, sp, #0
 8007060:	60f8      	str	r0, [r7, #12]
 8007062:	60b9      	str	r1, [r7, #8]
 8007064:	603b      	str	r3, [r7, #0]
 8007066:	4613      	mov	r3, r2
 8007068:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800706a:	e03b      	b.n	80070e4 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800706c:	6a3b      	ldr	r3, [r7, #32]
 800706e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007072:	d037      	beq.n	80070e4 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007074:	f7fc fa10 	bl	8003498 <HAL_GetTick>
 8007078:	4602      	mov	r2, r0
 800707a:	683b      	ldr	r3, [r7, #0]
 800707c:	1ad3      	subs	r3, r2, r3
 800707e:	6a3a      	ldr	r2, [r7, #32]
 8007080:	429a      	cmp	r2, r3
 8007082:	d302      	bcc.n	800708a <UART_WaitOnFlagUntilTimeout+0x30>
 8007084:	6a3b      	ldr	r3, [r7, #32]
 8007086:	2b00      	cmp	r3, #0
 8007088:	d101      	bne.n	800708e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800708a:	2303      	movs	r3, #3
 800708c:	e03a      	b.n	8007104 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	68db      	ldr	r3, [r3, #12]
 8007094:	f003 0304 	and.w	r3, r3, #4
 8007098:	2b00      	cmp	r3, #0
 800709a:	d023      	beq.n	80070e4 <UART_WaitOnFlagUntilTimeout+0x8a>
 800709c:	68bb      	ldr	r3, [r7, #8]
 800709e:	2b80      	cmp	r3, #128	@ 0x80
 80070a0:	d020      	beq.n	80070e4 <UART_WaitOnFlagUntilTimeout+0x8a>
 80070a2:	68bb      	ldr	r3, [r7, #8]
 80070a4:	2b40      	cmp	r3, #64	@ 0x40
 80070a6:	d01d      	beq.n	80070e4 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	f003 0308 	and.w	r3, r3, #8
 80070b2:	2b08      	cmp	r3, #8
 80070b4:	d116      	bne.n	80070e4 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80070b6:	2300      	movs	r3, #0
 80070b8:	617b      	str	r3, [r7, #20]
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	617b      	str	r3, [r7, #20]
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	685b      	ldr	r3, [r3, #4]
 80070c8:	617b      	str	r3, [r7, #20]
 80070ca:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80070cc:	68f8      	ldr	r0, [r7, #12]
 80070ce:	f000 f81d 	bl	800710c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	2208      	movs	r2, #8
 80070d6:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	2200      	movs	r2, #0
 80070dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80070e0:	2301      	movs	r3, #1
 80070e2:	e00f      	b.n	8007104 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	681a      	ldr	r2, [r3, #0]
 80070ea:	68bb      	ldr	r3, [r7, #8]
 80070ec:	4013      	ands	r3, r2
 80070ee:	68ba      	ldr	r2, [r7, #8]
 80070f0:	429a      	cmp	r2, r3
 80070f2:	bf0c      	ite	eq
 80070f4:	2301      	moveq	r3, #1
 80070f6:	2300      	movne	r3, #0
 80070f8:	b2db      	uxtb	r3, r3
 80070fa:	461a      	mov	r2, r3
 80070fc:	79fb      	ldrb	r3, [r7, #7]
 80070fe:	429a      	cmp	r2, r3
 8007100:	d0b4      	beq.n	800706c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007102:	2300      	movs	r3, #0
}
 8007104:	4618      	mov	r0, r3
 8007106:	3718      	adds	r7, #24
 8007108:	46bd      	mov	sp, r7
 800710a:	bd80      	pop	{r7, pc}

0800710c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800710c:	b480      	push	{r7}
 800710e:	b095      	sub	sp, #84	@ 0x54
 8007110:	af00      	add	r7, sp, #0
 8007112:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	330c      	adds	r3, #12
 800711a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800711c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800711e:	e853 3f00 	ldrex	r3, [r3]
 8007122:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007124:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007126:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800712a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	330c      	adds	r3, #12
 8007132:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007134:	643a      	str	r2, [r7, #64]	@ 0x40
 8007136:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007138:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800713a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800713c:	e841 2300 	strex	r3, r2, [r1]
 8007140:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007142:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007144:	2b00      	cmp	r3, #0
 8007146:	d1e5      	bne.n	8007114 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	3314      	adds	r3, #20
 800714e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007150:	6a3b      	ldr	r3, [r7, #32]
 8007152:	e853 3f00 	ldrex	r3, [r3]
 8007156:	61fb      	str	r3, [r7, #28]
   return(result);
 8007158:	69fb      	ldr	r3, [r7, #28]
 800715a:	f023 0301 	bic.w	r3, r3, #1
 800715e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	3314      	adds	r3, #20
 8007166:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007168:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800716a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800716c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800716e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007170:	e841 2300 	strex	r3, r2, [r1]
 8007174:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007178:	2b00      	cmp	r3, #0
 800717a:	d1e5      	bne.n	8007148 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007180:	2b01      	cmp	r3, #1
 8007182:	d119      	bne.n	80071b8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	330c      	adds	r3, #12
 800718a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	e853 3f00 	ldrex	r3, [r3]
 8007192:	60bb      	str	r3, [r7, #8]
   return(result);
 8007194:	68bb      	ldr	r3, [r7, #8]
 8007196:	f023 0310 	bic.w	r3, r3, #16
 800719a:	647b      	str	r3, [r7, #68]	@ 0x44
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	330c      	adds	r3, #12
 80071a2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80071a4:	61ba      	str	r2, [r7, #24]
 80071a6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071a8:	6979      	ldr	r1, [r7, #20]
 80071aa:	69ba      	ldr	r2, [r7, #24]
 80071ac:	e841 2300 	strex	r3, r2, [r1]
 80071b0:	613b      	str	r3, [r7, #16]
   return(result);
 80071b2:	693b      	ldr	r3, [r7, #16]
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d1e5      	bne.n	8007184 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	2220      	movs	r2, #32
 80071bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	2200      	movs	r2, #0
 80071c4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80071c6:	bf00      	nop
 80071c8:	3754      	adds	r7, #84	@ 0x54
 80071ca:	46bd      	mov	sp, r7
 80071cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d0:	4770      	bx	lr
	...

080071d4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80071d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80071d8:	b0c0      	sub	sp, #256	@ 0x100
 80071da:	af00      	add	r7, sp, #0
 80071dc:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80071e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	691b      	ldr	r3, [r3, #16]
 80071e8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80071ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80071f0:	68d9      	ldr	r1, [r3, #12]
 80071f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80071f6:	681a      	ldr	r2, [r3, #0]
 80071f8:	ea40 0301 	orr.w	r3, r0, r1
 80071fc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80071fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007202:	689a      	ldr	r2, [r3, #8]
 8007204:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007208:	691b      	ldr	r3, [r3, #16]
 800720a:	431a      	orrs	r2, r3
 800720c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007210:	695b      	ldr	r3, [r3, #20]
 8007212:	431a      	orrs	r2, r3
 8007214:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007218:	69db      	ldr	r3, [r3, #28]
 800721a:	4313      	orrs	r3, r2
 800721c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007220:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	68db      	ldr	r3, [r3, #12]
 8007228:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800722c:	f021 010c 	bic.w	r1, r1, #12
 8007230:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007234:	681a      	ldr	r2, [r3, #0]
 8007236:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800723a:	430b      	orrs	r3, r1
 800723c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800723e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	695b      	ldr	r3, [r3, #20]
 8007246:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800724a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800724e:	6999      	ldr	r1, [r3, #24]
 8007250:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007254:	681a      	ldr	r2, [r3, #0]
 8007256:	ea40 0301 	orr.w	r3, r0, r1
 800725a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800725c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007260:	681a      	ldr	r2, [r3, #0]
 8007262:	4b8f      	ldr	r3, [pc, #572]	@ (80074a0 <UART_SetConfig+0x2cc>)
 8007264:	429a      	cmp	r2, r3
 8007266:	d005      	beq.n	8007274 <UART_SetConfig+0xa0>
 8007268:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800726c:	681a      	ldr	r2, [r3, #0]
 800726e:	4b8d      	ldr	r3, [pc, #564]	@ (80074a4 <UART_SetConfig+0x2d0>)
 8007270:	429a      	cmp	r2, r3
 8007272:	d104      	bne.n	800727e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007274:	f7ff f880 	bl	8006378 <HAL_RCC_GetPCLK2Freq>
 8007278:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800727c:	e003      	b.n	8007286 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800727e:	f7ff f867 	bl	8006350 <HAL_RCC_GetPCLK1Freq>
 8007282:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007286:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800728a:	69db      	ldr	r3, [r3, #28]
 800728c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007290:	f040 810c 	bne.w	80074ac <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007294:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007298:	2200      	movs	r2, #0
 800729a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800729e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80072a2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80072a6:	4622      	mov	r2, r4
 80072a8:	462b      	mov	r3, r5
 80072aa:	1891      	adds	r1, r2, r2
 80072ac:	65b9      	str	r1, [r7, #88]	@ 0x58
 80072ae:	415b      	adcs	r3, r3
 80072b0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80072b2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80072b6:	4621      	mov	r1, r4
 80072b8:	eb12 0801 	adds.w	r8, r2, r1
 80072bc:	4629      	mov	r1, r5
 80072be:	eb43 0901 	adc.w	r9, r3, r1
 80072c2:	f04f 0200 	mov.w	r2, #0
 80072c6:	f04f 0300 	mov.w	r3, #0
 80072ca:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80072ce:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80072d2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80072d6:	4690      	mov	r8, r2
 80072d8:	4699      	mov	r9, r3
 80072da:	4623      	mov	r3, r4
 80072dc:	eb18 0303 	adds.w	r3, r8, r3
 80072e0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80072e4:	462b      	mov	r3, r5
 80072e6:	eb49 0303 	adc.w	r3, r9, r3
 80072ea:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80072ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80072f2:	685b      	ldr	r3, [r3, #4]
 80072f4:	2200      	movs	r2, #0
 80072f6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80072fa:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80072fe:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007302:	460b      	mov	r3, r1
 8007304:	18db      	adds	r3, r3, r3
 8007306:	653b      	str	r3, [r7, #80]	@ 0x50
 8007308:	4613      	mov	r3, r2
 800730a:	eb42 0303 	adc.w	r3, r2, r3
 800730e:	657b      	str	r3, [r7, #84]	@ 0x54
 8007310:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007314:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8007318:	f7f9 fd06 	bl	8000d28 <__aeabi_uldivmod>
 800731c:	4602      	mov	r2, r0
 800731e:	460b      	mov	r3, r1
 8007320:	4b61      	ldr	r3, [pc, #388]	@ (80074a8 <UART_SetConfig+0x2d4>)
 8007322:	fba3 2302 	umull	r2, r3, r3, r2
 8007326:	095b      	lsrs	r3, r3, #5
 8007328:	011c      	lsls	r4, r3, #4
 800732a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800732e:	2200      	movs	r2, #0
 8007330:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007334:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8007338:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800733c:	4642      	mov	r2, r8
 800733e:	464b      	mov	r3, r9
 8007340:	1891      	adds	r1, r2, r2
 8007342:	64b9      	str	r1, [r7, #72]	@ 0x48
 8007344:	415b      	adcs	r3, r3
 8007346:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007348:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800734c:	4641      	mov	r1, r8
 800734e:	eb12 0a01 	adds.w	sl, r2, r1
 8007352:	4649      	mov	r1, r9
 8007354:	eb43 0b01 	adc.w	fp, r3, r1
 8007358:	f04f 0200 	mov.w	r2, #0
 800735c:	f04f 0300 	mov.w	r3, #0
 8007360:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007364:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007368:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800736c:	4692      	mov	sl, r2
 800736e:	469b      	mov	fp, r3
 8007370:	4643      	mov	r3, r8
 8007372:	eb1a 0303 	adds.w	r3, sl, r3
 8007376:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800737a:	464b      	mov	r3, r9
 800737c:	eb4b 0303 	adc.w	r3, fp, r3
 8007380:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007384:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007388:	685b      	ldr	r3, [r3, #4]
 800738a:	2200      	movs	r2, #0
 800738c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007390:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007394:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007398:	460b      	mov	r3, r1
 800739a:	18db      	adds	r3, r3, r3
 800739c:	643b      	str	r3, [r7, #64]	@ 0x40
 800739e:	4613      	mov	r3, r2
 80073a0:	eb42 0303 	adc.w	r3, r2, r3
 80073a4:	647b      	str	r3, [r7, #68]	@ 0x44
 80073a6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80073aa:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80073ae:	f7f9 fcbb 	bl	8000d28 <__aeabi_uldivmod>
 80073b2:	4602      	mov	r2, r0
 80073b4:	460b      	mov	r3, r1
 80073b6:	4611      	mov	r1, r2
 80073b8:	4b3b      	ldr	r3, [pc, #236]	@ (80074a8 <UART_SetConfig+0x2d4>)
 80073ba:	fba3 2301 	umull	r2, r3, r3, r1
 80073be:	095b      	lsrs	r3, r3, #5
 80073c0:	2264      	movs	r2, #100	@ 0x64
 80073c2:	fb02 f303 	mul.w	r3, r2, r3
 80073c6:	1acb      	subs	r3, r1, r3
 80073c8:	00db      	lsls	r3, r3, #3
 80073ca:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80073ce:	4b36      	ldr	r3, [pc, #216]	@ (80074a8 <UART_SetConfig+0x2d4>)
 80073d0:	fba3 2302 	umull	r2, r3, r3, r2
 80073d4:	095b      	lsrs	r3, r3, #5
 80073d6:	005b      	lsls	r3, r3, #1
 80073d8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80073dc:	441c      	add	r4, r3
 80073de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80073e2:	2200      	movs	r2, #0
 80073e4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80073e8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80073ec:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80073f0:	4642      	mov	r2, r8
 80073f2:	464b      	mov	r3, r9
 80073f4:	1891      	adds	r1, r2, r2
 80073f6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80073f8:	415b      	adcs	r3, r3
 80073fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80073fc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007400:	4641      	mov	r1, r8
 8007402:	1851      	adds	r1, r2, r1
 8007404:	6339      	str	r1, [r7, #48]	@ 0x30
 8007406:	4649      	mov	r1, r9
 8007408:	414b      	adcs	r3, r1
 800740a:	637b      	str	r3, [r7, #52]	@ 0x34
 800740c:	f04f 0200 	mov.w	r2, #0
 8007410:	f04f 0300 	mov.w	r3, #0
 8007414:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8007418:	4659      	mov	r1, fp
 800741a:	00cb      	lsls	r3, r1, #3
 800741c:	4651      	mov	r1, sl
 800741e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007422:	4651      	mov	r1, sl
 8007424:	00ca      	lsls	r2, r1, #3
 8007426:	4610      	mov	r0, r2
 8007428:	4619      	mov	r1, r3
 800742a:	4603      	mov	r3, r0
 800742c:	4642      	mov	r2, r8
 800742e:	189b      	adds	r3, r3, r2
 8007430:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007434:	464b      	mov	r3, r9
 8007436:	460a      	mov	r2, r1
 8007438:	eb42 0303 	adc.w	r3, r2, r3
 800743c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007440:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007444:	685b      	ldr	r3, [r3, #4]
 8007446:	2200      	movs	r2, #0
 8007448:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800744c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8007450:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007454:	460b      	mov	r3, r1
 8007456:	18db      	adds	r3, r3, r3
 8007458:	62bb      	str	r3, [r7, #40]	@ 0x28
 800745a:	4613      	mov	r3, r2
 800745c:	eb42 0303 	adc.w	r3, r2, r3
 8007460:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007462:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007466:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800746a:	f7f9 fc5d 	bl	8000d28 <__aeabi_uldivmod>
 800746e:	4602      	mov	r2, r0
 8007470:	460b      	mov	r3, r1
 8007472:	4b0d      	ldr	r3, [pc, #52]	@ (80074a8 <UART_SetConfig+0x2d4>)
 8007474:	fba3 1302 	umull	r1, r3, r3, r2
 8007478:	095b      	lsrs	r3, r3, #5
 800747a:	2164      	movs	r1, #100	@ 0x64
 800747c:	fb01 f303 	mul.w	r3, r1, r3
 8007480:	1ad3      	subs	r3, r2, r3
 8007482:	00db      	lsls	r3, r3, #3
 8007484:	3332      	adds	r3, #50	@ 0x32
 8007486:	4a08      	ldr	r2, [pc, #32]	@ (80074a8 <UART_SetConfig+0x2d4>)
 8007488:	fba2 2303 	umull	r2, r3, r2, r3
 800748c:	095b      	lsrs	r3, r3, #5
 800748e:	f003 0207 	and.w	r2, r3, #7
 8007492:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	4422      	add	r2, r4
 800749a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800749c:	e106      	b.n	80076ac <UART_SetConfig+0x4d8>
 800749e:	bf00      	nop
 80074a0:	40011000 	.word	0x40011000
 80074a4:	40011400 	.word	0x40011400
 80074a8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80074ac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80074b0:	2200      	movs	r2, #0
 80074b2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80074b6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80074ba:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80074be:	4642      	mov	r2, r8
 80074c0:	464b      	mov	r3, r9
 80074c2:	1891      	adds	r1, r2, r2
 80074c4:	6239      	str	r1, [r7, #32]
 80074c6:	415b      	adcs	r3, r3
 80074c8:	627b      	str	r3, [r7, #36]	@ 0x24
 80074ca:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80074ce:	4641      	mov	r1, r8
 80074d0:	1854      	adds	r4, r2, r1
 80074d2:	4649      	mov	r1, r9
 80074d4:	eb43 0501 	adc.w	r5, r3, r1
 80074d8:	f04f 0200 	mov.w	r2, #0
 80074dc:	f04f 0300 	mov.w	r3, #0
 80074e0:	00eb      	lsls	r3, r5, #3
 80074e2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80074e6:	00e2      	lsls	r2, r4, #3
 80074e8:	4614      	mov	r4, r2
 80074ea:	461d      	mov	r5, r3
 80074ec:	4643      	mov	r3, r8
 80074ee:	18e3      	adds	r3, r4, r3
 80074f0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80074f4:	464b      	mov	r3, r9
 80074f6:	eb45 0303 	adc.w	r3, r5, r3
 80074fa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80074fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007502:	685b      	ldr	r3, [r3, #4]
 8007504:	2200      	movs	r2, #0
 8007506:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800750a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800750e:	f04f 0200 	mov.w	r2, #0
 8007512:	f04f 0300 	mov.w	r3, #0
 8007516:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800751a:	4629      	mov	r1, r5
 800751c:	008b      	lsls	r3, r1, #2
 800751e:	4621      	mov	r1, r4
 8007520:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007524:	4621      	mov	r1, r4
 8007526:	008a      	lsls	r2, r1, #2
 8007528:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800752c:	f7f9 fbfc 	bl	8000d28 <__aeabi_uldivmod>
 8007530:	4602      	mov	r2, r0
 8007532:	460b      	mov	r3, r1
 8007534:	4b60      	ldr	r3, [pc, #384]	@ (80076b8 <UART_SetConfig+0x4e4>)
 8007536:	fba3 2302 	umull	r2, r3, r3, r2
 800753a:	095b      	lsrs	r3, r3, #5
 800753c:	011c      	lsls	r4, r3, #4
 800753e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007542:	2200      	movs	r2, #0
 8007544:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007548:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800754c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007550:	4642      	mov	r2, r8
 8007552:	464b      	mov	r3, r9
 8007554:	1891      	adds	r1, r2, r2
 8007556:	61b9      	str	r1, [r7, #24]
 8007558:	415b      	adcs	r3, r3
 800755a:	61fb      	str	r3, [r7, #28]
 800755c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007560:	4641      	mov	r1, r8
 8007562:	1851      	adds	r1, r2, r1
 8007564:	6139      	str	r1, [r7, #16]
 8007566:	4649      	mov	r1, r9
 8007568:	414b      	adcs	r3, r1
 800756a:	617b      	str	r3, [r7, #20]
 800756c:	f04f 0200 	mov.w	r2, #0
 8007570:	f04f 0300 	mov.w	r3, #0
 8007574:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007578:	4659      	mov	r1, fp
 800757a:	00cb      	lsls	r3, r1, #3
 800757c:	4651      	mov	r1, sl
 800757e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007582:	4651      	mov	r1, sl
 8007584:	00ca      	lsls	r2, r1, #3
 8007586:	4610      	mov	r0, r2
 8007588:	4619      	mov	r1, r3
 800758a:	4603      	mov	r3, r0
 800758c:	4642      	mov	r2, r8
 800758e:	189b      	adds	r3, r3, r2
 8007590:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007594:	464b      	mov	r3, r9
 8007596:	460a      	mov	r2, r1
 8007598:	eb42 0303 	adc.w	r3, r2, r3
 800759c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80075a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075a4:	685b      	ldr	r3, [r3, #4]
 80075a6:	2200      	movs	r2, #0
 80075a8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80075aa:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80075ac:	f04f 0200 	mov.w	r2, #0
 80075b0:	f04f 0300 	mov.w	r3, #0
 80075b4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80075b8:	4649      	mov	r1, r9
 80075ba:	008b      	lsls	r3, r1, #2
 80075bc:	4641      	mov	r1, r8
 80075be:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80075c2:	4641      	mov	r1, r8
 80075c4:	008a      	lsls	r2, r1, #2
 80075c6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80075ca:	f7f9 fbad 	bl	8000d28 <__aeabi_uldivmod>
 80075ce:	4602      	mov	r2, r0
 80075d0:	460b      	mov	r3, r1
 80075d2:	4611      	mov	r1, r2
 80075d4:	4b38      	ldr	r3, [pc, #224]	@ (80076b8 <UART_SetConfig+0x4e4>)
 80075d6:	fba3 2301 	umull	r2, r3, r3, r1
 80075da:	095b      	lsrs	r3, r3, #5
 80075dc:	2264      	movs	r2, #100	@ 0x64
 80075de:	fb02 f303 	mul.w	r3, r2, r3
 80075e2:	1acb      	subs	r3, r1, r3
 80075e4:	011b      	lsls	r3, r3, #4
 80075e6:	3332      	adds	r3, #50	@ 0x32
 80075e8:	4a33      	ldr	r2, [pc, #204]	@ (80076b8 <UART_SetConfig+0x4e4>)
 80075ea:	fba2 2303 	umull	r2, r3, r2, r3
 80075ee:	095b      	lsrs	r3, r3, #5
 80075f0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80075f4:	441c      	add	r4, r3
 80075f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80075fa:	2200      	movs	r2, #0
 80075fc:	673b      	str	r3, [r7, #112]	@ 0x70
 80075fe:	677a      	str	r2, [r7, #116]	@ 0x74
 8007600:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007604:	4642      	mov	r2, r8
 8007606:	464b      	mov	r3, r9
 8007608:	1891      	adds	r1, r2, r2
 800760a:	60b9      	str	r1, [r7, #8]
 800760c:	415b      	adcs	r3, r3
 800760e:	60fb      	str	r3, [r7, #12]
 8007610:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007614:	4641      	mov	r1, r8
 8007616:	1851      	adds	r1, r2, r1
 8007618:	6039      	str	r1, [r7, #0]
 800761a:	4649      	mov	r1, r9
 800761c:	414b      	adcs	r3, r1
 800761e:	607b      	str	r3, [r7, #4]
 8007620:	f04f 0200 	mov.w	r2, #0
 8007624:	f04f 0300 	mov.w	r3, #0
 8007628:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800762c:	4659      	mov	r1, fp
 800762e:	00cb      	lsls	r3, r1, #3
 8007630:	4651      	mov	r1, sl
 8007632:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007636:	4651      	mov	r1, sl
 8007638:	00ca      	lsls	r2, r1, #3
 800763a:	4610      	mov	r0, r2
 800763c:	4619      	mov	r1, r3
 800763e:	4603      	mov	r3, r0
 8007640:	4642      	mov	r2, r8
 8007642:	189b      	adds	r3, r3, r2
 8007644:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007646:	464b      	mov	r3, r9
 8007648:	460a      	mov	r2, r1
 800764a:	eb42 0303 	adc.w	r3, r2, r3
 800764e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007650:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007654:	685b      	ldr	r3, [r3, #4]
 8007656:	2200      	movs	r2, #0
 8007658:	663b      	str	r3, [r7, #96]	@ 0x60
 800765a:	667a      	str	r2, [r7, #100]	@ 0x64
 800765c:	f04f 0200 	mov.w	r2, #0
 8007660:	f04f 0300 	mov.w	r3, #0
 8007664:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8007668:	4649      	mov	r1, r9
 800766a:	008b      	lsls	r3, r1, #2
 800766c:	4641      	mov	r1, r8
 800766e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007672:	4641      	mov	r1, r8
 8007674:	008a      	lsls	r2, r1, #2
 8007676:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800767a:	f7f9 fb55 	bl	8000d28 <__aeabi_uldivmod>
 800767e:	4602      	mov	r2, r0
 8007680:	460b      	mov	r3, r1
 8007682:	4b0d      	ldr	r3, [pc, #52]	@ (80076b8 <UART_SetConfig+0x4e4>)
 8007684:	fba3 1302 	umull	r1, r3, r3, r2
 8007688:	095b      	lsrs	r3, r3, #5
 800768a:	2164      	movs	r1, #100	@ 0x64
 800768c:	fb01 f303 	mul.w	r3, r1, r3
 8007690:	1ad3      	subs	r3, r2, r3
 8007692:	011b      	lsls	r3, r3, #4
 8007694:	3332      	adds	r3, #50	@ 0x32
 8007696:	4a08      	ldr	r2, [pc, #32]	@ (80076b8 <UART_SetConfig+0x4e4>)
 8007698:	fba2 2303 	umull	r2, r3, r2, r3
 800769c:	095b      	lsrs	r3, r3, #5
 800769e:	f003 020f 	and.w	r2, r3, #15
 80076a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	4422      	add	r2, r4
 80076aa:	609a      	str	r2, [r3, #8]
}
 80076ac:	bf00      	nop
 80076ae:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80076b2:	46bd      	mov	sp, r7
 80076b4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80076b8:	51eb851f 	.word	0x51eb851f

080076bc <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80076bc:	b084      	sub	sp, #16
 80076be:	b580      	push	{r7, lr}
 80076c0:	b084      	sub	sp, #16
 80076c2:	af00      	add	r7, sp, #0
 80076c4:	6078      	str	r0, [r7, #4]
 80076c6:	f107 001c 	add.w	r0, r7, #28
 80076ca:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80076ce:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80076d2:	2b01      	cmp	r3, #1
 80076d4:	d123      	bne.n	800771e <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076da:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	68db      	ldr	r3, [r3, #12]
 80076e6:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 80076ea:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80076ee:	687a      	ldr	r2, [r7, #4]
 80076f0:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	68db      	ldr	r3, [r3, #12]
 80076f6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80076fe:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007702:	2b01      	cmp	r3, #1
 8007704:	d105      	bne.n	8007712 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	68db      	ldr	r3, [r3, #12]
 800770a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007712:	6878      	ldr	r0, [r7, #4]
 8007714:	f000 faa0 	bl	8007c58 <USB_CoreReset>
 8007718:	4603      	mov	r3, r0
 800771a:	73fb      	strb	r3, [r7, #15]
 800771c:	e01b      	b.n	8007756 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	68db      	ldr	r3, [r3, #12]
 8007722:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800772a:	6878      	ldr	r0, [r7, #4]
 800772c:	f000 fa94 	bl	8007c58 <USB_CoreReset>
 8007730:	4603      	mov	r3, r0
 8007732:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8007734:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8007738:	2b00      	cmp	r3, #0
 800773a:	d106      	bne.n	800774a <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007740:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	639a      	str	r2, [r3, #56]	@ 0x38
 8007748:	e005      	b.n	8007756 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800774e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8007756:	7fbb      	ldrb	r3, [r7, #30]
 8007758:	2b01      	cmp	r3, #1
 800775a:	d10b      	bne.n	8007774 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	689b      	ldr	r3, [r3, #8]
 8007760:	f043 0206 	orr.w	r2, r3, #6
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	689b      	ldr	r3, [r3, #8]
 800776c:	f043 0220 	orr.w	r2, r3, #32
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007774:	7bfb      	ldrb	r3, [r7, #15]
}
 8007776:	4618      	mov	r0, r3
 8007778:	3710      	adds	r7, #16
 800777a:	46bd      	mov	sp, r7
 800777c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007780:	b004      	add	sp, #16
 8007782:	4770      	bx	lr

08007784 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007784:	b480      	push	{r7}
 8007786:	b083      	sub	sp, #12
 8007788:	af00      	add	r7, sp, #0
 800778a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	689b      	ldr	r3, [r3, #8]
 8007790:	f023 0201 	bic.w	r2, r3, #1
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007798:	2300      	movs	r3, #0
}
 800779a:	4618      	mov	r0, r3
 800779c:	370c      	adds	r7, #12
 800779e:	46bd      	mov	sp, r7
 80077a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a4:	4770      	bx	lr

080077a6 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80077a6:	b580      	push	{r7, lr}
 80077a8:	b084      	sub	sp, #16
 80077aa:	af00      	add	r7, sp, #0
 80077ac:	6078      	str	r0, [r7, #4]
 80077ae:	460b      	mov	r3, r1
 80077b0:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80077b2:	2300      	movs	r3, #0
 80077b4:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	68db      	ldr	r3, [r3, #12]
 80077ba:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80077c2:	78fb      	ldrb	r3, [r7, #3]
 80077c4:	2b01      	cmp	r3, #1
 80077c6:	d115      	bne.n	80077f4 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	68db      	ldr	r3, [r3, #12]
 80077cc:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80077d4:	200a      	movs	r0, #10
 80077d6:	f7fb fe6b 	bl	80034b0 <HAL_Delay>
      ms += 10U;
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	330a      	adds	r3, #10
 80077de:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80077e0:	6878      	ldr	r0, [r7, #4]
 80077e2:	f000 fa2b 	bl	8007c3c <USB_GetMode>
 80077e6:	4603      	mov	r3, r0
 80077e8:	2b01      	cmp	r3, #1
 80077ea:	d01e      	beq.n	800782a <USB_SetCurrentMode+0x84>
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	2bc7      	cmp	r3, #199	@ 0xc7
 80077f0:	d9f0      	bls.n	80077d4 <USB_SetCurrentMode+0x2e>
 80077f2:	e01a      	b.n	800782a <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80077f4:	78fb      	ldrb	r3, [r7, #3]
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d115      	bne.n	8007826 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	68db      	ldr	r3, [r3, #12]
 80077fe:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007806:	200a      	movs	r0, #10
 8007808:	f7fb fe52 	bl	80034b0 <HAL_Delay>
      ms += 10U;
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	330a      	adds	r3, #10
 8007810:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007812:	6878      	ldr	r0, [r7, #4]
 8007814:	f000 fa12 	bl	8007c3c <USB_GetMode>
 8007818:	4603      	mov	r3, r0
 800781a:	2b00      	cmp	r3, #0
 800781c:	d005      	beq.n	800782a <USB_SetCurrentMode+0x84>
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	2bc7      	cmp	r3, #199	@ 0xc7
 8007822:	d9f0      	bls.n	8007806 <USB_SetCurrentMode+0x60>
 8007824:	e001      	b.n	800782a <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007826:	2301      	movs	r3, #1
 8007828:	e005      	b.n	8007836 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	2bc8      	cmp	r3, #200	@ 0xc8
 800782e:	d101      	bne.n	8007834 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007830:	2301      	movs	r3, #1
 8007832:	e000      	b.n	8007836 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8007834:	2300      	movs	r3, #0
}
 8007836:	4618      	mov	r0, r3
 8007838:	3710      	adds	r7, #16
 800783a:	46bd      	mov	sp, r7
 800783c:	bd80      	pop	{r7, pc}
	...

08007840 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007840:	b084      	sub	sp, #16
 8007842:	b580      	push	{r7, lr}
 8007844:	b086      	sub	sp, #24
 8007846:	af00      	add	r7, sp, #0
 8007848:	6078      	str	r0, [r7, #4]
 800784a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800784e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007852:	2300      	movs	r3, #0
 8007854:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800785a:	2300      	movs	r3, #0
 800785c:	613b      	str	r3, [r7, #16]
 800785e:	e009      	b.n	8007874 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007860:	687a      	ldr	r2, [r7, #4]
 8007862:	693b      	ldr	r3, [r7, #16]
 8007864:	3340      	adds	r3, #64	@ 0x40
 8007866:	009b      	lsls	r3, r3, #2
 8007868:	4413      	add	r3, r2
 800786a:	2200      	movs	r2, #0
 800786c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800786e:	693b      	ldr	r3, [r7, #16]
 8007870:	3301      	adds	r3, #1
 8007872:	613b      	str	r3, [r7, #16]
 8007874:	693b      	ldr	r3, [r7, #16]
 8007876:	2b0e      	cmp	r3, #14
 8007878:	d9f2      	bls.n	8007860 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800787a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800787e:	2b00      	cmp	r3, #0
 8007880:	d11c      	bne.n	80078bc <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007888:	685b      	ldr	r3, [r3, #4]
 800788a:	68fa      	ldr	r2, [r7, #12]
 800788c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007890:	f043 0302 	orr.w	r3, r3, #2
 8007894:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800789a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078a6:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078b2:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	639a      	str	r2, [r3, #56]	@ 0x38
 80078ba:	e00b      	b.n	80078d4 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078c0:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078cc:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80078da:	461a      	mov	r2, r3
 80078dc:	2300      	movs	r3, #0
 80078de:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80078e0:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80078e4:	2b01      	cmp	r3, #1
 80078e6:	d10d      	bne.n	8007904 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80078e8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d104      	bne.n	80078fa <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80078f0:	2100      	movs	r1, #0
 80078f2:	6878      	ldr	r0, [r7, #4]
 80078f4:	f000 f968 	bl	8007bc8 <USB_SetDevSpeed>
 80078f8:	e008      	b.n	800790c <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80078fa:	2101      	movs	r1, #1
 80078fc:	6878      	ldr	r0, [r7, #4]
 80078fe:	f000 f963 	bl	8007bc8 <USB_SetDevSpeed>
 8007902:	e003      	b.n	800790c <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8007904:	2103      	movs	r1, #3
 8007906:	6878      	ldr	r0, [r7, #4]
 8007908:	f000 f95e 	bl	8007bc8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800790c:	2110      	movs	r1, #16
 800790e:	6878      	ldr	r0, [r7, #4]
 8007910:	f000 f8fa 	bl	8007b08 <USB_FlushTxFifo>
 8007914:	4603      	mov	r3, r0
 8007916:	2b00      	cmp	r3, #0
 8007918:	d001      	beq.n	800791e <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 800791a:	2301      	movs	r3, #1
 800791c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800791e:	6878      	ldr	r0, [r7, #4]
 8007920:	f000 f924 	bl	8007b6c <USB_FlushRxFifo>
 8007924:	4603      	mov	r3, r0
 8007926:	2b00      	cmp	r3, #0
 8007928:	d001      	beq.n	800792e <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 800792a:	2301      	movs	r3, #1
 800792c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007934:	461a      	mov	r2, r3
 8007936:	2300      	movs	r3, #0
 8007938:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007940:	461a      	mov	r2, r3
 8007942:	2300      	movs	r3, #0
 8007944:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800794c:	461a      	mov	r2, r3
 800794e:	2300      	movs	r3, #0
 8007950:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007952:	2300      	movs	r3, #0
 8007954:	613b      	str	r3, [r7, #16]
 8007956:	e043      	b.n	80079e0 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007958:	693b      	ldr	r3, [r7, #16]
 800795a:	015a      	lsls	r2, r3, #5
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	4413      	add	r3, r2
 8007960:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800796a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800796e:	d118      	bne.n	80079a2 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8007970:	693b      	ldr	r3, [r7, #16]
 8007972:	2b00      	cmp	r3, #0
 8007974:	d10a      	bne.n	800798c <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007976:	693b      	ldr	r3, [r7, #16]
 8007978:	015a      	lsls	r2, r3, #5
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	4413      	add	r3, r2
 800797e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007982:	461a      	mov	r2, r3
 8007984:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007988:	6013      	str	r3, [r2, #0]
 800798a:	e013      	b.n	80079b4 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800798c:	693b      	ldr	r3, [r7, #16]
 800798e:	015a      	lsls	r2, r3, #5
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	4413      	add	r3, r2
 8007994:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007998:	461a      	mov	r2, r3
 800799a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800799e:	6013      	str	r3, [r2, #0]
 80079a0:	e008      	b.n	80079b4 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80079a2:	693b      	ldr	r3, [r7, #16]
 80079a4:	015a      	lsls	r2, r3, #5
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	4413      	add	r3, r2
 80079aa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80079ae:	461a      	mov	r2, r3
 80079b0:	2300      	movs	r3, #0
 80079b2:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80079b4:	693b      	ldr	r3, [r7, #16]
 80079b6:	015a      	lsls	r2, r3, #5
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	4413      	add	r3, r2
 80079bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80079c0:	461a      	mov	r2, r3
 80079c2:	2300      	movs	r3, #0
 80079c4:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80079c6:	693b      	ldr	r3, [r7, #16]
 80079c8:	015a      	lsls	r2, r3, #5
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	4413      	add	r3, r2
 80079ce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80079d2:	461a      	mov	r2, r3
 80079d4:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80079d8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80079da:	693b      	ldr	r3, [r7, #16]
 80079dc:	3301      	adds	r3, #1
 80079de:	613b      	str	r3, [r7, #16]
 80079e0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80079e4:	461a      	mov	r2, r3
 80079e6:	693b      	ldr	r3, [r7, #16]
 80079e8:	4293      	cmp	r3, r2
 80079ea:	d3b5      	bcc.n	8007958 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80079ec:	2300      	movs	r3, #0
 80079ee:	613b      	str	r3, [r7, #16]
 80079f0:	e043      	b.n	8007a7a <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80079f2:	693b      	ldr	r3, [r7, #16]
 80079f4:	015a      	lsls	r2, r3, #5
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	4413      	add	r3, r2
 80079fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007a04:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007a08:	d118      	bne.n	8007a3c <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8007a0a:	693b      	ldr	r3, [r7, #16]
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d10a      	bne.n	8007a26 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007a10:	693b      	ldr	r3, [r7, #16]
 8007a12:	015a      	lsls	r2, r3, #5
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	4413      	add	r3, r2
 8007a18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a1c:	461a      	mov	r2, r3
 8007a1e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007a22:	6013      	str	r3, [r2, #0]
 8007a24:	e013      	b.n	8007a4e <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007a26:	693b      	ldr	r3, [r7, #16]
 8007a28:	015a      	lsls	r2, r3, #5
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	4413      	add	r3, r2
 8007a2e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a32:	461a      	mov	r2, r3
 8007a34:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007a38:	6013      	str	r3, [r2, #0]
 8007a3a:	e008      	b.n	8007a4e <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007a3c:	693b      	ldr	r3, [r7, #16]
 8007a3e:	015a      	lsls	r2, r3, #5
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	4413      	add	r3, r2
 8007a44:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a48:	461a      	mov	r2, r3
 8007a4a:	2300      	movs	r3, #0
 8007a4c:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007a4e:	693b      	ldr	r3, [r7, #16]
 8007a50:	015a      	lsls	r2, r3, #5
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	4413      	add	r3, r2
 8007a56:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a5a:	461a      	mov	r2, r3
 8007a5c:	2300      	movs	r3, #0
 8007a5e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007a60:	693b      	ldr	r3, [r7, #16]
 8007a62:	015a      	lsls	r2, r3, #5
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	4413      	add	r3, r2
 8007a68:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a6c:	461a      	mov	r2, r3
 8007a6e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007a72:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007a74:	693b      	ldr	r3, [r7, #16]
 8007a76:	3301      	adds	r3, #1
 8007a78:	613b      	str	r3, [r7, #16]
 8007a7a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007a7e:	461a      	mov	r2, r3
 8007a80:	693b      	ldr	r3, [r7, #16]
 8007a82:	4293      	cmp	r3, r2
 8007a84:	d3b5      	bcc.n	80079f2 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007a8c:	691b      	ldr	r3, [r3, #16]
 8007a8e:	68fa      	ldr	r2, [r7, #12]
 8007a90:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007a94:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007a98:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	2200      	movs	r2, #0
 8007a9e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8007aa6:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007aa8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d105      	bne.n	8007abc <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	699b      	ldr	r3, [r3, #24]
 8007ab4:	f043 0210 	orr.w	r2, r3, #16
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	699a      	ldr	r2, [r3, #24]
 8007ac0:	4b10      	ldr	r3, [pc, #64]	@ (8007b04 <USB_DevInit+0x2c4>)
 8007ac2:	4313      	orrs	r3, r2
 8007ac4:	687a      	ldr	r2, [r7, #4]
 8007ac6:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007ac8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d005      	beq.n	8007adc <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	699b      	ldr	r3, [r3, #24]
 8007ad4:	f043 0208 	orr.w	r2, r3, #8
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007adc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007ae0:	2b01      	cmp	r3, #1
 8007ae2:	d107      	bne.n	8007af4 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	699b      	ldr	r3, [r3, #24]
 8007ae8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007aec:	f043 0304 	orr.w	r3, r3, #4
 8007af0:	687a      	ldr	r2, [r7, #4]
 8007af2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007af4:	7dfb      	ldrb	r3, [r7, #23]
}
 8007af6:	4618      	mov	r0, r3
 8007af8:	3718      	adds	r7, #24
 8007afa:	46bd      	mov	sp, r7
 8007afc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007b00:	b004      	add	sp, #16
 8007b02:	4770      	bx	lr
 8007b04:	803c3800 	.word	0x803c3800

08007b08 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007b08:	b480      	push	{r7}
 8007b0a:	b085      	sub	sp, #20
 8007b0c:	af00      	add	r7, sp, #0
 8007b0e:	6078      	str	r0, [r7, #4]
 8007b10:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007b12:	2300      	movs	r3, #0
 8007b14:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	3301      	adds	r3, #1
 8007b1a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007b22:	d901      	bls.n	8007b28 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007b24:	2303      	movs	r3, #3
 8007b26:	e01b      	b.n	8007b60 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	691b      	ldr	r3, [r3, #16]
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	daf2      	bge.n	8007b16 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007b30:	2300      	movs	r3, #0
 8007b32:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007b34:	683b      	ldr	r3, [r7, #0]
 8007b36:	019b      	lsls	r3, r3, #6
 8007b38:	f043 0220 	orr.w	r2, r3, #32
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	3301      	adds	r3, #1
 8007b44:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007b4c:	d901      	bls.n	8007b52 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007b4e:	2303      	movs	r3, #3
 8007b50:	e006      	b.n	8007b60 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	691b      	ldr	r3, [r3, #16]
 8007b56:	f003 0320 	and.w	r3, r3, #32
 8007b5a:	2b20      	cmp	r3, #32
 8007b5c:	d0f0      	beq.n	8007b40 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007b5e:	2300      	movs	r3, #0
}
 8007b60:	4618      	mov	r0, r3
 8007b62:	3714      	adds	r7, #20
 8007b64:	46bd      	mov	sp, r7
 8007b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b6a:	4770      	bx	lr

08007b6c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007b6c:	b480      	push	{r7}
 8007b6e:	b085      	sub	sp, #20
 8007b70:	af00      	add	r7, sp, #0
 8007b72:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007b74:	2300      	movs	r3, #0
 8007b76:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	3301      	adds	r3, #1
 8007b7c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007b84:	d901      	bls.n	8007b8a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007b86:	2303      	movs	r3, #3
 8007b88:	e018      	b.n	8007bbc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	691b      	ldr	r3, [r3, #16]
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	daf2      	bge.n	8007b78 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007b92:	2300      	movs	r3, #0
 8007b94:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	2210      	movs	r2, #16
 8007b9a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	3301      	adds	r3, #1
 8007ba0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007ba8:	d901      	bls.n	8007bae <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007baa:	2303      	movs	r3, #3
 8007bac:	e006      	b.n	8007bbc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	691b      	ldr	r3, [r3, #16]
 8007bb2:	f003 0310 	and.w	r3, r3, #16
 8007bb6:	2b10      	cmp	r3, #16
 8007bb8:	d0f0      	beq.n	8007b9c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007bba:	2300      	movs	r3, #0
}
 8007bbc:	4618      	mov	r0, r3
 8007bbe:	3714      	adds	r7, #20
 8007bc0:	46bd      	mov	sp, r7
 8007bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc6:	4770      	bx	lr

08007bc8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007bc8:	b480      	push	{r7}
 8007bca:	b085      	sub	sp, #20
 8007bcc:	af00      	add	r7, sp, #0
 8007bce:	6078      	str	r0, [r7, #4]
 8007bd0:	460b      	mov	r3, r1
 8007bd2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007bde:	681a      	ldr	r2, [r3, #0]
 8007be0:	78fb      	ldrb	r3, [r7, #3]
 8007be2:	68f9      	ldr	r1, [r7, #12]
 8007be4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007be8:	4313      	orrs	r3, r2
 8007bea:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007bec:	2300      	movs	r3, #0
}
 8007bee:	4618      	mov	r0, r3
 8007bf0:	3714      	adds	r7, #20
 8007bf2:	46bd      	mov	sp, r7
 8007bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bf8:	4770      	bx	lr

08007bfa <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8007bfa:	b480      	push	{r7}
 8007bfc:	b085      	sub	sp, #20
 8007bfe:	af00      	add	r7, sp, #0
 8007c00:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	68fa      	ldr	r2, [r7, #12]
 8007c10:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007c14:	f023 0303 	bic.w	r3, r3, #3
 8007c18:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007c20:	685b      	ldr	r3, [r3, #4]
 8007c22:	68fa      	ldr	r2, [r7, #12]
 8007c24:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007c28:	f043 0302 	orr.w	r3, r3, #2
 8007c2c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007c2e:	2300      	movs	r3, #0
}
 8007c30:	4618      	mov	r0, r3
 8007c32:	3714      	adds	r7, #20
 8007c34:	46bd      	mov	sp, r7
 8007c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c3a:	4770      	bx	lr

08007c3c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8007c3c:	b480      	push	{r7}
 8007c3e:	b083      	sub	sp, #12
 8007c40:	af00      	add	r7, sp, #0
 8007c42:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	695b      	ldr	r3, [r3, #20]
 8007c48:	f003 0301 	and.w	r3, r3, #1
}
 8007c4c:	4618      	mov	r0, r3
 8007c4e:	370c      	adds	r7, #12
 8007c50:	46bd      	mov	sp, r7
 8007c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c56:	4770      	bx	lr

08007c58 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007c58:	b480      	push	{r7}
 8007c5a:	b085      	sub	sp, #20
 8007c5c:	af00      	add	r7, sp, #0
 8007c5e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007c60:	2300      	movs	r3, #0
 8007c62:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	3301      	adds	r3, #1
 8007c68:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007c70:	d901      	bls.n	8007c76 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007c72:	2303      	movs	r3, #3
 8007c74:	e022      	b.n	8007cbc <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	691b      	ldr	r3, [r3, #16]
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	daf2      	bge.n	8007c64 <USB_CoreReset+0xc>

  count = 10U;
 8007c7e:	230a      	movs	r3, #10
 8007c80:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8007c82:	e002      	b.n	8007c8a <USB_CoreReset+0x32>
  {
    count--;
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	3b01      	subs	r3, #1
 8007c88:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d1f9      	bne.n	8007c84 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	691b      	ldr	r3, [r3, #16]
 8007c94:	f043 0201 	orr.w	r2, r3, #1
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	3301      	adds	r3, #1
 8007ca0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007ca8:	d901      	bls.n	8007cae <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8007caa:	2303      	movs	r3, #3
 8007cac:	e006      	b.n	8007cbc <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	691b      	ldr	r3, [r3, #16]
 8007cb2:	f003 0301 	and.w	r3, r3, #1
 8007cb6:	2b01      	cmp	r3, #1
 8007cb8:	d0f0      	beq.n	8007c9c <USB_CoreReset+0x44>

  return HAL_OK;
 8007cba:	2300      	movs	r3, #0
}
 8007cbc:	4618      	mov	r0, r3
 8007cbe:	3714      	adds	r7, #20
 8007cc0:	46bd      	mov	sp, r7
 8007cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc6:	4770      	bx	lr

08007cc8 <network_configure_activations>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool network_configure_activations(
  ai_network* net_ctx, const ai_network_params* params)
{
 8007cc8:	b580      	push	{r7, lr}
 8007cca:	b082      	sub	sp, #8
 8007ccc:	af00      	add	r7, sp, #0
 8007cce:	6078      	str	r0, [r7, #4]
 8007cd0:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_activations_map(g_network_activations_map, 1, params)) {
 8007cd2:	683a      	ldr	r2, [r7, #0]
 8007cd4:	2101      	movs	r1, #1
 8007cd6:	4839      	ldr	r0, [pc, #228]	@ (8007dbc <network_configure_activations+0xf4>)
 8007cd8:	f000 fae2 	bl	80082a0 <ai_platform_get_activations_map>
 8007cdc:	4603      	mov	r3, r0
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d061      	beq.n	8007da6 <network_configure_activations+0xde>
    /* Updating activations (byte) offsets */
    
    serving_default_input_10_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 8007ce2:	4b36      	ldr	r3, [pc, #216]	@ (8007dbc <network_configure_activations+0xf4>)
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	4a36      	ldr	r2, [pc, #216]	@ (8007dc0 <network_configure_activations+0xf8>)
 8007ce8:	6093      	str	r3, [r2, #8]
    serving_default_input_10_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 8007cea:	4b34      	ldr	r3, [pc, #208]	@ (8007dbc <network_configure_activations+0xf4>)
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	4a34      	ldr	r2, [pc, #208]	@ (8007dc0 <network_configure_activations+0xf8>)
 8007cf0:	60d3      	str	r3, [r2, #12]
    conv2d_0_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 1920);
 8007cf2:	4b32      	ldr	r3, [pc, #200]	@ (8007dbc <network_configure_activations+0xf4>)
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	f503 63f0 	add.w	r3, r3, #1920	@ 0x780
 8007cfa:	4a32      	ldr	r2, [pc, #200]	@ (8007dc4 <network_configure_activations+0xfc>)
 8007cfc:	6093      	str	r3, [r2, #8]
    conv2d_0_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 1920);
 8007cfe:	4b2f      	ldr	r3, [pc, #188]	@ (8007dbc <network_configure_activations+0xf4>)
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	f503 63f0 	add.w	r3, r3, #1920	@ 0x780
 8007d06:	4a2f      	ldr	r2, [pc, #188]	@ (8007dc4 <network_configure_activations+0xfc>)
 8007d08:	60d3      	str	r3, [r2, #12]
    conv2d_0_output_array.data = AI_PTR(g_network_activations_map[0] + 2080);
 8007d0a:	4b2c      	ldr	r3, [pc, #176]	@ (8007dbc <network_configure_activations+0xf4>)
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	f503 6302 	add.w	r3, r3, #2080	@ 0x820
 8007d12:	4a2d      	ldr	r2, [pc, #180]	@ (8007dc8 <network_configure_activations+0x100>)
 8007d14:	6093      	str	r3, [r2, #8]
    conv2d_0_output_array.data_start = AI_PTR(g_network_activations_map[0] + 2080);
 8007d16:	4b29      	ldr	r3, [pc, #164]	@ (8007dbc <network_configure_activations+0xf4>)
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	f503 6302 	add.w	r3, r3, #2080	@ 0x820
 8007d1e:	4a2a      	ldr	r2, [pc, #168]	@ (8007dc8 <network_configure_activations+0x100>)
 8007d20:	60d3      	str	r3, [r2, #12]
    nl_0_nl_output_array.data = AI_PTR(g_network_activations_map[0] + 2080);
 8007d22:	4b26      	ldr	r3, [pc, #152]	@ (8007dbc <network_configure_activations+0xf4>)
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	f503 6302 	add.w	r3, r3, #2080	@ 0x820
 8007d2a:	4a28      	ldr	r2, [pc, #160]	@ (8007dcc <network_configure_activations+0x104>)
 8007d2c:	6093      	str	r3, [r2, #8]
    nl_0_nl_output_array.data_start = AI_PTR(g_network_activations_map[0] + 2080);
 8007d2e:	4b23      	ldr	r3, [pc, #140]	@ (8007dbc <network_configure_activations+0xf4>)
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	f503 6302 	add.w	r3, r3, #2080	@ 0x820
 8007d36:	4a25      	ldr	r2, [pc, #148]	@ (8007dcc <network_configure_activations+0x104>)
 8007d38:	60d3      	str	r3, [r2, #12]
    conv2d_1_output_array.data = AI_PTR(g_network_activations_map[0] + 1568);
 8007d3a:	4b20      	ldr	r3, [pc, #128]	@ (8007dbc <network_configure_activations+0xf4>)
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	f503 63c4 	add.w	r3, r3, #1568	@ 0x620
 8007d42:	4a23      	ldr	r2, [pc, #140]	@ (8007dd0 <network_configure_activations+0x108>)
 8007d44:	6093      	str	r3, [r2, #8]
    conv2d_1_output_array.data_start = AI_PTR(g_network_activations_map[0] + 1568);
 8007d46:	4b1d      	ldr	r3, [pc, #116]	@ (8007dbc <network_configure_activations+0xf4>)
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	f503 63c4 	add.w	r3, r3, #1568	@ 0x620
 8007d4e:	4a20      	ldr	r2, [pc, #128]	@ (8007dd0 <network_configure_activations+0x108>)
 8007d50:	60d3      	str	r3, [r2, #12]
    conv2d_2_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 0);
 8007d52:	4b1a      	ldr	r3, [pc, #104]	@ (8007dbc <network_configure_activations+0xf4>)
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	4a1f      	ldr	r2, [pc, #124]	@ (8007dd4 <network_configure_activations+0x10c>)
 8007d58:	6093      	str	r3, [r2, #8]
    conv2d_2_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 8007d5a:	4b18      	ldr	r3, [pc, #96]	@ (8007dbc <network_configure_activations+0xf4>)
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	4a1d      	ldr	r2, [pc, #116]	@ (8007dd4 <network_configure_activations+0x10c>)
 8007d60:	60d3      	str	r3, [r2, #12]
    conv2d_2_scratch1_array.data = AI_PTR(g_network_activations_map[0] + 256);
 8007d62:	4b16      	ldr	r3, [pc, #88]	@ (8007dbc <network_configure_activations+0xf4>)
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8007d6a:	4a1b      	ldr	r2, [pc, #108]	@ (8007dd8 <network_configure_activations+0x110>)
 8007d6c:	6093      	str	r3, [r2, #8]
    conv2d_2_scratch1_array.data_start = AI_PTR(g_network_activations_map[0] + 256);
 8007d6e:	4b13      	ldr	r3, [pc, #76]	@ (8007dbc <network_configure_activations+0xf4>)
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8007d76:	4a18      	ldr	r2, [pc, #96]	@ (8007dd8 <network_configure_activations+0x110>)
 8007d78:	60d3      	str	r3, [r2, #12]
    conv2d_2_output_array.data = AI_PTR(g_network_activations_map[0] + 384);
 8007d7a:	4b10      	ldr	r3, [pc, #64]	@ (8007dbc <network_configure_activations+0xf4>)
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8007d82:	4a16      	ldr	r2, [pc, #88]	@ (8007ddc <network_configure_activations+0x114>)
 8007d84:	6093      	str	r3, [r2, #8]
    conv2d_2_output_array.data_start = AI_PTR(g_network_activations_map[0] + 384);
 8007d86:	4b0d      	ldr	r3, [pc, #52]	@ (8007dbc <network_configure_activations+0xf4>)
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8007d8e:	4a13      	ldr	r2, [pc, #76]	@ (8007ddc <network_configure_activations+0x114>)
 8007d90:	60d3      	str	r3, [r2, #12]
    gemm_5_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 8007d92:	4b0a      	ldr	r3, [pc, #40]	@ (8007dbc <network_configure_activations+0xf4>)
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	4a12      	ldr	r2, [pc, #72]	@ (8007de0 <network_configure_activations+0x118>)
 8007d98:	6093      	str	r3, [r2, #8]
    gemm_5_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 8007d9a:	4b08      	ldr	r3, [pc, #32]	@ (8007dbc <network_configure_activations+0xf4>)
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	4a10      	ldr	r2, [pc, #64]	@ (8007de0 <network_configure_activations+0x118>)
 8007da0:	60d3      	str	r3, [r2, #12]
    return true;
 8007da2:	2301      	movs	r3, #1
 8007da4:	e005      	b.n	8007db2 <network_configure_activations+0xea>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_ACTIVATIONS);
 8007da6:	2213      	movs	r2, #19
 8007da8:	2130      	movs	r1, #48	@ 0x30
 8007daa:	6878      	ldr	r0, [r7, #4]
 8007dac:	f000 fad8 	bl	8008360 <ai_platform_network_set_error>
  return false;
 8007db0:	2300      	movs	r3, #0
}
 8007db2:	4618      	mov	r0, r3
 8007db4:	3708      	adds	r7, #8
 8007db6:	46bd      	mov	sp, r7
 8007db8:	bd80      	pop	{r7, pc}
 8007dba:	bf00      	nop
 8007dbc:	20012008 	.word	0x20012008
 8007dc0:	20000020 	.word	0x20000020
 8007dc4:	20000100 	.word	0x20000100
 8007dc8:	20000030 	.word	0x20000030
 8007dcc:	20000040 	.word	0x20000040
 8007dd0:	20000050 	.word	0x20000050
 8007dd4:	20000110 	.word	0x20000110
 8007dd8:	20000120 	.word	0x20000120
 8007ddc:	20000060 	.word	0x20000060
 8007de0:	20000070 	.word	0x20000070

08007de4 <network_configure_weights>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool network_configure_weights(
  ai_network* net_ctx, const ai_network_params* params)
{
 8007de4:	b580      	push	{r7, lr}
 8007de6:	b082      	sub	sp, #8
 8007de8:	af00      	add	r7, sp, #0
 8007dea:	6078      	str	r0, [r7, #4]
 8007dec:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_weights_map(g_network_weights_map, 1, params)) {
 8007dee:	683a      	ldr	r2, [r7, #0]
 8007df0:	2101      	movs	r1, #1
 8007df2:	4851      	ldr	r0, [pc, #324]	@ (8007f38 <network_configure_weights+0x154>)
 8007df4:	f000 fa02 	bl	80081fc <ai_platform_get_weights_map>
 8007df8:	4603      	mov	r3, r0
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	f000 8092 	beq.w	8007f24 <network_configure_weights+0x140>
    /* Updating weights (byte) offsets */
    
    conv2d_0_weights_array.format |= AI_FMT_FLAG_CONST;
 8007e00:	4b4e      	ldr	r3, [pc, #312]	@ (8007f3c <network_configure_weights+0x158>)
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007e08:	4a4c      	ldr	r2, [pc, #304]	@ (8007f3c <network_configure_weights+0x158>)
 8007e0a:	6013      	str	r3, [r2, #0]
    conv2d_0_weights_array.data = AI_PTR(g_network_weights_map[0] + 0);
 8007e0c:	4b4a      	ldr	r3, [pc, #296]	@ (8007f38 <network_configure_weights+0x154>)
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	4a4a      	ldr	r2, [pc, #296]	@ (8007f3c <network_configure_weights+0x158>)
 8007e12:	6093      	str	r3, [r2, #8]
    conv2d_0_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 0);
 8007e14:	4b48      	ldr	r3, [pc, #288]	@ (8007f38 <network_configure_weights+0x154>)
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	4a48      	ldr	r2, [pc, #288]	@ (8007f3c <network_configure_weights+0x158>)
 8007e1a:	60d3      	str	r3, [r2, #12]
    conv2d_0_bias_array.format |= AI_FMT_FLAG_CONST;
 8007e1c:	4b48      	ldr	r3, [pc, #288]	@ (8007f40 <network_configure_weights+0x15c>)
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007e24:	4a46      	ldr	r2, [pc, #280]	@ (8007f40 <network_configure_weights+0x15c>)
 8007e26:	6013      	str	r3, [r2, #0]
    conv2d_0_bias_array.data = AI_PTR(g_network_weights_map[0] + 10240);
 8007e28:	4b43      	ldr	r3, [pc, #268]	@ (8007f38 <network_configure_weights+0x154>)
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	f503 5320 	add.w	r3, r3, #10240	@ 0x2800
 8007e30:	4a43      	ldr	r2, [pc, #268]	@ (8007f40 <network_configure_weights+0x15c>)
 8007e32:	6093      	str	r3, [r2, #8]
    conv2d_0_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 10240);
 8007e34:	4b40      	ldr	r3, [pc, #256]	@ (8007f38 <network_configure_weights+0x154>)
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	f503 5320 	add.w	r3, r3, #10240	@ 0x2800
 8007e3c:	4a40      	ldr	r2, [pc, #256]	@ (8007f40 <network_configure_weights+0x15c>)
 8007e3e:	60d3      	str	r3, [r2, #12]
    conv2d_1_weights_array.format |= AI_FMT_FLAG_CONST;
 8007e40:	4b40      	ldr	r3, [pc, #256]	@ (8007f44 <network_configure_weights+0x160>)
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007e48:	4a3e      	ldr	r2, [pc, #248]	@ (8007f44 <network_configure_weights+0x160>)
 8007e4a:	6013      	str	r3, [r2, #0]
    conv2d_1_weights_array.data = AI_PTR(g_network_weights_map[0] + 10496);
 8007e4c:	4b3a      	ldr	r3, [pc, #232]	@ (8007f38 <network_configure_weights+0x154>)
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	f503 5324 	add.w	r3, r3, #10496	@ 0x2900
 8007e54:	4a3b      	ldr	r2, [pc, #236]	@ (8007f44 <network_configure_weights+0x160>)
 8007e56:	6093      	str	r3, [r2, #8]
    conv2d_1_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 10496);
 8007e58:	4b37      	ldr	r3, [pc, #220]	@ (8007f38 <network_configure_weights+0x154>)
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	f503 5324 	add.w	r3, r3, #10496	@ 0x2900
 8007e60:	4a38      	ldr	r2, [pc, #224]	@ (8007f44 <network_configure_weights+0x160>)
 8007e62:	60d3      	str	r3, [r2, #12]
    conv2d_1_bias_array.format |= AI_FMT_FLAG_CONST;
 8007e64:	4b38      	ldr	r3, [pc, #224]	@ (8007f48 <network_configure_weights+0x164>)
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007e6c:	4a36      	ldr	r2, [pc, #216]	@ (8007f48 <network_configure_weights+0x164>)
 8007e6e:	6013      	str	r3, [r2, #0]
    conv2d_1_bias_array.data = AI_PTR(g_network_weights_map[0] + 12800);
 8007e70:	4b31      	ldr	r3, [pc, #196]	@ (8007f38 <network_configure_weights+0x154>)
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	f503 5348 	add.w	r3, r3, #12800	@ 0x3200
 8007e78:	4a33      	ldr	r2, [pc, #204]	@ (8007f48 <network_configure_weights+0x164>)
 8007e7a:	6093      	str	r3, [r2, #8]
    conv2d_1_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 12800);
 8007e7c:	4b2e      	ldr	r3, [pc, #184]	@ (8007f38 <network_configure_weights+0x154>)
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	f503 5348 	add.w	r3, r3, #12800	@ 0x3200
 8007e84:	4a30      	ldr	r2, [pc, #192]	@ (8007f48 <network_configure_weights+0x164>)
 8007e86:	60d3      	str	r3, [r2, #12]
    conv2d_2_weights_array.format |= AI_FMT_FLAG_CONST;
 8007e88:	4b30      	ldr	r3, [pc, #192]	@ (8007f4c <network_configure_weights+0x168>)
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007e90:	4a2e      	ldr	r2, [pc, #184]	@ (8007f4c <network_configure_weights+0x168>)
 8007e92:	6013      	str	r3, [r2, #0]
    conv2d_2_weights_array.data = AI_PTR(g_network_weights_map[0] + 13056);
 8007e94:	4b28      	ldr	r3, [pc, #160]	@ (8007f38 <network_configure_weights+0x154>)
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	f503 534c 	add.w	r3, r3, #13056	@ 0x3300
 8007e9c:	4a2b      	ldr	r2, [pc, #172]	@ (8007f4c <network_configure_weights+0x168>)
 8007e9e:	6093      	str	r3, [r2, #8]
    conv2d_2_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 13056);
 8007ea0:	4b25      	ldr	r3, [pc, #148]	@ (8007f38 <network_configure_weights+0x154>)
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	f503 534c 	add.w	r3, r3, #13056	@ 0x3300
 8007ea8:	4a28      	ldr	r2, [pc, #160]	@ (8007f4c <network_configure_weights+0x168>)
 8007eaa:	60d3      	str	r3, [r2, #12]
    conv2d_2_bias_array.format |= AI_FMT_FLAG_CONST;
 8007eac:	4b28      	ldr	r3, [pc, #160]	@ (8007f50 <network_configure_weights+0x16c>)
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007eb4:	4a26      	ldr	r2, [pc, #152]	@ (8007f50 <network_configure_weights+0x16c>)
 8007eb6:	6013      	str	r3, [r2, #0]
    conv2d_2_bias_array.data = AI_PTR(g_network_weights_map[0] + 15104);
 8007eb8:	4b1f      	ldr	r3, [pc, #124]	@ (8007f38 <network_configure_weights+0x154>)
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	f503 536c 	add.w	r3, r3, #15104	@ 0x3b00
 8007ec0:	4a23      	ldr	r2, [pc, #140]	@ (8007f50 <network_configure_weights+0x16c>)
 8007ec2:	6093      	str	r3, [r2, #8]
    conv2d_2_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 15104);
 8007ec4:	4b1c      	ldr	r3, [pc, #112]	@ (8007f38 <network_configure_weights+0x154>)
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	f503 536c 	add.w	r3, r3, #15104	@ 0x3b00
 8007ecc:	4a20      	ldr	r2, [pc, #128]	@ (8007f50 <network_configure_weights+0x16c>)
 8007ece:	60d3      	str	r3, [r2, #12]
    gemm_5_weights_array.format |= AI_FMT_FLAG_CONST;
 8007ed0:	4b20      	ldr	r3, [pc, #128]	@ (8007f54 <network_configure_weights+0x170>)
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007ed8:	4a1e      	ldr	r2, [pc, #120]	@ (8007f54 <network_configure_weights+0x170>)
 8007eda:	6013      	str	r3, [r2, #0]
    gemm_5_weights_array.data = AI_PTR(g_network_weights_map[0] + 15136);
 8007edc:	4b16      	ldr	r3, [pc, #88]	@ (8007f38 <network_configure_weights+0x154>)
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	f503 536c 	add.w	r3, r3, #15104	@ 0x3b00
 8007ee4:	3320      	adds	r3, #32
 8007ee6:	4a1b      	ldr	r2, [pc, #108]	@ (8007f54 <network_configure_weights+0x170>)
 8007ee8:	6093      	str	r3, [r2, #8]
    gemm_5_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 15136);
 8007eea:	4b13      	ldr	r3, [pc, #76]	@ (8007f38 <network_configure_weights+0x154>)
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	f503 536c 	add.w	r3, r3, #15104	@ 0x3b00
 8007ef2:	3320      	adds	r3, #32
 8007ef4:	4a17      	ldr	r2, [pc, #92]	@ (8007f54 <network_configure_weights+0x170>)
 8007ef6:	60d3      	str	r3, [r2, #12]
    gemm_5_bias_array.format |= AI_FMT_FLAG_CONST;
 8007ef8:	4b17      	ldr	r3, [pc, #92]	@ (8007f58 <network_configure_weights+0x174>)
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007f00:	4a15      	ldr	r2, [pc, #84]	@ (8007f58 <network_configure_weights+0x174>)
 8007f02:	6013      	str	r3, [r2, #0]
    gemm_5_bias_array.data = AI_PTR(g_network_weights_map[0] + 23776);
 8007f04:	4b0c      	ldr	r3, [pc, #48]	@ (8007f38 <network_configure_weights+0x154>)
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	f503 43b9 	add.w	r3, r3, #23680	@ 0x5c80
 8007f0c:	3360      	adds	r3, #96	@ 0x60
 8007f0e:	4a12      	ldr	r2, [pc, #72]	@ (8007f58 <network_configure_weights+0x174>)
 8007f10:	6093      	str	r3, [r2, #8]
    gemm_5_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 23776);
 8007f12:	4b09      	ldr	r3, [pc, #36]	@ (8007f38 <network_configure_weights+0x154>)
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	f503 43b9 	add.w	r3, r3, #23680	@ 0x5c80
 8007f1a:	3360      	adds	r3, #96	@ 0x60
 8007f1c:	4a0e      	ldr	r2, [pc, #56]	@ (8007f58 <network_configure_weights+0x174>)
 8007f1e:	60d3      	str	r3, [r2, #12]
    return true;
 8007f20:	2301      	movs	r3, #1
 8007f22:	e005      	b.n	8007f30 <network_configure_weights+0x14c>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_WEIGHTS);
 8007f24:	2212      	movs	r2, #18
 8007f26:	2130      	movs	r1, #48	@ 0x30
 8007f28:	6878      	ldr	r0, [r7, #4]
 8007f2a:	f000 fa19 	bl	8008360 <ai_platform_network_set_error>
  return false;
 8007f2e:	2300      	movs	r3, #0
}
 8007f30:	4618      	mov	r0, r3
 8007f32:	3708      	adds	r7, #8
 8007f34:	46bd      	mov	sp, r7
 8007f36:	bd80      	pop	{r7, pc}
 8007f38:	2001200c 	.word	0x2001200c
 8007f3c:	20000080 	.word	0x20000080
 8007f40:	20000090 	.word	0x20000090
 8007f44:	200000a0 	.word	0x200000a0
 8007f48:	200000b0 	.word	0x200000b0
 8007f4c:	200000c0 	.word	0x200000c0
 8007f50:	200000d0 	.word	0x200000d0
 8007f54:	200000e0 	.word	0x200000e0
 8007f58:	200000f0 	.word	0x200000f0

08007f5c <ai_network_get_error>:
}


AI_API_ENTRY
ai_error ai_network_get_error(ai_handle network)
{
 8007f5c:	b580      	push	{r7, lr}
 8007f5e:	b082      	sub	sp, #8
 8007f60:	af00      	add	r7, sp, #0
 8007f62:	6078      	str	r0, [r7, #4]
  return ai_platform_network_get_error(network);
 8007f64:	6878      	ldr	r0, [r7, #4]
 8007f66:	f000 f9ef 	bl	8008348 <ai_platform_network_get_error>
 8007f6a:	4603      	mov	r3, r0
}
 8007f6c:	4618      	mov	r0, r3
 8007f6e:	3708      	adds	r7, #8
 8007f70:	46bd      	mov	sp, r7
 8007f72:	bd80      	pop	{r7, pc}

08007f74 <ai_network_create>:


AI_API_ENTRY
ai_error ai_network_create(
  ai_handle* network, const ai_buffer* network_config)
{
 8007f74:	b580      	push	{r7, lr}
 8007f76:	b084      	sub	sp, #16
 8007f78:	af02      	add	r7, sp, #8
 8007f7a:	6078      	str	r0, [r7, #4]
 8007f7c:	6039      	str	r1, [r7, #0]
  return ai_platform_network_create(
 8007f7e:	2300      	movs	r3, #0
 8007f80:	9301      	str	r3, [sp, #4]
 8007f82:	2305      	movs	r3, #5
 8007f84:	9300      	str	r3, [sp, #0]
 8007f86:	2301      	movs	r3, #1
 8007f88:	4a04      	ldr	r2, [pc, #16]	@ (8007f9c <ai_network_create+0x28>)
 8007f8a:	6839      	ldr	r1, [r7, #0]
 8007f8c:	6878      	ldr	r0, [r7, #4]
 8007f8e:	f000 fad5 	bl	800853c <ai_platform_network_create>
 8007f92:	4603      	mov	r3, r0
    network, network_config, 
    AI_CONTEXT_OBJ(&AI_NET_OBJ_INSTANCE),
    AI_TOOLS_API_VERSION_MAJOR, AI_TOOLS_API_VERSION_MINOR, AI_TOOLS_API_VERSION_MICRO);
}
 8007f94:	4618      	mov	r0, r3
 8007f96:	3708      	adds	r7, #8
 8007f98:	46bd      	mov	sp, r7
 8007f9a:	bd80      	pop	{r7, pc}
 8007f9c:	20000870 	.word	0x20000870

08007fa0 <ai_network_inputs_get>:
}


AI_API_ENTRY
ai_buffer* ai_network_inputs_get(ai_handle network, ai_u16 *n_buffer)
{
 8007fa0:	b580      	push	{r7, lr}
 8007fa2:	b082      	sub	sp, #8
 8007fa4:	af00      	add	r7, sp, #0
 8007fa6:	6078      	str	r0, [r7, #4]
 8007fa8:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	d104      	bne.n	8007fba <ai_network_inputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 8007fb0:	4b06      	ldr	r3, [pc, #24]	@ (8007fcc <ai_network_inputs_get+0x2c>)
 8007fb2:	607b      	str	r3, [r7, #4]
    AI_NETWORK_OBJ(network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	4a06      	ldr	r2, [pc, #24]	@ (8007fd0 <ai_network_inputs_get+0x30>)
 8007fb8:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_inputs_get(network, n_buffer);
 8007fba:	6839      	ldr	r1, [r7, #0]
 8007fbc:	6878      	ldr	r0, [r7, #4]
 8007fbe:	f000 f9d5 	bl	800836c <ai_platform_inputs_get>
 8007fc2:	4603      	mov	r3, r0
}
 8007fc4:	4618      	mov	r0, r3
 8007fc6:	3708      	adds	r7, #8
 8007fc8:	46bd      	mov	sp, r7
 8007fca:	bd80      	pop	{r7, pc}
 8007fcc:	20000870 	.word	0x20000870
 8007fd0:	a1c00100 	.word	0xa1c00100

08007fd4 <ai_network_outputs_get>:


AI_API_ENTRY
ai_buffer* ai_network_outputs_get(ai_handle network, ai_u16 *n_buffer)
{
 8007fd4:	b580      	push	{r7, lr}
 8007fd6:	b082      	sub	sp, #8
 8007fd8:	af00      	add	r7, sp, #0
 8007fda:	6078      	str	r0, [r7, #4]
 8007fdc:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d104      	bne.n	8007fee <ai_network_outputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 8007fe4:	4b06      	ldr	r3, [pc, #24]	@ (8008000 <ai_network_outputs_get+0x2c>)
 8007fe6:	607b      	str	r3, [r7, #4]
    AI_NETWORK_OBJ(network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	4a06      	ldr	r2, [pc, #24]	@ (8008004 <ai_network_outputs_get+0x30>)
 8007fec:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_outputs_get(network, n_buffer);
 8007fee:	6839      	ldr	r1, [r7, #0]
 8007ff0:	6878      	ldr	r0, [r7, #4]
 8007ff2:	f000 fa31 	bl	8008458 <ai_platform_outputs_get>
 8007ff6:	4603      	mov	r3, r0
}
 8007ff8:	4618      	mov	r0, r3
 8007ffa:	3708      	adds	r7, #8
 8007ffc:	46bd      	mov	sp, r7
 8007ffe:	bd80      	pop	{r7, pc}
 8008000:	20000870 	.word	0x20000870
 8008004:	a1c00100 	.word	0xa1c00100

08008008 <ai_network_init>:


AI_API_ENTRY
ai_bool ai_network_init(
  ai_handle network, const ai_network_params* params)
{
 8008008:	b580      	push	{r7, lr}
 800800a:	b084      	sub	sp, #16
 800800c:	af00      	add	r7, sp, #0
 800800e:	6078      	str	r0, [r7, #4]
 8008010:	6039      	str	r1, [r7, #0]
  ai_network* net_ctx = AI_NETWORK_OBJ(ai_platform_network_init(network, params));
 8008012:	6839      	ldr	r1, [r7, #0]
 8008014:	6878      	ldr	r0, [r7, #4]
 8008016:	f000 fad3 	bl	80085c0 <ai_platform_network_init>
 800801a:	60f8      	str	r0, [r7, #12]
  ai_bool ok = true;
 800801c:	2301      	movs	r3, #1
 800801e:	72fb      	strb	r3, [r7, #11]

  if (!net_ctx) return false;
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	2b00      	cmp	r3, #0
 8008024:	d101      	bne.n	800802a <ai_network_init+0x22>
 8008026:	2300      	movs	r3, #0
 8008028:	e026      	b.n	8008078 <ai_network_init+0x70>
  ok &= network_configure_weights(net_ctx, params);
 800802a:	6839      	ldr	r1, [r7, #0]
 800802c:	68f8      	ldr	r0, [r7, #12]
 800802e:	f7ff fed9 	bl	8007de4 <network_configure_weights>
 8008032:	4603      	mov	r3, r0
 8008034:	461a      	mov	r2, r3
 8008036:	7afb      	ldrb	r3, [r7, #11]
 8008038:	4013      	ands	r3, r2
 800803a:	2b00      	cmp	r3, #0
 800803c:	bf14      	ite	ne
 800803e:	2301      	movne	r3, #1
 8008040:	2300      	moveq	r3, #0
 8008042:	72fb      	strb	r3, [r7, #11]
  ok &= network_configure_activations(net_ctx, params);
 8008044:	6839      	ldr	r1, [r7, #0]
 8008046:	68f8      	ldr	r0, [r7, #12]
 8008048:	f7ff fe3e 	bl	8007cc8 <network_configure_activations>
 800804c:	4603      	mov	r3, r0
 800804e:	461a      	mov	r2, r3
 8008050:	7afb      	ldrb	r3, [r7, #11]
 8008052:	4013      	ands	r3, r2
 8008054:	2b00      	cmp	r3, #0
 8008056:	bf14      	ite	ne
 8008058:	2301      	movne	r3, #1
 800805a:	2300      	moveq	r3, #0
 800805c:	72fb      	strb	r3, [r7, #11]

  ok &= ai_platform_network_post_init(network);
 800805e:	6878      	ldr	r0, [r7, #4]
 8008060:	f000 fb46 	bl	80086f0 <ai_platform_network_post_init>
 8008064:	4603      	mov	r3, r0
 8008066:	461a      	mov	r2, r3
 8008068:	7afb      	ldrb	r3, [r7, #11]
 800806a:	4013      	ands	r3, r2
 800806c:	2b00      	cmp	r3, #0
 800806e:	bf14      	ite	ne
 8008070:	2301      	movne	r3, #1
 8008072:	2300      	moveq	r3, #0
 8008074:	72fb      	strb	r3, [r7, #11]

  return ok;
 8008076:	7afb      	ldrb	r3, [r7, #11]
}
 8008078:	4618      	mov	r0, r3
 800807a:	3710      	adds	r7, #16
 800807c:	46bd      	mov	sp, r7
 800807e:	bd80      	pop	{r7, pc}

08008080 <ai_network_run>:


AI_API_ENTRY
ai_i32 ai_network_run(
  ai_handle network, const ai_buffer* input, ai_buffer* output)
{
 8008080:	b580      	push	{r7, lr}
 8008082:	b084      	sub	sp, #16
 8008084:	af00      	add	r7, sp, #0
 8008086:	60f8      	str	r0, [r7, #12]
 8008088:	60b9      	str	r1, [r7, #8]
 800808a:	607a      	str	r2, [r7, #4]
  return ai_platform_network_process(network, input, output);
 800808c:	687a      	ldr	r2, [r7, #4]
 800808e:	68b9      	ldr	r1, [r7, #8]
 8008090:	68f8      	ldr	r0, [r7, #12]
 8008092:	f000 fb5b 	bl	800874c <ai_platform_network_process>
 8008096:	4603      	mov	r3, r0
}
 8008098:	4618      	mov	r0, r3
 800809a:	3710      	adds	r7, #16
 800809c:	46bd      	mov	sp, r7
 800809e:	bd80      	pop	{r7, pc}

080080a0 <ai_network_data_activations_buffer_get>:
 * @return an ai_buffer initialized struct
 */
AI_DEPRECATED
AI_API_ENTRY
ai_buffer ai_network_data_activations_buffer_get(const ai_handle ptr)
{
 80080a0:	b4b0      	push	{r4, r5, r7}
 80080a2:	b08f      	sub	sp, #60	@ 0x3c
 80080a4:	af00      	add	r7, sp, #0
 80080a6:	6078      	str	r0, [r7, #4]
 80080a8:	6039      	str	r1, [r7, #0]
  ai_buffer buf = AI_BUFFER_INIT(
 80080aa:	4b15      	ldr	r3, [pc, #84]	@ (8008100 <ai_network_data_activations_buffer_get+0x60>)
 80080ac:	61fb      	str	r3, [r7, #28]
 80080ae:	683b      	ldr	r3, [r7, #0]
 80080b0:	623b      	str	r3, [r7, #32]
 80080b2:	2300      	movs	r3, #0
 80080b4:	627b      	str	r3, [r7, #36]	@ 0x24
 80080b6:	2300      	movs	r3, #0
 80080b8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80080ba:	f645 0320 	movw	r3, #22560	@ 0x5820
 80080be:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80080c0:	2301      	movs	r3, #1
 80080c2:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 80080c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080c8:	2204      	movs	r2, #4
 80080ca:	f362 231f 	bfi	r3, r2, #8, #24
 80080ce:	633b      	str	r3, [r7, #48]	@ 0x30
 80080d0:	4b0c      	ldr	r3, [pc, #48]	@ (8008104 <ai_network_data_activations_buffer_get+0x64>)
 80080d2:	f107 040c 	add.w	r4, r7, #12
 80080d6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80080d8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80080dc:	f107 030c 	add.w	r3, r7, #12
 80080e0:	637b      	str	r3, [r7, #52]	@ 0x34
    AI_FLAG_NONE, AI_BUFFER_FORMAT_U8,
    AI_BUFFER_SHAPE_INIT(AI_SHAPE_BCWH, 4, 1, AI_NETWORK_DATA_ACTIVATIONS_SIZE, 1, AI_NETWORK_DATA_ACTIVATIONS_COUNT),
    AI_NETWORK_DATA_ACTIVATIONS_SIZE,
    NULL, ptr);
  return buf;
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	461d      	mov	r5, r3
 80080e6:	f107 041c 	add.w	r4, r7, #28
 80080ea:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80080ec:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80080ee:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80080f2:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 80080f6:	6878      	ldr	r0, [r7, #4]
 80080f8:	373c      	adds	r7, #60	@ 0x3c
 80080fa:	46bd      	mov	sp, r7
 80080fc:	bcb0      	pop	{r4, r5, r7}
 80080fe:	4770      	bx	lr
 8008100:	00040440 	.word	0x00040440
 8008104:	080106d4 	.word	0x080106d4

08008108 <ai_network_data_weights_buffer_get>:
 * @return an ai_buffer initialized struct
 */
AI_DEPRECATED
AI_API_ENTRY
ai_buffer ai_network_data_weights_buffer_get(const ai_handle ptr)
{
 8008108:	b4b0      	push	{r4, r5, r7}
 800810a:	b08f      	sub	sp, #60	@ 0x3c
 800810c:	af00      	add	r7, sp, #0
 800810e:	6078      	str	r0, [r7, #4]
 8008110:	6039      	str	r1, [r7, #0]
  ai_buffer buf = AI_BUFFER_INIT(
 8008112:	4b15      	ldr	r3, [pc, #84]	@ (8008168 <ai_network_data_weights_buffer_get+0x60>)
 8008114:	61fb      	str	r3, [r7, #28]
 8008116:	683b      	ldr	r3, [r7, #0]
 8008118:	623b      	str	r3, [r7, #32]
 800811a:	2300      	movs	r3, #0
 800811c:	627b      	str	r3, [r7, #36]	@ 0x24
 800811e:	2300      	movs	r3, #0
 8008120:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008122:	f645 5358 	movw	r3, #23896	@ 0x5d58
 8008126:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008128:	2301      	movs	r3, #1
 800812a:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 800812e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008130:	2204      	movs	r2, #4
 8008132:	f362 231f 	bfi	r3, r2, #8, #24
 8008136:	633b      	str	r3, [r7, #48]	@ 0x30
 8008138:	4b0c      	ldr	r3, [pc, #48]	@ (800816c <ai_network_data_weights_buffer_get+0x64>)
 800813a:	f107 040c 	add.w	r4, r7, #12
 800813e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008140:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8008144:	f107 030c 	add.w	r3, r7, #12
 8008148:	637b      	str	r3, [r7, #52]	@ 0x34
    AI_FLAG_NONE, AI_BUFFER_FORMAT_U8|AI_BUFFER_FMT_FLAG_CONST,
    AI_BUFFER_SHAPE_INIT(AI_SHAPE_BCWH, 4, 1, AI_NETWORK_DATA_WEIGHTS_SIZE, 1, AI_NETWORK_DATA_WEIGHTS_COUNT),
    AI_NETWORK_DATA_WEIGHTS_SIZE,
    NULL, ptr);
  return buf;
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	461d      	mov	r5, r3
 800814e:	f107 041c 	add.w	r4, r7, #28
 8008152:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008154:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008156:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800815a:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 800815e:	6878      	ldr	r0, [r7, #4]
 8008160:	373c      	adds	r7, #60	@ 0x3c
 8008162:	46bd      	mov	sp, r7
 8008164:	bcb0      	pop	{r4, r5, r7}
 8008166:	4770      	bx	lr
 8008168:	40040440 	.word	0x40040440
 800816c:	080106e4 	.word	0x080106e4

08008170 <ai_network_data_weights_get>:
 * @return a ai_handle pointer to the weights array
 */
AI_DEPRECATED
AI_API_ENTRY
ai_handle ai_network_data_weights_get(void)
{
 8008170:	b480      	push	{r7}
 8008172:	af00      	add	r7, sp, #0
  return AI_HANDLE_PTR(g_network_weights_table);
 8008174:	4b02      	ldr	r3, [pc, #8]	@ (8008180 <ai_network_data_weights_get+0x10>)

}
 8008176:	4618      	mov	r0, r3
 8008178:	46bd      	mov	sp, r7
 800817a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800817e:	4770      	bx	lr
 8008180:	20000914 	.word	0x20000914

08008184 <ai_buffer_get_size>:
 8008184:	b360      	cbz	r0, 80081e0 <ai_buffer_get_size+0x5c>
 8008186:	b430      	push	{r4, r5}
 8008188:	6803      	ldr	r3, [r0, #0]
 800818a:	4d16      	ldr	r5, [pc, #88]	@ (80081e4 <ai_buffer_get_size+0x60>)
 800818c:	6984      	ldr	r4, [r0, #24]
 800818e:	f023 437e 	bic.w	r3, r3, #4261412864	@ 0xfe000000
 8008192:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8008196:	42ab      	cmp	r3, r5
 8008198:	6862      	ldr	r2, [r4, #4]
 800819a:	d01b      	beq.n	80081d4 <ai_buffer_get_size+0x50>
 800819c:	7d03      	ldrb	r3, [r0, #20]
 800819e:	6941      	ldr	r1, [r0, #20]
 80081a0:	f1a3 0301 	sub.w	r3, r3, #1
 80081a4:	fab3 f383 	clz	r3, r3
 80081a8:	095b      	lsrs	r3, r3, #5
 80081aa:	ebb3 2f11 	cmp.w	r3, r1, lsr #8
 80081ae:	f3c1 2017 	ubfx	r0, r1, #8, #24
 80081b2:	da0b      	bge.n	80081cc <ai_buffer_get_size+0x48>
 80081b4:	2b01      	cmp	r3, #1
 80081b6:	d102      	bne.n	80081be <ai_buffer_get_size+0x3a>
 80081b8:	2802      	cmp	r0, #2
 80081ba:	d007      	beq.n	80081cc <ai_buffer_get_size+0x48>
 80081bc:	2302      	movs	r3, #2
 80081be:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 80081c2:	3301      	adds	r3, #1
 80081c4:	4298      	cmp	r0, r3
 80081c6:	fb01 f202 	mul.w	r2, r1, r2
 80081ca:	d1f3      	bne.n	80081b4 <ai_buffer_get_size+0x30>
 80081cc:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
 80081d0:	bc30      	pop	{r4, r5}
 80081d2:	4770      	bx	lr
 80081d4:	2900      	cmp	r1, #0
 80081d6:	d0e1      	beq.n	800819c <ai_buffer_get_size+0x18>
 80081d8:	321f      	adds	r2, #31
 80081da:	f022 021f 	bic.w	r2, r2, #31
 80081de:	e7dd      	b.n	800819c <ai_buffer_get_size+0x18>
 80081e0:	4770      	bx	lr
 80081e2:	bf00      	nop
 80081e4:	000400c0 	.word	0x000400c0

080081e8 <ai_buffer_array_sane>:
 80081e8:	b138      	cbz	r0, 80081fa <ai_buffer_array_sane+0x12>
 80081ea:	6843      	ldr	r3, [r0, #4]
 80081ec:	b123      	cbz	r3, 80081f8 <ai_buffer_array_sane+0x10>
 80081ee:	8840      	ldrh	r0, [r0, #2]
 80081f0:	3800      	subs	r0, #0
 80081f2:	bf18      	it	ne
 80081f4:	2001      	movne	r0, #1
 80081f6:	4770      	bx	lr
 80081f8:	4618      	mov	r0, r3
 80081fa:	4770      	bx	lr

080081fc <ai_platform_get_weights_map>:
 80081fc:	b1f2      	cbz	r2, 800823c <ai_platform_get_weights_map+0x40>
 80081fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008200:	4605      	mov	r5, r0
 8008202:	b1c8      	cbz	r0, 8008238 <ai_platform_get_weights_map+0x3c>
 8008204:	460c      	mov	r4, r1
 8008206:	b1b9      	cbz	r1, 8008238 <ai_platform_get_weights_map+0x3c>
 8008208:	4b24      	ldr	r3, [pc, #144]	@ (800829c <ai_platform_get_weights_map+0xa0>)
 800820a:	6811      	ldr	r1, [r2, #0]
 800820c:	4299      	cmp	r1, r3
 800820e:	4616      	mov	r6, r2
 8008210:	d00b      	beq.n	800822a <ai_platform_get_weights_map+0x2e>
 8008212:	6856      	ldr	r6, [r2, #4]
 8008214:	b186      	cbz	r6, 8008238 <ai_platform_get_weights_map+0x3c>
 8008216:	6837      	ldr	r7, [r6, #0]
 8008218:	429f      	cmp	r7, r3
 800821a:	d011      	beq.n	8008240 <ai_platform_get_weights_map+0x44>
 800821c:	6006      	str	r6, [r0, #0]
 800821e:	f1a4 0001 	sub.w	r0, r4, #1
 8008222:	fab0 f080 	clz	r0, r0
 8008226:	0940      	lsrs	r0, r0, #5
 8008228:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800822a:	1d10      	adds	r0, r2, #4
 800822c:	f7ff ffdc 	bl	80081e8 <ai_buffer_array_sane>
 8008230:	b110      	cbz	r0, 8008238 <ai_platform_get_weights_map+0x3c>
 8008232:	88f3      	ldrh	r3, [r6, #6]
 8008234:	429c      	cmp	r4, r3
 8008236:	d01b      	beq.n	8008270 <ai_platform_get_weights_map+0x74>
 8008238:	2000      	movs	r0, #0
 800823a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800823c:	2000      	movs	r0, #0
 800823e:	4770      	bx	lr
 8008240:	4631      	mov	r1, r6
 8008242:	3804      	subs	r0, #4
 8008244:	2300      	movs	r3, #0
 8008246:	e004      	b.n	8008252 <ai_platform_get_weights_map+0x56>
 8008248:	3301      	adds	r3, #1
 800824a:	429c      	cmp	r4, r3
 800824c:	f840 2f04 	str.w	r2, [r0, #4]!
 8008250:	d005      	beq.n	800825e <ai_platform_get_weights_map+0x62>
 8008252:	f851 2f04 	ldr.w	r2, [r1, #4]!
 8008256:	42ba      	cmp	r2, r7
 8008258:	d1f6      	bne.n	8008248 <ai_platform_get_weights_map+0x4c>
 800825a:	429c      	cmp	r4, r3
 800825c:	d1ec      	bne.n	8008238 <ai_platform_get_weights_map+0x3c>
 800825e:	3401      	adds	r4, #1
 8008260:	4b0e      	ldr	r3, [pc, #56]	@ (800829c <ai_platform_get_weights_map+0xa0>)
 8008262:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8008266:	1ac0      	subs	r0, r0, r3
 8008268:	fab0 f080 	clz	r0, r0
 800826c:	0940      	lsrs	r0, r0, #5
 800826e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008270:	2100      	movs	r1, #0
 8008272:	1f28      	subs	r0, r5, #4
 8008274:	468c      	mov	ip, r1
 8008276:	e005      	b.n	8008284 <ai_platform_get_weights_map+0x88>
 8008278:	f10c 0c01 	add.w	ip, ip, #1
 800827c:	4564      	cmp	r4, ip
 800827e:	f840 3f04 	str.w	r3, [r0, #4]!
 8008282:	d005      	beq.n	8008290 <ai_platform_get_weights_map+0x94>
 8008284:	68b3      	ldr	r3, [r6, #8]
 8008286:	440b      	add	r3, r1
 8008288:	311c      	adds	r1, #28
 800828a:	685b      	ldr	r3, [r3, #4]
 800828c:	2b00      	cmp	r3, #0
 800828e:	d1f3      	bne.n	8008278 <ai_platform_get_weights_map+0x7c>
 8008290:	eba4 000c 	sub.w	r0, r4, ip
 8008294:	fab0 f080 	clz	r0, r0
 8008298:	0940      	lsrs	r0, r0, #5
 800829a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800829c:	a1facade 	.word	0xa1facade

080082a0 <ai_platform_get_activations_map>:
 80082a0:	b1fa      	cbz	r2, 80082e2 <ai_platform_get_activations_map+0x42>
 80082a2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082a4:	4605      	mov	r5, r0
 80082a6:	b1d0      	cbz	r0, 80082de <ai_platform_get_activations_map+0x3e>
 80082a8:	460c      	mov	r4, r1
 80082aa:	b1c1      	cbz	r1, 80082de <ai_platform_get_activations_map+0x3e>
 80082ac:	4b25      	ldr	r3, [pc, #148]	@ (8008344 <ai_platform_get_activations_map+0xa4>)
 80082ae:	6811      	ldr	r1, [r2, #0]
 80082b0:	4299      	cmp	r1, r3
 80082b2:	4616      	mov	r6, r2
 80082b4:	d00b      	beq.n	80082ce <ai_platform_get_activations_map+0x2e>
 80082b6:	6a16      	ldr	r6, [r2, #32]
 80082b8:	b18e      	cbz	r6, 80082de <ai_platform_get_activations_map+0x3e>
 80082ba:	6837      	ldr	r7, [r6, #0]
 80082bc:	429f      	cmp	r7, r3
 80082be:	d012      	beq.n	80082e6 <ai_platform_get_activations_map+0x46>
 80082c0:	6006      	str	r6, [r0, #0]
 80082c2:	f1a4 0001 	sub.w	r0, r4, #1
 80082c6:	fab0 f080 	clz	r0, r0
 80082ca:	0940      	lsrs	r0, r0, #5
 80082cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80082ce:	f102 000c 	add.w	r0, r2, #12
 80082d2:	f7ff ff89 	bl	80081e8 <ai_buffer_array_sane>
 80082d6:	b110      	cbz	r0, 80082de <ai_platform_get_activations_map+0x3e>
 80082d8:	89f3      	ldrh	r3, [r6, #14]
 80082da:	429c      	cmp	r4, r3
 80082dc:	d01b      	beq.n	8008316 <ai_platform_get_activations_map+0x76>
 80082de:	2000      	movs	r0, #0
 80082e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80082e2:	2000      	movs	r0, #0
 80082e4:	4770      	bx	lr
 80082e6:	4631      	mov	r1, r6
 80082e8:	3804      	subs	r0, #4
 80082ea:	2300      	movs	r3, #0
 80082ec:	e004      	b.n	80082f8 <ai_platform_get_activations_map+0x58>
 80082ee:	3301      	adds	r3, #1
 80082f0:	429c      	cmp	r4, r3
 80082f2:	f840 2f04 	str.w	r2, [r0, #4]!
 80082f6:	d005      	beq.n	8008304 <ai_platform_get_activations_map+0x64>
 80082f8:	f851 2f04 	ldr.w	r2, [r1, #4]!
 80082fc:	42ba      	cmp	r2, r7
 80082fe:	d1f6      	bne.n	80082ee <ai_platform_get_activations_map+0x4e>
 8008300:	429c      	cmp	r4, r3
 8008302:	d1ec      	bne.n	80082de <ai_platform_get_activations_map+0x3e>
 8008304:	3401      	adds	r4, #1
 8008306:	4b0f      	ldr	r3, [pc, #60]	@ (8008344 <ai_platform_get_activations_map+0xa4>)
 8008308:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800830c:	1ac0      	subs	r0, r0, r3
 800830e:	fab0 f080 	clz	r0, r0
 8008312:	0940      	lsrs	r0, r0, #5
 8008314:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008316:	2100      	movs	r1, #0
 8008318:	1f28      	subs	r0, r5, #4
 800831a:	468c      	mov	ip, r1
 800831c:	e005      	b.n	800832a <ai_platform_get_activations_map+0x8a>
 800831e:	f10c 0c01 	add.w	ip, ip, #1
 8008322:	4564      	cmp	r4, ip
 8008324:	f840 3f04 	str.w	r3, [r0, #4]!
 8008328:	d005      	beq.n	8008336 <ai_platform_get_activations_map+0x96>
 800832a:	6933      	ldr	r3, [r6, #16]
 800832c:	440b      	add	r3, r1
 800832e:	311c      	adds	r1, #28
 8008330:	685b      	ldr	r3, [r3, #4]
 8008332:	2b00      	cmp	r3, #0
 8008334:	d1f3      	bne.n	800831e <ai_platform_get_activations_map+0x7e>
 8008336:	eba4 000c 	sub.w	r0, r4, ip
 800833a:	fab0 f080 	clz	r0, r0
 800833e:	0940      	lsrs	r0, r0, #5
 8008340:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008342:	bf00      	nop
 8008344:	a1facade 	.word	0xa1facade

08008348 <ai_platform_network_get_error>:
 8008348:	4b04      	ldr	r3, [pc, #16]	@ (800835c <ai_platform_network_get_error+0x14>)
 800834a:	6802      	ldr	r2, [r0, #0]
 800834c:	4393      	bics	r3, r2
 800834e:	d102      	bne.n	8008356 <ai_platform_network_get_error+0xe>
 8008350:	300c      	adds	r0, #12
 8008352:	f000 bc19 	b.w	8008b88 <core_get_error>
 8008356:	f241 0010 	movw	r0, #4112	@ 0x1010
 800835a:	4770      	bx	lr
 800835c:	a1c00100 	.word	0xa1c00100

08008360 <ai_platform_network_set_error>:
 8008360:	b110      	cbz	r0, 8008368 <ai_platform_network_set_error+0x8>
 8008362:	300c      	adds	r0, #12
 8008364:	f000 bc16 	b.w	8008b94 <core_set_error>
 8008368:	4770      	bx	lr
 800836a:	bf00      	nop

0800836c <ai_platform_inputs_get>:
 800836c:	4b39      	ldr	r3, [pc, #228]	@ (8008454 <ai_platform_inputs_get+0xe8>)
 800836e:	6802      	ldr	r2, [r0, #0]
 8008370:	4393      	bics	r3, r2
 8008372:	d163      	bne.n	800843c <ai_platform_inputs_get+0xd0>
 8008374:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008378:	8e03      	ldrh	r3, [r0, #48]	@ 0x30
 800837a:	b085      	sub	sp, #20
 800837c:	4605      	mov	r5, r0
 800837e:	460c      	mov	r4, r1
 8008380:	2b00      	cmp	r3, #0
 8008382:	d04e      	beq.n	8008422 <ai_platform_inputs_get+0xb6>
 8008384:	6b47      	ldr	r7, [r0, #52]	@ 0x34
 8008386:	2f00      	cmp	r7, #0
 8008388:	d04b      	beq.n	8008422 <ai_platform_inputs_get+0xb6>
 800838a:	f04f 0b00 	mov.w	fp, #0
 800838e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008392:	465e      	mov	r6, fp
 8008394:	46ba      	mov	sl, r7
 8008396:	e016      	b.n	80083c6 <ai_platform_inputs_get+0x5a>
 8008398:	9901      	ldr	r1, [sp, #4]
 800839a:	2201      	movs	r2, #1
 800839c:	507a      	str	r2, [r7, r1]
 800839e:	69a1      	ldr	r1, [r4, #24]
 80083a0:	684c      	ldr	r4, [r1, #4]
 80083a2:	6028      	str	r0, [r5, #0]
 80083a4:	f04f 0201 	mov.w	r2, #1
 80083a8:	752a      	strb	r2, [r5, #20]
 80083aa:	6968      	ldr	r0, [r5, #20]
 80083ac:	60ab      	str	r3, [r5, #8]
 80083ae:	f368 201f 	bfi	r0, r8, #8, #24
 80083b2:	2300      	movs	r3, #0
 80083b4:	e9c5 3403 	strd	r3, r4, [r5, #12]
 80083b8:	e9c5 0905 	strd	r0, r9, [r5, #20]
 80083bc:	f8c5 c004 	str.w	ip, [r5, #4]
 80083c0:	3601      	adds	r6, #1
 80083c2:	f10b 0b1c 	add.w	fp, fp, #28
 80083c6:	f8ba 3000 	ldrh.w	r3, [sl]
 80083ca:	00f2      	lsls	r2, r6, #3
 80083cc:	42b3      	cmp	r3, r6
 80083ce:	9201      	str	r2, [sp, #4]
 80083d0:	d936      	bls.n	8008440 <ai_platform_inputs_get+0xd4>
 80083d2:	f8da 3004 	ldr.w	r3, [sl, #4]
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d032      	beq.n	8008440 <ai_platform_inputs_get+0xd4>
 80083da:	f853 4026 	ldr.w	r4, [r3, r6, lsl #2]
 80083de:	b37c      	cbz	r4, 8008440 <ai_platform_inputs_get+0xd4>
 80083e0:	f8da 3008 	ldr.w	r3, [sl, #8]
 80083e4:	69a2      	ldr	r2, [r4, #24]
 80083e6:	f8d4 900c 	ldr.w	r9, [r4, #12]
 80083ea:	6810      	ldr	r0, [r2, #0]
 80083ec:	e9d3 5701 	ldrd	r5, r7, [r3, #4]
 80083f0:	68a3      	ldr	r3, [r4, #8]
 80083f2:	f3c3 2817 	ubfx	r8, r3, #8, #24
 80083f6:	f003 f957 	bl	800b6a8 <ai_array_to_buffer_fmt>
 80083fa:	69a1      	ldr	r1, [r4, #24]
 80083fc:	eb07 03c6 	add.w	r3, r7, r6, lsl #3
 8008400:	f8d1 c008 	ldr.w	ip, [r1, #8]
 8008404:	445d      	add	r5, fp
 8008406:	2b00      	cmp	r3, #0
 8008408:	d0ca      	beq.n	80083a0 <ai_platform_inputs_get+0x34>
 800840a:	2100      	movs	r1, #0
 800840c:	f847 1036 	str.w	r1, [r7, r6, lsl #3]
 8008410:	6821      	ldr	r1, [r4, #0]
 8008412:	6059      	str	r1, [r3, #4]
 8008414:	b111      	cbz	r1, 800841c <ai_platform_inputs_get+0xb0>
 8008416:	8849      	ldrh	r1, [r1, #2]
 8008418:	2900      	cmp	r1, #0
 800841a:	d1bd      	bne.n	8008398 <ai_platform_inputs_get+0x2c>
 800841c:	69a1      	ldr	r1, [r4, #24]
 800841e:	2300      	movs	r3, #0
 8008420:	e7be      	b.n	80083a0 <ai_platform_inputs_get+0x34>
 8008422:	2218      	movs	r2, #24
 8008424:	2111      	movs	r1, #17
 8008426:	f105 000c 	add.w	r0, r5, #12
 800842a:	2600      	movs	r6, #0
 800842c:	f000 fbb2 	bl	8008b94 <core_set_error>
 8008430:	4630      	mov	r0, r6
 8008432:	b104      	cbz	r4, 8008436 <ai_platform_inputs_get+0xca>
 8008434:	8026      	strh	r6, [r4, #0]
 8008436:	b005      	add	sp, #20
 8008438:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800843c:	2000      	movs	r0, #0
 800843e:	4770      	bx	lr
 8008440:	b2b6      	uxth	r6, r6
 8008442:	e9dd 5402 	ldrd	r5, r4, [sp, #8]
 8008446:	2e00      	cmp	r6, #0
 8008448:	d0eb      	beq.n	8008422 <ai_platform_inputs_get+0xb6>
 800844a:	f8da 3008 	ldr.w	r3, [sl, #8]
 800844e:	6858      	ldr	r0, [r3, #4]
 8008450:	e7ef      	b.n	8008432 <ai_platform_inputs_get+0xc6>
 8008452:	bf00      	nop
 8008454:	a1c00100 	.word	0xa1c00100

08008458 <ai_platform_outputs_get>:
 8008458:	4b37      	ldr	r3, [pc, #220]	@ (8008538 <ai_platform_outputs_get+0xe0>)
 800845a:	6802      	ldr	r2, [r0, #0]
 800845c:	4393      	bics	r3, r2
 800845e:	d169      	bne.n	8008534 <ai_platform_outputs_get+0xdc>
 8008460:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008464:	8e03      	ldrh	r3, [r0, #48]	@ 0x30
 8008466:	2b01      	cmp	r3, #1
 8008468:	b085      	sub	sp, #20
 800846a:	4605      	mov	r5, r0
 800846c:	460c      	mov	r4, r1
 800846e:	d94b      	bls.n	8008508 <ai_platform_outputs_get+0xb0>
 8008470:	6b47      	ldr	r7, [r0, #52]	@ 0x34
 8008472:	f04f 0b00 	mov.w	fp, #0
 8008476:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800847a:	465e      	mov	r6, fp
 800847c:	46d8      	mov	r8, fp
 800847e:	46ba      	mov	sl, r7
 8008480:	e016      	b.n	80084b0 <ai_platform_outputs_get+0x58>
 8008482:	9901      	ldr	r1, [sp, #4]
 8008484:	2201      	movs	r2, #1
 8008486:	507a      	str	r2, [r7, r1]
 8008488:	69a9      	ldr	r1, [r5, #24]
 800848a:	684d      	ldr	r5, [r1, #4]
 800848c:	6020      	str	r0, [r4, #0]
 800848e:	f04f 0201 	mov.w	r2, #1
 8008492:	7522      	strb	r2, [r4, #20]
 8008494:	6960      	ldr	r0, [r4, #20]
 8008496:	f8c4 c004 	str.w	ip, [r4, #4]
 800849a:	f369 201f 	bfi	r0, r9, #8, #24
 800849e:	e9c4 5004 	strd	r5, r0, [r4, #16]
 80084a2:	e9c4 3802 	strd	r3, r8, [r4, #8]
 80084a6:	9b00      	ldr	r3, [sp, #0]
 80084a8:	61a3      	str	r3, [r4, #24]
 80084aa:	3601      	adds	r6, #1
 80084ac:	f10b 0b1c 	add.w	fp, fp, #28
 80084b0:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 80084b4:	00f2      	lsls	r2, r6, #3
 80084b6:	42b3      	cmp	r3, r6
 80084b8:	9201      	str	r2, [sp, #4]
 80084ba:	d932      	bls.n	8008522 <ai_platform_outputs_get+0xca>
 80084bc:	f8da 3010 	ldr.w	r3, [sl, #16]
 80084c0:	b37b      	cbz	r3, 8008522 <ai_platform_outputs_get+0xca>
 80084c2:	f853 5026 	ldr.w	r5, [r3, r6, lsl #2]
 80084c6:	b365      	cbz	r5, 8008522 <ai_platform_outputs_get+0xca>
 80084c8:	f8da 3014 	ldr.w	r3, [sl, #20]
 80084cc:	69aa      	ldr	r2, [r5, #24]
 80084ce:	e9d3 4701 	ldrd	r4, r7, [r3, #4]
 80084d2:	68ab      	ldr	r3, [r5, #8]
 80084d4:	6810      	ldr	r0, [r2, #0]
 80084d6:	f3c3 2917 	ubfx	r9, r3, #8, #24
 80084da:	68eb      	ldr	r3, [r5, #12]
 80084dc:	9300      	str	r3, [sp, #0]
 80084de:	f003 f8e3 	bl	800b6a8 <ai_array_to_buffer_fmt>
 80084e2:	69a9      	ldr	r1, [r5, #24]
 80084e4:	eb07 03c6 	add.w	r3, r7, r6, lsl #3
 80084e8:	f8d1 c008 	ldr.w	ip, [r1, #8]
 80084ec:	445c      	add	r4, fp
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d0cb      	beq.n	800848a <ai_platform_outputs_get+0x32>
 80084f2:	f847 8036 	str.w	r8, [r7, r6, lsl #3]
 80084f6:	6829      	ldr	r1, [r5, #0]
 80084f8:	6059      	str	r1, [r3, #4]
 80084fa:	b111      	cbz	r1, 8008502 <ai_platform_outputs_get+0xaa>
 80084fc:	8849      	ldrh	r1, [r1, #2]
 80084fe:	2900      	cmp	r1, #0
 8008500:	d1bf      	bne.n	8008482 <ai_platform_outputs_get+0x2a>
 8008502:	69a9      	ldr	r1, [r5, #24]
 8008504:	2300      	movs	r3, #0
 8008506:	e7c0      	b.n	800848a <ai_platform_outputs_get+0x32>
 8008508:	2218      	movs	r2, #24
 800850a:	2111      	movs	r1, #17
 800850c:	f105 000c 	add.w	r0, r5, #12
 8008510:	2600      	movs	r6, #0
 8008512:	f000 fb3f 	bl	8008b94 <core_set_error>
 8008516:	4630      	mov	r0, r6
 8008518:	b104      	cbz	r4, 800851c <ai_platform_outputs_get+0xc4>
 800851a:	8026      	strh	r6, [r4, #0]
 800851c:	b005      	add	sp, #20
 800851e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008522:	b2b6      	uxth	r6, r6
 8008524:	e9dd 5402 	ldrd	r5, r4, [sp, #8]
 8008528:	2e00      	cmp	r6, #0
 800852a:	d0ed      	beq.n	8008508 <ai_platform_outputs_get+0xb0>
 800852c:	f8da 3014 	ldr.w	r3, [sl, #20]
 8008530:	6858      	ldr	r0, [r3, #4]
 8008532:	e7f1      	b.n	8008518 <ai_platform_outputs_get+0xc0>
 8008534:	2000      	movs	r0, #0
 8008536:	4770      	bx	lr
 8008538:	a1c00100 	.word	0xa1c00100

0800853c <ai_platform_network_create>:
 800853c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008540:	b083      	sub	sp, #12
 8008542:	f89d 8028 	ldrb.w	r8, [sp, #40]	@ 0x28
 8008546:	f89d 902c 	ldrb.w	r9, [sp, #44]	@ 0x2c
 800854a:	b320      	cbz	r0, 8008596 <ai_platform_network_create+0x5a>
 800854c:	6002      	str	r2, [r0, #0]
 800854e:	4616      	mov	r6, r2
 8008550:	461f      	mov	r7, r3
 8008552:	4604      	mov	r4, r0
 8008554:	f000 fb16 	bl	8008b84 <core_init>
 8008558:	b970      	cbnz	r0, 8008578 <ai_platform_network_create+0x3c>
 800855a:	2530      	movs	r5, #48	@ 0x30
 800855c:	2300      	movs	r3, #0
 800855e:	6023      	str	r3, [r4, #0]
 8008560:	2410      	movs	r4, #16
 8008562:	464a      	mov	r2, r9
 8008564:	4641      	mov	r1, r8
 8008566:	4638      	mov	r0, r7
 8008568:	f003 f93e 	bl	800b7e8 <ai_version_get>
 800856c:	60b0      	str	r0, [r6, #8]
 800856e:	ea45 2004 	orr.w	r0, r5, r4, lsl #8
 8008572:	b003      	add	sp, #12
 8008574:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008578:	2200      	movs	r2, #0
 800857a:	4641      	mov	r1, r8
 800857c:	4638      	mov	r0, r7
 800857e:	f003 f933 	bl	800b7e8 <ai_version_get>
 8008582:	2200      	movs	r2, #0
 8008584:	4605      	mov	r5, r0
 8008586:	2105      	movs	r1, #5
 8008588:	2001      	movs	r0, #1
 800858a:	f003 f92d 	bl	800b7e8 <ai_version_get>
 800858e:	4285      	cmp	r5, r0
 8008590:	d008      	beq.n	80085a4 <ai_platform_network_create+0x68>
 8008592:	2501      	movs	r5, #1
 8008594:	e7e2      	b.n	800855c <ai_platform_network_create+0x20>
 8008596:	2510      	movs	r5, #16
 8008598:	462c      	mov	r4, r5
 800859a:	ea45 2004 	orr.w	r0, r5, r4, lsl #8
 800859e:	b003      	add	sp, #12
 80085a0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80085a4:	4b05      	ldr	r3, [pc, #20]	@ (80085bc <ai_platform_network_create+0x80>)
 80085a6:	9301      	str	r3, [sp, #4]
 80085a8:	a801      	add	r0, sp, #4
 80085aa:	f000 faff 	bl	8008bac <ai_check_custom_types>
 80085ae:	b110      	cbz	r0, 80085b6 <ai_platform_network_create+0x7a>
 80085b0:	2400      	movs	r4, #0
 80085b2:	4625      	mov	r5, r4
 80085b4:	e7d5      	b.n	8008562 <ai_platform_network_create+0x26>
 80085b6:	2502      	movs	r5, #2
 80085b8:	e7d0      	b.n	800855c <ai_platform_network_create+0x20>
 80085ba:	bf00      	nop
 80085bc:	84048403 	.word	0x84048403

080085c0 <ai_platform_network_init>:
 80085c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80085c4:	4a48      	ldr	r2, [pc, #288]	@ (80086e8 <ai_platform_network_init+0x128>)
 80085c6:	4604      	mov	r4, r0
 80085c8:	6800      	ldr	r0, [r0, #0]
 80085ca:	460b      	mov	r3, r1
 80085cc:	ea00 0102 	and.w	r1, r0, r2
 80085d0:	4382      	bics	r2, r0
 80085d2:	d13b      	bne.n	800864c <ai_platform_network_init+0x8c>
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d078      	beq.n	80086ca <ai_platform_network_init+0x10a>
 80085d8:	4a44      	ldr	r2, [pc, #272]	@ (80086ec <ai_platform_network_init+0x12c>)
 80085da:	681d      	ldr	r5, [r3, #0]
 80085dc:	4295      	cmp	r5, r2
 80085de:	d10a      	bne.n	80085f6 <ai_platform_network_init+0x36>
 80085e0:	4288      	cmp	r0, r1
 80085e2:	e9d3 2503 	ldrd	r2, r5, [r3, #12]
 80085e6:	e9d3 6301 	ldrd	r6, r3, [r3, #4]
 80085ea:	d03d      	beq.n	8008668 <ai_platform_network_init+0xa8>
 80085ec:	2303      	movs	r3, #3
 80085ee:	6123      	str	r3, [r4, #16]
 80085f0:	4620      	mov	r0, r4
 80085f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80085f6:	2101      	movs	r1, #1
 80085f8:	4618      	mov	r0, r3
 80085fa:	461d      	mov	r5, r3
 80085fc:	f8d3 8004 	ldr.w	r8, [r3, #4]
 8008600:	f7ff fdc0 	bl	8008184 <ai_buffer_get_size>
 8008604:	f105 071c 	add.w	r7, r5, #28
 8008608:	4606      	mov	r6, r0
 800860a:	2101      	movs	r1, #1
 800860c:	4638      	mov	r0, r7
 800860e:	f8d5 9020 	ldr.w	r9, [r5, #32]
 8008612:	f7ff fdb7 	bl	8008184 <ai_buffer_get_size>
 8008616:	2e00      	cmp	r6, #0
 8008618:	bf0a      	itet	eq
 800861a:	4631      	moveq	r1, r6
 800861c:	2101      	movne	r1, #1
 800861e:	4635      	moveq	r5, r6
 8008620:	b1b0      	cbz	r0, 8008650 <ai_platform_network_init+0x90>
 8008622:	f1b9 0f00 	cmp.w	r9, #0
 8008626:	d057      	beq.n	80086d8 <ai_platform_network_init+0x118>
 8008628:	f04f 0e01 	mov.w	lr, #1
 800862c:	f1b8 0f00 	cmp.w	r8, #0
 8008630:	d011      	beq.n	8008656 <ai_platform_network_init+0x96>
 8008632:	4b2d      	ldr	r3, [pc, #180]	@ (80086e8 <ai_platform_network_init+0x128>)
 8008634:	6822      	ldr	r2, [r4, #0]
 8008636:	429a      	cmp	r2, r3
 8008638:	d1d8      	bne.n	80085ec <ai_platform_network_init+0x2c>
 800863a:	8c63      	ldrh	r3, [r4, #34]	@ 0x22
 800863c:	428b      	cmp	r3, r1
 800863e:	d21b      	bcs.n	8008678 <ai_platform_network_init+0xb8>
 8008640:	2212      	movs	r2, #18
 8008642:	2116      	movs	r1, #22
 8008644:	f104 000c 	add.w	r0, r4, #12
 8008648:	f000 faa4 	bl	8008b94 <core_set_error>
 800864c:	2000      	movs	r0, #0
 800864e:	e7d0      	b.n	80085f2 <ai_platform_network_init+0x32>
 8008650:	4607      	mov	r7, r0
 8008652:	4686      	mov	lr, r0
 8008654:	e7ea      	b.n	800862c <ai_platform_network_init+0x6c>
 8008656:	2e00      	cmp	r6, #0
 8008658:	d0eb      	beq.n	8008632 <ai_platform_network_init+0x72>
 800865a:	2212      	movs	r2, #18
 800865c:	2110      	movs	r1, #16
 800865e:	f104 000c 	add.w	r0, r4, #12
 8008662:	f000 fa97 	bl	8008b94 <core_set_error>
 8008666:	e7f1      	b.n	800864c <ai_platform_network_init+0x8c>
 8008668:	e9c4 6308 	strd	r6, r3, [r4, #32]
 800866c:	62e5      	str	r5, [r4, #44]	@ 0x2c
 800866e:	62a2      	str	r2, [r4, #40]	@ 0x28
 8008670:	4620      	mov	r0, r4
 8008672:	f000 fac5 	bl	8008c00 <ai_layers_init_all>
 8008676:	e7b9      	b.n	80085ec <ai_platform_network_init+0x2c>
 8008678:	b1e1      	cbz	r1, 80086b4 <ai_platform_network_init+0xf4>
 800867a:	46ac      	mov	ip, r5
 800867c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8008680:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8008682:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008684:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 8008688:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800868c:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 800868e:	f44f 3680 	mov.w	r6, #65536	@ 0x10000
 8008692:	4573      	cmp	r3, lr
 8008694:	6226      	str	r6, [r4, #32]
 8008696:	d311      	bcc.n	80086bc <ai_platform_network_init+0xfc>
 8008698:	f1be 0f00 	cmp.w	lr, #0
 800869c:	d007      	beq.n	80086ae <ai_platform_network_init+0xee>
 800869e:	463e      	mov	r6, r7
 80086a0:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80086a2:	6ae5      	ldr	r5, [r4, #44]	@ 0x2c
 80086a4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80086a6:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 80086aa:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 80086ae:	ea4f 420e 	mov.w	r2, lr, lsl #16
 80086b2:	e7dc      	b.n	800866e <ai_platform_network_init+0xae>
 80086b4:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80086b6:	6221      	str	r1, [r4, #32]
 80086b8:	4573      	cmp	r3, lr
 80086ba:	d2ed      	bcs.n	8008698 <ai_platform_network_init+0xd8>
 80086bc:	2213      	movs	r2, #19
 80086be:	2116      	movs	r1, #22
 80086c0:	f104 000c 	add.w	r0, r4, #12
 80086c4:	f000 fa66 	bl	8008b94 <core_set_error>
 80086c8:	e7c0      	b.n	800864c <ai_platform_network_init+0x8c>
 80086ca:	2211      	movs	r2, #17
 80086cc:	2110      	movs	r1, #16
 80086ce:	f104 000c 	add.w	r0, r4, #12
 80086d2:	f000 fa5f 	bl	8008b94 <core_set_error>
 80086d6:	e7b9      	b.n	800864c <ai_platform_network_init+0x8c>
 80086d8:	2213      	movs	r2, #19
 80086da:	2110      	movs	r1, #16
 80086dc:	f104 000c 	add.w	r0, r4, #12
 80086e0:	f000 fa58 	bl	8008b94 <core_set_error>
 80086e4:	e7b2      	b.n	800864c <ai_platform_network_init+0x8c>
 80086e6:	bf00      	nop
 80086e8:	a1c00100 	.word	0xa1c00100
 80086ec:	a1facade 	.word	0xa1facade

080086f0 <ai_platform_network_post_init>:
 80086f0:	4b15      	ldr	r3, [pc, #84]	@ (8008748 <ai_platform_network_post_init+0x58>)
 80086f2:	6802      	ldr	r2, [r0, #0]
 80086f4:	ea02 0103 	and.w	r1, r2, r3
 80086f8:	4393      	bics	r3, r2
 80086fa:	d123      	bne.n	8008744 <ai_platform_network_post_init+0x54>
 80086fc:	b570      	push	{r4, r5, r6, lr}
 80086fe:	6903      	ldr	r3, [r0, #16]
 8008700:	079b      	lsls	r3, r3, #30
 8008702:	4604      	mov	r4, r0
 8008704:	d503      	bpl.n	800870e <ai_platform_network_post_init+0x1e>
 8008706:	428a      	cmp	r2, r1
 8008708:	d008      	beq.n	800871c <ai_platform_network_post_init+0x2c>
 800870a:	2001      	movs	r0, #1
 800870c:	bd70      	pop	{r4, r5, r6, pc}
 800870e:	2210      	movs	r2, #16
 8008710:	2111      	movs	r1, #17
 8008712:	300c      	adds	r0, #12
 8008714:	f000 fa3e 	bl	8008b94 <core_set_error>
 8008718:	2000      	movs	r0, #0
 800871a:	bd70      	pop	{r4, r5, r6, pc}
 800871c:	f000 fa80 	bl	8008c20 <ai_layers_post_init_all>
 8008720:	6c26      	ldr	r6, [r4, #64]	@ 0x40
 8008722:	2e00      	cmp	r6, #0
 8008724:	d0f1      	beq.n	800870a <ai_platform_network_post_init+0x1a>
 8008726:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
 8008728:	2d00      	cmp	r5, #0
 800872a:	d0ee      	beq.n	800870a <ai_platform_network_post_init+0x1a>
 800872c:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 800872e:	4629      	mov	r1, r5
 8008730:	2000      	movs	r0, #0
 8008732:	47b0      	blx	r6
 8008734:	692b      	ldr	r3, [r5, #16]
 8008736:	42ab      	cmp	r3, r5
 8008738:	d0e7      	beq.n	800870a <ai_platform_network_post_init+0x1a>
 800873a:	2b00      	cmp	r3, #0
 800873c:	d0e5      	beq.n	800870a <ai_platform_network_post_init+0x1a>
 800873e:	6c26      	ldr	r6, [r4, #64]	@ 0x40
 8008740:	461d      	mov	r5, r3
 8008742:	e7f3      	b.n	800872c <ai_platform_network_post_init+0x3c>
 8008744:	2000      	movs	r0, #0
 8008746:	4770      	bx	lr
 8008748:	a1c00100 	.word	0xa1c00100

0800874c <ai_platform_network_process>:
 800874c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008750:	4bb7      	ldr	r3, [pc, #732]	@ (8008a30 <ai_platform_network_process+0x2e4>)
 8008752:	4607      	mov	r7, r0
 8008754:	6800      	ldr	r0, [r0, #0]
 8008756:	4383      	bics	r3, r0
 8008758:	b085      	sub	sp, #20
 800875a:	f040 812d 	bne.w	80089b8 <ai_platform_network_process+0x26c>
 800875e:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8008760:	2b00      	cmp	r3, #0
 8008762:	f000 811d 	beq.w	80089a0 <ai_platform_network_process+0x254>
 8008766:	693b      	ldr	r3, [r7, #16]
 8008768:	f8d7 9034 	ldr.w	r9, [r7, #52]	@ 0x34
 800876c:	f003 0303 	and.w	r3, r3, #3
 8008770:	2600      	movs	r6, #0
 8008772:	2b03      	cmp	r3, #3
 8008774:	61be      	str	r6, [r7, #24]
 8008776:	f040 8129 	bne.w	80089cc <ai_platform_network_process+0x280>
 800877a:	2900      	cmp	r1, #0
 800877c:	f000 8116 	beq.w	80089ac <ai_platform_network_process+0x260>
 8008780:	f1b9 0f00 	cmp.w	r9, #0
 8008784:	f000 8112 	beq.w	80089ac <ai_platform_network_process+0x260>
 8008788:	f8b9 3000 	ldrh.w	r3, [r9]
 800878c:	2b00      	cmp	r3, #0
 800878e:	f000 810d 	beq.w	80089ac <ai_platform_network_process+0x260>
 8008792:	698b      	ldr	r3, [r1, #24]
 8008794:	e9cd 7202 	strd	r7, r2, [sp, #8]
 8008798:	f8d3 b000 	ldr.w	fp, [r3]
 800879c:	460c      	mov	r4, r1
 800879e:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d072      	beq.n	800888c <ai_platform_network_process+0x140>
 80087a6:	f853 5026 	ldr.w	r5, [r3, r6, lsl #2]
 80087aa:	2d00      	cmp	r5, #0
 80087ac:	d06e      	beq.n	800888c <ai_platform_network_process+0x140>
 80087ae:	f8d9 3008 	ldr.w	r3, [r9, #8]
 80087b2:	f8d3 a000 	ldr.w	sl, [r3]
 80087b6:	0133      	lsls	r3, r6, #4
 80087b8:	eb1a 1806 	adds.w	r8, sl, r6, lsl #4
 80087bc:	9301      	str	r3, [sp, #4]
 80087be:	f000 81ba 	beq.w	8008b36 <ai_platform_network_process+0x3ea>
 80087c2:	69ab      	ldr	r3, [r5, #24]
 80087c4:	2101      	movs	r1, #1
 80087c6:	4620      	mov	r0, r4
 80087c8:	685f      	ldr	r7, [r3, #4]
 80087ca:	f7ff fcdb 	bl	8008184 <ai_buffer_get_size>
 80087ce:	4287      	cmp	r7, r0
 80087d0:	f0c0 8103 	bcc.w	80089da <ai_platform_network_process+0x28e>
 80087d4:	68e8      	ldr	r0, [r5, #12]
 80087d6:	69a1      	ldr	r1, [r4, #24]
 80087d8:	68c2      	ldr	r2, [r0, #12]
 80087da:	68cb      	ldr	r3, [r1, #12]
 80087dc:	429a      	cmp	r2, r3
 80087de:	f040 80fc 	bne.w	80089da <ai_platform_network_process+0x28e>
 80087e2:	6882      	ldr	r2, [r0, #8]
 80087e4:	688b      	ldr	r3, [r1, #8]
 80087e6:	429a      	cmp	r2, r3
 80087e8:	f040 80f7 	bne.w	80089da <ai_platform_network_process+0x28e>
 80087ec:	6842      	ldr	r2, [r0, #4]
 80087ee:	684b      	ldr	r3, [r1, #4]
 80087f0:	429a      	cmp	r2, r3
 80087f2:	f040 80f2 	bne.w	80089da <ai_platform_network_process+0x28e>
 80087f6:	69ab      	ldr	r3, [r5, #24]
 80087f8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80087fc:	f002 ffe2 	bl	800b7c4 <ai_array_get_data_byte_size>
 8008800:	9001      	str	r0, [sp, #4]
 8008802:	4628      	mov	r0, r5
 8008804:	f002 fff6 	bl	800b7f4 <get_tensor_byte_size>
 8008808:	9b01      	ldr	r3, [sp, #4]
 800880a:	4283      	cmp	r3, r0
 800880c:	f0c0 80e5 	bcc.w	80089da <ai_platform_network_process+0x28e>
 8008810:	69ab      	ldr	r3, [r5, #24]
 8008812:	6818      	ldr	r0, [r3, #0]
 8008814:	f002 ff48 	bl	800b6a8 <ai_array_to_buffer_fmt>
 8008818:	6823      	ldr	r3, [r4, #0]
 800881a:	4058      	eors	r0, r3
 800881c:	f030 437e 	bics.w	r3, r0, #4261412864	@ 0xfe000000
 8008820:	f040 8193 	bne.w	8008b4a <ai_platform_network_process+0x3fe>
 8008824:	6863      	ldr	r3, [r4, #4]
 8008826:	2b00      	cmp	r3, #0
 8008828:	f000 8185 	beq.w	8008b36 <ai_platform_network_process+0x3ea>
 800882c:	69a3      	ldr	r3, [r4, #24]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	2b00      	cmp	r3, #0
 8008832:	f000 8182 	beq.w	8008b3a <ai_platform_network_process+0x3ee>
 8008836:	459b      	cmp	fp, r3
 8008838:	4628      	mov	r0, r5
 800883a:	bf38      	it	cc
 800883c:	469b      	movcc	fp, r3
 800883e:	f002 ffd9 	bl	800b7f4 <get_tensor_byte_size>
 8008842:	f8c8 0008 	str.w	r0, [r8, #8]
 8008846:	69a3      	ldr	r3, [r4, #24]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	fb00 f303 	mul.w	r3, r0, r3
 800884e:	f8c8 300c 	str.w	r3, [r8, #12]
 8008852:	6861      	ldr	r1, [r4, #4]
 8008854:	f8c8 1004 	str.w	r1, [r8, #4]
 8008858:	0132      	lsls	r2, r6, #4
 800885a:	440b      	add	r3, r1
 800885c:	f84a 3002 	str.w	r3, [sl, r2]
 8008860:	69a8      	ldr	r0, [r5, #24]
 8008862:	6803      	ldr	r3, [r0, #0]
 8008864:	009a      	lsls	r2, r3, #2
 8008866:	f106 0601 	add.w	r6, r6, #1
 800886a:	f104 041c 	add.w	r4, r4, #28
 800886e:	f100 80a7 	bmi.w	80089c0 <ai_platform_network_process+0x274>
 8008872:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 8008876:	1a9b      	subs	r3, r3, r2
 8008878:	4419      	add	r1, r3
 800887a:	6081      	str	r1, [r0, #8]
 800887c:	69ab      	ldr	r3, [r5, #24]
 800887e:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8008882:	60da      	str	r2, [r3, #12]
 8008884:	f8b9 3000 	ldrh.w	r3, [r9]
 8008888:	42b3      	cmp	r3, r6
 800888a:	d888      	bhi.n	800879e <ai_platform_network_process+0x52>
 800888c:	e9dd 7802 	ldrd	r7, r8, [sp, #8]
 8008890:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8008892:	f1b8 0f00 	cmp.w	r8, #0
 8008896:	f000 80b5 	beq.w	8008a04 <ai_platform_network_process+0x2b8>
 800889a:	2b01      	cmp	r3, #1
 800889c:	f240 80a5 	bls.w	80089ea <ai_platform_network_process+0x29e>
 80088a0:	f8d7 9034 	ldr.w	r9, [r7, #52]	@ 0x34
 80088a4:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	f000 809e 	beq.w	80089ea <ai_platform_network_process+0x29e>
 80088ae:	4645      	mov	r5, r8
 80088b0:	2600      	movs	r6, #0
 80088b2:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	f000 80a3 	beq.w	8008a02 <ai_platform_network_process+0x2b6>
 80088bc:	f853 4026 	ldr.w	r4, [r3, r6, lsl #2]
 80088c0:	2c00      	cmp	r4, #0
 80088c2:	f000 809e 	beq.w	8008a02 <ai_platform_network_process+0x2b6>
 80088c6:	f8d9 3014 	ldr.w	r3, [r9, #20]
 80088ca:	f8d3 a000 	ldr.w	sl, [r3]
 80088ce:	0133      	lsls	r3, r6, #4
 80088d0:	eb1a 1806 	adds.w	r8, sl, r6, lsl #4
 80088d4:	9301      	str	r3, [sp, #4]
 80088d6:	f000 8140 	beq.w	8008b5a <ai_platform_network_process+0x40e>
 80088da:	69a3      	ldr	r3, [r4, #24]
 80088dc:	2101      	movs	r1, #1
 80088de:	685b      	ldr	r3, [r3, #4]
 80088e0:	9301      	str	r3, [sp, #4]
 80088e2:	4628      	mov	r0, r5
 80088e4:	f7ff fc4e 	bl	8008184 <ai_buffer_get_size>
 80088e8:	9b01      	ldr	r3, [sp, #4]
 80088ea:	4283      	cmp	r3, r0
 80088ec:	d37d      	bcc.n	80089ea <ai_platform_network_process+0x29e>
 80088ee:	68e0      	ldr	r0, [r4, #12]
 80088f0:	69a9      	ldr	r1, [r5, #24]
 80088f2:	68c2      	ldr	r2, [r0, #12]
 80088f4:	68cb      	ldr	r3, [r1, #12]
 80088f6:	429a      	cmp	r2, r3
 80088f8:	d177      	bne.n	80089ea <ai_platform_network_process+0x29e>
 80088fa:	6882      	ldr	r2, [r0, #8]
 80088fc:	688b      	ldr	r3, [r1, #8]
 80088fe:	429a      	cmp	r2, r3
 8008900:	d173      	bne.n	80089ea <ai_platform_network_process+0x29e>
 8008902:	6842      	ldr	r2, [r0, #4]
 8008904:	684b      	ldr	r3, [r1, #4]
 8008906:	429a      	cmp	r2, r3
 8008908:	d16f      	bne.n	80089ea <ai_platform_network_process+0x29e>
 800890a:	69a3      	ldr	r3, [r4, #24]
 800890c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8008910:	f002 ff58 	bl	800b7c4 <ai_array_get_data_byte_size>
 8008914:	9001      	str	r0, [sp, #4]
 8008916:	4620      	mov	r0, r4
 8008918:	f002 ff6c 	bl	800b7f4 <get_tensor_byte_size>
 800891c:	9b01      	ldr	r3, [sp, #4]
 800891e:	4283      	cmp	r3, r0
 8008920:	d363      	bcc.n	80089ea <ai_platform_network_process+0x29e>
 8008922:	69a3      	ldr	r3, [r4, #24]
 8008924:	6818      	ldr	r0, [r3, #0]
 8008926:	f002 febf 	bl	800b6a8 <ai_array_to_buffer_fmt>
 800892a:	682b      	ldr	r3, [r5, #0]
 800892c:	4043      	eors	r3, r0
 800892e:	f033 437e 	bics.w	r3, r3, #4261412864	@ 0xfe000000
 8008932:	f040 8119 	bne.w	8008b68 <ai_platform_network_process+0x41c>
 8008936:	686b      	ldr	r3, [r5, #4]
 8008938:	2b00      	cmp	r3, #0
 800893a:	f000 810e 	beq.w	8008b5a <ai_platform_network_process+0x40e>
 800893e:	69ab      	ldr	r3, [r5, #24]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	2b00      	cmp	r3, #0
 8008944:	f000 8117 	beq.w	8008b76 <ai_platform_network_process+0x42a>
 8008948:	459b      	cmp	fp, r3
 800894a:	4620      	mov	r0, r4
 800894c:	bf38      	it	cc
 800894e:	469b      	movcc	fp, r3
 8008950:	f002 ff50 	bl	800b7f4 <get_tensor_byte_size>
 8008954:	f8c8 0008 	str.w	r0, [r8, #8]
 8008958:	69aa      	ldr	r2, [r5, #24]
 800895a:	6812      	ldr	r2, [r2, #0]
 800895c:	4603      	mov	r3, r0
 800895e:	fb02 f303 	mul.w	r3, r2, r3
 8008962:	f8c8 300c 	str.w	r3, [r8, #12]
 8008966:	6869      	ldr	r1, [r5, #4]
 8008968:	f8c8 1004 	str.w	r1, [r8, #4]
 800896c:	0132      	lsls	r2, r6, #4
 800896e:	440b      	add	r3, r1
 8008970:	f84a 3002 	str.w	r3, [sl, r2]
 8008974:	69a0      	ldr	r0, [r4, #24]
 8008976:	6803      	ldr	r3, [r0, #0]
 8008978:	009b      	lsls	r3, r3, #2
 800897a:	f106 0601 	add.w	r6, r6, #1
 800897e:	f105 051c 	add.w	r5, r5, #28
 8008982:	d439      	bmi.n	80089f8 <ai_platform_network_process+0x2ac>
 8008984:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 8008988:	1a9b      	subs	r3, r3, r2
 800898a:	4419      	add	r1, r3
 800898c:	6081      	str	r1, [r0, #8]
 800898e:	69a3      	ldr	r3, [r4, #24]
 8008990:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8008994:	60da      	str	r2, [r3, #12]
 8008996:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 800899a:	429e      	cmp	r6, r3
 800899c:	d389      	bcc.n	80088b2 <ai_platform_network_process+0x166>
 800899e:	e030      	b.n	8008a02 <ai_platform_network_process+0x2b6>
 80089a0:	693a      	ldr	r2, [r7, #16]
 80089a2:	61bb      	str	r3, [r7, #24]
 80089a4:	f002 0203 	and.w	r2, r2, #3
 80089a8:	2a03      	cmp	r2, #3
 80089aa:	d10f      	bne.n	80089cc <ai_platform_network_process+0x280>
 80089ac:	2217      	movs	r2, #23
 80089ae:	2112      	movs	r1, #18
 80089b0:	f107 000c 	add.w	r0, r7, #12
 80089b4:	f000 f8ee 	bl	8008b94 <core_set_error>
 80089b8:	2000      	movs	r0, #0
 80089ba:	b005      	add	sp, #20
 80089bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089c0:	f8b9 3000 	ldrh.w	r3, [r9]
 80089c4:	429e      	cmp	r6, r3
 80089c6:	f4ff aeea 	bcc.w	800879e <ai_platform_network_process+0x52>
 80089ca:	e75f      	b.n	800888c <ai_platform_network_process+0x140>
 80089cc:	2230      	movs	r2, #48	@ 0x30
 80089ce:	2111      	movs	r1, #17
 80089d0:	f107 000c 	add.w	r0, r7, #12
 80089d4:	f000 f8de 	bl	8008b94 <core_set_error>
 80089d8:	e7ee      	b.n	80089b8 <ai_platform_network_process+0x26c>
 80089da:	9f02      	ldr	r7, [sp, #8]
 80089dc:	2218      	movs	r2, #24
 80089de:	2112      	movs	r1, #18
 80089e0:	f107 000c 	add.w	r0, r7, #12
 80089e4:	f000 f8d6 	bl	8008b94 <core_set_error>
 80089e8:	e7e6      	b.n	80089b8 <ai_platform_network_process+0x26c>
 80089ea:	2218      	movs	r2, #24
 80089ec:	2113      	movs	r1, #19
 80089ee:	f107 000c 	add.w	r0, r7, #12
 80089f2:	f000 f8cf 	bl	8008b94 <core_set_error>
 80089f6:	e7df      	b.n	80089b8 <ai_platform_network_process+0x26c>
 80089f8:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 80089fc:	429e      	cmp	r6, r3
 80089fe:	f4ff af58 	bcc.w	80088b2 <ai_platform_network_process+0x166>
 8008a02:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8008a04:	fa1f fb8b 	uxth.w	fp, fp
 8008a08:	f8a7 b018 	strh.w	fp, [r7, #24]
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	f000 808c 	beq.w	8008b2a <ai_platform_network_process+0x3de>
 8008a12:	2b01      	cmp	r3, #1
 8008a14:	6b7e      	ldr	r6, [r7, #52]	@ 0x34
 8008a16:	f000 808b 	beq.w	8008b30 <ai_platform_network_process+0x3e4>
 8008a1a:	f106 080c 	add.w	r8, r6, #12
 8008a1e:	8b78      	ldrh	r0, [r7, #26]
 8008a20:	4583      	cmp	fp, r0
 8008a22:	d9ca      	bls.n	80089ba <ai_platform_network_process+0x26e>
 8008a24:	4645      	mov	r5, r8
 8008a26:	46bb      	mov	fp, r7
 8008a28:	f04f 0800 	mov.w	r8, #0
 8008a2c:	b9ae      	cbnz	r6, 8008a5a <ai_platform_network_process+0x30e>
 8008a2e:	e02d      	b.n	8008a8c <ai_platform_network_process+0x340>
 8008a30:	a1c00100 	.word	0xa1c00100
 8008a34:	68df      	ldr	r7, [r3, #12]
 8008a36:	1bc9      	subs	r1, r1, r7
 8008a38:	4408      	add	r0, r1
 8008a3a:	6098      	str	r0, [r3, #8]
 8008a3c:	6993      	ldr	r3, [r2, #24]
 8008a3e:	6862      	ldr	r2, [r4, #4]
 8008a40:	60da      	str	r2, [r3, #12]
 8008a42:	e9d4 3101 	ldrd	r3, r1, [r4, #4]
 8008a46:	f859 200a 	ldr.w	r2, [r9, sl]
 8008a4a:	440b      	add	r3, r1
 8008a4c:	4293      	cmp	r3, r2
 8008a4e:	bf24      	itt	cs
 8008a50:	68e3      	ldrcs	r3, [r4, #12]
 8008a52:	1ad3      	subcs	r3, r2, r3
 8008a54:	6063      	str	r3, [r4, #4]
 8008a56:	f108 0801 	add.w	r8, r8, #1
 8008a5a:	8833      	ldrh	r3, [r6, #0]
 8008a5c:	4543      	cmp	r3, r8
 8008a5e:	ea4f 1a08 	mov.w	sl, r8, lsl #4
 8008a62:	d913      	bls.n	8008a8c <ai_platform_network_process+0x340>
 8008a64:	6873      	ldr	r3, [r6, #4]
 8008a66:	b18b      	cbz	r3, 8008a8c <ai_platform_network_process+0x340>
 8008a68:	f853 2028 	ldr.w	r2, [r3, r8, lsl #2]
 8008a6c:	b172      	cbz	r2, 8008a8c <ai_platform_network_process+0x340>
 8008a6e:	68b1      	ldr	r1, [r6, #8]
 8008a70:	6993      	ldr	r3, [r2, #24]
 8008a72:	f8d1 9000 	ldr.w	r9, [r1]
 8008a76:	681f      	ldr	r7, [r3, #0]
 8008a78:	6899      	ldr	r1, [r3, #8]
 8008a7a:	eb09 1408 	add.w	r4, r9, r8, lsl #4
 8008a7e:	00bf      	lsls	r7, r7, #2
 8008a80:	6860      	ldr	r0, [r4, #4]
 8008a82:	d5d7      	bpl.n	8008a34 <ai_platform_network_process+0x2e8>
 8008a84:	68a2      	ldr	r2, [r4, #8]
 8008a86:	f002 fd71 	bl	800b56c <st_int8_copy>
 8008a8a:	e7da      	b.n	8008a42 <ai_platform_network_process+0x2f6>
 8008a8c:	4658      	mov	r0, fp
 8008a8e:	f000 f8e5 	bl	8008c5c <ai_layers_forward_all>
 8008a92:	2400      	movs	r4, #0
 8008a94:	b9b5      	cbnz	r5, 8008ac4 <ai_platform_network_process+0x378>
 8008a96:	e03b      	b.n	8008b10 <ai_platform_network_process+0x3c4>
 8008a98:	f859 300a 	ldr.w	r3, [r9, sl]
 8008a9c:	eb01 020c 	add.w	r2, r1, ip
 8008aa0:	429a      	cmp	r2, r3
 8008aa2:	bf24      	itt	cs
 8008aa4:	f8d8 200c 	ldrcs.w	r2, [r8, #12]
 8008aa8:	1a9a      	subcs	r2, r3, r2
 8008aaa:	f8c8 2004 	str.w	r2, [r8, #4]
 8008aae:	6981      	ldr	r1, [r0, #24]
 8008ab0:	e9d1 3702 	ldrd	r3, r7, [r1, #8]
 8008ab4:	1bdb      	subs	r3, r3, r7
 8008ab6:	441a      	add	r2, r3
 8008ab8:	608a      	str	r2, [r1, #8]
 8008aba:	6983      	ldr	r3, [r0, #24]
 8008abc:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8008ac0:	60da      	str	r2, [r3, #12]
 8008ac2:	3401      	adds	r4, #1
 8008ac4:	882b      	ldrh	r3, [r5, #0]
 8008ac6:	42a3      	cmp	r3, r4
 8008ac8:	d922      	bls.n	8008b10 <ai_platform_network_process+0x3c4>
 8008aca:	686b      	ldr	r3, [r5, #4]
 8008acc:	b303      	cbz	r3, 8008b10 <ai_platform_network_process+0x3c4>
 8008ace:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8008ad2:	b1e8      	cbz	r0, 8008b10 <ai_platform_network_process+0x3c4>
 8008ad4:	68ab      	ldr	r3, [r5, #8]
 8008ad6:	6982      	ldr	r2, [r0, #24]
 8008ad8:	f8d3 9000 	ldr.w	r9, [r3]
 8008adc:	6813      	ldr	r3, [r2, #0]
 8008ade:	eb09 1804 	add.w	r8, r9, r4, lsl #4
 8008ae2:	009b      	lsls	r3, r3, #2
 8008ae4:	e9d8 1c01 	ldrd	r1, ip, [r8, #4]
 8008ae8:	ea4f 1a04 	mov.w	sl, r4, lsl #4
 8008aec:	d5d4      	bpl.n	8008a98 <ai_platform_network_process+0x34c>
 8008aee:	6890      	ldr	r0, [r2, #8]
 8008af0:	4662      	mov	r2, ip
 8008af2:	f002 fd3b 	bl	800b56c <st_int8_copy>
 8008af6:	e9d8 3101 	ldrd	r3, r1, [r8, #4]
 8008afa:	f859 200a 	ldr.w	r2, [r9, sl]
 8008afe:	440b      	add	r3, r1
 8008b00:	4293      	cmp	r3, r2
 8008b02:	bf24      	itt	cs
 8008b04:	f8d8 300c 	ldrcs.w	r3, [r8, #12]
 8008b08:	1ad3      	subcs	r3, r2, r3
 8008b0a:	f8c8 3004 	str.w	r3, [r8, #4]
 8008b0e:	e7d8      	b.n	8008ac2 <ai_platform_network_process+0x376>
 8008b10:	f8bb 001a 	ldrh.w	r0, [fp, #26]
 8008b14:	f8bb 3018 	ldrh.w	r3, [fp, #24]
 8008b18:	3001      	adds	r0, #1
 8008b1a:	b280      	uxth	r0, r0
 8008b1c:	4283      	cmp	r3, r0
 8008b1e:	f8ab 001a 	strh.w	r0, [fp, #26]
 8008b22:	d881      	bhi.n	8008a28 <ai_platform_network_process+0x2dc>
 8008b24:	b005      	add	sp, #20
 8008b26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b2a:	461e      	mov	r6, r3
 8008b2c:	4698      	mov	r8, r3
 8008b2e:	e776      	b.n	8008a1e <ai_platform_network_process+0x2d2>
 8008b30:	f04f 0800 	mov.w	r8, #0
 8008b34:	e773      	b.n	8008a1e <ai_platform_network_process+0x2d2>
 8008b36:	9f02      	ldr	r7, [sp, #8]
 8008b38:	e738      	b.n	80089ac <ai_platform_network_process+0x260>
 8008b3a:	9f02      	ldr	r7, [sp, #8]
 8008b3c:	2221      	movs	r2, #33	@ 0x21
 8008b3e:	2112      	movs	r1, #18
 8008b40:	f107 000c 	add.w	r0, r7, #12
 8008b44:	f000 f826 	bl	8008b94 <core_set_error>
 8008b48:	e736      	b.n	80089b8 <ai_platform_network_process+0x26c>
 8008b4a:	9f02      	ldr	r7, [sp, #8]
 8008b4c:	2219      	movs	r2, #25
 8008b4e:	2112      	movs	r1, #18
 8008b50:	f107 000c 	add.w	r0, r7, #12
 8008b54:	f000 f81e 	bl	8008b94 <core_set_error>
 8008b58:	e72e      	b.n	80089b8 <ai_platform_network_process+0x26c>
 8008b5a:	2217      	movs	r2, #23
 8008b5c:	2113      	movs	r1, #19
 8008b5e:	f107 000c 	add.w	r0, r7, #12
 8008b62:	f000 f817 	bl	8008b94 <core_set_error>
 8008b66:	e727      	b.n	80089b8 <ai_platform_network_process+0x26c>
 8008b68:	2219      	movs	r2, #25
 8008b6a:	2113      	movs	r1, #19
 8008b6c:	f107 000c 	add.w	r0, r7, #12
 8008b70:	f000 f810 	bl	8008b94 <core_set_error>
 8008b74:	e720      	b.n	80089b8 <ai_platform_network_process+0x26c>
 8008b76:	2221      	movs	r2, #33	@ 0x21
 8008b78:	2113      	movs	r1, #19
 8008b7a:	f107 000c 	add.w	r0, r7, #12
 8008b7e:	f000 f809 	bl	8008b94 <core_set_error>
 8008b82:	e719      	b.n	80089b8 <ai_platform_network_process+0x26c>

08008b84 <core_init>:
 8008b84:	2001      	movs	r0, #1
 8008b86:	4770      	bx	lr

08008b88 <core_get_error>:
 8008b88:	4603      	mov	r3, r0
 8008b8a:	2200      	movs	r2, #0
 8008b8c:	6800      	ldr	r0, [r0, #0]
 8008b8e:	601a      	str	r2, [r3, #0]
 8008b90:	4770      	bx	lr
 8008b92:	bf00      	nop

08008b94 <core_set_error>:
 8008b94:	4603      	mov	r3, r0
 8008b96:	7800      	ldrb	r0, [r0, #0]
 8008b98:	b108      	cbz	r0, 8008b9e <core_set_error+0xa>
 8008b9a:	2000      	movs	r0, #0
 8008b9c:	4770      	bx	lr
 8008b9e:	7019      	strb	r1, [r3, #0]
 8008ba0:	6819      	ldr	r1, [r3, #0]
 8008ba2:	f362 211f 	bfi	r1, r2, #8, #24
 8008ba6:	2001      	movs	r0, #1
 8008ba8:	6019      	str	r1, [r3, #0]
 8008baa:	4770      	bx	lr

08008bac <ai_check_custom_types>:
 8008bac:	b082      	sub	sp, #8
 8008bae:	4b13      	ldr	r3, [pc, #76]	@ (8008bfc <ai_check_custom_types+0x50>)
 8008bb0:	9301      	str	r3, [sp, #4]
 8008bb2:	b118      	cbz	r0, 8008bbc <ai_check_custom_types+0x10>
 8008bb4:	7803      	ldrb	r3, [r0, #0]
 8008bb6:	2b03      	cmp	r3, #3
 8008bb8:	d002      	beq.n	8008bc0 <ai_check_custom_types+0x14>
 8008bba:	2000      	movs	r0, #0
 8008bbc:	b002      	add	sp, #8
 8008bbe:	4770      	bx	lr
 8008bc0:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8008bc4:	4293      	cmp	r3, r2
 8008bc6:	d004      	beq.n	8008bd2 <ai_check_custom_types+0x26>
 8008bc8:	2001      	movs	r0, #1
 8008bca:	f080 0001 	eor.w	r0, r0, #1
 8008bce:	b002      	add	sp, #8
 8008bd0:	4770      	bx	lr
 8008bd2:	7842      	ldrb	r2, [r0, #1]
 8008bd4:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8008bd8:	429a      	cmp	r2, r3
 8008bda:	f100 0001 	add.w	r0, r0, #1
 8008bde:	d1f3      	bne.n	8008bc8 <ai_check_custom_types+0x1c>
 8008be0:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 8008be4:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8008be8:	429a      	cmp	r2, r3
 8008bea:	d1ed      	bne.n	8008bc8 <ai_check_custom_types+0x1c>
 8008bec:	7842      	ldrb	r2, [r0, #1]
 8008bee:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8008bf2:	429a      	cmp	r2, r3
 8008bf4:	d1e8      	bne.n	8008bc8 <ai_check_custom_types+0x1c>
 8008bf6:	2000      	movs	r0, #0
 8008bf8:	e7e7      	b.n	8008bca <ai_check_custom_types+0x1e>
 8008bfa:	bf00      	nop
 8008bfc:	84048403 	.word	0x84048403

08008c00 <ai_layers_init_all>:
 8008c00:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8008c02:	4601      	mov	r1, r0
 8008c04:	b153      	cbz	r3, 8008c1c <ai_layers_init_all+0x1c>
 8008c06:	2000      	movs	r0, #0
 8008c08:	461a      	mov	r2, r3
 8008c0a:	60d9      	str	r1, [r3, #12]
 8008c0c:	691b      	ldr	r3, [r3, #16]
 8008c0e:	4293      	cmp	r3, r2
 8008c10:	f100 0001 	add.w	r0, r0, #1
 8008c14:	d003      	beq.n	8008c1e <ai_layers_init_all+0x1e>
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d1f6      	bne.n	8008c08 <ai_layers_init_all+0x8>
 8008c1a:	4770      	bx	lr
 8008c1c:	4618      	mov	r0, r3
 8008c1e:	4770      	bx	lr

08008c20 <ai_layers_post_init_all>:
 8008c20:	b538      	push	{r3, r4, r5, lr}
 8008c22:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 8008c24:	b1b4      	cbz	r4, 8008c54 <ai_layers_post_init_all+0x34>
 8008c26:	6863      	ldr	r3, [r4, #4]
 8008c28:	07db      	lsls	r3, r3, #31
 8008c2a:	f04f 0500 	mov.w	r5, #0
 8008c2e:	d504      	bpl.n	8008c3a <ai_layers_post_init_all+0x1a>
 8008c30:	6a23      	ldr	r3, [r4, #32]
 8008c32:	4620      	mov	r0, r4
 8008c34:	b10b      	cbz	r3, 8008c3a <ai_layers_post_init_all+0x1a>
 8008c36:	4798      	blx	r3
 8008c38:	3501      	adds	r5, #1
 8008c3a:	6923      	ldr	r3, [r4, #16]
 8008c3c:	42a3      	cmp	r3, r4
 8008c3e:	d007      	beq.n	8008c50 <ai_layers_post_init_all+0x30>
 8008c40:	b133      	cbz	r3, 8008c50 <ai_layers_post_init_all+0x30>
 8008c42:	461c      	mov	r4, r3
 8008c44:	6863      	ldr	r3, [r4, #4]
 8008c46:	07db      	lsls	r3, r3, #31
 8008c48:	d4f2      	bmi.n	8008c30 <ai_layers_post_init_all+0x10>
 8008c4a:	6923      	ldr	r3, [r4, #16]
 8008c4c:	42a3      	cmp	r3, r4
 8008c4e:	d1f7      	bne.n	8008c40 <ai_layers_post_init_all+0x20>
 8008c50:	4628      	mov	r0, r5
 8008c52:	bd38      	pop	{r3, r4, r5, pc}
 8008c54:	4625      	mov	r5, r4
 8008c56:	4628      	mov	r0, r5
 8008c58:	bd38      	pop	{r3, r4, r5, pc}
 8008c5a:	bf00      	nop

08008c5c <ai_layers_forward_all>:
 8008c5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c60:	f8d0 8040 	ldr.w	r8, [r0, #64]	@ 0x40
 8008c64:	6b85      	ldr	r5, [r0, #56]	@ 0x38
 8008c66:	63c5      	str	r5, [r0, #60]	@ 0x3c
 8008c68:	4604      	mov	r4, r0
 8008c6a:	f1b8 0f00 	cmp.w	r8, #0
 8008c6e:	d02a      	beq.n	8008cc6 <ai_layers_forward_all+0x6a>
 8008c70:	b32d      	cbz	r5, 8008cbe <ai_layers_forward_all+0x62>
 8008c72:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 8008c74:	4629      	mov	r1, r5
 8008c76:	2001      	movs	r0, #1
 8008c78:	47c0      	blx	r8
 8008c7a:	6be6      	ldr	r6, [r4, #60]	@ 0x3c
 8008c7c:	b1fe      	cbz	r6, 8008cbe <ai_layers_forward_all+0x62>
 8008c7e:	2700      	movs	r7, #0
 8008c80:	4631      	mov	r1, r6
 8008c82:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8008c84:	2002      	movs	r0, #2
 8008c86:	47c0      	blx	r8
 8008c88:	6be5      	ldr	r5, [r4, #60]	@ 0x3c
 8008c8a:	4628      	mov	r0, r5
 8008c8c:	696b      	ldr	r3, [r5, #20]
 8008c8e:	4798      	blx	r3
 8008c90:	692e      	ldr	r6, [r5, #16]
 8008c92:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8008c94:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8008c96:	42b5      	cmp	r5, r6
 8008c98:	f04f 0003 	mov.w	r0, #3
 8008c9c:	d007      	beq.n	8008cae <ai_layers_forward_all+0x52>
 8008c9e:	47c0      	blx	r8
 8008ca0:	3701      	adds	r7, #1
 8008ca2:	63e6      	str	r6, [r4, #60]	@ 0x3c
 8008ca4:	2e00      	cmp	r6, #0
 8008ca6:	d1eb      	bne.n	8008c80 <ai_layers_forward_all+0x24>
 8008ca8:	4638      	mov	r0, r7
 8008caa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008cae:	2003      	movs	r0, #3
 8008cb0:	47c0      	blx	r8
 8008cb2:	2300      	movs	r3, #0
 8008cb4:	3701      	adds	r7, #1
 8008cb6:	63e3      	str	r3, [r4, #60]	@ 0x3c
 8008cb8:	4638      	mov	r0, r7
 8008cba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008cbe:	2700      	movs	r7, #0
 8008cc0:	4638      	mov	r0, r7
 8008cc2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008cc6:	2d00      	cmp	r5, #0
 8008cc8:	d0f9      	beq.n	8008cbe <ai_layers_forward_all+0x62>
 8008cca:	4647      	mov	r7, r8
 8008ccc:	696b      	ldr	r3, [r5, #20]
 8008cce:	4628      	mov	r0, r5
 8008cd0:	4798      	blx	r3
 8008cd2:	462b      	mov	r3, r5
 8008cd4:	692d      	ldr	r5, [r5, #16]
 8008cd6:	429d      	cmp	r5, r3
 8008cd8:	d004      	beq.n	8008ce4 <ai_layers_forward_all+0x88>
 8008cda:	63e5      	str	r5, [r4, #60]	@ 0x3c
 8008cdc:	3701      	adds	r7, #1
 8008cde:	2d00      	cmp	r5, #0
 8008ce0:	d1f4      	bne.n	8008ccc <ai_layers_forward_all+0x70>
 8008ce2:	e7e1      	b.n	8008ca8 <ai_layers_forward_all+0x4c>
 8008ce4:	2300      	movs	r3, #0
 8008ce6:	63e3      	str	r3, [r4, #60]	@ 0x3c
 8008ce8:	3701      	adds	r7, #1
 8008cea:	e7dd      	b.n	8008ca8 <ai_layers_forward_all+0x4c>

08008cec <forward_conv2d_if32of32wf32>:
 8008cec:	6982      	ldr	r2, [r0, #24]
 8008cee:	8813      	ldrh	r3, [r2, #0]
 8008cf0:	b90b      	cbnz	r3, 8008cf6 <forward_conv2d_if32of32wf32+0xa>
 8008cf2:	685b      	ldr	r3, [r3, #4]
 8008cf4:	deff      	udf	#255	@ 0xff
 8008cf6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cfa:	6857      	ldr	r7, [r2, #4]
 8008cfc:	687a      	ldr	r2, [r7, #4]
 8008cfe:	b0a3      	sub	sp, #140	@ 0x8c
 8008d00:	4686      	mov	lr, r0
 8008d02:	b102      	cbz	r2, 8008d06 <forward_conv2d_if32of32wf32+0x1a>
 8008d04:	6812      	ldr	r2, [r2, #0]
 8008d06:	2b01      	cmp	r3, #1
 8008d08:	f000 80bf 	beq.w	8008e8a <forward_conv2d_if32of32wf32+0x19e>
 8008d0c:	6938      	ldr	r0, [r7, #16]
 8008d0e:	b100      	cbz	r0, 8008d12 <forward_conv2d_if32of32wf32+0x26>
 8008d10:	6800      	ldr	r0, [r0, #0]
 8008d12:	2b02      	cmp	r3, #2
 8008d14:	f000 80b4 	beq.w	8008e80 <forward_conv2d_if32of32wf32+0x194>
 8008d18:	69fe      	ldr	r6, [r7, #28]
 8008d1a:	2e00      	cmp	r6, #0
 8008d1c:	f000 80b3 	beq.w	8008e86 <forward_conv2d_if32of32wf32+0x19a>
 8008d20:	8b39      	ldrh	r1, [r7, #24]
 8008d22:	6834      	ldr	r4, [r6, #0]
 8008d24:	2901      	cmp	r1, #1
 8008d26:	f240 80b3 	bls.w	8008e90 <forward_conv2d_if32of32wf32+0x1a4>
 8008d2a:	6876      	ldr	r6, [r6, #4]
 8008d2c:	f8d2 800c 	ldr.w	r8, [r2, #12]
 8008d30:	6992      	ldr	r2, [r2, #24]
 8008d32:	f8d0 900c 	ldr.w	r9, [r0, #12]
 8008d36:	6892      	ldr	r2, [r2, #8]
 8008d38:	68e1      	ldr	r1, [r4, #12]
 8008d3a:	9220      	str	r2, [sp, #128]	@ 0x80
 8008d3c:	69a2      	ldr	r2, [r4, #24]
 8008d3e:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8008d42:	9413      	str	r4, [sp, #76]	@ 0x4c
 8008d44:	f8d9 4004 	ldr.w	r4, [r9, #4]
 8008d48:	9415      	str	r4, [sp, #84]	@ 0x54
 8008d4a:	f8d9 400c 	ldr.w	r4, [r9, #12]
 8008d4e:	9416      	str	r4, [sp, #88]	@ 0x58
 8008d50:	f8d9 4008 	ldr.w	r4, [r9, #8]
 8008d54:	9417      	str	r4, [sp, #92]	@ 0x5c
 8008d56:	f8d8 400c 	ldr.w	r4, [r8, #12]
 8008d5a:	9418      	str	r4, [sp, #96]	@ 0x60
 8008d5c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008d60:	f8de c03c 	ldr.w	ip, [lr, #60]	@ 0x3c
 8008d64:	9419      	str	r4, [sp, #100]	@ 0x64
 8008d66:	f8be 402c 	ldrh.w	r4, [lr, #44]	@ 0x2c
 8008d6a:	941a      	str	r4, [sp, #104]	@ 0x68
 8008d6c:	e9de 5a0c 	ldrd	r5, sl, [lr, #48]	@ 0x30
 8008d70:	f8de 401c 	ldr.w	r4, [lr, #28]
 8008d74:	941f      	str	r4, [sp, #124]	@ 0x7c
 8008d76:	f8bc 4000 	ldrh.w	r4, [ip]
 8008d7a:	941b      	str	r4, [sp, #108]	@ 0x6c
 8008d7c:	f8bc 4004 	ldrh.w	r4, [ip, #4]
 8008d80:	941c      	str	r4, [sp, #112]	@ 0x70
 8008d82:	b2ac      	uxth	r4, r5
 8008d84:	f8be b028 	ldrh.w	fp, [lr, #40]	@ 0x28
 8008d88:	e9d1 9801 	ldrd	r9, r8, [r1, #4]
 8008d8c:	941d      	str	r4, [sp, #116]	@ 0x74
 8008d8e:	fa1f f48a 	uxth.w	r4, sl
 8008d92:	6891      	ldr	r1, [r2, #8]
 8008d94:	941e      	str	r4, [sp, #120]	@ 0x78
 8008d96:	b10e      	cbz	r6, 8008d9c <forward_conv2d_if32of32wf32+0xb0>
 8008d98:	69b6      	ldr	r6, [r6, #24]
 8008d9a:	68b6      	ldr	r6, [r6, #8]
 8008d9c:	6980      	ldr	r0, [r0, #24]
 8008d9e:	fa1f f48a 	uxth.w	r4, sl
 8008da2:	6880      	ldr	r0, [r0, #8]
 8008da4:	9014      	str	r0, [sp, #80]	@ 0x50
 8008da6:	b2ad      	uxth	r5, r5
 8008da8:	f108 30ff 	add.w	r0, r8, #4294967295	@ 0xffffffff
 8008dac:	3c01      	subs	r4, #1
 8008dae:	3d01      	subs	r5, #1
 8008db0:	fb00 8404 	mla	r4, r0, r4, r8
 8008db4:	2b03      	cmp	r3, #3
 8008db6:	f109 30ff 	add.w	r0, r9, #4294967295	@ 0xffffffff
 8008dba:	fb00 9505 	mla	r5, r0, r5, r9
 8008dbe:	d074      	beq.n	8008eaa <forward_conv2d_if32of32wf32+0x1be>
 8008dc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d03e      	beq.n	8008e44 <forward_conv2d_if32of32wf32+0x158>
 8008dc6:	f8d3 a000 	ldr.w	sl, [r3]
 8008dca:	f1ba 0f00 	cmp.w	sl, #0
 8008dce:	d003      	beq.n	8008dd8 <forward_conv2d_if32of32wf32+0xec>
 8008dd0:	f8da 0018 	ldr.w	r0, [sl, #24]
 8008dd4:	f8d0 a008 	ldr.w	sl, [r0, #8]
 8008dd8:	6858      	ldr	r0, [r3, #4]
 8008dda:	2800      	cmp	r0, #0
 8008ddc:	d033      	beq.n	8008e46 <forward_conv2d_if32of32wf32+0x15a>
 8008dde:	6983      	ldr	r3, [r0, #24]
 8008de0:	f8d2 c000 	ldr.w	ip, [r2]
 8008de4:	689f      	ldr	r7, [r3, #8]
 8008de6:	f3cc 4343 	ubfx	r3, ip, #17, #4
 8008dea:	2b08      	cmp	r3, #8
 8008dec:	d052      	beq.n	8008e94 <forward_conv2d_if32of32wf32+0x1a8>
 8008dee:	2f00      	cmp	r7, #0
 8008df0:	bf08      	it	eq
 8008df2:	460f      	moveq	r7, r1
 8008df4:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8008df6:	9914      	ldr	r1, [sp, #80]	@ 0x50
 8008df8:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8008dfa:	940d      	str	r4, [sp, #52]	@ 0x34
 8008dfc:	e9cd b30b 	strd	fp, r3, [sp, #44]	@ 0x2c
 8008e00:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8008e02:	930a      	str	r3, [sp, #40]	@ 0x28
 8008e04:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8008e06:	f8cd 901c 	str.w	r9, [sp, #28]
 8008e0a:	e9cd 8308 	strd	r8, r3, [sp, #32]
 8008e0e:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008e10:	9306      	str	r3, [sp, #24]
 8008e12:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008e14:	9305      	str	r3, [sp, #20]
 8008e16:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 8008e18:	9304      	str	r3, [sp, #16]
 8008e1a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008e1c:	9303      	str	r3, [sp, #12]
 8008e1e:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8008e20:	9302      	str	r3, [sp, #8]
 8008e22:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008e24:	950e      	str	r5, [sp, #56]	@ 0x38
 8008e26:	e9cd a300 	strd	sl, r3, [sp]
 8008e2a:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8008e2c:	9311      	str	r3, [sp, #68]	@ 0x44
 8008e2e:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8008e30:	9310      	str	r3, [sp, #64]	@ 0x40
 8008e32:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008e34:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008e36:	463a      	mov	r2, r7
 8008e38:	4633      	mov	r3, r6
 8008e3a:	f000 fb79 	bl	8009530 <forward_lite_conv2d_if32of32wf32>
 8008e3e:	b023      	add	sp, #140	@ 0x8c
 8008e40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e44:	469a      	mov	sl, r3
 8008e46:	6810      	ldr	r0, [r2, #0]
 8008e48:	f3c0 4343 	ubfx	r3, r0, #17, #4
 8008e4c:	2b08      	cmp	r3, #8
 8008e4e:	d001      	beq.n	8008e54 <forward_conv2d_if32of32wf32+0x168>
 8008e50:	460f      	mov	r7, r1
 8008e52:	e7cf      	b.n	8008df4 <forward_conv2d_if32of32wf32+0x108>
 8008e54:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 8008e58:	68d2      	ldr	r2, [r2, #12]
 8008e5a:	f3c0 5041 	ubfx	r0, r0, #21, #2
 8008e5e:	4103      	asrs	r3, r0
 8008e60:	b29b      	uxth	r3, r3
 8008e62:	2a00      	cmp	r2, #0
 8008e64:	d0f4      	beq.n	8008e50 <forward_conv2d_if32of32wf32+0x164>
 8008e66:	2700      	movs	r7, #0
 8008e68:	4638      	mov	r0, r7
 8008e6a:	6980      	ldr	r0, [r0, #24]
 8008e6c:	9121      	str	r1, [sp, #132]	@ 0x84
 8008e6e:	6840      	ldr	r0, [r0, #4]
 8008e70:	9001      	str	r0, [sp, #4]
 8008e72:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 8008e74:	9000      	str	r0, [sp, #0]
 8008e76:	4638      	mov	r0, r7
 8008e78:	f001 ff1a 	bl	800acb0 <lite_decompress_ilutof32>
 8008e7c:	9921      	ldr	r1, [sp, #132]	@ 0x84
 8008e7e:	e7b6      	b.n	8008dee <forward_conv2d_if32of32wf32+0x102>
 8008e80:	2300      	movs	r3, #0
 8008e82:	685b      	ldr	r3, [r3, #4]
 8008e84:	deff      	udf	#255	@ 0xff
 8008e86:	4634      	mov	r4, r6
 8008e88:	e750      	b.n	8008d2c <forward_conv2d_if32of32wf32+0x40>
 8008e8a:	2300      	movs	r3, #0
 8008e8c:	685b      	ldr	r3, [r3, #4]
 8008e8e:	deff      	udf	#255	@ 0xff
 8008e90:	2600      	movs	r6, #0
 8008e92:	e74b      	b.n	8008d2c <forward_conv2d_if32of32wf32+0x40>
 8008e94:	68d2      	ldr	r2, [r2, #12]
 8008e96:	2a00      	cmp	r2, #0
 8008e98:	d0a9      	beq.n	8008dee <forward_conv2d_if32of32wf32+0x102>
 8008e9a:	f3cc 13c6 	ubfx	r3, ip, #7, #7
 8008e9e:	f3cc 5c41 	ubfx	ip, ip, #21, #2
 8008ea2:	fa43 f30c 	asr.w	r3, r3, ip
 8008ea6:	b29b      	uxth	r3, r3
 8008ea8:	e7df      	b.n	8008e6a <forward_conv2d_if32of32wf32+0x17e>
 8008eaa:	2300      	movs	r3, #0
 8008eac:	685b      	ldr	r3, [r3, #4]
 8008eae:	deff      	udf	#255	@ 0xff

08008eb0 <forward_dw_if32of32wf32>:
 8008eb0:	6982      	ldr	r2, [r0, #24]
 8008eb2:	8813      	ldrh	r3, [r2, #0]
 8008eb4:	b90b      	cbnz	r3, 8008eba <forward_dw_if32of32wf32+0xa>
 8008eb6:	685b      	ldr	r3, [r3, #4]
 8008eb8:	deff      	udf	#255	@ 0xff
 8008eba:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ebe:	4686      	mov	lr, r0
 8008ec0:	6850      	ldr	r0, [r2, #4]
 8008ec2:	6841      	ldr	r1, [r0, #4]
 8008ec4:	b0a1      	sub	sp, #132	@ 0x84
 8008ec6:	b101      	cbz	r1, 8008eca <forward_dw_if32of32wf32+0x1a>
 8008ec8:	6809      	ldr	r1, [r1, #0]
 8008eca:	2b01      	cmp	r3, #1
 8008ecc:	f000 80a4 	beq.w	8009018 <forward_dw_if32of32wf32+0x168>
 8008ed0:	6902      	ldr	r2, [r0, #16]
 8008ed2:	b102      	cbz	r2, 8008ed6 <forward_dw_if32of32wf32+0x26>
 8008ed4:	6812      	ldr	r2, [r2, #0]
 8008ed6:	2b02      	cmp	r3, #2
 8008ed8:	f000 8083 	beq.w	8008fe2 <forward_dw_if32of32wf32+0x132>
 8008edc:	69c6      	ldr	r6, [r0, #28]
 8008ede:	2e00      	cmp	r6, #0
 8008ee0:	f000 8098 	beq.w	8009014 <forward_dw_if32of32wf32+0x164>
 8008ee4:	8b05      	ldrh	r5, [r0, #24]
 8008ee6:	6834      	ldr	r4, [r6, #0]
 8008ee8:	2d01      	cmp	r5, #1
 8008eea:	f240 8098 	bls.w	800901e <forward_dw_if32of32wf32+0x16e>
 8008eee:	6876      	ldr	r6, [r6, #4]
 8008ef0:	f8d1 800c 	ldr.w	r8, [r1, #12]
 8008ef4:	6989      	ldr	r1, [r1, #24]
 8008ef6:	68e7      	ldr	r7, [r4, #12]
 8008ef8:	6889      	ldr	r1, [r1, #8]
 8008efa:	911f      	str	r1, [sp, #124]	@ 0x7c
 8008efc:	69a1      	ldr	r1, [r4, #24]
 8008efe:	f8d2 900c 	ldr.w	r9, [r2, #12]
 8008f02:	f8de c03c 	ldr.w	ip, [lr, #60]	@ 0x3c
 8008f06:	f8d8 a004 	ldr.w	sl, [r8, #4]
 8008f0a:	e9de 540c 	ldrd	r5, r4, [lr, #48]	@ 0x30
 8008f0e:	9413      	str	r4, [sp, #76]	@ 0x4c
 8008f10:	f8d9 4004 	ldr.w	r4, [r9, #4]
 8008f14:	9414      	str	r4, [sp, #80]	@ 0x50
 8008f16:	f8d9 400c 	ldr.w	r4, [r9, #12]
 8008f1a:	9415      	str	r4, [sp, #84]	@ 0x54
 8008f1c:	f8d9 4008 	ldr.w	r4, [r9, #8]
 8008f20:	9416      	str	r4, [sp, #88]	@ 0x58
 8008f22:	f8d8 400c 	ldr.w	r4, [r8, #12]
 8008f26:	9417      	str	r4, [sp, #92]	@ 0x5c
 8008f28:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008f2c:	9418      	str	r4, [sp, #96]	@ 0x60
 8008f2e:	f8be 4028 	ldrh.w	r4, [lr, #40]	@ 0x28
 8008f32:	9419      	str	r4, [sp, #100]	@ 0x64
 8008f34:	f8be 402c 	ldrh.w	r4, [lr, #44]	@ 0x2c
 8008f38:	941a      	str	r4, [sp, #104]	@ 0x68
 8008f3a:	f8de 401c 	ldr.w	r4, [lr, #28]
 8008f3e:	941e      	str	r4, [sp, #120]	@ 0x78
 8008f40:	f8bc 4000 	ldrh.w	r4, [ip]
 8008f44:	941b      	str	r4, [sp, #108]	@ 0x6c
 8008f46:	f8bc 4004 	ldrh.w	r4, [ip, #4]
 8008f4a:	941c      	str	r4, [sp, #112]	@ 0x70
 8008f4c:	e9d7 7801 	ldrd	r7, r8, [r7, #4]
 8008f50:	f8bd 404c 	ldrh.w	r4, [sp, #76]	@ 0x4c
 8008f54:	f8d1 9008 	ldr.w	r9, [r1, #8]
 8008f58:	941d      	str	r4, [sp, #116]	@ 0x74
 8008f5a:	fa1f fb85 	uxth.w	fp, r5
 8008f5e:	b10e      	cbz	r6, 8008f64 <forward_dw_if32of32wf32+0xb4>
 8008f60:	69b6      	ldr	r6, [r6, #24]
 8008f62:	68b6      	ldr	r6, [r6, #8]
 8008f64:	6992      	ldr	r2, [r2, #24]
 8008f66:	f8bd 404c 	ldrh.w	r4, [sp, #76]	@ 0x4c
 8008f6a:	6892      	ldr	r2, [r2, #8]
 8008f6c:	9213      	str	r2, [sp, #76]	@ 0x4c
 8008f6e:	b2ad      	uxth	r5, r5
 8008f70:	f108 32ff 	add.w	r2, r8, #4294967295	@ 0xffffffff
 8008f74:	3c01      	subs	r4, #1
 8008f76:	3d01      	subs	r5, #1
 8008f78:	fb02 8404 	mla	r4, r2, r4, r8
 8008f7c:	2b03      	cmp	r3, #3
 8008f7e:	f107 32ff 	add.w	r2, r7, #4294967295	@ 0xffffffff
 8008f82:	fb02 7505 	mla	r5, r2, r5, r7
 8008f86:	d04c      	beq.n	8009022 <forward_dw_if32of32wf32+0x172>
 8008f88:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 8008f8a:	b100      	cbz	r0, 8008f8e <forward_dw_if32of32wf32+0xde>
 8008f8c:	6800      	ldr	r0, [r0, #0]
 8008f8e:	680b      	ldr	r3, [r1, #0]
 8008f90:	f3c3 4243 	ubfx	r2, r3, #17, #4
 8008f94:	2a08      	cmp	r2, #8
 8008f96:	d027      	beq.n	8008fe8 <forward_dw_if32of32wf32+0x138>
 8008f98:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8008f9a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008f9c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008f9e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008fa0:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8008fa2:	9309      	str	r3, [sp, #36]	@ 0x24
 8008fa4:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8008fa6:	940c      	str	r4, [sp, #48]	@ 0x30
 8008fa8:	e9cd 8307 	strd	r8, r3, [sp, #28]
 8008fac:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8008fae:	9305      	str	r3, [sp, #20]
 8008fb0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008fb2:	9304      	str	r3, [sp, #16]
 8008fb4:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008fb6:	9303      	str	r3, [sp, #12]
 8008fb8:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 8008fba:	9302      	str	r3, [sp, #8]
 8008fbc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008fbe:	9c1d      	ldr	r4, [sp, #116]	@ 0x74
 8008fc0:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8008fc2:	981f      	ldr	r0, [sp, #124]	@ 0x7c
 8008fc4:	9706      	str	r7, [sp, #24]
 8008fc6:	e9cd a300 	strd	sl, r3, [sp]
 8008fca:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8008fcc:	9310      	str	r3, [sp, #64]	@ 0x40
 8008fce:	464a      	mov	r2, r9
 8008fd0:	4633      	mov	r3, r6
 8008fd2:	e9cd 5b0d 	strd	r5, fp, [sp, #52]	@ 0x34
 8008fd6:	940f      	str	r4, [sp, #60]	@ 0x3c
 8008fd8:	f000 fd7e 	bl	8009ad8 <forward_lite_dw_if32of32wf32>
 8008fdc:	b021      	add	sp, #132	@ 0x84
 8008fde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008fe2:	2300      	movs	r3, #0
 8008fe4:	685b      	ldr	r3, [r3, #4]
 8008fe6:	deff      	udf	#255	@ 0xff
 8008fe8:	68ca      	ldr	r2, [r1, #12]
 8008fea:	2a00      	cmp	r2, #0
 8008fec:	d0d4      	beq.n	8008f98 <forward_dw_if32of32wf32+0xe8>
 8008fee:	6981      	ldr	r1, [r0, #24]
 8008ff0:	e9d1 1001 	ldrd	r1, r0, [r1, #4]
 8008ff4:	e9cd a100 	strd	sl, r1, [sp]
 8008ff8:	f3c3 11c6 	ubfx	r1, r3, #7, #7
 8008ffc:	f3c3 5341 	ubfx	r3, r3, #21, #2
 8009000:	fa41 f303 	asr.w	r3, r1, r3
 8009004:	b29b      	uxth	r3, r3
 8009006:	4649      	mov	r1, r9
 8009008:	2800      	cmp	r0, #0
 800900a:	bf18      	it	ne
 800900c:	4681      	movne	r9, r0
 800900e:	f001 fe4f 	bl	800acb0 <lite_decompress_ilutof32>
 8009012:	e7c1      	b.n	8008f98 <forward_dw_if32of32wf32+0xe8>
 8009014:	4634      	mov	r4, r6
 8009016:	e76b      	b.n	8008ef0 <forward_dw_if32of32wf32+0x40>
 8009018:	2300      	movs	r3, #0
 800901a:	685b      	ldr	r3, [r3, #4]
 800901c:	deff      	udf	#255	@ 0xff
 800901e:	2600      	movs	r6, #0
 8009020:	e766      	b.n	8008ef0 <forward_dw_if32of32wf32+0x40>
 8009022:	2300      	movs	r3, #0
 8009024:	685b      	ldr	r3, [r3, #4]
 8009026:	deff      	udf	#255	@ 0xff

08009028 <forward_conv2d_if32of32wf32_nl_pool>:
 8009028:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800902c:	f8d0 c018 	ldr.w	ip, [r0, #24]
 8009030:	b0c3      	sub	sp, #268	@ 0x10c
 8009032:	f8bc 3000 	ldrh.w	r3, [ip]
 8009036:	9321      	str	r3, [sp, #132]	@ 0x84
 8009038:	2b00      	cmp	r3, #0
 800903a:	f000 8137 	beq.w	80092ac <forward_conv2d_if32of32wf32_nl_pool+0x284>
 800903e:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8009042:	f8d3 9004 	ldr.w	r9, [r3, #4]
 8009046:	4604      	mov	r4, r0
 8009048:	f1b9 0f00 	cmp.w	r9, #0
 800904c:	d001      	beq.n	8009052 <forward_conv2d_if32of32wf32_nl_pool+0x2a>
 800904e:	f8d9 9000 	ldr.w	r9, [r9]
 8009052:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8009054:	2a01      	cmp	r2, #1
 8009056:	f000 8128 	beq.w	80092aa <forward_conv2d_if32of32wf32_nl_pool+0x282>
 800905a:	f8d3 8010 	ldr.w	r8, [r3, #16]
 800905e:	f1b8 0f00 	cmp.w	r8, #0
 8009062:	d001      	beq.n	8009068 <forward_conv2d_if32of32wf32_nl_pool+0x40>
 8009064:	f8d8 8000 	ldr.w	r8, [r8]
 8009068:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800906a:	2a02      	cmp	r2, #2
 800906c:	f000 811d 	beq.w	80092aa <forward_conv2d_if32of32wf32_nl_pool+0x282>
 8009070:	69da      	ldr	r2, [r3, #28]
 8009072:	2a00      	cmp	r2, #0
 8009074:	f000 8140 	beq.w	80092f8 <forward_conv2d_if32of32wf32_nl_pool+0x2d0>
 8009078:	8b1b      	ldrh	r3, [r3, #24]
 800907a:	f8d2 b000 	ldr.w	fp, [r2]
 800907e:	2b01      	cmp	r3, #1
 8009080:	f240 8128 	bls.w	80092d4 <forward_conv2d_if32of32wf32_nl_pool+0x2ac>
 8009084:	6853      	ldr	r3, [r2, #4]
 8009086:	9341      	str	r3, [sp, #260]	@ 0x104
 8009088:	f8d2 a008 	ldr.w	sl, [r2, #8]
 800908c:	f8d9 200c 	ldr.w	r2, [r9, #12]
 8009090:	f8d8 100c 	ldr.w	r1, [r8, #12]
 8009094:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009096:	f8db e00c 	ldr.w	lr, [fp, #12]
 800909a:	9022      	str	r0, [sp, #136]	@ 0x88
 800909c:	f9b2 0004 	ldrsh.w	r0, [r2, #4]
 80090a0:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80090a2:	9031      	str	r0, [sp, #196]	@ 0xc4
 80090a4:	f9b1 0004 	ldrsh.w	r0, [r1, #4]
 80090a8:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
 80090aa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80090ac:	f8de 7004 	ldr.w	r7, [lr, #4]
 80090b0:	9032      	str	r0, [sp, #200]	@ 0xc8
 80090b2:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
 80090b6:	f9b1 1008 	ldrsh.w	r1, [r1, #8]
 80090ba:	9527      	str	r5, [sp, #156]	@ 0x9c
 80090bc:	9628      	str	r6, [sp, #160]	@ 0xa0
 80090be:	681d      	ldr	r5, [r3, #0]
 80090c0:	685e      	ldr	r6, [r3, #4]
 80090c2:	972b      	str	r7, [sp, #172]	@ 0xac
 80090c4:	9134      	str	r1, [sp, #208]	@ 0xd0
 80090c6:	f8de 7008 	ldr.w	r7, [lr, #8]
 80090ca:	f9b2 100c 	ldrsh.w	r1, [r2, #12]
 80090ce:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 80090d2:	9529      	str	r5, [sp, #164]	@ 0xa4
 80090d4:	962a      	str	r6, [sp, #168]	@ 0xa8
 80090d6:	9730      	str	r7, [sp, #192]	@ 0xc0
 80090d8:	e9d4 560c 	ldrd	r5, r6, [r4, #48]	@ 0x30
 80090dc:	9033      	str	r0, [sp, #204]	@ 0xcc
 80090de:	9123      	str	r1, [sp, #140]	@ 0x8c
 80090e0:	9224      	str	r2, [sp, #144]	@ 0x90
 80090e2:	689a      	ldr	r2, [r3, #8]
 80090e4:	68db      	ldr	r3, [r3, #12]
 80090e6:	932f      	str	r3, [sp, #188]	@ 0xbc
 80090e8:	f9b4 301c 	ldrsh.w	r3, [r4, #28]
 80090ec:	9339      	str	r3, [sp, #228]	@ 0xe4
 80090ee:	f9b4 3044 	ldrsh.w	r3, [r4, #68]	@ 0x44
 80090f2:	922e      	str	r2, [sp, #184]	@ 0xb8
 80090f4:	933c      	str	r3, [sp, #240]	@ 0xf0
 80090f6:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80090f8:	f9b4 304c 	ldrsh.w	r3, [r4, #76]	@ 0x4c
 80090fc:	933d      	str	r3, [sp, #244]	@ 0xf4
 80090fe:	f9b4 3050 	ldrsh.w	r3, [r4, #80]	@ 0x50
 8009102:	933e      	str	r3, [sp, #248]	@ 0xf8
 8009104:	f9b2 3000 	ldrsh.w	r3, [r2]
 8009108:	933f      	str	r3, [sp, #252]	@ 0xfc
 800910a:	f9b2 3004 	ldrsh.w	r3, [r2, #4]
 800910e:	9340      	str	r3, [sp, #256]	@ 0x100
 8009110:	6a23      	ldr	r3, [r4, #32]
 8009112:	9322      	str	r3, [sp, #136]	@ 0x88
 8009114:	f8bd 309c 	ldrh.w	r3, [sp, #156]	@ 0x9c
 8009118:	9335      	str	r3, [sp, #212]	@ 0xd4
 800911a:	f8bd 30a0 	ldrh.w	r3, [sp, #160]	@ 0xa0
 800911e:	9336      	str	r3, [sp, #216]	@ 0xd8
 8009120:	f8bd 30a4 	ldrh.w	r3, [sp, #164]	@ 0xa4
 8009124:	9337      	str	r3, [sp, #220]	@ 0xdc
 8009126:	f8bd 30a8 	ldrh.w	r3, [sp, #168]	@ 0xa8
 800912a:	9338      	str	r3, [sp, #224]	@ 0xe0
 800912c:	b2ab      	uxth	r3, r5
 800912e:	933a      	str	r3, [sp, #232]	@ 0xe8
 8009130:	b2b3      	uxth	r3, r6
 8009132:	933b      	str	r3, [sp, #236]	@ 0xec
 8009134:	f9bd 30ac 	ldrsh.w	r3, [sp, #172]	@ 0xac
 8009138:	9325      	str	r3, [sp, #148]	@ 0x94
 800913a:	b23b      	sxth	r3, r7
 800913c:	9326      	str	r3, [sp, #152]	@ 0x98
 800913e:	f1ba 0f00 	cmp.w	sl, #0
 8009142:	f000 80b5 	beq.w	80092b0 <forward_conv2d_if32of32wf32_nl_pool+0x288>
 8009146:	f8da 2018 	ldr.w	r2, [sl, #24]
 800914a:	2a00      	cmp	r2, #0
 800914c:	f000 80b9 	beq.w	80092c2 <forward_conv2d_if32of32wf32_nl_pool+0x29a>
 8009150:	6893      	ldr	r3, [r2, #8]
 8009152:	9322      	str	r3, [sp, #136]	@ 0x88
 8009154:	e9d2 0100 	ldrd	r0, r1, [r2]
 8009158:	f002 fb16 	bl	800b788 <ai_array_get_byte_size>
 800915c:	f8da 2018 	ldr.w	r2, [sl, #24]
 8009160:	902c      	str	r0, [sp, #176]	@ 0xb0
 8009162:	2a00      	cmp	r2, #0
 8009164:	f000 80bd 	beq.w	80092e2 <forward_conv2d_if32of32wf32_nl_pool+0x2ba>
 8009168:	e9d2 0100 	ldrd	r0, r1, [r2]
 800916c:	f002 fb0c 	bl	800b788 <ai_array_get_byte_size>
 8009170:	f8d4 c018 	ldr.w	ip, [r4, #24]
 8009174:	902d      	str	r0, [sp, #180]	@ 0xb4
 8009176:	f8bc 3000 	ldrh.w	r3, [ip]
 800917a:	9321      	str	r3, [sp, #132]	@ 0x84
 800917c:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800917e:	f8d9 1018 	ldr.w	r1, [r9, #24]
 8009182:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 8009184:	f8d8 9018 	ldr.w	r9, [r8, #24]
 8009188:	f8d0 8018 	ldr.w	r8, [r0, #24]
 800918c:	6888      	ldr	r0, [r1, #8]
 800918e:	f8d9 1008 	ldr.w	r1, [r9, #8]
 8009192:	f8d8 9008 	ldr.w	r9, [r8, #8]
 8009196:	f8bd a09c 	ldrh.w	sl, [sp, #156]	@ 0x9c
 800919a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800919c:	f8db 2018 	ldr.w	r2, [fp, #24]
 80091a0:	f8bd e0a0 	ldrh.w	lr, [sp, #160]	@ 0xa0
 80091a4:	f8d4 b05c 	ldr.w	fp, [r4, #92]	@ 0x5c
 80091a8:	6892      	ldr	r2, [r2, #8]
 80091aa:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 80091ae:	b2ad      	uxth	r5, r5
 80091b0:	9f2b      	ldr	r7, [sp, #172]	@ 0xac
 80091b2:	3d01      	subs	r5, #1
 80091b4:	fb15 7508 	smlabb	r5, r5, r8, r7
 80091b8:	fa0f f885 	sxth.w	r8, r5
 80091bc:	9d26      	ldr	r5, [sp, #152]	@ 0x98
 80091be:	9f30      	ldr	r7, [sp, #192]	@ 0xc0
 80091c0:	b2b6      	uxth	r6, r6
 80091c2:	3d01      	subs	r5, #1
 80091c4:	3e01      	subs	r6, #1
 80091c6:	fb16 7605 	smlabb	r6, r6, r5, r7
 80091ca:	9d24      	ldr	r5, [sp, #144]	@ 0x90
 80091cc:	9f2a      	ldr	r7, [sp, #168]	@ 0xa8
 80091ce:	eba5 0508 	sub.w	r5, r5, r8
 80091d2:	fa15 f587 	uxtah	r5, r5, r7
 80091d6:	9f2f      	ldr	r7, [sp, #188]	@ 0xbc
 80091d8:	fa15 f587 	uxtah	r5, r5, r7
 80091dc:	9f23      	ldr	r7, [sp, #140]	@ 0x8c
 80091de:	fb95 f5fa 	sdiv	r5, r5, sl
 80091e2:	b236      	sxth	r6, r6
 80091e4:	eba7 0a06 	sub.w	sl, r7, r6
 80091e8:	9f29      	ldr	r7, [sp, #164]	@ 0xa4
 80091ea:	fa1a fa87 	uxtah	sl, sl, r7
 80091ee:	9f2e      	ldr	r7, [sp, #184]	@ 0xb8
 80091f0:	3501      	adds	r5, #1
 80091f2:	2b03      	cmp	r3, #3
 80091f4:	fa1a fa87 	uxtah	sl, sl, r7
 80091f8:	b22d      	sxth	r5, r5
 80091fa:	fb9a fefe 	sdiv	lr, sl, lr
 80091fe:	f8d4 a024 	ldr.w	sl, [r4, #36]	@ 0x24
 8009202:	f9b4 4048 	ldrsh.w	r4, [r4, #72]	@ 0x48
 8009206:	f10e 0e01 	add.w	lr, lr, #1
 800920a:	d94e      	bls.n	80092aa <forward_conv2d_if32of32wf32_nl_pool+0x282>
 800920c:	f8dc 7004 	ldr.w	r7, [ip, #4]
 8009210:	f8d7 c028 	ldr.w	ip, [r7, #40]	@ 0x28
 8009214:	f1bc 0f00 	cmp.w	ip, #0
 8009218:	d06b      	beq.n	80092f2 <forward_conv2d_if32of32wf32_nl_pool+0x2ca>
 800921a:	f8dc 7000 	ldr.w	r7, [ip]
 800921e:	b10f      	cbz	r7, 8009224 <forward_conv2d_if32of32wf32_nl_pool+0x1fc>
 8009220:	69bf      	ldr	r7, [r7, #24]
 8009222:	68bf      	ldr	r7, [r7, #8]
 8009224:	9b3f      	ldr	r3, [sp, #252]	@ 0xfc
 8009226:	931f      	str	r3, [sp, #124]	@ 0x7c
 8009228:	9b40      	ldr	r3, [sp, #256]	@ 0x100
 800922a:	931e      	str	r3, [sp, #120]	@ 0x78
 800922c:	9b3e      	ldr	r3, [sp, #248]	@ 0xf8
 800922e:	931d      	str	r3, [sp, #116]	@ 0x74
 8009230:	9b3d      	ldr	r3, [sp, #244]	@ 0xf4
 8009232:	9513      	str	r5, [sp, #76]	@ 0x4c
 8009234:	e9cd 431b 	strd	r4, r3, [sp, #108]	@ 0x6c
 8009238:	9b3c      	ldr	r3, [sp, #240]	@ 0xf0
 800923a:	960e      	str	r6, [sp, #56]	@ 0x38
 800923c:	e9cd b319 	strd	fp, r3, [sp, #100]	@ 0x64
 8009240:	9b2d      	ldr	r3, [sp, #180]	@ 0xb4
 8009242:	9318      	str	r3, [sp, #96]	@ 0x60
 8009244:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8009246:	9317      	str	r3, [sp, #92]	@ 0x5c
 8009248:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800924a:	e9cd a315 	strd	sl, r3, [sp, #84]	@ 0x54
 800924e:	9b39      	ldr	r3, [sp, #228]	@ 0xe4
 8009250:	9312      	str	r3, [sp, #72]	@ 0x48
 8009252:	9b3b      	ldr	r3, [sp, #236]	@ 0xec
 8009254:	9311      	str	r3, [sp, #68]	@ 0x44
 8009256:	9b3a      	ldr	r3, [sp, #232]	@ 0xe8
 8009258:	e9cd 830f 	strd	r8, r3, [sp, #60]	@ 0x3c
 800925c:	9b36      	ldr	r3, [sp, #216]	@ 0xd8
 800925e:	930d      	str	r3, [sp, #52]	@ 0x34
 8009260:	9b35      	ldr	r3, [sp, #212]	@ 0xd4
 8009262:	930c      	str	r3, [sp, #48]	@ 0x30
 8009264:	9b37      	ldr	r3, [sp, #220]	@ 0xdc
 8009266:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009268:	9b38      	ldr	r3, [sp, #224]	@ 0xe0
 800926a:	930a      	str	r3, [sp, #40]	@ 0x28
 800926c:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800926e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009270:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 8009272:	9308      	str	r3, [sp, #32]
 8009274:	9b33      	ldr	r3, [sp, #204]	@ 0xcc
 8009276:	9307      	str	r3, [sp, #28]
 8009278:	9b34      	ldr	r3, [sp, #208]	@ 0xd0
 800927a:	9306      	str	r3, [sp, #24]
 800927c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800927e:	9305      	str	r3, [sp, #20]
 8009280:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8009282:	9304      	str	r3, [sp, #16]
 8009284:	9b32      	ldr	r3, [sp, #200]	@ 0xc8
 8009286:	9303      	str	r3, [sp, #12]
 8009288:	9b31      	ldr	r3, [sp, #196]	@ 0xc4
 800928a:	e9cd 7301 	strd	r7, r3, [sp, #4]
 800928e:	fa0f f38e 	sxth.w	r3, lr
 8009292:	9314      	str	r3, [sp, #80]	@ 0x50
 8009294:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8009298:	69a4      	ldr	r4, [r4, #24]
 800929a:	68a4      	ldr	r4, [r4, #8]
 800929c:	9400      	str	r4, [sp, #0]
 800929e:	464b      	mov	r3, r9
 80092a0:	f000 fe20 	bl	8009ee4 <forward_lite_conv2d_if32of32wf32_pool>
 80092a4:	b043      	add	sp, #268	@ 0x10c
 80092a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80092aa:	2300      	movs	r3, #0
 80092ac:	685b      	ldr	r3, [r3, #4]
 80092ae:	deff      	udf	#255	@ 0xff
 80092b0:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80092b2:	b193      	cbz	r3, 80092da <forward_conv2d_if32of32wf32_nl_pool+0x2b2>
 80092b4:	689b      	ldr	r3, [r3, #8]
 80092b6:	9322      	str	r3, [sp, #136]	@ 0x88
 80092b8:	2301      	movs	r3, #1
 80092ba:	f8cd a0b0 	str.w	sl, [sp, #176]	@ 0xb0
 80092be:	932d      	str	r3, [sp, #180]	@ 0xb4
 80092c0:	e75c      	b.n	800917c <forward_conv2d_if32of32wf32_nl_pool+0x154>
 80092c2:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80092c4:	b10b      	cbz	r3, 80092ca <forward_conv2d_if32of32wf32_nl_pool+0x2a2>
 80092c6:	689b      	ldr	r3, [r3, #8]
 80092c8:	9322      	str	r3, [sp, #136]	@ 0x88
 80092ca:	2200      	movs	r2, #0
 80092cc:	2301      	movs	r3, #1
 80092ce:	e9cd 232c 	strd	r2, r3, [sp, #176]	@ 0xb0
 80092d2:	e753      	b.n	800917c <forward_conv2d_if32of32wf32_nl_pool+0x154>
 80092d4:	2300      	movs	r3, #0
 80092d6:	9341      	str	r3, [sp, #260]	@ 0x104
 80092d8:	e6d6      	b.n	8009088 <forward_conv2d_if32of32wf32_nl_pool+0x60>
 80092da:	932c      	str	r3, [sp, #176]	@ 0xb0
 80092dc:	2301      	movs	r3, #1
 80092de:	932d      	str	r3, [sp, #180]	@ 0xb4
 80092e0:	e74c      	b.n	800917c <forward_conv2d_if32of32wf32_nl_pool+0x154>
 80092e2:	2301      	movs	r3, #1
 80092e4:	f8d4 c018 	ldr.w	ip, [r4, #24]
 80092e8:	932d      	str	r3, [sp, #180]	@ 0xb4
 80092ea:	f8bc 3000 	ldrh.w	r3, [ip]
 80092ee:	9321      	str	r3, [sp, #132]	@ 0x84
 80092f0:	e744      	b.n	800917c <forward_conv2d_if32of32wf32_nl_pool+0x154>
 80092f2:	f8dc 3018 	ldr.w	r3, [ip, #24]
 80092f6:	deff      	udf	#255	@ 0xff
 80092f8:	68d3      	ldr	r3, [r2, #12]
 80092fa:	deff      	udf	#255	@ 0xff

080092fc <forward_dense>:
 80092fc:	6982      	ldr	r2, [r0, #24]
 80092fe:	8813      	ldrh	r3, [r2, #0]
 8009300:	b90b      	cbnz	r3, 8009306 <forward_dense+0xa>
 8009302:	685b      	ldr	r3, [r3, #4]
 8009304:	deff      	udf	#255	@ 0xff
 8009306:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800930a:	f8d2 a004 	ldr.w	sl, [r2, #4]
 800930e:	f8da 0004 	ldr.w	r0, [sl, #4]
 8009312:	b08e      	sub	sp, #56	@ 0x38
 8009314:	b100      	cbz	r0, 8009318 <forward_dense+0x1c>
 8009316:	6800      	ldr	r0, [r0, #0]
 8009318:	2b01      	cmp	r3, #1
 800931a:	d061      	beq.n	80093e0 <forward_dense+0xe4>
 800931c:	f8da 2010 	ldr.w	r2, [sl, #16]
 8009320:	b102      	cbz	r2, 8009324 <forward_dense+0x28>
 8009322:	6812      	ldr	r2, [r2, #0]
 8009324:	2b02      	cmp	r3, #2
 8009326:	d035      	beq.n	8009394 <forward_dense+0x98>
 8009328:	f8da 501c 	ldr.w	r5, [sl, #28]
 800932c:	2d00      	cmp	r5, #0
 800932e:	d055      	beq.n	80093dc <forward_dense+0xe0>
 8009330:	f8ba 4018 	ldrh.w	r4, [sl, #24]
 8009334:	6829      	ldr	r1, [r5, #0]
 8009336:	2c01      	cmp	r4, #1
 8009338:	d955      	bls.n	80093e6 <forward_dense+0xea>
 800933a:	686d      	ldr	r5, [r5, #4]
 800933c:	698e      	ldr	r6, [r1, #24]
 800933e:	68c4      	ldr	r4, [r0, #12]
 8009340:	68d1      	ldr	r1, [r2, #12]
 8009342:	f8d4 e004 	ldr.w	lr, [r4, #4]
 8009346:	f8d1 9004 	ldr.w	r9, [r1, #4]
 800934a:	e9d1 4702 	ldrd	r4, r7, [r1, #8]
 800934e:	6831      	ldr	r1, [r6, #0]
 8009350:	2b03      	cmp	r3, #3
 8009352:	fb07 f804 	mul.w	r8, r7, r4
 8009356:	f021 4c7e 	bic.w	ip, r1, #4261412864	@ 0xfe000000
 800935a:	d046      	beq.n	80093ea <forward_dense+0xee>
 800935c:	f8da 4028 	ldr.w	r4, [sl, #40]	@ 0x28
 8009360:	b11c      	cbz	r4, 800936a <forward_dense+0x6e>
 8009362:	6824      	ldr	r4, [r4, #0]
 8009364:	b10c      	cbz	r4, 800936a <forward_dense+0x6e>
 8009366:	69a3      	ldr	r3, [r4, #24]
 8009368:	689c      	ldr	r4, [r3, #8]
 800936a:	6983      	ldr	r3, [r0, #24]
 800936c:	6992      	ldr	r2, [r2, #24]
 800936e:	6899      	ldr	r1, [r3, #8]
 8009370:	6890      	ldr	r0, [r2, #8]
 8009372:	b10d      	cbz	r5, 8009378 <forward_dense+0x7c>
 8009374:	69ab      	ldr	r3, [r5, #24]
 8009376:	689d      	ldr	r5, [r3, #8]
 8009378:	4f1d      	ldr	r7, [pc, #116]	@ (80093f0 <forward_dense+0xf4>)
 800937a:	45bc      	cmp	ip, r7
 800937c:	e9d6 2302 	ldrd	r2, r3, [r6, #8]
 8009380:	d022      	beq.n	80093c8 <forward_dense+0xcc>
 8009382:	4e1c      	ldr	r6, [pc, #112]	@ (80093f4 <forward_dense+0xf8>)
 8009384:	45b4      	cmp	ip, r6
 8009386:	d015      	beq.n	80093b4 <forward_dense+0xb8>
 8009388:	4b1b      	ldr	r3, [pc, #108]	@ (80093f8 <forward_dense+0xfc>)
 800938a:	459c      	cmp	ip, r3
 800938c:	d005      	beq.n	800939a <forward_dense+0x9e>
 800938e:	b00e      	add	sp, #56	@ 0x38
 8009390:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009394:	2300      	movs	r3, #0
 8009396:	685b      	ldr	r3, [r3, #4]
 8009398:	deff      	udf	#255	@ 0xff
 800939a:	e9cd 0107 	strd	r0, r1, [sp, #28]
 800939e:	a807      	add	r0, sp, #28
 80093a0:	e9cd 5e0a 	strd	r5, lr, [sp, #40]	@ 0x28
 80093a4:	e9cd 980c 	strd	r9, r8, [sp, #48]	@ 0x30
 80093a8:	9209      	str	r2, [sp, #36]	@ 0x24
 80093aa:	f001 fcd7 	bl	800ad5c <forward_lite_dense_if32of32wf32>
 80093ae:	b00e      	add	sp, #56	@ 0x38
 80093b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80093b4:	e9cd 9803 	strd	r9, r8, [sp, #12]
 80093b8:	e9cd 5e01 	strd	r5, lr, [sp, #4]
 80093bc:	9400      	str	r4, [sp, #0]
 80093be:	f001 fe23 	bl	800b008 <forward_lite_dense_if32of32wf32_lut4>
 80093c2:	b00e      	add	sp, #56	@ 0x38
 80093c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80093c8:	e9cd 9803 	strd	r9, r8, [sp, #12]
 80093cc:	e9cd 5e01 	strd	r5, lr, [sp, #4]
 80093d0:	9400      	str	r4, [sp, #0]
 80093d2:	f001 ff5d 	bl	800b290 <forward_lite_dense_if32of32wf32_lut8>
 80093d6:	b00e      	add	sp, #56	@ 0x38
 80093d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80093dc:	4629      	mov	r1, r5
 80093de:	e7ad      	b.n	800933c <forward_dense+0x40>
 80093e0:	2300      	movs	r3, #0
 80093e2:	685b      	ldr	r3, [r3, #4]
 80093e4:	deff      	udf	#255	@ 0xff
 80093e6:	2500      	movs	r5, #0
 80093e8:	e7a8      	b.n	800933c <forward_dense+0x40>
 80093ea:	2300      	movs	r3, #0
 80093ec:	685b      	ldr	r3, [r3, #4]
 80093ee:	deff      	udf	#255	@ 0xff
 80093f0:	00d01040 	.word	0x00d01040
 80093f4:	00f01040 	.word	0x00f01040
 80093f8:	00821040 	.word	0x00821040

080093fc <forward_relu>:
 80093fc:	6982      	ldr	r2, [r0, #24]
 80093fe:	8813      	ldrh	r3, [r2, #0]
 8009400:	b90b      	cbnz	r3, 8009406 <forward_relu+0xa>
 8009402:	685b      	ldr	r3, [r3, #4]
 8009404:	deff      	udf	#255	@ 0xff
 8009406:	b470      	push	{r4, r5, r6}
 8009408:	6852      	ldr	r2, [r2, #4]
 800940a:	6854      	ldr	r4, [r2, #4]
 800940c:	b104      	cbz	r4, 8009410 <forward_relu+0x14>
 800940e:	6824      	ldr	r4, [r4, #0]
 8009410:	2b01      	cmp	r3, #1
 8009412:	f000 8088 	beq.w	8009526 <forward_relu+0x12a>
 8009416:	6913      	ldr	r3, [r2, #16]
 8009418:	b103      	cbz	r3, 800941c <forward_relu+0x20>
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	6999      	ldr	r1, [r3, #24]
 800941e:	69a2      	ldr	r2, [r4, #24]
 8009420:	68a3      	ldr	r3, [r4, #8]
 8009422:	69c6      	ldr	r6, [r0, #28]
 8009424:	6888      	ldr	r0, [r1, #8]
 8009426:	6891      	ldr	r1, [r2, #8]
 8009428:	f3c3 2317 	ubfx	r3, r3, #8, #24
 800942c:	b196      	cbz	r6, 8009454 <forward_relu+0x58>
 800942e:	6872      	ldr	r2, [r6, #4]
 8009430:	2a01      	cmp	r2, #1
 8009432:	d03b      	beq.n	80094ac <forward_relu+0xb0>
 8009434:	2b00      	cmp	r3, #0
 8009436:	d06d      	beq.n	8009514 <forward_relu+0x118>
 8009438:	68e5      	ldr	r5, [r4, #12]
 800943a:	2201      	movs	r2, #1
 800943c:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8009440:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 8009444:	429d      	cmp	r5, r3
 8009446:	fb04 f202 	mul.w	r2, r4, r2
 800944a:	d1f9      	bne.n	8009440 <forward_relu+0x44>
 800944c:	68b3      	ldr	r3, [r6, #8]
 800944e:	bc70      	pop	{r4, r5, r6}
 8009450:	f001 b960 	b.w	800a714 <forward_lite_nl_relu_generic_if32of32_kernel>
 8009454:	2b00      	cmp	r3, #0
 8009456:	d05f      	beq.n	8009518 <forward_relu+0x11c>
 8009458:	68e5      	ldr	r5, [r4, #12]
 800945a:	2201      	movs	r2, #1
 800945c:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8009460:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 8009464:	429d      	cmp	r5, r3
 8009466:	fb04 f202 	mul.w	r2, r4, r2
 800946a:	d1f9      	bne.n	8009460 <forward_relu+0x64>
 800946c:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 8009470:	3a01      	subs	r2, #1
 8009472:	eb01 0482 	add.w	r4, r1, r2, lsl #2
 8009476:	428c      	cmp	r4, r1
 8009478:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 800947c:	d314      	bcc.n	80094a8 <forward_relu+0xac>
 800947e:	1a61      	subs	r1, r4, r1
 8009480:	f021 0103 	bic.w	r1, r1, #3
 8009484:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 800952c <forward_relu+0x130>
 8009488:	1d23      	adds	r3, r4, #4
 800948a:	3004      	adds	r0, #4
 800948c:	1a62      	subs	r2, r4, r1
 800948e:	ed73 7a01 	vldmdb	r3!, {s15}
 8009492:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009496:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800949a:	bfb8      	it	lt
 800949c:	eef0 7a47 	vmovlt.f32	s15, s14
 80094a0:	429a      	cmp	r2, r3
 80094a2:	ed60 7a01 	vstmdb	r0!, {s15}
 80094a6:	d1f2      	bne.n	800948e <forward_relu+0x92>
 80094a8:	bc70      	pop	{r4, r5, r6}
 80094aa:	4770      	bx	lr
 80094ac:	b3b3      	cbz	r3, 800951c <forward_relu+0x120>
 80094ae:	68e5      	ldr	r5, [r4, #12]
 80094b0:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 80094b4:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 80094b8:	429d      	cmp	r5, r3
 80094ba:	fb04 f202 	mul.w	r2, r4, r2
 80094be:	d1f9      	bne.n	80094b4 <forward_relu+0xb8>
 80094c0:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 80094c4:	3a01      	subs	r2, #1
 80094c6:	68b3      	ldr	r3, [r6, #8]
 80094c8:	eb01 0482 	add.w	r4, r1, r2, lsl #2
 80094cc:	428c      	cmp	r4, r1
 80094ce:	ed93 7a00 	vldr	s14, [r3]
 80094d2:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 80094d6:	d3e7      	bcc.n	80094a8 <forward_relu+0xac>
 80094d8:	1a61      	subs	r1, r4, r1
 80094da:	f021 0103 	bic.w	r1, r1, #3
 80094de:	2500      	movs	r5, #0
 80094e0:	1d23      	adds	r3, r4, #4
 80094e2:	1a62      	subs	r2, r4, r1
 80094e4:	3004      	adds	r0, #4
 80094e6:	ed73 7a01 	vldmdb	r3!, {s15}
 80094ea:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80094ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80094f2:	d50a      	bpl.n	800950a <forward_relu+0x10e>
 80094f4:	429a      	cmp	r2, r3
 80094f6:	ed60 7a01 	vstmdb	r0!, {s15}
 80094fa:	d0d5      	beq.n	80094a8 <forward_relu+0xac>
 80094fc:	ed73 7a01 	vldmdb	r3!, {s15}
 8009500:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009504:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009508:	d4f4      	bmi.n	80094f4 <forward_relu+0xf8>
 800950a:	429a      	cmp	r2, r3
 800950c:	f840 5d04 	str.w	r5, [r0, #-4]!
 8009510:	d1e9      	bne.n	80094e6 <forward_relu+0xea>
 8009512:	e7c9      	b.n	80094a8 <forward_relu+0xac>
 8009514:	2201      	movs	r2, #1
 8009516:	e799      	b.n	800944c <forward_relu+0x50>
 8009518:	460c      	mov	r4, r1
 800951a:	e7b0      	b.n	800947e <forward_relu+0x82>
 800951c:	68b3      	ldr	r3, [r6, #8]
 800951e:	460c      	mov	r4, r1
 8009520:	ed93 7a00 	vldr	s14, [r3]
 8009524:	e7d8      	b.n	80094d8 <forward_relu+0xdc>
 8009526:	2300      	movs	r3, #0
 8009528:	685b      	ldr	r3, [r3, #4]
 800952a:	deff      	udf	#255	@ 0xff
 800952c:	00000000 	.word	0x00000000

08009530 <forward_lite_conv2d_if32of32wf32>:
 8009530:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009534:	ed2d 8b02 	vpush	{d8}
 8009538:	b0a1      	sub	sp, #132	@ 0x84
 800953a:	4680      	mov	r8, r0
 800953c:	9d32      	ldr	r5, [sp, #200]	@ 0xc8
 800953e:	f8bd 60d4 	ldrh.w	r6, [sp, #212]	@ 0xd4
 8009542:	f8bd 70dc 	ldrh.w	r7, [sp, #220]	@ 0xdc
 8009546:	9018      	str	r0, [sp, #96]	@ 0x60
 8009548:	460c      	mov	r4, r1
 800954a:	4694      	mov	ip, r2
 800954c:	9211      	str	r2, [sp, #68]	@ 0x44
 800954e:	930c      	str	r3, [sp, #48]	@ 0x30
 8009550:	f8bd 20d8 	ldrh.w	r2, [sp, #216]	@ 0xd8
 8009554:	982e      	ldr	r0, [sp, #184]	@ 0xb8
 8009556:	9b34      	ldr	r3, [sp, #208]	@ 0xd0
 8009558:	f8bd 10e0 	ldrh.w	r1, [sp, #224]	@ 0xe0
 800955c:	9612      	str	r6, [sp, #72]	@ 0x48
 800955e:	9705      	str	r7, [sp, #20]
 8009560:	2d00      	cmp	r5, #0
 8009562:	f000 817e 	beq.w	8009862 <forward_lite_conv2d_if32of32wf32+0x332>
 8009566:	9d33      	ldr	r5, [sp, #204]	@ 0xcc
 8009568:	ed9f 8ac5 	vldr	s16, [pc, #788]	@ 8009880 <forward_lite_conv2d_if32of32wf32+0x350>
 800956c:	fb05 f303 	mul.w	r3, r5, r3
 8009570:	9d2d      	ldr	r5, [sp, #180]	@ 0xb4
 8009572:	fb05 f303 	mul.w	r3, r5, r3
 8009576:	009b      	lsls	r3, r3, #2
 8009578:	f1c2 0e00 	rsb	lr, r2, #0
 800957c:	930d      	str	r3, [sp, #52]	@ 0x34
 800957e:	4615      	mov	r5, r2
 8009580:	9b2f      	ldr	r3, [sp, #188]	@ 0xbc
 8009582:	9a2d      	ldr	r2, [sp, #180]	@ 0xb4
 8009584:	fb02 f303 	mul.w	r3, r2, r3
 8009588:	9a31      	ldr	r2, [sp, #196]	@ 0xc4
 800958a:	fb02 f200 	mul.w	r2, r2, r0
 800958e:	0092      	lsls	r2, r2, #2
 8009590:	0080      	lsls	r0, r0, #2
 8009592:	9214      	str	r2, [sp, #80]	@ 0x50
 8009594:	fb01 f203 	mul.w	r2, r1, r3
 8009598:	fb03 f30e 	mul.w	r3, r3, lr
 800959c:	9002      	str	r0, [sp, #8]
 800959e:	eb08 0083 	add.w	r0, r8, r3, lsl #2
 80095a2:	9b2d      	ldr	r3, [sp, #180]	@ 0xb4
 80095a4:	fb07 f303 	mul.w	r3, r7, r3
 80095a8:	009b      	lsls	r3, r3, #2
 80095aa:	9304      	str	r3, [sp, #16]
 80095ac:	9b2d      	ldr	r3, [sp, #180]	@ 0xb4
 80095ae:	4276      	negs	r6, r6
 80095b0:	009b      	lsls	r3, r3, #2
 80095b2:	0092      	lsls	r2, r2, #2
 80095b4:	9300      	str	r3, [sp, #0]
 80095b6:	fb03 f306 	mul.w	r3, r3, r6
 80095ba:	9216      	str	r2, [sp, #88]	@ 0x58
 80095bc:	9310      	str	r3, [sp, #64]	@ 0x40
 80095be:	f10c 4278 	add.w	r2, ip, #4160749568	@ 0xf8000000
 80095c2:	2300      	movs	r3, #0
 80095c4:	960f      	str	r6, [sp, #60]	@ 0x3c
 80095c6:	9213      	str	r2, [sp, #76]	@ 0x4c
 80095c8:	930e      	str	r3, [sp, #56]	@ 0x38
 80095ca:	4677      	mov	r7, lr
 80095cc:	4606      	mov	r6, r0
 80095ce:	4688      	mov	r8, r1
 80095d0:	2f00      	cmp	r7, #0
 80095d2:	f2c0 827d 	blt.w	8009ad0 <forward_lite_conv2d_if32of32wf32+0x5a0>
 80095d6:	960b      	str	r6, [sp, #44]	@ 0x2c
 80095d8:	2300      	movs	r3, #0
 80095da:	9a30      	ldr	r2, [sp, #192]	@ 0xc0
 80095dc:	9939      	ldr	r1, [sp, #228]	@ 0xe4
 80095de:	442a      	add	r2, r5
 80095e0:	428a      	cmp	r2, r1
 80095e2:	bf94      	ite	ls
 80095e4:	ebc3 0202 	rsbls	r2, r3, r2
 80095e8:	ebc3 0201 	rsbhi	r2, r3, r1
 80095ec:	4610      	mov	r0, r2
 80095ee:	9a2c      	ldr	r2, [sp, #176]	@ 0xb0
 80095f0:	2a00      	cmp	r2, #0
 80095f2:	f000 8147 	beq.w	8009884 <forward_lite_conv2d_if32of32wf32+0x354>
 80095f6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80095f8:	f1b2 7f80 	cmp.w	r2, #16777216	@ 0x1000000
 80095fc:	f0c0 8142 	bcc.w	8009884 <forward_lite_conv2d_if32of32wf32+0x354>
 8009600:	9a02      	ldr	r2, [sp, #8]
 8009602:	18a2      	adds	r2, r4, r2
 8009604:	4294      	cmp	r4, r2
 8009606:	9215      	str	r2, [sp, #84]	@ 0x54
 8009608:	f080 811d 	bcs.w	8009846 <forward_lite_conv2d_if32of32wf32+0x316>
 800960c:	9a33      	ldr	r2, [sp, #204]	@ 0xcc
 800960e:	f8dd a044 	ldr.w	sl, [sp, #68]	@ 0x44
 8009612:	f8cd 8074 	str.w	r8, [sp, #116]	@ 0x74
 8009616:	fb02 f303 	mul.w	r3, r2, r3
 800961a:	9309      	str	r3, [sp, #36]	@ 0x24
 800961c:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800961e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009620:	e9cd 7619 	strd	r7, r6, [sp, #100]	@ 0x64
 8009624:	4413      	add	r3, r2
 8009626:	e9cd 541b 	strd	r5, r4, [sp, #108]	@ 0x6c
 800962a:	9317      	str	r3, [sp, #92]	@ 0x5c
 800962c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800962e:	930a      	str	r3, [sp, #40]	@ 0x28
 8009630:	46a1      	mov	r9, r4
 8009632:	4680      	mov	r8, r0
 8009634:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009636:	992c      	ldr	r1, [sp, #176]	@ 0xb0
 8009638:	4650      	mov	r0, sl
 800963a:	f001 ff97 	bl	800b56c <st_int8_copy>
 800963e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009640:	2b00      	cmp	r3, #0
 8009642:	f000 8119 	beq.w	8009878 <forward_lite_conv2d_if32of32wf32+0x348>
 8009646:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009648:	ecf3 6a01 	vldmia	r3!, {s13}
 800964c:	930a      	str	r3, [sp, #40]	@ 0x28
 800964e:	9b31      	ldr	r3, [sp, #196]	@ 0xc4
 8009650:	2b00      	cmp	r3, #0
 8009652:	f000 80ea 	beq.w	800982a <forward_lite_conv2d_if32of32wf32+0x2fa>
 8009656:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8009658:	9201      	str	r2, [sp, #4]
 800965a:	2000      	movs	r0, #0
 800965c:	e9cd a91e 	strd	sl, r9, [sp, #120]	@ 0x78
 8009660:	4602      	mov	r2, r0
 8009662:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009664:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 8009666:	4648      	mov	r0, r9
 8009668:	4614      	mov	r4, r2
 800966a:	2d00      	cmp	r5, #0
 800966c:	f2c0 80fe 	blt.w	800986c <forward_lite_conv2d_if32of32wf32+0x33c>
 8009670:	9a01      	ldr	r2, [sp, #4]
 8009672:	9203      	str	r2, [sp, #12]
 8009674:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009676:	2600      	movs	r6, #0
 8009678:	992c      	ldr	r1, [sp, #176]	@ 0xb0
 800967a:	9f00      	ldr	r7, [sp, #0]
 800967c:	fb02 1207 	mla	r2, r2, r7, r1
 8009680:	992f      	ldr	r1, [sp, #188]	@ 0xbc
 8009682:	18cf      	adds	r7, r1, r3
 8009684:	9933      	ldr	r1, [sp, #204]	@ 0xcc
 8009686:	428f      	cmp	r7, r1
 8009688:	bf94      	ite	ls
 800968a:	ebc6 0607 	rsbls	r6, r6, r7
 800968e:	ebc6 0601 	rsbhi	r6, r6, r1
 8009692:	992f      	ldr	r1, [sp, #188]	@ 0xbc
 8009694:	eba1 0b06 	sub.w	fp, r1, r6
 8009698:	9933      	ldr	r1, [sp, #204]	@ 0xcc
 800969a:	eba1 0a06 	sub.w	sl, r1, r6
 800969e:	992d      	ldr	r1, [sp, #180]	@ 0xb4
 80096a0:	f1b8 0f00 	cmp.w	r8, #0
 80096a4:	fb01 f606 	mul.w	r6, r1, r6
 80096a8:	eeb0 7a66 	vmov.f32	s14, s13
 80096ac:	f340 80ab 	ble.w	8009806 <forward_lite_conv2d_if32of32wf32+0x2d6>
 80096b0:	9f00      	ldr	r7, [sp, #0]
 80096b2:	9903      	ldr	r1, [sp, #12]
 80096b4:	9408      	str	r4, [sp, #32]
 80096b6:	fb07 fb0b 	mul.w	fp, r7, fp
 80096ba:	fb07 fa0a 	mul.w	sl, r7, sl
 80096be:	f026 070f 	bic.w	r7, r6, #15
 80096c2:	f107 39ff 	add.w	r9, r7, #4294967295	@ 0xffffffff
 80096c6:	ea4f 1919 	mov.w	r9, r9, lsr #4
 80096ca:	e9cd 0506 	strd	r0, r5, [sp, #24]
 80096ce:	f109 0901 	add.w	r9, r9, #1
 80096d2:	ea4f 1e89 	mov.w	lr, r9, lsl #6
 80096d6:	f04f 0c00 	mov.w	ip, #0
 80096da:	ea4f 1909 	mov.w	r9, r9, lsl #4
 80096de:	9303      	str	r3, [sp, #12]
 80096e0:	2f00      	cmp	r7, #0
 80096e2:	bfd8      	it	le
 80096e4:	2000      	movle	r0, #0
 80096e6:	dd70      	ble.n	80097ca <forward_lite_conv2d_if32of32wf32+0x29a>
 80096e8:	f101 0040 	add.w	r0, r1, #64	@ 0x40
 80096ec:	f102 0340 	add.w	r3, r2, #64	@ 0x40
 80096f0:	2400      	movs	r4, #0
 80096f2:	ed50 5a0f 	vldr	s11, [r0, #-60]	@ 0xffffffc4
 80096f6:	ed53 7a0f 	vldr	s15, [r3, #-60]	@ 0xffffffc4
 80096fa:	ed13 5a10 	vldr	s10, [r3, #-64]	@ 0xffffffc0
 80096fe:	ed10 6a10 	vldr	s12, [r0, #-64]	@ 0xffffffc0
 8009702:	ed13 4a0d 	vldr	s8, [r3, #-52]	@ 0xffffffcc
 8009706:	ed53 4a0c 	vldr	s9, [r3, #-48]	@ 0xffffffd0
 800970a:	ed50 2a0a 	vldr	s5, [r0, #-40]	@ 0xffffffd8
 800970e:	ed13 3a0a 	vldr	s6, [r3, #-40]	@ 0xffffffd8
 8009712:	ed50 3a09 	vldr	s7, [r0, #-36]	@ 0xffffffdc
 8009716:	ed10 1a06 	vldr	s2, [r0, #-24]	@ 0xffffffe8
 800971a:	ed53 1a06 	vldr	s3, [r3, #-24]	@ 0xffffffe8
 800971e:	ed10 2a05 	vldr	s4, [r0, #-20]	@ 0xffffffec
 8009722:	ed53 0a01 	vldr	s1, [r3, #-4]
 8009726:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800972a:	ed50 5a0e 	vldr	s11, [r0, #-56]	@ 0xffffffc8
 800972e:	eee5 7a06 	vfma.f32	s15, s10, s12
 8009732:	3410      	adds	r4, #16
 8009734:	42bc      	cmp	r4, r7
 8009736:	ed13 5a0e 	vldr	s10, [r3, #-56]	@ 0xffffffc8
 800973a:	ed10 6a0d 	vldr	s12, [r0, #-52]	@ 0xffffffcc
 800973e:	eee5 7a25 	vfma.f32	s15, s10, s11
 8009742:	f100 0040 	add.w	r0, r0, #64	@ 0x40
 8009746:	f103 0340 	add.w	r3, r3, #64	@ 0x40
 800974a:	ed10 5a1c 	vldr	s10, [r0, #-112]	@ 0xffffff90
 800974e:	ed50 5a1b 	vldr	s11, [r0, #-108]	@ 0xffffff94
 8009752:	eee4 7a06 	vfma.f32	s15, s8, s12
 8009756:	ed13 6a1b 	vldr	s12, [r3, #-108]	@ 0xffffff94
 800975a:	ed13 4a19 	vldr	s8, [r3, #-100]	@ 0xffffff9c
 800975e:	eee4 7a85 	vfma.f32	s15, s9, s10
 8009762:	ed53 4a18 	vldr	s9, [r3, #-96]	@ 0xffffffa0
 8009766:	ed10 5a18 	vldr	s10, [r0, #-96]	@ 0xffffffa0
 800976a:	eee5 7a86 	vfma.f32	s15, s11, s12
 800976e:	ed50 5a17 	vldr	s11, [r0, #-92]	@ 0xffffffa4
 8009772:	ed13 6a17 	vldr	s12, [r3, #-92]	@ 0xffffffa4
 8009776:	eee2 7a83 	vfma.f32	s15, s5, s6
 800977a:	ed53 2a15 	vldr	s5, [r3, #-84]	@ 0xffffffac
 800977e:	ed13 3a14 	vldr	s6, [r3, #-80]	@ 0xffffffb0
 8009782:	eee3 7a84 	vfma.f32	s15, s7, s8
 8009786:	ed50 3a14 	vldr	s7, [r0, #-80]	@ 0xffffffb0
 800978a:	ed13 4a13 	vldr	s8, [r3, #-76]	@ 0xffffffb4
 800978e:	eee4 7a85 	vfma.f32	s15, s9, s10
 8009792:	ed50 4a13 	vldr	s9, [r0, #-76]	@ 0xffffffb4
 8009796:	ed10 5a12 	vldr	s10, [r0, #-72]	@ 0xffffffb8
 800979a:	eee5 7a86 	vfma.f32	s15, s11, s12
 800979e:	ed53 5a12 	vldr	s11, [r3, #-72]	@ 0xffffffb8
 80097a2:	ed10 6a11 	vldr	s12, [r0, #-68]	@ 0xffffffbc
 80097a6:	eee1 7a21 	vfma.f32	s15, s2, s3
 80097aa:	eee2 7a22 	vfma.f32	s15, s4, s5
 80097ae:	eee3 7a23 	vfma.f32	s15, s6, s7
 80097b2:	eee4 7a24 	vfma.f32	s15, s8, s9
 80097b6:	eee5 7a25 	vfma.f32	s15, s10, s11
 80097ba:	eee6 7a20 	vfma.f32	s15, s12, s1
 80097be:	ee37 7a27 	vadd.f32	s14, s14, s15
 80097c2:	db96      	blt.n	80096f2 <forward_lite_conv2d_if32of32wf32+0x1c2>
 80097c4:	4471      	add	r1, lr
 80097c6:	4472      	add	r2, lr
 80097c8:	4648      	mov	r0, r9
 80097ca:	4286      	cmp	r6, r0
 80097cc:	dd10      	ble.n	80097f0 <forward_lite_conv2d_if32of32wf32+0x2c0>
 80097ce:	4603      	mov	r3, r0
 80097d0:	460d      	mov	r5, r1
 80097d2:	4614      	mov	r4, r2
 80097d4:	ecb4 6a01 	vldmia	r4!, {s12}
 80097d8:	ecf5 7a01 	vldmia	r5!, {s15}
 80097dc:	3301      	adds	r3, #1
 80097de:	429e      	cmp	r6, r3
 80097e0:	eea6 7a27 	vfma.f32	s14, s12, s15
 80097e4:	d1f6      	bne.n	80097d4 <forward_lite_conv2d_if32of32wf32+0x2a4>
 80097e6:	1a30      	subs	r0, r6, r0
 80097e8:	eb02 0280 	add.w	r2, r2, r0, lsl #2
 80097ec:	eb01 0180 	add.w	r1, r1, r0, lsl #2
 80097f0:	f10c 0c01 	add.w	ip, ip, #1
 80097f4:	45e0      	cmp	r8, ip
 80097f6:	4459      	add	r1, fp
 80097f8:	4452      	add	r2, sl
 80097fa:	f47f af71 	bne.w	80096e0 <forward_lite_conv2d_if32of32wf32+0x1b0>
 80097fe:	e9dd 0506 	ldrd	r0, r5, [sp, #24]
 8009802:	9c08      	ldr	r4, [sp, #32]
 8009804:	9b03      	ldr	r3, [sp, #12]
 8009806:	9a05      	ldr	r2, [sp, #20]
 8009808:	9902      	ldr	r1, [sp, #8]
 800980a:	ed80 7a00 	vstr	s14, [r0]
 800980e:	4415      	add	r5, r2
 8009810:	4408      	add	r0, r1
 8009812:	1a9b      	subs	r3, r3, r2
 8009814:	9904      	ldr	r1, [sp, #16]
 8009816:	9a01      	ldr	r2, [sp, #4]
 8009818:	440a      	add	r2, r1
 800981a:	9201      	str	r2, [sp, #4]
 800981c:	9a31      	ldr	r2, [sp, #196]	@ 0xc4
 800981e:	3401      	adds	r4, #1
 8009820:	42a2      	cmp	r2, r4
 8009822:	f47f af22 	bne.w	800966a <forward_lite_conv2d_if32of32wf32+0x13a>
 8009826:	e9dd a91e 	ldrd	sl, r9, [sp, #120]	@ 0x78
 800982a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800982c:	449a      	add	sl, r3
 800982e:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8009830:	f109 0904 	add.w	r9, r9, #4
 8009834:	4599      	cmp	r9, r3
 8009836:	f4ff aefd 	bcc.w	8009634 <forward_lite_conv2d_if32of32wf32+0x104>
 800983a:	e9dd 7619 	ldrd	r7, r6, [sp, #100]	@ 0x64
 800983e:	e9dd 541b 	ldrd	r5, r4, [sp, #108]	@ 0x6c
 8009842:	f8dd 8074 	ldr.w	r8, [sp, #116]	@ 0x74
 8009846:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8009848:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800984a:	4414      	add	r4, r2
 800984c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800984e:	4416      	add	r6, r2
 8009850:	9a32      	ldr	r2, [sp, #200]	@ 0xc8
 8009852:	3301      	adds	r3, #1
 8009854:	429a      	cmp	r2, r3
 8009856:	930e      	str	r3, [sp, #56]	@ 0x38
 8009858:	4447      	add	r7, r8
 800985a:	eba5 0508 	sub.w	r5, r5, r8
 800985e:	f47f aeb7 	bne.w	80095d0 <forward_lite_conv2d_if32of32wf32+0xa0>
 8009862:	b021      	add	sp, #132	@ 0x84
 8009864:	ecbd 8b02 	vpop	{d8}
 8009868:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800986c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800986e:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009870:	9103      	str	r1, [sp, #12]
 8009872:	461e      	mov	r6, r3
 8009874:	441a      	add	r2, r3
 8009876:	e6ff      	b.n	8009678 <forward_lite_conv2d_if32of32wf32+0x148>
 8009878:	eef0 6a48 	vmov.f32	s13, s16
 800987c:	e6e7      	b.n	800964e <forward_lite_conv2d_if32of32wf32+0x11e>
 800987e:	bf00      	nop
 8009880:	00000000 	.word	0x00000000
 8009884:	9a02      	ldr	r2, [sp, #8]
 8009886:	eb04 0c02 	add.w	ip, r4, r2
 800988a:	4564      	cmp	r4, ip
 800988c:	d2db      	bcs.n	8009846 <forward_lite_conv2d_if32of32wf32+0x316>
 800988e:	9a33      	ldr	r2, [sp, #204]	@ 0xcc
 8009890:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8009892:	9109      	str	r1, [sp, #36]	@ 0x24
 8009894:	fb02 f303 	mul.w	r3, r2, r3
 8009898:	930a      	str	r3, [sp, #40]	@ 0x28
 800989a:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800989c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800989e:	9615      	str	r6, [sp, #84]	@ 0x54
 80098a0:	eb03 0e02 	add.w	lr, r3, r2
 80098a4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80098a6:	9517      	str	r5, [sp, #92]	@ 0x5c
 80098a8:	4622      	mov	r2, r4
 80098aa:	4683      	mov	fp, r0
 80098ac:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80098ae:	2900      	cmp	r1, #0
 80098b0:	f000 810b 	beq.w	8009aca <forward_lite_conv2d_if32of32wf32+0x59a>
 80098b4:	ecf3 6a01 	vldmia	r3!, {s13}
 80098b8:	9931      	ldr	r1, [sp, #196]	@ 0xc4
 80098ba:	2900      	cmp	r1, #0
 80098bc:	f000 80f4 	beq.w	8009aa8 <forward_lite_conv2d_if32of32wf32+0x578>
 80098c0:	2100      	movs	r1, #0
 80098c2:	e9cd ce1c 	strd	ip, lr, [sp, #112]	@ 0x70
 80098c6:	e9cd 481e 	strd	r4, r8, [sp, #120]	@ 0x78
 80098ca:	e9cd 3219 	strd	r3, r2, [sp, #100]	@ 0x64
 80098ce:	9812      	ldr	r0, [sp, #72]	@ 0x48
 80098d0:	9e0f      	ldr	r6, [sp, #60]	@ 0x3c
 80098d2:	f8cd e004 	str.w	lr, [sp, #4]
 80098d6:	460b      	mov	r3, r1
 80098d8:	971b      	str	r7, [sp, #108]	@ 0x6c
 80098da:	4611      	mov	r1, r2
 80098dc:	461d      	mov	r5, r3
 80098de:	2e00      	cmp	r6, #0
 80098e0:	f2c0 80ed 	blt.w	8009abe <forward_lite_conv2d_if32of32wf32+0x58e>
 80098e4:	9b01      	ldr	r3, [sp, #4]
 80098e6:	9303      	str	r3, [sp, #12]
 80098e8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80098ea:	2400      	movs	r4, #0
 80098ec:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80098ee:	9f00      	ldr	r7, [sp, #0]
 80098f0:	fb03 2307 	mla	r3, r3, r7, r2
 80098f4:	9a2f      	ldr	r2, [sp, #188]	@ 0xbc
 80098f6:	1817      	adds	r7, r2, r0
 80098f8:	9a33      	ldr	r2, [sp, #204]	@ 0xcc
 80098fa:	4297      	cmp	r7, r2
 80098fc:	bf94      	ite	ls
 80098fe:	ebc4 0407 	rsbls	r4, r4, r7
 8009902:	ebc4 0402 	rsbhi	r4, r4, r2
 8009906:	9a2f      	ldr	r2, [sp, #188]	@ 0xbc
 8009908:	eba2 0a04 	sub.w	sl, r2, r4
 800990c:	9a33      	ldr	r2, [sp, #204]	@ 0xcc
 800990e:	eba2 0904 	sub.w	r9, r2, r4
 8009912:	9a2d      	ldr	r2, [sp, #180]	@ 0xb4
 8009914:	f1bb 0f00 	cmp.w	fp, #0
 8009918:	fb02 f404 	mul.w	r4, r2, r4
 800991c:	eeb0 7a66 	vmov.f32	s14, s13
 8009920:	f340 80aa 	ble.w	8009a78 <forward_lite_conv2d_if32of32wf32+0x548>
 8009924:	f024 0c0f 	bic.w	ip, r4, #15
 8009928:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 800992c:	9f00      	ldr	r7, [sp, #0]
 800992e:	9a03      	ldr	r2, [sp, #12]
 8009930:	9508      	str	r5, [sp, #32]
 8009932:	ea4f 1818 	mov.w	r8, r8, lsr #4
 8009936:	e9cd 1606 	strd	r1, r6, [sp, #24]
 800993a:	f108 0801 	add.w	r8, r8, #1
 800993e:	fb07 fa0a 	mul.w	sl, r7, sl
 8009942:	fb07 f909 	mul.w	r9, r7, r9
 8009946:	ea4f 1e88 	mov.w	lr, r8, lsl #6
 800994a:	2700      	movs	r7, #0
 800994c:	ea4f 1808 	mov.w	r8, r8, lsl #4
 8009950:	9003      	str	r0, [sp, #12]
 8009952:	f1bc 0f00 	cmp.w	ip, #0
 8009956:	bfd8      	it	le
 8009958:	2100      	movle	r1, #0
 800995a:	dd70      	ble.n	8009a3e <forward_lite_conv2d_if32of32wf32+0x50e>
 800995c:	f102 0040 	add.w	r0, r2, #64	@ 0x40
 8009960:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 8009964:	2500      	movs	r5, #0
 8009966:	ed51 5a0f 	vldr	s11, [r1, #-60]	@ 0xffffffc4
 800996a:	ed50 7a0f 	vldr	s15, [r0, #-60]	@ 0xffffffc4
 800996e:	ed11 5a10 	vldr	s10, [r1, #-64]	@ 0xffffffc0
 8009972:	ed10 6a10 	vldr	s12, [r0, #-64]	@ 0xffffffc0
 8009976:	ed11 4a0d 	vldr	s8, [r1, #-52]	@ 0xffffffcc
 800997a:	ed50 4a0c 	vldr	s9, [r0, #-48]	@ 0xffffffd0
 800997e:	ed50 2a0a 	vldr	s5, [r0, #-40]	@ 0xffffffd8
 8009982:	ed11 3a0a 	vldr	s6, [r1, #-40]	@ 0xffffffd8
 8009986:	ed50 3a09 	vldr	s7, [r0, #-36]	@ 0xffffffdc
 800998a:	ed50 1a06 	vldr	s3, [r0, #-24]	@ 0xffffffe8
 800998e:	ed11 1a06 	vldr	s2, [r1, #-24]	@ 0xffffffe8
 8009992:	ed11 2a05 	vldr	s4, [r1, #-20]	@ 0xffffffec
 8009996:	ed51 0a01 	vldr	s1, [r1, #-4]
 800999a:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800999e:	ed50 5a0e 	vldr	s11, [r0, #-56]	@ 0xffffffc8
 80099a2:	eee5 7a06 	vfma.f32	s15, s10, s12
 80099a6:	3510      	adds	r5, #16
 80099a8:	4565      	cmp	r5, ip
 80099aa:	ed11 5a0e 	vldr	s10, [r1, #-56]	@ 0xffffffc8
 80099ae:	ed10 6a0d 	vldr	s12, [r0, #-52]	@ 0xffffffcc
 80099b2:	eee5 7a25 	vfma.f32	s15, s10, s11
 80099b6:	f100 0040 	add.w	r0, r0, #64	@ 0x40
 80099ba:	f101 0140 	add.w	r1, r1, #64	@ 0x40
 80099be:	ed11 5a1c 	vldr	s10, [r1, #-112]	@ 0xffffff90
 80099c2:	ed50 5a1b 	vldr	s11, [r0, #-108]	@ 0xffffff94
 80099c6:	eee4 7a06 	vfma.f32	s15, s8, s12
 80099ca:	ed11 6a1b 	vldr	s12, [r1, #-108]	@ 0xffffff94
 80099ce:	ed11 4a19 	vldr	s8, [r1, #-100]	@ 0xffffff9c
 80099d2:	eee4 7a85 	vfma.f32	s15, s9, s10
 80099d6:	ed51 4a18 	vldr	s9, [r1, #-96]	@ 0xffffffa0
 80099da:	ed11 5a17 	vldr	s10, [r1, #-92]	@ 0xffffffa4
 80099de:	eee5 7a86 	vfma.f32	s15, s11, s12
 80099e2:	ed50 5a18 	vldr	s11, [r0, #-96]	@ 0xffffffa0
 80099e6:	ed10 6a17 	vldr	s12, [r0, #-92]	@ 0xffffffa4
 80099ea:	eee2 7a83 	vfma.f32	s15, s5, s6
 80099ee:	ed50 2a15 	vldr	s5, [r0, #-84]	@ 0xffffffac
 80099f2:	ed10 3a14 	vldr	s6, [r0, #-80]	@ 0xffffffb0
 80099f6:	eee3 7a84 	vfma.f32	s15, s7, s8
 80099fa:	ed51 3a14 	vldr	s7, [r1, #-80]	@ 0xffffffb0
 80099fe:	ed11 4a13 	vldr	s8, [r1, #-76]	@ 0xffffffb4
 8009a02:	eee4 7aa5 	vfma.f32	s15, s9, s11
 8009a06:	ed50 4a13 	vldr	s9, [r0, #-76]	@ 0xffffffb4
 8009a0a:	ed50 5a12 	vldr	s11, [r0, #-72]	@ 0xffffffb8
 8009a0e:	eee5 7a06 	vfma.f32	s15, s10, s12
 8009a12:	ed11 5a12 	vldr	s10, [r1, #-72]	@ 0xffffffb8
 8009a16:	ed10 6a11 	vldr	s12, [r0, #-68]	@ 0xffffffbc
 8009a1a:	eee1 7a21 	vfma.f32	s15, s2, s3
 8009a1e:	eee2 7a22 	vfma.f32	s15, s4, s5
 8009a22:	eee3 7a23 	vfma.f32	s15, s6, s7
 8009a26:	eee4 7a24 	vfma.f32	s15, s8, s9
 8009a2a:	eee5 7a25 	vfma.f32	s15, s10, s11
 8009a2e:	eee6 7a20 	vfma.f32	s15, s12, s1
 8009a32:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009a36:	db96      	blt.n	8009966 <forward_lite_conv2d_if32of32wf32+0x436>
 8009a38:	4472      	add	r2, lr
 8009a3a:	4473      	add	r3, lr
 8009a3c:	4641      	mov	r1, r8
 8009a3e:	428c      	cmp	r4, r1
 8009a40:	dd10      	ble.n	8009a64 <forward_lite_conv2d_if32of32wf32+0x534>
 8009a42:	4608      	mov	r0, r1
 8009a44:	4616      	mov	r6, r2
 8009a46:	461d      	mov	r5, r3
 8009a48:	ecb5 6a01 	vldmia	r5!, {s12}
 8009a4c:	ecf6 7a01 	vldmia	r6!, {s15}
 8009a50:	3001      	adds	r0, #1
 8009a52:	4284      	cmp	r4, r0
 8009a54:	eea6 7a27 	vfma.f32	s14, s12, s15
 8009a58:	d1f6      	bne.n	8009a48 <forward_lite_conv2d_if32of32wf32+0x518>
 8009a5a:	1a61      	subs	r1, r4, r1
 8009a5c:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8009a60:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 8009a64:	3701      	adds	r7, #1
 8009a66:	45bb      	cmp	fp, r7
 8009a68:	4452      	add	r2, sl
 8009a6a:	444b      	add	r3, r9
 8009a6c:	f47f af71 	bne.w	8009952 <forward_lite_conv2d_if32of32wf32+0x422>
 8009a70:	e9dd 1606 	ldrd	r1, r6, [sp, #24]
 8009a74:	9d08      	ldr	r5, [sp, #32]
 8009a76:	9803      	ldr	r0, [sp, #12]
 8009a78:	9b05      	ldr	r3, [sp, #20]
 8009a7a:	9a02      	ldr	r2, [sp, #8]
 8009a7c:	ed81 7a00 	vstr	s14, [r1]
 8009a80:	441e      	add	r6, r3
 8009a82:	4411      	add	r1, r2
 8009a84:	1ac0      	subs	r0, r0, r3
 8009a86:	9a04      	ldr	r2, [sp, #16]
 8009a88:	9b01      	ldr	r3, [sp, #4]
 8009a8a:	4413      	add	r3, r2
 8009a8c:	9301      	str	r3, [sp, #4]
 8009a8e:	9b31      	ldr	r3, [sp, #196]	@ 0xc4
 8009a90:	3501      	adds	r5, #1
 8009a92:	42ab      	cmp	r3, r5
 8009a94:	f47f af23 	bne.w	80098de <forward_lite_conv2d_if32of32wf32+0x3ae>
 8009a98:	e9dd 3219 	ldrd	r3, r2, [sp, #100]	@ 0x64
 8009a9c:	e9dd 7c1b 	ldrd	r7, ip, [sp, #108]	@ 0x6c
 8009aa0:	e9dd e41d 	ldrd	lr, r4, [sp, #116]	@ 0x74
 8009aa4:	f8dd 807c 	ldr.w	r8, [sp, #124]	@ 0x7c
 8009aa8:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009aaa:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8009aac:	3204      	adds	r2, #4
 8009aae:	4401      	add	r1, r0
 8009ab0:	4562      	cmp	r2, ip
 8009ab2:	9109      	str	r1, [sp, #36]	@ 0x24
 8009ab4:	f4ff aefa 	bcc.w	80098ac <forward_lite_conv2d_if32of32wf32+0x37c>
 8009ab8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8009aba:	9d17      	ldr	r5, [sp, #92]	@ 0x5c
 8009abc:	e6c3      	b.n	8009846 <forward_lite_conv2d_if32of32wf32+0x316>
 8009abe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009ac0:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8009ac2:	9203      	str	r2, [sp, #12]
 8009ac4:	4604      	mov	r4, r0
 8009ac6:	4403      	add	r3, r0
 8009ac8:	e710      	b.n	80098ec <forward_lite_conv2d_if32of32wf32+0x3bc>
 8009aca:	eef0 6a48 	vmov.f32	s13, s16
 8009ace:	e6f3      	b.n	80098b8 <forward_lite_conv2d_if32of32wf32+0x388>
 8009ad0:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8009ad2:	920b      	str	r2, [sp, #44]	@ 0x2c
 8009ad4:	462b      	mov	r3, r5
 8009ad6:	e580      	b.n	80095da <forward_lite_conv2d_if32of32wf32+0xaa>

08009ad8 <forward_lite_dw_if32of32wf32>:
 8009ad8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009adc:	b0a5      	sub	sp, #148	@ 0x94
 8009ade:	460c      	mov	r4, r1
 8009ae0:	9016      	str	r0, [sp, #88]	@ 0x58
 8009ae2:	9833      	ldr	r0, [sp, #204]	@ 0xcc
 8009ae4:	9217      	str	r2, [sp, #92]	@ 0x5c
 8009ae6:	4619      	mov	r1, r3
 8009ae8:	f8bd 30e0 	ldrh.w	r3, [sp, #224]	@ 0xe0
 8009aec:	f8bd b0d8 	ldrh.w	fp, [sp, #216]	@ 0xd8
 8009af0:	f8bd 70e4 	ldrh.w	r7, [sp, #228]	@ 0xe4
 8009af4:	9318      	str	r3, [sp, #96]	@ 0x60
 8009af6:	4615      	mov	r5, r2
 8009af8:	f8bd 20dc 	ldrh.w	r2, [sp, #220]	@ 0xdc
 8009afc:	2800      	cmp	r0, #0
 8009afe:	f000 814a 	beq.w	8009d96 <forward_lite_dw_if32of32wf32+0x2be>
 8009b02:	2900      	cmp	r1, #0
 8009b04:	bf08      	it	eq
 8009b06:	4629      	moveq	r1, r5
 8009b08:	9110      	str	r1, [sp, #64]	@ 0x40
 8009b0a:	992e      	ldr	r1, [sp, #184]	@ 0xb8
 8009b0c:	eddf 6aa7 	vldr	s13, [pc, #668]	@ 8009dac <forward_lite_dw_if32of32wf32+0x2d4>
 8009b10:	ea4f 0181 	mov.w	r1, r1, lsl #2
 8009b14:	9114      	str	r1, [sp, #80]	@ 0x50
 8009b16:	992e      	ldr	r1, [sp, #184]	@ 0xb8
 8009b18:	f1c2 0300 	rsb	r3, r2, #0
 8009b1c:	ea4f 1801 	mov.w	r8, r1, lsl #4
 8009b20:	4610      	mov	r0, r2
 8009b22:	ea4f 01c1 	mov.w	r1, r1, lsl #3
 8009b26:	9a2f      	ldr	r2, [sp, #188]	@ 0xbc
 8009b28:	9101      	str	r1, [sp, #4]
 8009b2a:	9932      	ldr	r1, [sp, #200]	@ 0xc8
 8009b2c:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8009b30:	f1cb 0a00 	rsb	sl, fp, #0
 8009b34:	fb01 fc02 	mul.w	ip, r1, r2
 8009b38:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8009b3c:	f04f 0500 	mov.w	r5, #0
 8009b40:	4656      	mov	r6, sl
 8009b42:	bf18      	it	ne
 8009b44:	eef0 6a67 	vmovne.f32	s13, s15
 8009b48:	9213      	str	r2, [sp, #76]	@ 0x4c
 8009b4a:	4629      	mov	r1, r5
 8009b4c:	46c6      	mov	lr, r8
 8009b4e:	46a1      	mov	r9, r4
 8009b50:	46e2      	mov	sl, ip
 8009b52:	9a31      	ldr	r2, [sp, #196]	@ 0xc4
 8009b54:	9c3a      	ldr	r4, [sp, #232]	@ 0xe8
 8009b56:	1815      	adds	r5, r2, r0
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	bfb4      	ite	lt
 8009b5c:	4602      	movlt	r2, r0
 8009b5e:	2200      	movge	r2, #0
 8009b60:	42a5      	cmp	r5, r4
 8009b62:	bf28      	it	cs
 8009b64:	4625      	movcs	r5, r4
 8009b66:	9c32      	ldr	r4, [sp, #200]	@ 0xc8
 8009b68:	2c00      	cmp	r4, #0
 8009b6a:	f000 810c 	beq.w	8009d86 <forward_lite_dw_if32of32wf32+0x2ae>
 8009b6e:	9c35      	ldr	r4, [sp, #212]	@ 0xd4
 8009b70:	f8cd 9028 	str.w	r9, [sp, #40]	@ 0x28
 8009b74:	eba5 0c02 	sub.w	ip, r5, r2
 8009b78:	eba4 050c 	sub.w	r5, r4, ip
 8009b7c:	9c34      	ldr	r4, [sp, #208]	@ 0xd0
 8009b7e:	f8cd c048 	str.w	ip, [sp, #72]	@ 0x48
 8009b82:	fb04 f505 	mul.w	r5, r4, r5
 8009b86:	00ac      	lsls	r4, r5, #2
 8009b88:	9408      	str	r4, [sp, #32]
 8009b8a:	9c30      	ldr	r4, [sp, #192]	@ 0xc0
 8009b8c:	f8cd b07c 	str.w	fp, [sp, #124]	@ 0x7c
 8009b90:	18d5      	adds	r5, r2, r3
 8009b92:	fb04 f405 	mul.w	r4, r4, r5
 8009b96:	9415      	str	r4, [sp, #84]	@ 0x54
 8009b98:	9c34      	ldr	r4, [sp, #208]	@ 0xd0
 8009b9a:	fb02 f204 	mul.w	r2, r2, r4
 8009b9e:	920f      	str	r2, [sp, #60]	@ 0x3c
 8009ba0:	e9dd 422e 	ldrd	r4, r2, [sp, #184]	@ 0xb8
 8009ba4:	e9cd 3119 	strd	r3, r1, [sp, #100]	@ 0x64
 8009ba8:	fbb2 f2f4 	udiv	r2, r2, r4
 8009bac:	e9cd 6a1b 	strd	r6, sl, [sp, #108]	@ 0x6c
 8009bb0:	e9cd 091d 	strd	r0, r9, [sp, #116]	@ 0x74
 8009bb4:	9207      	str	r2, [sp, #28]
 8009bb6:	2400      	movs	r4, #0
 8009bb8:	3a01      	subs	r2, #1
 8009bba:	f8dd 9050 	ldr.w	r9, [sp, #80]	@ 0x50
 8009bbe:	940e      	str	r4, [sp, #56]	@ 0x38
 8009bc0:	46bc      	mov	ip, r7
 8009bc2:	465d      	mov	r5, fp
 8009bc4:	9211      	str	r2, [sp, #68]	@ 0x44
 8009bc6:	4637      	mov	r7, r6
 8009bc8:	2f00      	cmp	r7, #0
 8009bca:	f2c0 80e9 	blt.w	8009da0 <forward_lite_dw_if32of32wf32+0x2c8>
 8009bce:	2100      	movs	r1, #0
 8009bd0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009bd2:	4608      	mov	r0, r1
 8009bd4:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8009bd6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009bda:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8009bdc:	18ba      	adds	r2, r7, r2
 8009bde:	440a      	add	r2, r1
 8009be0:	9916      	ldr	r1, [sp, #88]	@ 0x58
 8009be2:	fb09 1802 	mla	r8, r9, r2, r1
 8009be6:	9a30      	ldr	r2, [sp, #192]	@ 0xc0
 8009be8:	993b      	ldr	r1, [sp, #236]	@ 0xec
 8009bea:	442a      	add	r2, r5
 8009bec:	428a      	cmp	r2, r1
 8009bee:	bf94      	ite	ls
 8009bf0:	ebc0 0002 	rsbls	r0, r0, r2
 8009bf4:	ebc0 0001 	rsbhi	r0, r0, r1
 8009bf8:	9a30      	ldr	r2, [sp, #192]	@ 0xc0
 8009bfa:	eb08 0409 	add.w	r4, r8, r9
 8009bfe:	1a11      	subs	r1, r2, r0
 8009c00:	9a34      	ldr	r2, [sp, #208]	@ 0xd0
 8009c02:	940d      	str	r4, [sp, #52]	@ 0x34
 8009c04:	4544      	cmp	r4, r8
 8009c06:	eba2 0200 	sub.w	r2, r2, r0
 8009c0a:	f240 80a4 	bls.w	8009d56 <forward_lite_dw_if32of32wf32+0x27e>
 8009c0e:	fb09 f101 	mul.w	r1, r9, r1
 8009c12:	0092      	lsls	r2, r2, #2
 8009c14:	9102      	str	r1, [sp, #8]
 8009c16:	4614      	mov	r4, r2
 8009c18:	e9dd 212e 	ldrd	r2, r1, [sp, #184]	@ 0xb8
 8009c1c:	428a      	cmp	r2, r1
 8009c1e:	f020 0603 	bic.w	r6, r0, #3
 8009c22:	f200 8098 	bhi.w	8009d56 <forward_lite_dw_if32of32wf32+0x27e>
 8009c26:	2a01      	cmp	r2, #1
 8009c28:	f040 80c2 	bne.w	8009db0 <forward_lite_dw_if32of32wf32+0x2d8>
 8009c2c:	1e71      	subs	r1, r6, #1
 8009c2e:	0889      	lsrs	r1, r1, #2
 8009c30:	1c4a      	adds	r2, r1, #1
 8009c32:	fb01 e10e 	mla	r1, r1, lr, lr
 8009c36:	e9cd 5c20 	strd	r5, ip, [sp, #128]	@ 0x80
 8009c3a:	9105      	str	r1, [sp, #20]
 8009c3c:	46c3      	mov	fp, r8
 8009c3e:	0111      	lsls	r1, r2, #4
 8009c40:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8009c44:	f8dd c048 	ldr.w	ip, [sp, #72]	@ 0x48
 8009c48:	9104      	str	r1, [sp, #16]
 8009c4a:	0092      	lsls	r2, r2, #2
 8009c4c:	e9cd 790b 	strd	r7, r9, [sp, #44]	@ 0x2c
 8009c50:	9203      	str	r2, [sp, #12]
 8009c52:	2100      	movs	r1, #0
 8009c54:	46a1      	mov	r9, r4
 8009c56:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8009c58:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 8009c5c:	eb02 0581 	add.w	r5, r2, r1, lsl #2
 8009c60:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009c62:	9122      	str	r1, [sp, #136]	@ 0x88
 8009c64:	eb02 0a81 	add.w	sl, r2, r1, lsl #2
 8009c68:	462f      	mov	r7, r5
 8009c6a:	2400      	movs	r4, #0
 8009c6c:	4655      	mov	r5, sl
 8009c6e:	ecb7 7a01 	vldmia	r7!, {s14}
 8009c72:	f1bc 0f00 	cmp.w	ip, #0
 8009c76:	ee26 7a87 	vmul.f32	s14, s13, s14
 8009c7a:	dd50      	ble.n	8009d1e <forward_lite_dw_if32of32wf32+0x246>
 8009c7c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009c7e:	9402      	str	r4, [sp, #8]
 8009c80:	f04f 0a00 	mov.w	sl, #0
 8009c84:	9706      	str	r7, [sp, #24]
 8009c86:	2e00      	cmp	r6, #0
 8009c88:	f340 8088 	ble.w	8009d9c <forward_lite_dw_if32of32wf32+0x2c4>
 8009c8c:	9c01      	ldr	r4, [sp, #4]
 8009c8e:	f103 0110 	add.w	r1, r3, #16
 8009c92:	1917      	adds	r7, r2, r4
 8009c94:	f04f 0b00 	mov.w	fp, #0
 8009c98:	4614      	mov	r4, r2
 8009c9a:	ed51 5a03 	vldr	s11, [r1, #-12]
 8009c9e:	edd4 7a01 	vldr	s15, [r4, #4]
 8009ca2:	ed94 6a00 	vldr	s12, [r4]
 8009ca6:	ed11 5a04 	vldr	s10, [r1, #-16]
 8009caa:	ed51 4a01 	vldr	s9, [r1, #-4]
 8009cae:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8009cb2:	ed51 5a02 	vldr	s11, [r1, #-8]
 8009cb6:	eee6 7a05 	vfma.f32	s15, s12, s10
 8009cba:	f10b 0b04 	add.w	fp, fp, #4
 8009cbe:	45b3      	cmp	fp, r6
 8009cc0:	ed97 5a00 	vldr	s10, [r7]
 8009cc4:	ed97 6a01 	vldr	s12, [r7, #4]
 8009cc8:	eee5 7a25 	vfma.f32	s15, s10, s11
 8009ccc:	4474      	add	r4, lr
 8009cce:	f101 0110 	add.w	r1, r1, #16
 8009cd2:	4477      	add	r7, lr
 8009cd4:	eee6 7a24 	vfma.f32	s15, s12, s9
 8009cd8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009cdc:	dbdd      	blt.n	8009c9a <forward_lite_dw_if32of32wf32+0x1c2>
 8009cde:	9905      	ldr	r1, [sp, #20]
 8009ce0:	440a      	add	r2, r1
 8009ce2:	9904      	ldr	r1, [sp, #16]
 8009ce4:	440b      	add	r3, r1
 8009ce6:	9903      	ldr	r1, [sp, #12]
 8009ce8:	4288      	cmp	r0, r1
 8009cea:	dd10      	ble.n	8009d0e <forward_lite_dw_if32of32wf32+0x236>
 8009cec:	460c      	mov	r4, r1
 8009cee:	4693      	mov	fp, r2
 8009cf0:	461f      	mov	r7, r3
 8009cf2:	ecbb 6a01 	vldmia	fp!, {s12}
 8009cf6:	ecf7 7a01 	vldmia	r7!, {s15}
 8009cfa:	3401      	adds	r4, #1
 8009cfc:	42a0      	cmp	r0, r4
 8009cfe:	eea6 7a27 	vfma.f32	s14, s12, s15
 8009d02:	d1f6      	bne.n	8009cf2 <forward_lite_dw_if32of32wf32+0x21a>
 8009d04:	1a41      	subs	r1, r0, r1
 8009d06:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8009d0a:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 8009d0e:	f10a 0a01 	add.w	sl, sl, #1
 8009d12:	45d4      	cmp	ip, sl
 8009d14:	4442      	add	r2, r8
 8009d16:	444b      	add	r3, r9
 8009d18:	d1b5      	bne.n	8009c86 <forward_lite_dw_if32of32wf32+0x1ae>
 8009d1a:	9c02      	ldr	r4, [sp, #8]
 8009d1c:	9f06      	ldr	r7, [sp, #24]
 8009d1e:	9a08      	ldr	r2, [sp, #32]
 8009d20:	eca5 7a01 	vstmia	r5!, {s14}
 8009d24:	4413      	add	r3, r2
 8009d26:	9a07      	ldr	r2, [sp, #28]
 8009d28:	3401      	adds	r4, #1
 8009d2a:	4294      	cmp	r4, r2
 8009d2c:	d39f      	bcc.n	8009c6e <forward_lite_dw_if32of32wf32+0x196>
 8009d2e:	e9dd 452e 	ldrd	r4, r5, [sp, #184]	@ 0xb8
 8009d32:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009d34:	9922      	ldr	r1, [sp, #136]	@ 0x88
 8009d36:	f8dd b024 	ldr.w	fp, [sp, #36]	@ 0x24
 8009d3a:	42ac      	cmp	r4, r5
 8009d3c:	bf88      	it	hi
 8009d3e:	2200      	movhi	r2, #0
 8009d40:	3201      	adds	r2, #1
 8009d42:	4411      	add	r1, r2
 8009d44:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009d46:	f10b 0b04 	add.w	fp, fp, #4
 8009d4a:	455a      	cmp	r2, fp
 8009d4c:	d883      	bhi.n	8009c56 <forward_lite_dw_if32of32wf32+0x17e>
 8009d4e:	e9dd 790b 	ldrd	r7, r9, [sp, #44]	@ 0x2c
 8009d52:	e9dd 5c20 	ldrd	r5, ip, [sp, #128]	@ 0x80
 8009d56:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009d58:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8009d5a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009d5c:	440a      	add	r2, r1
 8009d5e:	920a      	str	r2, [sp, #40]	@ 0x28
 8009d60:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8009d62:	4417      	add	r7, r2
 8009d64:	1aad      	subs	r5, r5, r2
 8009d66:	9a32      	ldr	r2, [sp, #200]	@ 0xc8
 8009d68:	3301      	adds	r3, #1
 8009d6a:	429a      	cmp	r2, r3
 8009d6c:	930e      	str	r3, [sp, #56]	@ 0x38
 8009d6e:	f47f af2b 	bne.w	8009bc8 <forward_lite_dw_if32of32wf32+0xf0>
 8009d72:	e9dd 6a1b 	ldrd	r6, sl, [sp, #108]	@ 0x6c
 8009d76:	e9dd 091d 	ldrd	r0, r9, [sp, #116]	@ 0x74
 8009d7a:	e9dd 3119 	ldrd	r3, r1, [sp, #100]	@ 0x64
 8009d7e:	f8dd b07c 	ldr.w	fp, [sp, #124]	@ 0x7c
 8009d82:	4667      	mov	r7, ip
 8009d84:	44d1      	add	r9, sl
 8009d86:	9a33      	ldr	r2, [sp, #204]	@ 0xcc
 8009d88:	3101      	adds	r1, #1
 8009d8a:	428a      	cmp	r2, r1
 8009d8c:	443b      	add	r3, r7
 8009d8e:	eba0 0007 	sub.w	r0, r0, r7
 8009d92:	f47f aede 	bne.w	8009b52 <forward_lite_dw_if32of32wf32+0x7a>
 8009d96:	b025      	add	sp, #148	@ 0x94
 8009d98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d9c:	2100      	movs	r1, #0
 8009d9e:	e7a3      	b.n	8009ce8 <forward_lite_dw_if32of32wf32+0x210>
 8009da0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009da2:	4628      	mov	r0, r5
 8009da4:	442b      	add	r3, r5
 8009da6:	4629      	mov	r1, r5
 8009da8:	e714      	b.n	8009bd4 <forward_lite_dw_if32of32wf32+0xfc>
 8009daa:	bf00      	nop
 8009dac:	00000000 	.word	0x00000000
 8009db0:	1e71      	subs	r1, r6, #1
 8009db2:	0889      	lsrs	r1, r1, #2
 8009db4:	1c4a      	adds	r2, r1, #1
 8009db6:	fb01 e10e 	mla	r1, r1, lr, lr
 8009dba:	9104      	str	r1, [sp, #16]
 8009dbc:	f8dd a048 	ldr.w	sl, [sp, #72]	@ 0x48
 8009dc0:	9720      	str	r7, [sp, #128]	@ 0x80
 8009dc2:	0111      	lsls	r1, r2, #4
 8009dc4:	0092      	lsls	r2, r2, #2
 8009dc6:	9103      	str	r1, [sp, #12]
 8009dc8:	9205      	str	r2, [sp, #20]
 8009dca:	2100      	movs	r1, #0
 8009dcc:	46a3      	mov	fp, r4
 8009dce:	9521      	str	r5, [sp, #132]	@ 0x84
 8009dd0:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8009dd2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8009dd4:	f8cd 8024 	str.w	r8, [sp, #36]	@ 0x24
 8009dd8:	eb04 0481 	add.w	r4, r4, r1, lsl #2
 8009ddc:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 8009de0:	9406      	str	r4, [sp, #24]
 8009de2:	9122      	str	r1, [sp, #136]	@ 0x88
 8009de4:	2400      	movs	r4, #0
 8009de6:	4615      	mov	r5, r2
 8009de8:	f8cd c08c 	str.w	ip, [sp, #140]	@ 0x8c
 8009dec:	ecb5 7a01 	vldmia	r5!, {s14}
 8009df0:	f1ba 0f00 	cmp.w	sl, #0
 8009df4:	ee27 7a26 	vmul.f32	s14, s14, s13
 8009df8:	dd55      	ble.n	8009ea6 <forward_lite_dw_if32of32wf32+0x3ce>
 8009dfa:	e9cd 450b 	strd	r4, r5, [sp, #44]	@ 0x2c
 8009dfe:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009e00:	f04f 0c00 	mov.w	ip, #0
 8009e04:	2e00      	cmp	r6, #0
 8009e06:	bfd8      	it	le
 8009e08:	2200      	movle	r2, #0
 8009e0a:	dd2f      	ble.n	8009e6c <forward_lite_dw_if32of32wf32+0x394>
 8009e0c:	9c01      	ldr	r4, [sp, #4]
 8009e0e:	f103 0210 	add.w	r2, r3, #16
 8009e12:	190d      	adds	r5, r1, r4
 8009e14:	2700      	movs	r7, #0
 8009e16:	460c      	mov	r4, r1
 8009e18:	eb04 0809 	add.w	r8, r4, r9
 8009e1c:	ed12 4a03 	vldr	s8, [r2, #-12]
 8009e20:	edd8 7a00 	vldr	s15, [r8]
 8009e24:	edd4 4a00 	vldr	s9, [r4]
 8009e28:	ed12 5a04 	vldr	s10, [r2, #-16]
 8009e2c:	ed12 6a02 	vldr	s12, [r2, #-8]
 8009e30:	edd5 5a00 	vldr	s11, [r5]
 8009e34:	ed52 3a01 	vldr	s7, [r2, #-4]
 8009e38:	ee67 7a84 	vmul.f32	s15, s15, s8
 8009e3c:	eb05 0809 	add.w	r8, r5, r9
 8009e40:	eee4 7a85 	vfma.f32	s15, s9, s10
 8009e44:	3704      	adds	r7, #4
 8009e46:	42b7      	cmp	r7, r6
 8009e48:	f102 0210 	add.w	r2, r2, #16
 8009e4c:	eee5 7a86 	vfma.f32	s15, s11, s12
 8009e50:	4474      	add	r4, lr
 8009e52:	4475      	add	r5, lr
 8009e54:	ed98 6a00 	vldr	s12, [r8]
 8009e58:	eee6 7a23 	vfma.f32	s15, s12, s7
 8009e5c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009e60:	dbda      	blt.n	8009e18 <forward_lite_dw_if32of32wf32+0x340>
 8009e62:	9a04      	ldr	r2, [sp, #16]
 8009e64:	4411      	add	r1, r2
 8009e66:	9a03      	ldr	r2, [sp, #12]
 8009e68:	4413      	add	r3, r2
 8009e6a:	9a05      	ldr	r2, [sp, #20]
 8009e6c:	4290      	cmp	r0, r2
 8009e6e:	dd11      	ble.n	8009e94 <forward_lite_dw_if32of32wf32+0x3bc>
 8009e70:	4615      	mov	r5, r2
 8009e72:	460c      	mov	r4, r1
 8009e74:	461f      	mov	r7, r3
 8009e76:	edd4 7a00 	vldr	s15, [r4]
 8009e7a:	ecb7 6a01 	vldmia	r7!, {s12}
 8009e7e:	3501      	adds	r5, #1
 8009e80:	42a8      	cmp	r0, r5
 8009e82:	eea6 7a27 	vfma.f32	s14, s12, s15
 8009e86:	444c      	add	r4, r9
 8009e88:	d1f5      	bne.n	8009e76 <forward_lite_dw_if32of32wf32+0x39e>
 8009e8a:	1a82      	subs	r2, r0, r2
 8009e8c:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8009e90:	fb02 1109 	mla	r1, r2, r9, r1
 8009e94:	9a02      	ldr	r2, [sp, #8]
 8009e96:	f10c 0c01 	add.w	ip, ip, #1
 8009e9a:	45e2      	cmp	sl, ip
 8009e9c:	4411      	add	r1, r2
 8009e9e:	445b      	add	r3, fp
 8009ea0:	d1b0      	bne.n	8009e04 <forward_lite_dw_if32of32wf32+0x32c>
 8009ea2:	e9dd 450b 	ldrd	r4, r5, [sp, #44]	@ 0x2c
 8009ea6:	9a06      	ldr	r2, [sp, #24]
 8009ea8:	eca2 7a01 	vstmia	r2!, {s14}
 8009eac:	9206      	str	r2, [sp, #24]
 8009eae:	9a08      	ldr	r2, [sp, #32]
 8009eb0:	4413      	add	r3, r2
 8009eb2:	9a07      	ldr	r2, [sp, #28]
 8009eb4:	3401      	adds	r4, #1
 8009eb6:	42a2      	cmp	r2, r4
 8009eb8:	d898      	bhi.n	8009dec <forward_lite_dw_if32of32wf32+0x314>
 8009eba:	e9dd 452e 	ldrd	r4, r5, [sp, #184]	@ 0xb8
 8009ebe:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009ec0:	f8dd 8024 	ldr.w	r8, [sp, #36]	@ 0x24
 8009ec4:	e9dd 1c22 	ldrd	r1, ip, [sp, #136]	@ 0x88
 8009ec8:	42ac      	cmp	r4, r5
 8009eca:	bf88      	it	hi
 8009ecc:	2200      	movhi	r2, #0
 8009ece:	3201      	adds	r2, #1
 8009ed0:	4411      	add	r1, r2
 8009ed2:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009ed4:	f108 0804 	add.w	r8, r8, #4
 8009ed8:	4542      	cmp	r2, r8
 8009eda:	f63f af79 	bhi.w	8009dd0 <forward_lite_dw_if32of32wf32+0x2f8>
 8009ede:	e9dd 7520 	ldrd	r7, r5, [sp, #128]	@ 0x80
 8009ee2:	e738      	b.n	8009d56 <forward_lite_dw_if32of32wf32+0x27e>

08009ee4 <forward_lite_conv2d_if32of32wf32_pool>:
 8009ee4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ee8:	ed2d 8b02 	vpush	{d8}
 8009eec:	b0c5      	sub	sp, #276	@ 0x114
 8009eee:	4696      	mov	lr, r2
 8009ef0:	f9bd 518c 	ldrsh.w	r5, [sp, #396]	@ 0x18c
 8009ef4:	f9bd 4148 	ldrsh.w	r4, [sp, #328]	@ 0x148
 8009ef8:	9320      	str	r3, [sp, #128]	@ 0x80
 8009efa:	f9bd 31ac 	ldrsh.w	r3, [sp, #428]	@ 0x1ac
 8009efe:	9412      	str	r4, [sp, #72]	@ 0x48
 8009f00:	f8bd 4170 	ldrh.w	r4, [sp, #368]	@ 0x170
 8009f04:	912f      	str	r1, [sp, #188]	@ 0xbc
 8009f06:	9230      	str	r2, [sp, #192]	@ 0xc0
 8009f08:	f9bd 1160 	ldrsh.w	r1, [sp, #352]	@ 0x160
 8009f0c:	9327      	str	r3, [sp, #156]	@ 0x9c
 8009f0e:	fb05 f203 	mul.w	r2, r5, r3
 8009f12:	9413      	str	r4, [sp, #76]	@ 0x4c
 8009f14:	f9bd 3154 	ldrsh.w	r3, [sp, #340]	@ 0x154
 8009f18:	f8bd 4174 	ldrh.w	r4, [sp, #372]	@ 0x174
 8009f1c:	f9bd 715c 	ldrsh.w	r7, [sp, #348]	@ 0x15c
 8009f20:	f9bd 6150 	ldrsh.w	r6, [sp, #336]	@ 0x150
 8009f24:	933a      	str	r3, [sp, #232]	@ 0xe8
 8009f26:	910a      	str	r1, [sp, #40]	@ 0x28
 8009f28:	f9bd 3158 	ldrsh.w	r3, [sp, #344]	@ 0x158
 8009f2c:	f8bd 1168 	ldrh.w	r1, [sp, #360]	@ 0x168
 8009f30:	9426      	str	r4, [sp, #152]	@ 0x98
 8009f32:	f9bd 4178 	ldrsh.w	r4, [sp, #376]	@ 0x178
 8009f36:	f9bd c14c 	ldrsh.w	ip, [sp, #332]	@ 0x14c
 8009f3a:	9039      	str	r0, [sp, #228]	@ 0xe4
 8009f3c:	9331      	str	r3, [sp, #196]	@ 0xc4
 8009f3e:	9125      	str	r1, [sp, #148]	@ 0x94
 8009f40:	f9bd 3164 	ldrsh.w	r3, [sp, #356]	@ 0x164
 8009f44:	950e      	str	r5, [sp, #56]	@ 0x38
 8009f46:	4680      	mov	r8, r0
 8009f48:	9732      	str	r7, [sp, #200]	@ 0xc8
 8009f4a:	f8bd 016c 	ldrh.w	r0, [sp, #364]	@ 0x16c
 8009f4e:	9610      	str	r6, [sp, #64]	@ 0x40
 8009f50:	943b      	str	r4, [sp, #236]	@ 0xec
 8009f52:	f9bd 41a8 	ldrsh.w	r4, [sp, #424]	@ 0x1a8
 8009f56:	943c      	str	r4, [sp, #240]	@ 0xf0
 8009f58:	f9bd 41b0 	ldrsh.w	r4, [sp, #432]	@ 0x1b0
 8009f5c:	943d      	str	r4, [sp, #244]	@ 0xf4
 8009f5e:	f9bd 41b4 	ldrsh.w	r4, [sp, #436]	@ 0x1b4
 8009f62:	9428      	str	r4, [sp, #160]	@ 0xa0
 8009f64:	f9bd 41b8 	ldrsh.w	r4, [sp, #440]	@ 0x1b8
 8009f68:	943e      	str	r4, [sp, #248]	@ 0xf8
 8009f6a:	f9bd 41bc 	ldrsh.w	r4, [sp, #444]	@ 0x1bc
 8009f6e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009f70:	2f00      	cmp	r7, #0
 8009f72:	f1c0 0400 	rsb	r4, r0, #0
 8009f76:	f9bd 1190 	ldrsh.w	r1, [sp, #400]	@ 0x190
 8009f7a:	f8dd 9198 	ldr.w	r9, [sp, #408]	@ 0x198
 8009f7e:	941d      	str	r4, [sp, #116]	@ 0x74
 8009f80:	fb0c f202 	mul.w	r2, ip, r2
 8009f84:	f340 826d 	ble.w	800a462 <forward_lite_conv2d_if32of32wf32_pool+0x57e>
 8009f88:	9f0a      	ldr	r7, [sp, #40]	@ 0x28
 8009f8a:	9c12      	ldr	r4, [sp, #72]	@ 0x48
 8009f8c:	901e      	str	r0, [sp, #120]	@ 0x78
 8009f8e:	fb07 f303 	mul.w	r3, r7, r3
 8009f92:	9828      	ldr	r0, [sp, #160]	@ 0xa0
 8009f94:	ed9f 8a6d 	vldr	s16, [pc, #436]	@ 800a14c <forward_lite_conv2d_if32of32wf32_pool+0x268>
 8009f98:	fb04 f303 	mul.w	r3, r4, r3
 8009f9c:	009f      	lsls	r7, r3, #2
 8009f9e:	fb0c f300 	mul.w	r3, ip, r0
 8009fa2:	fb05 f303 	mul.w	r3, r5, r3
 8009fa6:	0098      	lsls	r0, r3, #2
 8009fa8:	9036      	str	r0, [sp, #216]	@ 0xd8
 8009faa:	9826      	ldr	r0, [sp, #152]	@ 0x98
 8009fac:	9721      	str	r7, [sp, #132]	@ 0x84
 8009fae:	fb00 f306 	mul.w	r3, r0, r6
 8009fb2:	fb04 f303 	mul.w	r3, r4, r3
 8009fb6:	0098      	lsls	r0, r3, #2
 8009fb8:	902d      	str	r0, [sp, #180]	@ 0xb4
 8009fba:	0090      	lsls	r0, r2, #2
 8009fbc:	902c      	str	r0, [sp, #176]	@ 0xb0
 8009fbe:	9b31      	ldr	r3, [sp, #196]	@ 0xc4
 8009fc0:	9850      	ldr	r0, [sp, #320]	@ 0x140
 8009fc2:	00a7      	lsls	r7, r4, #2
 8009fc4:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8009fc8:	fb0c f303 	mul.w	r3, ip, r3
 8009fcc:	981d      	ldr	r0, [sp, #116]	@ 0x74
 8009fce:	921c      	str	r2, [sp, #112]	@ 0x70
 8009fd0:	009a      	lsls	r2, r3, #2
 8009fd2:	fb06 f307 	mul.w	r3, r6, r7
 8009fd6:	fb00 8603 	mla	r6, r0, r3, r8
 8009fda:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 8009fdc:	961f      	str	r6, [sp, #124]	@ 0x7c
 8009fde:	425e      	negs	r6, r3
 8009fe0:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009fe2:	982c      	ldr	r0, [sp, #176]	@ 0xb0
 8009fe4:	9234      	str	r2, [sp, #208]	@ 0xd0
 8009fe6:	fb03 f304 	mul.w	r3, r3, r4
 8009fea:	009b      	lsls	r3, r3, #2
 8009fec:	9314      	str	r3, [sp, #80]	@ 0x50
 8009fee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009ff0:	9329      	str	r3, [sp, #164]	@ 0xa4
 8009ff2:	fb0c f505 	mul.w	r5, ip, r5
 8009ff6:	4240      	negs	r0, r0
 8009ff8:	9535      	str	r5, [sp, #212]	@ 0xd4
 8009ffa:	9023      	str	r0, [sp, #140]	@ 0x8c
 8009ffc:	f10e 4578 	add.w	r5, lr, #4160749568	@ 0xf8000000
 800a000:	fb06 f007 	mul.w	r0, r6, r7
 800a004:	469b      	mov	fp, r3
 800a006:	1e4b      	subs	r3, r1, #1
 800a008:	2200      	movs	r2, #0
 800a00a:	9533      	str	r5, [sp, #204]	@ 0xcc
 800a00c:	902e      	str	r0, [sp, #184]	@ 0xb8
 800a00e:	ea4f 058c 	mov.w	r5, ip, lsl #2
 800a012:	9850      	ldr	r0, [sp, #320]	@ 0x140
 800a014:	962b      	str	r6, [sp, #172]	@ 0xac
 800a016:	b21b      	sxth	r3, r3
 800a018:	2900      	cmp	r1, #0
 800a01a:	970c      	str	r7, [sp, #48]	@ 0x30
 800a01c:	9224      	str	r2, [sp, #144]	@ 0x90
 800a01e:	950f      	str	r5, [sp, #60]	@ 0x3c
 800a020:	901a      	str	r0, [sp, #104]	@ 0x68
 800a022:	46c8      	mov	r8, r9
 800a024:	4614      	mov	r4, r2
 800a026:	4666      	mov	r6, ip
 800a028:	9322      	str	r3, [sp, #136]	@ 0x88
 800a02a:	f300 8091 	bgt.w	800a150 <forward_lite_conv2d_if32of32wf32_pool+0x26c>
 800a02e:	2b00      	cmp	r3, #0
 800a030:	f280 8226 	bge.w	800a480 <forward_lite_conv2d_if32of32wf32_pool+0x59c>
 800a034:	9b35      	ldr	r3, [sp, #212]	@ 0xd4
 800a036:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800a038:	fb03 f30b 	mul.w	r3, r3, fp
 800a03c:	eba2 0383 	sub.w	r3, r2, r3, lsl #2
 800a040:	9a50      	ldr	r2, [sp, #320]	@ 0x140
 800a042:	429a      	cmp	r2, r3
 800a044:	bf84      	itt	hi
 800a046:	9a2c      	ldrhi	r2, [sp, #176]	@ 0xb0
 800a048:	189b      	addhi	r3, r3, r2
 800a04a:	9a50      	ldr	r2, [sp, #320]	@ 0x140
 800a04c:	429a      	cmp	r2, r3
 800a04e:	d216      	bcs.n	800a07e <forward_lite_conv2d_if32of32wf32_pool+0x19a>
 800a050:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 800a052:	455a      	cmp	r2, fp
 800a054:	d013      	beq.n	800a07e <forward_lite_conv2d_if32of32wf32_pool+0x19a>
 800a056:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800a058:	429a      	cmp	r2, r3
 800a05a:	d910      	bls.n	800a07e <forward_lite_conv2d_if32of32wf32_pool+0x19a>
 800a05c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a05e:	461a      	mov	r2, r3
 800a060:	f852 0b04 	ldr.w	r0, [r2], #4
 800a064:	f841 0b04 	str.w	r0, [r1], #4
 800a068:	981c      	ldr	r0, [sp, #112]	@ 0x70
 800a06a:	4282      	cmp	r2, r0
 800a06c:	d3f8      	bcc.n	800a060 <forward_lite_conv2d_if32of32wf32_pool+0x17c>
 800a06e:	1e42      	subs	r2, r0, #1
 800a070:	1ad3      	subs	r3, r2, r3
 800a072:	f023 0303 	bic.w	r3, r3, #3
 800a076:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800a078:	3304      	adds	r3, #4
 800a07a:	441a      	add	r2, r3
 800a07c:	921a      	str	r2, [sp, #104]	@ 0x68
 800a07e:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800a080:	9927      	ldr	r1, [sp, #156]	@ 0x9c
 800a082:	9836      	ldr	r0, [sp, #216]	@ 0xd8
 800a084:	440a      	add	r2, r1
 800a086:	9928      	ldr	r1, [sp, #160]	@ 0xa0
 800a088:	fa1f f38b 	uxth.w	r3, fp
 800a08c:	1ad2      	subs	r2, r2, r3
 800a08e:	440b      	add	r3, r1
 800a090:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a092:	4401      	add	r1, r0
 800a094:	911a      	str	r1, [sp, #104]	@ 0x68
 800a096:	fa0f fb83 	sxth.w	fp, r3
 800a09a:	460b      	mov	r3, r1
 800a09c:	991c      	ldr	r1, [sp, #112]	@ 0x70
 800a09e:	b212      	sxth	r2, r2
 800a0a0:	428b      	cmp	r3, r1
 800a0a2:	9224      	str	r2, [sp, #144]	@ 0x90
 800a0a4:	d304      	bcc.n	800a0b0 <forward_lite_conv2d_if32of32wf32_pool+0x1cc>
 800a0a6:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800a0a8:	4413      	add	r3, r2
 800a0aa:	428b      	cmp	r3, r1
 800a0ac:	d2fc      	bcs.n	800a0a8 <forward_lite_conv2d_if32of32wf32_pool+0x1c4>
 800a0ae:	931a      	str	r3, [sp, #104]	@ 0x68
 800a0b0:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 800a0b2:	455a      	cmp	r2, fp
 800a0b4:	f300 81c6 	bgt.w	800a444 <forward_lite_conv2d_if32of32wf32_pool+0x560>
 800a0b8:	1c63      	adds	r3, r4, #1
 800a0ba:	992f      	ldr	r1, [sp, #188]	@ 0xbc
 800a0bc:	9108      	str	r1, [sp, #32]
 800a0be:	b21c      	sxth	r4, r3
 800a0c0:	9b34      	ldr	r3, [sp, #208]	@ 0xd0
 800a0c2:	f8dd a0a0 	ldr.w	sl, [sp, #160]	@ 0xa0
 800a0c6:	9f29      	ldr	r7, [sp, #164]	@ 0xa4
 800a0c8:	9850      	ldr	r0, [sp, #320]	@ 0x140
 800a0ca:	9d69      	ldr	r5, [sp, #420]	@ 0x1a4
 800a0cc:	18cb      	adds	r3, r1, r3
 800a0ce:	932f      	str	r3, [sp, #188]	@ 0xbc
 800a0d0:	9926      	ldr	r1, [sp, #152]	@ 0x98
 800a0d2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800a0d4:	440b      	add	r3, r1
 800a0d6:	931d      	str	r3, [sp, #116]	@ 0x74
 800a0d8:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800a0da:	1a5b      	subs	r3, r3, r1
 800a0dc:	931e      	str	r3, [sp, #120]	@ 0x78
 800a0de:	992d      	ldr	r1, [sp, #180]	@ 0xb4
 800a0e0:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800a0e2:	440b      	add	r3, r1
 800a0e4:	931f      	str	r3, [sp, #124]	@ 0x7c
 800a0e6:	b293      	uxth	r3, r2
 800a0e8:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800a0ea:	9301      	str	r3, [sp, #4]
 800a0ec:	1a9b      	subs	r3, r3, r2
 800a0ee:	b29a      	uxth	r2, r3
 800a0f0:	fa1f f38a 	uxth.w	r3, sl
 800a0f4:	ebab 0103 	sub.w	r1, fp, r3
 800a0f8:	9305      	str	r3, [sp, #20]
 800a0fa:	b2bb      	uxth	r3, r7
 800a0fc:	9303      	str	r3, [sp, #12]
 800a0fe:	2301      	movs	r3, #1
 800a100:	9307      	str	r3, [sp, #28]
 800a102:	f8bd 30c4 	ldrh.w	r3, [sp, #196]	@ 0xc4
 800a106:	9306      	str	r3, [sp, #24]
 800a108:	f8bd 30f4 	ldrh.w	r3, [sp, #244]	@ 0xf4
 800a10c:	9304      	str	r3, [sp, #16]
 800a10e:	f8bd 30f8 	ldrh.w	r3, [sp, #248]	@ 0xf8
 800a112:	9302      	str	r3, [sp, #8]
 800a114:	f8bd 30f0 	ldrh.w	r3, [sp, #240]	@ 0xf0
 800a118:	9300      	str	r3, [sp, #0]
 800a11a:	fa0f fb81 	sxth.w	fp, r1
 800a11e:	b2b3      	uxth	r3, r6
 800a120:	f8bd 1038 	ldrh.w	r1, [sp, #56]	@ 0x38
 800a124:	47a8      	blx	r5
 800a126:	4652      	mov	r2, sl
 800a128:	1abb      	subs	r3, r7, r2
 800a12a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800a12e:	b21b      	sxth	r3, r3
 800a130:	9329      	str	r3, [sp, #164]	@ 0xa4
 800a132:	9b32      	ldr	r3, [sp, #200]	@ 0xc8
 800a134:	42a3      	cmp	r3, r4
 800a136:	f340 8194 	ble.w	800a462 <forward_lite_conv2d_if32of32wf32_pool+0x57e>
 800a13a:	9922      	ldr	r1, [sp, #136]	@ 0x88
 800a13c:	1e4b      	subs	r3, r1, #1
 800a13e:	b21b      	sxth	r3, r3
 800a140:	2900      	cmp	r1, #0
 800a142:	9322      	str	r3, [sp, #136]	@ 0x88
 800a144:	f77f af73 	ble.w	800a02e <forward_lite_conv2d_if32of32wf32_pool+0x14a>
 800a148:	e002      	b.n	800a150 <forward_lite_conv2d_if32of32wf32_pool+0x26c>
 800a14a:	bf00      	nop
 800a14c:	00000000 	.word	0x00000000
 800a150:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800a152:	2b00      	cmp	r3, #0
 800a154:	f2c0 82cb 	blt.w	800a6ee <forward_lite_conv2d_if32of32wf32_pool+0x80a>
 800a158:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800a15a:	931b      	str	r3, [sp, #108]	@ 0x6c
 800a15c:	2300      	movs	r3, #0
 800a15e:	991e      	ldr	r1, [sp, #120]	@ 0x78
 800a160:	9a3a      	ldr	r2, [sp, #232]	@ 0xe8
 800a162:	440a      	add	r2, r1
 800a164:	993b      	ldr	r1, [sp, #236]	@ 0xec
 800a166:	428a      	cmp	r2, r1
 800a168:	bfd4      	ite	le
 800a16a:	ebc3 0702 	rsble	r7, r3, r2
 800a16e:	ebc3 0701 	rsbgt	r7, r3, r1
 800a172:	9a51      	ldr	r2, [sp, #324]	@ 0x144
 800a174:	2a00      	cmp	r2, #0
 800a176:	f000 8187 	beq.w	800a488 <forward_lite_conv2d_if32of32wf32_pool+0x5a4>
 800a17a:	9a33      	ldr	r2, [sp, #204]	@ 0xcc
 800a17c:	f1b2 7f80 	cmp.w	r2, #16777216	@ 0x1000000
 800a180:	f0c0 8182 	bcc.w	800a488 <forward_lite_conv2d_if32of32wf32_pool+0x5a4>
 800a184:	2e00      	cmp	r6, #0
 800a186:	f340 812b 	ble.w	800a3e0 <forward_lite_conv2d_if32of32wf32_pool+0x4fc>
 800a18a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a18c:	992e      	ldr	r1, [sp, #184]	@ 0xb8
 800a18e:	fb02 f303 	mul.w	r3, r2, r3
 800a192:	9318      	str	r3, [sp, #96]	@ 0x60
 800a194:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800a196:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 800a198:	189a      	adds	r2, r3, r2
 800a19a:	9237      	str	r2, [sp, #220]	@ 0xdc
 800a19c:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800a19e:	469a      	mov	sl, r3
 800a1a0:	e9cd 843f 	strd	r8, r4, [sp, #252]	@ 0xfc
 800a1a4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800a1a6:	932a      	str	r3, [sp, #168]	@ 0xa8
 800a1a8:	440a      	add	r2, r1
 800a1aa:	9b30      	ldr	r3, [sp, #192]	@ 0xc0
 800a1ac:	9238      	str	r2, [sp, #224]	@ 0xe0
 800a1ae:	9319      	str	r3, [sp, #100]	@ 0x64
 800a1b0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800a1b2:	9951      	ldr	r1, [sp, #324]	@ 0x144
 800a1b4:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800a1b6:	f001 f9d9 	bl	800b56c <st_int8_copy>
 800a1ba:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800a1bc:	2b00      	cmp	r3, #0
 800a1be:	f000 815c 	beq.w	800a47a <forward_lite_conv2d_if32of32wf32_pool+0x596>
 800a1c2:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
 800a1c4:	ecf3 6a01 	vldmia	r3!, {s13}
 800a1c8:	932a      	str	r3, [sp, #168]	@ 0xa8
 800a1ca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a1cc:	2b00      	cmp	r3, #0
 800a1ce:	f000 80fb 	beq.w	800a3c8 <forward_lite_conv2d_if32of32wf32_pool+0x4e4>
 800a1d2:	9a25      	ldr	r2, [sp, #148]	@ 0x94
 800a1d4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a1d6:	9938      	ldr	r1, [sp, #224]	@ 0xe0
 800a1d8:	920d      	str	r2, [sp, #52]	@ 0x34
 800a1da:	2500      	movs	r5, #0
 800a1dc:	4413      	add	r3, r2
 800a1de:	9c2b      	ldr	r4, [sp, #172]	@ 0xac
 800a1e0:	910b      	str	r1, [sp, #44]	@ 0x2c
 800a1e2:	462a      	mov	r2, r5
 800a1e4:	46bc      	mov	ip, r7
 800a1e6:	f8cd a104 	str.w	sl, [sp, #260]	@ 0x104
 800a1ea:	4655      	mov	r5, sl
 800a1ec:	9642      	str	r6, [sp, #264]	@ 0x108
 800a1ee:	f8cd 9198 	str.w	r9, [sp, #408]	@ 0x198
 800a1f2:	f8cd b10c 	str.w	fp, [sp, #268]	@ 0x10c
 800a1f6:	4610      	mov	r0, r2
 800a1f8:	2c00      	cmp	r4, #0
 800a1fa:	f2c0 8137 	blt.w	800a46c <forward_lite_conv2d_if32of32wf32_pool+0x588>
 800a1fe:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800a200:	9211      	str	r2, [sp, #68]	@ 0x44
 800a202:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800a204:	2600      	movs	r6, #0
 800a206:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a208:	9f51      	ldr	r7, [sp, #324]	@ 0x144
 800a20a:	4299      	cmp	r1, r3
 800a20c:	bf94      	ite	ls
 800a20e:	ebc6 0601 	rsbls	r6, r6, r1
 800a212:	ebc6 0603 	rsbhi	r6, r6, r3
 800a216:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800a218:	fb02 7201 	mla	r2, r2, r1, r7
 800a21c:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 800a21e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a220:	eba7 0b06 	sub.w	fp, r7, r6
 800a224:	9f12      	ldr	r7, [sp, #72]	@ 0x48
 800a226:	eba1 0a06 	sub.w	sl, r1, r6
 800a22a:	fb07 f606 	mul.w	r6, r7, r6
 800a22e:	4667      	mov	r7, ip
 800a230:	2f00      	cmp	r7, #0
 800a232:	eeb0 7a66 	vmov.f32	s14, s13
 800a236:	f340 80ad 	ble.w	800a394 <forward_lite_conv2d_if32of32wf32_pool+0x4b0>
 800a23a:	f026 0c0f 	bic.w	ip, r6, #15
 800a23e:	f10c 39ff 	add.w	r9, ip, #4294967295	@ 0xffffffff
 800a242:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800a244:	9317      	str	r3, [sp, #92]	@ 0x5c
 800a246:	ea4f 1919 	mov.w	r9, r9, lsr #4
 800a24a:	e9cd 4015 	strd	r4, r0, [sp, #84]	@ 0x54
 800a24e:	f109 0901 	add.w	r9, r9, #1
 800a252:	fb01 fb0b 	mul.w	fp, r1, fp
 800a256:	fb01 fa0a 	mul.w	sl, r1, sl
 800a25a:	ea4f 1889 	mov.w	r8, r9, lsl #6
 800a25e:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800a260:	9511      	str	r5, [sp, #68]	@ 0x44
 800a262:	ea4f 1909 	mov.w	r9, r9, lsl #4
 800a266:	f04f 0e00 	mov.w	lr, #0
 800a26a:	f1bc 0f00 	cmp.w	ip, #0
 800a26e:	bfd8      	it	le
 800a270:	2500      	movle	r5, #0
 800a272:	dd70      	ble.n	800a356 <forward_lite_conv2d_if32of32wf32_pool+0x472>
 800a274:	f101 0040 	add.w	r0, r1, #64	@ 0x40
 800a278:	f102 0340 	add.w	r3, r2, #64	@ 0x40
 800a27c:	2400      	movs	r4, #0
 800a27e:	ed13 6a0f 	vldr	s12, [r3, #-60]	@ 0xffffffc4
 800a282:	ed50 7a0f 	vldr	s15, [r0, #-60]	@ 0xffffffc4
 800a286:	ed10 5a10 	vldr	s10, [r0, #-64]	@ 0xffffffc0
 800a28a:	ed53 5a10 	vldr	s11, [r3, #-64]	@ 0xffffffc0
 800a28e:	ed10 4a0d 	vldr	s8, [r0, #-52]	@ 0xffffffcc
 800a292:	ed50 4a0c 	vldr	s9, [r0, #-48]	@ 0xffffffd0
 800a296:	ed50 2a0a 	vldr	s5, [r0, #-40]	@ 0xffffffd8
 800a29a:	ed13 3a0a 	vldr	s6, [r3, #-40]	@ 0xffffffd8
 800a29e:	ed50 3a09 	vldr	s7, [r0, #-36]	@ 0xffffffdc
 800a2a2:	ed50 1a06 	vldr	s3, [r0, #-24]	@ 0xffffffe8
 800a2a6:	ed13 1a06 	vldr	s2, [r3, #-24]	@ 0xffffffe8
 800a2aa:	ed13 2a05 	vldr	s4, [r3, #-20]	@ 0xffffffec
 800a2ae:	ed50 0a01 	vldr	s1, [r0, #-4]
 800a2b2:	ee67 7a86 	vmul.f32	s15, s15, s12
 800a2b6:	ed10 6a0e 	vldr	s12, [r0, #-56]	@ 0xffffffc8
 800a2ba:	eee5 7a25 	vfma.f32	s15, s10, s11
 800a2be:	3410      	adds	r4, #16
 800a2c0:	4564      	cmp	r4, ip
 800a2c2:	ed13 5a0e 	vldr	s10, [r3, #-56]	@ 0xffffffc8
 800a2c6:	ed53 5a0d 	vldr	s11, [r3, #-52]	@ 0xffffffcc
 800a2ca:	eee5 7a06 	vfma.f32	s15, s10, s12
 800a2ce:	f100 0040 	add.w	r0, r0, #64	@ 0x40
 800a2d2:	f103 0340 	add.w	r3, r3, #64	@ 0x40
 800a2d6:	ed13 5a1c 	vldr	s10, [r3, #-112]	@ 0xffffff90
 800a2da:	ed10 6a1b 	vldr	s12, [r0, #-108]	@ 0xffffff94
 800a2de:	eee4 7a25 	vfma.f32	s15, s8, s11
 800a2e2:	ed53 5a1b 	vldr	s11, [r3, #-108]	@ 0xffffff94
 800a2e6:	ed13 4a19 	vldr	s8, [r3, #-100]	@ 0xffffff9c
 800a2ea:	eee4 7a85 	vfma.f32	s15, s9, s10
 800a2ee:	ed53 4a18 	vldr	s9, [r3, #-96]	@ 0xffffffa0
 800a2f2:	ed13 5a17 	vldr	s10, [r3, #-92]	@ 0xffffffa4
 800a2f6:	eee5 7a86 	vfma.f32	s15, s11, s12
 800a2fa:	ed50 5a18 	vldr	s11, [r0, #-96]	@ 0xffffffa0
 800a2fe:	ed10 6a17 	vldr	s12, [r0, #-92]	@ 0xffffffa4
 800a302:	eee2 7a83 	vfma.f32	s15, s5, s6
 800a306:	ed50 2a15 	vldr	s5, [r0, #-84]	@ 0xffffffac
 800a30a:	ed10 3a14 	vldr	s6, [r0, #-80]	@ 0xffffffb0
 800a30e:	eee3 7a84 	vfma.f32	s15, s7, s8
 800a312:	ed53 3a14 	vldr	s7, [r3, #-80]	@ 0xffffffb0
 800a316:	ed10 4a13 	vldr	s8, [r0, #-76]	@ 0xffffffb4
 800a31a:	eee4 7aa5 	vfma.f32	s15, s9, s11
 800a31e:	ed53 4a13 	vldr	s9, [r3, #-76]	@ 0xffffffb4
 800a322:	ed50 5a12 	vldr	s11, [r0, #-72]	@ 0xffffffb8
 800a326:	eee5 7a06 	vfma.f32	s15, s10, s12
 800a32a:	ed13 5a12 	vldr	s10, [r3, #-72]	@ 0xffffffb8
 800a32e:	ed13 6a11 	vldr	s12, [r3, #-68]	@ 0xffffffbc
 800a332:	eee1 7a21 	vfma.f32	s15, s2, s3
 800a336:	eee2 7a22 	vfma.f32	s15, s4, s5
 800a33a:	eee3 7a23 	vfma.f32	s15, s6, s7
 800a33e:	eee4 7a24 	vfma.f32	s15, s8, s9
 800a342:	eee5 7a25 	vfma.f32	s15, s10, s11
 800a346:	eee6 7a20 	vfma.f32	s15, s12, s1
 800a34a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800a34e:	db96      	blt.n	800a27e <forward_lite_conv2d_if32of32wf32_pool+0x39a>
 800a350:	4441      	add	r1, r8
 800a352:	4442      	add	r2, r8
 800a354:	464d      	mov	r5, r9
 800a356:	42ae      	cmp	r6, r5
 800a358:	dd10      	ble.n	800a37c <forward_lite_conv2d_if32of32wf32_pool+0x498>
 800a35a:	462b      	mov	r3, r5
 800a35c:	460c      	mov	r4, r1
 800a35e:	4610      	mov	r0, r2
 800a360:	ecb0 6a01 	vldmia	r0!, {s12}
 800a364:	ecf4 7a01 	vldmia	r4!, {s15}
 800a368:	3301      	adds	r3, #1
 800a36a:	429e      	cmp	r6, r3
 800a36c:	eea6 7a27 	vfma.f32	s14, s12, s15
 800a370:	d1f6      	bne.n	800a360 <forward_lite_conv2d_if32of32wf32_pool+0x47c>
 800a372:	1b75      	subs	r5, r6, r5
 800a374:	eb02 0285 	add.w	r2, r2, r5, lsl #2
 800a378:	eb01 0185 	add.w	r1, r1, r5, lsl #2
 800a37c:	f10e 0e01 	add.w	lr, lr, #1
 800a380:	4577      	cmp	r7, lr
 800a382:	4459      	add	r1, fp
 800a384:	4452      	add	r2, sl
 800a386:	f47f af70 	bne.w	800a26a <forward_lite_conv2d_if32of32wf32_pool+0x386>
 800a38a:	e9dd 4015 	ldrd	r4, r0, [sp, #84]	@ 0x54
 800a38e:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 800a390:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a392:	46bc      	mov	ip, r7
 800a394:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800a396:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800a398:	ed85 7a00 	vstr	s14, [r5]
 800a39c:	440d      	add	r5, r1
 800a39e:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800a3a0:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 800a3a2:	1a89      	subs	r1, r1, r2
 800a3a4:	4414      	add	r4, r2
 800a3a6:	910d      	str	r1, [sp, #52]	@ 0x34
 800a3a8:	1a9b      	subs	r3, r3, r2
 800a3aa:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a3ac:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a3ae:	3001      	adds	r0, #1
 800a3b0:	4431      	add	r1, r6
 800a3b2:	4282      	cmp	r2, r0
 800a3b4:	910b      	str	r1, [sp, #44]	@ 0x2c
 800a3b6:	f47f af1f 	bne.w	800a1f8 <forward_lite_conv2d_if32of32wf32_pool+0x314>
 800a3ba:	e9dd a641 	ldrd	sl, r6, [sp, #260]	@ 0x104
 800a3be:	f8dd 9198 	ldr.w	r9, [sp, #408]	@ 0x198
 800a3c2:	f8dd b10c 	ldr.w	fp, [sp, #268]	@ 0x10c
 800a3c6:	4667      	mov	r7, ip
 800a3c8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a3ca:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800a3cc:	4413      	add	r3, r2
 800a3ce:	9319      	str	r3, [sp, #100]	@ 0x64
 800a3d0:	9b37      	ldr	r3, [sp, #220]	@ 0xdc
 800a3d2:	f10a 0a04 	add.w	sl, sl, #4
 800a3d6:	459a      	cmp	sl, r3
 800a3d8:	f47f aeea 	bne.w	800a1b0 <forward_lite_conv2d_if32of32wf32_pool+0x2cc>
 800a3dc:	e9dd 843f 	ldrd	r8, r4, [sp, #252]	@ 0xfc
 800a3e0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	dd26      	ble.n	800a434 <forward_lite_conv2d_if32of32wf32_pool+0x550>
 800a3e6:	9b65      	ldr	r3, [sp, #404]	@ 0x194
 800a3e8:	2b00      	cmp	r3, #0
 800a3ea:	f000 8184 	beq.w	800a6f6 <forward_lite_conv2d_if32of32wf32_pool+0x812>
 800a3ee:	46b2      	mov	sl, r6
 800a3f0:	9f1a      	ldr	r7, [sp, #104]	@ 0x68
 800a3f2:	940b      	str	r4, [sp, #44]	@ 0x2c
 800a3f4:	465e      	mov	r6, fp
 800a3f6:	f8dd b19c 	ldr.w	fp, [sp, #412]	@ 0x19c
 800a3fa:	2500      	movs	r5, #0
 800a3fc:	4643      	mov	r3, r8
 800a3fe:	4652      	mov	r2, sl
 800a400:	4639      	mov	r1, r7
 800a402:	4638      	mov	r0, r7
 800a404:	9c65      	ldr	r4, [sp, #404]	@ 0x194
 800a406:	47a0      	blx	r4
 800a408:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a40a:	9a68      	ldr	r2, [sp, #416]	@ 0x1a0
 800a40c:	44d8      	add	r8, fp
 800a40e:	441f      	add	r7, r3
 800a410:	eba8 0309 	sub.w	r3, r8, r9
 800a414:	4293      	cmp	r3, r2
 800a416:	bfa8      	it	ge
 800a418:	46c8      	movge	r8, r9
 800a41a:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 800a41c:	429f      	cmp	r7, r3
 800a41e:	bf24      	itt	cs
 800a420:	9b23      	ldrcs	r3, [sp, #140]	@ 0x8c
 800a422:	18ff      	addcs	r7, r7, r3
 800a424:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a426:	3501      	adds	r5, #1
 800a428:	42ab      	cmp	r3, r5
 800a42a:	d1e7      	bne.n	800a3fc <forward_lite_conv2d_if32of32wf32_pool+0x518>
 800a42c:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800a42e:	971a      	str	r7, [sp, #104]	@ 0x68
 800a430:	46b3      	mov	fp, r6
 800a432:	4656      	mov	r6, sl
 800a434:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 800a436:	f10b 0301 	add.w	r3, fp, #1
 800a43a:	fa0f fb83 	sxth.w	fp, r3
 800a43e:	455a      	cmp	r2, fp
 800a440:	f77f ae3a 	ble.w	800a0b8 <forward_lite_conv2d_if32of32wf32_pool+0x1d4>
 800a444:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800a446:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800a448:	4413      	add	r3, r2
 800a44a:	931d      	str	r3, [sp, #116]	@ 0x74
 800a44c:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800a44e:	1a9b      	subs	r3, r3, r2
 800a450:	931e      	str	r3, [sp, #120]	@ 0x78
 800a452:	9a2d      	ldr	r2, [sp, #180]	@ 0xb4
 800a454:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800a456:	4413      	add	r3, r2
 800a458:	931f      	str	r3, [sp, #124]	@ 0x7c
 800a45a:	9b32      	ldr	r3, [sp, #200]	@ 0xc8
 800a45c:	42a3      	cmp	r3, r4
 800a45e:	f73f ae6c 	bgt.w	800a13a <forward_lite_conv2d_if32of32wf32_pool+0x256>
 800a462:	b045      	add	sp, #276	@ 0x114
 800a464:	ecbd 8b02 	vpop	{d8}
 800a468:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a46c:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800a46e:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800a470:	460e      	mov	r6, r1
 800a472:	440a      	add	r2, r1
 800a474:	991b      	ldr	r1, [sp, #108]	@ 0x6c
 800a476:	9111      	str	r1, [sp, #68]	@ 0x44
 800a478:	e6c5      	b.n	800a206 <forward_lite_conv2d_if32of32wf32_pool+0x322>
 800a47a:	eef0 6a48 	vmov.f32	s13, s16
 800a47e:	e6a4      	b.n	800a1ca <forward_lite_conv2d_if32of32wf32_pool+0x2e6>
 800a480:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 800a484:	9322      	str	r3, [sp, #136]	@ 0x88
 800a486:	e613      	b.n	800a0b0 <forward_lite_conv2d_if32of32wf32_pool+0x1cc>
 800a488:	2e00      	cmp	r6, #0
 800a48a:	dda9      	ble.n	800a3e0 <forward_lite_conv2d_if32of32wf32_pool+0x4fc>
 800a48c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a48e:	992e      	ldr	r1, [sp, #184]	@ 0xb8
 800a490:	f8cd 80a8 	str.w	r8, [sp, #168]	@ 0xa8
 800a494:	fb02 f303 	mul.w	r3, r2, r3
 800a498:	9319      	str	r3, [sp, #100]	@ 0x64
 800a49a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800a49c:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 800a49e:	9437      	str	r4, [sp, #220]	@ 0xdc
 800a4a0:	1898      	adds	r0, r3, r2
 800a4a2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800a4a4:	eb02 0a01 	add.w	sl, r2, r1
 800a4a8:	9930      	ldr	r1, [sp, #192]	@ 0xc0
 800a4aa:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800a4ac:	9118      	str	r1, [sp, #96]	@ 0x60
 800a4ae:	9920      	ldr	r1, [sp, #128]	@ 0x80
 800a4b0:	2900      	cmp	r1, #0
 800a4b2:	f000 8119 	beq.w	800a6e8 <forward_lite_conv2d_if32of32wf32_pool+0x804>
 800a4b6:	ecf2 6a01 	vldmia	r2!, {s13}
 800a4ba:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800a4bc:	2900      	cmp	r1, #0
 800a4be:	f000 8100 	beq.w	800a6c2 <forward_lite_conv2d_if32of32wf32_pool+0x7de>
 800a4c2:	9925      	ldr	r1, [sp, #148]	@ 0x94
 800a4c4:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 800a4c6:	910d      	str	r1, [sp, #52]	@ 0x34
 800a4c8:	1865      	adds	r5, r4, r1
 800a4ca:	e9cd 0a40 	strd	r0, sl, [sp, #256]	@ 0x100
 800a4ce:	2100      	movs	r1, #0
 800a4d0:	469e      	mov	lr, r3
 800a4d2:	933f      	str	r3, [sp, #252]	@ 0xfc
 800a4d4:	f8dd 80ac 	ldr.w	r8, [sp, #172]	@ 0xac
 800a4d8:	f8cd a02c 	str.w	sl, [sp, #44]	@ 0x2c
 800a4dc:	460b      	mov	r3, r1
 800a4de:	9238      	str	r2, [sp, #224]	@ 0xe0
 800a4e0:	4671      	mov	r1, lr
 800a4e2:	9642      	str	r6, [sp, #264]	@ 0x108
 800a4e4:	f8cd 9198 	str.w	r9, [sp, #408]	@ 0x198
 800a4e8:	f8cd b10c 	str.w	fp, [sp, #268]	@ 0x10c
 800a4ec:	469e      	mov	lr, r3
 800a4ee:	f1b8 0f00 	cmp.w	r8, #0
 800a4f2:	f2c0 80f2 	blt.w	800a6da <forward_lite_conv2d_if32of32wf32_pool+0x7f6>
 800a4f6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a4f8:	9311      	str	r3, [sp, #68]	@ 0x44
 800a4fa:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a4fc:	2000      	movs	r0, #0
 800a4fe:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800a500:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 800a502:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800a504:	fb03 2304 	mla	r3, r3, r4, r2
 800a508:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800a50a:	42ae      	cmp	r6, r5
 800a50c:	bf94      	ite	ls
 800a50e:	ebc0 0006 	rsbls	r0, r0, r6
 800a512:	ebc0 0005 	rsbhi	r0, r0, r5
 800a516:	eba2 0b00 	sub.w	fp, r2, r0
 800a51a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800a51c:	2f00      	cmp	r7, #0
 800a51e:	eba6 0a00 	sub.w	sl, r6, r0
 800a522:	eeb0 7a66 	vmov.f32	s14, s13
 800a526:	fb02 f000 	mul.w	r0, r2, r0
 800a52a:	f340 80ad 	ble.w	800a688 <forward_lite_conv2d_if32of32wf32_pool+0x7a4>
 800a52e:	f020 090f 	bic.w	r9, r0, #15
 800a532:	f109 3cff 	add.w	ip, r9, #4294967295	@ 0xffffffff
 800a536:	ea4f 1c1c 	mov.w	ip, ip, lsr #4
 800a53a:	e9cd 1815 	strd	r1, r8, [sp, #84]	@ 0x54
 800a53e:	f10c 0c01 	add.w	ip, ip, #1
 800a542:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a544:	f8cd e05c 	str.w	lr, [sp, #92]	@ 0x5c
 800a548:	fb04 fb0b 	mul.w	fp, r4, fp
 800a54c:	fb04 fa0a 	mul.w	sl, r4, sl
 800a550:	ea4f 168c 	mov.w	r6, ip, lsl #6
 800a554:	2400      	movs	r4, #0
 800a556:	ea4f 1c0c 	mov.w	ip, ip, lsl #4
 800a55a:	9511      	str	r5, [sp, #68]	@ 0x44
 800a55c:	f1b9 0f00 	cmp.w	r9, #0
 800a560:	bfd8      	it	le
 800a562:	2100      	movle	r1, #0
 800a564:	dd72      	ble.n	800a64c <forward_lite_conv2d_if32of32wf32_pool+0x768>
 800a566:	f102 0540 	add.w	r5, r2, #64	@ 0x40
 800a56a:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 800a56e:	f04f 0e00 	mov.w	lr, #0
 800a572:	ed55 5a0f 	vldr	s11, [r5, #-60]	@ 0xffffffc4
 800a576:	ed51 7a0f 	vldr	s15, [r1, #-60]	@ 0xffffffc4
 800a57a:	ed11 5a10 	vldr	s10, [r1, #-64]	@ 0xffffffc0
 800a57e:	ed15 6a10 	vldr	s12, [r5, #-64]	@ 0xffffffc0
 800a582:	ed11 4a0d 	vldr	s8, [r1, #-52]	@ 0xffffffcc
 800a586:	ed55 4a0c 	vldr	s9, [r5, #-48]	@ 0xffffffd0
 800a58a:	ed55 2a0a 	vldr	s5, [r5, #-40]	@ 0xffffffd8
 800a58e:	ed11 3a0a 	vldr	s6, [r1, #-40]	@ 0xffffffd8
 800a592:	ed55 3a09 	vldr	s7, [r5, #-36]	@ 0xffffffdc
 800a596:	ed55 1a06 	vldr	s3, [r5, #-24]	@ 0xffffffe8
 800a59a:	ed11 1a06 	vldr	s2, [r1, #-24]	@ 0xffffffe8
 800a59e:	ed11 2a05 	vldr	s4, [r1, #-20]	@ 0xffffffec
 800a5a2:	ed51 0a01 	vldr	s1, [r1, #-4]
 800a5a6:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800a5aa:	ed55 5a0e 	vldr	s11, [r5, #-56]	@ 0xffffffc8
 800a5ae:	eee5 7a06 	vfma.f32	s15, s10, s12
 800a5b2:	f10e 0e10 	add.w	lr, lr, #16
 800a5b6:	45ce      	cmp	lr, r9
 800a5b8:	ed11 5a0e 	vldr	s10, [r1, #-56]	@ 0xffffffc8
 800a5bc:	ed15 6a0d 	vldr	s12, [r5, #-52]	@ 0xffffffcc
 800a5c0:	eee5 7a25 	vfma.f32	s15, s10, s11
 800a5c4:	f105 0540 	add.w	r5, r5, #64	@ 0x40
 800a5c8:	f101 0140 	add.w	r1, r1, #64	@ 0x40
 800a5cc:	ed11 5a1c 	vldr	s10, [r1, #-112]	@ 0xffffff90
 800a5d0:	ed55 5a1b 	vldr	s11, [r5, #-108]	@ 0xffffff94
 800a5d4:	eee4 7a06 	vfma.f32	s15, s8, s12
 800a5d8:	ed11 6a1b 	vldr	s12, [r1, #-108]	@ 0xffffff94
 800a5dc:	ed11 4a19 	vldr	s8, [r1, #-100]	@ 0xffffff9c
 800a5e0:	eee4 7a85 	vfma.f32	s15, s9, s10
 800a5e4:	ed51 4a18 	vldr	s9, [r1, #-96]	@ 0xffffffa0
 800a5e8:	ed15 5a18 	vldr	s10, [r5, #-96]	@ 0xffffffa0
 800a5ec:	eee5 7a86 	vfma.f32	s15, s11, s12
 800a5f0:	ed15 6a17 	vldr	s12, [r5, #-92]	@ 0xffffffa4
 800a5f4:	ed51 5a17 	vldr	s11, [r1, #-92]	@ 0xffffffa4
 800a5f8:	eee2 7a83 	vfma.f32	s15, s5, s6
 800a5fc:	ed55 2a15 	vldr	s5, [r5, #-84]	@ 0xffffffac
 800a600:	ed11 3a14 	vldr	s6, [r1, #-80]	@ 0xffffffb0
 800a604:	eee3 7a84 	vfma.f32	s15, s7, s8
 800a608:	ed55 3a14 	vldr	s7, [r5, #-80]	@ 0xffffffb0
 800a60c:	ed11 4a13 	vldr	s8, [r1, #-76]	@ 0xffffffb4
 800a610:	eee4 7a85 	vfma.f32	s15, s9, s10
 800a614:	ed55 4a13 	vldr	s9, [r5, #-76]	@ 0xffffffb4
 800a618:	ed15 5a12 	vldr	s10, [r5, #-72]	@ 0xffffffb8
 800a61c:	eee5 7a86 	vfma.f32	s15, s11, s12
 800a620:	ed51 5a12 	vldr	s11, [r1, #-72]	@ 0xffffffb8
 800a624:	ed15 6a11 	vldr	s12, [r5, #-68]	@ 0xffffffbc
 800a628:	eee1 7a21 	vfma.f32	s15, s2, s3
 800a62c:	eee2 7a22 	vfma.f32	s15, s4, s5
 800a630:	eee3 7a23 	vfma.f32	s15, s6, s7
 800a634:	eee4 7a24 	vfma.f32	s15, s8, s9
 800a638:	eee5 7a25 	vfma.f32	s15, s10, s11
 800a63c:	eee6 7a20 	vfma.f32	s15, s12, s1
 800a640:	ee37 7a27 	vadd.f32	s14, s14, s15
 800a644:	db95      	blt.n	800a572 <forward_lite_conv2d_if32of32wf32_pool+0x68e>
 800a646:	4432      	add	r2, r6
 800a648:	4433      	add	r3, r6
 800a64a:	4661      	mov	r1, ip
 800a64c:	4288      	cmp	r0, r1
 800a64e:	dd10      	ble.n	800a672 <forward_lite_conv2d_if32of32wf32_pool+0x78e>
 800a650:	460d      	mov	r5, r1
 800a652:	4690      	mov	r8, r2
 800a654:	469e      	mov	lr, r3
 800a656:	ecbe 6a01 	vldmia	lr!, {s12}
 800a65a:	ecf8 7a01 	vldmia	r8!, {s15}
 800a65e:	3501      	adds	r5, #1
 800a660:	42a8      	cmp	r0, r5
 800a662:	eea6 7a27 	vfma.f32	s14, s12, s15
 800a666:	d1f6      	bne.n	800a656 <forward_lite_conv2d_if32of32wf32_pool+0x772>
 800a668:	1a41      	subs	r1, r0, r1
 800a66a:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 800a66e:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 800a672:	3401      	adds	r4, #1
 800a674:	42a7      	cmp	r7, r4
 800a676:	445a      	add	r2, fp
 800a678:	4453      	add	r3, sl
 800a67a:	f47f af6f 	bne.w	800a55c <forward_lite_conv2d_if32of32wf32_pool+0x678>
 800a67e:	e9dd 1815 	ldrd	r1, r8, [sp, #84]	@ 0x54
 800a682:	f8dd e05c 	ldr.w	lr, [sp, #92]	@ 0x5c
 800a686:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 800a688:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800a68a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a68c:	ed81 7a00 	vstr	s14, [r1]
 800a690:	4411      	add	r1, r2
 800a692:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a694:	9814      	ldr	r0, [sp, #80]	@ 0x50
 800a696:	1ad2      	subs	r2, r2, r3
 800a698:	4498      	add	r8, r3
 800a69a:	920d      	str	r2, [sp, #52]	@ 0x34
 800a69c:	1aed      	subs	r5, r5, r3
 800a69e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800a6a0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a6a2:	f10e 0e01 	add.w	lr, lr, #1
 800a6a6:	4402      	add	r2, r0
 800a6a8:	4573      	cmp	r3, lr
 800a6aa:	920b      	str	r2, [sp, #44]	@ 0x2c
 800a6ac:	f47f af1f 	bne.w	800a4ee <forward_lite_conv2d_if32of32wf32_pool+0x60a>
 800a6b0:	e9dd 303f 	ldrd	r3, r0, [sp, #252]	@ 0xfc
 800a6b4:	e9dd a641 	ldrd	sl, r6, [sp, #260]	@ 0x104
 800a6b8:	9a38      	ldr	r2, [sp, #224]	@ 0xe0
 800a6ba:	f8dd 9198 	ldr.w	r9, [sp, #408]	@ 0x198
 800a6be:	f8dd b10c 	ldr.w	fp, [sp, #268]	@ 0x10c
 800a6c2:	9918      	ldr	r1, [sp, #96]	@ 0x60
 800a6c4:	9c21      	ldr	r4, [sp, #132]	@ 0x84
 800a6c6:	3304      	adds	r3, #4
 800a6c8:	4421      	add	r1, r4
 800a6ca:	4283      	cmp	r3, r0
 800a6cc:	9118      	str	r1, [sp, #96]	@ 0x60
 800a6ce:	f47f aeee 	bne.w	800a4ae <forward_lite_conv2d_if32of32wf32_pool+0x5ca>
 800a6d2:	f8dd 80a8 	ldr.w	r8, [sp, #168]	@ 0xa8
 800a6d6:	9c37      	ldr	r4, [sp, #220]	@ 0xdc
 800a6d8:	e682      	b.n	800a3e0 <forward_lite_conv2d_if32of32wf32_pool+0x4fc>
 800a6da:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a6dc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a6de:	4610      	mov	r0, r2
 800a6e0:	4413      	add	r3, r2
 800a6e2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800a6e4:	9211      	str	r2, [sp, #68]	@ 0x44
 800a6e6:	e70a      	b.n	800a4fe <forward_lite_conv2d_if32of32wf32_pool+0x61a>
 800a6e8:	eef0 6a48 	vmov.f32	s13, s16
 800a6ec:	e6e5      	b.n	800a4ba <forward_lite_conv2d_if32of32wf32_pool+0x5d6>
 800a6ee:	9a39      	ldr	r2, [sp, #228]	@ 0xe4
 800a6f0:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800a6f2:	921b      	str	r2, [sp, #108]	@ 0x6c
 800a6f4:	e533      	b.n	800a15e <forward_lite_conv2d_if32of32wf32_pool+0x27a>
 800a6f6:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800a6f8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800a6fa:	440a      	add	r2, r1
 800a6fc:	991c      	ldr	r1, [sp, #112]	@ 0x70
 800a6fe:	4291      	cmp	r1, r2
 800a700:	bf9c      	itt	ls
 800a702:	9923      	ldrls	r1, [sp, #140]	@ 0x8c
 800a704:	1852      	addls	r2, r2, r1
 800a706:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800a708:	3301      	adds	r3, #1
 800a70a:	4299      	cmp	r1, r3
 800a70c:	d1f4      	bne.n	800a6f8 <forward_lite_conv2d_if32of32wf32_pool+0x814>
 800a70e:	921a      	str	r2, [sp, #104]	@ 0x68
 800a710:	e690      	b.n	800a434 <forward_lite_conv2d_if32of32wf32_pool+0x550>
 800a712:	bf00      	nop

0800a714 <forward_lite_nl_relu_generic_if32of32_kernel>:
 800a714:	b500      	push	{lr}
 800a716:	edd3 6a02 	vldr	s13, [r3, #8]
 800a71a:	ed93 7a00 	vldr	s14, [r3]
 800a71e:	ed93 6a01 	vldr	s12, [r3, #4]
 800a722:	f102 4c80 	add.w	ip, r2, #1073741824	@ 0x40000000
 800a726:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 800a72a:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 800a72e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a732:	ea4f 0e8c 	mov.w	lr, ip, lsl #2
 800a736:	eb01 028c 	add.w	r2, r1, ip, lsl #2
 800a73a:	eb00 008c 	add.w	r0, r0, ip, lsl #2
 800a73e:	d422      	bmi.n	800a786 <forward_lite_nl_relu_generic_if32of32_kernel+0x72>
 800a740:	428a      	cmp	r2, r1
 800a742:	d31e      	bcc.n	800a782 <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 800a744:	1d13      	adds	r3, r2, #4
 800a746:	3004      	adds	r0, #4
 800a748:	eba2 020e 	sub.w	r2, r2, lr
 800a74c:	e00c      	b.n	800a768 <forward_lite_nl_relu_generic_if32of32_kernel+0x54>
 800a74e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a752:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a756:	ee77 5ac7 	vsub.f32	s11, s15, s14
 800a75a:	db01      	blt.n	800a760 <forward_lite_nl_relu_generic_if32of32_kernel+0x4c>
 800a75c:	ee65 7a86 	vmul.f32	s15, s11, s12
 800a760:	4293      	cmp	r3, r2
 800a762:	ed60 7a01 	vstmdb	r0!, {s15}
 800a766:	d00c      	beq.n	800a782 <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 800a768:	ed73 7a01 	vldmdb	r3!, {s15}
 800a76c:	eef4 6ae7 	vcmpe.f32	s13, s15
 800a770:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a774:	daeb      	bge.n	800a74e <forward_lite_nl_relu_generic_if32of32_kernel+0x3a>
 800a776:	eef0 7a66 	vmov.f32	s15, s13
 800a77a:	4293      	cmp	r3, r2
 800a77c:	ed60 7a01 	vstmdb	r0!, {s15}
 800a780:	d1f2      	bne.n	800a768 <forward_lite_nl_relu_generic_if32of32_kernel+0x54>
 800a782:	f85d fb04 	ldr.w	pc, [sp], #4
 800a786:	eeb5 6a40 	vcmp.f32	s12, #0.0
 800a78a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a78e:	d015      	beq.n	800a7bc <forward_lite_nl_relu_generic_if32of32_kernel+0xa8>
 800a790:	428a      	cmp	r2, r1
 800a792:	d3f6      	bcc.n	800a782 <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 800a794:	1d13      	adds	r3, r2, #4
 800a796:	3004      	adds	r0, #4
 800a798:	eba2 020e 	sub.w	r2, r2, lr
 800a79c:	ed73 7a01 	vldmdb	r3!, {s15}
 800a7a0:	ee77 6ac7 	vsub.f32	s13, s15, s14
 800a7a4:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a7a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a7ac:	ee66 6a86 	vmul.f32	s13, s13, s12
 800a7b0:	d822      	bhi.n	800a7f8 <forward_lite_nl_relu_generic_if32of32_kernel+0xe4>
 800a7b2:	4293      	cmp	r3, r2
 800a7b4:	ed60 6a01 	vstmdb	r0!, {s13}
 800a7b8:	d1f0      	bne.n	800a79c <forward_lite_nl_relu_generic_if32of32_kernel+0x88>
 800a7ba:	e7e2      	b.n	800a782 <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 800a7bc:	428a      	cmp	r2, r1
 800a7be:	d3e0      	bcc.n	800a782 <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 800a7c0:	1d13      	adds	r3, r2, #4
 800a7c2:	2100      	movs	r1, #0
 800a7c4:	3004      	adds	r0, #4
 800a7c6:	eba2 020e 	sub.w	r2, r2, lr
 800a7ca:	ed73 7a01 	vldmdb	r3!, {s15}
 800a7ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a7d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a7d6:	dd0a      	ble.n	800a7ee <forward_lite_nl_relu_generic_if32of32_kernel+0xda>
 800a7d8:	429a      	cmp	r2, r3
 800a7da:	ed60 7a01 	vstmdb	r0!, {s15}
 800a7de:	d0d0      	beq.n	800a782 <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 800a7e0:	ed73 7a01 	vldmdb	r3!, {s15}
 800a7e4:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a7e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a7ec:	dcf4      	bgt.n	800a7d8 <forward_lite_nl_relu_generic_if32of32_kernel+0xc4>
 800a7ee:	429a      	cmp	r2, r3
 800a7f0:	f840 1d04 	str.w	r1, [r0, #-4]!
 800a7f4:	d1e9      	bne.n	800a7ca <forward_lite_nl_relu_generic_if32of32_kernel+0xb6>
 800a7f6:	e7c4      	b.n	800a782 <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 800a7f8:	4293      	cmp	r3, r2
 800a7fa:	ed60 7a01 	vstmdb	r0!, {s15}
 800a7fe:	d1cd      	bne.n	800a79c <forward_lite_nl_relu_generic_if32of32_kernel+0x88>
 800a800:	e7bf      	b.n	800a782 <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 800a802:	bf00      	nop

0800a804 <pool_func_ap_array_f32>:
 800a804:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a808:	b091      	sub	sp, #68	@ 0x44
 800a80a:	4682      	mov	sl, r0
 800a80c:	f8bd 4068 	ldrh.w	r4, [sp, #104]	@ 0x68
 800a810:	f8bd 006c 	ldrh.w	r0, [sp, #108]	@ 0x6c
 800a814:	9402      	str	r4, [sp, #8]
 800a816:	468b      	mov	fp, r1
 800a818:	fb00 f104 	mul.w	r1, r0, r4
 800a81c:	ee07 1a90 	vmov	s15, r1
 800a820:	f8bd 1078 	ldrh.w	r1, [sp, #120]	@ 0x78
 800a824:	9104      	str	r1, [sp, #16]
 800a826:	4691      	mov	r9, r2
 800a828:	f8bd 107c 	ldrh.w	r1, [sp, #124]	@ 0x7c
 800a82c:	f8bd 2074 	ldrh.w	r2, [sp, #116]	@ 0x74
 800a830:	9105      	str	r1, [sp, #20]
 800a832:	4698      	mov	r8, r3
 800a834:	f8bd 3070 	ldrh.w	r3, [sp, #112]	@ 0x70
 800a838:	f8bd 1080 	ldrh.w	r1, [sp, #128]	@ 0x80
 800a83c:	9101      	str	r1, [sp, #4]
 800a83e:	ea52 0c03 	orrs.w	ip, r2, r3
 800a842:	f8bd 1084 	ldrh.w	r1, [sp, #132]	@ 0x84
 800a846:	9103      	str	r1, [sp, #12]
 800a848:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a84c:	d10a      	bne.n	800a864 <pool_func_ap_array_f32+0x60>
 800a84e:	9e01      	ldr	r6, [sp, #4]
 800a850:	9f04      	ldr	r7, [sp, #16]
 800a852:	eba4 040b 	sub.w	r4, r4, fp
 800a856:	3c01      	subs	r4, #1
 800a858:	1e71      	subs	r1, r6, #1
 800a85a:	fb11 4107 	smlabb	r1, r1, r7, r4
 800a85e:	040c      	lsls	r4, r1, #16
 800a860:	f100 808b 	bmi.w	800a97a <pool_func_ap_array_f32+0x176>
 800a864:	9903      	ldr	r1, [sp, #12]
 800a866:	2900      	cmp	r1, #0
 800a868:	f000 8081 	beq.w	800a96e <pool_func_ap_array_f32+0x16a>
 800a86c:	9901      	ldr	r1, [sp, #4]
 800a86e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a872:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800a876:	2900      	cmp	r1, #0
 800a878:	d079      	beq.n	800a96e <pool_func_ap_array_f32+0x16a>
 800a87a:	f1b8 0f00 	cmp.w	r8, #0
 800a87e:	d076      	beq.n	800a96e <pool_func_ap_array_f32+0x16a>
 800a880:	f1b8 0f01 	cmp.w	r8, #1
 800a884:	f040 80f0 	bne.w	800aa68 <pool_func_ap_array_f32+0x264>
 800a888:	9902      	ldr	r1, [sp, #8]
 800a88a:	1a82      	subs	r2, r0, r2
 800a88c:	1ac9      	subs	r1, r1, r3
 800a88e:	b292      	uxth	r2, r2
 800a890:	425b      	negs	r3, r3
 800a892:	4617      	mov	r7, r2
 800a894:	b29c      	uxth	r4, r3
 800a896:	4605      	mov	r5, r0
 800a898:	2300      	movs	r3, #0
 800a89a:	ed9f 6a72 	vldr	s12, [pc, #456]	@ 800aa64 <pool_func_ap_array_f32+0x260>
 800a89e:	9804      	ldr	r0, [sp, #16]
 800a8a0:	461e      	mov	r6, r3
 800a8a2:	461a      	mov	r2, r3
 800a8a4:	b289      	uxth	r1, r1
 800a8a6:	463b      	mov	r3, r7
 800a8a8:	9f01      	ldr	r7, [sp, #4]
 800a8aa:	940b      	str	r4, [sp, #44]	@ 0x2c
 800a8ac:	fb07 f606 	mul.w	r6, r7, r6
 800a8b0:	9604      	str	r6, [sp, #16]
 800a8b2:	e9cd 2307 	strd	r2, r3, [sp, #28]
 800a8b6:	1b5e      	subs	r6, r3, r5
 800a8b8:	e9cd 5109 	strd	r5, r1, [sp, #36]	@ 0x24
 800a8bc:	b236      	sxth	r6, r6
 800a8be:	2700      	movs	r7, #0
 800a8c0:	9606      	str	r6, [sp, #24]
 800a8c2:	4688      	mov	r8, r1
 800a8c4:	46a6      	mov	lr, r4
 800a8c6:	b21e      	sxth	r6, r3
 800a8c8:	46bc      	mov	ip, r7
 800a8ca:	9a06      	ldr	r2, [sp, #24]
 800a8cc:	9b04      	ldr	r3, [sp, #16]
 800a8ce:	42b2      	cmp	r2, r6
 800a8d0:	eb0c 0403 	add.w	r4, ip, r3
 800a8d4:	fa0f f58e 	sxth.w	r5, lr
 800a8d8:	fa0f f188 	sxth.w	r1, r8
 800a8dc:	da4a      	bge.n	800a974 <pool_func_ap_array_f32+0x170>
 800a8de:	eddf 7a61 	vldr	s15, [pc, #388]	@ 800aa64 <pool_func_ap_array_f32+0x260>
 800a8e2:	9402      	str	r4, [sp, #8]
 800a8e4:	ea01 7ce1 	and.w	ip, r1, r1, asr #31
 800a8e8:	428d      	cmp	r5, r1
 800a8ea:	da1a      	bge.n	800a922 <pool_func_ap_array_f32+0x11e>
 800a8ec:	2a00      	cmp	r2, #0
 800a8ee:	db18      	blt.n	800a922 <pool_func_ap_array_f32+0x11e>
 800a8f0:	454a      	cmp	r2, r9
 800a8f2:	da16      	bge.n	800a922 <pool_func_ap_array_f32+0x11e>
 800a8f4:	2d00      	cmp	r5, #0
 800a8f6:	462b      	mov	r3, r5
 800a8f8:	da05      	bge.n	800a906 <pool_func_ap_array_f32+0x102>
 800a8fa:	3301      	adds	r3, #1
 800a8fc:	b21b      	sxth	r3, r3
 800a8fe:	459c      	cmp	ip, r3
 800a900:	dcfb      	bgt.n	800a8fa <pool_func_ap_array_f32+0xf6>
 800a902:	428b      	cmp	r3, r1
 800a904:	da0d      	bge.n	800a922 <pool_func_ap_array_f32+0x11e>
 800a906:	fb0b 3402 	mla	r4, fp, r2, r3
 800a90a:	455b      	cmp	r3, fp
 800a90c:	eb0a 0484 	add.w	r4, sl, r4, lsl #2
 800a910:	da03      	bge.n	800a91a <pool_func_ap_array_f32+0x116>
 800a912:	ed94 7a00 	vldr	s14, [r4]
 800a916:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a91a:	3301      	adds	r3, #1
 800a91c:	b21b      	sxth	r3, r3
 800a91e:	428b      	cmp	r3, r1
 800a920:	dbf1      	blt.n	800a906 <pool_func_ap_array_f32+0x102>
 800a922:	3201      	adds	r2, #1
 800a924:	b212      	sxth	r2, r2
 800a926:	42b2      	cmp	r2, r6
 800a928:	dbde      	blt.n	800a8e8 <pool_func_ap_array_f32+0xe4>
 800a92a:	9c02      	ldr	r4, [sp, #8]
 800a92c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800a930:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800a932:	3701      	adds	r7, #1
 800a934:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a938:	9b01      	ldr	r3, [sp, #4]
 800a93a:	edc4 7a00 	vstr	s15, [r4]
 800a93e:	b23f      	sxth	r7, r7
 800a940:	4480      	add	r8, r0
 800a942:	4486      	add	lr, r0
 800a944:	42bb      	cmp	r3, r7
 800a946:	fa1f f888 	uxth.w	r8, r8
 800a94a:	fa1f fe8e 	uxth.w	lr, lr
 800a94e:	46bc      	mov	ip, r7
 800a950:	dcbb      	bgt.n	800a8ca <pool_func_ap_array_f32+0xc6>
 800a952:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800a956:	9e05      	ldr	r6, [sp, #20]
 800a958:	9f03      	ldr	r7, [sp, #12]
 800a95a:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800a95c:	3201      	adds	r2, #1
 800a95e:	b212      	sxth	r2, r2
 800a960:	4433      	add	r3, r6
 800a962:	4297      	cmp	r7, r2
 800a964:	e9dd 5109 	ldrd	r5, r1, [sp, #36]	@ 0x24
 800a968:	b29b      	uxth	r3, r3
 800a96a:	4616      	mov	r6, r2
 800a96c:	dc9c      	bgt.n	800a8a8 <pool_func_ap_array_f32+0xa4>
 800a96e:	b011      	add	sp, #68	@ 0x44
 800a970:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a974:	eef0 7a46 	vmov.f32	s15, s12
 800a978:	e7da      	b.n	800a930 <pool_func_ap_array_f32+0x12c>
 800a97a:	9f03      	ldr	r7, [sp, #12]
 800a97c:	9d05      	ldr	r5, [sp, #20]
 800a97e:	eba0 0409 	sub.w	r4, r0, r9
 800a982:	3c01      	subs	r4, #1
 800a984:	1e79      	subs	r1, r7, #1
 800a986:	fb11 4105 	smlabb	r1, r1, r5, r4
 800a98a:	0409      	lsls	r1, r1, #16
 800a98c:	f57f af6a 	bpl.w	800a864 <pool_func_ap_array_f32+0x60>
 800a990:	2f00      	cmp	r7, #0
 800a992:	d0ec      	beq.n	800a96e <pool_func_ap_array_f32+0x16a>
 800a994:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a998:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800a99c:	2e00      	cmp	r6, #0
 800a99e:	d0e6      	beq.n	800a96e <pool_func_ap_array_f32+0x16a>
 800a9a0:	f1b8 0f00 	cmp.w	r8, #0
 800a9a4:	d0e3      	beq.n	800a96e <pool_func_ap_array_f32+0x16a>
 800a9a6:	f1b8 0f01 	cmp.w	r8, #1
 800a9aa:	f040 80fb 	bne.w	800aba4 <pool_func_ap_array_f32+0x3a0>
 800a9ae:	462e      	mov	r6, r5
 800a9b0:	4663      	mov	r3, ip
 800a9b2:	4662      	mov	r2, ip
 800a9b4:	46e6      	mov	lr, ip
 800a9b6:	ed9f 6a2b 	vldr	s12, [pc, #172]	@ 800aa64 <pool_func_ap_array_f32+0x260>
 800a9ba:	9901      	ldr	r1, [sp, #4]
 800a9bc:	9c02      	ldr	r4, [sp, #8]
 800a9be:	9207      	str	r2, [sp, #28]
 800a9c0:	fb0e f101 	mul.w	r1, lr, r1
 800a9c4:	2500      	movs	r5, #0
 800a9c6:	9105      	str	r1, [sp, #20]
 800a9c8:	fa0f f880 	sxth.w	r8, r0
 800a9cc:	b219      	sxth	r1, r3
 800a9ce:	46a9      	mov	r9, r5
 800a9d0:	46ae      	mov	lr, r5
 800a9d2:	461a      	mov	r2, r3
 800a9d4:	9b05      	ldr	r3, [sp, #20]
 800a9d6:	4541      	cmp	r1, r8
 800a9d8:	4473      	add	r3, lr
 800a9da:	9306      	str	r3, [sp, #24]
 800a9dc:	fa0f fe85 	sxth.w	lr, r5
 800a9e0:	b227      	sxth	r7, r4
 800a9e2:	f280 80dc 	bge.w	800ab9e <pool_func_ap_array_f32+0x39a>
 800a9e6:	e9cd 1908 	strd	r1, r9, [sp, #32]
 800a9ea:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800aa64 <pool_func_ap_array_f32+0x260>
 800a9ee:	468c      	mov	ip, r1
 800a9f0:	45be      	cmp	lr, r7
 800a9f2:	da0d      	bge.n	800aa10 <pool_func_ap_array_f32+0x20c>
 800a9f4:	fb0c e10b 	mla	r1, ip, fp, lr
 800a9f8:	eb0a 0181 	add.w	r1, sl, r1, lsl #2
 800a9fc:	4673      	mov	r3, lr
 800a9fe:	3301      	adds	r3, #1
 800aa00:	ecb1 7a01 	vldmia	r1!, {s14}
 800aa04:	fa0f f983 	sxth.w	r9, r3
 800aa08:	45b9      	cmp	r9, r7
 800aa0a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800aa0e:	dbf6      	blt.n	800a9fe <pool_func_ap_array_f32+0x1fa>
 800aa10:	f10c 0c01 	add.w	ip, ip, #1
 800aa14:	fa0f fc8c 	sxth.w	ip, ip
 800aa18:	45c4      	cmp	ip, r8
 800aa1a:	dbe9      	blt.n	800a9f0 <pool_func_ap_array_f32+0x1ec>
 800aa1c:	e9dd 1908 	ldrd	r1, r9, [sp, #32]
 800aa20:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800aa24:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800aa26:	9f06      	ldr	r7, [sp, #24]
 800aa28:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800aa2c:	9b04      	ldr	r3, [sp, #16]
 800aa2e:	edc7 7a00 	vstr	s15, [r7]
 800aa32:	441c      	add	r4, r3
 800aa34:	441d      	add	r5, r3
 800aa36:	f109 0901 	add.w	r9, r9, #1
 800aa3a:	9b01      	ldr	r3, [sp, #4]
 800aa3c:	fa0f f989 	sxth.w	r9, r9
 800aa40:	454b      	cmp	r3, r9
 800aa42:	b2a4      	uxth	r4, r4
 800aa44:	b2ad      	uxth	r5, r5
 800aa46:	46ce      	mov	lr, r9
 800aa48:	dcc4      	bgt.n	800a9d4 <pool_func_ap_array_f32+0x1d0>
 800aa4a:	4613      	mov	r3, r2
 800aa4c:	9a07      	ldr	r2, [sp, #28]
 800aa4e:	9903      	ldr	r1, [sp, #12]
 800aa50:	3201      	adds	r2, #1
 800aa52:	b212      	sxth	r2, r2
 800aa54:	4430      	add	r0, r6
 800aa56:	4433      	add	r3, r6
 800aa58:	4291      	cmp	r1, r2
 800aa5a:	b280      	uxth	r0, r0
 800aa5c:	b29b      	uxth	r3, r3
 800aa5e:	4696      	mov	lr, r2
 800aa60:	dcab      	bgt.n	800a9ba <pool_func_ap_array_f32+0x1b6>
 800aa62:	e784      	b.n	800a96e <pool_func_ap_array_f32+0x16a>
 800aa64:	00000000 	.word	0x00000000
 800aa68:	9902      	ldr	r1, [sp, #8]
 800aa6a:	ed1f 7a02 	vldr	s14, [pc, #-8]	@ 800aa64 <pool_func_ap_array_f32+0x260>
 800aa6e:	1ac9      	subs	r1, r1, r3
 800aa70:	1a80      	subs	r0, r0, r2
 800aa72:	4252      	negs	r2, r2
 800aa74:	425b      	negs	r3, r3
 800aa76:	b280      	uxth	r0, r0
 800aa78:	fa1f fc82 	uxth.w	ip, r2
 800aa7c:	fa1f fe81 	uxth.w	lr, r1
 800aa80:	2100      	movs	r1, #0
 800aa82:	b29e      	uxth	r6, r3
 800aa84:	4602      	mov	r2, r0
 800aa86:	460b      	mov	r3, r1
 800aa88:	4660      	mov	r0, ip
 800aa8a:	9c01      	ldr	r4, [sp, #4]
 800aa8c:	910b      	str	r1, [sp, #44]	@ 0x2c
 800aa8e:	fb03 f304 	mul.w	r3, r3, r4
 800aa92:	e9cd e606 	strd	lr, r6, [sp, #24]
 800aa96:	e9cd 200c 	strd	r2, r0, [sp, #48]	@ 0x30
 800aa9a:	b204      	sxth	r4, r0
 800aa9c:	930a      	str	r3, [sp, #40]	@ 0x28
 800aa9e:	2300      	movs	r3, #0
 800aaa0:	9409      	str	r4, [sp, #36]	@ 0x24
 800aaa2:	4619      	mov	r1, r3
 800aaa4:	461c      	mov	r4, r3
 800aaa6:	fa0f fc82 	sxth.w	ip, r2
 800aaaa:	4673      	mov	r3, lr
 800aaac:	960e      	str	r6, [sp, #56]	@ 0x38
 800aaae:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800aab0:	f9bd 0018 	ldrsh.w	r0, [sp, #24]
 800aab4:	f9bd 601c 	ldrsh.w	r6, [sp, #28]
 800aab8:	910f      	str	r1, [sp, #60]	@ 0x3c
 800aaba:	4414      	add	r4, r2
 800aabc:	fb08 fe04 	mul.w	lr, r8, r4
 800aac0:	2400      	movs	r4, #0
 800aac2:	4625      	mov	r5, r4
 800aac4:	ea00 77e0 	and.w	r7, r0, r0, asr #31
 800aac8:	4619      	mov	r1, r3
 800aaca:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800aacc:	4562      	cmp	r2, ip
 800aace:	da63      	bge.n	800ab98 <pool_func_ap_array_f32+0x394>
 800aad0:	ed5f 7a1c 	vldr	s15, [pc, #-112]	@ 800aa64 <pool_func_ap_array_f32+0x260>
 800aad4:	f8cd e020 	str.w	lr, [sp, #32]
 800aad8:	46a6      	mov	lr, r4
 800aada:	4286      	cmp	r6, r0
 800aadc:	da23      	bge.n	800ab26 <pool_func_ap_array_f32+0x322>
 800aade:	2a00      	cmp	r2, #0
 800aae0:	db21      	blt.n	800ab26 <pool_func_ap_array_f32+0x322>
 800aae2:	454a      	cmp	r2, r9
 800aae4:	da1f      	bge.n	800ab26 <pool_func_ap_array_f32+0x322>
 800aae6:	2e00      	cmp	r6, #0
 800aae8:	4633      	mov	r3, r6
 800aaea:	da05      	bge.n	800aaf8 <pool_func_ap_array_f32+0x2f4>
 800aaec:	3301      	adds	r3, #1
 800aaee:	b21b      	sxth	r3, r3
 800aaf0:	42bb      	cmp	r3, r7
 800aaf2:	dbfb      	blt.n	800aaec <pool_func_ap_array_f32+0x2e8>
 800aaf4:	4283      	cmp	r3, r0
 800aaf6:	da16      	bge.n	800ab26 <pool_func_ap_array_f32+0x322>
 800aaf8:	f8cd e008 	str.w	lr, [sp, #8]
 800aafc:	fb0b 3402 	mla	r4, fp, r2, r3
 800ab00:	fb08 5404 	mla	r4, r8, r4, r5
 800ab04:	459b      	cmp	fp, r3
 800ab06:	eb0a 0484 	add.w	r4, sl, r4, lsl #2
 800ab0a:	bfc8      	it	gt
 800ab0c:	ed94 6a00 	vldrgt	s12, [r4]
 800ab10:	f103 0e01 	add.w	lr, r3, #1
 800ab14:	fa0f f38e 	sxth.w	r3, lr
 800ab18:	bfc8      	it	gt
 800ab1a:	ee77 7a86 	vaddgt.f32	s15, s15, s12
 800ab1e:	4283      	cmp	r3, r0
 800ab20:	dbec      	blt.n	800aafc <pool_func_ap_array_f32+0x2f8>
 800ab22:	f8dd e008 	ldr.w	lr, [sp, #8]
 800ab26:	3201      	adds	r2, #1
 800ab28:	b212      	sxth	r2, r2
 800ab2a:	4562      	cmp	r2, ip
 800ab2c:	dbd5      	blt.n	800aada <pool_func_ap_array_f32+0x2d6>
 800ab2e:	4674      	mov	r4, lr
 800ab30:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800ab34:	f8dd e020 	ldr.w	lr, [sp, #32]
 800ab38:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800ab3a:	3401      	adds	r4, #1
 800ab3c:	b224      	sxth	r4, r4
 800ab3e:	4475      	add	r5, lr
 800ab40:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 800ab44:	4544      	cmp	r4, r8
 800ab46:	edc5 7a00 	vstr	s15, [r5]
 800ab4a:	4625      	mov	r5, r4
 800ab4c:	dbbd      	blt.n	800aaca <pool_func_ap_array_f32+0x2c6>
 800ab4e:	9a04      	ldr	r2, [sp, #16]
 800ab50:	9c06      	ldr	r4, [sp, #24]
 800ab52:	9807      	ldr	r0, [sp, #28]
 800ab54:	4414      	add	r4, r2
 800ab56:	4410      	add	r0, r2
 800ab58:	460b      	mov	r3, r1
 800ab5a:	b2a2      	uxth	r2, r4
 800ab5c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800ab5e:	9206      	str	r2, [sp, #24]
 800ab60:	b282      	uxth	r2, r0
 800ab62:	3101      	adds	r1, #1
 800ab64:	9207      	str	r2, [sp, #28]
 800ab66:	9a01      	ldr	r2, [sp, #4]
 800ab68:	b209      	sxth	r1, r1
 800ab6a:	428a      	cmp	r2, r1
 800ab6c:	460c      	mov	r4, r1
 800ab6e:	dc9e      	bgt.n	800aaae <pool_func_ap_array_f32+0x2aa>
 800ab70:	e9dd 120b 	ldrd	r1, r2, [sp, #44]	@ 0x2c
 800ab74:	469e      	mov	lr, r3
 800ab76:	1c4b      	adds	r3, r1, #1
 800ab78:	b219      	sxth	r1, r3
 800ab7a:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800ab7c:	9b05      	ldr	r3, [sp, #20]
 800ab7e:	9c03      	ldr	r4, [sp, #12]
 800ab80:	9e0e      	ldr	r6, [sp, #56]	@ 0x38
 800ab82:	441a      	add	r2, r3
 800ab84:	428c      	cmp	r4, r1
 800ab86:	4403      	add	r3, r0
 800ab88:	b298      	uxth	r0, r3
 800ab8a:	b292      	uxth	r2, r2
 800ab8c:	460b      	mov	r3, r1
 800ab8e:	f73f af7c 	bgt.w	800aa8a <pool_func_ap_array_f32+0x286>
 800ab92:	b011      	add	sp, #68	@ 0x44
 800ab94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab98:	eef0 7a47 	vmov.f32	s15, s14
 800ab9c:	e7cc      	b.n	800ab38 <pool_func_ap_array_f32+0x334>
 800ab9e:	eef0 7a46 	vmov.f32	s15, s12
 800aba2:	e73f      	b.n	800aa24 <pool_func_ap_array_f32+0x220>
 800aba4:	ed1f 6a51 	vldr	s12, [pc, #-324]	@ 800aa64 <pool_func_ap_array_f32+0x260>
 800aba8:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 800abac:	462c      	mov	r4, r5
 800abae:	4667      	mov	r7, ip
 800abb0:	4665      	mov	r5, ip
 800abb2:	4663      	mov	r3, ip
 800abb4:	ea4f 0988 	mov.w	r9, r8, lsl #2
 800abb8:	46d4      	mov	ip, sl
 800abba:	9a01      	ldr	r2, [sp, #4]
 800abbc:	970a      	str	r7, [sp, #40]	@ 0x28
 800abbe:	fb03 fe02 	mul.w	lr, r3, r2
 800abc2:	b22b      	sxth	r3, r5
 800abc4:	9308      	str	r3, [sp, #32]
 800abc6:	b203      	sxth	r3, r0
 800abc8:	2200      	movs	r2, #0
 800abca:	9305      	str	r3, [sp, #20]
 800abcc:	462e      	mov	r6, r5
 800abce:	9b02      	ldr	r3, [sp, #8]
 800abd0:	4625      	mov	r5, r4
 800abd2:	4601      	mov	r1, r0
 800abd4:	4693      	mov	fp, r2
 800abd6:	4614      	mov	r4, r2
 800abd8:	4628      	mov	r0, r5
 800abda:	4474      	add	r4, lr
 800abdc:	fb08 f404 	mul.w	r4, r8, r4
 800abe0:	9407      	str	r4, [sp, #28]
 800abe2:	b21d      	sxth	r5, r3
 800abe4:	2400      	movs	r4, #0
 800abe6:	e9cd eb0b 	strd	lr, fp, [sp, #44]	@ 0x2c
 800abea:	b217      	sxth	r7, r2
 800abec:	46a2      	mov	sl, r4
 800abee:	4696      	mov	lr, r2
 800abf0:	9506      	str	r5, [sp, #24]
 800abf2:	9a08      	ldr	r2, [sp, #32]
 800abf4:	9d05      	ldr	r5, [sp, #20]
 800abf6:	42aa      	cmp	r2, r5
 800abf8:	da56      	bge.n	800aca8 <pool_func_ap_array_f32+0x4a4>
 800abfa:	ed5f 7a66 	vldr	s15, [pc, #-408]	@ 800aa64 <pool_func_ap_array_f32+0x260>
 800abfe:	9d06      	ldr	r5, [sp, #24]
 800ac00:	940d      	str	r4, [sp, #52]	@ 0x34
 800ac02:	4693      	mov	fp, r2
 800ac04:	461c      	mov	r4, r3
 800ac06:	42af      	cmp	r7, r5
 800ac08:	da15      	bge.n	800ac36 <pool_func_ap_array_f32+0x432>
 800ac0a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ac0c:	f8cd a018 	str.w	sl, [sp, #24]
 800ac10:	fb03 730b 	mla	r3, r3, fp, r7
 800ac14:	fb08 a303 	mla	r3, r8, r3, sl
 800ac18:	eb0c 0383 	add.w	r3, ip, r3, lsl #2
 800ac1c:	463a      	mov	r2, r7
 800ac1e:	3201      	adds	r2, #1
 800ac20:	ed93 7a00 	vldr	s14, [r3]
 800ac24:	fa0f fa82 	sxth.w	sl, r2
 800ac28:	45aa      	cmp	sl, r5
 800ac2a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ac2e:	444b      	add	r3, r9
 800ac30:	dbf5      	blt.n	800ac1e <pool_func_ap_array_f32+0x41a>
 800ac32:	f8dd a018 	ldr.w	sl, [sp, #24]
 800ac36:	9b05      	ldr	r3, [sp, #20]
 800ac38:	f10b 0b01 	add.w	fp, fp, #1
 800ac3c:	fa0f fb8b 	sxth.w	fp, fp
 800ac40:	459b      	cmp	fp, r3
 800ac42:	dbe0      	blt.n	800ac06 <pool_func_ap_array_f32+0x402>
 800ac44:	4623      	mov	r3, r4
 800ac46:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800ac4a:	9c0d      	ldr	r4, [sp, #52]	@ 0x34
 800ac4c:	9506      	str	r5, [sp, #24]
 800ac4e:	9a07      	ldr	r2, [sp, #28]
 800ac50:	3401      	adds	r4, #1
 800ac52:	4492      	add	sl, r2
 800ac54:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800ac56:	b224      	sxth	r4, r4
 800ac58:	eb02 0a8a 	add.w	sl, r2, sl, lsl #2
 800ac5c:	4544      	cmp	r4, r8
 800ac5e:	edca 7a00 	vstr	s15, [sl]
 800ac62:	46a2      	mov	sl, r4
 800ac64:	dbc5      	blt.n	800abf2 <pool_func_ap_array_f32+0x3ee>
 800ac66:	f8dd b030 	ldr.w	fp, [sp, #48]	@ 0x30
 800ac6a:	9c04      	ldr	r4, [sp, #16]
 800ac6c:	9d01      	ldr	r5, [sp, #4]
 800ac6e:	f10b 0b01 	add.w	fp, fp, #1
 800ac72:	4672      	mov	r2, lr
 800ac74:	fa0f fb8b 	sxth.w	fp, fp
 800ac78:	4423      	add	r3, r4
 800ac7a:	4422      	add	r2, r4
 800ac7c:	455d      	cmp	r5, fp
 800ac7e:	f8dd e02c 	ldr.w	lr, [sp, #44]	@ 0x2c
 800ac82:	b29b      	uxth	r3, r3
 800ac84:	b292      	uxth	r2, r2
 800ac86:	465c      	mov	r4, fp
 800ac88:	dca7      	bgt.n	800abda <pool_func_ap_array_f32+0x3d6>
 800ac8a:	9f0a      	ldr	r7, [sp, #40]	@ 0x28
 800ac8c:	9a03      	ldr	r2, [sp, #12]
 800ac8e:	3701      	adds	r7, #1
 800ac90:	4604      	mov	r4, r0
 800ac92:	b23f      	sxth	r7, r7
 800ac94:	4635      	mov	r5, r6
 800ac96:	4608      	mov	r0, r1
 800ac98:	4420      	add	r0, r4
 800ac9a:	4425      	add	r5, r4
 800ac9c:	42ba      	cmp	r2, r7
 800ac9e:	b280      	uxth	r0, r0
 800aca0:	b2ad      	uxth	r5, r5
 800aca2:	463b      	mov	r3, r7
 800aca4:	dc89      	bgt.n	800abba <pool_func_ap_array_f32+0x3b6>
 800aca6:	e662      	b.n	800a96e <pool_func_ap_array_f32+0x16a>
 800aca8:	eef0 7a46 	vmov.f32	s15, s12
 800acac:	e7cf      	b.n	800ac4e <pool_func_ap_array_f32+0x44a>
 800acae:	bf00      	nop

0800acb0 <lite_decompress_ilutof32>:
 800acb0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800acb4:	9d08      	ldr	r5, [sp, #32]
 800acb6:	4604      	mov	r4, r0
 800acb8:	2b04      	cmp	r3, #4
 800acba:	ea4f 0685 	mov.w	r6, r5, lsl #2
 800acbe:	4608      	mov	r0, r1
 800acc0:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 800acc4:	d012      	beq.n	800acec <lite_decompress_ilutof32+0x3c>
 800acc6:	2b08      	cmp	r3, #8
 800acc8:	d10e      	bne.n	800ace8 <lite_decompress_ilutof32+0x38>
 800acca:	42ac      	cmp	r4, r5
 800accc:	d20c      	bcs.n	800ace8 <lite_decompress_ilutof32+0x38>
 800acce:	f811 3b01 	ldrb.w	r3, [r1], #1
 800acd2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800acd6:	681b      	ldr	r3, [r3, #0]
 800acd8:	f844 3b04 	str.w	r3, [r4], #4
 800acdc:	42a5      	cmp	r5, r4
 800acde:	d8f6      	bhi.n	800acce <lite_decompress_ilutof32+0x1e>
 800ace0:	3e01      	subs	r6, #1
 800ace2:	eb00 0696 	add.w	r6, r0, r6, lsr #2
 800ace6:	1c70      	adds	r0, r6, #1
 800ace8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800acec:	9b07      	ldr	r3, [sp, #28]
 800acee:	085f      	lsrs	r7, r3, #1
 800acf0:	f003 0601 	and.w	r6, r3, #1
 800acf4:	ea4f 09c7 	mov.w	r9, r7, lsl #3
 800acf8:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800acfc:	42ac      	cmp	r4, r5
 800acfe:	d2f3      	bcs.n	800ace8 <lite_decompress_ilutof32+0x38>
 800ad00:	b30f      	cbz	r7, 800ad46 <lite_decompress_ilutof32+0x96>
 800ad02:	f104 0e08 	add.w	lr, r4, #8
 800ad06:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 800ad0a:	eb00 0108 	add.w	r1, r0, r8
 800ad0e:	f81c 3f01 	ldrb.w	r3, [ip, #1]!
 800ad12:	091b      	lsrs	r3, r3, #4
 800ad14:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800ad18:	f10e 0e08 	add.w	lr, lr, #8
 800ad1c:	681b      	ldr	r3, [r3, #0]
 800ad1e:	f84e 3c10 	str.w	r3, [lr, #-16]
 800ad22:	f89c 3000 	ldrb.w	r3, [ip]
 800ad26:	f003 030f 	and.w	r3, r3, #15
 800ad2a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800ad2e:	4561      	cmp	r1, ip
 800ad30:	681b      	ldr	r3, [r3, #0]
 800ad32:	f84e 3c0c 	str.w	r3, [lr, #-12]
 800ad36:	d1ea      	bne.n	800ad0e <lite_decompress_ilutof32+0x5e>
 800ad38:	4438      	add	r0, r7
 800ad3a:	444c      	add	r4, r9
 800ad3c:	b92e      	cbnz	r6, 800ad4a <lite_decompress_ilutof32+0x9a>
 800ad3e:	42a5      	cmp	r5, r4
 800ad40:	d8df      	bhi.n	800ad02 <lite_decompress_ilutof32+0x52>
 800ad42:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ad46:	b906      	cbnz	r6, 800ad4a <lite_decompress_ilutof32+0x9a>
 800ad48:	e7fe      	b.n	800ad48 <lite_decompress_ilutof32+0x98>
 800ad4a:	f810 3b01 	ldrb.w	r3, [r0], #1
 800ad4e:	091b      	lsrs	r3, r3, #4
 800ad50:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800ad54:	681b      	ldr	r3, [r3, #0]
 800ad56:	f844 3b04 	str.w	r3, [r4], #4
 800ad5a:	e7cf      	b.n	800acfc <lite_decompress_ilutof32+0x4c>

0800ad5c <forward_lite_dense_if32of32wf32>:
 800ad5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad60:	e9d0 c305 	ldrd	ip, r3, [r0, #20]
 800ad64:	6801      	ldr	r1, [r0, #0]
 800ad66:	fb03 f30c 	mul.w	r3, r3, ip
 800ad6a:	4602      	mov	r2, r0
 800ad6c:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 800ad70:	4281      	cmp	r1, r0
 800ad72:	6857      	ldr	r7, [r2, #4]
 800ad74:	b083      	sub	sp, #12
 800ad76:	f080 811f 	bcs.w	800afb8 <forward_lite_dense_if32of32wf32+0x25c>
 800ad7a:	6915      	ldr	r5, [r2, #16]
 800ad7c:	ea4f 068c 	mov.w	r6, ip, lsl #2
 800ad80:	4664      	mov	r4, ip
 800ad82:	eb01 0806 	add.w	r8, r1, r6
 800ad86:	4588      	cmp	r8, r1
 800ad88:	6896      	ldr	r6, [r2, #8]
 800ad8a:	f240 8109 	bls.w	800afa0 <forward_lite_dense_if32of32wf32+0x244>
 800ad8e:	f1a5 0e10 	sub.w	lr, r5, #16
 800ad92:	ea4f 1e1e 	mov.w	lr, lr, lsr #4
 800ad96:	e9cd 0100 	strd	r0, r1, [sp]
 800ad9a:	f10e 0e01 	add.w	lr, lr, #1
 800ad9e:	ea4f 1b8e 	mov.w	fp, lr, lsl #6
 800ada2:	ea4f 0985 	mov.w	r9, r5, lsl #2
 800ada6:	eb07 1e8e 	add.w	lr, r7, lr, lsl #6
 800adaa:	468c      	mov	ip, r1
 800adac:	2d0f      	cmp	r5, #15
 800adae:	ed9f 7a95 	vldr	s14, [pc, #596]	@ 800b004 <forward_lite_dense_if32of32wf32+0x2a8>
 800adb2:	f240 8104 	bls.w	800afbe <forward_lite_dense_if32of32wf32+0x262>
 800adb6:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 800adba:	f106 0340 	add.w	r3, r6, #64	@ 0x40
 800adbe:	4628      	mov	r0, r5
 800adc0:	ed53 5a0f 	vldr	s11, [r3, #-60]	@ 0xffffffc4
 800adc4:	ed51 7a0f 	vldr	s15, [r1, #-60]	@ 0xffffffc4
 800adc8:	ed11 6a10 	vldr	s12, [r1, #-64]	@ 0xffffffc0
 800adcc:	ed53 6a10 	vldr	s13, [r3, #-64]	@ 0xffffffc0
 800add0:	ed53 4a0d 	vldr	s9, [r3, #-52]	@ 0xffffffcc
 800add4:	ed13 5a0c 	vldr	s10, [r3, #-48]	@ 0xffffffd0
 800add8:	ed51 3a0a 	vldr	s7, [r1, #-40]	@ 0xffffffd8
 800addc:	ed13 3a0a 	vldr	s6, [r3, #-40]	@ 0xffffffd8
 800ade0:	ed13 4a09 	vldr	s8, [r3, #-36]	@ 0xffffffdc
 800ade4:	ed11 1a06 	vldr	s2, [r1, #-24]	@ 0xffffffe8
 800ade8:	ed53 1a06 	vldr	s3, [r3, #-24]	@ 0xffffffe8
 800adec:	ed11 2a05 	vldr	s4, [r1, #-20]	@ 0xffffffec
 800adf0:	ed53 2a05 	vldr	s5, [r3, #-20]	@ 0xffffffec
 800adf4:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800adf8:	ed51 5a0e 	vldr	s11, [r1, #-56]	@ 0xffffffc8
 800adfc:	eee6 7a26 	vfma.f32	s15, s12, s13
 800ae00:	3810      	subs	r0, #16
 800ae02:	280f      	cmp	r0, #15
 800ae04:	ed53 6a0e 	vldr	s13, [r3, #-56]	@ 0xffffffc8
 800ae08:	ed11 6a0d 	vldr	s12, [r1, #-52]	@ 0xffffffcc
 800ae0c:	eee5 7aa6 	vfma.f32	s15, s11, s13
 800ae10:	f101 0140 	add.w	r1, r1, #64	@ 0x40
 800ae14:	f103 0340 	add.w	r3, r3, #64	@ 0x40
 800ae18:	ed51 5a1c 	vldr	s11, [r1, #-112]	@ 0xffffff90
 800ae1c:	ed51 6a1b 	vldr	s13, [r1, #-108]	@ 0xffffff94
 800ae20:	eee4 7a86 	vfma.f32	s15, s9, s12
 800ae24:	ed13 6a1b 	vldr	s12, [r3, #-108]	@ 0xffffff94
 800ae28:	ed51 4a19 	vldr	s9, [r1, #-100]	@ 0xffffff9c
 800ae2c:	eee5 7a25 	vfma.f32	s15, s10, s11
 800ae30:	ed11 5a18 	vldr	s10, [r1, #-96]	@ 0xffffffa0
 800ae34:	ed53 5a18 	vldr	s11, [r3, #-96]	@ 0xffffffa0
 800ae38:	eee6 7a26 	vfma.f32	s15, s12, s13
 800ae3c:	ed11 6a17 	vldr	s12, [r1, #-92]	@ 0xffffffa4
 800ae40:	ed53 6a17 	vldr	s13, [r3, #-92]	@ 0xffffffa4
 800ae44:	eee3 7a23 	vfma.f32	s15, s6, s7
 800ae48:	ed11 3a14 	vldr	s6, [r1, #-80]	@ 0xffffffb0
 800ae4c:	ed53 3a14 	vldr	s7, [r3, #-80]	@ 0xffffffb0
 800ae50:	eee4 7a24 	vfma.f32	s15, s8, s9
 800ae54:	ed51 4a13 	vldr	s9, [r1, #-76]	@ 0xffffffb4
 800ae58:	ed13 4a13 	vldr	s8, [r3, #-76]	@ 0xffffffb4
 800ae5c:	eee5 7a25 	vfma.f32	s15, s10, s11
 800ae60:	ed51 5a12 	vldr	s11, [r1, #-72]	@ 0xffffffb8
 800ae64:	ed13 5a12 	vldr	s10, [r3, #-72]	@ 0xffffffb8
 800ae68:	eee6 7a26 	vfma.f32	s15, s12, s13
 800ae6c:	ed51 6a11 	vldr	s13, [r1, #-68]	@ 0xffffffbc
 800ae70:	ed13 6a11 	vldr	s12, [r3, #-68]	@ 0xffffffbc
 800ae74:	eee1 7a21 	vfma.f32	s15, s2, s3
 800ae78:	eee2 7a22 	vfma.f32	s15, s4, s5
 800ae7c:	eee3 7a23 	vfma.f32	s15, s6, s7
 800ae80:	eee4 7a24 	vfma.f32	s15, s8, s9
 800ae84:	eee5 7a25 	vfma.f32	s15, s10, s11
 800ae88:	eee6 7a26 	vfma.f32	s15, s12, s13
 800ae8c:	ee37 7a27 	vadd.f32	s14, s14, s15
 800ae90:	d896      	bhi.n	800adc0 <forward_lite_dense_if32of32wf32+0x64>
 800ae92:	eb06 010b 	add.w	r1, r6, fp
 800ae96:	f005 000f 	and.w	r0, r5, #15
 800ae9a:	4673      	mov	r3, lr
 800ae9c:	2803      	cmp	r0, #3
 800ae9e:	d95f      	bls.n	800af60 <forward_lite_dense_if32of32wf32+0x204>
 800aea0:	edd1 6a01 	vldr	s13, [r1, #4]
 800aea4:	edd3 7a01 	vldr	s15, [r3, #4]
 800aea8:	ed93 6a00 	vldr	s12, [r3]
 800aeac:	ed93 5a02 	vldr	s10, [r3, #8]
 800aeb0:	edd1 5a02 	vldr	s11, [r1, #8]
 800aeb4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800aeb8:	edd1 6a00 	vldr	s13, [r1]
 800aebc:	eee6 7a26 	vfma.f32	s15, s12, s13
 800aec0:	1f04      	subs	r4, r0, #4
 800aec2:	2c03      	cmp	r4, #3
 800aec4:	ed93 6a03 	vldr	s12, [r3, #12]
 800aec8:	edd1 6a03 	vldr	s13, [r1, #12]
 800aecc:	ee77 7a27 	vadd.f32	s15, s14, s15
 800aed0:	eee5 7a25 	vfma.f32	s15, s10, s11
 800aed4:	eee6 7a26 	vfma.f32	s15, s12, s13
 800aed8:	eeb0 7a67 	vmov.f32	s14, s15
 800aedc:	d938      	bls.n	800af50 <forward_lite_dense_if32of32wf32+0x1f4>
 800aede:	edd1 6a05 	vldr	s13, [r1, #20]
 800aee2:	edd3 7a05 	vldr	s15, [r3, #20]
 800aee6:	ed93 6a04 	vldr	s12, [r3, #16]
 800aeea:	ed93 5a06 	vldr	s10, [r3, #24]
 800aeee:	edd1 5a06 	vldr	s11, [r1, #24]
 800aef2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800aef6:	edd1 6a04 	vldr	s13, [r1, #16]
 800aefa:	eee6 7a26 	vfma.f32	s15, s12, s13
 800aefe:	f1a0 0a08 	sub.w	sl, r0, #8
 800af02:	f1ba 0f03 	cmp.w	sl, #3
 800af06:	ed93 6a07 	vldr	s12, [r3, #28]
 800af0a:	edd1 6a07 	vldr	s13, [r1, #28]
 800af0e:	eee5 7a25 	vfma.f32	s15, s10, s11
 800af12:	eee6 7a26 	vfma.f32	s15, s12, s13
 800af16:	ee37 7a27 	vadd.f32	s14, s14, s15
 800af1a:	d919      	bls.n	800af50 <forward_lite_dense_if32of32wf32+0x1f4>
 800af1c:	edd3 6a09 	vldr	s13, [r3, #36]	@ 0x24
 800af20:	edd1 7a09 	vldr	s15, [r1, #36]	@ 0x24
 800af24:	ed91 6a08 	vldr	s12, [r1, #32]
 800af28:	ed91 5a0a 	vldr	s10, [r1, #40]	@ 0x28
 800af2c:	edd3 5a0a 	vldr	s11, [r3, #40]	@ 0x28
 800af30:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800af34:	edd3 6a08 	vldr	s13, [r3, #32]
 800af38:	eee6 7a26 	vfma.f32	s15, s12, s13
 800af3c:	ed91 6a0b 	vldr	s12, [r1, #44]	@ 0x2c
 800af40:	edd3 6a0b 	vldr	s13, [r3, #44]	@ 0x2c
 800af44:	eee5 7a25 	vfma.f32	s15, s10, s11
 800af48:	eee6 7a26 	vfma.f32	s15, s12, s13
 800af4c:	ee37 7a27 	vadd.f32	s14, s14, s15
 800af50:	08a4      	lsrs	r4, r4, #2
 800af52:	3401      	adds	r4, #1
 800af54:	eb01 1104 	add.w	r1, r1, r4, lsl #4
 800af58:	eb03 1304 	add.w	r3, r3, r4, lsl #4
 800af5c:	f000 0003 	and.w	r0, r0, #3
 800af60:	b1a8      	cbz	r0, 800af8e <forward_lite_dense_if32of32wf32+0x232>
 800af62:	edd3 6a00 	vldr	s13, [r3]
 800af66:	edd1 7a00 	vldr	s15, [r1]
 800af6a:	2801      	cmp	r0, #1
 800af6c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800af70:	d00d      	beq.n	800af8e <forward_lite_dense_if32of32wf32+0x232>
 800af72:	edd3 6a01 	vldr	s13, [r3, #4]
 800af76:	edd1 7a01 	vldr	s15, [r1, #4]
 800af7a:	2802      	cmp	r0, #2
 800af7c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800af80:	d005      	beq.n	800af8e <forward_lite_dense_if32of32wf32+0x232>
 800af82:	edd1 6a02 	vldr	s13, [r1, #8]
 800af86:	edd3 7a02 	vldr	s15, [r3, #8]
 800af8a:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800af8e:	444e      	add	r6, r9
 800af90:	ecac 7a01 	vstmia	ip!, {s14}
 800af94:	45e0      	cmp	r8, ip
 800af96:	f63f af09 	bhi.w	800adac <forward_lite_dense_if32of32wf32+0x50>
 800af9a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800af9e:	6954      	ldr	r4, [r2, #20]
 800afa0:	68d3      	ldr	r3, [r2, #12]
 800afa2:	b983      	cbnz	r3, 800afc6 <forward_lite_dense_if32of32wf32+0x26a>
 800afa4:	6915      	ldr	r5, [r2, #16]
 800afa6:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800afaa:	4288      	cmp	r0, r1
 800afac:	eb07 0785 	add.w	r7, r7, r5, lsl #2
 800afb0:	ea4f 0684 	mov.w	r6, r4, lsl #2
 800afb4:	f63f aee5 	bhi.w	800ad82 <forward_lite_dense_if32of32wf32+0x26>
 800afb8:	b003      	add	sp, #12
 800afba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800afbe:	4628      	mov	r0, r5
 800afc0:	4631      	mov	r1, r6
 800afc2:	463b      	mov	r3, r7
 800afc4:	e76a      	b.n	800ae9c <forward_lite_dense_if32of32wf32+0x140>
 800afc6:	2c00      	cmp	r4, #0
 800afc8:	d0ec      	beq.n	800afa4 <forward_lite_dense_if32of32wf32+0x248>
 800afca:	edd1 7a00 	vldr	s15, [r1]
 800afce:	ed93 7a00 	vldr	s14, [r3]
 800afd2:	ee77 7a87 	vadd.f32	s15, s15, s14
 800afd6:	edc1 7a00 	vstr	s15, [r1]
 800afda:	6954      	ldr	r4, [r2, #20]
 800afdc:	2c01      	cmp	r4, #1
 800afde:	d9e1      	bls.n	800afa4 <forward_lite_dense_if32of32wf32+0x248>
 800afe0:	1d0d      	adds	r5, r1, #4
 800afe2:	2301      	movs	r3, #1
 800afe4:	68d4      	ldr	r4, [r2, #12]
 800afe6:	ed95 7a00 	vldr	s14, [r5]
 800afea:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 800afee:	edd4 7a00 	vldr	s15, [r4]
 800aff2:	ee77 7a87 	vadd.f32	s15, s15, s14
 800aff6:	3301      	adds	r3, #1
 800aff8:	ece5 7a01 	vstmia	r5!, {s15}
 800affc:	6954      	ldr	r4, [r2, #20]
 800affe:	429c      	cmp	r4, r3
 800b000:	d8f0      	bhi.n	800afe4 <forward_lite_dense_if32of32wf32+0x288>
 800b002:	e7cf      	b.n	800afa4 <forward_lite_dense_if32of32wf32+0x248>
 800b004:	00000000 	.word	0x00000000

0800b008 <forward_lite_dense_if32of32wf32_lut4>:
 800b008:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b00c:	b08d      	sub	sp, #52	@ 0x34
 800b00e:	4604      	mov	r4, r0
 800b010:	920a      	str	r2, [sp, #40]	@ 0x28
 800b012:	4618      	mov	r0, r3
 800b014:	e9dd 2319 	ldrd	r2, r3, [sp, #100]	@ 0x64
 800b018:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800b01c:	fb02 f303 	mul.w	r3, r2, r3
 800b020:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b024:	e9dd 6717 	ldrd	r6, r7, [sp, #92]	@ 0x5c
 800b028:	460d      	mov	r5, r1
 800b02a:	9308      	str	r3, [sp, #32]
 800b02c:	f1b8 0f00 	cmp.w	r8, #0
 800b030:	d004      	beq.n	800b03c <forward_lite_dense_if32of32wf32_lut4+0x34>
 800b032:	2240      	movs	r2, #64	@ 0x40
 800b034:	4641      	mov	r1, r8
 800b036:	f000 fa99 	bl	800b56c <st_int8_copy>
 800b03a:	4640      	mov	r0, r8
 800b03c:	9b08      	ldr	r3, [sp, #32]
 800b03e:	429c      	cmp	r4, r3
 800b040:	f080 8108 	bcs.w	800b254 <forward_lite_dense_if32of32wf32_lut4+0x24c>
 800b044:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b046:	9405      	str	r4, [sp, #20]
 800b048:	ea4f 0c83 	mov.w	ip, r3, lsl #2
 800b04c:	f007 0301 	and.w	r3, r7, #1
 800b050:	08fa      	lsrs	r2, r7, #3
 800b052:	9303      	str	r3, [sp, #12]
 800b054:	00bb      	lsls	r3, r7, #2
 800b056:	eb05 1b42 	add.w	fp, r5, r2, lsl #5
 800b05a:	9202      	str	r2, [sp, #8]
 800b05c:	f027 0901 	bic.w	r9, r7, #1
 800b060:	0092      	lsls	r2, r2, #2
 800b062:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b064:	9b05      	ldr	r3, [sp, #20]
 800b066:	9204      	str	r2, [sp, #16]
 800b068:	eb05 0989 	add.w	r9, r5, r9, lsl #2
 800b06c:	f105 0120 	add.w	r1, r5, #32
 800b070:	46e6      	mov	lr, ip
 800b072:	f8cd c01c 	str.w	ip, [sp, #28]
 800b076:	465c      	mov	r4, fp
 800b078:	9617      	str	r6, [sp, #92]	@ 0x5c
 800b07a:	f8cd c024 	str.w	ip, [sp, #36]	@ 0x24
 800b07e:	9a07      	ldr	r2, [sp, #28]
 800b080:	eb03 0a02 	add.w	sl, r3, r2
 800b084:	459a      	cmp	sl, r3
 800b086:	f1a1 0220 	sub.w	r2, r1, #32
 800b08a:	9206      	str	r2, [sp, #24]
 800b08c:	f240 80e5 	bls.w	800b25a <forward_lite_dense_if32of32wf32_lut4+0x252>
 800b090:	f109 3bff 	add.w	fp, r9, #4294967295	@ 0xffffffff
 800b094:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b096:	4698      	mov	r8, r3
 800b098:	465d      	mov	r5, fp
 800b09a:	9b02      	ldr	r3, [sp, #8]
 800b09c:	ed9f 7a7b 	vldr	s14, [pc, #492]	@ 800b28c <forward_lite_dense_if32of32wf32_lut4+0x284>
 800b0a0:	2b00      	cmp	r3, #0
 800b0a2:	f000 80bc 	beq.w	800b21e <forward_lite_dense_if32of32wf32_lut4+0x216>
 800b0a6:	9b04      	ldr	r3, [sp, #16]
 800b0a8:	eb02 0c03 	add.w	ip, r2, r3
 800b0ac:	460b      	mov	r3, r1
 800b0ae:	7817      	ldrb	r7, [r2, #0]
 800b0b0:	ed53 2a07 	vldr	s5, [r3, #-28]	@ 0xffffffe4
 800b0b4:	7856      	ldrb	r6, [r2, #1]
 800b0b6:	ed53 3a08 	vldr	s7, [r3, #-32]	@ 0xffffffe0
 800b0ba:	ed13 4a06 	vldr	s8, [r3, #-24]	@ 0xffffffe8
 800b0be:	ed53 4a05 	vldr	s9, [r3, #-20]	@ 0xffffffec
 800b0c2:	ed13 5a04 	vldr	s10, [r3, #-16]
 800b0c6:	ed53 5a03 	vldr	s11, [r3, #-12]
 800b0ca:	ed13 6a02 	vldr	s12, [r3, #-8]
 800b0ce:	ed53 6a01 	vldr	s13, [r3, #-4]
 800b0d2:	f007 0e0f 	and.w	lr, r7, #15
 800b0d6:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 800b0da:	edde 7a00 	vldr	s15, [lr]
 800b0de:	093f      	lsrs	r7, r7, #4
 800b0e0:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 800b0e4:	ed97 3a00 	vldr	s6, [r7]
 800b0e8:	ee67 7aa2 	vmul.f32	s15, s15, s5
 800b0ec:	0937      	lsrs	r7, r6, #4
 800b0ee:	eee3 7a23 	vfma.f32	s15, s6, s7
 800b0f2:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 800b0f6:	f006 060f 	and.w	r6, r6, #15
 800b0fa:	edd7 3a00 	vldr	s7, [r7]
 800b0fe:	7897      	ldrb	r7, [r2, #2]
 800b100:	eee3 7a84 	vfma.f32	s15, s7, s8
 800b104:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 800b108:	ea4f 1e17 	mov.w	lr, r7, lsr #4
 800b10c:	ed96 4a00 	vldr	s8, [r6]
 800b110:	78d6      	ldrb	r6, [r2, #3]
 800b112:	eee4 7a24 	vfma.f32	s15, s8, s9
 800b116:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 800b11a:	f007 070f 	and.w	r7, r7, #15
 800b11e:	edde 4a00 	vldr	s9, [lr]
 800b122:	eee4 7a85 	vfma.f32	s15, s9, s10
 800b126:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 800b12a:	3204      	adds	r2, #4
 800b12c:	ed97 5a00 	vldr	s10, [r7]
 800b130:	0937      	lsrs	r7, r6, #4
 800b132:	eee5 7a25 	vfma.f32	s15, s10, s11
 800b136:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 800b13a:	f006 060f 	and.w	r6, r6, #15
 800b13e:	edd7 5a00 	vldr	s11, [r7]
 800b142:	eee5 7a86 	vfma.f32	s15, s11, s12
 800b146:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 800b14a:	4562      	cmp	r2, ip
 800b14c:	ed96 6a00 	vldr	s12, [r6]
 800b150:	eee6 7a26 	vfma.f32	s15, s12, s13
 800b154:	f103 0320 	add.w	r3, r3, #32
 800b158:	ee37 7a27 	vadd.f32	s14, s14, s15
 800b15c:	d1a7      	bne.n	800b0ae <forward_lite_dense_if32of32wf32_lut4+0xa6>
 800b15e:	46a6      	mov	lr, r4
 800b160:	45ce      	cmp	lr, r9
 800b162:	d261      	bcs.n	800b228 <forward_lite_dense_if32of32wf32_lut4+0x220>
 800b164:	eba5 070e 	sub.w	r7, r5, lr
 800b168:	ea4f 0bd7 	mov.w	fp, r7, lsr #3
 800b16c:	f10e 0208 	add.w	r2, lr, #8
 800b170:	f10c 36ff 	add.w	r6, ip, #4294967295	@ 0xffffffff
 800b174:	eb0c 07d7 	add.w	r7, ip, r7, lsr #3
 800b178:	f8cd a004 	str.w	sl, [sp, #4]
 800b17c:	f816 3f01 	ldrb.w	r3, [r6, #1]!
 800b180:	ed52 5a01 	vldr	s11, [r2, #-4]
 800b184:	ed52 6a02 	vldr	s13, [r2, #-8]
 800b188:	f003 0a0f 	and.w	sl, r3, #15
 800b18c:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
 800b190:	edda 7a00 	vldr	s15, [sl]
 800b194:	091b      	lsrs	r3, r3, #4
 800b196:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800b19a:	ed93 6a00 	vldr	s12, [r3]
 800b19e:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800b1a2:	42b7      	cmp	r7, r6
 800b1a4:	eee6 7a26 	vfma.f32	s15, s12, s13
 800b1a8:	f102 0208 	add.w	r2, r2, #8
 800b1ac:	ee37 7a27 	vadd.f32	s14, s14, s15
 800b1b0:	d1e4      	bne.n	800b17c <forward_lite_dense_if32of32wf32_lut4+0x174>
 800b1b2:	f10b 0b01 	add.w	fp, fp, #1
 800b1b6:	f8dd a004 	ldr.w	sl, [sp, #4]
 800b1ba:	eb0c 020b 	add.w	r2, ip, fp
 800b1be:	eb0e 0ecb 	add.w	lr, lr, fp, lsl #3
 800b1c2:	9b03      	ldr	r3, [sp, #12]
 800b1c4:	b30b      	cbz	r3, 800b20a <forward_lite_dense_if32of32wf32_lut4+0x202>
 800b1c6:	f812 3b01 	ldrb.w	r3, [r2], #1
 800b1ca:	edde 7a00 	vldr	s15, [lr]
 800b1ce:	091b      	lsrs	r3, r3, #4
 800b1d0:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800b1d4:	edd3 6a00 	vldr	s13, [r3]
 800b1d8:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800b1dc:	eca8 7a01 	vstmia	r8!, {s14}
 800b1e0:	45c2      	cmp	sl, r8
 800b1e2:	f63f af5a 	bhi.w	800b09a <forward_lite_dense_if32of32wf32_lut4+0x92>
 800b1e6:	9b05      	ldr	r3, [sp, #20]
 800b1e8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b1ea:	189d      	adds	r5, r3, r2
 800b1ec:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b1ee:	b9eb      	cbnz	r3, 800b22c <forward_lite_dense_if32of32wf32_lut4+0x224>
 800b1f0:	9b08      	ldr	r3, [sp, #32]
 800b1f2:	42ab      	cmp	r3, r5
 800b1f4:	d92e      	bls.n	800b254 <forward_lite_dense_if32of32wf32_lut4+0x24c>
 800b1f6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b1f8:	4499      	add	r9, r3
 800b1fa:	441c      	add	r4, r3
 800b1fc:	4419      	add	r1, r3
 800b1fe:	9b05      	ldr	r3, [sp, #20]
 800b200:	459a      	cmp	sl, r3
 800b202:	d92c      	bls.n	800b25e <forward_lite_dense_if32of32wf32_lut4+0x256>
 800b204:	9505      	str	r5, [sp, #20]
 800b206:	462b      	mov	r3, r5
 800b208:	e739      	b.n	800b07e <forward_lite_dense_if32of32wf32_lut4+0x76>
 800b20a:	eca8 7a01 	vstmia	r8!, {s14}
 800b20e:	45c2      	cmp	sl, r8
 800b210:	d9e9      	bls.n	800b1e6 <forward_lite_dense_if32of32wf32_lut4+0x1de>
 800b212:	9b02      	ldr	r3, [sp, #8]
 800b214:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 800b28c <forward_lite_dense_if32of32wf32_lut4+0x284>
 800b218:	2b00      	cmp	r3, #0
 800b21a:	f47f af44 	bne.w	800b0a6 <forward_lite_dense_if32of32wf32_lut4+0x9e>
 800b21e:	f8dd e018 	ldr.w	lr, [sp, #24]
 800b222:	45ce      	cmp	lr, r9
 800b224:	4694      	mov	ip, r2
 800b226:	d39d      	bcc.n	800b164 <forward_lite_dense_if32of32wf32_lut4+0x15c>
 800b228:	4662      	mov	r2, ip
 800b22a:	e7ca      	b.n	800b1c2 <forward_lite_dense_if32of32wf32_lut4+0x1ba>
 800b22c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b22e:	2b00      	cmp	r3, #0
 800b230:	d0de      	beq.n	800b1f0 <forward_lite_dense_if32of32wf32_lut4+0x1e8>
 800b232:	9b07      	ldr	r3, [sp, #28]
 800b234:	f8dd c05c 	ldr.w	ip, [sp, #92]	@ 0x5c
 800b238:	1aea      	subs	r2, r5, r3
 800b23a:	edd2 7a00 	vldr	s15, [r2]
 800b23e:	ecbc 7a01 	vldmia	ip!, {s14}
 800b242:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b246:	ece2 7a01 	vstmia	r2!, {s15}
 800b24a:	42aa      	cmp	r2, r5
 800b24c:	d1f5      	bne.n	800b23a <forward_lite_dense_if32of32wf32_lut4+0x232>
 800b24e:	9b08      	ldr	r3, [sp, #32]
 800b250:	42ab      	cmp	r3, r5
 800b252:	d8d0      	bhi.n	800b1f6 <forward_lite_dense_if32of32wf32_lut4+0x1ee>
 800b254:	b00d      	add	sp, #52	@ 0x34
 800b256:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b25a:	461d      	mov	r5, r3
 800b25c:	e7c6      	b.n	800b1ec <forward_lite_dense_if32of32wf32_lut4+0x1e4>
 800b25e:	f8dd c01c 	ldr.w	ip, [sp, #28]
 800b262:	9919      	ldr	r1, [sp, #100]	@ 0x64
 800b264:	9e17      	ldr	r6, [sp, #92]	@ 0x5c
 800b266:	eba5 0c0c 	sub.w	ip, r5, ip
 800b26a:	b169      	cbz	r1, 800b288 <forward_lite_dense_if32of32wf32_lut4+0x280>
 800b26c:	4663      	mov	r3, ip
 800b26e:	4632      	mov	r2, r6
 800b270:	ed93 7a00 	vldr	s14, [r3]
 800b274:	ecf2 7a01 	vldmia	r2!, {s15}
 800b278:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b27c:	ece3 7a01 	vstmia	r3!, {s15}
 800b280:	429d      	cmp	r5, r3
 800b282:	d1f5      	bne.n	800b270 <forward_lite_dense_if32of32wf32_lut4+0x268>
 800b284:	2900      	cmp	r1, #0
 800b286:	d1f1      	bne.n	800b26c <forward_lite_dense_if32of32wf32_lut4+0x264>
 800b288:	e7fe      	b.n	800b288 <forward_lite_dense_if32of32wf32_lut4+0x280>
 800b28a:	bf00      	nop
 800b28c:	00000000 	.word	0x00000000

0800b290 <forward_lite_dense_if32of32wf32_lut8>:
 800b290:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b294:	b087      	sub	sp, #28
 800b296:	4605      	mov	r5, r0
 800b298:	9205      	str	r2, [sp, #20]
 800b29a:	4618      	mov	r0, r3
 800b29c:	e9dd 2313 	ldrd	r2, r3, [sp, #76]	@ 0x4c
 800b2a0:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 800b2a2:	fb02 f303 	mul.w	r3, r2, r3
 800b2a6:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800b2aa:	e9dd b611 	ldrd	fp, r6, [sp, #68]	@ 0x44
 800b2ae:	460f      	mov	r7, r1
 800b2b0:	9303      	str	r3, [sp, #12]
 800b2b2:	b12c      	cbz	r4, 800b2c0 <forward_lite_dense_if32of32wf32_lut8+0x30>
 800b2b4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800b2b8:	4621      	mov	r1, r4
 800b2ba:	f000 f957 	bl	800b56c <st_int8_copy>
 800b2be:	4620      	mov	r0, r4
 800b2c0:	9b03      	ldr	r3, [sp, #12]
 800b2c2:	429d      	cmp	r5, r3
 800b2c4:	f080 8115 	bcs.w	800b4f2 <forward_lite_dense_if32of32wf32_lut8+0x262>
 800b2c8:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b2ca:	9500      	str	r5, [sp, #0]
 800b2cc:	ea4f 09d6 	mov.w	r9, r6, lsr #3
 800b2d0:	0099      	lsls	r1, r3, #2
 800b2d2:	9b00      	ldr	r3, [sp, #0]
 800b2d4:	9104      	str	r1, [sp, #16]
 800b2d6:	00b2      	lsls	r2, r6, #2
 800b2d8:	eb07 1849 	add.w	r8, r7, r9, lsl #5
 800b2dc:	ea4f 0ac9 	mov.w	sl, r9, lsl #3
 800b2e0:	464d      	mov	r5, r9
 800b2e2:	4689      	mov	r9, r1
 800b2e4:	4611      	mov	r1, r2
 800b2e6:	465a      	mov	r2, fp
 800b2e8:	eb03 0b09 	add.w	fp, r3, r9
 800b2ec:	3720      	adds	r7, #32
 800b2ee:	459b      	cmp	fp, r3
 800b2f0:	f006 0407 	and.w	r4, r6, #7
 800b2f4:	f1a7 0e20 	sub.w	lr, r7, #32
 800b2f8:	f240 80d6 	bls.w	800b4a8 <forward_lite_dense_if32of32wf32_lut8+0x218>
 800b2fc:	e9cd 9e01 	strd	r9, lr, [sp, #4]
 800b300:	469c      	mov	ip, r3
 800b302:	9b05      	ldr	r3, [sp, #20]
 800b304:	ed9f 7a87 	vldr	s14, [pc, #540]	@ 800b524 <forward_lite_dense_if32of32wf32_lut8+0x294>
 800b308:	2d00      	cmp	r5, #0
 800b30a:	f000 80db 	beq.w	800b4c4 <forward_lite_dense_if32of32wf32_lut8+0x234>
 800b30e:	eb03 090a 	add.w	r9, r3, sl
 800b312:	463e      	mov	r6, r7
 800b314:	f893 e001 	ldrb.w	lr, [r3, #1]
 800b318:	ed16 3a07 	vldr	s6, [r6, #-28]	@ 0xffffffe4
 800b31c:	ed56 3a08 	vldr	s7, [r6, #-32]	@ 0xffffffe0
 800b320:	ed16 4a06 	vldr	s8, [r6, #-24]	@ 0xffffffe8
 800b324:	ed56 4a05 	vldr	s9, [r6, #-20]	@ 0xffffffec
 800b328:	ed16 5a04 	vldr	s10, [r6, #-16]
 800b32c:	ed56 5a03 	vldr	s11, [r6, #-12]
 800b330:	ed16 6a02 	vldr	s12, [r6, #-8]
 800b334:	ed56 6a01 	vldr	s13, [r6, #-4]
 800b338:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 800b33c:	edde 7a00 	vldr	s15, [lr]
 800b340:	f893 e000 	ldrb.w	lr, [r3]
 800b344:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 800b348:	ee67 7a83 	vmul.f32	s15, s15, s6
 800b34c:	ed9e 3a00 	vldr	s6, [lr]
 800b350:	f893 e002 	ldrb.w	lr, [r3, #2]
 800b354:	eee3 7a23 	vfma.f32	s15, s6, s7
 800b358:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 800b35c:	3308      	adds	r3, #8
 800b35e:	edde 3a00 	vldr	s7, [lr]
 800b362:	f813 ec05 	ldrb.w	lr, [r3, #-5]
 800b366:	eee3 7a84 	vfma.f32	s15, s7, s8
 800b36a:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 800b36e:	3620      	adds	r6, #32
 800b370:	ed9e 4a00 	vldr	s8, [lr]
 800b374:	f813 ec04 	ldrb.w	lr, [r3, #-4]
 800b378:	eee4 7a24 	vfma.f32	s15, s8, s9
 800b37c:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 800b380:	edde 4a00 	vldr	s9, [lr]
 800b384:	f813 ec03 	ldrb.w	lr, [r3, #-3]
 800b388:	eee4 7a85 	vfma.f32	s15, s9, s10
 800b38c:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 800b390:	ed9e 5a00 	vldr	s10, [lr]
 800b394:	f813 ec02 	ldrb.w	lr, [r3, #-2]
 800b398:	eee5 7a25 	vfma.f32	s15, s10, s11
 800b39c:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 800b3a0:	edde 5a00 	vldr	s11, [lr]
 800b3a4:	f813 ec01 	ldrb.w	lr, [r3, #-1]
 800b3a8:	eee5 7a86 	vfma.f32	s15, s11, s12
 800b3ac:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 800b3b0:	454b      	cmp	r3, r9
 800b3b2:	ed9e 6a00 	vldr	s12, [lr]
 800b3b6:	eee6 7a26 	vfma.f32	s15, s12, s13
 800b3ba:	ee37 7a27 	vadd.f32	s14, s14, s15
 800b3be:	d1a9      	bne.n	800b314 <forward_lite_dense_if32of32wf32_lut8+0x84>
 800b3c0:	4643      	mov	r3, r8
 800b3c2:	2c00      	cmp	r4, #0
 800b3c4:	d07c      	beq.n	800b4c0 <forward_lite_dense_if32of32wf32_lut8+0x230>
 800b3c6:	f899 6000 	ldrb.w	r6, [r9]
 800b3ca:	edd3 7a00 	vldr	s15, [r3]
 800b3ce:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 800b3d2:	edd6 6a00 	vldr	s13, [r6]
 800b3d6:	2c01      	cmp	r4, #1
 800b3d8:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800b3dc:	d045      	beq.n	800b46a <forward_lite_dense_if32of32wf32_lut8+0x1da>
 800b3de:	f899 6001 	ldrb.w	r6, [r9, #1]
 800b3e2:	edd3 7a01 	vldr	s15, [r3, #4]
 800b3e6:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 800b3ea:	edd6 6a00 	vldr	s13, [r6]
 800b3ee:	2c02      	cmp	r4, #2
 800b3f0:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800b3f4:	d039      	beq.n	800b46a <forward_lite_dense_if32of32wf32_lut8+0x1da>
 800b3f6:	f899 6002 	ldrb.w	r6, [r9, #2]
 800b3fa:	edd3 7a02 	vldr	s15, [r3, #8]
 800b3fe:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 800b402:	edd6 6a00 	vldr	s13, [r6]
 800b406:	2c03      	cmp	r4, #3
 800b408:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800b40c:	d02d      	beq.n	800b46a <forward_lite_dense_if32of32wf32_lut8+0x1da>
 800b40e:	f899 6003 	ldrb.w	r6, [r9, #3]
 800b412:	edd3 6a03 	vldr	s13, [r3, #12]
 800b416:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 800b41a:	edd6 7a00 	vldr	s15, [r6]
 800b41e:	2c04      	cmp	r4, #4
 800b420:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800b424:	d021      	beq.n	800b46a <forward_lite_dense_if32of32wf32_lut8+0x1da>
 800b426:	f899 6004 	ldrb.w	r6, [r9, #4]
 800b42a:	edd3 6a04 	vldr	s13, [r3, #16]
 800b42e:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 800b432:	edd6 7a00 	vldr	s15, [r6]
 800b436:	2c05      	cmp	r4, #5
 800b438:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800b43c:	d015      	beq.n	800b46a <forward_lite_dense_if32of32wf32_lut8+0x1da>
 800b43e:	f899 6005 	ldrb.w	r6, [r9, #5]
 800b442:	edd3 6a05 	vldr	s13, [r3, #20]
 800b446:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 800b44a:	edd6 7a00 	vldr	s15, [r6]
 800b44e:	2c06      	cmp	r4, #6
 800b450:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800b454:	d009      	beq.n	800b46a <forward_lite_dense_if32of32wf32_lut8+0x1da>
 800b456:	edd3 7a06 	vldr	s15, [r3, #24]
 800b45a:	f899 3006 	ldrb.w	r3, [r9, #6]
 800b45e:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800b462:	edd3 6a00 	vldr	s13, [r3]
 800b466:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800b46a:	eb09 0304 	add.w	r3, r9, r4
 800b46e:	ecac 7a01 	vstmia	ip!, {s14}
 800b472:	45e3      	cmp	fp, ip
 800b474:	f63f af46 	bhi.w	800b304 <forward_lite_dense_if32of32wf32_lut8+0x74>
 800b478:	e9dd 3900 	ldrd	r3, r9, [sp]
 800b47c:	9e04      	ldr	r6, [sp, #16]
 800b47e:	eb03 0e06 	add.w	lr, r3, r6
 800b482:	bb1a      	cbnz	r2, 800b4cc <forward_lite_dense_if32of32wf32_lut8+0x23c>
 800b484:	9b03      	ldr	r3, [sp, #12]
 800b486:	4573      	cmp	r3, lr
 800b488:	d933      	bls.n	800b4f2 <forward_lite_dense_if32of32wf32_lut8+0x262>
 800b48a:	9b00      	ldr	r3, [sp, #0]
 800b48c:	459b      	cmp	fp, r3
 800b48e:	4488      	add	r8, r1
 800b490:	440f      	add	r7, r1
 800b492:	d942      	bls.n	800b51a <forward_lite_dense_if32of32wf32_lut8+0x28a>
 800b494:	4673      	mov	r3, lr
 800b496:	eb03 0b09 	add.w	fp, r3, r9
 800b49a:	459b      	cmp	fp, r3
 800b49c:	f8cd e000 	str.w	lr, [sp]
 800b4a0:	f1a7 0e20 	sub.w	lr, r7, #32
 800b4a4:	f63f af2a 	bhi.w	800b2fc <forward_lite_dense_if32of32wf32_lut8+0x6c>
 800b4a8:	b97a      	cbnz	r2, 800b4ca <forward_lite_dense_if32of32wf32_lut8+0x23a>
 800b4aa:	461d      	mov	r5, r3
 800b4ac:	9b03      	ldr	r3, [sp, #12]
 800b4ae:	42ab      	cmp	r3, r5
 800b4b0:	4649      	mov	r1, r9
 800b4b2:	4693      	mov	fp, r2
 800b4b4:	d91d      	bls.n	800b4f2 <forward_lite_dense_if32of32wf32_lut8+0x262>
 800b4b6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800b4b8:	4249      	negs	r1, r1
 800b4ba:	465b      	mov	r3, fp
 800b4bc:	b9e3      	cbnz	r3, 800b4f8 <forward_lite_dense_if32of32wf32_lut8+0x268>
 800b4be:	e7fe      	b.n	800b4be <forward_lite_dense_if32of32wf32_lut8+0x22e>
 800b4c0:	464b      	mov	r3, r9
 800b4c2:	e7d4      	b.n	800b46e <forward_lite_dense_if32of32wf32_lut8+0x1de>
 800b4c4:	4699      	mov	r9, r3
 800b4c6:	9b02      	ldr	r3, [sp, #8]
 800b4c8:	e77b      	b.n	800b3c2 <forward_lite_dense_if32of32wf32_lut8+0x132>
 800b4ca:	469e      	mov	lr, r3
 800b4cc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b4ce:	2b00      	cmp	r3, #0
 800b4d0:	d0d8      	beq.n	800b484 <forward_lite_dense_if32of32wf32_lut8+0x1f4>
 800b4d2:	ebae 0309 	sub.w	r3, lr, r9
 800b4d6:	4616      	mov	r6, r2
 800b4d8:	edd3 7a00 	vldr	s15, [r3]
 800b4dc:	ecb6 7a01 	vldmia	r6!, {s14}
 800b4e0:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b4e4:	ece3 7a01 	vstmia	r3!, {s15}
 800b4e8:	4573      	cmp	r3, lr
 800b4ea:	d1f5      	bne.n	800b4d8 <forward_lite_dense_if32of32wf32_lut8+0x248>
 800b4ec:	9b03      	ldr	r3, [sp, #12]
 800b4ee:	4573      	cmp	r3, lr
 800b4f0:	d8cb      	bhi.n	800b48a <forward_lite_dense_if32of32wf32_lut8+0x1fa>
 800b4f2:	b007      	add	sp, #28
 800b4f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b4f8:	2a00      	cmp	r2, #0
 800b4fa:	d0df      	beq.n	800b4bc <forward_lite_dense_if32of32wf32_lut8+0x22c>
 800b4fc:	469b      	mov	fp, r3
 800b4fe:	4429      	add	r1, r5
 800b500:	460b      	mov	r3, r1
 800b502:	465a      	mov	r2, fp
 800b504:	ed93 7a00 	vldr	s14, [r3]
 800b508:	ecf2 7a01 	vldmia	r2!, {s15}
 800b50c:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b510:	ece3 7a01 	vstmia	r3!, {s15}
 800b514:	42ab      	cmp	r3, r5
 800b516:	d1f5      	bne.n	800b504 <forward_lite_dense_if32of32wf32_lut8+0x274>
 800b518:	e7f2      	b.n	800b500 <forward_lite_dense_if32of32wf32_lut8+0x270>
 800b51a:	4649      	mov	r1, r9
 800b51c:	4693      	mov	fp, r2
 800b51e:	4675      	mov	r5, lr
 800b520:	e7c9      	b.n	800b4b6 <forward_lite_dense_if32of32wf32_lut8+0x226>
 800b522:	bf00      	nop
 800b524:	00000000 	.word	0x00000000

0800b528 <forward_lite_nl_relu_if32of32>:
 800b528:	f102 4380 	add.w	r3, r2, #1073741824	@ 0x40000000
 800b52c:	3b01      	subs	r3, #1
 800b52e:	eb01 0283 	add.w	r2, r1, r3, lsl #2
 800b532:	4291      	cmp	r1, r2
 800b534:	ea4f 0c83 	mov.w	ip, r3, lsl #2
 800b538:	d814      	bhi.n	800b564 <forward_lite_nl_relu_if32of32+0x3c>
 800b53a:	f10c 0104 	add.w	r1, ip, #4
 800b53e:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 800b568 <forward_lite_nl_relu_if32of32+0x40>
 800b542:	1d13      	adds	r3, r2, #4
 800b544:	4408      	add	r0, r1
 800b546:	eba2 020c 	sub.w	r2, r2, ip
 800b54a:	ed73 7a01 	vldmdb	r3!, {s15}
 800b54e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800b552:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b556:	bfb8      	it	lt
 800b558:	eef0 7a47 	vmovlt.f32	s15, s14
 800b55c:	4293      	cmp	r3, r2
 800b55e:	ed60 7a01 	vstmdb	r0!, {s15}
 800b562:	d1f2      	bne.n	800b54a <forward_lite_nl_relu_if32of32+0x22>
 800b564:	4770      	bx	lr
 800b566:	bf00      	nop
 800b568:	00000000 	.word	0x00000000

0800b56c <st_int8_copy>:
 800b56c:	4288      	cmp	r0, r1
 800b56e:	d021      	beq.n	800b5b4 <st_int8_copy+0x48>
 800b570:	b302      	cbz	r2, 800b5b4 <st_int8_copy+0x48>
 800b572:	4288      	cmp	r0, r1
 800b574:	d313      	bcc.n	800b59e <st_int8_copy+0x32>
 800b576:	2a03      	cmp	r2, #3
 800b578:	d81d      	bhi.n	800b5b6 <st_int8_copy+0x4a>
 800b57a:	3a01      	subs	r2, #1
 800b57c:	f810 3b01 	ldrb.w	r3, [r0], #1
 800b580:	f801 3b01 	strb.w	r3, [r1], #1
 800b584:	b1b2      	cbz	r2, 800b5b4 <st_int8_copy+0x48>
 800b586:	f810 3b01 	ldrb.w	r3, [r0], #1
 800b58a:	f801 3b01 	strb.w	r3, [r1], #1
 800b58e:	2a01      	cmp	r2, #1
 800b590:	f000 8088 	beq.w	800b6a4 <st_int8_copy+0x138>
 800b594:	f810 3b01 	ldrb.w	r3, [r0], #1
 800b598:	f801 3b01 	strb.w	r3, [r1], #1
 800b59c:	4770      	bx	lr
 800b59e:	1883      	adds	r3, r0, r2
 800b5a0:	428b      	cmp	r3, r1
 800b5a2:	d9e8      	bls.n	800b576 <st_int8_copy+0xa>
 800b5a4:	440a      	add	r2, r1
 800b5a6:	f913 1d01 	ldrsb.w	r1, [r3, #-1]!
 800b5aa:	f802 1d01 	strb.w	r1, [r2, #-1]!
 800b5ae:	4298      	cmp	r0, r3
 800b5b0:	d1f9      	bne.n	800b5a6 <st_int8_copy+0x3a>
 800b5b2:	4770      	bx	lr
 800b5b4:	4770      	bx	lr
 800b5b6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b5ba:	f001 0e03 	and.w	lr, r1, #3
 800b5be:	f1ce 0304 	rsb	r3, lr, #4
 800b5c2:	eba2 0c03 	sub.w	ip, r2, r3
 800b5c6:	f000 0803 	and.w	r8, r0, #3
 800b5ca:	f1ce 0203 	rsb	r2, lr, #3
 800b5ce:	f810 3b01 	ldrb.w	r3, [r0], #1
 800b5d2:	f801 3b01 	strb.w	r3, [r1], #1
 800b5d6:	b182      	cbz	r2, 800b5fa <st_int8_copy+0x8e>
 800b5d8:	f810 3b01 	ldrb.w	r3, [r0], #1
 800b5dc:	f801 3b01 	strb.w	r3, [r1], #1
 800b5e0:	2a01      	cmp	r2, #1
 800b5e2:	d00a      	beq.n	800b5fa <st_int8_copy+0x8e>
 800b5e4:	f810 3b01 	ldrb.w	r3, [r0], #1
 800b5e8:	f801 3b01 	strb.w	r3, [r1], #1
 800b5ec:	f1be 0f01 	cmp.w	lr, #1
 800b5f0:	d003      	beq.n	800b5fa <st_int8_copy+0x8e>
 800b5f2:	f810 3b01 	ldrb.w	r3, [r0], #1
 800b5f6:	f801 3b01 	strb.w	r3, [r1], #1
 800b5fa:	45c6      	cmp	lr, r8
 800b5fc:	d02a      	beq.n	800b654 <st_int8_copy+0xe8>
 800b5fe:	ea5f 121c 	movs.w	r2, ip, lsr #4
 800b602:	d00a      	beq.n	800b61a <st_int8_copy+0xae>
 800b604:	f850 3b04 	ldr.w	r3, [r0], #4
 800b608:	f850 4b04 	ldr.w	r4, [r0], #4
 800b60c:	f850 5b04 	ldr.w	r5, [r0], #4
 800b610:	f850 6b04 	ldr.w	r6, [r0], #4
 800b614:	c178      	stmia	r1!, {r3, r4, r5, r6}
 800b616:	3a01      	subs	r2, #1
 800b618:	d1f4      	bne.n	800b604 <st_int8_copy+0x98>
 800b61a:	f01c 0f08 	tst.w	ip, #8
 800b61e:	d004      	beq.n	800b62a <st_int8_copy+0xbe>
 800b620:	f850 3b04 	ldr.w	r3, [r0], #4
 800b624:	f850 4b04 	ldr.w	r4, [r0], #4
 800b628:	c118      	stmia	r1!, {r3, r4}
 800b62a:	f01c 0f04 	tst.w	ip, #4
 800b62e:	d003      	beq.n	800b638 <st_int8_copy+0xcc>
 800b630:	f850 3b04 	ldr.w	r3, [r0], #4
 800b634:	f841 3b04 	str.w	r3, [r1], #4
 800b638:	f01c 0f02 	tst.w	ip, #2
 800b63c:	d003      	beq.n	800b646 <st_int8_copy+0xda>
 800b63e:	f830 3b02 	ldrh.w	r3, [r0], #2
 800b642:	f821 3b02 	strh.w	r3, [r1], #2
 800b646:	f01c 0f01 	tst.w	ip, #1
 800b64a:	d001      	beq.n	800b650 <st_int8_copy+0xe4>
 800b64c:	7803      	ldrb	r3, [r0, #0]
 800b64e:	700b      	strb	r3, [r1, #0]
 800b650:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b654:	ea5f 199c 	movs.w	r9, ip, lsr #6
 800b658:	d00e      	beq.n	800b678 <st_int8_copy+0x10c>
 800b65a:	4688      	mov	r8, r1
 800b65c:	4686      	mov	lr, r0
 800b65e:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 800b662:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 800b666:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 800b66a:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 800b66e:	f1b9 0901 	subs.w	r9, r9, #1
 800b672:	4641      	mov	r1, r8
 800b674:	4670      	mov	r0, lr
 800b676:	d1f0      	bne.n	800b65a <st_int8_copy+0xee>
 800b678:	f01c 0f20 	tst.w	ip, #32
 800b67c:	d007      	beq.n	800b68e <st_int8_copy+0x122>
 800b67e:	4688      	mov	r8, r1
 800b680:	4686      	mov	lr, r0
 800b682:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 800b686:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 800b68a:	4641      	mov	r1, r8
 800b68c:	4670      	mov	r0, lr
 800b68e:	f01c 0f10 	tst.w	ip, #16
 800b692:	d001      	beq.n	800b698 <st_int8_copy+0x12c>
 800b694:	c878      	ldmia	r0!, {r3, r4, r5, r6}
 800b696:	c178      	stmia	r1!, {r3, r4, r5, r6}
 800b698:	f01c 0f08 	tst.w	ip, #8
 800b69c:	d0c5      	beq.n	800b62a <st_int8_copy+0xbe>
 800b69e:	c818      	ldmia	r0!, {r3, r4}
 800b6a0:	c118      	stmia	r1!, {r3, r4}
 800b6a2:	e7c2      	b.n	800b62a <st_int8_copy+0xbe>
 800b6a4:	4770      	bx	lr
 800b6a6:	bf00      	nop

0800b6a8 <ai_array_to_buffer_fmt>:
 800b6a8:	f3c0 4343 	ubfx	r3, r0, #17, #4
 800b6ac:	2b02      	cmp	r3, #2
 800b6ae:	d055      	beq.n	800b75c <ai_array_to_buffer_fmt+0xb4>
 800b6b0:	4a2d      	ldr	r2, [pc, #180]	@ (800b768 <ai_array_to_buffer_fmt+0xc0>)
 800b6b2:	f020 437e 	bic.w	r3, r0, #4261412864	@ 0xfe000000
 800b6b6:	4293      	cmp	r3, r2
 800b6b8:	d010      	beq.n	800b6dc <ai_array_to_buffer_fmt+0x34>
 800b6ba:	dc21      	bgt.n	800b700 <ai_array_to_buffer_fmt+0x58>
 800b6bc:	4a2b      	ldr	r2, [pc, #172]	@ (800b76c <ai_array_to_buffer_fmt+0xc4>)
 800b6be:	4293      	cmp	r3, r2
 800b6c0:	d00c      	beq.n	800b6dc <ai_array_to_buffer_fmt+0x34>
 800b6c2:	dd0f      	ble.n	800b6e4 <ai_array_to_buffer_fmt+0x3c>
 800b6c4:	4a2a      	ldr	r2, [pc, #168]	@ (800b770 <ai_array_to_buffer_fmt+0xc8>)
 800b6c6:	4293      	cmp	r3, r2
 800b6c8:	d008      	beq.n	800b6dc <ai_array_to_buffer_fmt+0x34>
 800b6ca:	f502 32fa 	add.w	r2, r2, #128000	@ 0x1f400
 800b6ce:	4293      	cmp	r3, r2
 800b6d0:	d004      	beq.n	800b6dc <ai_array_to_buffer_fmt+0x34>
 800b6d2:	4a28      	ldr	r2, [pc, #160]	@ (800b774 <ai_array_to_buffer_fmt+0xcc>)
 800b6d4:	4293      	cmp	r3, r2
 800b6d6:	bf0c      	ite	eq
 800b6d8:	4613      	moveq	r3, r2
 800b6da:	2340      	movne	r3, #64	@ 0x40
 800b6dc:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 800b6e0:	4318      	orrs	r0, r3
 800b6e2:	4770      	bx	lr
 800b6e4:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 800b6e8:	4293      	cmp	r3, r2
 800b6ea:	d0f7      	beq.n	800b6dc <ai_array_to_buffer_fmt+0x34>
 800b6ec:	dd2c      	ble.n	800b748 <ai_array_to_buffer_fmt+0xa0>
 800b6ee:	4a22      	ldr	r2, [pc, #136]	@ (800b778 <ai_array_to_buffer_fmt+0xd0>)
 800b6f0:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 800b6f4:	4293      	cmp	r3, r2
 800b6f6:	bf0c      	ite	eq
 800b6f8:	4613      	moveq	r3, r2
 800b6fa:	2340      	movne	r3, #64	@ 0x40
 800b6fc:	4318      	orrs	r0, r3
 800b6fe:	4770      	bx	lr
 800b700:	4a1e      	ldr	r2, [pc, #120]	@ (800b77c <ai_array_to_buffer_fmt+0xd4>)
 800b702:	4293      	cmp	r3, r2
 800b704:	d0ea      	beq.n	800b6dc <ai_array_to_buffer_fmt+0x34>
 800b706:	dd10      	ble.n	800b72a <ai_array_to_buffer_fmt+0x82>
 800b708:	4a1d      	ldr	r2, [pc, #116]	@ (800b780 <ai_array_to_buffer_fmt+0xd8>)
 800b70a:	4293      	cmp	r3, r2
 800b70c:	d0e6      	beq.n	800b6dc <ai_array_to_buffer_fmt+0x34>
 800b70e:	f202 72f1 	addw	r2, r2, #2033	@ 0x7f1
 800b712:	4293      	cmp	r3, r2
 800b714:	d0e2      	beq.n	800b6dc <ai_array_to_buffer_fmt+0x34>
 800b716:	f5a2 6200 	sub.w	r2, r2, #2048	@ 0x800
 800b71a:	4293      	cmp	r3, r2
 800b71c:	bf0c      	ite	eq
 800b71e:	4613      	moveq	r3, r2
 800b720:	2340      	movne	r3, #64	@ 0x40
 800b722:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 800b726:	4318      	orrs	r0, r3
 800b728:	4770      	bx	lr
 800b72a:	f2a2 3287 	subw	r2, r2, #903	@ 0x387
 800b72e:	4293      	cmp	r3, r2
 800b730:	d0d4      	beq.n	800b6dc <ai_array_to_buffer_fmt+0x34>
 800b732:	f502 7260 	add.w	r2, r2, #896	@ 0x380
 800b736:	4293      	cmp	r3, r2
 800b738:	d0d0      	beq.n	800b6dc <ai_array_to_buffer_fmt+0x34>
 800b73a:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 800b73e:	4293      	cmp	r3, r2
 800b740:	bf0c      	ite	eq
 800b742:	4613      	moveq	r3, r2
 800b744:	2340      	movne	r3, #64	@ 0x40
 800b746:	e7c9      	b.n	800b6dc <ai_array_to_buffer_fmt+0x34>
 800b748:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 800b74c:	4293      	cmp	r3, r2
 800b74e:	d0c5      	beq.n	800b6dc <ai_array_to_buffer_fmt+0x34>
 800b750:	3280      	adds	r2, #128	@ 0x80
 800b752:	4293      	cmp	r3, r2
 800b754:	bf0c      	ite	eq
 800b756:	4613      	moveq	r3, r2
 800b758:	2340      	movne	r3, #64	@ 0x40
 800b75a:	e7bf      	b.n	800b6dc <ai_array_to_buffer_fmt+0x34>
 800b75c:	4b09      	ldr	r3, [pc, #36]	@ (800b784 <ai_array_to_buffer_fmt+0xdc>)
 800b75e:	4003      	ands	r3, r0
 800b760:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800b764:	e7ba      	b.n	800b6dc <ai_array_to_buffer_fmt+0x34>
 800b766:	bf00      	nop
 800b768:	00821040 	.word	0x00821040
 800b76c:	00040840 	.word	0x00040840
 800b770:	00041040 	.word	0x00041040
 800b774:	0004084f 	.word	0x0004084f
 800b778:	00040447 	.word	0x00040447
 800b77c:	00840447 	.word	0x00840447
 800b780:	0084084f 	.word	0x0084084f
 800b784:	00803fff 	.word	0x00803fff

0800b788 <ai_array_get_byte_size>:
 800b788:	b1d1      	cbz	r1, 800b7c0 <ai_array_get_byte_size+0x38>
 800b78a:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 800b78e:	fb03 f101 	mul.w	r1, r3, r1
 800b792:	f3c0 4c43 	ubfx	ip, r0, #17, #4
 800b796:	f46f 7288 	mvn.w	r2, #272	@ 0x110
 800b79a:	fa42 f20c 	asr.w	r2, r2, ip
 800b79e:	3107      	adds	r1, #7
 800b7a0:	f3c0 5041 	ubfx	r0, r0, #21, #2
 800b7a4:	07d2      	lsls	r2, r2, #31
 800b7a6:	f021 0107 	bic.w	r1, r1, #7
 800b7aa:	fa21 f100 	lsr.w	r1, r1, r0
 800b7ae:	bf5a      	itte	pl
 800b7b0:	fa43 f000 	asrpl.w	r0, r3, r0
 800b7b4:	4083      	lslpl	r3, r0
 800b7b6:	2300      	movmi	r3, #0
 800b7b8:	3107      	adds	r1, #7
 800b7ba:	4419      	add	r1, r3
 800b7bc:	08c8      	lsrs	r0, r1, #3
 800b7be:	4770      	bx	lr
 800b7c0:	4608      	mov	r0, r1
 800b7c2:	4770      	bx	lr

0800b7c4 <ai_array_get_data_byte_size>:
 800b7c4:	b169      	cbz	r1, 800b7e2 <ai_array_get_data_byte_size+0x1e>
 800b7c6:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 800b7ca:	fb01 f303 	mul.w	r3, r1, r3
 800b7ce:	3307      	adds	r3, #7
 800b7d0:	f023 0307 	bic.w	r3, r3, #7
 800b7d4:	f3c0 5041 	ubfx	r0, r0, #21, #2
 800b7d8:	fa23 f000 	lsr.w	r0, r3, r0
 800b7dc:	3007      	adds	r0, #7
 800b7de:	08c0      	lsrs	r0, r0, #3
 800b7e0:	4770      	bx	lr
 800b7e2:	4608      	mov	r0, r1
 800b7e4:	4770      	bx	lr
 800b7e6:	bf00      	nop

0800b7e8 <ai_version_get>:
 800b7e8:	0212      	lsls	r2, r2, #8
 800b7ea:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800b7ee:	ea42 6000 	orr.w	r0, r2, r0, lsl #24
 800b7f2:	4770      	bx	lr

0800b7f4 <get_tensor_byte_size>:
 800b7f4:	b410      	push	{r4}
 800b7f6:	6983      	ldr	r3, [r0, #24]
 800b7f8:	68c4      	ldr	r4, [r0, #12]
 800b7fa:	6941      	ldr	r1, [r0, #20]
 800b7fc:	681b      	ldr	r3, [r3, #0]
 800b7fe:	68e0      	ldr	r0, [r4, #12]
 800b800:	4a07      	ldr	r2, [pc, #28]	@ (800b820 <get_tensor_byte_size+0x2c>)
 800b802:	68c9      	ldr	r1, [r1, #12]
 800b804:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b808:	f023 437e 	bic.w	r3, r3, #4261412864	@ 0xfe000000
 800b80c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800b810:	fb01 f000 	mul.w	r0, r1, r0
 800b814:	4293      	cmp	r3, r2
 800b816:	bf04      	itt	eq
 800b818:	3007      	addeq	r0, #7
 800b81a:	08c0      	lsreq	r0, r0, #3
 800b81c:	4770      	bx	lr
 800b81e:	bf00      	nop
 800b820:	000400c0 	.word	0x000400c0

0800b824 <arm_rfft_fast_init_f32>:
 800b824:	084b      	lsrs	r3, r1, #1
 800b826:	2b80      	cmp	r3, #128	@ 0x80
 800b828:	b410      	push	{r4}
 800b82a:	8201      	strh	r1, [r0, #16]
 800b82c:	8003      	strh	r3, [r0, #0]
 800b82e:	d046      	beq.n	800b8be <arm_rfft_fast_init_f32+0x9a>
 800b830:	d916      	bls.n	800b860 <arm_rfft_fast_init_f32+0x3c>
 800b832:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b836:	d03c      	beq.n	800b8b2 <arm_rfft_fast_init_f32+0x8e>
 800b838:	d928      	bls.n	800b88c <arm_rfft_fast_init_f32+0x68>
 800b83a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b83e:	d01f      	beq.n	800b880 <arm_rfft_fast_init_f32+0x5c>
 800b840:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b844:	d112      	bne.n	800b86c <arm_rfft_fast_init_f32+0x48>
 800b846:	4920      	ldr	r1, [pc, #128]	@ (800b8c8 <arm_rfft_fast_init_f32+0xa4>)
 800b848:	4a20      	ldr	r2, [pc, #128]	@ (800b8cc <arm_rfft_fast_init_f32+0xa8>)
 800b84a:	4b21      	ldr	r3, [pc, #132]	@ (800b8d0 <arm_rfft_fast_init_f32+0xac>)
 800b84c:	f44f 646e 	mov.w	r4, #3808	@ 0xee0
 800b850:	8184      	strh	r4, [r0, #12]
 800b852:	6081      	str	r1, [r0, #8]
 800b854:	6042      	str	r2, [r0, #4]
 800b856:	6143      	str	r3, [r0, #20]
 800b858:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b85c:	2000      	movs	r0, #0
 800b85e:	4770      	bx	lr
 800b860:	2b20      	cmp	r3, #32
 800b862:	d01c      	beq.n	800b89e <arm_rfft_fast_init_f32+0x7a>
 800b864:	2b40      	cmp	r3, #64	@ 0x40
 800b866:	d006      	beq.n	800b876 <arm_rfft_fast_init_f32+0x52>
 800b868:	2b10      	cmp	r3, #16
 800b86a:	d01d      	beq.n	800b8a8 <arm_rfft_fast_init_f32+0x84>
 800b86c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b870:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b874:	4770      	bx	lr
 800b876:	2438      	movs	r4, #56	@ 0x38
 800b878:	4916      	ldr	r1, [pc, #88]	@ (800b8d4 <arm_rfft_fast_init_f32+0xb0>)
 800b87a:	4a17      	ldr	r2, [pc, #92]	@ (800b8d8 <arm_rfft_fast_init_f32+0xb4>)
 800b87c:	4b17      	ldr	r3, [pc, #92]	@ (800b8dc <arm_rfft_fast_init_f32+0xb8>)
 800b87e:	e7e7      	b.n	800b850 <arm_rfft_fast_init_f32+0x2c>
 800b880:	f44f 64e1 	mov.w	r4, #1800	@ 0x708
 800b884:	4916      	ldr	r1, [pc, #88]	@ (800b8e0 <arm_rfft_fast_init_f32+0xbc>)
 800b886:	4a17      	ldr	r2, [pc, #92]	@ (800b8e4 <arm_rfft_fast_init_f32+0xc0>)
 800b888:	4b17      	ldr	r3, [pc, #92]	@ (800b8e8 <arm_rfft_fast_init_f32+0xc4>)
 800b88a:	e7e1      	b.n	800b850 <arm_rfft_fast_init_f32+0x2c>
 800b88c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b890:	d1ec      	bne.n	800b86c <arm_rfft_fast_init_f32+0x48>
 800b892:	f44f 74dc 	mov.w	r4, #440	@ 0x1b8
 800b896:	4915      	ldr	r1, [pc, #84]	@ (800b8ec <arm_rfft_fast_init_f32+0xc8>)
 800b898:	4a15      	ldr	r2, [pc, #84]	@ (800b8f0 <arm_rfft_fast_init_f32+0xcc>)
 800b89a:	4b16      	ldr	r3, [pc, #88]	@ (800b8f4 <arm_rfft_fast_init_f32+0xd0>)
 800b89c:	e7d8      	b.n	800b850 <arm_rfft_fast_init_f32+0x2c>
 800b89e:	2430      	movs	r4, #48	@ 0x30
 800b8a0:	4915      	ldr	r1, [pc, #84]	@ (800b8f8 <arm_rfft_fast_init_f32+0xd4>)
 800b8a2:	4a16      	ldr	r2, [pc, #88]	@ (800b8fc <arm_rfft_fast_init_f32+0xd8>)
 800b8a4:	4b16      	ldr	r3, [pc, #88]	@ (800b900 <arm_rfft_fast_init_f32+0xdc>)
 800b8a6:	e7d3      	b.n	800b850 <arm_rfft_fast_init_f32+0x2c>
 800b8a8:	2414      	movs	r4, #20
 800b8aa:	4916      	ldr	r1, [pc, #88]	@ (800b904 <arm_rfft_fast_init_f32+0xe0>)
 800b8ac:	4a16      	ldr	r2, [pc, #88]	@ (800b908 <arm_rfft_fast_init_f32+0xe4>)
 800b8ae:	4b17      	ldr	r3, [pc, #92]	@ (800b90c <arm_rfft_fast_init_f32+0xe8>)
 800b8b0:	e7ce      	b.n	800b850 <arm_rfft_fast_init_f32+0x2c>
 800b8b2:	f44f 74e0 	mov.w	r4, #448	@ 0x1c0
 800b8b6:	4916      	ldr	r1, [pc, #88]	@ (800b910 <arm_rfft_fast_init_f32+0xec>)
 800b8b8:	4a16      	ldr	r2, [pc, #88]	@ (800b914 <arm_rfft_fast_init_f32+0xf0>)
 800b8ba:	4b17      	ldr	r3, [pc, #92]	@ (800b918 <arm_rfft_fast_init_f32+0xf4>)
 800b8bc:	e7c8      	b.n	800b850 <arm_rfft_fast_init_f32+0x2c>
 800b8be:	24d0      	movs	r4, #208	@ 0xd0
 800b8c0:	4916      	ldr	r1, [pc, #88]	@ (800b91c <arm_rfft_fast_init_f32+0xf8>)
 800b8c2:	4a17      	ldr	r2, [pc, #92]	@ (800b920 <arm_rfft_fast_init_f32+0xfc>)
 800b8c4:	4b17      	ldr	r3, [pc, #92]	@ (800b924 <arm_rfft_fast_init_f32+0x100>)
 800b8c6:	e7c3      	b.n	800b850 <arm_rfft_fast_init_f32+0x2c>
 800b8c8:	080252e0 	.word	0x080252e0
 800b8cc:	080164d8 	.word	0x080164d8
 800b8d0:	0801c648 	.word	0x0801c648
 800b8d4:	0801a5d8 	.word	0x0801a5d8
 800b8d8:	080270a0 	.word	0x080270a0
 800b8dc:	08029590 	.word	0x08029590
 800b8e0:	08022fc8 	.word	0x08022fc8
 800b8e4:	08020ec8 	.word	0x08020ec8
 800b8e8:	0801a648 	.word	0x0801a648
 800b8ec:	08029220 	.word	0x08029220
 800b8f0:	08020648 	.word	0x08020648
 800b8f4:	080272a0 	.word	0x080272a0
 800b8f8:	08023e80 	.word	0x08023e80
 800b8fc:	08022ec8 	.word	0x08022ec8
 800b900:	0801a4d8 	.word	0x0801a4d8
 800b904:	08023dd8 	.word	0x08023dd8
 800b908:	08020e48 	.word	0x08020e48
 800b90c:	08023e00 	.word	0x08023e00
 800b910:	08027aa0 	.word	0x08027aa0
 800b914:	080242e0 	.word	0x080242e0
 800b918:	08027e20 	.word	0x08027e20
 800b91c:	08029790 	.word	0x08029790
 800b920:	08023ee0 	.word	0x08023ee0
 800b924:	08028e20 	.word	0x08028e20

0800b928 <arm_rfft_fast_f32>:
 800b928:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b92c:	8a06      	ldrh	r6, [r0, #16]
 800b92e:	0876      	lsrs	r6, r6, #1
 800b930:	4607      	mov	r7, r0
 800b932:	4615      	mov	r5, r2
 800b934:	8006      	strh	r6, [r0, #0]
 800b936:	460c      	mov	r4, r1
 800b938:	2b00      	cmp	r3, #0
 800b93a:	d15c      	bne.n	800b9f6 <arm_rfft_fast_f32+0xce>
 800b93c:	461a      	mov	r2, r3
 800b93e:	2301      	movs	r3, #1
 800b940:	f000 fbe4 	bl	800c10c <arm_cfft_f32>
 800b944:	edd4 7a00 	vldr	s15, [r4]
 800b948:	ed94 7a01 	vldr	s14, [r4, #4]
 800b94c:	883e      	ldrh	r6, [r7, #0]
 800b94e:	6978      	ldr	r0, [r7, #20]
 800b950:	ee37 7a07 	vadd.f32	s14, s14, s14
 800b954:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800b958:	eeb6 3a00 	vmov.f32	s6, #96	@ 0x3f000000  0.5
 800b95c:	ee77 6a87 	vadd.f32	s13, s15, s14
 800b960:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b964:	3e01      	subs	r6, #1
 800b966:	ee26 7a83 	vmul.f32	s14, s13, s6
 800b96a:	ee67 7a83 	vmul.f32	s15, s15, s6
 800b96e:	eb04 03c6 	add.w	r3, r4, r6, lsl #3
 800b972:	ed85 7a00 	vstr	s14, [r5]
 800b976:	edc5 7a01 	vstr	s15, [r5, #4]
 800b97a:	3010      	adds	r0, #16
 800b97c:	f105 0210 	add.w	r2, r5, #16
 800b980:	3b08      	subs	r3, #8
 800b982:	f104 0110 	add.w	r1, r4, #16
 800b986:	ed93 7a02 	vldr	s14, [r3, #8]
 800b98a:	ed51 6a02 	vldr	s13, [r1, #-8]
 800b98e:	ed10 6a02 	vldr	s12, [r0, #-8]
 800b992:	edd3 3a03 	vldr	s7, [r3, #12]
 800b996:	ed11 5a01 	vldr	s10, [r1, #-4]
 800b99a:	ed50 5a01 	vldr	s11, [r0, #-4]
 800b99e:	ee77 7a66 	vsub.f32	s15, s14, s13
 800b9a2:	ee77 4a26 	vadd.f32	s9, s14, s13
 800b9a6:	ee33 4a85 	vadd.f32	s8, s7, s10
 800b9aa:	ee66 6a27 	vmul.f32	s13, s12, s15
 800b9ae:	ee25 7aa7 	vmul.f32	s14, s11, s15
 800b9b2:	ee35 5a63 	vsub.f32	s10, s10, s7
 800b9b6:	ee76 6aa4 	vadd.f32	s13, s13, s9
 800b9ba:	ee77 7a05 	vadd.f32	s15, s14, s10
 800b9be:	ee26 6a04 	vmul.f32	s12, s12, s8
 800b9c2:	ee65 5a84 	vmul.f32	s11, s11, s8
 800b9c6:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800b9ca:	ee36 7aa5 	vadd.f32	s14, s13, s11
 800b9ce:	ee67 7a83 	vmul.f32	s15, s15, s6
 800b9d2:	ee27 7a03 	vmul.f32	s14, s14, s6
 800b9d6:	3e01      	subs	r6, #1
 800b9d8:	ed02 7a02 	vstr	s14, [r2, #-8]
 800b9dc:	ed42 7a01 	vstr	s15, [r2, #-4]
 800b9e0:	f1a3 0308 	sub.w	r3, r3, #8
 800b9e4:	f101 0108 	add.w	r1, r1, #8
 800b9e8:	f100 0008 	add.w	r0, r0, #8
 800b9ec:	f102 0208 	add.w	r2, r2, #8
 800b9f0:	d1c9      	bne.n	800b986 <arm_rfft_fast_f32+0x5e>
 800b9f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b9f6:	edd1 7a00 	vldr	s15, [r1]
 800b9fa:	edd1 6a01 	vldr	s13, [r1, #4]
 800b9fe:	6941      	ldr	r1, [r0, #20]
 800ba00:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800ba04:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800ba08:	eef6 3a00 	vmov.f32	s7, #96	@ 0x3f000000  0.5
 800ba0c:	ee27 7a23 	vmul.f32	s14, s14, s7
 800ba10:	ee67 7aa3 	vmul.f32	s15, s15, s7
 800ba14:	3e01      	subs	r6, #1
 800ba16:	ed82 7a00 	vstr	s14, [r2]
 800ba1a:	edc2 7a01 	vstr	s15, [r2, #4]
 800ba1e:	00f0      	lsls	r0, r6, #3
 800ba20:	b3ee      	cbz	r6, 800ba9e <arm_rfft_fast_f32+0x176>
 800ba22:	3808      	subs	r0, #8
 800ba24:	f101 0e10 	add.w	lr, r1, #16
 800ba28:	4420      	add	r0, r4
 800ba2a:	f104 0110 	add.w	r1, r4, #16
 800ba2e:	f102 0c10 	add.w	ip, r2, #16
 800ba32:	ed90 7a02 	vldr	s14, [r0, #8]
 800ba36:	ed51 6a02 	vldr	s13, [r1, #-8]
 800ba3a:	ed1e 6a02 	vldr	s12, [lr, #-8]
 800ba3e:	ed90 4a03 	vldr	s8, [r0, #12]
 800ba42:	ed11 5a01 	vldr	s10, [r1, #-4]
 800ba46:	ed5e 5a01 	vldr	s11, [lr, #-4]
 800ba4a:	ee76 7ac7 	vsub.f32	s15, s13, s14
 800ba4e:	ee74 4a05 	vadd.f32	s9, s8, s10
 800ba52:	ee26 3a27 	vmul.f32	s6, s12, s15
 800ba56:	ee77 6a26 	vadd.f32	s13, s14, s13
 800ba5a:	ee35 5a44 	vsub.f32	s10, s10, s8
 800ba5e:	ee25 7aa7 	vmul.f32	s14, s11, s15
 800ba62:	ee76 6ac3 	vsub.f32	s13, s13, s6
 800ba66:	ee77 7a05 	vadd.f32	s15, s14, s10
 800ba6a:	ee26 6a24 	vmul.f32	s12, s12, s9
 800ba6e:	ee65 5aa4 	vmul.f32	s11, s11, s9
 800ba72:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800ba76:	ee36 7ae5 	vsub.f32	s14, s13, s11
 800ba7a:	ee67 7aa3 	vmul.f32	s15, s15, s7
 800ba7e:	ee27 7a23 	vmul.f32	s14, s14, s7
 800ba82:	3e01      	subs	r6, #1
 800ba84:	ed0c 7a02 	vstr	s14, [ip, #-8]
 800ba88:	ed4c 7a01 	vstr	s15, [ip, #-4]
 800ba8c:	f1a0 0008 	sub.w	r0, r0, #8
 800ba90:	f101 0108 	add.w	r1, r1, #8
 800ba94:	f10e 0e08 	add.w	lr, lr, #8
 800ba98:	f10c 0c08 	add.w	ip, ip, #8
 800ba9c:	d1c9      	bne.n	800ba32 <arm_rfft_fast_f32+0x10a>
 800ba9e:	461a      	mov	r2, r3
 800baa0:	4629      	mov	r1, r5
 800baa2:	4638      	mov	r0, r7
 800baa4:	2301      	movs	r3, #1
 800baa6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800baaa:	f000 bb2f 	b.w	800c10c <arm_cfft_f32>
 800baae:	bf00      	nop

0800bab0 <arm_cfft_radix8by2_f32>:
 800bab0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bab4:	ed2d 8b08 	vpush	{d8-d11}
 800bab8:	4607      	mov	r7, r0
 800baba:	4608      	mov	r0, r1
 800babc:	f8b7 e000 	ldrh.w	lr, [r7]
 800bac0:	687a      	ldr	r2, [r7, #4]
 800bac2:	ea4f 015e 	mov.w	r1, lr, lsr #1
 800bac6:	eb00 088e 	add.w	r8, r0, lr, lsl #2
 800baca:	ea5f 0ede 	movs.w	lr, lr, lsr #3
 800bace:	f000 80b0 	beq.w	800bc32 <arm_cfft_radix8by2_f32+0x182>
 800bad2:	008b      	lsls	r3, r1, #2
 800bad4:	3310      	adds	r3, #16
 800bad6:	18c6      	adds	r6, r0, r3
 800bad8:	3210      	adds	r2, #16
 800bada:	4443      	add	r3, r8
 800badc:	f100 0510 	add.w	r5, r0, #16
 800bae0:	f108 0410 	add.w	r4, r8, #16
 800bae4:	ed54 1a04 	vldr	s3, [r4, #-16]
 800bae8:	ed54 6a03 	vldr	s13, [r4, #-12]
 800baec:	ed13 4a04 	vldr	s8, [r3, #-16]
 800baf0:	ed53 3a03 	vldr	s7, [r3, #-12]
 800baf4:	ed53 5a02 	vldr	s11, [r3, #-8]
 800baf8:	ed13 5a01 	vldr	s10, [r3, #-4]
 800bafc:	ed14 0a02 	vldr	s0, [r4, #-8]
 800bb00:	ed54 7a01 	vldr	s15, [r4, #-4]
 800bb04:	ed16 2a04 	vldr	s4, [r6, #-16]
 800bb08:	ed56 2a03 	vldr	s5, [r6, #-12]
 800bb0c:	ed15 6a03 	vldr	s12, [r5, #-12]
 800bb10:	ed15 7a01 	vldr	s14, [r5, #-4]
 800bb14:	ed15 3a04 	vldr	s6, [r5, #-16]
 800bb18:	ed56 0a02 	vldr	s1, [r6, #-8]
 800bb1c:	ed16 1a01 	vldr	s2, [r6, #-4]
 800bb20:	ed55 4a02 	vldr	s9, [r5, #-8]
 800bb24:	ee73 ba21 	vadd.f32	s23, s6, s3
 800bb28:	ee36 ba26 	vadd.f32	s22, s12, s13
 800bb2c:	ee37 aa27 	vadd.f32	s20, s14, s15
 800bb30:	ee72 9a04 	vadd.f32	s19, s4, s8
 800bb34:	ee32 9aa3 	vadd.f32	s18, s5, s7
 800bb38:	ee31 8a05 	vadd.f32	s16, s2, s10
 800bb3c:	ee74 aa80 	vadd.f32	s21, s9, s0
 800bb40:	ee70 8aa5 	vadd.f32	s17, s1, s11
 800bb44:	ed45 ba04 	vstr	s23, [r5, #-16]
 800bb48:	ed05 ba03 	vstr	s22, [r5, #-12]
 800bb4c:	ed45 aa02 	vstr	s21, [r5, #-8]
 800bb50:	ed05 aa01 	vstr	s20, [r5, #-4]
 800bb54:	ed06 8a01 	vstr	s16, [r6, #-4]
 800bb58:	ed46 9a04 	vstr	s19, [r6, #-16]
 800bb5c:	ed06 9a03 	vstr	s18, [r6, #-12]
 800bb60:	ed46 8a02 	vstr	s17, [r6, #-8]
 800bb64:	ee76 6a66 	vsub.f32	s13, s12, s13
 800bb68:	ee73 3ae2 	vsub.f32	s7, s7, s5
 800bb6c:	ed12 6a03 	vldr	s12, [r2, #-12]
 800bb70:	ed52 2a04 	vldr	s5, [r2, #-16]
 800bb74:	ee33 3a61 	vsub.f32	s6, s6, s3
 800bb78:	ee34 4a42 	vsub.f32	s8, s8, s4
 800bb7c:	ee26 8a86 	vmul.f32	s16, s13, s12
 800bb80:	ee24 2a06 	vmul.f32	s4, s8, s12
 800bb84:	ee63 1a22 	vmul.f32	s3, s6, s5
 800bb88:	ee24 4a22 	vmul.f32	s8, s8, s5
 800bb8c:	ee23 3a06 	vmul.f32	s6, s6, s12
 800bb90:	ee66 6aa2 	vmul.f32	s13, s13, s5
 800bb94:	ee23 6a86 	vmul.f32	s12, s7, s12
 800bb98:	ee63 3aa2 	vmul.f32	s7, s7, s5
 800bb9c:	ee36 6a04 	vadd.f32	s12, s12, s8
 800bba0:	ee76 6ac3 	vsub.f32	s13, s13, s6
 800bba4:	ee72 3a63 	vsub.f32	s7, s4, s7
 800bba8:	ee71 2a88 	vadd.f32	s5, s3, s16
 800bbac:	ed44 6a03 	vstr	s13, [r4, #-12]
 800bbb0:	ed44 2a04 	vstr	s5, [r4, #-16]
 800bbb4:	ed43 3a04 	vstr	s7, [r3, #-16]
 800bbb8:	ed03 6a03 	vstr	s12, [r3, #-12]
 800bbbc:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bbc0:	ee75 6ae0 	vsub.f32	s13, s11, s1
 800bbc4:	ed12 7a01 	vldr	s14, [r2, #-4]
 800bbc8:	ed52 5a02 	vldr	s11, [r2, #-8]
 800bbcc:	ee35 6a41 	vsub.f32	s12, s10, s2
 800bbd0:	ee74 4ac0 	vsub.f32	s9, s9, s0
 800bbd4:	ee67 3a87 	vmul.f32	s7, s15, s14
 800bbd8:	ee26 5a87 	vmul.f32	s10, s13, s14
 800bbdc:	ee24 4aa5 	vmul.f32	s8, s9, s11
 800bbe0:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800bbe4:	ee64 4a87 	vmul.f32	s9, s9, s14
 800bbe8:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800bbec:	ee26 7a07 	vmul.f32	s14, s12, s14
 800bbf0:	ee26 6a25 	vmul.f32	s12, s12, s11
 800bbf4:	ee77 7ae4 	vsub.f32	s15, s15, s9
 800bbf8:	ee74 5a23 	vadd.f32	s11, s8, s7
 800bbfc:	ee35 6a46 	vsub.f32	s12, s10, s12
 800bc00:	ee37 7a26 	vadd.f32	s14, s14, s13
 800bc04:	f1be 0e01 	subs.w	lr, lr, #1
 800bc08:	ed44 5a02 	vstr	s11, [r4, #-8]
 800bc0c:	f105 0510 	add.w	r5, r5, #16
 800bc10:	ed44 7a01 	vstr	s15, [r4, #-4]
 800bc14:	f106 0610 	add.w	r6, r6, #16
 800bc18:	ed03 6a02 	vstr	s12, [r3, #-8]
 800bc1c:	ed03 7a01 	vstr	s14, [r3, #-4]
 800bc20:	f102 0210 	add.w	r2, r2, #16
 800bc24:	f104 0410 	add.w	r4, r4, #16
 800bc28:	f103 0310 	add.w	r3, r3, #16
 800bc2c:	f47f af5a 	bne.w	800bae4 <arm_cfft_radix8by2_f32+0x34>
 800bc30:	687a      	ldr	r2, [r7, #4]
 800bc32:	b28c      	uxth	r4, r1
 800bc34:	4621      	mov	r1, r4
 800bc36:	2302      	movs	r3, #2
 800bc38:	f000 fae2 	bl	800c200 <arm_radix8_butterfly_f32>
 800bc3c:	ecbd 8b08 	vpop	{d8-d11}
 800bc40:	4621      	mov	r1, r4
 800bc42:	687a      	ldr	r2, [r7, #4]
 800bc44:	4640      	mov	r0, r8
 800bc46:	2302      	movs	r3, #2
 800bc48:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bc4c:	f000 bad8 	b.w	800c200 <arm_radix8_butterfly_f32>

0800bc50 <arm_cfft_radix8by4_f32>:
 800bc50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc54:	ed2d 8b0a 	vpush	{d8-d12}
 800bc58:	8802      	ldrh	r2, [r0, #0]
 800bc5a:	ed91 6a00 	vldr	s12, [r1]
 800bc5e:	b08f      	sub	sp, #60	@ 0x3c
 800bc60:	460f      	mov	r7, r1
 800bc62:	0852      	lsrs	r2, r2, #1
 800bc64:	6841      	ldr	r1, [r0, #4]
 800bc66:	900c      	str	r0, [sp, #48]	@ 0x30
 800bc68:	0093      	lsls	r3, r2, #2
 800bc6a:	4638      	mov	r0, r7
 800bc6c:	4418      	add	r0, r3
 800bc6e:	4606      	mov	r6, r0
 800bc70:	9009      	str	r0, [sp, #36]	@ 0x24
 800bc72:	4418      	add	r0, r3
 800bc74:	edd0 6a00 	vldr	s13, [r0]
 800bc78:	ed96 4a00 	vldr	s8, [r6]
 800bc7c:	edd6 2a01 	vldr	s5, [r6, #4]
 800bc80:	edd0 7a01 	vldr	s15, [r0, #4]
 800bc84:	900a      	str	r0, [sp, #40]	@ 0x28
 800bc86:	ee76 5a26 	vadd.f32	s11, s12, s13
 800bc8a:	4604      	mov	r4, r0
 800bc8c:	4625      	mov	r5, r4
 800bc8e:	441c      	add	r4, r3
 800bc90:	edd4 4a00 	vldr	s9, [r4]
 800bc94:	ed97 7a01 	vldr	s14, [r7, #4]
 800bc98:	ed94 3a01 	vldr	s6, [r4, #4]
 800bc9c:	9401      	str	r4, [sp, #4]
 800bc9e:	ee35 5a84 	vadd.f32	s10, s11, s8
 800bca2:	4630      	mov	r0, r6
 800bca4:	ee35 5a24 	vadd.f32	s10, s10, s9
 800bca8:	463e      	mov	r6, r7
 800bcaa:	ee15 ea10 	vmov	lr, s10
 800bcae:	ee76 6a66 	vsub.f32	s13, s12, s13
 800bcb2:	f846 eb08 	str.w	lr, [r6], #8
 800bcb6:	ee37 6a27 	vadd.f32	s12, s14, s15
 800bcba:	ed90 5a01 	vldr	s10, [r0, #4]
 800bcbe:	9605      	str	r6, [sp, #20]
 800bcc0:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bcc4:	9e01      	ldr	r6, [sp, #4]
 800bcc6:	9707      	str	r7, [sp, #28]
 800bcc8:	ee76 3aa2 	vadd.f32	s7, s13, s5
 800bccc:	ed96 2a01 	vldr	s4, [r6, #4]
 800bcd0:	ee36 7a05 	vadd.f32	s14, s12, s10
 800bcd4:	ee75 5ac4 	vsub.f32	s11, s11, s8
 800bcd8:	ee37 5ac4 	vsub.f32	s10, s15, s8
 800bcdc:	ee77 7a84 	vadd.f32	s15, s15, s8
 800bce0:	ee33 4ac3 	vsub.f32	s8, s7, s6
 800bce4:	4604      	mov	r4, r0
 800bce6:	46a3      	mov	fp, r4
 800bce8:	ee37 7a02 	vadd.f32	s14, s14, s4
 800bcec:	ee35 5a24 	vadd.f32	s10, s10, s9
 800bcf0:	ee14 8a10 	vmov	r8, s8
 800bcf4:	46a4      	mov	ip, r4
 800bcf6:	ee75 5ae4 	vsub.f32	s11, s11, s9
 800bcfa:	ed87 7a01 	vstr	s14, [r7, #4]
 800bcfe:	f84b 8b08 	str.w	r8, [fp], #8
 800bd02:	f1ac 0704 	sub.w	r7, ip, #4
 800bd06:	ed8c 5a01 	vstr	s10, [ip, #4]
 800bd0a:	f101 0c08 	add.w	ip, r1, #8
 800bd0e:	462c      	mov	r4, r5
 800bd10:	f8cd c010 	str.w	ip, [sp, #16]
 800bd14:	ee15 ca90 	vmov	ip, s11
 800bd18:	ee36 6a62 	vsub.f32	s12, s12, s5
 800bd1c:	f844 cb08 	str.w	ip, [r4], #8
 800bd20:	ee76 6ae2 	vsub.f32	s13, s13, s5
 800bd24:	ee36 6a43 	vsub.f32	s12, s12, s6
 800bd28:	9406      	str	r4, [sp, #24]
 800bd2a:	ee76 6a83 	vadd.f32	s13, s13, s6
 800bd2e:	f101 0410 	add.w	r4, r1, #16
 800bd32:	0852      	lsrs	r2, r2, #1
 800bd34:	9402      	str	r4, [sp, #8]
 800bd36:	ed85 6a01 	vstr	s12, [r5, #4]
 800bd3a:	462c      	mov	r4, r5
 800bd3c:	f101 0518 	add.w	r5, r1, #24
 800bd40:	920b      	str	r2, [sp, #44]	@ 0x2c
 800bd42:	46b2      	mov	sl, r6
 800bd44:	9503      	str	r5, [sp, #12]
 800bd46:	ee77 7ae4 	vsub.f32	s15, s15, s9
 800bd4a:	3a02      	subs	r2, #2
 800bd4c:	ee16 5a90 	vmov	r5, s13
 800bd50:	46b6      	mov	lr, r6
 800bd52:	4630      	mov	r0, r6
 800bd54:	0852      	lsrs	r2, r2, #1
 800bd56:	f84a 5b08 	str.w	r5, [sl], #8
 800bd5a:	f1a0 0604 	sub.w	r6, r0, #4
 800bd5e:	edce 7a01 	vstr	s15, [lr, #4]
 800bd62:	9208      	str	r2, [sp, #32]
 800bd64:	f000 8130 	beq.w	800bfc8 <arm_cfft_radix8by4_f32+0x378>
 800bd68:	4691      	mov	r9, r2
 800bd6a:	9a07      	ldr	r2, [sp, #28]
 800bd6c:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800bd70:	f8cd a034 	str.w	sl, [sp, #52]	@ 0x34
 800bd74:	3b08      	subs	r3, #8
 800bd76:	f102 0510 	add.w	r5, r2, #16
 800bd7a:	f101 0c20 	add.w	ip, r1, #32
 800bd7e:	f1a4 020c 	sub.w	r2, r4, #12
 800bd82:	f101 0e30 	add.w	lr, r1, #48	@ 0x30
 800bd86:	4433      	add	r3, r6
 800bd88:	3410      	adds	r4, #16
 800bd8a:	4650      	mov	r0, sl
 800bd8c:	4659      	mov	r1, fp
 800bd8e:	ed55 3a02 	vldr	s7, [r5, #-8]
 800bd92:	ed14 5a02 	vldr	s10, [r4, #-8]
 800bd96:	ed91 7a00 	vldr	s14, [r1]
 800bd9a:	edd0 7a00 	vldr	s15, [r0]
 800bd9e:	ed54 5a01 	vldr	s11, [r4, #-4]
 800bda2:	ed15 4a01 	vldr	s8, [r5, #-4]
 800bda6:	edd0 6a01 	vldr	s13, [r0, #4]
 800bdaa:	ed91 6a01 	vldr	s12, [r1, #4]
 800bdae:	ee33 8a85 	vadd.f32	s16, s7, s10
 800bdb2:	ee34 0a25 	vadd.f32	s0, s8, s11
 800bdb6:	ee78 4a07 	vadd.f32	s9, s16, s14
 800bdba:	ee74 5a65 	vsub.f32	s11, s8, s11
 800bdbe:	ee74 4aa7 	vadd.f32	s9, s9, s15
 800bdc2:	ee33 5ac5 	vsub.f32	s10, s7, s10
 800bdc6:	ed45 4a02 	vstr	s9, [r5, #-8]
 800bdca:	edd1 4a01 	vldr	s9, [r1, #4]
 800bdce:	ed90 4a01 	vldr	s8, [r0, #4]
 800bdd2:	ee70 4a24 	vadd.f32	s9, s0, s9
 800bdd6:	ee75 aa06 	vadd.f32	s21, s10, s12
 800bdda:	ee74 4a84 	vadd.f32	s9, s9, s8
 800bdde:	ee35 aac7 	vsub.f32	s20, s11, s14
 800bde2:	ed45 4a01 	vstr	s9, [r5, #-4]
 800bde6:	edd6 1a00 	vldr	s3, [r6]
 800bdea:	edd7 0a00 	vldr	s1, [r7]
 800bdee:	ed92 4a02 	vldr	s8, [r2, #8]
 800bdf2:	edd3 3a02 	vldr	s7, [r3, #8]
 800bdf6:	ed93 2a01 	vldr	s4, [r3, #4]
 800bdfa:	ed16 1a01 	vldr	s2, [r6, #-4]
 800bdfe:	edd2 2a01 	vldr	s5, [r2, #4]
 800be02:	ed57 9a01 	vldr	s19, [r7, #-4]
 800be06:	ee70 4aa1 	vadd.f32	s9, s1, s3
 800be0a:	ee39 3a81 	vadd.f32	s6, s19, s2
 800be0e:	ee74 8a84 	vadd.f32	s17, s9, s8
 800be12:	ee70 1ae1 	vsub.f32	s3, s1, s3
 800be16:	ee78 8aa3 	vadd.f32	s17, s17, s7
 800be1a:	ee7a aae6 	vsub.f32	s21, s21, s13
 800be1e:	ee18 aa90 	vmov	sl, s17
 800be22:	f847 a908 	str.w	sl, [r7], #-8
 800be26:	edd2 8a01 	vldr	s17, [r2, #4]
 800be2a:	ed93 9a01 	vldr	s18, [r3, #4]
 800be2e:	ee73 8a28 	vadd.f32	s17, s6, s17
 800be32:	ee3a aa27 	vadd.f32	s20, s20, s15
 800be36:	ee78 8a89 	vadd.f32	s17, s17, s18
 800be3a:	ee74 0a63 	vsub.f32	s1, s8, s7
 800be3e:	edc7 8a01 	vstr	s17, [r7, #4]
 800be42:	ed18 ba02 	vldr	s22, [r8, #-8]
 800be46:	ed58 8a01 	vldr	s17, [r8, #-4]
 800be4a:	ee39 1ac1 	vsub.f32	s2, s19, s2
 800be4e:	ee6a ba28 	vmul.f32	s23, s20, s17
 800be52:	ee2a ca8b 	vmul.f32	s24, s21, s22
 800be56:	ee71 9ae2 	vsub.f32	s19, s3, s5
 800be5a:	ee31 9a20 	vadd.f32	s18, s2, s1
 800be5e:	ee79 9a82 	vadd.f32	s19, s19, s4
 800be62:	ee3c ca2b 	vadd.f32	s24, s24, s23
 800be66:	ee6a aaa8 	vmul.f32	s21, s21, s17
 800be6a:	ee69 baa8 	vmul.f32	s23, s19, s17
 800be6e:	ee2a aa0b 	vmul.f32	s20, s20, s22
 800be72:	ee69 9a8b 	vmul.f32	s19, s19, s22
 800be76:	ee69 8a28 	vmul.f32	s17, s18, s17
 800be7a:	ee29 ba0b 	vmul.f32	s22, s18, s22
 800be7e:	ee1c aa10 	vmov	sl, s24
 800be82:	ee78 8aa9 	vadd.f32	s17, s17, s19
 800be86:	f841 ab08 	str.w	sl, [r1], #8
 800be8a:	ee3a aa6a 	vsub.f32	s20, s20, s21
 800be8e:	ee3b bacb 	vsub.f32	s22, s23, s22
 800be92:	ee34 4ac4 	vsub.f32	s8, s9, s8
 800be96:	ee33 3a62 	vsub.f32	s6, s6, s5
 800be9a:	ed01 aa01 	vstr	s20, [r1, #-4]
 800be9e:	edc2 8a01 	vstr	s17, [r2, #4]
 800bea2:	ed82 ba02 	vstr	s22, [r2, #8]
 800bea6:	ed5c 4a04 	vldr	s9, [ip, #-16]
 800beaa:	ee74 3a63 	vsub.f32	s7, s8, s7
 800beae:	ee38 8a47 	vsub.f32	s16, s16, s14
 800beb2:	ed1c 4a03 	vldr	s8, [ip, #-12]
 800beb6:	ee30 0a46 	vsub.f32	s0, s0, s12
 800beba:	ee33 3a42 	vsub.f32	s6, s6, s4
 800bebe:	ee38 8a67 	vsub.f32	s16, s16, s15
 800bec2:	ee30 0a66 	vsub.f32	s0, s0, s13
 800bec6:	ee23 9ae4 	vnmul.f32	s18, s7, s9
 800beca:	ee63 8a04 	vmul.f32	s17, s6, s8
 800bece:	ee28 aa24 	vmul.f32	s20, s16, s9
 800bed2:	ee60 9a04 	vmul.f32	s19, s0, s8
 800bed6:	ee28 8a04 	vmul.f32	s16, s16, s8
 800beda:	ee20 0a24 	vmul.f32	s0, s0, s9
 800bede:	ee63 3a84 	vmul.f32	s7, s7, s8
 800bee2:	ee39 4a68 	vsub.f32	s8, s18, s17
 800bee6:	ee7a 9a29 	vadd.f32	s19, s20, s19
 800beea:	ee14 aa10 	vmov	sl, s8
 800beee:	ee30 0a48 	vsub.f32	s0, s0, s16
 800bef2:	ee63 4a24 	vmul.f32	s9, s6, s9
 800bef6:	ed44 9a02 	vstr	s19, [r4, #-8]
 800befa:	ee73 3ae4 	vsub.f32	s7, s7, s9
 800befe:	ed04 0a01 	vstr	s0, [r4, #-4]
 800bf02:	f846 a908 	str.w	sl, [r6], #-8
 800bf06:	ee35 6a46 	vsub.f32	s12, s10, s12
 800bf0a:	ee35 7a87 	vadd.f32	s14, s11, s14
 800bf0e:	edc6 3a01 	vstr	s7, [r6, #4]
 800bf12:	ee76 6a26 	vadd.f32	s13, s12, s13
 800bf16:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bf1a:	ed1e 6a05 	vldr	s12, [lr, #-20]	@ 0xffffffec
 800bf1e:	ed1e 7a06 	vldr	s14, [lr, #-24]	@ 0xffffffe8
 800bf22:	ee67 5a86 	vmul.f32	s11, s15, s12
 800bf26:	ee26 5a87 	vmul.f32	s10, s13, s14
 800bf2a:	ee72 2a62 	vsub.f32	s5, s4, s5
 800bf2e:	ee30 1ac1 	vsub.f32	s2, s1, s2
 800bf32:	ee72 2ae1 	vsub.f32	s5, s5, s3
 800bf36:	ee75 5a25 	vadd.f32	s11, s10, s11
 800bf3a:	ee62 0a86 	vmul.f32	s1, s5, s12
 800bf3e:	ee66 6a86 	vmul.f32	s13, s13, s12
 800bf42:	ee67 7a87 	vmul.f32	s15, s15, s14
 800bf46:	ee21 6a06 	vmul.f32	s12, s2, s12
 800bf4a:	ee62 2a87 	vmul.f32	s5, s5, s14
 800bf4e:	ee21 1a07 	vmul.f32	s2, s2, s14
 800bf52:	ee15 aa90 	vmov	sl, s11
 800bf56:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800bf5a:	f840 ab08 	str.w	sl, [r0], #8
 800bf5e:	ee30 1ac1 	vsub.f32	s2, s1, s2
 800bf62:	ee76 2a22 	vadd.f32	s5, s12, s5
 800bf66:	f1b9 0901 	subs.w	r9, r9, #1
 800bf6a:	ed40 7a01 	vstr	s15, [r0, #-4]
 800bf6e:	f105 0508 	add.w	r5, r5, #8
 800bf72:	ed83 1a02 	vstr	s2, [r3, #8]
 800bf76:	edc3 2a01 	vstr	s5, [r3, #4]
 800bf7a:	f108 0808 	add.w	r8, r8, #8
 800bf7e:	f1a2 0208 	sub.w	r2, r2, #8
 800bf82:	f10c 0c10 	add.w	ip, ip, #16
 800bf86:	f104 0408 	add.w	r4, r4, #8
 800bf8a:	f10e 0e18 	add.w	lr, lr, #24
 800bf8e:	f1a3 0308 	sub.w	r3, r3, #8
 800bf92:	f47f aefc 	bne.w	800bd8e <arm_cfft_radix8by4_f32+0x13e>
 800bf96:	9908      	ldr	r1, [sp, #32]
 800bf98:	9802      	ldr	r0, [sp, #8]
 800bf9a:	f8dd a034 	ldr.w	sl, [sp, #52]	@ 0x34
 800bf9e:	00cb      	lsls	r3, r1, #3
 800bfa0:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 800bfa4:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 800bfa8:	9102      	str	r1, [sp, #8]
 800bfaa:	9905      	ldr	r1, [sp, #20]
 800bfac:	4419      	add	r1, r3
 800bfae:	9105      	str	r1, [sp, #20]
 800bfb0:	9904      	ldr	r1, [sp, #16]
 800bfb2:	4419      	add	r1, r3
 800bfb4:	9104      	str	r1, [sp, #16]
 800bfb6:	9906      	ldr	r1, [sp, #24]
 800bfb8:	449b      	add	fp, r3
 800bfba:	4419      	add	r1, r3
 800bfbc:	449a      	add	sl, r3
 800bfbe:	9b03      	ldr	r3, [sp, #12]
 800bfc0:	9106      	str	r1, [sp, #24]
 800bfc2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bfc6:	9303      	str	r3, [sp, #12]
 800bfc8:	9a05      	ldr	r2, [sp, #20]
 800bfca:	9806      	ldr	r0, [sp, #24]
 800bfcc:	ed92 4a00 	vldr	s8, [r2]
 800bfd0:	ed90 7a00 	vldr	s14, [r0]
 800bfd4:	ed9b 3a00 	vldr	s6, [fp]
 800bfd8:	edda 3a00 	vldr	s7, [sl]
 800bfdc:	edd2 4a01 	vldr	s9, [r2, #4]
 800bfe0:	edd0 6a01 	vldr	s13, [r0, #4]
 800bfe4:	ed9a 2a01 	vldr	s4, [sl, #4]
 800bfe8:	eddb 7a01 	vldr	s15, [fp, #4]
 800bfec:	f8bd 402c 	ldrh.w	r4, [sp, #44]	@ 0x2c
 800bff0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800bff2:	ee34 6a07 	vadd.f32	s12, s8, s14
 800bff6:	ee74 5aa6 	vadd.f32	s11, s9, s13
 800bffa:	ee36 5a03 	vadd.f32	s10, s12, s6
 800bffe:	ee74 6ae6 	vsub.f32	s13, s9, s13
 800c002:	ee35 5a23 	vadd.f32	s10, s10, s7
 800c006:	ee34 7a47 	vsub.f32	s14, s8, s14
 800c00a:	ed82 5a00 	vstr	s10, [r2]
 800c00e:	ed9b 5a01 	vldr	s10, [fp, #4]
 800c012:	edda 4a01 	vldr	s9, [sl, #4]
 800c016:	ee35 5a85 	vadd.f32	s10, s11, s10
 800c01a:	ee37 4a27 	vadd.f32	s8, s14, s15
 800c01e:	ee35 5a24 	vadd.f32	s10, s10, s9
 800c022:	ee76 4ac3 	vsub.f32	s9, s13, s6
 800c026:	ed82 5a01 	vstr	s10, [r2, #4]
 800c02a:	9a04      	ldr	r2, [sp, #16]
 800c02c:	ee34 5aa3 	vadd.f32	s10, s9, s7
 800c030:	edd2 1a00 	vldr	s3, [r2]
 800c034:	edd2 2a01 	vldr	s5, [r2, #4]
 800c038:	9a02      	ldr	r2, [sp, #8]
 800c03a:	ee34 4a42 	vsub.f32	s8, s8, s4
 800c03e:	ee36 6a43 	vsub.f32	s12, s12, s6
 800c042:	ee64 4a21 	vmul.f32	s9, s8, s3
 800c046:	ee24 4a22 	vmul.f32	s8, s8, s5
 800c04a:	ee65 2a22 	vmul.f32	s5, s10, s5
 800c04e:	ee25 5a21 	vmul.f32	s10, s10, s3
 800c052:	ee74 2aa2 	vadd.f32	s5, s9, s5
 800c056:	ee35 5a44 	vsub.f32	s10, s10, s8
 800c05a:	ee75 5ae7 	vsub.f32	s11, s11, s15
 800c05e:	edcb 2a00 	vstr	s5, [fp]
 800c062:	ed8b 5a01 	vstr	s10, [fp, #4]
 800c066:	ed92 4a01 	vldr	s8, [r2, #4]
 800c06a:	ed92 5a00 	vldr	s10, [r2]
 800c06e:	9a03      	ldr	r2, [sp, #12]
 800c070:	ee36 6a63 	vsub.f32	s12, s12, s7
 800c074:	ee75 5ac2 	vsub.f32	s11, s11, s4
 800c078:	ee66 4a05 	vmul.f32	s9, s12, s10
 800c07c:	ee25 5a85 	vmul.f32	s10, s11, s10
 800c080:	ee26 6a04 	vmul.f32	s12, s12, s8
 800c084:	ee65 5a84 	vmul.f32	s11, s11, s8
 800c088:	ee35 6a46 	vsub.f32	s12, s10, s12
 800c08c:	ee74 5aa5 	vadd.f32	s11, s9, s11
 800c090:	ee76 6a83 	vadd.f32	s13, s13, s6
 800c094:	ee37 7a67 	vsub.f32	s14, s14, s15
 800c098:	ed80 6a01 	vstr	s12, [r0, #4]
 800c09c:	edc0 5a00 	vstr	s11, [r0]
 800c0a0:	edd2 5a01 	vldr	s11, [r2, #4]
 800c0a4:	9807      	ldr	r0, [sp, #28]
 800c0a6:	ee77 7a02 	vadd.f32	s15, s14, s4
 800c0aa:	ee36 7ae3 	vsub.f32	s14, s13, s7
 800c0ae:	edd2 6a00 	vldr	s13, [r2]
 800c0b2:	ee27 6aa6 	vmul.f32	s12, s15, s13
 800c0b6:	ee67 6a26 	vmul.f32	s13, s14, s13
 800c0ba:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800c0be:	ee27 7a25 	vmul.f32	s14, s14, s11
 800c0c2:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800c0c6:	ee36 7a07 	vadd.f32	s14, s12, s14
 800c0ca:	edca 7a01 	vstr	s15, [sl, #4]
 800c0ce:	ed8a 7a00 	vstr	s14, [sl]
 800c0d2:	6872      	ldr	r2, [r6, #4]
 800c0d4:	4621      	mov	r1, r4
 800c0d6:	2304      	movs	r3, #4
 800c0d8:	f000 f892 	bl	800c200 <arm_radix8_butterfly_f32>
 800c0dc:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c0de:	6872      	ldr	r2, [r6, #4]
 800c0e0:	4621      	mov	r1, r4
 800c0e2:	2304      	movs	r3, #4
 800c0e4:	f000 f88c 	bl	800c200 <arm_radix8_butterfly_f32>
 800c0e8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800c0ea:	6872      	ldr	r2, [r6, #4]
 800c0ec:	4621      	mov	r1, r4
 800c0ee:	2304      	movs	r3, #4
 800c0f0:	f000 f886 	bl	800c200 <arm_radix8_butterfly_f32>
 800c0f4:	6872      	ldr	r2, [r6, #4]
 800c0f6:	9801      	ldr	r0, [sp, #4]
 800c0f8:	4621      	mov	r1, r4
 800c0fa:	2304      	movs	r3, #4
 800c0fc:	b00f      	add	sp, #60	@ 0x3c
 800c0fe:	ecbd 8b0a 	vpop	{d8-d12}
 800c102:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c106:	f000 b87b 	b.w	800c200 <arm_radix8_butterfly_f32>
 800c10a:	bf00      	nop

0800c10c <arm_cfft_f32>:
 800c10c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c110:	2a01      	cmp	r2, #1
 800c112:	4606      	mov	r6, r0
 800c114:	4617      	mov	r7, r2
 800c116:	460c      	mov	r4, r1
 800c118:	4698      	mov	r8, r3
 800c11a:	8805      	ldrh	r5, [r0, #0]
 800c11c:	d054      	beq.n	800c1c8 <arm_cfft_f32+0xbc>
 800c11e:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 800c122:	d04c      	beq.n	800c1be <arm_cfft_f32+0xb2>
 800c124:	d916      	bls.n	800c154 <arm_cfft_f32+0x48>
 800c126:	f5b5 6f80 	cmp.w	r5, #1024	@ 0x400
 800c12a:	d01a      	beq.n	800c162 <arm_cfft_f32+0x56>
 800c12c:	d95c      	bls.n	800c1e8 <arm_cfft_f32+0xdc>
 800c12e:	f5b5 6f00 	cmp.w	r5, #2048	@ 0x800
 800c132:	d044      	beq.n	800c1be <arm_cfft_f32+0xb2>
 800c134:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
 800c138:	d105      	bne.n	800c146 <arm_cfft_f32+0x3a>
 800c13a:	2301      	movs	r3, #1
 800c13c:	6872      	ldr	r2, [r6, #4]
 800c13e:	4629      	mov	r1, r5
 800c140:	4620      	mov	r0, r4
 800c142:	f000 f85d 	bl	800c200 <arm_radix8_butterfly_f32>
 800c146:	f1b8 0f00 	cmp.w	r8, #0
 800c14a:	d111      	bne.n	800c170 <arm_cfft_f32+0x64>
 800c14c:	2f01      	cmp	r7, #1
 800c14e:	d016      	beq.n	800c17e <arm_cfft_f32+0x72>
 800c150:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c154:	2d20      	cmp	r5, #32
 800c156:	d032      	beq.n	800c1be <arm_cfft_f32+0xb2>
 800c158:	d94a      	bls.n	800c1f0 <arm_cfft_f32+0xe4>
 800c15a:	2d40      	cmp	r5, #64	@ 0x40
 800c15c:	d0ed      	beq.n	800c13a <arm_cfft_f32+0x2e>
 800c15e:	2d80      	cmp	r5, #128	@ 0x80
 800c160:	d1f1      	bne.n	800c146 <arm_cfft_f32+0x3a>
 800c162:	4621      	mov	r1, r4
 800c164:	4630      	mov	r0, r6
 800c166:	f7ff fca3 	bl	800bab0 <arm_cfft_radix8by2_f32>
 800c16a:	f1b8 0f00 	cmp.w	r8, #0
 800c16e:	d0ed      	beq.n	800c14c <arm_cfft_f32+0x40>
 800c170:	68b2      	ldr	r2, [r6, #8]
 800c172:	89b1      	ldrh	r1, [r6, #12]
 800c174:	4620      	mov	r0, r4
 800c176:	f7f4 f83b 	bl	80001f0 <arm_bitreversal_32>
 800c17a:	2f01      	cmp	r7, #1
 800c17c:	d1e8      	bne.n	800c150 <arm_cfft_f32+0x44>
 800c17e:	ee07 5a90 	vmov	s15, r5
 800c182:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c186:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c18a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800c18e:	2d00      	cmp	r5, #0
 800c190:	d0de      	beq.n	800c150 <arm_cfft_f32+0x44>
 800c192:	f104 0108 	add.w	r1, r4, #8
 800c196:	2300      	movs	r3, #0
 800c198:	3301      	adds	r3, #1
 800c19a:	429d      	cmp	r5, r3
 800c19c:	f101 0108 	add.w	r1, r1, #8
 800c1a0:	ed11 7a04 	vldr	s14, [r1, #-16]
 800c1a4:	ed51 7a03 	vldr	s15, [r1, #-12]
 800c1a8:	ee27 7a26 	vmul.f32	s14, s14, s13
 800c1ac:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800c1b0:	ed01 7a04 	vstr	s14, [r1, #-16]
 800c1b4:	ed41 7a03 	vstr	s15, [r1, #-12]
 800c1b8:	d1ee      	bne.n	800c198 <arm_cfft_f32+0x8c>
 800c1ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c1be:	4621      	mov	r1, r4
 800c1c0:	4630      	mov	r0, r6
 800c1c2:	f7ff fd45 	bl	800bc50 <arm_cfft_radix8by4_f32>
 800c1c6:	e7be      	b.n	800c146 <arm_cfft_f32+0x3a>
 800c1c8:	b1ad      	cbz	r5, 800c1f6 <arm_cfft_f32+0xea>
 800c1ca:	f101 030c 	add.w	r3, r1, #12
 800c1ce:	2200      	movs	r2, #0
 800c1d0:	ed53 7a02 	vldr	s15, [r3, #-8]
 800c1d4:	3201      	adds	r2, #1
 800c1d6:	eef1 7a67 	vneg.f32	s15, s15
 800c1da:	4295      	cmp	r5, r2
 800c1dc:	ed43 7a02 	vstr	s15, [r3, #-8]
 800c1e0:	f103 0308 	add.w	r3, r3, #8
 800c1e4:	d1f4      	bne.n	800c1d0 <arm_cfft_f32+0xc4>
 800c1e6:	e79a      	b.n	800c11e <arm_cfft_f32+0x12>
 800c1e8:	f5b5 7f00 	cmp.w	r5, #512	@ 0x200
 800c1ec:	d0a5      	beq.n	800c13a <arm_cfft_f32+0x2e>
 800c1ee:	e7aa      	b.n	800c146 <arm_cfft_f32+0x3a>
 800c1f0:	2d10      	cmp	r5, #16
 800c1f2:	d0b6      	beq.n	800c162 <arm_cfft_f32+0x56>
 800c1f4:	e7a7      	b.n	800c146 <arm_cfft_f32+0x3a>
 800c1f6:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 800c1fa:	d894      	bhi.n	800c126 <arm_cfft_f32+0x1a>
 800c1fc:	e7aa      	b.n	800c154 <arm_cfft_f32+0x48>
 800c1fe:	bf00      	nop

0800c200 <arm_radix8_butterfly_f32>:
 800c200:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c204:	ed2d 8b10 	vpush	{d8-d15}
 800c208:	461c      	mov	r4, r3
 800c20a:	b09d      	sub	sp, #116	@ 0x74
 800c20c:	4603      	mov	r3, r0
 800c20e:	3304      	adds	r3, #4
 800c210:	ed9f bac4 	vldr	s22, [pc, #784]	@ 800c524 <arm_radix8_butterfly_f32+0x324>
 800c214:	9019      	str	r0, [sp, #100]	@ 0x64
 800c216:	921a      	str	r2, [sp, #104]	@ 0x68
 800c218:	468b      	mov	fp, r1
 800c21a:	931b      	str	r3, [sp, #108]	@ 0x6c
 800c21c:	468a      	mov	sl, r1
 800c21e:	46a1      	mov	r9, r4
 800c220:	4607      	mov	r7, r0
 800c222:	ea4f 03db 	mov.w	r3, fp, lsr #3
 800c226:	ea4f 0843 	mov.w	r8, r3, lsl #1
 800c22a:	eb03 0508 	add.w	r5, r3, r8
 800c22e:	195c      	adds	r4, r3, r5
 800c230:	00de      	lsls	r6, r3, #3
 800c232:	191a      	adds	r2, r3, r4
 800c234:	9600      	str	r6, [sp, #0]
 800c236:	1898      	adds	r0, r3, r2
 800c238:	4619      	mov	r1, r3
 800c23a:	9e00      	ldr	r6, [sp, #0]
 800c23c:	9311      	str	r3, [sp, #68]	@ 0x44
 800c23e:	4401      	add	r1, r0
 800c240:	eb07 02c2 	add.w	r2, r7, r2, lsl #3
 800c244:	eb07 01c1 	add.w	r1, r7, r1, lsl #3
 800c248:	19be      	adds	r6, r7, r6
 800c24a:	eb07 05c5 	add.w	r5, r7, r5, lsl #3
 800c24e:	eb07 04c4 	add.w	r4, r7, r4, lsl #3
 800c252:	eb07 00c0 	add.w	r0, r7, r0, lsl #3
 800c256:	9f00      	ldr	r7, [sp, #0]
 800c258:	011b      	lsls	r3, r3, #4
 800c25a:	eb06 0e07 	add.w	lr, r6, r7
 800c25e:	9f1b      	ldr	r7, [sp, #108]	@ 0x6c
 800c260:	9302      	str	r3, [sp, #8]
 800c262:	3204      	adds	r2, #4
 800c264:	3104      	adds	r1, #4
 800c266:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800c26a:	f04f 0c00 	mov.w	ip, #0
 800c26e:	edde 7a00 	vldr	s15, [lr]
 800c272:	edd6 6a00 	vldr	s13, [r6]
 800c276:	ed95 2a00 	vldr	s4, [r5]
 800c27a:	ed17 aa01 	vldr	s20, [r7, #-4]
 800c27e:	edd4 4a00 	vldr	s9, [r4]
 800c282:	ed90 5a00 	vldr	s10, [r0]
 800c286:	ed12 7a01 	vldr	s14, [r2, #-4]
 800c28a:	ed51 0a01 	vldr	s1, [r1, #-4]
 800c28e:	ee77 8a85 	vadd.f32	s17, s15, s10
 800c292:	ee76 3a87 	vadd.f32	s7, s13, s14
 800c296:	ee32 4a20 	vadd.f32	s8, s4, s1
 800c29a:	ee3a 3a24 	vadd.f32	s6, s20, s9
 800c29e:	ee33 6a84 	vadd.f32	s12, s7, s8
 800c2a2:	ee73 5a28 	vadd.f32	s11, s6, s17
 800c2a6:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800c2aa:	ee75 6a86 	vadd.f32	s13, s11, s12
 800c2ae:	ee75 5ac6 	vsub.f32	s11, s11, s12
 800c2b2:	ed47 6a01 	vstr	s13, [r7, #-4]
 800c2b6:	edc4 5a00 	vstr	s11, [r4]
 800c2ba:	ed92 9a00 	vldr	s18, [r2]
 800c2be:	ed95 1a01 	vldr	s2, [r5, #4]
 800c2c2:	edd6 5a01 	vldr	s11, [r6, #4]
 800c2c6:	ed91 6a00 	vldr	s12, [r1]
 800c2ca:	edd7 2a00 	vldr	s5, [r7]
 800c2ce:	edd4 1a01 	vldr	s3, [r4, #4]
 800c2d2:	edde 6a01 	vldr	s13, [lr, #4]
 800c2d6:	edd0 9a01 	vldr	s19, [r0, #4]
 800c2da:	ee72 0a60 	vsub.f32	s1, s4, s1
 800c2de:	ee71 aa46 	vsub.f32	s21, s2, s12
 800c2e2:	ee35 2ac9 	vsub.f32	s4, s11, s18
 800c2e6:	ee37 0a60 	vsub.f32	s0, s14, s1
 800c2ea:	ee32 8a2a 	vadd.f32	s16, s4, s21
 800c2ee:	ee37 7a20 	vadd.f32	s14, s14, s1
 800c2f2:	ee32 2a6a 	vsub.f32	s4, s4, s21
 800c2f6:	ee37 5ac5 	vsub.f32	s10, s15, s10
 800c2fa:	ee75 5a89 	vadd.f32	s11, s11, s18
 800c2fe:	ee60 0a0b 	vmul.f32	s1, s0, s22
 800c302:	ee7a 4a64 	vsub.f32	s9, s20, s9
 800c306:	ee31 6a06 	vadd.f32	s12, s2, s12
 800c30a:	ee36 9aa9 	vadd.f32	s18, s13, s19
 800c30e:	ee32 1aa1 	vadd.f32	s2, s5, s3
 800c312:	ee76 6ae9 	vsub.f32	s13, s13, s19
 800c316:	ee72 1ae1 	vsub.f32	s3, s5, s3
 800c31a:	ee28 8a0b 	vmul.f32	s16, s16, s22
 800c31e:	ee62 2a0b 	vmul.f32	s5, s4, s22
 800c322:	ee67 7a0b 	vmul.f32	s15, s14, s22
 800c326:	ee33 3a68 	vsub.f32	s6, s6, s17
 800c32a:	ee36 0a88 	vadd.f32	s0, s13, s16
 800c32e:	ee75 8a86 	vadd.f32	s17, s11, s12
 800c332:	ee36 7ac8 	vsub.f32	s14, s13, s16
 800c336:	ee33 4ac4 	vsub.f32	s8, s7, s8
 800c33a:	ee74 6ae0 	vsub.f32	s13, s9, s1
 800c33e:	ee74 3aa0 	vadd.f32	s7, s9, s1
 800c342:	ee35 6ac6 	vsub.f32	s12, s11, s12
 800c346:	ee75 4a27 	vadd.f32	s9, s10, s15
 800c34a:	ee71 5a49 	vsub.f32	s11, s2, s18
 800c34e:	ee31 2a09 	vadd.f32	s4, s2, s18
 800c352:	ee75 7a67 	vsub.f32	s15, s10, s15
 800c356:	ee31 1aa2 	vadd.f32	s2, s3, s5
 800c35a:	ee71 2ae2 	vsub.f32	s5, s3, s5
 800c35e:	ee73 0a06 	vadd.f32	s1, s6, s12
 800c362:	ee75 1ac4 	vsub.f32	s3, s11, s8
 800c366:	ee36 5a87 	vadd.f32	s10, s13, s14
 800c36a:	ee32 8a28 	vadd.f32	s16, s4, s17
 800c36e:	ee33 6a46 	vsub.f32	s12, s6, s12
 800c372:	ee34 4a25 	vadd.f32	s8, s8, s11
 800c376:	ee33 3a80 	vadd.f32	s6, s7, s0
 800c37a:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800c37e:	ee71 5a64 	vsub.f32	s11, s2, s9
 800c382:	ee72 6ae7 	vsub.f32	s13, s5, s15
 800c386:	ee32 2a68 	vsub.f32	s4, s4, s17
 800c38a:	ee73 3ac0 	vsub.f32	s7, s7, s0
 800c38e:	ee74 4a81 	vadd.f32	s9, s9, s2
 800c392:	ee77 7aa2 	vadd.f32	s15, s15, s5
 800c396:	44dc      	add	ip, fp
 800c398:	45e2      	cmp	sl, ip
 800c39a:	ed87 8a00 	vstr	s16, [r7]
 800c39e:	ed84 2a01 	vstr	s4, [r4, #4]
 800c3a2:	441f      	add	r7, r3
 800c3a4:	edce 0a00 	vstr	s1, [lr]
 800c3a8:	441c      	add	r4, r3
 800c3aa:	ed80 6a00 	vstr	s12, [r0]
 800c3ae:	edce 1a01 	vstr	s3, [lr, #4]
 800c3b2:	ed80 4a01 	vstr	s8, [r0, #4]
 800c3b6:	449e      	add	lr, r3
 800c3b8:	ed86 3a00 	vstr	s6, [r6]
 800c3bc:	4418      	add	r0, r3
 800c3be:	ed41 3a01 	vstr	s7, [r1, #-4]
 800c3c2:	ed02 5a01 	vstr	s10, [r2, #-4]
 800c3c6:	ed85 7a00 	vstr	s14, [r5]
 800c3ca:	edc6 5a01 	vstr	s11, [r6, #4]
 800c3ce:	edc1 4a00 	vstr	s9, [r1]
 800c3d2:	441e      	add	r6, r3
 800c3d4:	edc2 6a00 	vstr	s13, [r2]
 800c3d8:	4419      	add	r1, r3
 800c3da:	edc5 7a01 	vstr	s15, [r5, #4]
 800c3de:	441a      	add	r2, r3
 800c3e0:	441d      	add	r5, r3
 800c3e2:	f63f af44 	bhi.w	800c26e <arm_radix8_butterfly_f32+0x6e>
 800c3e6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c3e8:	2a07      	cmp	r2, #7
 800c3ea:	f240 81f5 	bls.w	800c7d8 <arm_radix8_butterfly_f32+0x5d8>
 800c3ee:	f108 0101 	add.w	r1, r8, #1
 800c3f2:	188f      	adds	r7, r1, r2
 800c3f4:	eb09 0849 	add.w	r8, r9, r9, lsl #1
 800c3f8:	19d6      	adds	r6, r2, r7
 800c3fa:	eb08 0c09 	add.w	ip, r8, r9
 800c3fe:	1994      	adds	r4, r2, r6
 800c400:	eb0c 0e09 	add.w	lr, ip, r9
 800c404:	4610      	mov	r0, r2
 800c406:	9701      	str	r7, [sp, #4]
 800c408:	4420      	add	r0, r4
 800c40a:	eb0e 0709 	add.w	r7, lr, r9
 800c40e:	1815      	adds	r5, r2, r0
 800c410:	eb07 0209 	add.w	r2, r7, r9
 800c414:	9203      	str	r2, [sp, #12]
 800c416:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800c418:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800c41c:	9117      	str	r1, [sp, #92]	@ 0x5c
 800c41e:	440a      	add	r2, r1
 800c420:	9900      	ldr	r1, [sp, #0]
 800c422:	3108      	adds	r1, #8
 800c424:	9100      	str	r1, [sp, #0]
 800c426:	9902      	ldr	r1, [sp, #8]
 800c428:	3108      	adds	r1, #8
 800c42a:	9102      	str	r1, [sp, #8]
 800c42c:	9919      	ldr	r1, [sp, #100]	@ 0x64
 800c42e:	00ff      	lsls	r7, r7, #3
 800c430:	9715      	str	r7, [sp, #84]	@ 0x54
 800c432:	eb01 04c4 	add.w	r4, r1, r4, lsl #3
 800c436:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 800c43a:	eb01 00c0 	add.w	r0, r1, r0, lsl #3
 800c43e:	9f17      	ldr	r7, [sp, #92]	@ 0x5c
 800c440:	9903      	ldr	r1, [sp, #12]
 800c442:	19d7      	adds	r7, r2, r7
 800c444:	00c9      	lsls	r1, r1, #3
 800c446:	9114      	str	r1, [sp, #80]	@ 0x50
 800c448:	9710      	str	r7, [sp, #64]	@ 0x40
 800c44a:	9919      	ldr	r1, [sp, #100]	@ 0x64
 800c44c:	9f00      	ldr	r7, [sp, #0]
 800c44e:	19cf      	adds	r7, r1, r7
 800c450:	970d      	str	r7, [sp, #52]	@ 0x34
 800c452:	9f02      	ldr	r7, [sp, #8]
 800c454:	19cf      	adds	r7, r1, r7
 800c456:	ea4f 0ece 	mov.w	lr, lr, lsl #3
 800c45a:	970c      	str	r7, [sp, #48]	@ 0x30
 800c45c:	9f01      	ldr	r7, [sp, #4]
 800c45e:	f8cd e058 	str.w	lr, [sp, #88]	@ 0x58
 800c462:	3504      	adds	r5, #4
 800c464:	3004      	adds	r0, #4
 800c466:	eb01 0ec7 	add.w	lr, r1, r7, lsl #3
 800c46a:	9508      	str	r5, [sp, #32]
 800c46c:	9009      	str	r0, [sp, #36]	@ 0x24
 800c46e:	9d16      	ldr	r5, [sp, #88]	@ 0x58
 800c470:	981a      	ldr	r0, [sp, #104]	@ 0x68
 800c472:	f8cd e02c 	str.w	lr, [sp, #44]	@ 0x2c
 800c476:	ea4f 08c8 	mov.w	r8, r8, lsl #3
 800c47a:	eb01 0ec6 	add.w	lr, r1, r6, lsl #3
 800c47e:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 800c480:	f8cd e038 	str.w	lr, [sp, #56]	@ 0x38
 800c484:	1945      	adds	r5, r0, r5
 800c486:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 800c48a:	460f      	mov	r7, r1
 800c48c:	3404      	adds	r4, #4
 800c48e:	4641      	mov	r1, r8
 800c490:	1841      	adds	r1, r0, r1
 800c492:	f8cd c048 	str.w	ip, [sp, #72]	@ 0x48
 800c496:	940a      	str	r4, [sp, #40]	@ 0x28
 800c498:	eb00 0c06 	add.w	ip, r0, r6
 800c49c:	f8cd 804c 	str.w	r8, [sp, #76]	@ 0x4c
 800c4a0:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800c4a2:	9506      	str	r5, [sp, #24]
 800c4a4:	9c12      	ldr	r4, [sp, #72]	@ 0x48
 800c4a6:	9105      	str	r1, [sp, #20]
 800c4a8:	4639      	mov	r1, r7
 800c4aa:	1905      	adds	r5, r0, r4
 800c4ac:	3108      	adds	r1, #8
 800c4ae:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 800c4b0:	9507      	str	r5, [sp, #28]
 800c4b2:	910f      	str	r1, [sp, #60]	@ 0x3c
 800c4b4:	ea4f 1509 	mov.w	r5, r9, lsl #4
 800c4b8:	2101      	movs	r1, #1
 800c4ba:	eb00 0e06 	add.w	lr, r0, r6
 800c4be:	9518      	str	r5, [sp, #96]	@ 0x60
 800c4c0:	9404      	str	r4, [sp, #16]
 800c4c2:	9103      	str	r1, [sp, #12]
 800c4c4:	4620      	mov	r0, r4
 800c4c6:	4689      	mov	r9, r1
 800c4c8:	9e06      	ldr	r6, [sp, #24]
 800c4ca:	ed90 fa00 	vldr	s30, [r0]
 800c4ce:	edd6 7a01 	vldr	s15, [r6, #4]
 800c4d2:	edd0 ba01 	vldr	s23, [r0, #4]
 800c4d6:	edcd 7a00 	vstr	s15, [sp]
 800c4da:	a80d      	add	r0, sp, #52	@ 0x34
 800c4dc:	edde 7a01 	vldr	s15, [lr, #4]
 800c4e0:	9c05      	ldr	r4, [sp, #20]
 800c4e2:	9d07      	ldr	r5, [sp, #28]
 800c4e4:	edd2 fa00 	vldr	s31, [r2]
 800c4e8:	ed92 ca01 	vldr	s24, [r2, #4]
 800c4ec:	edcd 7a01 	vstr	s15, [sp, #4]
 800c4f0:	c807      	ldmia	r0, {r0, r1, r2}
 800c4f2:	eddc 7a01 	vldr	s15, [ip, #4]
 800c4f6:	edd4 ea00 	vldr	s29, [r4]
 800c4fa:	ed95 ea00 	vldr	s28, [r5]
 800c4fe:	edd6 da00 	vldr	s27, [r6]
 800c502:	edd4 aa01 	vldr	s21, [r4, #4]
 800c506:	ed95 aa01 	vldr	s20, [r5, #4]
 800c50a:	ed9e da00 	vldr	s26, [lr]
 800c50e:	eddc ca00 	vldr	s25, [ip]
 800c512:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800c516:	9f09      	ldr	r7, [sp, #36]	@ 0x24
 800c518:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800c51a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800c51c:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 800c51e:	edcd 7a02 	vstr	s15, [sp, #8]
 800c522:	e001      	b.n	800c528 <arm_radix8_butterfly_f32+0x328>
 800c524:	3f3504f3 	.word	0x3f3504f3
 800c528:	ed16 6a01 	vldr	s12, [r6, #-4]
 800c52c:	ed91 5a00 	vldr	s10, [r1]
 800c530:	ed57 9a01 	vldr	s19, [r7, #-4]
 800c534:	edd5 7a00 	vldr	s15, [r5]
 800c538:	ed18 7a01 	vldr	s14, [r8, #-4]
 800c53c:	edd2 3a00 	vldr	s7, [r2]
 800c540:	ed94 3a00 	vldr	s6, [r4]
 800c544:	ed90 2a00 	vldr	s4, [r0]
 800c548:	ed92 0a01 	vldr	s0, [r2, #4]
 800c54c:	ee33 8a85 	vadd.f32	s16, s7, s10
 800c550:	ee32 1a06 	vadd.f32	s2, s4, s12
 800c554:	ee33 4a29 	vadd.f32	s8, s6, s19
 800c558:	ee77 4a87 	vadd.f32	s9, s15, s14
 800c55c:	ee78 1a04 	vadd.f32	s3, s16, s8
 800c560:	ee71 6a24 	vadd.f32	s13, s2, s9
 800c564:	ee32 2a46 	vsub.f32	s4, s4, s12
 800c568:	ee31 6aa6 	vadd.f32	s12, s3, s13
 800c56c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c570:	ed82 6a00 	vstr	s12, [r2]
 800c574:	edd5 8a01 	vldr	s17, [r5, #4]
 800c578:	ed90 9a01 	vldr	s18, [r0, #4]
 800c57c:	edd6 2a00 	vldr	s5, [r6]
 800c580:	ed98 7a00 	vldr	s14, [r8]
 800c584:	edd4 0a01 	vldr	s1, [r4, #4]
 800c588:	ed91 6a01 	vldr	s12, [r1, #4]
 800c58c:	edd7 5a00 	vldr	s11, [r7]
 800c590:	ee73 3ac5 	vsub.f32	s7, s7, s10
 800c594:	ee33 3a69 	vsub.f32	s6, s6, s19
 800c598:	ee39 5a62 	vsub.f32	s10, s18, s5
 800c59c:	ee78 9ac7 	vsub.f32	s19, s17, s14
 800c5a0:	ee38 4a44 	vsub.f32	s8, s16, s8
 800c5a4:	ee38 7a87 	vadd.f32	s14, s17, s14
 800c5a8:	ee30 8aa5 	vadd.f32	s16, s1, s11
 800c5ac:	ee79 2a22 	vadd.f32	s5, s18, s5
 800c5b0:	ee75 8a69 	vsub.f32	s17, s10, s19
 800c5b4:	ee32 9a27 	vadd.f32	s18, s4, s15
 800c5b8:	ee35 5a29 	vadd.f32	s10, s10, s19
 800c5bc:	ee72 7a67 	vsub.f32	s15, s4, s15
 800c5c0:	ee30 2a06 	vadd.f32	s4, s0, s12
 800c5c4:	ee69 9a0b 	vmul.f32	s19, s18, s22
 800c5c8:	ee70 5ae5 	vsub.f32	s11, s1, s11
 800c5cc:	ee32 9a08 	vadd.f32	s18, s4, s16
 800c5d0:	ee68 8a8b 	vmul.f32	s17, s17, s22
 800c5d4:	ee32 2a48 	vsub.f32	s4, s4, s16
 800c5d8:	ee71 4a64 	vsub.f32	s9, s2, s9
 800c5dc:	ee25 5a0b 	vmul.f32	s10, s10, s22
 800c5e0:	ee32 1a87 	vadd.f32	s2, s5, s14
 800c5e4:	ee67 7a8b 	vmul.f32	s15, s15, s22
 800c5e8:	ee72 2ac7 	vsub.f32	s5, s5, s14
 800c5ec:	ee30 6a46 	vsub.f32	s12, s0, s12
 800c5f0:	ee73 0a29 	vadd.f32	s1, s6, s19
 800c5f4:	ee36 0a28 	vadd.f32	s0, s12, s17
 800c5f8:	ee33 3a69 	vsub.f32	s6, s6, s19
 800c5fc:	ee32 7a64 	vsub.f32	s14, s4, s9
 800c600:	ee73 9aa7 	vadd.f32	s19, s7, s15
 800c604:	ee36 6a68 	vsub.f32	s12, s12, s17
 800c608:	ee73 7ae7 	vsub.f32	s15, s7, s15
 800c60c:	ee75 8a85 	vadd.f32	s17, s11, s10
 800c610:	ee74 3a22 	vadd.f32	s7, s8, s5
 800c614:	ee35 5ac5 	vsub.f32	s10, s11, s10
 800c618:	ee71 6ae6 	vsub.f32	s13, s3, s13
 800c61c:	ee79 1a41 	vsub.f32	s3, s18, s2
 800c620:	ee39 8aa8 	vadd.f32	s16, s19, s17
 800c624:	ee76 5a43 	vsub.f32	s11, s12, s6
 800c628:	ee74 2a62 	vsub.f32	s5, s8, s5
 800c62c:	ee74 4a82 	vadd.f32	s9, s9, s4
 800c630:	ee30 4a60 	vsub.f32	s8, s0, s1
 800c634:	ee79 8ae8 	vsub.f32	s17, s19, s17
 800c638:	ee30 0a80 	vadd.f32	s0, s1, s0
 800c63c:	ee77 9a85 	vadd.f32	s19, s15, s10
 800c640:	ee33 6a06 	vadd.f32	s12, s6, s12
 800c644:	ee77 7ac5 	vsub.f32	s15, s15, s10
 800c648:	ee2e 2a21 	vmul.f32	s4, s28, s3
 800c64c:	ee2e 5a26 	vmul.f32	s10, s28, s13
 800c650:	ee6f 0a23 	vmul.f32	s1, s30, s7
 800c654:	ee2a 3a21 	vmul.f32	s6, s20, s3
 800c658:	ee39 1a01 	vadd.f32	s2, s18, s2
 800c65c:	ee6a 6a26 	vmul.f32	s13, s20, s13
 800c660:	ee2b 9a87 	vmul.f32	s18, s23, s14
 800c664:	ee6b 3aa3 	vmul.f32	s7, s23, s7
 800c668:	ee2f 7a07 	vmul.f32	s14, s30, s14
 800c66c:	ee6f 1a84 	vmul.f32	s3, s31, s8
 800c670:	ee35 3a03 	vadd.f32	s6, s10, s6
 800c674:	ee72 6a66 	vsub.f32	s13, s4, s13
 800c678:	ee2c 5a04 	vmul.f32	s10, s24, s8
 800c67c:	ee2f 2a88 	vmul.f32	s4, s31, s16
 800c680:	ed9d 4a02 	vldr	s8, [sp, #8]
 800c684:	ed82 1a01 	vstr	s2, [r2, #4]
 800c688:	ee77 3a63 	vsub.f32	s7, s14, s7
 800c68c:	ee2c 8a08 	vmul.f32	s16, s24, s16
 800c690:	ed9d 7a01 	vldr	s14, [sp, #4]
 800c694:	ed81 3a00 	vstr	s6, [r1]
 800c698:	ee30 9a89 	vadd.f32	s18, s1, s18
 800c69c:	ee32 2a05 	vadd.f32	s4, s4, s10
 800c6a0:	ee6d 0a22 	vmul.f32	s1, s26, s5
 800c6a4:	ee31 8ac8 	vsub.f32	s16, s3, s16
 800c6a8:	ee67 2a22 	vmul.f32	s5, s14, s5
 800c6ac:	ee64 1a00 	vmul.f32	s3, s8, s0
 800c6b0:	ee27 7a24 	vmul.f32	s14, s14, s9
 800c6b4:	ee2c 5aa8 	vmul.f32	s10, s25, s17
 800c6b8:	ee6d 4a24 	vmul.f32	s9, s26, s9
 800c6bc:	ee64 8a28 	vmul.f32	s17, s8, s17
 800c6c0:	ed9d 4a00 	vldr	s8, [sp]
 800c6c4:	edc1 6a01 	vstr	s13, [r1, #4]
 800c6c8:	ee74 2ae2 	vsub.f32	s5, s9, s5
 800c6cc:	ee6d 4aa9 	vmul.f32	s9, s27, s19
 800c6d0:	ee64 9a29 	vmul.f32	s19, s8, s19
 800c6d4:	ee24 4a25 	vmul.f32	s8, s8, s11
 800c6d8:	ee30 7a87 	vadd.f32	s14, s1, s14
 800c6dc:	ee74 4a84 	vadd.f32	s9, s9, s8
 800c6e0:	ee6e 0aa7 	vmul.f32	s1, s29, s15
 800c6e4:	ee2a 4a86 	vmul.f32	s8, s21, s12
 800c6e8:	ee2c 0a80 	vmul.f32	s0, s25, s0
 800c6ec:	ee6d 5aa5 	vmul.f32	s11, s27, s11
 800c6f0:	ee6a 7aa7 	vmul.f32	s15, s21, s15
 800c6f4:	ee2e 6a86 	vmul.f32	s12, s29, s12
 800c6f8:	ee75 1a21 	vadd.f32	s3, s10, s3
 800c6fc:	ee30 0a68 	vsub.f32	s0, s0, s17
 800c700:	ee75 9ae9 	vsub.f32	s19, s11, s19
 800c704:	ee70 0a84 	vadd.f32	s1, s1, s8
 800c708:	ee36 6a67 	vsub.f32	s12, s12, s15
 800c70c:	44d9      	add	r9, fp
 800c70e:	45ca      	cmp	sl, r9
 800c710:	ed84 9a00 	vstr	s18, [r4]
 800c714:	edc4 3a01 	vstr	s7, [r4, #4]
 800c718:	441a      	add	r2, r3
 800c71a:	ed07 7a01 	vstr	s14, [r7, #-4]
 800c71e:	edc7 2a00 	vstr	s5, [r7]
 800c722:	4419      	add	r1, r3
 800c724:	ed80 2a00 	vstr	s4, [r0]
 800c728:	ed80 8a01 	vstr	s16, [r0, #4]
 800c72c:	441c      	add	r4, r3
 800c72e:	ed48 1a01 	vstr	s3, [r8, #-4]
 800c732:	ed88 0a00 	vstr	s0, [r8]
 800c736:	441f      	add	r7, r3
 800c738:	ed46 4a01 	vstr	s9, [r6, #-4]
 800c73c:	4418      	add	r0, r3
 800c73e:	edc6 9a00 	vstr	s19, [r6]
 800c742:	4498      	add	r8, r3
 800c744:	edc5 0a00 	vstr	s1, [r5]
 800c748:	ed85 6a01 	vstr	s12, [r5, #4]
 800c74c:	441e      	add	r6, r3
 800c74e:	441d      	add	r5, r3
 800c750:	f63f aeea 	bhi.w	800c528 <arm_radix8_butterfly_f32+0x328>
 800c754:	9a03      	ldr	r2, [sp, #12]
 800c756:	9818      	ldr	r0, [sp, #96]	@ 0x60
 800c758:	3201      	adds	r2, #1
 800c75a:	4611      	mov	r1, r2
 800c75c:	9203      	str	r2, [sp, #12]
 800c75e:	9a04      	ldr	r2, [sp, #16]
 800c760:	4402      	add	r2, r0
 800c762:	9204      	str	r2, [sp, #16]
 800c764:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 800c766:	9a05      	ldr	r2, [sp, #20]
 800c768:	4402      	add	r2, r0
 800c76a:	9205      	str	r2, [sp, #20]
 800c76c:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800c76e:	9a07      	ldr	r2, [sp, #28]
 800c770:	4402      	add	r2, r0
 800c772:	9207      	str	r2, [sp, #28]
 800c774:	9816      	ldr	r0, [sp, #88]	@ 0x58
 800c776:	9a06      	ldr	r2, [sp, #24]
 800c778:	4402      	add	r2, r0
 800c77a:	9206      	str	r2, [sp, #24]
 800c77c:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800c77e:	4496      	add	lr, r2
 800c780:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800c782:	4494      	add	ip, r2
 800c784:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800c786:	3208      	adds	r2, #8
 800c788:	920f      	str	r2, [sp, #60]	@ 0x3c
 800c78a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c78c:	3208      	adds	r2, #8
 800c78e:	920e      	str	r2, [sp, #56]	@ 0x38
 800c790:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c792:	3208      	adds	r2, #8
 800c794:	920d      	str	r2, [sp, #52]	@ 0x34
 800c796:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800c798:	3208      	adds	r2, #8
 800c79a:	920c      	str	r2, [sp, #48]	@ 0x30
 800c79c:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800c79e:	3208      	adds	r2, #8
 800c7a0:	920b      	str	r2, [sp, #44]	@ 0x2c
 800c7a2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c7a4:	3208      	adds	r2, #8
 800c7a6:	920a      	str	r2, [sp, #40]	@ 0x28
 800c7a8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c7aa:	3208      	adds	r2, #8
 800c7ac:	9209      	str	r2, [sp, #36]	@ 0x24
 800c7ae:	9a08      	ldr	r2, [sp, #32]
 800c7b0:	3208      	adds	r2, #8
 800c7b2:	9208      	str	r2, [sp, #32]
 800c7b4:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 800c7b6:	9811      	ldr	r0, [sp, #68]	@ 0x44
 800c7b8:	4288      	cmp	r0, r1
 800c7ba:	4622      	mov	r2, r4
 800c7bc:	d007      	beq.n	800c7ce <arm_radix8_butterfly_f32+0x5ce>
 800c7be:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 800c7c0:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800c7c4:	4621      	mov	r1, r4
 800c7c6:	4401      	add	r1, r0
 800c7c8:	9110      	str	r1, [sp, #64]	@ 0x40
 800c7ca:	9804      	ldr	r0, [sp, #16]
 800c7cc:	e67c      	b.n	800c4c8 <arm_radix8_butterfly_f32+0x2c8>
 800c7ce:	4683      	mov	fp, r0
 800c7d0:	f8bd 905c 	ldrh.w	r9, [sp, #92]	@ 0x5c
 800c7d4:	9f19      	ldr	r7, [sp, #100]	@ 0x64
 800c7d6:	e524      	b.n	800c222 <arm_radix8_butterfly_f32+0x22>
 800c7d8:	b01d      	add	sp, #116	@ 0x74
 800c7da:	ecbd 8b10 	vpop	{d8-d15}
 800c7de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c7e2:	bf00      	nop

0800c7e4 <_ZdlPvj>:
 800c7e4:	f000 b8a0 	b.w	800c928 <_ZdlPv>

0800c7e8 <_ZdaPv>:
 800c7e8:	f000 b89e 	b.w	800c928 <_ZdlPv>

0800c7ec <_Znwj>:
 800c7ec:	2801      	cmp	r0, #1
 800c7ee:	bf38      	it	cc
 800c7f0:	2001      	movcc	r0, #1
 800c7f2:	b510      	push	{r4, lr}
 800c7f4:	4604      	mov	r4, r0
 800c7f6:	4620      	mov	r0, r4
 800c7f8:	f002 fb9a 	bl	800ef30 <malloc>
 800c7fc:	b100      	cbz	r0, 800c800 <_Znwj+0x14>
 800c7fe:	bd10      	pop	{r4, pc}
 800c800:	f000 f894 	bl	800c92c <_ZSt15get_new_handlerv>
 800c804:	b908      	cbnz	r0, 800c80a <_Znwj+0x1e>
 800c806:	f002 fb8b 	bl	800ef20 <abort>
 800c80a:	4780      	blx	r0
 800c80c:	e7f3      	b.n	800c7f6 <_Znwj+0xa>

0800c80e <_Znaj>:
 800c80e:	f7ff bfed 	b.w	800c7ec <_Znwj>

0800c812 <_ZNSt11char_traitsIcE4copyEPcPKcj.isra.0>:
 800c812:	b10a      	cbz	r2, 800c818 <_ZNSt11char_traitsIcE4copyEPcPKcj.isra.0+0x6>
 800c814:	f002 bfa1 	b.w	800f75a <memcpy>
 800c818:	4770      	bx	lr

0800c81a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_S_allocateERS3_j>:
 800c81a:	1e08      	subs	r0, r1, #0
 800c81c:	b508      	push	{r3, lr}
 800c81e:	da01      	bge.n	800c824 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_S_allocateERS3_j+0xa>
 800c820:	f000 f88c 	bl	800c93c <_ZSt17__throw_bad_allocv>
 800c824:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800c828:	f7ff bfe0 	b.w	800c7ec <_Znwj>

0800c82c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv>:
 800c82c:	f850 3b08 	ldr.w	r3, [r0], #8
 800c830:	1a1b      	subs	r3, r3, r0
 800c832:	4258      	negs	r0, r3
 800c834:	4158      	adcs	r0, r3
 800c836:	4770      	bx	lr

0800c838 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>:
 800c838:	680b      	ldr	r3, [r1, #0]
 800c83a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c83e:	b510      	push	{r4, lr}
 800c840:	d302      	bcc.n	800c848 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x10>
 800c842:	480b      	ldr	r0, [pc, #44]	@ (800c870 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x38>)
 800c844:	f000 f880 	bl	800c948 <_ZSt20__throw_length_errorPKc>
 800c848:	4293      	cmp	r3, r2
 800c84a:	d90b      	bls.n	800c864 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x2c>
 800c84c:	ebb3 0f42 	cmp.w	r3, r2, lsl #1
 800c850:	ea4f 0442 	mov.w	r4, r2, lsl #1
 800c854:	d206      	bcs.n	800c864 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x2c>
 800c856:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 800c85a:	bf2a      	itet	cs
 800c85c:	f06f 4340 	mvncs.w	r3, #3221225472	@ 0xc0000000
 800c860:	600c      	strcc	r4, [r1, #0]
 800c862:	600b      	strcs	r3, [r1, #0]
 800c864:	6809      	ldr	r1, [r1, #0]
 800c866:	3101      	adds	r1, #1
 800c868:	f7ff ffd7 	bl	800c81a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_S_allocateERS3_j>
 800c86c:	bd10      	pop	{r4, pc}
 800c86e:	bf00      	nop
 800c870:	08029930 	.word	0x08029930

0800c874 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_destroyEj>:
 800c874:	6800      	ldr	r0, [r0, #0]
 800c876:	f000 b857 	b.w	800c928 <_ZdlPv>

0800c87a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>:
 800c87a:	b510      	push	{r4, lr}
 800c87c:	4604      	mov	r4, r0
 800c87e:	f7ff ffd5 	bl	800c82c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv>
 800c882:	b918      	cbnz	r0, 800c88c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv+0x12>
 800c884:	68a1      	ldr	r1, [r4, #8]
 800c886:	4620      	mov	r0, r4
 800c888:	f7ff fff4 	bl	800c874 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_destroyEj>
 800c88c:	bd10      	pop	{r4, pc}

0800c88e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>:
 800c88e:	2a01      	cmp	r2, #1
 800c890:	b410      	push	{r4}
 800c892:	d104      	bne.n	800c89e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj+0x10>
 800c894:	780a      	ldrb	r2, [r1, #0]
 800c896:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c89a:	7002      	strb	r2, [r0, #0]
 800c89c:	4770      	bx	lr
 800c89e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c8a2:	f7ff bfb6 	b.w	800c812 <_ZNSt11char_traitsIcE4copyEPcPKcj.isra.0>

0800c8a6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcPKcS7_>:
 800c8a6:	b508      	push	{r3, lr}
 800c8a8:	1a52      	subs	r2, r2, r1
 800c8aa:	f7ff fff0 	bl	800c88e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 800c8ae:	bd08      	pop	{r3, pc}

0800c8b0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>:
 800c8b0:	b510      	push	{r4, lr}
 800c8b2:	4604      	mov	r4, r0
 800c8b4:	f7ff ffe1 	bl	800c87a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 800c8b8:	4620      	mov	r0, r4
 800c8ba:	bd10      	pop	{r4, pc}

0800c8bc <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>:
 800c8bc:	6800      	ldr	r0, [r0, #0]
 800c8be:	4770      	bx	lr

0800c8c0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>:
 800c8c0:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c8c2:	1a53      	subs	r3, r2, r1
 800c8c4:	2b0f      	cmp	r3, #15
 800c8c6:	4604      	mov	r4, r0
 800c8c8:	460d      	mov	r5, r1
 800c8ca:	4616      	mov	r6, r2
 800c8cc:	9301      	str	r3, [sp, #4]
 800c8ce:	d906      	bls.n	800c8de <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x1e>
 800c8d0:	2200      	movs	r2, #0
 800c8d2:	a901      	add	r1, sp, #4
 800c8d4:	f7ff ffb0 	bl	800c838 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 800c8d8:	9b01      	ldr	r3, [sp, #4]
 800c8da:	6020      	str	r0, [r4, #0]
 800c8dc:	60a3      	str	r3, [r4, #8]
 800c8de:	4632      	mov	r2, r6
 800c8e0:	4629      	mov	r1, r5
 800c8e2:	6820      	ldr	r0, [r4, #0]
 800c8e4:	f7ff ffdf 	bl	800c8a6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcPKcS7_>
 800c8e8:	9b01      	ldr	r3, [sp, #4]
 800c8ea:	6822      	ldr	r2, [r4, #0]
 800c8ec:	6063      	str	r3, [r4, #4]
 800c8ee:	2100      	movs	r1, #0
 800c8f0:	54d1      	strb	r1, [r2, r3]
 800c8f2:	b002      	add	sp, #8
 800c8f4:	bd70      	pop	{r4, r5, r6, pc}
	...

0800c8f8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>:
 800c8f8:	b538      	push	{r3, r4, r5, lr}
 800c8fa:	f100 0308 	add.w	r3, r0, #8
 800c8fe:	4604      	mov	r4, r0
 800c900:	6003      	str	r3, [r0, #0]
 800c902:	460d      	mov	r5, r1
 800c904:	b911      	cbnz	r1, 800c90c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_+0x14>
 800c906:	4807      	ldr	r0, [pc, #28]	@ (800c924 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_+0x2c>)
 800c908:	f000 f81b 	bl	800c942 <_ZSt19__throw_logic_errorPKc>
 800c90c:	4608      	mov	r0, r1
 800c90e:	f7f3 fd1f 	bl	8000350 <strlen>
 800c912:	f04f 0300 	mov.w	r3, #0
 800c916:	182a      	adds	r2, r5, r0
 800c918:	4629      	mov	r1, r5
 800c91a:	4620      	mov	r0, r4
 800c91c:	f7ff ffd0 	bl	800c8c0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>
 800c920:	4620      	mov	r0, r4
 800c922:	bd38      	pop	{r3, r4, r5, pc}
 800c924:	08029948 	.word	0x08029948

0800c928 <_ZdlPv>:
 800c928:	f002 bb0a 	b.w	800ef40 <free>

0800c92c <_ZSt15get_new_handlerv>:
 800c92c:	4b02      	ldr	r3, [pc, #8]	@ (800c938 <_ZSt15get_new_handlerv+0xc>)
 800c92e:	6818      	ldr	r0, [r3, #0]
 800c930:	f3bf 8f5b 	dmb	ish
 800c934:	4770      	bx	lr
 800c936:	bf00      	nop
 800c938:	200120c8 	.word	0x200120c8

0800c93c <_ZSt17__throw_bad_allocv>:
 800c93c:	b508      	push	{r3, lr}
 800c93e:	f002 faef 	bl	800ef20 <abort>

0800c942 <_ZSt19__throw_logic_errorPKc>:
 800c942:	b508      	push	{r3, lr}
 800c944:	f002 faec 	bl	800ef20 <abort>

0800c948 <_ZSt20__throw_length_errorPKc>:
 800c948:	b508      	push	{r3, lr}
 800c94a:	f002 fae9 	bl	800ef20 <abort>
	...

0800c950 <log>:
 800c950:	b538      	push	{r3, r4, r5, lr}
 800c952:	ed2d 8b02 	vpush	{d8}
 800c956:	ec55 4b10 	vmov	r4, r5, d0
 800c95a:	f000 fbc9 	bl	800d0f0 <__ieee754_log>
 800c95e:	4622      	mov	r2, r4
 800c960:	462b      	mov	r3, r5
 800c962:	4620      	mov	r0, r4
 800c964:	4629      	mov	r1, r5
 800c966:	eeb0 8a40 	vmov.f32	s16, s0
 800c96a:	eef0 8a60 	vmov.f32	s17, s1
 800c96e:	f7f4 f94d 	bl	8000c0c <__aeabi_dcmpun>
 800c972:	b998      	cbnz	r0, 800c99c <log+0x4c>
 800c974:	2200      	movs	r2, #0
 800c976:	2300      	movs	r3, #0
 800c978:	4620      	mov	r0, r4
 800c97a:	4629      	mov	r1, r5
 800c97c:	f7f4 f93c 	bl	8000bf8 <__aeabi_dcmpgt>
 800c980:	b960      	cbnz	r0, 800c99c <log+0x4c>
 800c982:	2200      	movs	r2, #0
 800c984:	2300      	movs	r3, #0
 800c986:	4620      	mov	r0, r4
 800c988:	4629      	mov	r1, r5
 800c98a:	f7f4 f90d 	bl	8000ba8 <__aeabi_dcmpeq>
 800c98e:	b160      	cbz	r0, 800c9aa <log+0x5a>
 800c990:	f002 feb6 	bl	800f700 <__errno>
 800c994:	ed9f 8b0a 	vldr	d8, [pc, #40]	@ 800c9c0 <log+0x70>
 800c998:	2322      	movs	r3, #34	@ 0x22
 800c99a:	6003      	str	r3, [r0, #0]
 800c99c:	eeb0 0a48 	vmov.f32	s0, s16
 800c9a0:	eef0 0a68 	vmov.f32	s1, s17
 800c9a4:	ecbd 8b02 	vpop	{d8}
 800c9a8:	bd38      	pop	{r3, r4, r5, pc}
 800c9aa:	f002 fea9 	bl	800f700 <__errno>
 800c9ae:	ecbd 8b02 	vpop	{d8}
 800c9b2:	2321      	movs	r3, #33	@ 0x21
 800c9b4:	6003      	str	r3, [r0, #0]
 800c9b6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c9ba:	4803      	ldr	r0, [pc, #12]	@ (800c9c8 <log+0x78>)
 800c9bc:	f000 b924 	b.w	800cc08 <nan>
 800c9c0:	00000000 	.word	0x00000000
 800c9c4:	fff00000 	.word	0xfff00000
 800c9c8:	0802997f 	.word	0x0802997f

0800c9cc <pow>:
 800c9cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c9ce:	ed2d 8b02 	vpush	{d8}
 800c9d2:	eeb0 8a40 	vmov.f32	s16, s0
 800c9d6:	eef0 8a60 	vmov.f32	s17, s1
 800c9da:	ec55 4b11 	vmov	r4, r5, d1
 800c9de:	f000 fd3f 	bl	800d460 <__ieee754_pow>
 800c9e2:	4622      	mov	r2, r4
 800c9e4:	462b      	mov	r3, r5
 800c9e6:	4620      	mov	r0, r4
 800c9e8:	4629      	mov	r1, r5
 800c9ea:	ec57 6b10 	vmov	r6, r7, d0
 800c9ee:	f7f4 f90d 	bl	8000c0c <__aeabi_dcmpun>
 800c9f2:	2800      	cmp	r0, #0
 800c9f4:	d13b      	bne.n	800ca6e <pow+0xa2>
 800c9f6:	ec51 0b18 	vmov	r0, r1, d8
 800c9fa:	2200      	movs	r2, #0
 800c9fc:	2300      	movs	r3, #0
 800c9fe:	f7f4 f8d3 	bl	8000ba8 <__aeabi_dcmpeq>
 800ca02:	b1b8      	cbz	r0, 800ca34 <pow+0x68>
 800ca04:	2200      	movs	r2, #0
 800ca06:	2300      	movs	r3, #0
 800ca08:	4620      	mov	r0, r4
 800ca0a:	4629      	mov	r1, r5
 800ca0c:	f7f4 f8cc 	bl	8000ba8 <__aeabi_dcmpeq>
 800ca10:	2800      	cmp	r0, #0
 800ca12:	d146      	bne.n	800caa2 <pow+0xd6>
 800ca14:	ec45 4b10 	vmov	d0, r4, r5
 800ca18:	f000 f8ea 	bl	800cbf0 <finite>
 800ca1c:	b338      	cbz	r0, 800ca6e <pow+0xa2>
 800ca1e:	2200      	movs	r2, #0
 800ca20:	2300      	movs	r3, #0
 800ca22:	4620      	mov	r0, r4
 800ca24:	4629      	mov	r1, r5
 800ca26:	f7f4 f8c9 	bl	8000bbc <__aeabi_dcmplt>
 800ca2a:	b300      	cbz	r0, 800ca6e <pow+0xa2>
 800ca2c:	f002 fe68 	bl	800f700 <__errno>
 800ca30:	2322      	movs	r3, #34	@ 0x22
 800ca32:	e01b      	b.n	800ca6c <pow+0xa0>
 800ca34:	ec47 6b10 	vmov	d0, r6, r7
 800ca38:	f000 f8da 	bl	800cbf0 <finite>
 800ca3c:	b9e0      	cbnz	r0, 800ca78 <pow+0xac>
 800ca3e:	eeb0 0a48 	vmov.f32	s0, s16
 800ca42:	eef0 0a68 	vmov.f32	s1, s17
 800ca46:	f000 f8d3 	bl	800cbf0 <finite>
 800ca4a:	b1a8      	cbz	r0, 800ca78 <pow+0xac>
 800ca4c:	ec45 4b10 	vmov	d0, r4, r5
 800ca50:	f000 f8ce 	bl	800cbf0 <finite>
 800ca54:	b180      	cbz	r0, 800ca78 <pow+0xac>
 800ca56:	4632      	mov	r2, r6
 800ca58:	463b      	mov	r3, r7
 800ca5a:	4630      	mov	r0, r6
 800ca5c:	4639      	mov	r1, r7
 800ca5e:	f7f4 f8d5 	bl	8000c0c <__aeabi_dcmpun>
 800ca62:	2800      	cmp	r0, #0
 800ca64:	d0e2      	beq.n	800ca2c <pow+0x60>
 800ca66:	f002 fe4b 	bl	800f700 <__errno>
 800ca6a:	2321      	movs	r3, #33	@ 0x21
 800ca6c:	6003      	str	r3, [r0, #0]
 800ca6e:	ecbd 8b02 	vpop	{d8}
 800ca72:	ec47 6b10 	vmov	d0, r6, r7
 800ca76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ca78:	2200      	movs	r2, #0
 800ca7a:	2300      	movs	r3, #0
 800ca7c:	4630      	mov	r0, r6
 800ca7e:	4639      	mov	r1, r7
 800ca80:	f7f4 f892 	bl	8000ba8 <__aeabi_dcmpeq>
 800ca84:	2800      	cmp	r0, #0
 800ca86:	d0f2      	beq.n	800ca6e <pow+0xa2>
 800ca88:	eeb0 0a48 	vmov.f32	s0, s16
 800ca8c:	eef0 0a68 	vmov.f32	s1, s17
 800ca90:	f000 f8ae 	bl	800cbf0 <finite>
 800ca94:	2800      	cmp	r0, #0
 800ca96:	d0ea      	beq.n	800ca6e <pow+0xa2>
 800ca98:	ec45 4b10 	vmov	d0, r4, r5
 800ca9c:	f000 f8a8 	bl	800cbf0 <finite>
 800caa0:	e7c3      	b.n	800ca2a <pow+0x5e>
 800caa2:	4f01      	ldr	r7, [pc, #4]	@ (800caa8 <pow+0xdc>)
 800caa4:	2600      	movs	r6, #0
 800caa6:	e7e2      	b.n	800ca6e <pow+0xa2>
 800caa8:	3ff00000 	.word	0x3ff00000
 800caac:	00000000 	.word	0x00000000

0800cab0 <cos>:
 800cab0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cab2:	ec53 2b10 	vmov	r2, r3, d0
 800cab6:	4826      	ldr	r0, [pc, #152]	@ (800cb50 <cos+0xa0>)
 800cab8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800cabc:	4281      	cmp	r1, r0
 800cabe:	d806      	bhi.n	800cace <cos+0x1e>
 800cac0:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 800cb48 <cos+0x98>
 800cac4:	b005      	add	sp, #20
 800cac6:	f85d eb04 	ldr.w	lr, [sp], #4
 800caca:	f000 b98d 	b.w	800cde8 <__kernel_cos>
 800cace:	4821      	ldr	r0, [pc, #132]	@ (800cb54 <cos+0xa4>)
 800cad0:	4281      	cmp	r1, r0
 800cad2:	d908      	bls.n	800cae6 <cos+0x36>
 800cad4:	4610      	mov	r0, r2
 800cad6:	4619      	mov	r1, r3
 800cad8:	f7f3 fc46 	bl	8000368 <__aeabi_dsub>
 800cadc:	ec41 0b10 	vmov	d0, r0, r1
 800cae0:	b005      	add	sp, #20
 800cae2:	f85d fb04 	ldr.w	pc, [sp], #4
 800cae6:	4668      	mov	r0, sp
 800cae8:	f001 fa06 	bl	800def8 <__ieee754_rem_pio2>
 800caec:	f000 0003 	and.w	r0, r0, #3
 800caf0:	2801      	cmp	r0, #1
 800caf2:	d00b      	beq.n	800cb0c <cos+0x5c>
 800caf4:	2802      	cmp	r0, #2
 800caf6:	d015      	beq.n	800cb24 <cos+0x74>
 800caf8:	b9d8      	cbnz	r0, 800cb32 <cos+0x82>
 800cafa:	ed9d 1b02 	vldr	d1, [sp, #8]
 800cafe:	ed9d 0b00 	vldr	d0, [sp]
 800cb02:	f000 f971 	bl	800cde8 <__kernel_cos>
 800cb06:	ec51 0b10 	vmov	r0, r1, d0
 800cb0a:	e7e7      	b.n	800cadc <cos+0x2c>
 800cb0c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800cb10:	ed9d 0b00 	vldr	d0, [sp]
 800cb14:	f000 fa30 	bl	800cf78 <__kernel_sin>
 800cb18:	ec53 2b10 	vmov	r2, r3, d0
 800cb1c:	4610      	mov	r0, r2
 800cb1e:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800cb22:	e7db      	b.n	800cadc <cos+0x2c>
 800cb24:	ed9d 1b02 	vldr	d1, [sp, #8]
 800cb28:	ed9d 0b00 	vldr	d0, [sp]
 800cb2c:	f000 f95c 	bl	800cde8 <__kernel_cos>
 800cb30:	e7f2      	b.n	800cb18 <cos+0x68>
 800cb32:	ed9d 1b02 	vldr	d1, [sp, #8]
 800cb36:	ed9d 0b00 	vldr	d0, [sp]
 800cb3a:	2001      	movs	r0, #1
 800cb3c:	f000 fa1c 	bl	800cf78 <__kernel_sin>
 800cb40:	e7e1      	b.n	800cb06 <cos+0x56>
 800cb42:	bf00      	nop
 800cb44:	f3af 8000 	nop.w
	...
 800cb50:	3fe921fb 	.word	0x3fe921fb
 800cb54:	7fefffff 	.word	0x7fefffff

0800cb58 <logf>:
 800cb58:	b508      	push	{r3, lr}
 800cb5a:	ed2d 8b02 	vpush	{d8}
 800cb5e:	eeb0 8a40 	vmov.f32	s16, s0
 800cb62:	f001 fbcd 	bl	800e300 <__ieee754_logf>
 800cb66:	eeb4 8a48 	vcmp.f32	s16, s16
 800cb6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb6e:	d60f      	bvs.n	800cb90 <logf+0x38>
 800cb70:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800cb74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb78:	dc0a      	bgt.n	800cb90 <logf+0x38>
 800cb7a:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800cb7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb82:	d108      	bne.n	800cb96 <logf+0x3e>
 800cb84:	f002 fdbc 	bl	800f700 <__errno>
 800cb88:	2322      	movs	r3, #34	@ 0x22
 800cb8a:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800cbac <logf+0x54>
 800cb8e:	6003      	str	r3, [r0, #0]
 800cb90:	ecbd 8b02 	vpop	{d8}
 800cb94:	bd08      	pop	{r3, pc}
 800cb96:	f002 fdb3 	bl	800f700 <__errno>
 800cb9a:	ecbd 8b02 	vpop	{d8}
 800cb9e:	2321      	movs	r3, #33	@ 0x21
 800cba0:	6003      	str	r3, [r0, #0]
 800cba2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800cba6:	4802      	ldr	r0, [pc, #8]	@ (800cbb0 <logf+0x58>)
 800cba8:	f000 b872 	b.w	800cc90 <nanf>
 800cbac:	ff800000 	.word	0xff800000
 800cbb0:	0802997f 	.word	0x0802997f

0800cbb4 <sqrtf>:
 800cbb4:	b508      	push	{r3, lr}
 800cbb6:	ed2d 8b02 	vpush	{d8}
 800cbba:	eeb0 8a40 	vmov.f32	s16, s0
 800cbbe:	f000 f86d 	bl	800cc9c <__ieee754_sqrtf>
 800cbc2:	eeb4 8a48 	vcmp.f32	s16, s16
 800cbc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cbca:	d60c      	bvs.n	800cbe6 <sqrtf+0x32>
 800cbcc:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800cbec <sqrtf+0x38>
 800cbd0:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800cbd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cbd8:	d505      	bpl.n	800cbe6 <sqrtf+0x32>
 800cbda:	f002 fd91 	bl	800f700 <__errno>
 800cbde:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800cbe2:	2321      	movs	r3, #33	@ 0x21
 800cbe4:	6003      	str	r3, [r0, #0]
 800cbe6:	ecbd 8b02 	vpop	{d8}
 800cbea:	bd08      	pop	{r3, pc}
 800cbec:	00000000 	.word	0x00000000

0800cbf0 <finite>:
 800cbf0:	b082      	sub	sp, #8
 800cbf2:	ed8d 0b00 	vstr	d0, [sp]
 800cbf6:	9801      	ldr	r0, [sp, #4]
 800cbf8:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 800cbfc:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 800cc00:	0fc0      	lsrs	r0, r0, #31
 800cc02:	b002      	add	sp, #8
 800cc04:	4770      	bx	lr
	...

0800cc08 <nan>:
 800cc08:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800cc10 <nan+0x8>
 800cc0c:	4770      	bx	lr
 800cc0e:	bf00      	nop
 800cc10:	00000000 	.word	0x00000000
 800cc14:	7ff80000 	.word	0x7ff80000

0800cc18 <with_errno>:
 800cc18:	b510      	push	{r4, lr}
 800cc1a:	ed2d 8b02 	vpush	{d8}
 800cc1e:	eeb0 8a40 	vmov.f32	s16, s0
 800cc22:	eef0 8a60 	vmov.f32	s17, s1
 800cc26:	4604      	mov	r4, r0
 800cc28:	f002 fd6a 	bl	800f700 <__errno>
 800cc2c:	eeb0 0a48 	vmov.f32	s0, s16
 800cc30:	eef0 0a68 	vmov.f32	s1, s17
 800cc34:	ecbd 8b02 	vpop	{d8}
 800cc38:	6004      	str	r4, [r0, #0]
 800cc3a:	bd10      	pop	{r4, pc}

0800cc3c <xflow>:
 800cc3c:	4603      	mov	r3, r0
 800cc3e:	b507      	push	{r0, r1, r2, lr}
 800cc40:	ec51 0b10 	vmov	r0, r1, d0
 800cc44:	b183      	cbz	r3, 800cc68 <xflow+0x2c>
 800cc46:	4602      	mov	r2, r0
 800cc48:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800cc4c:	e9cd 2300 	strd	r2, r3, [sp]
 800cc50:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cc54:	f7f3 fd40 	bl	80006d8 <__aeabi_dmul>
 800cc58:	ec41 0b10 	vmov	d0, r0, r1
 800cc5c:	2022      	movs	r0, #34	@ 0x22
 800cc5e:	b003      	add	sp, #12
 800cc60:	f85d eb04 	ldr.w	lr, [sp], #4
 800cc64:	f7ff bfd8 	b.w	800cc18 <with_errno>
 800cc68:	4602      	mov	r2, r0
 800cc6a:	460b      	mov	r3, r1
 800cc6c:	e7ee      	b.n	800cc4c <xflow+0x10>
	...

0800cc70 <__math_uflow>:
 800cc70:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800cc78 <__math_uflow+0x8>
 800cc74:	f7ff bfe2 	b.w	800cc3c <xflow>
 800cc78:	00000000 	.word	0x00000000
 800cc7c:	10000000 	.word	0x10000000

0800cc80 <__math_oflow>:
 800cc80:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800cc88 <__math_oflow+0x8>
 800cc84:	f7ff bfda 	b.w	800cc3c <xflow>
 800cc88:	00000000 	.word	0x00000000
 800cc8c:	70000000 	.word	0x70000000

0800cc90 <nanf>:
 800cc90:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800cc98 <nanf+0x8>
 800cc94:	4770      	bx	lr
 800cc96:	bf00      	nop
 800cc98:	7fc00000 	.word	0x7fc00000

0800cc9c <__ieee754_sqrtf>:
 800cc9c:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800cca0:	4770      	bx	lr
 800cca2:	0000      	movs	r0, r0
 800cca4:	0000      	movs	r0, r0
	...

0800cca8 <ceil>:
 800cca8:	ec51 0b10 	vmov	r0, r1, d0
 800ccac:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800ccb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ccb4:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 800ccb8:	2e13      	cmp	r6, #19
 800ccba:	460c      	mov	r4, r1
 800ccbc:	4605      	mov	r5, r0
 800ccbe:	4680      	mov	r8, r0
 800ccc0:	dc2e      	bgt.n	800cd20 <ceil+0x78>
 800ccc2:	2e00      	cmp	r6, #0
 800ccc4:	da11      	bge.n	800ccea <ceil+0x42>
 800ccc6:	a332      	add	r3, pc, #200	@ (adr r3, 800cd90 <ceil+0xe8>)
 800ccc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cccc:	f7f3 fb4e 	bl	800036c <__adddf3>
 800ccd0:	2200      	movs	r2, #0
 800ccd2:	2300      	movs	r3, #0
 800ccd4:	f7f3 ff90 	bl	8000bf8 <__aeabi_dcmpgt>
 800ccd8:	b120      	cbz	r0, 800cce4 <ceil+0x3c>
 800ccda:	2c00      	cmp	r4, #0
 800ccdc:	db4f      	blt.n	800cd7e <ceil+0xd6>
 800ccde:	4325      	orrs	r5, r4
 800cce0:	d151      	bne.n	800cd86 <ceil+0xde>
 800cce2:	462c      	mov	r4, r5
 800cce4:	4621      	mov	r1, r4
 800cce6:	4628      	mov	r0, r5
 800cce8:	e023      	b.n	800cd32 <ceil+0x8a>
 800ccea:	4f2b      	ldr	r7, [pc, #172]	@ (800cd98 <ceil+0xf0>)
 800ccec:	4137      	asrs	r7, r6
 800ccee:	ea01 0307 	and.w	r3, r1, r7
 800ccf2:	4303      	orrs	r3, r0
 800ccf4:	d01d      	beq.n	800cd32 <ceil+0x8a>
 800ccf6:	a326      	add	r3, pc, #152	@ (adr r3, 800cd90 <ceil+0xe8>)
 800ccf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ccfc:	f7f3 fb36 	bl	800036c <__adddf3>
 800cd00:	2200      	movs	r2, #0
 800cd02:	2300      	movs	r3, #0
 800cd04:	f7f3 ff78 	bl	8000bf8 <__aeabi_dcmpgt>
 800cd08:	2800      	cmp	r0, #0
 800cd0a:	d0eb      	beq.n	800cce4 <ceil+0x3c>
 800cd0c:	2c00      	cmp	r4, #0
 800cd0e:	bfc2      	ittt	gt
 800cd10:	f44f 1380 	movgt.w	r3, #1048576	@ 0x100000
 800cd14:	4133      	asrgt	r3, r6
 800cd16:	18e4      	addgt	r4, r4, r3
 800cd18:	ea24 0407 	bic.w	r4, r4, r7
 800cd1c:	2500      	movs	r5, #0
 800cd1e:	e7e1      	b.n	800cce4 <ceil+0x3c>
 800cd20:	2e33      	cmp	r6, #51	@ 0x33
 800cd22:	dd0a      	ble.n	800cd3a <ceil+0x92>
 800cd24:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 800cd28:	d103      	bne.n	800cd32 <ceil+0x8a>
 800cd2a:	4602      	mov	r2, r0
 800cd2c:	460b      	mov	r3, r1
 800cd2e:	f7f3 fb1d 	bl	800036c <__adddf3>
 800cd32:	ec41 0b10 	vmov	d0, r0, r1
 800cd36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cd3a:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 800cd3e:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800cd42:	40df      	lsrs	r7, r3
 800cd44:	4238      	tst	r0, r7
 800cd46:	d0f4      	beq.n	800cd32 <ceil+0x8a>
 800cd48:	a311      	add	r3, pc, #68	@ (adr r3, 800cd90 <ceil+0xe8>)
 800cd4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd4e:	f7f3 fb0d 	bl	800036c <__adddf3>
 800cd52:	2200      	movs	r2, #0
 800cd54:	2300      	movs	r3, #0
 800cd56:	f7f3 ff4f 	bl	8000bf8 <__aeabi_dcmpgt>
 800cd5a:	2800      	cmp	r0, #0
 800cd5c:	d0c2      	beq.n	800cce4 <ceil+0x3c>
 800cd5e:	2c00      	cmp	r4, #0
 800cd60:	dd0a      	ble.n	800cd78 <ceil+0xd0>
 800cd62:	2e14      	cmp	r6, #20
 800cd64:	d101      	bne.n	800cd6a <ceil+0xc2>
 800cd66:	3401      	adds	r4, #1
 800cd68:	e006      	b.n	800cd78 <ceil+0xd0>
 800cd6a:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 800cd6e:	2301      	movs	r3, #1
 800cd70:	40b3      	lsls	r3, r6
 800cd72:	441d      	add	r5, r3
 800cd74:	45a8      	cmp	r8, r5
 800cd76:	d8f6      	bhi.n	800cd66 <ceil+0xbe>
 800cd78:	ea25 0507 	bic.w	r5, r5, r7
 800cd7c:	e7b2      	b.n	800cce4 <ceil+0x3c>
 800cd7e:	2500      	movs	r5, #0
 800cd80:	f04f 4400 	mov.w	r4, #2147483648	@ 0x80000000
 800cd84:	e7ae      	b.n	800cce4 <ceil+0x3c>
 800cd86:	4c05      	ldr	r4, [pc, #20]	@ (800cd9c <ceil+0xf4>)
 800cd88:	2500      	movs	r5, #0
 800cd8a:	e7ab      	b.n	800cce4 <ceil+0x3c>
 800cd8c:	f3af 8000 	nop.w
 800cd90:	8800759c 	.word	0x8800759c
 800cd94:	7e37e43c 	.word	0x7e37e43c
 800cd98:	000fffff 	.word	0x000fffff
 800cd9c:	3ff00000 	.word	0x3ff00000

0800cda0 <roundf>:
 800cda0:	ee10 0a10 	vmov	r0, s0
 800cda4:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 800cda8:	3a7f      	subs	r2, #127	@ 0x7f
 800cdaa:	2a16      	cmp	r2, #22
 800cdac:	dc15      	bgt.n	800cdda <roundf+0x3a>
 800cdae:	2a00      	cmp	r2, #0
 800cdb0:	da08      	bge.n	800cdc4 <roundf+0x24>
 800cdb2:	3201      	adds	r2, #1
 800cdb4:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800cdb8:	d101      	bne.n	800cdbe <roundf+0x1e>
 800cdba:	f043 537e 	orr.w	r3, r3, #1065353216	@ 0x3f800000
 800cdbe:	ee00 3a10 	vmov	s0, r3
 800cdc2:	4770      	bx	lr
 800cdc4:	4907      	ldr	r1, [pc, #28]	@ (800cde4 <roundf+0x44>)
 800cdc6:	4111      	asrs	r1, r2
 800cdc8:	4201      	tst	r1, r0
 800cdca:	d0fa      	beq.n	800cdc2 <roundf+0x22>
 800cdcc:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800cdd0:	4113      	asrs	r3, r2
 800cdd2:	4403      	add	r3, r0
 800cdd4:	ea23 0301 	bic.w	r3, r3, r1
 800cdd8:	e7f1      	b.n	800cdbe <roundf+0x1e>
 800cdda:	2a80      	cmp	r2, #128	@ 0x80
 800cddc:	d1f1      	bne.n	800cdc2 <roundf+0x22>
 800cdde:	ee30 0a00 	vadd.f32	s0, s0, s0
 800cde2:	4770      	bx	lr
 800cde4:	007fffff 	.word	0x007fffff

0800cde8 <__kernel_cos>:
 800cde8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cdec:	ec57 6b10 	vmov	r6, r7, d0
 800cdf0:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800cdf4:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 800cdf8:	ed8d 1b00 	vstr	d1, [sp]
 800cdfc:	d206      	bcs.n	800ce0c <__kernel_cos+0x24>
 800cdfe:	4630      	mov	r0, r6
 800ce00:	4639      	mov	r1, r7
 800ce02:	f7f3 ff19 	bl	8000c38 <__aeabi_d2iz>
 800ce06:	2800      	cmp	r0, #0
 800ce08:	f000 8088 	beq.w	800cf1c <__kernel_cos+0x134>
 800ce0c:	4632      	mov	r2, r6
 800ce0e:	463b      	mov	r3, r7
 800ce10:	4630      	mov	r0, r6
 800ce12:	4639      	mov	r1, r7
 800ce14:	f7f3 fc60 	bl	80006d8 <__aeabi_dmul>
 800ce18:	4b51      	ldr	r3, [pc, #324]	@ (800cf60 <__kernel_cos+0x178>)
 800ce1a:	2200      	movs	r2, #0
 800ce1c:	4604      	mov	r4, r0
 800ce1e:	460d      	mov	r5, r1
 800ce20:	f7f3 fc5a 	bl	80006d8 <__aeabi_dmul>
 800ce24:	a340      	add	r3, pc, #256	@ (adr r3, 800cf28 <__kernel_cos+0x140>)
 800ce26:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce2a:	4682      	mov	sl, r0
 800ce2c:	468b      	mov	fp, r1
 800ce2e:	4620      	mov	r0, r4
 800ce30:	4629      	mov	r1, r5
 800ce32:	f7f3 fc51 	bl	80006d8 <__aeabi_dmul>
 800ce36:	a33e      	add	r3, pc, #248	@ (adr r3, 800cf30 <__kernel_cos+0x148>)
 800ce38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce3c:	f7f3 fa96 	bl	800036c <__adddf3>
 800ce40:	4622      	mov	r2, r4
 800ce42:	462b      	mov	r3, r5
 800ce44:	f7f3 fc48 	bl	80006d8 <__aeabi_dmul>
 800ce48:	a33b      	add	r3, pc, #236	@ (adr r3, 800cf38 <__kernel_cos+0x150>)
 800ce4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce4e:	f7f3 fa8b 	bl	8000368 <__aeabi_dsub>
 800ce52:	4622      	mov	r2, r4
 800ce54:	462b      	mov	r3, r5
 800ce56:	f7f3 fc3f 	bl	80006d8 <__aeabi_dmul>
 800ce5a:	a339      	add	r3, pc, #228	@ (adr r3, 800cf40 <__kernel_cos+0x158>)
 800ce5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce60:	f7f3 fa84 	bl	800036c <__adddf3>
 800ce64:	4622      	mov	r2, r4
 800ce66:	462b      	mov	r3, r5
 800ce68:	f7f3 fc36 	bl	80006d8 <__aeabi_dmul>
 800ce6c:	a336      	add	r3, pc, #216	@ (adr r3, 800cf48 <__kernel_cos+0x160>)
 800ce6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce72:	f7f3 fa79 	bl	8000368 <__aeabi_dsub>
 800ce76:	4622      	mov	r2, r4
 800ce78:	462b      	mov	r3, r5
 800ce7a:	f7f3 fc2d 	bl	80006d8 <__aeabi_dmul>
 800ce7e:	a334      	add	r3, pc, #208	@ (adr r3, 800cf50 <__kernel_cos+0x168>)
 800ce80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce84:	f7f3 fa72 	bl	800036c <__adddf3>
 800ce88:	4622      	mov	r2, r4
 800ce8a:	462b      	mov	r3, r5
 800ce8c:	f7f3 fc24 	bl	80006d8 <__aeabi_dmul>
 800ce90:	4622      	mov	r2, r4
 800ce92:	462b      	mov	r3, r5
 800ce94:	f7f3 fc20 	bl	80006d8 <__aeabi_dmul>
 800ce98:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ce9c:	4604      	mov	r4, r0
 800ce9e:	460d      	mov	r5, r1
 800cea0:	4630      	mov	r0, r6
 800cea2:	4639      	mov	r1, r7
 800cea4:	f7f3 fc18 	bl	80006d8 <__aeabi_dmul>
 800cea8:	460b      	mov	r3, r1
 800ceaa:	4602      	mov	r2, r0
 800ceac:	4629      	mov	r1, r5
 800ceae:	4620      	mov	r0, r4
 800ceb0:	f7f3 fa5a 	bl	8000368 <__aeabi_dsub>
 800ceb4:	4b2b      	ldr	r3, [pc, #172]	@ (800cf64 <__kernel_cos+0x17c>)
 800ceb6:	4598      	cmp	r8, r3
 800ceb8:	4606      	mov	r6, r0
 800ceba:	460f      	mov	r7, r1
 800cebc:	d810      	bhi.n	800cee0 <__kernel_cos+0xf8>
 800cebe:	4602      	mov	r2, r0
 800cec0:	460b      	mov	r3, r1
 800cec2:	4650      	mov	r0, sl
 800cec4:	4659      	mov	r1, fp
 800cec6:	f7f3 fa4f 	bl	8000368 <__aeabi_dsub>
 800ceca:	460b      	mov	r3, r1
 800cecc:	4926      	ldr	r1, [pc, #152]	@ (800cf68 <__kernel_cos+0x180>)
 800cece:	4602      	mov	r2, r0
 800ced0:	2000      	movs	r0, #0
 800ced2:	f7f3 fa49 	bl	8000368 <__aeabi_dsub>
 800ced6:	ec41 0b10 	vmov	d0, r0, r1
 800ceda:	b003      	add	sp, #12
 800cedc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cee0:	4b22      	ldr	r3, [pc, #136]	@ (800cf6c <__kernel_cos+0x184>)
 800cee2:	4921      	ldr	r1, [pc, #132]	@ (800cf68 <__kernel_cos+0x180>)
 800cee4:	4598      	cmp	r8, r3
 800cee6:	bf8c      	ite	hi
 800cee8:	4d21      	ldrhi	r5, [pc, #132]	@ (800cf70 <__kernel_cos+0x188>)
 800ceea:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 800ceee:	2400      	movs	r4, #0
 800cef0:	4622      	mov	r2, r4
 800cef2:	462b      	mov	r3, r5
 800cef4:	2000      	movs	r0, #0
 800cef6:	f7f3 fa37 	bl	8000368 <__aeabi_dsub>
 800cefa:	4622      	mov	r2, r4
 800cefc:	4680      	mov	r8, r0
 800cefe:	4689      	mov	r9, r1
 800cf00:	462b      	mov	r3, r5
 800cf02:	4650      	mov	r0, sl
 800cf04:	4659      	mov	r1, fp
 800cf06:	f7f3 fa2f 	bl	8000368 <__aeabi_dsub>
 800cf0a:	4632      	mov	r2, r6
 800cf0c:	463b      	mov	r3, r7
 800cf0e:	f7f3 fa2b 	bl	8000368 <__aeabi_dsub>
 800cf12:	4602      	mov	r2, r0
 800cf14:	460b      	mov	r3, r1
 800cf16:	4640      	mov	r0, r8
 800cf18:	4649      	mov	r1, r9
 800cf1a:	e7da      	b.n	800ced2 <__kernel_cos+0xea>
 800cf1c:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 800cf58 <__kernel_cos+0x170>
 800cf20:	e7db      	b.n	800ceda <__kernel_cos+0xf2>
 800cf22:	bf00      	nop
 800cf24:	f3af 8000 	nop.w
 800cf28:	be8838d4 	.word	0xbe8838d4
 800cf2c:	bda8fae9 	.word	0xbda8fae9
 800cf30:	bdb4b1c4 	.word	0xbdb4b1c4
 800cf34:	3e21ee9e 	.word	0x3e21ee9e
 800cf38:	809c52ad 	.word	0x809c52ad
 800cf3c:	3e927e4f 	.word	0x3e927e4f
 800cf40:	19cb1590 	.word	0x19cb1590
 800cf44:	3efa01a0 	.word	0x3efa01a0
 800cf48:	16c15177 	.word	0x16c15177
 800cf4c:	3f56c16c 	.word	0x3f56c16c
 800cf50:	5555554c 	.word	0x5555554c
 800cf54:	3fa55555 	.word	0x3fa55555
 800cf58:	00000000 	.word	0x00000000
 800cf5c:	3ff00000 	.word	0x3ff00000
 800cf60:	3fe00000 	.word	0x3fe00000
 800cf64:	3fd33332 	.word	0x3fd33332
 800cf68:	3ff00000 	.word	0x3ff00000
 800cf6c:	3fe90000 	.word	0x3fe90000
 800cf70:	3fd20000 	.word	0x3fd20000
 800cf74:	00000000 	.word	0x00000000

0800cf78 <__kernel_sin>:
 800cf78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf7c:	ec55 4b10 	vmov	r4, r5, d0
 800cf80:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800cf84:	b085      	sub	sp, #20
 800cf86:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 800cf8a:	ed8d 1b02 	vstr	d1, [sp, #8]
 800cf8e:	4680      	mov	r8, r0
 800cf90:	d205      	bcs.n	800cf9e <__kernel_sin+0x26>
 800cf92:	4620      	mov	r0, r4
 800cf94:	4629      	mov	r1, r5
 800cf96:	f7f3 fe4f 	bl	8000c38 <__aeabi_d2iz>
 800cf9a:	2800      	cmp	r0, #0
 800cf9c:	d052      	beq.n	800d044 <__kernel_sin+0xcc>
 800cf9e:	4622      	mov	r2, r4
 800cfa0:	462b      	mov	r3, r5
 800cfa2:	4620      	mov	r0, r4
 800cfa4:	4629      	mov	r1, r5
 800cfa6:	f7f3 fb97 	bl	80006d8 <__aeabi_dmul>
 800cfaa:	4682      	mov	sl, r0
 800cfac:	468b      	mov	fp, r1
 800cfae:	4602      	mov	r2, r0
 800cfb0:	460b      	mov	r3, r1
 800cfb2:	4620      	mov	r0, r4
 800cfb4:	4629      	mov	r1, r5
 800cfb6:	f7f3 fb8f 	bl	80006d8 <__aeabi_dmul>
 800cfba:	a342      	add	r3, pc, #264	@ (adr r3, 800d0c4 <__kernel_sin+0x14c>)
 800cfbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfc0:	e9cd 0100 	strd	r0, r1, [sp]
 800cfc4:	4650      	mov	r0, sl
 800cfc6:	4659      	mov	r1, fp
 800cfc8:	f7f3 fb86 	bl	80006d8 <__aeabi_dmul>
 800cfcc:	a33f      	add	r3, pc, #252	@ (adr r3, 800d0cc <__kernel_sin+0x154>)
 800cfce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfd2:	f7f3 f9c9 	bl	8000368 <__aeabi_dsub>
 800cfd6:	4652      	mov	r2, sl
 800cfd8:	465b      	mov	r3, fp
 800cfda:	f7f3 fb7d 	bl	80006d8 <__aeabi_dmul>
 800cfde:	a33d      	add	r3, pc, #244	@ (adr r3, 800d0d4 <__kernel_sin+0x15c>)
 800cfe0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfe4:	f7f3 f9c2 	bl	800036c <__adddf3>
 800cfe8:	4652      	mov	r2, sl
 800cfea:	465b      	mov	r3, fp
 800cfec:	f7f3 fb74 	bl	80006d8 <__aeabi_dmul>
 800cff0:	a33a      	add	r3, pc, #232	@ (adr r3, 800d0dc <__kernel_sin+0x164>)
 800cff2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cff6:	f7f3 f9b7 	bl	8000368 <__aeabi_dsub>
 800cffa:	4652      	mov	r2, sl
 800cffc:	465b      	mov	r3, fp
 800cffe:	f7f3 fb6b 	bl	80006d8 <__aeabi_dmul>
 800d002:	a338      	add	r3, pc, #224	@ (adr r3, 800d0e4 <__kernel_sin+0x16c>)
 800d004:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d008:	f7f3 f9b0 	bl	800036c <__adddf3>
 800d00c:	4606      	mov	r6, r0
 800d00e:	460f      	mov	r7, r1
 800d010:	f1b8 0f00 	cmp.w	r8, #0
 800d014:	d11b      	bne.n	800d04e <__kernel_sin+0xd6>
 800d016:	4602      	mov	r2, r0
 800d018:	460b      	mov	r3, r1
 800d01a:	4650      	mov	r0, sl
 800d01c:	4659      	mov	r1, fp
 800d01e:	f7f3 fb5b 	bl	80006d8 <__aeabi_dmul>
 800d022:	a325      	add	r3, pc, #148	@ (adr r3, 800d0b8 <__kernel_sin+0x140>)
 800d024:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d028:	f7f3 f99e 	bl	8000368 <__aeabi_dsub>
 800d02c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d030:	f7f3 fb52 	bl	80006d8 <__aeabi_dmul>
 800d034:	4602      	mov	r2, r0
 800d036:	460b      	mov	r3, r1
 800d038:	4620      	mov	r0, r4
 800d03a:	4629      	mov	r1, r5
 800d03c:	f7f3 f996 	bl	800036c <__adddf3>
 800d040:	4604      	mov	r4, r0
 800d042:	460d      	mov	r5, r1
 800d044:	ec45 4b10 	vmov	d0, r4, r5
 800d048:	b005      	add	sp, #20
 800d04a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d04e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d052:	4b1b      	ldr	r3, [pc, #108]	@ (800d0c0 <__kernel_sin+0x148>)
 800d054:	2200      	movs	r2, #0
 800d056:	f7f3 fb3f 	bl	80006d8 <__aeabi_dmul>
 800d05a:	4632      	mov	r2, r6
 800d05c:	4680      	mov	r8, r0
 800d05e:	4689      	mov	r9, r1
 800d060:	463b      	mov	r3, r7
 800d062:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d066:	f7f3 fb37 	bl	80006d8 <__aeabi_dmul>
 800d06a:	4602      	mov	r2, r0
 800d06c:	460b      	mov	r3, r1
 800d06e:	4640      	mov	r0, r8
 800d070:	4649      	mov	r1, r9
 800d072:	f7f3 f979 	bl	8000368 <__aeabi_dsub>
 800d076:	4652      	mov	r2, sl
 800d078:	465b      	mov	r3, fp
 800d07a:	f7f3 fb2d 	bl	80006d8 <__aeabi_dmul>
 800d07e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d082:	f7f3 f971 	bl	8000368 <__aeabi_dsub>
 800d086:	a30c      	add	r3, pc, #48	@ (adr r3, 800d0b8 <__kernel_sin+0x140>)
 800d088:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d08c:	4606      	mov	r6, r0
 800d08e:	460f      	mov	r7, r1
 800d090:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d094:	f7f3 fb20 	bl	80006d8 <__aeabi_dmul>
 800d098:	4602      	mov	r2, r0
 800d09a:	460b      	mov	r3, r1
 800d09c:	4630      	mov	r0, r6
 800d09e:	4639      	mov	r1, r7
 800d0a0:	f7f3 f964 	bl	800036c <__adddf3>
 800d0a4:	4602      	mov	r2, r0
 800d0a6:	460b      	mov	r3, r1
 800d0a8:	4620      	mov	r0, r4
 800d0aa:	4629      	mov	r1, r5
 800d0ac:	f7f3 f95c 	bl	8000368 <__aeabi_dsub>
 800d0b0:	e7c6      	b.n	800d040 <__kernel_sin+0xc8>
 800d0b2:	bf00      	nop
 800d0b4:	f3af 8000 	nop.w
 800d0b8:	55555549 	.word	0x55555549
 800d0bc:	3fc55555 	.word	0x3fc55555
 800d0c0:	3fe00000 	.word	0x3fe00000
 800d0c4:	5acfd57c 	.word	0x5acfd57c
 800d0c8:	3de5d93a 	.word	0x3de5d93a
 800d0cc:	8a2b9ceb 	.word	0x8a2b9ceb
 800d0d0:	3e5ae5e6 	.word	0x3e5ae5e6
 800d0d4:	57b1fe7d 	.word	0x57b1fe7d
 800d0d8:	3ec71de3 	.word	0x3ec71de3
 800d0dc:	19c161d5 	.word	0x19c161d5
 800d0e0:	3f2a01a0 	.word	0x3f2a01a0
 800d0e4:	1110f8a6 	.word	0x1110f8a6
 800d0e8:	3f811111 	.word	0x3f811111
 800d0ec:	00000000 	.word	0x00000000

0800d0f0 <__ieee754_log>:
 800d0f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d0f4:	ec51 0b10 	vmov	r0, r1, d0
 800d0f8:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800d0fc:	b087      	sub	sp, #28
 800d0fe:	460d      	mov	r5, r1
 800d100:	da26      	bge.n	800d150 <__ieee754_log+0x60>
 800d102:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800d106:	4303      	orrs	r3, r0
 800d108:	4602      	mov	r2, r0
 800d10a:	d10a      	bne.n	800d122 <__ieee754_log+0x32>
 800d10c:	49ce      	ldr	r1, [pc, #824]	@ (800d448 <__ieee754_log+0x358>)
 800d10e:	2200      	movs	r2, #0
 800d110:	2300      	movs	r3, #0
 800d112:	2000      	movs	r0, #0
 800d114:	f7f3 fc0a 	bl	800092c <__aeabi_ddiv>
 800d118:	ec41 0b10 	vmov	d0, r0, r1
 800d11c:	b007      	add	sp, #28
 800d11e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d122:	2900      	cmp	r1, #0
 800d124:	da05      	bge.n	800d132 <__ieee754_log+0x42>
 800d126:	460b      	mov	r3, r1
 800d128:	f7f3 f91e 	bl	8000368 <__aeabi_dsub>
 800d12c:	2200      	movs	r2, #0
 800d12e:	2300      	movs	r3, #0
 800d130:	e7f0      	b.n	800d114 <__ieee754_log+0x24>
 800d132:	4bc6      	ldr	r3, [pc, #792]	@ (800d44c <__ieee754_log+0x35c>)
 800d134:	2200      	movs	r2, #0
 800d136:	f7f3 facf 	bl	80006d8 <__aeabi_dmul>
 800d13a:	f06f 0335 	mvn.w	r3, #53	@ 0x35
 800d13e:	460d      	mov	r5, r1
 800d140:	4ac3      	ldr	r2, [pc, #780]	@ (800d450 <__ieee754_log+0x360>)
 800d142:	4295      	cmp	r5, r2
 800d144:	dd06      	ble.n	800d154 <__ieee754_log+0x64>
 800d146:	4602      	mov	r2, r0
 800d148:	460b      	mov	r3, r1
 800d14a:	f7f3 f90f 	bl	800036c <__adddf3>
 800d14e:	e7e3      	b.n	800d118 <__ieee754_log+0x28>
 800d150:	2300      	movs	r3, #0
 800d152:	e7f5      	b.n	800d140 <__ieee754_log+0x50>
 800d154:	152c      	asrs	r4, r5, #20
 800d156:	f2a4 34ff 	subw	r4, r4, #1023	@ 0x3ff
 800d15a:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800d15e:	441c      	add	r4, r3
 800d160:	f505 2315 	add.w	r3, r5, #610304	@ 0x95000
 800d164:	f603 7364 	addw	r3, r3, #3940	@ 0xf64
 800d168:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800d16c:	f083 527f 	eor.w	r2, r3, #1069547520	@ 0x3fc00000
 800d170:	f482 1240 	eor.w	r2, r2, #3145728	@ 0x300000
 800d174:	ea42 0105 	orr.w	r1, r2, r5
 800d178:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 800d17c:	2200      	movs	r2, #0
 800d17e:	4bb5      	ldr	r3, [pc, #724]	@ (800d454 <__ieee754_log+0x364>)
 800d180:	f7f3 f8f2 	bl	8000368 <__aeabi_dsub>
 800d184:	1cab      	adds	r3, r5, #2
 800d186:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d18a:	2b02      	cmp	r3, #2
 800d18c:	4682      	mov	sl, r0
 800d18e:	468b      	mov	fp, r1
 800d190:	f04f 0200 	mov.w	r2, #0
 800d194:	dc53      	bgt.n	800d23e <__ieee754_log+0x14e>
 800d196:	2300      	movs	r3, #0
 800d198:	f7f3 fd06 	bl	8000ba8 <__aeabi_dcmpeq>
 800d19c:	b1d0      	cbz	r0, 800d1d4 <__ieee754_log+0xe4>
 800d19e:	2c00      	cmp	r4, #0
 800d1a0:	f000 8120 	beq.w	800d3e4 <__ieee754_log+0x2f4>
 800d1a4:	4620      	mov	r0, r4
 800d1a6:	f7f3 fa2d 	bl	8000604 <__aeabi_i2d>
 800d1aa:	a391      	add	r3, pc, #580	@ (adr r3, 800d3f0 <__ieee754_log+0x300>)
 800d1ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1b0:	4606      	mov	r6, r0
 800d1b2:	460f      	mov	r7, r1
 800d1b4:	f7f3 fa90 	bl	80006d8 <__aeabi_dmul>
 800d1b8:	a38f      	add	r3, pc, #572	@ (adr r3, 800d3f8 <__ieee754_log+0x308>)
 800d1ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1be:	4604      	mov	r4, r0
 800d1c0:	460d      	mov	r5, r1
 800d1c2:	4630      	mov	r0, r6
 800d1c4:	4639      	mov	r1, r7
 800d1c6:	f7f3 fa87 	bl	80006d8 <__aeabi_dmul>
 800d1ca:	4602      	mov	r2, r0
 800d1cc:	460b      	mov	r3, r1
 800d1ce:	4620      	mov	r0, r4
 800d1d0:	4629      	mov	r1, r5
 800d1d2:	e7ba      	b.n	800d14a <__ieee754_log+0x5a>
 800d1d4:	a38a      	add	r3, pc, #552	@ (adr r3, 800d400 <__ieee754_log+0x310>)
 800d1d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1da:	4650      	mov	r0, sl
 800d1dc:	4659      	mov	r1, fp
 800d1de:	f7f3 fa7b 	bl	80006d8 <__aeabi_dmul>
 800d1e2:	4602      	mov	r2, r0
 800d1e4:	460b      	mov	r3, r1
 800d1e6:	2000      	movs	r0, #0
 800d1e8:	499b      	ldr	r1, [pc, #620]	@ (800d458 <__ieee754_log+0x368>)
 800d1ea:	f7f3 f8bd 	bl	8000368 <__aeabi_dsub>
 800d1ee:	4652      	mov	r2, sl
 800d1f0:	4606      	mov	r6, r0
 800d1f2:	460f      	mov	r7, r1
 800d1f4:	465b      	mov	r3, fp
 800d1f6:	4650      	mov	r0, sl
 800d1f8:	4659      	mov	r1, fp
 800d1fa:	f7f3 fa6d 	bl	80006d8 <__aeabi_dmul>
 800d1fe:	4602      	mov	r2, r0
 800d200:	460b      	mov	r3, r1
 800d202:	4630      	mov	r0, r6
 800d204:	4639      	mov	r1, r7
 800d206:	f7f3 fa67 	bl	80006d8 <__aeabi_dmul>
 800d20a:	4606      	mov	r6, r0
 800d20c:	460f      	mov	r7, r1
 800d20e:	b914      	cbnz	r4, 800d216 <__ieee754_log+0x126>
 800d210:	4632      	mov	r2, r6
 800d212:	463b      	mov	r3, r7
 800d214:	e0a0      	b.n	800d358 <__ieee754_log+0x268>
 800d216:	4620      	mov	r0, r4
 800d218:	f7f3 f9f4 	bl	8000604 <__aeabi_i2d>
 800d21c:	a374      	add	r3, pc, #464	@ (adr r3, 800d3f0 <__ieee754_log+0x300>)
 800d21e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d222:	4680      	mov	r8, r0
 800d224:	4689      	mov	r9, r1
 800d226:	f7f3 fa57 	bl	80006d8 <__aeabi_dmul>
 800d22a:	a373      	add	r3, pc, #460	@ (adr r3, 800d3f8 <__ieee754_log+0x308>)
 800d22c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d230:	4604      	mov	r4, r0
 800d232:	460d      	mov	r5, r1
 800d234:	4640      	mov	r0, r8
 800d236:	4649      	mov	r1, r9
 800d238:	f7f3 fa4e 	bl	80006d8 <__aeabi_dmul>
 800d23c:	e0a5      	b.n	800d38a <__ieee754_log+0x29a>
 800d23e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800d242:	f7f3 f893 	bl	800036c <__adddf3>
 800d246:	4602      	mov	r2, r0
 800d248:	460b      	mov	r3, r1
 800d24a:	4650      	mov	r0, sl
 800d24c:	4659      	mov	r1, fp
 800d24e:	f7f3 fb6d 	bl	800092c <__aeabi_ddiv>
 800d252:	e9cd 0100 	strd	r0, r1, [sp]
 800d256:	4620      	mov	r0, r4
 800d258:	f7f3 f9d4 	bl	8000604 <__aeabi_i2d>
 800d25c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d260:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d264:	4610      	mov	r0, r2
 800d266:	4619      	mov	r1, r3
 800d268:	f7f3 fa36 	bl	80006d8 <__aeabi_dmul>
 800d26c:	4602      	mov	r2, r0
 800d26e:	460b      	mov	r3, r1
 800d270:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d274:	f7f3 fa30 	bl	80006d8 <__aeabi_dmul>
 800d278:	a363      	add	r3, pc, #396	@ (adr r3, 800d408 <__ieee754_log+0x318>)
 800d27a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d27e:	4680      	mov	r8, r0
 800d280:	4689      	mov	r9, r1
 800d282:	f7f3 fa29 	bl	80006d8 <__aeabi_dmul>
 800d286:	a362      	add	r3, pc, #392	@ (adr r3, 800d410 <__ieee754_log+0x320>)
 800d288:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d28c:	f7f3 f86e 	bl	800036c <__adddf3>
 800d290:	4642      	mov	r2, r8
 800d292:	464b      	mov	r3, r9
 800d294:	f7f3 fa20 	bl	80006d8 <__aeabi_dmul>
 800d298:	a35f      	add	r3, pc, #380	@ (adr r3, 800d418 <__ieee754_log+0x328>)
 800d29a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d29e:	f7f3 f865 	bl	800036c <__adddf3>
 800d2a2:	4642      	mov	r2, r8
 800d2a4:	464b      	mov	r3, r9
 800d2a6:	f7f3 fa17 	bl	80006d8 <__aeabi_dmul>
 800d2aa:	a35d      	add	r3, pc, #372	@ (adr r3, 800d420 <__ieee754_log+0x330>)
 800d2ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2b0:	f7f3 f85c 	bl	800036c <__adddf3>
 800d2b4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d2b8:	f7f3 fa0e 	bl	80006d8 <__aeabi_dmul>
 800d2bc:	a35a      	add	r3, pc, #360	@ (adr r3, 800d428 <__ieee754_log+0x338>)
 800d2be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2c2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d2c6:	4640      	mov	r0, r8
 800d2c8:	4649      	mov	r1, r9
 800d2ca:	f7f3 fa05 	bl	80006d8 <__aeabi_dmul>
 800d2ce:	a358      	add	r3, pc, #352	@ (adr r3, 800d430 <__ieee754_log+0x340>)
 800d2d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2d4:	f7f3 f84a 	bl	800036c <__adddf3>
 800d2d8:	4642      	mov	r2, r8
 800d2da:	464b      	mov	r3, r9
 800d2dc:	f7f3 f9fc 	bl	80006d8 <__aeabi_dmul>
 800d2e0:	a355      	add	r3, pc, #340	@ (adr r3, 800d438 <__ieee754_log+0x348>)
 800d2e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2e6:	f7f3 f841 	bl	800036c <__adddf3>
 800d2ea:	4642      	mov	r2, r8
 800d2ec:	464b      	mov	r3, r9
 800d2ee:	f7f3 f9f3 	bl	80006d8 <__aeabi_dmul>
 800d2f2:	f5a5 26c2 	sub.w	r6, r5, #397312	@ 0x61000
 800d2f6:	4602      	mov	r2, r0
 800d2f8:	460b      	mov	r3, r1
 800d2fa:	f5c5 25d7 	rsb	r5, r5, #440320	@ 0x6b800
 800d2fe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d302:	f7f3 f833 	bl	800036c <__adddf3>
 800d306:	f2a6 467a 	subw	r6, r6, #1146	@ 0x47a
 800d30a:	3551      	adds	r5, #81	@ 0x51
 800d30c:	4335      	orrs	r5, r6
 800d30e:	2d00      	cmp	r5, #0
 800d310:	4680      	mov	r8, r0
 800d312:	4689      	mov	r9, r1
 800d314:	dd48      	ble.n	800d3a8 <__ieee754_log+0x2b8>
 800d316:	4b50      	ldr	r3, [pc, #320]	@ (800d458 <__ieee754_log+0x368>)
 800d318:	2200      	movs	r2, #0
 800d31a:	4650      	mov	r0, sl
 800d31c:	4659      	mov	r1, fp
 800d31e:	f7f3 f9db 	bl	80006d8 <__aeabi_dmul>
 800d322:	4652      	mov	r2, sl
 800d324:	465b      	mov	r3, fp
 800d326:	f7f3 f9d7 	bl	80006d8 <__aeabi_dmul>
 800d32a:	4602      	mov	r2, r0
 800d32c:	460b      	mov	r3, r1
 800d32e:	4606      	mov	r6, r0
 800d330:	460f      	mov	r7, r1
 800d332:	4640      	mov	r0, r8
 800d334:	4649      	mov	r1, r9
 800d336:	f7f3 f819 	bl	800036c <__adddf3>
 800d33a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d33e:	f7f3 f9cb 	bl	80006d8 <__aeabi_dmul>
 800d342:	4680      	mov	r8, r0
 800d344:	4689      	mov	r9, r1
 800d346:	b964      	cbnz	r4, 800d362 <__ieee754_log+0x272>
 800d348:	4602      	mov	r2, r0
 800d34a:	460b      	mov	r3, r1
 800d34c:	4630      	mov	r0, r6
 800d34e:	4639      	mov	r1, r7
 800d350:	f7f3 f80a 	bl	8000368 <__aeabi_dsub>
 800d354:	4602      	mov	r2, r0
 800d356:	460b      	mov	r3, r1
 800d358:	4650      	mov	r0, sl
 800d35a:	4659      	mov	r1, fp
 800d35c:	f7f3 f804 	bl	8000368 <__aeabi_dsub>
 800d360:	e6da      	b.n	800d118 <__ieee754_log+0x28>
 800d362:	a323      	add	r3, pc, #140	@ (adr r3, 800d3f0 <__ieee754_log+0x300>)
 800d364:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d368:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d36c:	f7f3 f9b4 	bl	80006d8 <__aeabi_dmul>
 800d370:	a321      	add	r3, pc, #132	@ (adr r3, 800d3f8 <__ieee754_log+0x308>)
 800d372:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d376:	4604      	mov	r4, r0
 800d378:	460d      	mov	r5, r1
 800d37a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d37e:	f7f3 f9ab 	bl	80006d8 <__aeabi_dmul>
 800d382:	4642      	mov	r2, r8
 800d384:	464b      	mov	r3, r9
 800d386:	f7f2 fff1 	bl	800036c <__adddf3>
 800d38a:	4602      	mov	r2, r0
 800d38c:	460b      	mov	r3, r1
 800d38e:	4630      	mov	r0, r6
 800d390:	4639      	mov	r1, r7
 800d392:	f7f2 ffe9 	bl	8000368 <__aeabi_dsub>
 800d396:	4652      	mov	r2, sl
 800d398:	465b      	mov	r3, fp
 800d39a:	f7f2 ffe5 	bl	8000368 <__aeabi_dsub>
 800d39e:	4602      	mov	r2, r0
 800d3a0:	460b      	mov	r3, r1
 800d3a2:	4620      	mov	r0, r4
 800d3a4:	4629      	mov	r1, r5
 800d3a6:	e7d9      	b.n	800d35c <__ieee754_log+0x26c>
 800d3a8:	4602      	mov	r2, r0
 800d3aa:	460b      	mov	r3, r1
 800d3ac:	4650      	mov	r0, sl
 800d3ae:	4659      	mov	r1, fp
 800d3b0:	f7f2 ffda 	bl	8000368 <__aeabi_dsub>
 800d3b4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d3b8:	f7f3 f98e 	bl	80006d8 <__aeabi_dmul>
 800d3bc:	4606      	mov	r6, r0
 800d3be:	460f      	mov	r7, r1
 800d3c0:	2c00      	cmp	r4, #0
 800d3c2:	f43f af25 	beq.w	800d210 <__ieee754_log+0x120>
 800d3c6:	a30a      	add	r3, pc, #40	@ (adr r3, 800d3f0 <__ieee754_log+0x300>)
 800d3c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3cc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d3d0:	f7f3 f982 	bl	80006d8 <__aeabi_dmul>
 800d3d4:	a308      	add	r3, pc, #32	@ (adr r3, 800d3f8 <__ieee754_log+0x308>)
 800d3d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3da:	4604      	mov	r4, r0
 800d3dc:	460d      	mov	r5, r1
 800d3de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d3e2:	e729      	b.n	800d238 <__ieee754_log+0x148>
 800d3e4:	ed9f 0b16 	vldr	d0, [pc, #88]	@ 800d440 <__ieee754_log+0x350>
 800d3e8:	e698      	b.n	800d11c <__ieee754_log+0x2c>
 800d3ea:	bf00      	nop
 800d3ec:	f3af 8000 	nop.w
 800d3f0:	fee00000 	.word	0xfee00000
 800d3f4:	3fe62e42 	.word	0x3fe62e42
 800d3f8:	35793c76 	.word	0x35793c76
 800d3fc:	3dea39ef 	.word	0x3dea39ef
 800d400:	55555555 	.word	0x55555555
 800d404:	3fd55555 	.word	0x3fd55555
 800d408:	df3e5244 	.word	0xdf3e5244
 800d40c:	3fc2f112 	.word	0x3fc2f112
 800d410:	96cb03de 	.word	0x96cb03de
 800d414:	3fc74664 	.word	0x3fc74664
 800d418:	94229359 	.word	0x94229359
 800d41c:	3fd24924 	.word	0x3fd24924
 800d420:	55555593 	.word	0x55555593
 800d424:	3fe55555 	.word	0x3fe55555
 800d428:	d078c69f 	.word	0xd078c69f
 800d42c:	3fc39a09 	.word	0x3fc39a09
 800d430:	1d8e78af 	.word	0x1d8e78af
 800d434:	3fcc71c5 	.word	0x3fcc71c5
 800d438:	9997fa04 	.word	0x9997fa04
 800d43c:	3fd99999 	.word	0x3fd99999
	...
 800d448:	c3500000 	.word	0xc3500000
 800d44c:	43500000 	.word	0x43500000
 800d450:	7fefffff 	.word	0x7fefffff
 800d454:	3ff00000 	.word	0x3ff00000
 800d458:	3fe00000 	.word	0x3fe00000
 800d45c:	00000000 	.word	0x00000000

0800d460 <__ieee754_pow>:
 800d460:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d464:	b091      	sub	sp, #68	@ 0x44
 800d466:	ed8d 1b00 	vstr	d1, [sp]
 800d46a:	e9dd 1900 	ldrd	r1, r9, [sp]
 800d46e:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 800d472:	ea5a 0001 	orrs.w	r0, sl, r1
 800d476:	ec57 6b10 	vmov	r6, r7, d0
 800d47a:	d113      	bne.n	800d4a4 <__ieee754_pow+0x44>
 800d47c:	19b3      	adds	r3, r6, r6
 800d47e:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 800d482:	4152      	adcs	r2, r2
 800d484:	4298      	cmp	r0, r3
 800d486:	4b9a      	ldr	r3, [pc, #616]	@ (800d6f0 <__ieee754_pow+0x290>)
 800d488:	4193      	sbcs	r3, r2
 800d48a:	f080 84ee 	bcs.w	800de6a <__ieee754_pow+0xa0a>
 800d48e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d492:	4630      	mov	r0, r6
 800d494:	4639      	mov	r1, r7
 800d496:	f7f2 ff69 	bl	800036c <__adddf3>
 800d49a:	ec41 0b10 	vmov	d0, r0, r1
 800d49e:	b011      	add	sp, #68	@ 0x44
 800d4a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d4a4:	4a93      	ldr	r2, [pc, #588]	@ (800d6f4 <__ieee754_pow+0x294>)
 800d4a6:	f027 4500 	bic.w	r5, r7, #2147483648	@ 0x80000000
 800d4aa:	4295      	cmp	r5, r2
 800d4ac:	46b8      	mov	r8, r7
 800d4ae:	4633      	mov	r3, r6
 800d4b0:	d80a      	bhi.n	800d4c8 <__ieee754_pow+0x68>
 800d4b2:	d104      	bne.n	800d4be <__ieee754_pow+0x5e>
 800d4b4:	2e00      	cmp	r6, #0
 800d4b6:	d1ea      	bne.n	800d48e <__ieee754_pow+0x2e>
 800d4b8:	45aa      	cmp	sl, r5
 800d4ba:	d8e8      	bhi.n	800d48e <__ieee754_pow+0x2e>
 800d4bc:	e001      	b.n	800d4c2 <__ieee754_pow+0x62>
 800d4be:	4592      	cmp	sl, r2
 800d4c0:	d802      	bhi.n	800d4c8 <__ieee754_pow+0x68>
 800d4c2:	4592      	cmp	sl, r2
 800d4c4:	d10f      	bne.n	800d4e6 <__ieee754_pow+0x86>
 800d4c6:	b171      	cbz	r1, 800d4e6 <__ieee754_pow+0x86>
 800d4c8:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 800d4cc:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 800d4d0:	ea58 0803 	orrs.w	r8, r8, r3
 800d4d4:	d1db      	bne.n	800d48e <__ieee754_pow+0x2e>
 800d4d6:	e9dd 3200 	ldrd	r3, r2, [sp]
 800d4da:	18db      	adds	r3, r3, r3
 800d4dc:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 800d4e0:	4152      	adcs	r2, r2
 800d4e2:	4598      	cmp	r8, r3
 800d4e4:	e7cf      	b.n	800d486 <__ieee754_pow+0x26>
 800d4e6:	f1b8 0f00 	cmp.w	r8, #0
 800d4ea:	46ab      	mov	fp, r5
 800d4ec:	da43      	bge.n	800d576 <__ieee754_pow+0x116>
 800d4ee:	4a82      	ldr	r2, [pc, #520]	@ (800d6f8 <__ieee754_pow+0x298>)
 800d4f0:	4592      	cmp	sl, r2
 800d4f2:	d856      	bhi.n	800d5a2 <__ieee754_pow+0x142>
 800d4f4:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 800d4f8:	4592      	cmp	sl, r2
 800d4fa:	f240 84c5 	bls.w	800de88 <__ieee754_pow+0xa28>
 800d4fe:	ea4f 522a 	mov.w	r2, sl, asr #20
 800d502:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 800d506:	2a14      	cmp	r2, #20
 800d508:	dd18      	ble.n	800d53c <__ieee754_pow+0xdc>
 800d50a:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 800d50e:	fa21 f402 	lsr.w	r4, r1, r2
 800d512:	fa04 f202 	lsl.w	r2, r4, r2
 800d516:	428a      	cmp	r2, r1
 800d518:	f040 84b6 	bne.w	800de88 <__ieee754_pow+0xa28>
 800d51c:	f004 0401 	and.w	r4, r4, #1
 800d520:	f1c4 0402 	rsb	r4, r4, #2
 800d524:	2900      	cmp	r1, #0
 800d526:	d159      	bne.n	800d5dc <__ieee754_pow+0x17c>
 800d528:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 800d52c:	d148      	bne.n	800d5c0 <__ieee754_pow+0x160>
 800d52e:	4632      	mov	r2, r6
 800d530:	463b      	mov	r3, r7
 800d532:	4630      	mov	r0, r6
 800d534:	4639      	mov	r1, r7
 800d536:	f7f3 f8cf 	bl	80006d8 <__aeabi_dmul>
 800d53a:	e7ae      	b.n	800d49a <__ieee754_pow+0x3a>
 800d53c:	2900      	cmp	r1, #0
 800d53e:	d14c      	bne.n	800d5da <__ieee754_pow+0x17a>
 800d540:	f1c2 0214 	rsb	r2, r2, #20
 800d544:	fa4a f402 	asr.w	r4, sl, r2
 800d548:	fa04 f202 	lsl.w	r2, r4, r2
 800d54c:	4552      	cmp	r2, sl
 800d54e:	f040 8498 	bne.w	800de82 <__ieee754_pow+0xa22>
 800d552:	f004 0401 	and.w	r4, r4, #1
 800d556:	f1c4 0402 	rsb	r4, r4, #2
 800d55a:	4a68      	ldr	r2, [pc, #416]	@ (800d6fc <__ieee754_pow+0x29c>)
 800d55c:	4592      	cmp	sl, r2
 800d55e:	d1e3      	bne.n	800d528 <__ieee754_pow+0xc8>
 800d560:	f1b9 0f00 	cmp.w	r9, #0
 800d564:	f280 8489 	bge.w	800de7a <__ieee754_pow+0xa1a>
 800d568:	4964      	ldr	r1, [pc, #400]	@ (800d6fc <__ieee754_pow+0x29c>)
 800d56a:	4632      	mov	r2, r6
 800d56c:	463b      	mov	r3, r7
 800d56e:	2000      	movs	r0, #0
 800d570:	f7f3 f9dc 	bl	800092c <__aeabi_ddiv>
 800d574:	e791      	b.n	800d49a <__ieee754_pow+0x3a>
 800d576:	2400      	movs	r4, #0
 800d578:	bb81      	cbnz	r1, 800d5dc <__ieee754_pow+0x17c>
 800d57a:	4a5e      	ldr	r2, [pc, #376]	@ (800d6f4 <__ieee754_pow+0x294>)
 800d57c:	4592      	cmp	sl, r2
 800d57e:	d1ec      	bne.n	800d55a <__ieee754_pow+0xfa>
 800d580:	f105 4240 	add.w	r2, r5, #3221225472	@ 0xc0000000
 800d584:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 800d588:	431a      	orrs	r2, r3
 800d58a:	f000 846e 	beq.w	800de6a <__ieee754_pow+0xa0a>
 800d58e:	4b5c      	ldr	r3, [pc, #368]	@ (800d700 <__ieee754_pow+0x2a0>)
 800d590:	429d      	cmp	r5, r3
 800d592:	d908      	bls.n	800d5a6 <__ieee754_pow+0x146>
 800d594:	f1b9 0f00 	cmp.w	r9, #0
 800d598:	f280 846b 	bge.w	800de72 <__ieee754_pow+0xa12>
 800d59c:	2000      	movs	r0, #0
 800d59e:	2100      	movs	r1, #0
 800d5a0:	e77b      	b.n	800d49a <__ieee754_pow+0x3a>
 800d5a2:	2402      	movs	r4, #2
 800d5a4:	e7e8      	b.n	800d578 <__ieee754_pow+0x118>
 800d5a6:	f1b9 0f00 	cmp.w	r9, #0
 800d5aa:	f04f 0000 	mov.w	r0, #0
 800d5ae:	f04f 0100 	mov.w	r1, #0
 800d5b2:	f6bf af72 	bge.w	800d49a <__ieee754_pow+0x3a>
 800d5b6:	e9dd 0300 	ldrd	r0, r3, [sp]
 800d5ba:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800d5be:	e76c      	b.n	800d49a <__ieee754_pow+0x3a>
 800d5c0:	4a50      	ldr	r2, [pc, #320]	@ (800d704 <__ieee754_pow+0x2a4>)
 800d5c2:	4591      	cmp	r9, r2
 800d5c4:	d10a      	bne.n	800d5dc <__ieee754_pow+0x17c>
 800d5c6:	f1b8 0f00 	cmp.w	r8, #0
 800d5ca:	db07      	blt.n	800d5dc <__ieee754_pow+0x17c>
 800d5cc:	ec47 6b10 	vmov	d0, r6, r7
 800d5d0:	b011      	add	sp, #68	@ 0x44
 800d5d2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d5d6:	f001 b801 	b.w	800e5dc <__ieee754_sqrt>
 800d5da:	2400      	movs	r4, #0
 800d5dc:	ec47 6b10 	vmov	d0, r6, r7
 800d5e0:	9302      	str	r3, [sp, #8]
 800d5e2:	f000 fe85 	bl	800e2f0 <fabs>
 800d5e6:	9b02      	ldr	r3, [sp, #8]
 800d5e8:	ec51 0b10 	vmov	r0, r1, d0
 800d5ec:	bb43      	cbnz	r3, 800d640 <__ieee754_pow+0x1e0>
 800d5ee:	4b43      	ldr	r3, [pc, #268]	@ (800d6fc <__ieee754_pow+0x29c>)
 800d5f0:	f028 4240 	bic.w	r2, r8, #3221225472	@ 0xc0000000
 800d5f4:	429a      	cmp	r2, r3
 800d5f6:	d000      	beq.n	800d5fa <__ieee754_pow+0x19a>
 800d5f8:	bb15      	cbnz	r5, 800d640 <__ieee754_pow+0x1e0>
 800d5fa:	f1b9 0f00 	cmp.w	r9, #0
 800d5fe:	da05      	bge.n	800d60c <__ieee754_pow+0x1ac>
 800d600:	4602      	mov	r2, r0
 800d602:	460b      	mov	r3, r1
 800d604:	2000      	movs	r0, #0
 800d606:	493d      	ldr	r1, [pc, #244]	@ (800d6fc <__ieee754_pow+0x29c>)
 800d608:	f7f3 f990 	bl	800092c <__aeabi_ddiv>
 800d60c:	f1b8 0f00 	cmp.w	r8, #0
 800d610:	f6bf af43 	bge.w	800d49a <__ieee754_pow+0x3a>
 800d614:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 800d618:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 800d61c:	4325      	orrs	r5, r4
 800d61e:	d108      	bne.n	800d632 <__ieee754_pow+0x1d2>
 800d620:	4602      	mov	r2, r0
 800d622:	460b      	mov	r3, r1
 800d624:	4610      	mov	r0, r2
 800d626:	4619      	mov	r1, r3
 800d628:	f7f2 fe9e 	bl	8000368 <__aeabi_dsub>
 800d62c:	4602      	mov	r2, r0
 800d62e:	460b      	mov	r3, r1
 800d630:	e79e      	b.n	800d570 <__ieee754_pow+0x110>
 800d632:	2c01      	cmp	r4, #1
 800d634:	f47f af31 	bne.w	800d49a <__ieee754_pow+0x3a>
 800d638:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d63c:	4619      	mov	r1, r3
 800d63e:	e72c      	b.n	800d49a <__ieee754_pow+0x3a>
 800d640:	ea4f 73d8 	mov.w	r3, r8, lsr #31
 800d644:	3b01      	subs	r3, #1
 800d646:	ea53 0204 	orrs.w	r2, r3, r4
 800d64a:	d102      	bne.n	800d652 <__ieee754_pow+0x1f2>
 800d64c:	4632      	mov	r2, r6
 800d64e:	463b      	mov	r3, r7
 800d650:	e7e8      	b.n	800d624 <__ieee754_pow+0x1c4>
 800d652:	3c01      	subs	r4, #1
 800d654:	431c      	orrs	r4, r3
 800d656:	d016      	beq.n	800d686 <__ieee754_pow+0x226>
 800d658:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800d6e0 <__ieee754_pow+0x280>
 800d65c:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 800d660:	ed8d 7b02 	vstr	d7, [sp, #8]
 800d664:	f240 8110 	bls.w	800d888 <__ieee754_pow+0x428>
 800d668:	4b27      	ldr	r3, [pc, #156]	@ (800d708 <__ieee754_pow+0x2a8>)
 800d66a:	459a      	cmp	sl, r3
 800d66c:	4b24      	ldr	r3, [pc, #144]	@ (800d700 <__ieee754_pow+0x2a0>)
 800d66e:	d916      	bls.n	800d69e <__ieee754_pow+0x23e>
 800d670:	429d      	cmp	r5, r3
 800d672:	d80b      	bhi.n	800d68c <__ieee754_pow+0x22c>
 800d674:	f1b9 0f00 	cmp.w	r9, #0
 800d678:	da0b      	bge.n	800d692 <__ieee754_pow+0x232>
 800d67a:	2000      	movs	r0, #0
 800d67c:	b011      	add	sp, #68	@ 0x44
 800d67e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d682:	f7ff bafd 	b.w	800cc80 <__math_oflow>
 800d686:	ed9f 7b18 	vldr	d7, [pc, #96]	@ 800d6e8 <__ieee754_pow+0x288>
 800d68a:	e7e7      	b.n	800d65c <__ieee754_pow+0x1fc>
 800d68c:	f1b9 0f00 	cmp.w	r9, #0
 800d690:	dcf3      	bgt.n	800d67a <__ieee754_pow+0x21a>
 800d692:	2000      	movs	r0, #0
 800d694:	b011      	add	sp, #68	@ 0x44
 800d696:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d69a:	f7ff bae9 	b.w	800cc70 <__math_uflow>
 800d69e:	429d      	cmp	r5, r3
 800d6a0:	d20c      	bcs.n	800d6bc <__ieee754_pow+0x25c>
 800d6a2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d6a6:	2200      	movs	r2, #0
 800d6a8:	2300      	movs	r3, #0
 800d6aa:	f7f3 fa87 	bl	8000bbc <__aeabi_dcmplt>
 800d6ae:	3800      	subs	r0, #0
 800d6b0:	bf18      	it	ne
 800d6b2:	2001      	movne	r0, #1
 800d6b4:	f1b9 0f00 	cmp.w	r9, #0
 800d6b8:	daec      	bge.n	800d694 <__ieee754_pow+0x234>
 800d6ba:	e7df      	b.n	800d67c <__ieee754_pow+0x21c>
 800d6bc:	4b0f      	ldr	r3, [pc, #60]	@ (800d6fc <__ieee754_pow+0x29c>)
 800d6be:	429d      	cmp	r5, r3
 800d6c0:	f04f 0200 	mov.w	r2, #0
 800d6c4:	d922      	bls.n	800d70c <__ieee754_pow+0x2ac>
 800d6c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d6ca:	2300      	movs	r3, #0
 800d6cc:	f7f3 fa76 	bl	8000bbc <__aeabi_dcmplt>
 800d6d0:	3800      	subs	r0, #0
 800d6d2:	bf18      	it	ne
 800d6d4:	2001      	movne	r0, #1
 800d6d6:	f1b9 0f00 	cmp.w	r9, #0
 800d6da:	dccf      	bgt.n	800d67c <__ieee754_pow+0x21c>
 800d6dc:	e7da      	b.n	800d694 <__ieee754_pow+0x234>
 800d6de:	bf00      	nop
 800d6e0:	00000000 	.word	0x00000000
 800d6e4:	3ff00000 	.word	0x3ff00000
 800d6e8:	00000000 	.word	0x00000000
 800d6ec:	bff00000 	.word	0xbff00000
 800d6f0:	fff00000 	.word	0xfff00000
 800d6f4:	7ff00000 	.word	0x7ff00000
 800d6f8:	433fffff 	.word	0x433fffff
 800d6fc:	3ff00000 	.word	0x3ff00000
 800d700:	3fefffff 	.word	0x3fefffff
 800d704:	3fe00000 	.word	0x3fe00000
 800d708:	43f00000 	.word	0x43f00000
 800d70c:	4b5a      	ldr	r3, [pc, #360]	@ (800d878 <__ieee754_pow+0x418>)
 800d70e:	f7f2 fe2b 	bl	8000368 <__aeabi_dsub>
 800d712:	a351      	add	r3, pc, #324	@ (adr r3, 800d858 <__ieee754_pow+0x3f8>)
 800d714:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d718:	4604      	mov	r4, r0
 800d71a:	460d      	mov	r5, r1
 800d71c:	f7f2 ffdc 	bl	80006d8 <__aeabi_dmul>
 800d720:	a34f      	add	r3, pc, #316	@ (adr r3, 800d860 <__ieee754_pow+0x400>)
 800d722:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d726:	4606      	mov	r6, r0
 800d728:	460f      	mov	r7, r1
 800d72a:	4620      	mov	r0, r4
 800d72c:	4629      	mov	r1, r5
 800d72e:	f7f2 ffd3 	bl	80006d8 <__aeabi_dmul>
 800d732:	4b52      	ldr	r3, [pc, #328]	@ (800d87c <__ieee754_pow+0x41c>)
 800d734:	4682      	mov	sl, r0
 800d736:	468b      	mov	fp, r1
 800d738:	2200      	movs	r2, #0
 800d73a:	4620      	mov	r0, r4
 800d73c:	4629      	mov	r1, r5
 800d73e:	f7f2 ffcb 	bl	80006d8 <__aeabi_dmul>
 800d742:	4602      	mov	r2, r0
 800d744:	460b      	mov	r3, r1
 800d746:	a148      	add	r1, pc, #288	@ (adr r1, 800d868 <__ieee754_pow+0x408>)
 800d748:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d74c:	f7f2 fe0c 	bl	8000368 <__aeabi_dsub>
 800d750:	4622      	mov	r2, r4
 800d752:	462b      	mov	r3, r5
 800d754:	f7f2 ffc0 	bl	80006d8 <__aeabi_dmul>
 800d758:	4602      	mov	r2, r0
 800d75a:	460b      	mov	r3, r1
 800d75c:	2000      	movs	r0, #0
 800d75e:	4948      	ldr	r1, [pc, #288]	@ (800d880 <__ieee754_pow+0x420>)
 800d760:	f7f2 fe02 	bl	8000368 <__aeabi_dsub>
 800d764:	4622      	mov	r2, r4
 800d766:	4680      	mov	r8, r0
 800d768:	4689      	mov	r9, r1
 800d76a:	462b      	mov	r3, r5
 800d76c:	4620      	mov	r0, r4
 800d76e:	4629      	mov	r1, r5
 800d770:	f7f2 ffb2 	bl	80006d8 <__aeabi_dmul>
 800d774:	4602      	mov	r2, r0
 800d776:	460b      	mov	r3, r1
 800d778:	4640      	mov	r0, r8
 800d77a:	4649      	mov	r1, r9
 800d77c:	f7f2 ffac 	bl	80006d8 <__aeabi_dmul>
 800d780:	a33b      	add	r3, pc, #236	@ (adr r3, 800d870 <__ieee754_pow+0x410>)
 800d782:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d786:	f7f2 ffa7 	bl	80006d8 <__aeabi_dmul>
 800d78a:	4602      	mov	r2, r0
 800d78c:	460b      	mov	r3, r1
 800d78e:	4650      	mov	r0, sl
 800d790:	4659      	mov	r1, fp
 800d792:	f7f2 fde9 	bl	8000368 <__aeabi_dsub>
 800d796:	4602      	mov	r2, r0
 800d798:	460b      	mov	r3, r1
 800d79a:	4680      	mov	r8, r0
 800d79c:	4689      	mov	r9, r1
 800d79e:	4630      	mov	r0, r6
 800d7a0:	4639      	mov	r1, r7
 800d7a2:	f7f2 fde3 	bl	800036c <__adddf3>
 800d7a6:	2400      	movs	r4, #0
 800d7a8:	4632      	mov	r2, r6
 800d7aa:	463b      	mov	r3, r7
 800d7ac:	4620      	mov	r0, r4
 800d7ae:	460d      	mov	r5, r1
 800d7b0:	f7f2 fdda 	bl	8000368 <__aeabi_dsub>
 800d7b4:	4602      	mov	r2, r0
 800d7b6:	460b      	mov	r3, r1
 800d7b8:	4640      	mov	r0, r8
 800d7ba:	4649      	mov	r1, r9
 800d7bc:	f7f2 fdd4 	bl	8000368 <__aeabi_dsub>
 800d7c0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d7c4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d7c8:	2300      	movs	r3, #0
 800d7ca:	9304      	str	r3, [sp, #16]
 800d7cc:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800d7d0:	4606      	mov	r6, r0
 800d7d2:	460f      	mov	r7, r1
 800d7d4:	465b      	mov	r3, fp
 800d7d6:	4652      	mov	r2, sl
 800d7d8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d7dc:	f7f2 fdc4 	bl	8000368 <__aeabi_dsub>
 800d7e0:	4622      	mov	r2, r4
 800d7e2:	462b      	mov	r3, r5
 800d7e4:	f7f2 ff78 	bl	80006d8 <__aeabi_dmul>
 800d7e8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d7ec:	4680      	mov	r8, r0
 800d7ee:	4689      	mov	r9, r1
 800d7f0:	4630      	mov	r0, r6
 800d7f2:	4639      	mov	r1, r7
 800d7f4:	f7f2 ff70 	bl	80006d8 <__aeabi_dmul>
 800d7f8:	4602      	mov	r2, r0
 800d7fa:	460b      	mov	r3, r1
 800d7fc:	4640      	mov	r0, r8
 800d7fe:	4649      	mov	r1, r9
 800d800:	f7f2 fdb4 	bl	800036c <__adddf3>
 800d804:	465b      	mov	r3, fp
 800d806:	4606      	mov	r6, r0
 800d808:	460f      	mov	r7, r1
 800d80a:	4652      	mov	r2, sl
 800d80c:	4620      	mov	r0, r4
 800d80e:	4629      	mov	r1, r5
 800d810:	f7f2 ff62 	bl	80006d8 <__aeabi_dmul>
 800d814:	460b      	mov	r3, r1
 800d816:	4602      	mov	r2, r0
 800d818:	4680      	mov	r8, r0
 800d81a:	4689      	mov	r9, r1
 800d81c:	4630      	mov	r0, r6
 800d81e:	4639      	mov	r1, r7
 800d820:	f7f2 fda4 	bl	800036c <__adddf3>
 800d824:	4b17      	ldr	r3, [pc, #92]	@ (800d884 <__ieee754_pow+0x424>)
 800d826:	4299      	cmp	r1, r3
 800d828:	4604      	mov	r4, r0
 800d82a:	460d      	mov	r5, r1
 800d82c:	468b      	mov	fp, r1
 800d82e:	f340 820b 	ble.w	800dc48 <__ieee754_pow+0x7e8>
 800d832:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 800d836:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 800d83a:	4303      	orrs	r3, r0
 800d83c:	f000 81ea 	beq.w	800dc14 <__ieee754_pow+0x7b4>
 800d840:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d844:	2200      	movs	r2, #0
 800d846:	2300      	movs	r3, #0
 800d848:	f7f3 f9b8 	bl	8000bbc <__aeabi_dcmplt>
 800d84c:	3800      	subs	r0, #0
 800d84e:	bf18      	it	ne
 800d850:	2001      	movne	r0, #1
 800d852:	e713      	b.n	800d67c <__ieee754_pow+0x21c>
 800d854:	f3af 8000 	nop.w
 800d858:	60000000 	.word	0x60000000
 800d85c:	3ff71547 	.word	0x3ff71547
 800d860:	f85ddf44 	.word	0xf85ddf44
 800d864:	3e54ae0b 	.word	0x3e54ae0b
 800d868:	55555555 	.word	0x55555555
 800d86c:	3fd55555 	.word	0x3fd55555
 800d870:	652b82fe 	.word	0x652b82fe
 800d874:	3ff71547 	.word	0x3ff71547
 800d878:	3ff00000 	.word	0x3ff00000
 800d87c:	3fd00000 	.word	0x3fd00000
 800d880:	3fe00000 	.word	0x3fe00000
 800d884:	408fffff 	.word	0x408fffff
 800d888:	4bd5      	ldr	r3, [pc, #852]	@ (800dbe0 <__ieee754_pow+0x780>)
 800d88a:	ea08 0303 	and.w	r3, r8, r3
 800d88e:	2200      	movs	r2, #0
 800d890:	b92b      	cbnz	r3, 800d89e <__ieee754_pow+0x43e>
 800d892:	4bd4      	ldr	r3, [pc, #848]	@ (800dbe4 <__ieee754_pow+0x784>)
 800d894:	f7f2 ff20 	bl	80006d8 <__aeabi_dmul>
 800d898:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 800d89c:	468b      	mov	fp, r1
 800d89e:	ea4f 532b 	mov.w	r3, fp, asr #20
 800d8a2:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800d8a6:	4413      	add	r3, r2
 800d8a8:	930a      	str	r3, [sp, #40]	@ 0x28
 800d8aa:	4bcf      	ldr	r3, [pc, #828]	@ (800dbe8 <__ieee754_pow+0x788>)
 800d8ac:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 800d8b0:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 800d8b4:	459b      	cmp	fp, r3
 800d8b6:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800d8ba:	dd08      	ble.n	800d8ce <__ieee754_pow+0x46e>
 800d8bc:	4bcb      	ldr	r3, [pc, #812]	@ (800dbec <__ieee754_pow+0x78c>)
 800d8be:	459b      	cmp	fp, r3
 800d8c0:	f340 81a5 	ble.w	800dc0e <__ieee754_pow+0x7ae>
 800d8c4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d8c6:	3301      	adds	r3, #1
 800d8c8:	930a      	str	r3, [sp, #40]	@ 0x28
 800d8ca:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 800d8ce:	f04f 0a00 	mov.w	sl, #0
 800d8d2:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800d8d6:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d8d8:	4bc5      	ldr	r3, [pc, #788]	@ (800dbf0 <__ieee754_pow+0x790>)
 800d8da:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800d8de:	ed93 7b00 	vldr	d7, [r3]
 800d8e2:	4629      	mov	r1, r5
 800d8e4:	ec53 2b17 	vmov	r2, r3, d7
 800d8e8:	ed8d 7b06 	vstr	d7, [sp, #24]
 800d8ec:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800d8f0:	f7f2 fd3a 	bl	8000368 <__aeabi_dsub>
 800d8f4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800d8f8:	4606      	mov	r6, r0
 800d8fa:	460f      	mov	r7, r1
 800d8fc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d900:	f7f2 fd34 	bl	800036c <__adddf3>
 800d904:	4602      	mov	r2, r0
 800d906:	460b      	mov	r3, r1
 800d908:	2000      	movs	r0, #0
 800d90a:	49ba      	ldr	r1, [pc, #744]	@ (800dbf4 <__ieee754_pow+0x794>)
 800d90c:	f7f3 f80e 	bl	800092c <__aeabi_ddiv>
 800d910:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 800d914:	4602      	mov	r2, r0
 800d916:	460b      	mov	r3, r1
 800d918:	4630      	mov	r0, r6
 800d91a:	4639      	mov	r1, r7
 800d91c:	f7f2 fedc 	bl	80006d8 <__aeabi_dmul>
 800d920:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d924:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 800d928:	106d      	asrs	r5, r5, #1
 800d92a:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 800d92e:	f04f 0b00 	mov.w	fp, #0
 800d932:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 800d936:	4661      	mov	r1, ip
 800d938:	2200      	movs	r2, #0
 800d93a:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 800d93e:	4658      	mov	r0, fp
 800d940:	46e1      	mov	r9, ip
 800d942:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 800d946:	4614      	mov	r4, r2
 800d948:	461d      	mov	r5, r3
 800d94a:	f7f2 fec5 	bl	80006d8 <__aeabi_dmul>
 800d94e:	4602      	mov	r2, r0
 800d950:	460b      	mov	r3, r1
 800d952:	4630      	mov	r0, r6
 800d954:	4639      	mov	r1, r7
 800d956:	f7f2 fd07 	bl	8000368 <__aeabi_dsub>
 800d95a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d95e:	4606      	mov	r6, r0
 800d960:	460f      	mov	r7, r1
 800d962:	4620      	mov	r0, r4
 800d964:	4629      	mov	r1, r5
 800d966:	f7f2 fcff 	bl	8000368 <__aeabi_dsub>
 800d96a:	4602      	mov	r2, r0
 800d96c:	460b      	mov	r3, r1
 800d96e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800d972:	f7f2 fcf9 	bl	8000368 <__aeabi_dsub>
 800d976:	465a      	mov	r2, fp
 800d978:	464b      	mov	r3, r9
 800d97a:	f7f2 fead 	bl	80006d8 <__aeabi_dmul>
 800d97e:	4602      	mov	r2, r0
 800d980:	460b      	mov	r3, r1
 800d982:	4630      	mov	r0, r6
 800d984:	4639      	mov	r1, r7
 800d986:	f7f2 fcef 	bl	8000368 <__aeabi_dsub>
 800d98a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800d98e:	f7f2 fea3 	bl	80006d8 <__aeabi_dmul>
 800d992:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d996:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800d99a:	4610      	mov	r0, r2
 800d99c:	4619      	mov	r1, r3
 800d99e:	f7f2 fe9b 	bl	80006d8 <__aeabi_dmul>
 800d9a2:	a37d      	add	r3, pc, #500	@ (adr r3, 800db98 <__ieee754_pow+0x738>)
 800d9a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9a8:	4604      	mov	r4, r0
 800d9aa:	460d      	mov	r5, r1
 800d9ac:	f7f2 fe94 	bl	80006d8 <__aeabi_dmul>
 800d9b0:	a37b      	add	r3, pc, #492	@ (adr r3, 800dba0 <__ieee754_pow+0x740>)
 800d9b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9b6:	f7f2 fcd9 	bl	800036c <__adddf3>
 800d9ba:	4622      	mov	r2, r4
 800d9bc:	462b      	mov	r3, r5
 800d9be:	f7f2 fe8b 	bl	80006d8 <__aeabi_dmul>
 800d9c2:	a379      	add	r3, pc, #484	@ (adr r3, 800dba8 <__ieee754_pow+0x748>)
 800d9c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9c8:	f7f2 fcd0 	bl	800036c <__adddf3>
 800d9cc:	4622      	mov	r2, r4
 800d9ce:	462b      	mov	r3, r5
 800d9d0:	f7f2 fe82 	bl	80006d8 <__aeabi_dmul>
 800d9d4:	a376      	add	r3, pc, #472	@ (adr r3, 800dbb0 <__ieee754_pow+0x750>)
 800d9d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9da:	f7f2 fcc7 	bl	800036c <__adddf3>
 800d9de:	4622      	mov	r2, r4
 800d9e0:	462b      	mov	r3, r5
 800d9e2:	f7f2 fe79 	bl	80006d8 <__aeabi_dmul>
 800d9e6:	a374      	add	r3, pc, #464	@ (adr r3, 800dbb8 <__ieee754_pow+0x758>)
 800d9e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9ec:	f7f2 fcbe 	bl	800036c <__adddf3>
 800d9f0:	4622      	mov	r2, r4
 800d9f2:	462b      	mov	r3, r5
 800d9f4:	f7f2 fe70 	bl	80006d8 <__aeabi_dmul>
 800d9f8:	a371      	add	r3, pc, #452	@ (adr r3, 800dbc0 <__ieee754_pow+0x760>)
 800d9fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9fe:	f7f2 fcb5 	bl	800036c <__adddf3>
 800da02:	4622      	mov	r2, r4
 800da04:	4606      	mov	r6, r0
 800da06:	460f      	mov	r7, r1
 800da08:	462b      	mov	r3, r5
 800da0a:	4620      	mov	r0, r4
 800da0c:	4629      	mov	r1, r5
 800da0e:	f7f2 fe63 	bl	80006d8 <__aeabi_dmul>
 800da12:	4602      	mov	r2, r0
 800da14:	460b      	mov	r3, r1
 800da16:	4630      	mov	r0, r6
 800da18:	4639      	mov	r1, r7
 800da1a:	f7f2 fe5d 	bl	80006d8 <__aeabi_dmul>
 800da1e:	465a      	mov	r2, fp
 800da20:	4604      	mov	r4, r0
 800da22:	460d      	mov	r5, r1
 800da24:	464b      	mov	r3, r9
 800da26:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800da2a:	f7f2 fc9f 	bl	800036c <__adddf3>
 800da2e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800da32:	f7f2 fe51 	bl	80006d8 <__aeabi_dmul>
 800da36:	4622      	mov	r2, r4
 800da38:	462b      	mov	r3, r5
 800da3a:	f7f2 fc97 	bl	800036c <__adddf3>
 800da3e:	465a      	mov	r2, fp
 800da40:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800da44:	464b      	mov	r3, r9
 800da46:	4658      	mov	r0, fp
 800da48:	4649      	mov	r1, r9
 800da4a:	f7f2 fe45 	bl	80006d8 <__aeabi_dmul>
 800da4e:	4b6a      	ldr	r3, [pc, #424]	@ (800dbf8 <__ieee754_pow+0x798>)
 800da50:	2200      	movs	r2, #0
 800da52:	4606      	mov	r6, r0
 800da54:	460f      	mov	r7, r1
 800da56:	f7f2 fc89 	bl	800036c <__adddf3>
 800da5a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800da5e:	f7f2 fc85 	bl	800036c <__adddf3>
 800da62:	46d8      	mov	r8, fp
 800da64:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 800da68:	460d      	mov	r5, r1
 800da6a:	465a      	mov	r2, fp
 800da6c:	460b      	mov	r3, r1
 800da6e:	4640      	mov	r0, r8
 800da70:	4649      	mov	r1, r9
 800da72:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 800da76:	f7f2 fe2f 	bl	80006d8 <__aeabi_dmul>
 800da7a:	465c      	mov	r4, fp
 800da7c:	4680      	mov	r8, r0
 800da7e:	4689      	mov	r9, r1
 800da80:	4b5d      	ldr	r3, [pc, #372]	@ (800dbf8 <__ieee754_pow+0x798>)
 800da82:	2200      	movs	r2, #0
 800da84:	4620      	mov	r0, r4
 800da86:	4629      	mov	r1, r5
 800da88:	f7f2 fc6e 	bl	8000368 <__aeabi_dsub>
 800da8c:	4632      	mov	r2, r6
 800da8e:	463b      	mov	r3, r7
 800da90:	f7f2 fc6a 	bl	8000368 <__aeabi_dsub>
 800da94:	4602      	mov	r2, r0
 800da96:	460b      	mov	r3, r1
 800da98:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800da9c:	f7f2 fc64 	bl	8000368 <__aeabi_dsub>
 800daa0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800daa4:	f7f2 fe18 	bl	80006d8 <__aeabi_dmul>
 800daa8:	4622      	mov	r2, r4
 800daaa:	4606      	mov	r6, r0
 800daac:	460f      	mov	r7, r1
 800daae:	462b      	mov	r3, r5
 800dab0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800dab4:	f7f2 fe10 	bl	80006d8 <__aeabi_dmul>
 800dab8:	4602      	mov	r2, r0
 800daba:	460b      	mov	r3, r1
 800dabc:	4630      	mov	r0, r6
 800dabe:	4639      	mov	r1, r7
 800dac0:	f7f2 fc54 	bl	800036c <__adddf3>
 800dac4:	4606      	mov	r6, r0
 800dac6:	460f      	mov	r7, r1
 800dac8:	4602      	mov	r2, r0
 800daca:	460b      	mov	r3, r1
 800dacc:	4640      	mov	r0, r8
 800dace:	4649      	mov	r1, r9
 800dad0:	f7f2 fc4c 	bl	800036c <__adddf3>
 800dad4:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 800dad8:	a33b      	add	r3, pc, #236	@ (adr r3, 800dbc8 <__ieee754_pow+0x768>)
 800dada:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dade:	4658      	mov	r0, fp
 800dae0:	e9cd bc08 	strd	fp, ip, [sp, #32]
 800dae4:	460d      	mov	r5, r1
 800dae6:	f7f2 fdf7 	bl	80006d8 <__aeabi_dmul>
 800daea:	465c      	mov	r4, fp
 800daec:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800daf0:	4642      	mov	r2, r8
 800daf2:	464b      	mov	r3, r9
 800daf4:	4620      	mov	r0, r4
 800daf6:	4629      	mov	r1, r5
 800daf8:	f7f2 fc36 	bl	8000368 <__aeabi_dsub>
 800dafc:	4602      	mov	r2, r0
 800dafe:	460b      	mov	r3, r1
 800db00:	4630      	mov	r0, r6
 800db02:	4639      	mov	r1, r7
 800db04:	f7f2 fc30 	bl	8000368 <__aeabi_dsub>
 800db08:	a331      	add	r3, pc, #196	@ (adr r3, 800dbd0 <__ieee754_pow+0x770>)
 800db0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db0e:	f7f2 fde3 	bl	80006d8 <__aeabi_dmul>
 800db12:	a331      	add	r3, pc, #196	@ (adr r3, 800dbd8 <__ieee754_pow+0x778>)
 800db14:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db18:	4606      	mov	r6, r0
 800db1a:	460f      	mov	r7, r1
 800db1c:	4620      	mov	r0, r4
 800db1e:	4629      	mov	r1, r5
 800db20:	f7f2 fdda 	bl	80006d8 <__aeabi_dmul>
 800db24:	4602      	mov	r2, r0
 800db26:	460b      	mov	r3, r1
 800db28:	4630      	mov	r0, r6
 800db2a:	4639      	mov	r1, r7
 800db2c:	f7f2 fc1e 	bl	800036c <__adddf3>
 800db30:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800db32:	4b32      	ldr	r3, [pc, #200]	@ (800dbfc <__ieee754_pow+0x79c>)
 800db34:	4413      	add	r3, r2
 800db36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db3a:	f7f2 fc17 	bl	800036c <__adddf3>
 800db3e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800db42:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800db44:	f7f2 fd5e 	bl	8000604 <__aeabi_i2d>
 800db48:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800db4a:	4b2d      	ldr	r3, [pc, #180]	@ (800dc00 <__ieee754_pow+0x7a0>)
 800db4c:	4413      	add	r3, r2
 800db4e:	e9d3 8900 	ldrd	r8, r9, [r3]
 800db52:	4606      	mov	r6, r0
 800db54:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800db58:	460f      	mov	r7, r1
 800db5a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800db5e:	f7f2 fc05 	bl	800036c <__adddf3>
 800db62:	4642      	mov	r2, r8
 800db64:	464b      	mov	r3, r9
 800db66:	f7f2 fc01 	bl	800036c <__adddf3>
 800db6a:	4632      	mov	r2, r6
 800db6c:	463b      	mov	r3, r7
 800db6e:	f7f2 fbfd 	bl	800036c <__adddf3>
 800db72:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 800db76:	4632      	mov	r2, r6
 800db78:	463b      	mov	r3, r7
 800db7a:	4658      	mov	r0, fp
 800db7c:	460d      	mov	r5, r1
 800db7e:	f7f2 fbf3 	bl	8000368 <__aeabi_dsub>
 800db82:	4642      	mov	r2, r8
 800db84:	464b      	mov	r3, r9
 800db86:	f7f2 fbef 	bl	8000368 <__aeabi_dsub>
 800db8a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800db8e:	f7f2 fbeb 	bl	8000368 <__aeabi_dsub>
 800db92:	465c      	mov	r4, fp
 800db94:	e036      	b.n	800dc04 <__ieee754_pow+0x7a4>
 800db96:	bf00      	nop
 800db98:	4a454eef 	.word	0x4a454eef
 800db9c:	3fca7e28 	.word	0x3fca7e28
 800dba0:	93c9db65 	.word	0x93c9db65
 800dba4:	3fcd864a 	.word	0x3fcd864a
 800dba8:	a91d4101 	.word	0xa91d4101
 800dbac:	3fd17460 	.word	0x3fd17460
 800dbb0:	518f264d 	.word	0x518f264d
 800dbb4:	3fd55555 	.word	0x3fd55555
 800dbb8:	db6fabff 	.word	0xdb6fabff
 800dbbc:	3fdb6db6 	.word	0x3fdb6db6
 800dbc0:	33333303 	.word	0x33333303
 800dbc4:	3fe33333 	.word	0x3fe33333
 800dbc8:	e0000000 	.word	0xe0000000
 800dbcc:	3feec709 	.word	0x3feec709
 800dbd0:	dc3a03fd 	.word	0xdc3a03fd
 800dbd4:	3feec709 	.word	0x3feec709
 800dbd8:	145b01f5 	.word	0x145b01f5
 800dbdc:	be3e2fe0 	.word	0xbe3e2fe0
 800dbe0:	7ff00000 	.word	0x7ff00000
 800dbe4:	43400000 	.word	0x43400000
 800dbe8:	0003988e 	.word	0x0003988e
 800dbec:	000bb679 	.word	0x000bb679
 800dbf0:	080299d0 	.word	0x080299d0
 800dbf4:	3ff00000 	.word	0x3ff00000
 800dbf8:	40080000 	.word	0x40080000
 800dbfc:	080299b0 	.word	0x080299b0
 800dc00:	080299c0 	.word	0x080299c0
 800dc04:	4602      	mov	r2, r0
 800dc06:	460b      	mov	r3, r1
 800dc08:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800dc0c:	e5d6      	b.n	800d7bc <__ieee754_pow+0x35c>
 800dc0e:	f04f 0a01 	mov.w	sl, #1
 800dc12:	e65e      	b.n	800d8d2 <__ieee754_pow+0x472>
 800dc14:	a3b5      	add	r3, pc, #724	@ (adr r3, 800deec <__ieee754_pow+0xa8c>)
 800dc16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc1a:	4630      	mov	r0, r6
 800dc1c:	4639      	mov	r1, r7
 800dc1e:	f7f2 fba5 	bl	800036c <__adddf3>
 800dc22:	4642      	mov	r2, r8
 800dc24:	e9cd 0100 	strd	r0, r1, [sp]
 800dc28:	464b      	mov	r3, r9
 800dc2a:	4620      	mov	r0, r4
 800dc2c:	4629      	mov	r1, r5
 800dc2e:	f7f2 fb9b 	bl	8000368 <__aeabi_dsub>
 800dc32:	4602      	mov	r2, r0
 800dc34:	460b      	mov	r3, r1
 800dc36:	e9dd 0100 	ldrd	r0, r1, [sp]
 800dc3a:	f7f2 ffdd 	bl	8000bf8 <__aeabi_dcmpgt>
 800dc3e:	2800      	cmp	r0, #0
 800dc40:	f47f adfe 	bne.w	800d840 <__ieee754_pow+0x3e0>
 800dc44:	4ba2      	ldr	r3, [pc, #648]	@ (800ded0 <__ieee754_pow+0xa70>)
 800dc46:	e022      	b.n	800dc8e <__ieee754_pow+0x82e>
 800dc48:	4ca2      	ldr	r4, [pc, #648]	@ (800ded4 <__ieee754_pow+0xa74>)
 800dc4a:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800dc4e:	42a3      	cmp	r3, r4
 800dc50:	d919      	bls.n	800dc86 <__ieee754_pow+0x826>
 800dc52:	4ba1      	ldr	r3, [pc, #644]	@ (800ded8 <__ieee754_pow+0xa78>)
 800dc54:	440b      	add	r3, r1
 800dc56:	4303      	orrs	r3, r0
 800dc58:	d009      	beq.n	800dc6e <__ieee754_pow+0x80e>
 800dc5a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800dc5e:	2200      	movs	r2, #0
 800dc60:	2300      	movs	r3, #0
 800dc62:	f7f2 ffab 	bl	8000bbc <__aeabi_dcmplt>
 800dc66:	3800      	subs	r0, #0
 800dc68:	bf18      	it	ne
 800dc6a:	2001      	movne	r0, #1
 800dc6c:	e512      	b.n	800d694 <__ieee754_pow+0x234>
 800dc6e:	4642      	mov	r2, r8
 800dc70:	464b      	mov	r3, r9
 800dc72:	f7f2 fb79 	bl	8000368 <__aeabi_dsub>
 800dc76:	4632      	mov	r2, r6
 800dc78:	463b      	mov	r3, r7
 800dc7a:	f7f2 ffb3 	bl	8000be4 <__aeabi_dcmpge>
 800dc7e:	2800      	cmp	r0, #0
 800dc80:	d1eb      	bne.n	800dc5a <__ieee754_pow+0x7fa>
 800dc82:	4b96      	ldr	r3, [pc, #600]	@ (800dedc <__ieee754_pow+0xa7c>)
 800dc84:	e003      	b.n	800dc8e <__ieee754_pow+0x82e>
 800dc86:	4a96      	ldr	r2, [pc, #600]	@ (800dee0 <__ieee754_pow+0xa80>)
 800dc88:	4293      	cmp	r3, r2
 800dc8a:	f240 80e7 	bls.w	800de5c <__ieee754_pow+0x9fc>
 800dc8e:	151b      	asrs	r3, r3, #20
 800dc90:	f2a3 33fe 	subw	r3, r3, #1022	@ 0x3fe
 800dc94:	f44f 1a80 	mov.w	sl, #1048576	@ 0x100000
 800dc98:	fa4a fa03 	asr.w	sl, sl, r3
 800dc9c:	44da      	add	sl, fp
 800dc9e:	f3ca 510a 	ubfx	r1, sl, #20, #11
 800dca2:	4890      	ldr	r0, [pc, #576]	@ (800dee4 <__ieee754_pow+0xa84>)
 800dca4:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 800dca8:	4108      	asrs	r0, r1
 800dcaa:	ea00 030a 	and.w	r3, r0, sl
 800dcae:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800dcb2:	f1c1 0114 	rsb	r1, r1, #20
 800dcb6:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 800dcba:	fa4a fa01 	asr.w	sl, sl, r1
 800dcbe:	f1bb 0f00 	cmp.w	fp, #0
 800dcc2:	4640      	mov	r0, r8
 800dcc4:	4649      	mov	r1, r9
 800dcc6:	f04f 0200 	mov.w	r2, #0
 800dcca:	bfb8      	it	lt
 800dccc:	f1ca 0a00 	rsblt	sl, sl, #0
 800dcd0:	f7f2 fb4a 	bl	8000368 <__aeabi_dsub>
 800dcd4:	4680      	mov	r8, r0
 800dcd6:	4689      	mov	r9, r1
 800dcd8:	4632      	mov	r2, r6
 800dcda:	463b      	mov	r3, r7
 800dcdc:	4640      	mov	r0, r8
 800dcde:	4649      	mov	r1, r9
 800dce0:	f7f2 fb44 	bl	800036c <__adddf3>
 800dce4:	2400      	movs	r4, #0
 800dce6:	a36a      	add	r3, pc, #424	@ (adr r3, 800de90 <__ieee754_pow+0xa30>)
 800dce8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dcec:	4620      	mov	r0, r4
 800dcee:	460d      	mov	r5, r1
 800dcf0:	f7f2 fcf2 	bl	80006d8 <__aeabi_dmul>
 800dcf4:	4642      	mov	r2, r8
 800dcf6:	e9cd 0100 	strd	r0, r1, [sp]
 800dcfa:	464b      	mov	r3, r9
 800dcfc:	4620      	mov	r0, r4
 800dcfe:	4629      	mov	r1, r5
 800dd00:	f7f2 fb32 	bl	8000368 <__aeabi_dsub>
 800dd04:	4602      	mov	r2, r0
 800dd06:	460b      	mov	r3, r1
 800dd08:	4630      	mov	r0, r6
 800dd0a:	4639      	mov	r1, r7
 800dd0c:	f7f2 fb2c 	bl	8000368 <__aeabi_dsub>
 800dd10:	a361      	add	r3, pc, #388	@ (adr r3, 800de98 <__ieee754_pow+0xa38>)
 800dd12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd16:	f7f2 fcdf 	bl	80006d8 <__aeabi_dmul>
 800dd1a:	a361      	add	r3, pc, #388	@ (adr r3, 800dea0 <__ieee754_pow+0xa40>)
 800dd1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd20:	4680      	mov	r8, r0
 800dd22:	4689      	mov	r9, r1
 800dd24:	4620      	mov	r0, r4
 800dd26:	4629      	mov	r1, r5
 800dd28:	f7f2 fcd6 	bl	80006d8 <__aeabi_dmul>
 800dd2c:	4602      	mov	r2, r0
 800dd2e:	460b      	mov	r3, r1
 800dd30:	4640      	mov	r0, r8
 800dd32:	4649      	mov	r1, r9
 800dd34:	f7f2 fb1a 	bl	800036c <__adddf3>
 800dd38:	4604      	mov	r4, r0
 800dd3a:	460d      	mov	r5, r1
 800dd3c:	4602      	mov	r2, r0
 800dd3e:	460b      	mov	r3, r1
 800dd40:	e9dd 0100 	ldrd	r0, r1, [sp]
 800dd44:	f7f2 fb12 	bl	800036c <__adddf3>
 800dd48:	e9dd 2300 	ldrd	r2, r3, [sp]
 800dd4c:	4680      	mov	r8, r0
 800dd4e:	4689      	mov	r9, r1
 800dd50:	f7f2 fb0a 	bl	8000368 <__aeabi_dsub>
 800dd54:	4602      	mov	r2, r0
 800dd56:	460b      	mov	r3, r1
 800dd58:	4620      	mov	r0, r4
 800dd5a:	4629      	mov	r1, r5
 800dd5c:	f7f2 fb04 	bl	8000368 <__aeabi_dsub>
 800dd60:	4642      	mov	r2, r8
 800dd62:	4606      	mov	r6, r0
 800dd64:	460f      	mov	r7, r1
 800dd66:	464b      	mov	r3, r9
 800dd68:	4640      	mov	r0, r8
 800dd6a:	4649      	mov	r1, r9
 800dd6c:	f7f2 fcb4 	bl	80006d8 <__aeabi_dmul>
 800dd70:	a34d      	add	r3, pc, #308	@ (adr r3, 800dea8 <__ieee754_pow+0xa48>)
 800dd72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd76:	4604      	mov	r4, r0
 800dd78:	460d      	mov	r5, r1
 800dd7a:	f7f2 fcad 	bl	80006d8 <__aeabi_dmul>
 800dd7e:	a34c      	add	r3, pc, #304	@ (adr r3, 800deb0 <__ieee754_pow+0xa50>)
 800dd80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd84:	f7f2 faf0 	bl	8000368 <__aeabi_dsub>
 800dd88:	4622      	mov	r2, r4
 800dd8a:	462b      	mov	r3, r5
 800dd8c:	f7f2 fca4 	bl	80006d8 <__aeabi_dmul>
 800dd90:	a349      	add	r3, pc, #292	@ (adr r3, 800deb8 <__ieee754_pow+0xa58>)
 800dd92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd96:	f7f2 fae9 	bl	800036c <__adddf3>
 800dd9a:	4622      	mov	r2, r4
 800dd9c:	462b      	mov	r3, r5
 800dd9e:	f7f2 fc9b 	bl	80006d8 <__aeabi_dmul>
 800dda2:	a347      	add	r3, pc, #284	@ (adr r3, 800dec0 <__ieee754_pow+0xa60>)
 800dda4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dda8:	f7f2 fade 	bl	8000368 <__aeabi_dsub>
 800ddac:	4622      	mov	r2, r4
 800ddae:	462b      	mov	r3, r5
 800ddb0:	f7f2 fc92 	bl	80006d8 <__aeabi_dmul>
 800ddb4:	a344      	add	r3, pc, #272	@ (adr r3, 800dec8 <__ieee754_pow+0xa68>)
 800ddb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddba:	f7f2 fad7 	bl	800036c <__adddf3>
 800ddbe:	4622      	mov	r2, r4
 800ddc0:	462b      	mov	r3, r5
 800ddc2:	f7f2 fc89 	bl	80006d8 <__aeabi_dmul>
 800ddc6:	4602      	mov	r2, r0
 800ddc8:	460b      	mov	r3, r1
 800ddca:	4640      	mov	r0, r8
 800ddcc:	4649      	mov	r1, r9
 800ddce:	f7f2 facb 	bl	8000368 <__aeabi_dsub>
 800ddd2:	4604      	mov	r4, r0
 800ddd4:	460d      	mov	r5, r1
 800ddd6:	4602      	mov	r2, r0
 800ddd8:	460b      	mov	r3, r1
 800ddda:	4640      	mov	r0, r8
 800dddc:	4649      	mov	r1, r9
 800ddde:	f7f2 fc7b 	bl	80006d8 <__aeabi_dmul>
 800dde2:	2200      	movs	r2, #0
 800dde4:	e9cd 0100 	strd	r0, r1, [sp]
 800dde8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800ddec:	4620      	mov	r0, r4
 800ddee:	4629      	mov	r1, r5
 800ddf0:	f7f2 faba 	bl	8000368 <__aeabi_dsub>
 800ddf4:	4602      	mov	r2, r0
 800ddf6:	460b      	mov	r3, r1
 800ddf8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ddfc:	f7f2 fd96 	bl	800092c <__aeabi_ddiv>
 800de00:	4632      	mov	r2, r6
 800de02:	4604      	mov	r4, r0
 800de04:	460d      	mov	r5, r1
 800de06:	463b      	mov	r3, r7
 800de08:	4640      	mov	r0, r8
 800de0a:	4649      	mov	r1, r9
 800de0c:	f7f2 fc64 	bl	80006d8 <__aeabi_dmul>
 800de10:	4632      	mov	r2, r6
 800de12:	463b      	mov	r3, r7
 800de14:	f7f2 faaa 	bl	800036c <__adddf3>
 800de18:	4602      	mov	r2, r0
 800de1a:	460b      	mov	r3, r1
 800de1c:	4620      	mov	r0, r4
 800de1e:	4629      	mov	r1, r5
 800de20:	f7f2 faa2 	bl	8000368 <__aeabi_dsub>
 800de24:	4642      	mov	r2, r8
 800de26:	464b      	mov	r3, r9
 800de28:	f7f2 fa9e 	bl	8000368 <__aeabi_dsub>
 800de2c:	460b      	mov	r3, r1
 800de2e:	4602      	mov	r2, r0
 800de30:	492d      	ldr	r1, [pc, #180]	@ (800dee8 <__ieee754_pow+0xa88>)
 800de32:	2000      	movs	r0, #0
 800de34:	f7f2 fa98 	bl	8000368 <__aeabi_dsub>
 800de38:	ec41 0b10 	vmov	d0, r0, r1
 800de3c:	ee10 3a90 	vmov	r3, s1
 800de40:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800de44:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800de48:	da0b      	bge.n	800de62 <__ieee754_pow+0xa02>
 800de4a:	4650      	mov	r0, sl
 800de4c:	f000 fb4c 	bl	800e4e8 <scalbn>
 800de50:	ec51 0b10 	vmov	r0, r1, d0
 800de54:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800de58:	f7ff bb6d 	b.w	800d536 <__ieee754_pow+0xd6>
 800de5c:	f8dd a010 	ldr.w	sl, [sp, #16]
 800de60:	e73a      	b.n	800dcd8 <__ieee754_pow+0x878>
 800de62:	ec51 0b10 	vmov	r0, r1, d0
 800de66:	4619      	mov	r1, r3
 800de68:	e7f4      	b.n	800de54 <__ieee754_pow+0x9f4>
 800de6a:	491f      	ldr	r1, [pc, #124]	@ (800dee8 <__ieee754_pow+0xa88>)
 800de6c:	2000      	movs	r0, #0
 800de6e:	f7ff bb14 	b.w	800d49a <__ieee754_pow+0x3a>
 800de72:	e9dd 0100 	ldrd	r0, r1, [sp]
 800de76:	f7ff bb10 	b.w	800d49a <__ieee754_pow+0x3a>
 800de7a:	4630      	mov	r0, r6
 800de7c:	4639      	mov	r1, r7
 800de7e:	f7ff bb0c 	b.w	800d49a <__ieee754_pow+0x3a>
 800de82:	460c      	mov	r4, r1
 800de84:	f7ff bb69 	b.w	800d55a <__ieee754_pow+0xfa>
 800de88:	2400      	movs	r4, #0
 800de8a:	f7ff bb4b 	b.w	800d524 <__ieee754_pow+0xc4>
 800de8e:	bf00      	nop
 800de90:	00000000 	.word	0x00000000
 800de94:	3fe62e43 	.word	0x3fe62e43
 800de98:	fefa39ef 	.word	0xfefa39ef
 800de9c:	3fe62e42 	.word	0x3fe62e42
 800dea0:	0ca86c39 	.word	0x0ca86c39
 800dea4:	be205c61 	.word	0xbe205c61
 800dea8:	72bea4d0 	.word	0x72bea4d0
 800deac:	3e663769 	.word	0x3e663769
 800deb0:	c5d26bf1 	.word	0xc5d26bf1
 800deb4:	3ebbbd41 	.word	0x3ebbbd41
 800deb8:	af25de2c 	.word	0xaf25de2c
 800debc:	3f11566a 	.word	0x3f11566a
 800dec0:	16bebd93 	.word	0x16bebd93
 800dec4:	3f66c16c 	.word	0x3f66c16c
 800dec8:	5555553e 	.word	0x5555553e
 800decc:	3fc55555 	.word	0x3fc55555
 800ded0:	40900000 	.word	0x40900000
 800ded4:	4090cbff 	.word	0x4090cbff
 800ded8:	3f6f3400 	.word	0x3f6f3400
 800dedc:	4090cc00 	.word	0x4090cc00
 800dee0:	3fe00000 	.word	0x3fe00000
 800dee4:	fff00000 	.word	0xfff00000
 800dee8:	3ff00000 	.word	0x3ff00000
 800deec:	652b82fe 	.word	0x652b82fe
 800def0:	3c971547 	.word	0x3c971547
 800def4:	00000000 	.word	0x00000000

0800def8 <__ieee754_rem_pio2>:
 800def8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800defc:	ec57 6b10 	vmov	r6, r7, d0
 800df00:	4bc5      	ldr	r3, [pc, #788]	@ (800e218 <__ieee754_rem_pio2+0x320>)
 800df02:	b08d      	sub	sp, #52	@ 0x34
 800df04:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800df08:	4598      	cmp	r8, r3
 800df0a:	4604      	mov	r4, r0
 800df0c:	9704      	str	r7, [sp, #16]
 800df0e:	d807      	bhi.n	800df20 <__ieee754_rem_pio2+0x28>
 800df10:	2200      	movs	r2, #0
 800df12:	2300      	movs	r3, #0
 800df14:	ed80 0b00 	vstr	d0, [r0]
 800df18:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800df1c:	2500      	movs	r5, #0
 800df1e:	e028      	b.n	800df72 <__ieee754_rem_pio2+0x7a>
 800df20:	4bbe      	ldr	r3, [pc, #760]	@ (800e21c <__ieee754_rem_pio2+0x324>)
 800df22:	4598      	cmp	r8, r3
 800df24:	d878      	bhi.n	800e018 <__ieee754_rem_pio2+0x120>
 800df26:	9b04      	ldr	r3, [sp, #16]
 800df28:	4dbd      	ldr	r5, [pc, #756]	@ (800e220 <__ieee754_rem_pio2+0x328>)
 800df2a:	2b00      	cmp	r3, #0
 800df2c:	4630      	mov	r0, r6
 800df2e:	a3ac      	add	r3, pc, #688	@ (adr r3, 800e1e0 <__ieee754_rem_pio2+0x2e8>)
 800df30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df34:	4639      	mov	r1, r7
 800df36:	dd38      	ble.n	800dfaa <__ieee754_rem_pio2+0xb2>
 800df38:	f7f2 fa16 	bl	8000368 <__aeabi_dsub>
 800df3c:	45a8      	cmp	r8, r5
 800df3e:	4606      	mov	r6, r0
 800df40:	460f      	mov	r7, r1
 800df42:	d01a      	beq.n	800df7a <__ieee754_rem_pio2+0x82>
 800df44:	a3a8      	add	r3, pc, #672	@ (adr r3, 800e1e8 <__ieee754_rem_pio2+0x2f0>)
 800df46:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df4a:	f7f2 fa0d 	bl	8000368 <__aeabi_dsub>
 800df4e:	4602      	mov	r2, r0
 800df50:	460b      	mov	r3, r1
 800df52:	4680      	mov	r8, r0
 800df54:	4689      	mov	r9, r1
 800df56:	4630      	mov	r0, r6
 800df58:	4639      	mov	r1, r7
 800df5a:	f7f2 fa05 	bl	8000368 <__aeabi_dsub>
 800df5e:	a3a2      	add	r3, pc, #648	@ (adr r3, 800e1e8 <__ieee754_rem_pio2+0x2f0>)
 800df60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df64:	f7f2 fa00 	bl	8000368 <__aeabi_dsub>
 800df68:	e9c4 8900 	strd	r8, r9, [r4]
 800df6c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800df70:	2501      	movs	r5, #1
 800df72:	4628      	mov	r0, r5
 800df74:	b00d      	add	sp, #52	@ 0x34
 800df76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800df7a:	a39d      	add	r3, pc, #628	@ (adr r3, 800e1f0 <__ieee754_rem_pio2+0x2f8>)
 800df7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df80:	f7f2 f9f2 	bl	8000368 <__aeabi_dsub>
 800df84:	a39c      	add	r3, pc, #624	@ (adr r3, 800e1f8 <__ieee754_rem_pio2+0x300>)
 800df86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df8a:	4606      	mov	r6, r0
 800df8c:	460f      	mov	r7, r1
 800df8e:	f7f2 f9eb 	bl	8000368 <__aeabi_dsub>
 800df92:	4602      	mov	r2, r0
 800df94:	460b      	mov	r3, r1
 800df96:	4680      	mov	r8, r0
 800df98:	4689      	mov	r9, r1
 800df9a:	4630      	mov	r0, r6
 800df9c:	4639      	mov	r1, r7
 800df9e:	f7f2 f9e3 	bl	8000368 <__aeabi_dsub>
 800dfa2:	a395      	add	r3, pc, #596	@ (adr r3, 800e1f8 <__ieee754_rem_pio2+0x300>)
 800dfa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dfa8:	e7dc      	b.n	800df64 <__ieee754_rem_pio2+0x6c>
 800dfaa:	f7f2 f9df 	bl	800036c <__adddf3>
 800dfae:	45a8      	cmp	r8, r5
 800dfb0:	4606      	mov	r6, r0
 800dfb2:	460f      	mov	r7, r1
 800dfb4:	d018      	beq.n	800dfe8 <__ieee754_rem_pio2+0xf0>
 800dfb6:	a38c      	add	r3, pc, #560	@ (adr r3, 800e1e8 <__ieee754_rem_pio2+0x2f0>)
 800dfb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dfbc:	f7f2 f9d6 	bl	800036c <__adddf3>
 800dfc0:	4602      	mov	r2, r0
 800dfc2:	460b      	mov	r3, r1
 800dfc4:	4680      	mov	r8, r0
 800dfc6:	4689      	mov	r9, r1
 800dfc8:	4630      	mov	r0, r6
 800dfca:	4639      	mov	r1, r7
 800dfcc:	f7f2 f9cc 	bl	8000368 <__aeabi_dsub>
 800dfd0:	a385      	add	r3, pc, #532	@ (adr r3, 800e1e8 <__ieee754_rem_pio2+0x2f0>)
 800dfd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dfd6:	f7f2 f9c9 	bl	800036c <__adddf3>
 800dfda:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800dfde:	e9c4 8900 	strd	r8, r9, [r4]
 800dfe2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800dfe6:	e7c4      	b.n	800df72 <__ieee754_rem_pio2+0x7a>
 800dfe8:	a381      	add	r3, pc, #516	@ (adr r3, 800e1f0 <__ieee754_rem_pio2+0x2f8>)
 800dfea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dfee:	f7f2 f9bd 	bl	800036c <__adddf3>
 800dff2:	a381      	add	r3, pc, #516	@ (adr r3, 800e1f8 <__ieee754_rem_pio2+0x300>)
 800dff4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dff8:	4606      	mov	r6, r0
 800dffa:	460f      	mov	r7, r1
 800dffc:	f7f2 f9b6 	bl	800036c <__adddf3>
 800e000:	4602      	mov	r2, r0
 800e002:	460b      	mov	r3, r1
 800e004:	4680      	mov	r8, r0
 800e006:	4689      	mov	r9, r1
 800e008:	4630      	mov	r0, r6
 800e00a:	4639      	mov	r1, r7
 800e00c:	f7f2 f9ac 	bl	8000368 <__aeabi_dsub>
 800e010:	a379      	add	r3, pc, #484	@ (adr r3, 800e1f8 <__ieee754_rem_pio2+0x300>)
 800e012:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e016:	e7de      	b.n	800dfd6 <__ieee754_rem_pio2+0xde>
 800e018:	4b82      	ldr	r3, [pc, #520]	@ (800e224 <__ieee754_rem_pio2+0x32c>)
 800e01a:	4598      	cmp	r8, r3
 800e01c:	f200 80d1 	bhi.w	800e1c2 <__ieee754_rem_pio2+0x2ca>
 800e020:	f000 f966 	bl	800e2f0 <fabs>
 800e024:	ec57 6b10 	vmov	r6, r7, d0
 800e028:	a375      	add	r3, pc, #468	@ (adr r3, 800e200 <__ieee754_rem_pio2+0x308>)
 800e02a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e02e:	4630      	mov	r0, r6
 800e030:	4639      	mov	r1, r7
 800e032:	f7f2 fb51 	bl	80006d8 <__aeabi_dmul>
 800e036:	4b7c      	ldr	r3, [pc, #496]	@ (800e228 <__ieee754_rem_pio2+0x330>)
 800e038:	2200      	movs	r2, #0
 800e03a:	f7f2 f997 	bl	800036c <__adddf3>
 800e03e:	f7f2 fdfb 	bl	8000c38 <__aeabi_d2iz>
 800e042:	4605      	mov	r5, r0
 800e044:	f7f2 fade 	bl	8000604 <__aeabi_i2d>
 800e048:	4602      	mov	r2, r0
 800e04a:	460b      	mov	r3, r1
 800e04c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800e050:	a363      	add	r3, pc, #396	@ (adr r3, 800e1e0 <__ieee754_rem_pio2+0x2e8>)
 800e052:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e056:	f7f2 fb3f 	bl	80006d8 <__aeabi_dmul>
 800e05a:	4602      	mov	r2, r0
 800e05c:	460b      	mov	r3, r1
 800e05e:	4630      	mov	r0, r6
 800e060:	4639      	mov	r1, r7
 800e062:	f7f2 f981 	bl	8000368 <__aeabi_dsub>
 800e066:	a360      	add	r3, pc, #384	@ (adr r3, 800e1e8 <__ieee754_rem_pio2+0x2f0>)
 800e068:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e06c:	4682      	mov	sl, r0
 800e06e:	468b      	mov	fp, r1
 800e070:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e074:	f7f2 fb30 	bl	80006d8 <__aeabi_dmul>
 800e078:	2d1f      	cmp	r5, #31
 800e07a:	4606      	mov	r6, r0
 800e07c:	460f      	mov	r7, r1
 800e07e:	dc0c      	bgt.n	800e09a <__ieee754_rem_pio2+0x1a2>
 800e080:	4b6a      	ldr	r3, [pc, #424]	@ (800e22c <__ieee754_rem_pio2+0x334>)
 800e082:	1e6a      	subs	r2, r5, #1
 800e084:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e088:	4543      	cmp	r3, r8
 800e08a:	d006      	beq.n	800e09a <__ieee754_rem_pio2+0x1a2>
 800e08c:	4632      	mov	r2, r6
 800e08e:	463b      	mov	r3, r7
 800e090:	4650      	mov	r0, sl
 800e092:	4659      	mov	r1, fp
 800e094:	f7f2 f968 	bl	8000368 <__aeabi_dsub>
 800e098:	e00e      	b.n	800e0b8 <__ieee754_rem_pio2+0x1c0>
 800e09a:	463b      	mov	r3, r7
 800e09c:	4632      	mov	r2, r6
 800e09e:	4650      	mov	r0, sl
 800e0a0:	4659      	mov	r1, fp
 800e0a2:	f7f2 f961 	bl	8000368 <__aeabi_dsub>
 800e0a6:	ea4f 5328 	mov.w	r3, r8, asr #20
 800e0aa:	9305      	str	r3, [sp, #20]
 800e0ac:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800e0b0:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800e0b4:	2b10      	cmp	r3, #16
 800e0b6:	dc02      	bgt.n	800e0be <__ieee754_rem_pio2+0x1c6>
 800e0b8:	e9c4 0100 	strd	r0, r1, [r4]
 800e0bc:	e039      	b.n	800e132 <__ieee754_rem_pio2+0x23a>
 800e0be:	a34c      	add	r3, pc, #304	@ (adr r3, 800e1f0 <__ieee754_rem_pio2+0x2f8>)
 800e0c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0c4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e0c8:	f7f2 fb06 	bl	80006d8 <__aeabi_dmul>
 800e0cc:	4606      	mov	r6, r0
 800e0ce:	460f      	mov	r7, r1
 800e0d0:	4602      	mov	r2, r0
 800e0d2:	460b      	mov	r3, r1
 800e0d4:	4650      	mov	r0, sl
 800e0d6:	4659      	mov	r1, fp
 800e0d8:	f7f2 f946 	bl	8000368 <__aeabi_dsub>
 800e0dc:	4602      	mov	r2, r0
 800e0de:	460b      	mov	r3, r1
 800e0e0:	4680      	mov	r8, r0
 800e0e2:	4689      	mov	r9, r1
 800e0e4:	4650      	mov	r0, sl
 800e0e6:	4659      	mov	r1, fp
 800e0e8:	f7f2 f93e 	bl	8000368 <__aeabi_dsub>
 800e0ec:	4632      	mov	r2, r6
 800e0ee:	463b      	mov	r3, r7
 800e0f0:	f7f2 f93a 	bl	8000368 <__aeabi_dsub>
 800e0f4:	a340      	add	r3, pc, #256	@ (adr r3, 800e1f8 <__ieee754_rem_pio2+0x300>)
 800e0f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0fa:	4606      	mov	r6, r0
 800e0fc:	460f      	mov	r7, r1
 800e0fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e102:	f7f2 fae9 	bl	80006d8 <__aeabi_dmul>
 800e106:	4632      	mov	r2, r6
 800e108:	463b      	mov	r3, r7
 800e10a:	f7f2 f92d 	bl	8000368 <__aeabi_dsub>
 800e10e:	4602      	mov	r2, r0
 800e110:	460b      	mov	r3, r1
 800e112:	4606      	mov	r6, r0
 800e114:	460f      	mov	r7, r1
 800e116:	4640      	mov	r0, r8
 800e118:	4649      	mov	r1, r9
 800e11a:	f7f2 f925 	bl	8000368 <__aeabi_dsub>
 800e11e:	9a05      	ldr	r2, [sp, #20]
 800e120:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800e124:	1ad3      	subs	r3, r2, r3
 800e126:	2b31      	cmp	r3, #49	@ 0x31
 800e128:	dc20      	bgt.n	800e16c <__ieee754_rem_pio2+0x274>
 800e12a:	e9c4 0100 	strd	r0, r1, [r4]
 800e12e:	46c2      	mov	sl, r8
 800e130:	46cb      	mov	fp, r9
 800e132:	e9d4 8900 	ldrd	r8, r9, [r4]
 800e136:	4650      	mov	r0, sl
 800e138:	4642      	mov	r2, r8
 800e13a:	464b      	mov	r3, r9
 800e13c:	4659      	mov	r1, fp
 800e13e:	f7f2 f913 	bl	8000368 <__aeabi_dsub>
 800e142:	463b      	mov	r3, r7
 800e144:	4632      	mov	r2, r6
 800e146:	f7f2 f90f 	bl	8000368 <__aeabi_dsub>
 800e14a:	9b04      	ldr	r3, [sp, #16]
 800e14c:	2b00      	cmp	r3, #0
 800e14e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800e152:	f6bf af0e 	bge.w	800df72 <__ieee754_rem_pio2+0x7a>
 800e156:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 800e15a:	6063      	str	r3, [r4, #4]
 800e15c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800e160:	f8c4 8000 	str.w	r8, [r4]
 800e164:	60a0      	str	r0, [r4, #8]
 800e166:	60e3      	str	r3, [r4, #12]
 800e168:	426d      	negs	r5, r5
 800e16a:	e702      	b.n	800df72 <__ieee754_rem_pio2+0x7a>
 800e16c:	a326      	add	r3, pc, #152	@ (adr r3, 800e208 <__ieee754_rem_pio2+0x310>)
 800e16e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e172:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e176:	f7f2 faaf 	bl	80006d8 <__aeabi_dmul>
 800e17a:	4606      	mov	r6, r0
 800e17c:	460f      	mov	r7, r1
 800e17e:	4602      	mov	r2, r0
 800e180:	460b      	mov	r3, r1
 800e182:	4640      	mov	r0, r8
 800e184:	4649      	mov	r1, r9
 800e186:	f7f2 f8ef 	bl	8000368 <__aeabi_dsub>
 800e18a:	4602      	mov	r2, r0
 800e18c:	460b      	mov	r3, r1
 800e18e:	4682      	mov	sl, r0
 800e190:	468b      	mov	fp, r1
 800e192:	4640      	mov	r0, r8
 800e194:	4649      	mov	r1, r9
 800e196:	f7f2 f8e7 	bl	8000368 <__aeabi_dsub>
 800e19a:	4632      	mov	r2, r6
 800e19c:	463b      	mov	r3, r7
 800e19e:	f7f2 f8e3 	bl	8000368 <__aeabi_dsub>
 800e1a2:	a31b      	add	r3, pc, #108	@ (adr r3, 800e210 <__ieee754_rem_pio2+0x318>)
 800e1a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1a8:	4606      	mov	r6, r0
 800e1aa:	460f      	mov	r7, r1
 800e1ac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e1b0:	f7f2 fa92 	bl	80006d8 <__aeabi_dmul>
 800e1b4:	4632      	mov	r2, r6
 800e1b6:	463b      	mov	r3, r7
 800e1b8:	f7f2 f8d6 	bl	8000368 <__aeabi_dsub>
 800e1bc:	4606      	mov	r6, r0
 800e1be:	460f      	mov	r7, r1
 800e1c0:	e764      	b.n	800e08c <__ieee754_rem_pio2+0x194>
 800e1c2:	4b1b      	ldr	r3, [pc, #108]	@ (800e230 <__ieee754_rem_pio2+0x338>)
 800e1c4:	4598      	cmp	r8, r3
 800e1c6:	d935      	bls.n	800e234 <__ieee754_rem_pio2+0x33c>
 800e1c8:	4632      	mov	r2, r6
 800e1ca:	463b      	mov	r3, r7
 800e1cc:	4630      	mov	r0, r6
 800e1ce:	4639      	mov	r1, r7
 800e1d0:	f7f2 f8ca 	bl	8000368 <__aeabi_dsub>
 800e1d4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800e1d8:	e9c4 0100 	strd	r0, r1, [r4]
 800e1dc:	e69e      	b.n	800df1c <__ieee754_rem_pio2+0x24>
 800e1de:	bf00      	nop
 800e1e0:	54400000 	.word	0x54400000
 800e1e4:	3ff921fb 	.word	0x3ff921fb
 800e1e8:	1a626331 	.word	0x1a626331
 800e1ec:	3dd0b461 	.word	0x3dd0b461
 800e1f0:	1a600000 	.word	0x1a600000
 800e1f4:	3dd0b461 	.word	0x3dd0b461
 800e1f8:	2e037073 	.word	0x2e037073
 800e1fc:	3ba3198a 	.word	0x3ba3198a
 800e200:	6dc9c883 	.word	0x6dc9c883
 800e204:	3fe45f30 	.word	0x3fe45f30
 800e208:	2e000000 	.word	0x2e000000
 800e20c:	3ba3198a 	.word	0x3ba3198a
 800e210:	252049c1 	.word	0x252049c1
 800e214:	397b839a 	.word	0x397b839a
 800e218:	3fe921fb 	.word	0x3fe921fb
 800e21c:	4002d97b 	.word	0x4002d97b
 800e220:	3ff921fb 	.word	0x3ff921fb
 800e224:	413921fb 	.word	0x413921fb
 800e228:	3fe00000 	.word	0x3fe00000
 800e22c:	080299e0 	.word	0x080299e0
 800e230:	7fefffff 	.word	0x7fefffff
 800e234:	ea4f 5528 	mov.w	r5, r8, asr #20
 800e238:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 800e23c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800e240:	4630      	mov	r0, r6
 800e242:	460f      	mov	r7, r1
 800e244:	f7f2 fcf8 	bl	8000c38 <__aeabi_d2iz>
 800e248:	f7f2 f9dc 	bl	8000604 <__aeabi_i2d>
 800e24c:	4602      	mov	r2, r0
 800e24e:	460b      	mov	r3, r1
 800e250:	4630      	mov	r0, r6
 800e252:	4639      	mov	r1, r7
 800e254:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800e258:	f7f2 f886 	bl	8000368 <__aeabi_dsub>
 800e25c:	4b22      	ldr	r3, [pc, #136]	@ (800e2e8 <__ieee754_rem_pio2+0x3f0>)
 800e25e:	2200      	movs	r2, #0
 800e260:	f7f2 fa3a 	bl	80006d8 <__aeabi_dmul>
 800e264:	460f      	mov	r7, r1
 800e266:	4606      	mov	r6, r0
 800e268:	f7f2 fce6 	bl	8000c38 <__aeabi_d2iz>
 800e26c:	f7f2 f9ca 	bl	8000604 <__aeabi_i2d>
 800e270:	4602      	mov	r2, r0
 800e272:	460b      	mov	r3, r1
 800e274:	4630      	mov	r0, r6
 800e276:	4639      	mov	r1, r7
 800e278:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800e27c:	f7f2 f874 	bl	8000368 <__aeabi_dsub>
 800e280:	4b19      	ldr	r3, [pc, #100]	@ (800e2e8 <__ieee754_rem_pio2+0x3f0>)
 800e282:	2200      	movs	r2, #0
 800e284:	f7f2 fa28 	bl	80006d8 <__aeabi_dmul>
 800e288:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 800e28c:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 800e290:	f04f 0803 	mov.w	r8, #3
 800e294:	2600      	movs	r6, #0
 800e296:	2700      	movs	r7, #0
 800e298:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800e29c:	4632      	mov	r2, r6
 800e29e:	463b      	mov	r3, r7
 800e2a0:	46c2      	mov	sl, r8
 800e2a2:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800e2a6:	f7f2 fc7f 	bl	8000ba8 <__aeabi_dcmpeq>
 800e2aa:	2800      	cmp	r0, #0
 800e2ac:	d1f4      	bne.n	800e298 <__ieee754_rem_pio2+0x3a0>
 800e2ae:	4b0f      	ldr	r3, [pc, #60]	@ (800e2ec <__ieee754_rem_pio2+0x3f4>)
 800e2b0:	9301      	str	r3, [sp, #4]
 800e2b2:	2302      	movs	r3, #2
 800e2b4:	9300      	str	r3, [sp, #0]
 800e2b6:	462a      	mov	r2, r5
 800e2b8:	4653      	mov	r3, sl
 800e2ba:	4621      	mov	r1, r4
 800e2bc:	a806      	add	r0, sp, #24
 800e2be:	f000 fa63 	bl	800e788 <__kernel_rem_pio2>
 800e2c2:	9b04      	ldr	r3, [sp, #16]
 800e2c4:	2b00      	cmp	r3, #0
 800e2c6:	4605      	mov	r5, r0
 800e2c8:	f6bf ae53 	bge.w	800df72 <__ieee754_rem_pio2+0x7a>
 800e2cc:	e9d4 2100 	ldrd	r2, r1, [r4]
 800e2d0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800e2d4:	e9c4 2300 	strd	r2, r3, [r4]
 800e2d8:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 800e2dc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800e2e0:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800e2e4:	e740      	b.n	800e168 <__ieee754_rem_pio2+0x270>
 800e2e6:	bf00      	nop
 800e2e8:	41700000 	.word	0x41700000
 800e2ec:	08029a60 	.word	0x08029a60

0800e2f0 <fabs>:
 800e2f0:	ec51 0b10 	vmov	r0, r1, d0
 800e2f4:	4602      	mov	r2, r0
 800e2f6:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800e2fa:	ec43 2b10 	vmov	d0, r2, r3
 800e2fe:	4770      	bx	lr

0800e300 <__ieee754_logf>:
 800e300:	ee10 3a10 	vmov	r3, s0
 800e304:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800e308:	d106      	bne.n	800e318 <__ieee754_logf+0x18>
 800e30a:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 800e4a4 <__ieee754_logf+0x1a4>
 800e30e:	eddf 7a66 	vldr	s15, [pc, #408]	@ 800e4a8 <__ieee754_logf+0x1a8>
 800e312:	ee87 0a27 	vdiv.f32	s0, s14, s15
 800e316:	4770      	bx	lr
 800e318:	2b00      	cmp	r3, #0
 800e31a:	461a      	mov	r2, r3
 800e31c:	da02      	bge.n	800e324 <__ieee754_logf+0x24>
 800e31e:	ee30 7a40 	vsub.f32	s14, s0, s0
 800e322:	e7f4      	b.n	800e30e <__ieee754_logf+0xe>
 800e324:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800e328:	db02      	blt.n	800e330 <__ieee754_logf+0x30>
 800e32a:	ee30 0a00 	vadd.f32	s0, s0, s0
 800e32e:	4770      	bx	lr
 800e330:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800e334:	bfb8      	it	lt
 800e336:	eddf 7a5d 	vldrlt	s15, [pc, #372]	@ 800e4ac <__ieee754_logf+0x1ac>
 800e33a:	485d      	ldr	r0, [pc, #372]	@ (800e4b0 <__ieee754_logf+0x1b0>)
 800e33c:	bfbe      	ittt	lt
 800e33e:	ee60 7a27 	vmullt.f32	s15, s0, s15
 800e342:	f06f 0118 	mvnlt.w	r1, #24
 800e346:	ee17 2a90 	vmovlt	r2, s15
 800e34a:	ea4f 53e2 	mov.w	r3, r2, asr #23
 800e34e:	f3c2 0216 	ubfx	r2, r2, #0, #23
 800e352:	4410      	add	r0, r2
 800e354:	bfa8      	it	ge
 800e356:	2100      	movge	r1, #0
 800e358:	3b7f      	subs	r3, #127	@ 0x7f
 800e35a:	440b      	add	r3, r1
 800e35c:	f400 0100 	and.w	r1, r0, #8388608	@ 0x800000
 800e360:	f081 517e 	eor.w	r1, r1, #1065353216	@ 0x3f800000
 800e364:	4311      	orrs	r1, r2
 800e366:	ee00 1a10 	vmov	s0, r1
 800e36a:	4952      	ldr	r1, [pc, #328]	@ (800e4b4 <__ieee754_logf+0x1b4>)
 800e36c:	eb03 53d0 	add.w	r3, r3, r0, lsr #23
 800e370:	f102 000f 	add.w	r0, r2, #15
 800e374:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800e378:	4001      	ands	r1, r0
 800e37a:	ee30 0a67 	vsub.f32	s0, s0, s15
 800e37e:	bb89      	cbnz	r1, 800e3e4 <__ieee754_logf+0xe4>
 800e380:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800e384:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e388:	d10f      	bne.n	800e3aa <__ieee754_logf+0xaa>
 800e38a:	2b00      	cmp	r3, #0
 800e38c:	f000 8087 	beq.w	800e49e <__ieee754_logf+0x19e>
 800e390:	ee07 3a90 	vmov	s15, r3
 800e394:	ed9f 0a48 	vldr	s0, [pc, #288]	@ 800e4b8 <__ieee754_logf+0x1b8>
 800e398:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 800e4bc <__ieee754_logf+0x1bc>
 800e39c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e3a0:	ee27 0a80 	vmul.f32	s0, s15, s0
 800e3a4:	eea7 0a87 	vfma.f32	s0, s15, s14
 800e3a8:	4770      	bx	lr
 800e3aa:	eddf 6a45 	vldr	s13, [pc, #276]	@ 800e4c0 <__ieee754_logf+0x1c0>
 800e3ae:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800e3b2:	eee0 7a66 	vfms.f32	s15, s0, s13
 800e3b6:	ee20 7a00 	vmul.f32	s14, s0, s0
 800e3ba:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e3be:	b913      	cbnz	r3, 800e3c6 <__ieee754_logf+0xc6>
 800e3c0:	ee30 0a47 	vsub.f32	s0, s0, s14
 800e3c4:	4770      	bx	lr
 800e3c6:	ee07 3a90 	vmov	s15, r3
 800e3ca:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800e4b8 <__ieee754_logf+0x1b8>
 800e3ce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e3d2:	eea7 7ae6 	vfms.f32	s14, s15, s13
 800e3d6:	ee37 0a40 	vsub.f32	s0, s14, s0
 800e3da:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800e4bc <__ieee754_logf+0x1bc>
 800e3de:	ee97 0a87 	vfnms.f32	s0, s15, s14
 800e3e2:	4770      	bx	lr
 800e3e4:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 800e3e8:	ee70 7a27 	vadd.f32	s15, s0, s15
 800e3ec:	eddf 5a35 	vldr	s11, [pc, #212]	@ 800e4c4 <__ieee754_logf+0x1c4>
 800e3f0:	eddf 4a35 	vldr	s9, [pc, #212]	@ 800e4c8 <__ieee754_logf+0x1c8>
 800e3f4:	4935      	ldr	r1, [pc, #212]	@ (800e4cc <__ieee754_logf+0x1cc>)
 800e3f6:	ee80 6a27 	vdiv.f32	s12, s0, s15
 800e3fa:	4411      	add	r1, r2
 800e3fc:	f5c2 1257 	rsb	r2, r2, #3522560	@ 0x35c000
 800e400:	f502 7222 	add.w	r2, r2, #648	@ 0x288
 800e404:	430a      	orrs	r2, r1
 800e406:	2a00      	cmp	r2, #0
 800e408:	ee07 3a90 	vmov	s15, r3
 800e40c:	ee26 5a06 	vmul.f32	s10, s12, s12
 800e410:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800e414:	ee25 7a05 	vmul.f32	s14, s10, s10
 800e418:	eddf 7a2d 	vldr	s15, [pc, #180]	@ 800e4d0 <__ieee754_logf+0x1d0>
 800e41c:	eee7 7a25 	vfma.f32	s15, s14, s11
 800e420:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 800e4d4 <__ieee754_logf+0x1d4>
 800e424:	eee7 5a87 	vfma.f32	s11, s15, s14
 800e428:	eddf 7a2b 	vldr	s15, [pc, #172]	@ 800e4d8 <__ieee754_logf+0x1d8>
 800e42c:	eee7 7a24 	vfma.f32	s15, s14, s9
 800e430:	eddf 4a2a 	vldr	s9, [pc, #168]	@ 800e4dc <__ieee754_logf+0x1dc>
 800e434:	eee7 4a87 	vfma.f32	s9, s15, s14
 800e438:	eddf 7a29 	vldr	s15, [pc, #164]	@ 800e4e0 <__ieee754_logf+0x1e0>
 800e43c:	eee4 7a87 	vfma.f32	s15, s9, s14
 800e440:	ee67 7a85 	vmul.f32	s15, s15, s10
 800e444:	eee5 7a87 	vfma.f32	s15, s11, s14
 800e448:	dd1a      	ble.n	800e480 <__ieee754_logf+0x180>
 800e44a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800e44e:	ee20 7a07 	vmul.f32	s14, s0, s14
 800e452:	ee27 7a00 	vmul.f32	s14, s14, s0
 800e456:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e45a:	ee67 7a86 	vmul.f32	s15, s15, s12
 800e45e:	b913      	cbnz	r3, 800e466 <__ieee754_logf+0x166>
 800e460:	ee37 7a67 	vsub.f32	s14, s14, s15
 800e464:	e7ac      	b.n	800e3c0 <__ieee754_logf+0xc0>
 800e466:	ed9f 6a14 	vldr	s12, [pc, #80]	@ 800e4b8 <__ieee754_logf+0x1b8>
 800e46a:	eee6 7a86 	vfma.f32	s15, s13, s12
 800e46e:	ee37 7a67 	vsub.f32	s14, s14, s15
 800e472:	ee37 0a40 	vsub.f32	s0, s14, s0
 800e476:	eddf 7a11 	vldr	s15, [pc, #68]	@ 800e4bc <__ieee754_logf+0x1bc>
 800e47a:	ee96 0aa7 	vfnms.f32	s0, s13, s15
 800e47e:	4770      	bx	lr
 800e480:	ee70 7a67 	vsub.f32	s15, s0, s15
 800e484:	ee67 7a86 	vmul.f32	s15, s15, s12
 800e488:	b913      	cbnz	r3, 800e490 <__ieee754_logf+0x190>
 800e48a:	ee30 0a67 	vsub.f32	s0, s0, s15
 800e48e:	4770      	bx	lr
 800e490:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 800e4b8 <__ieee754_logf+0x1b8>
 800e494:	eee6 7ac7 	vfms.f32	s15, s13, s14
 800e498:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800e49c:	e7eb      	b.n	800e476 <__ieee754_logf+0x176>
 800e49e:	ed9f 0a02 	vldr	s0, [pc, #8]	@ 800e4a8 <__ieee754_logf+0x1a8>
 800e4a2:	4770      	bx	lr
 800e4a4:	cc000000 	.word	0xcc000000
 800e4a8:	00000000 	.word	0x00000000
 800e4ac:	4c000000 	.word	0x4c000000
 800e4b0:	004afb20 	.word	0x004afb20
 800e4b4:	007ffff0 	.word	0x007ffff0
 800e4b8:	3717f7d1 	.word	0x3717f7d1
 800e4bc:	3f317180 	.word	0x3f317180
 800e4c0:	3eaaaaab 	.word	0x3eaaaaab
 800e4c4:	3e1cd04f 	.word	0x3e1cd04f
 800e4c8:	3e178897 	.word	0x3e178897
 800e4cc:	ffcf5c30 	.word	0xffcf5c30
 800e4d0:	3e638e29 	.word	0x3e638e29
 800e4d4:	3ecccccd 	.word	0x3ecccccd
 800e4d8:	3e3a3325 	.word	0x3e3a3325
 800e4dc:	3e924925 	.word	0x3e924925
 800e4e0:	3f2aaaab 	.word	0x3f2aaaab
 800e4e4:	00000000 	.word	0x00000000

0800e4e8 <scalbn>:
 800e4e8:	b570      	push	{r4, r5, r6, lr}
 800e4ea:	ec55 4b10 	vmov	r4, r5, d0
 800e4ee:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800e4f2:	4606      	mov	r6, r0
 800e4f4:	462b      	mov	r3, r5
 800e4f6:	b991      	cbnz	r1, 800e51e <scalbn+0x36>
 800e4f8:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800e4fc:	4323      	orrs	r3, r4
 800e4fe:	d03b      	beq.n	800e578 <scalbn+0x90>
 800e500:	4b33      	ldr	r3, [pc, #204]	@ (800e5d0 <scalbn+0xe8>)
 800e502:	4620      	mov	r0, r4
 800e504:	4629      	mov	r1, r5
 800e506:	2200      	movs	r2, #0
 800e508:	f7f2 f8e6 	bl	80006d8 <__aeabi_dmul>
 800e50c:	4b31      	ldr	r3, [pc, #196]	@ (800e5d4 <scalbn+0xec>)
 800e50e:	429e      	cmp	r6, r3
 800e510:	4604      	mov	r4, r0
 800e512:	460d      	mov	r5, r1
 800e514:	da0f      	bge.n	800e536 <scalbn+0x4e>
 800e516:	a326      	add	r3, pc, #152	@ (adr r3, 800e5b0 <scalbn+0xc8>)
 800e518:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e51c:	e01e      	b.n	800e55c <scalbn+0x74>
 800e51e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800e522:	4291      	cmp	r1, r2
 800e524:	d10b      	bne.n	800e53e <scalbn+0x56>
 800e526:	4622      	mov	r2, r4
 800e528:	4620      	mov	r0, r4
 800e52a:	4629      	mov	r1, r5
 800e52c:	f7f1 ff1e 	bl	800036c <__adddf3>
 800e530:	4604      	mov	r4, r0
 800e532:	460d      	mov	r5, r1
 800e534:	e020      	b.n	800e578 <scalbn+0x90>
 800e536:	460b      	mov	r3, r1
 800e538:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800e53c:	3936      	subs	r1, #54	@ 0x36
 800e53e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800e542:	4296      	cmp	r6, r2
 800e544:	dd0d      	ble.n	800e562 <scalbn+0x7a>
 800e546:	2d00      	cmp	r5, #0
 800e548:	a11b      	add	r1, pc, #108	@ (adr r1, 800e5b8 <scalbn+0xd0>)
 800e54a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e54e:	da02      	bge.n	800e556 <scalbn+0x6e>
 800e550:	a11b      	add	r1, pc, #108	@ (adr r1, 800e5c0 <scalbn+0xd8>)
 800e552:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e556:	a318      	add	r3, pc, #96	@ (adr r3, 800e5b8 <scalbn+0xd0>)
 800e558:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e55c:	f7f2 f8bc 	bl	80006d8 <__aeabi_dmul>
 800e560:	e7e6      	b.n	800e530 <scalbn+0x48>
 800e562:	1872      	adds	r2, r6, r1
 800e564:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800e568:	428a      	cmp	r2, r1
 800e56a:	dcec      	bgt.n	800e546 <scalbn+0x5e>
 800e56c:	2a00      	cmp	r2, #0
 800e56e:	dd06      	ble.n	800e57e <scalbn+0x96>
 800e570:	f36f 531e 	bfc	r3, #20, #11
 800e574:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800e578:	ec45 4b10 	vmov	d0, r4, r5
 800e57c:	bd70      	pop	{r4, r5, r6, pc}
 800e57e:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800e582:	da08      	bge.n	800e596 <scalbn+0xae>
 800e584:	2d00      	cmp	r5, #0
 800e586:	a10a      	add	r1, pc, #40	@ (adr r1, 800e5b0 <scalbn+0xc8>)
 800e588:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e58c:	dac3      	bge.n	800e516 <scalbn+0x2e>
 800e58e:	a10e      	add	r1, pc, #56	@ (adr r1, 800e5c8 <scalbn+0xe0>)
 800e590:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e594:	e7bf      	b.n	800e516 <scalbn+0x2e>
 800e596:	3236      	adds	r2, #54	@ 0x36
 800e598:	f36f 531e 	bfc	r3, #20, #11
 800e59c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800e5a0:	4620      	mov	r0, r4
 800e5a2:	4b0d      	ldr	r3, [pc, #52]	@ (800e5d8 <scalbn+0xf0>)
 800e5a4:	4629      	mov	r1, r5
 800e5a6:	2200      	movs	r2, #0
 800e5a8:	e7d8      	b.n	800e55c <scalbn+0x74>
 800e5aa:	bf00      	nop
 800e5ac:	f3af 8000 	nop.w
 800e5b0:	c2f8f359 	.word	0xc2f8f359
 800e5b4:	01a56e1f 	.word	0x01a56e1f
 800e5b8:	8800759c 	.word	0x8800759c
 800e5bc:	7e37e43c 	.word	0x7e37e43c
 800e5c0:	8800759c 	.word	0x8800759c
 800e5c4:	fe37e43c 	.word	0xfe37e43c
 800e5c8:	c2f8f359 	.word	0xc2f8f359
 800e5cc:	81a56e1f 	.word	0x81a56e1f
 800e5d0:	43500000 	.word	0x43500000
 800e5d4:	ffff3cb0 	.word	0xffff3cb0
 800e5d8:	3c900000 	.word	0x3c900000

0800e5dc <__ieee754_sqrt>:
 800e5dc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e5e0:	4a66      	ldr	r2, [pc, #408]	@ (800e77c <__ieee754_sqrt+0x1a0>)
 800e5e2:	ec55 4b10 	vmov	r4, r5, d0
 800e5e6:	43aa      	bics	r2, r5
 800e5e8:	462b      	mov	r3, r5
 800e5ea:	4621      	mov	r1, r4
 800e5ec:	d110      	bne.n	800e610 <__ieee754_sqrt+0x34>
 800e5ee:	4622      	mov	r2, r4
 800e5f0:	4620      	mov	r0, r4
 800e5f2:	4629      	mov	r1, r5
 800e5f4:	f7f2 f870 	bl	80006d8 <__aeabi_dmul>
 800e5f8:	4602      	mov	r2, r0
 800e5fa:	460b      	mov	r3, r1
 800e5fc:	4620      	mov	r0, r4
 800e5fe:	4629      	mov	r1, r5
 800e600:	f7f1 feb4 	bl	800036c <__adddf3>
 800e604:	4604      	mov	r4, r0
 800e606:	460d      	mov	r5, r1
 800e608:	ec45 4b10 	vmov	d0, r4, r5
 800e60c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e610:	2d00      	cmp	r5, #0
 800e612:	dc0e      	bgt.n	800e632 <__ieee754_sqrt+0x56>
 800e614:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800e618:	4322      	orrs	r2, r4
 800e61a:	d0f5      	beq.n	800e608 <__ieee754_sqrt+0x2c>
 800e61c:	b19d      	cbz	r5, 800e646 <__ieee754_sqrt+0x6a>
 800e61e:	4622      	mov	r2, r4
 800e620:	4620      	mov	r0, r4
 800e622:	4629      	mov	r1, r5
 800e624:	f7f1 fea0 	bl	8000368 <__aeabi_dsub>
 800e628:	4602      	mov	r2, r0
 800e62a:	460b      	mov	r3, r1
 800e62c:	f7f2 f97e 	bl	800092c <__aeabi_ddiv>
 800e630:	e7e8      	b.n	800e604 <__ieee754_sqrt+0x28>
 800e632:	152a      	asrs	r2, r5, #20
 800e634:	d115      	bne.n	800e662 <__ieee754_sqrt+0x86>
 800e636:	2000      	movs	r0, #0
 800e638:	e009      	b.n	800e64e <__ieee754_sqrt+0x72>
 800e63a:	0acb      	lsrs	r3, r1, #11
 800e63c:	3a15      	subs	r2, #21
 800e63e:	0549      	lsls	r1, r1, #21
 800e640:	2b00      	cmp	r3, #0
 800e642:	d0fa      	beq.n	800e63a <__ieee754_sqrt+0x5e>
 800e644:	e7f7      	b.n	800e636 <__ieee754_sqrt+0x5a>
 800e646:	462a      	mov	r2, r5
 800e648:	e7fa      	b.n	800e640 <__ieee754_sqrt+0x64>
 800e64a:	005b      	lsls	r3, r3, #1
 800e64c:	3001      	adds	r0, #1
 800e64e:	02dc      	lsls	r4, r3, #11
 800e650:	d5fb      	bpl.n	800e64a <__ieee754_sqrt+0x6e>
 800e652:	1e44      	subs	r4, r0, #1
 800e654:	1b12      	subs	r2, r2, r4
 800e656:	f1c0 0420 	rsb	r4, r0, #32
 800e65a:	fa21 f404 	lsr.w	r4, r1, r4
 800e65e:	4323      	orrs	r3, r4
 800e660:	4081      	lsls	r1, r0
 800e662:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e666:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 800e66a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e66e:	07d2      	lsls	r2, r2, #31
 800e670:	bf5c      	itt	pl
 800e672:	005b      	lslpl	r3, r3, #1
 800e674:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800e678:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800e67c:	bf58      	it	pl
 800e67e:	0049      	lslpl	r1, r1, #1
 800e680:	2600      	movs	r6, #0
 800e682:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800e686:	107f      	asrs	r7, r7, #1
 800e688:	0049      	lsls	r1, r1, #1
 800e68a:	2016      	movs	r0, #22
 800e68c:	4632      	mov	r2, r6
 800e68e:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800e692:	1915      	adds	r5, r2, r4
 800e694:	429d      	cmp	r5, r3
 800e696:	bfde      	ittt	le
 800e698:	192a      	addle	r2, r5, r4
 800e69a:	1b5b      	suble	r3, r3, r5
 800e69c:	1936      	addle	r6, r6, r4
 800e69e:	0fcd      	lsrs	r5, r1, #31
 800e6a0:	3801      	subs	r0, #1
 800e6a2:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800e6a6:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800e6aa:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800e6ae:	d1f0      	bne.n	800e692 <__ieee754_sqrt+0xb6>
 800e6b0:	4605      	mov	r5, r0
 800e6b2:	2420      	movs	r4, #32
 800e6b4:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800e6b8:	4293      	cmp	r3, r2
 800e6ba:	eb0c 0e00 	add.w	lr, ip, r0
 800e6be:	dc02      	bgt.n	800e6c6 <__ieee754_sqrt+0xea>
 800e6c0:	d113      	bne.n	800e6ea <__ieee754_sqrt+0x10e>
 800e6c2:	458e      	cmp	lr, r1
 800e6c4:	d811      	bhi.n	800e6ea <__ieee754_sqrt+0x10e>
 800e6c6:	f1be 0f00 	cmp.w	lr, #0
 800e6ca:	eb0e 000c 	add.w	r0, lr, ip
 800e6ce:	da3f      	bge.n	800e750 <__ieee754_sqrt+0x174>
 800e6d0:	2800      	cmp	r0, #0
 800e6d2:	db3d      	blt.n	800e750 <__ieee754_sqrt+0x174>
 800e6d4:	f102 0801 	add.w	r8, r2, #1
 800e6d8:	1a9b      	subs	r3, r3, r2
 800e6da:	458e      	cmp	lr, r1
 800e6dc:	bf88      	it	hi
 800e6de:	f103 33ff 	addhi.w	r3, r3, #4294967295	@ 0xffffffff
 800e6e2:	eba1 010e 	sub.w	r1, r1, lr
 800e6e6:	4465      	add	r5, ip
 800e6e8:	4642      	mov	r2, r8
 800e6ea:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800e6ee:	3c01      	subs	r4, #1
 800e6f0:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800e6f4:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800e6f8:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800e6fc:	d1dc      	bne.n	800e6b8 <__ieee754_sqrt+0xdc>
 800e6fe:	4319      	orrs	r1, r3
 800e700:	d01b      	beq.n	800e73a <__ieee754_sqrt+0x15e>
 800e702:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 800e780 <__ieee754_sqrt+0x1a4>
 800e706:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 800e784 <__ieee754_sqrt+0x1a8>
 800e70a:	e9da 0100 	ldrd	r0, r1, [sl]
 800e70e:	e9db 2300 	ldrd	r2, r3, [fp]
 800e712:	f7f1 fe29 	bl	8000368 <__aeabi_dsub>
 800e716:	e9da 8900 	ldrd	r8, r9, [sl]
 800e71a:	4602      	mov	r2, r0
 800e71c:	460b      	mov	r3, r1
 800e71e:	4640      	mov	r0, r8
 800e720:	4649      	mov	r1, r9
 800e722:	f7f2 fa55 	bl	8000bd0 <__aeabi_dcmple>
 800e726:	b140      	cbz	r0, 800e73a <__ieee754_sqrt+0x15e>
 800e728:	f1b5 3fff 	cmp.w	r5, #4294967295	@ 0xffffffff
 800e72c:	e9da 0100 	ldrd	r0, r1, [sl]
 800e730:	e9db 2300 	ldrd	r2, r3, [fp]
 800e734:	d10e      	bne.n	800e754 <__ieee754_sqrt+0x178>
 800e736:	3601      	adds	r6, #1
 800e738:	4625      	mov	r5, r4
 800e73a:	1073      	asrs	r3, r6, #1
 800e73c:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 800e740:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 800e744:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 800e748:	086b      	lsrs	r3, r5, #1
 800e74a:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 800e74e:	e759      	b.n	800e604 <__ieee754_sqrt+0x28>
 800e750:	4690      	mov	r8, r2
 800e752:	e7c1      	b.n	800e6d8 <__ieee754_sqrt+0xfc>
 800e754:	f7f1 fe0a 	bl	800036c <__adddf3>
 800e758:	e9da 8900 	ldrd	r8, r9, [sl]
 800e75c:	4602      	mov	r2, r0
 800e75e:	460b      	mov	r3, r1
 800e760:	4640      	mov	r0, r8
 800e762:	4649      	mov	r1, r9
 800e764:	f7f2 fa2a 	bl	8000bbc <__aeabi_dcmplt>
 800e768:	b120      	cbz	r0, 800e774 <__ieee754_sqrt+0x198>
 800e76a:	1cab      	adds	r3, r5, #2
 800e76c:	bf08      	it	eq
 800e76e:	3601      	addeq	r6, #1
 800e770:	3502      	adds	r5, #2
 800e772:	e7e2      	b.n	800e73a <__ieee754_sqrt+0x15e>
 800e774:	1c6b      	adds	r3, r5, #1
 800e776:	f023 0501 	bic.w	r5, r3, #1
 800e77a:	e7de      	b.n	800e73a <__ieee754_sqrt+0x15e>
 800e77c:	7ff00000 	.word	0x7ff00000
 800e780:	08029b70 	.word	0x08029b70
 800e784:	08029b68 	.word	0x08029b68

0800e788 <__kernel_rem_pio2>:
 800e788:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e78c:	ed2d 8b02 	vpush	{d8}
 800e790:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 800e794:	f112 0f14 	cmn.w	r2, #20
 800e798:	9306      	str	r3, [sp, #24]
 800e79a:	9104      	str	r1, [sp, #16]
 800e79c:	4bc2      	ldr	r3, [pc, #776]	@ (800eaa8 <__kernel_rem_pio2+0x320>)
 800e79e:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 800e7a0:	9008      	str	r0, [sp, #32]
 800e7a2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800e7a6:	9300      	str	r3, [sp, #0]
 800e7a8:	9b06      	ldr	r3, [sp, #24]
 800e7aa:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800e7ae:	bfa8      	it	ge
 800e7b0:	1ed4      	subge	r4, r2, #3
 800e7b2:	9305      	str	r3, [sp, #20]
 800e7b4:	bfb2      	itee	lt
 800e7b6:	2400      	movlt	r4, #0
 800e7b8:	2318      	movge	r3, #24
 800e7ba:	fb94 f4f3 	sdivge	r4, r4, r3
 800e7be:	f06f 0317 	mvn.w	r3, #23
 800e7c2:	fb04 3303 	mla	r3, r4, r3, r3
 800e7c6:	eb03 0b02 	add.w	fp, r3, r2
 800e7ca:	9b00      	ldr	r3, [sp, #0]
 800e7cc:	9a05      	ldr	r2, [sp, #20]
 800e7ce:	ed9f 8bb2 	vldr	d8, [pc, #712]	@ 800ea98 <__kernel_rem_pio2+0x310>
 800e7d2:	eb03 0802 	add.w	r8, r3, r2
 800e7d6:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800e7d8:	1aa7      	subs	r7, r4, r2
 800e7da:	ae20      	add	r6, sp, #128	@ 0x80
 800e7dc:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800e7e0:	2500      	movs	r5, #0
 800e7e2:	4545      	cmp	r5, r8
 800e7e4:	dd12      	ble.n	800e80c <__kernel_rem_pio2+0x84>
 800e7e6:	9b06      	ldr	r3, [sp, #24]
 800e7e8:	aa20      	add	r2, sp, #128	@ 0x80
 800e7ea:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800e7ee:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 800e7f2:	2700      	movs	r7, #0
 800e7f4:	9b00      	ldr	r3, [sp, #0]
 800e7f6:	429f      	cmp	r7, r3
 800e7f8:	dc2e      	bgt.n	800e858 <__kernel_rem_pio2+0xd0>
 800e7fa:	ed9f 7ba7 	vldr	d7, [pc, #668]	@ 800ea98 <__kernel_rem_pio2+0x310>
 800e7fe:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800e802:	ed8d 7b02 	vstr	d7, [sp, #8]
 800e806:	46a8      	mov	r8, r5
 800e808:	2600      	movs	r6, #0
 800e80a:	e01b      	b.n	800e844 <__kernel_rem_pio2+0xbc>
 800e80c:	42ef      	cmn	r7, r5
 800e80e:	d407      	bmi.n	800e820 <__kernel_rem_pio2+0x98>
 800e810:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800e814:	f7f1 fef6 	bl	8000604 <__aeabi_i2d>
 800e818:	e8e6 0102 	strd	r0, r1, [r6], #8
 800e81c:	3501      	adds	r5, #1
 800e81e:	e7e0      	b.n	800e7e2 <__kernel_rem_pio2+0x5a>
 800e820:	ec51 0b18 	vmov	r0, r1, d8
 800e824:	e7f8      	b.n	800e818 <__kernel_rem_pio2+0x90>
 800e826:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 800e82a:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800e82e:	f7f1 ff53 	bl	80006d8 <__aeabi_dmul>
 800e832:	4602      	mov	r2, r0
 800e834:	460b      	mov	r3, r1
 800e836:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e83a:	f7f1 fd97 	bl	800036c <__adddf3>
 800e83e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e842:	3601      	adds	r6, #1
 800e844:	9b05      	ldr	r3, [sp, #20]
 800e846:	429e      	cmp	r6, r3
 800e848:	dded      	ble.n	800e826 <__kernel_rem_pio2+0x9e>
 800e84a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800e84e:	3701      	adds	r7, #1
 800e850:	ecaa 7b02 	vstmia	sl!, {d7}
 800e854:	3508      	adds	r5, #8
 800e856:	e7cd      	b.n	800e7f4 <__kernel_rem_pio2+0x6c>
 800e858:	9b00      	ldr	r3, [sp, #0]
 800e85a:	f8dd 8000 	ldr.w	r8, [sp]
 800e85e:	aa0c      	add	r2, sp, #48	@ 0x30
 800e860:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800e864:	930a      	str	r3, [sp, #40]	@ 0x28
 800e866:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800e868:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800e86c:	9309      	str	r3, [sp, #36]	@ 0x24
 800e86e:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 800e872:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e874:	ab98      	add	r3, sp, #608	@ 0x260
 800e876:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800e87a:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 800e87e:	ed8d 7b02 	vstr	d7, [sp, #8]
 800e882:	ac0c      	add	r4, sp, #48	@ 0x30
 800e884:	ab70      	add	r3, sp, #448	@ 0x1c0
 800e886:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 800e88a:	46a1      	mov	r9, r4
 800e88c:	46c2      	mov	sl, r8
 800e88e:	f1ba 0f00 	cmp.w	sl, #0
 800e892:	dc77      	bgt.n	800e984 <__kernel_rem_pio2+0x1fc>
 800e894:	4658      	mov	r0, fp
 800e896:	ed9d 0b02 	vldr	d0, [sp, #8]
 800e89a:	f7ff fe25 	bl	800e4e8 <scalbn>
 800e89e:	ec57 6b10 	vmov	r6, r7, d0
 800e8a2:	2200      	movs	r2, #0
 800e8a4:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 800e8a8:	4630      	mov	r0, r6
 800e8aa:	4639      	mov	r1, r7
 800e8ac:	f7f1 ff14 	bl	80006d8 <__aeabi_dmul>
 800e8b0:	ec41 0b10 	vmov	d0, r0, r1
 800e8b4:	f000 fab8 	bl	800ee28 <floor>
 800e8b8:	4b7c      	ldr	r3, [pc, #496]	@ (800eaac <__kernel_rem_pio2+0x324>)
 800e8ba:	ec51 0b10 	vmov	r0, r1, d0
 800e8be:	2200      	movs	r2, #0
 800e8c0:	f7f1 ff0a 	bl	80006d8 <__aeabi_dmul>
 800e8c4:	4602      	mov	r2, r0
 800e8c6:	460b      	mov	r3, r1
 800e8c8:	4630      	mov	r0, r6
 800e8ca:	4639      	mov	r1, r7
 800e8cc:	f7f1 fd4c 	bl	8000368 <__aeabi_dsub>
 800e8d0:	460f      	mov	r7, r1
 800e8d2:	4606      	mov	r6, r0
 800e8d4:	f7f2 f9b0 	bl	8000c38 <__aeabi_d2iz>
 800e8d8:	9002      	str	r0, [sp, #8]
 800e8da:	f7f1 fe93 	bl	8000604 <__aeabi_i2d>
 800e8de:	4602      	mov	r2, r0
 800e8e0:	460b      	mov	r3, r1
 800e8e2:	4630      	mov	r0, r6
 800e8e4:	4639      	mov	r1, r7
 800e8e6:	f7f1 fd3f 	bl	8000368 <__aeabi_dsub>
 800e8ea:	f1bb 0f00 	cmp.w	fp, #0
 800e8ee:	4606      	mov	r6, r0
 800e8f0:	460f      	mov	r7, r1
 800e8f2:	dd6c      	ble.n	800e9ce <__kernel_rem_pio2+0x246>
 800e8f4:	f108 31ff 	add.w	r1, r8, #4294967295	@ 0xffffffff
 800e8f8:	ab0c      	add	r3, sp, #48	@ 0x30
 800e8fa:	9d02      	ldr	r5, [sp, #8]
 800e8fc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800e900:	f1cb 0018 	rsb	r0, fp, #24
 800e904:	fa43 f200 	asr.w	r2, r3, r0
 800e908:	4415      	add	r5, r2
 800e90a:	4082      	lsls	r2, r0
 800e90c:	1a9b      	subs	r3, r3, r2
 800e90e:	aa0c      	add	r2, sp, #48	@ 0x30
 800e910:	9502      	str	r5, [sp, #8]
 800e912:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800e916:	f1cb 0217 	rsb	r2, fp, #23
 800e91a:	fa43 f902 	asr.w	r9, r3, r2
 800e91e:	f1b9 0f00 	cmp.w	r9, #0
 800e922:	dd64      	ble.n	800e9ee <__kernel_rem_pio2+0x266>
 800e924:	9b02      	ldr	r3, [sp, #8]
 800e926:	2200      	movs	r2, #0
 800e928:	3301      	adds	r3, #1
 800e92a:	9302      	str	r3, [sp, #8]
 800e92c:	4615      	mov	r5, r2
 800e92e:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 800e932:	4590      	cmp	r8, r2
 800e934:	f300 80a1 	bgt.w	800ea7a <__kernel_rem_pio2+0x2f2>
 800e938:	f1bb 0f00 	cmp.w	fp, #0
 800e93c:	dd07      	ble.n	800e94e <__kernel_rem_pio2+0x1c6>
 800e93e:	f1bb 0f01 	cmp.w	fp, #1
 800e942:	f000 80c1 	beq.w	800eac8 <__kernel_rem_pio2+0x340>
 800e946:	f1bb 0f02 	cmp.w	fp, #2
 800e94a:	f000 80c8 	beq.w	800eade <__kernel_rem_pio2+0x356>
 800e94e:	f1b9 0f02 	cmp.w	r9, #2
 800e952:	d14c      	bne.n	800e9ee <__kernel_rem_pio2+0x266>
 800e954:	4632      	mov	r2, r6
 800e956:	463b      	mov	r3, r7
 800e958:	4955      	ldr	r1, [pc, #340]	@ (800eab0 <__kernel_rem_pio2+0x328>)
 800e95a:	2000      	movs	r0, #0
 800e95c:	f7f1 fd04 	bl	8000368 <__aeabi_dsub>
 800e960:	4606      	mov	r6, r0
 800e962:	460f      	mov	r7, r1
 800e964:	2d00      	cmp	r5, #0
 800e966:	d042      	beq.n	800e9ee <__kernel_rem_pio2+0x266>
 800e968:	4658      	mov	r0, fp
 800e96a:	ed9f 0b4d 	vldr	d0, [pc, #308]	@ 800eaa0 <__kernel_rem_pio2+0x318>
 800e96e:	f7ff fdbb 	bl	800e4e8 <scalbn>
 800e972:	4630      	mov	r0, r6
 800e974:	4639      	mov	r1, r7
 800e976:	ec53 2b10 	vmov	r2, r3, d0
 800e97a:	f7f1 fcf5 	bl	8000368 <__aeabi_dsub>
 800e97e:	4606      	mov	r6, r0
 800e980:	460f      	mov	r7, r1
 800e982:	e034      	b.n	800e9ee <__kernel_rem_pio2+0x266>
 800e984:	4b4b      	ldr	r3, [pc, #300]	@ (800eab4 <__kernel_rem_pio2+0x32c>)
 800e986:	2200      	movs	r2, #0
 800e988:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e98c:	f7f1 fea4 	bl	80006d8 <__aeabi_dmul>
 800e990:	f7f2 f952 	bl	8000c38 <__aeabi_d2iz>
 800e994:	f7f1 fe36 	bl	8000604 <__aeabi_i2d>
 800e998:	4b47      	ldr	r3, [pc, #284]	@ (800eab8 <__kernel_rem_pio2+0x330>)
 800e99a:	2200      	movs	r2, #0
 800e99c:	4606      	mov	r6, r0
 800e99e:	460f      	mov	r7, r1
 800e9a0:	f7f1 fe9a 	bl	80006d8 <__aeabi_dmul>
 800e9a4:	4602      	mov	r2, r0
 800e9a6:	460b      	mov	r3, r1
 800e9a8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e9ac:	f7f1 fcdc 	bl	8000368 <__aeabi_dsub>
 800e9b0:	f7f2 f942 	bl	8000c38 <__aeabi_d2iz>
 800e9b4:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800e9b8:	f849 0b04 	str.w	r0, [r9], #4
 800e9bc:	4639      	mov	r1, r7
 800e9be:	4630      	mov	r0, r6
 800e9c0:	f7f1 fcd4 	bl	800036c <__adddf3>
 800e9c4:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800e9c8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e9cc:	e75f      	b.n	800e88e <__kernel_rem_pio2+0x106>
 800e9ce:	d107      	bne.n	800e9e0 <__kernel_rem_pio2+0x258>
 800e9d0:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 800e9d4:	aa0c      	add	r2, sp, #48	@ 0x30
 800e9d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e9da:	ea4f 59e3 	mov.w	r9, r3, asr #23
 800e9de:	e79e      	b.n	800e91e <__kernel_rem_pio2+0x196>
 800e9e0:	4b36      	ldr	r3, [pc, #216]	@ (800eabc <__kernel_rem_pio2+0x334>)
 800e9e2:	2200      	movs	r2, #0
 800e9e4:	f7f2 f8fe 	bl	8000be4 <__aeabi_dcmpge>
 800e9e8:	2800      	cmp	r0, #0
 800e9ea:	d143      	bne.n	800ea74 <__kernel_rem_pio2+0x2ec>
 800e9ec:	4681      	mov	r9, r0
 800e9ee:	2200      	movs	r2, #0
 800e9f0:	2300      	movs	r3, #0
 800e9f2:	4630      	mov	r0, r6
 800e9f4:	4639      	mov	r1, r7
 800e9f6:	f7f2 f8d7 	bl	8000ba8 <__aeabi_dcmpeq>
 800e9fa:	2800      	cmp	r0, #0
 800e9fc:	f000 80c1 	beq.w	800eb82 <__kernel_rem_pio2+0x3fa>
 800ea00:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 800ea04:	2200      	movs	r2, #0
 800ea06:	9900      	ldr	r1, [sp, #0]
 800ea08:	428b      	cmp	r3, r1
 800ea0a:	da70      	bge.n	800eaee <__kernel_rem_pio2+0x366>
 800ea0c:	2a00      	cmp	r2, #0
 800ea0e:	f000 808b 	beq.w	800eb28 <__kernel_rem_pio2+0x3a0>
 800ea12:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800ea16:	ab0c      	add	r3, sp, #48	@ 0x30
 800ea18:	f1ab 0b18 	sub.w	fp, fp, #24
 800ea1c:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 800ea20:	2b00      	cmp	r3, #0
 800ea22:	d0f6      	beq.n	800ea12 <__kernel_rem_pio2+0x28a>
 800ea24:	4658      	mov	r0, fp
 800ea26:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 800eaa0 <__kernel_rem_pio2+0x318>
 800ea2a:	f7ff fd5d 	bl	800e4e8 <scalbn>
 800ea2e:	f108 0301 	add.w	r3, r8, #1
 800ea32:	00da      	lsls	r2, r3, #3
 800ea34:	9205      	str	r2, [sp, #20]
 800ea36:	ec55 4b10 	vmov	r4, r5, d0
 800ea3a:	aa70      	add	r2, sp, #448	@ 0x1c0
 800ea3c:	f8df b074 	ldr.w	fp, [pc, #116]	@ 800eab4 <__kernel_rem_pio2+0x32c>
 800ea40:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 800ea44:	4646      	mov	r6, r8
 800ea46:	f04f 0a00 	mov.w	sl, #0
 800ea4a:	2e00      	cmp	r6, #0
 800ea4c:	f280 80d1 	bge.w	800ebf2 <__kernel_rem_pio2+0x46a>
 800ea50:	4644      	mov	r4, r8
 800ea52:	2c00      	cmp	r4, #0
 800ea54:	f2c0 80ff 	blt.w	800ec56 <__kernel_rem_pio2+0x4ce>
 800ea58:	4b19      	ldr	r3, [pc, #100]	@ (800eac0 <__kernel_rem_pio2+0x338>)
 800ea5a:	461f      	mov	r7, r3
 800ea5c:	ab70      	add	r3, sp, #448	@ 0x1c0
 800ea5e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ea62:	9306      	str	r3, [sp, #24]
 800ea64:	f04f 0a00 	mov.w	sl, #0
 800ea68:	f04f 0b00 	mov.w	fp, #0
 800ea6c:	2600      	movs	r6, #0
 800ea6e:	eba8 0504 	sub.w	r5, r8, r4
 800ea72:	e0e4      	b.n	800ec3e <__kernel_rem_pio2+0x4b6>
 800ea74:	f04f 0902 	mov.w	r9, #2
 800ea78:	e754      	b.n	800e924 <__kernel_rem_pio2+0x19c>
 800ea7a:	f854 3b04 	ldr.w	r3, [r4], #4
 800ea7e:	bb0d      	cbnz	r5, 800eac4 <__kernel_rem_pio2+0x33c>
 800ea80:	b123      	cbz	r3, 800ea8c <__kernel_rem_pio2+0x304>
 800ea82:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 800ea86:	f844 3c04 	str.w	r3, [r4, #-4]
 800ea8a:	2301      	movs	r3, #1
 800ea8c:	3201      	adds	r2, #1
 800ea8e:	461d      	mov	r5, r3
 800ea90:	e74f      	b.n	800e932 <__kernel_rem_pio2+0x1aa>
 800ea92:	bf00      	nop
 800ea94:	f3af 8000 	nop.w
	...
 800eaa4:	3ff00000 	.word	0x3ff00000
 800eaa8:	08029bb8 	.word	0x08029bb8
 800eaac:	40200000 	.word	0x40200000
 800eab0:	3ff00000 	.word	0x3ff00000
 800eab4:	3e700000 	.word	0x3e700000
 800eab8:	41700000 	.word	0x41700000
 800eabc:	3fe00000 	.word	0x3fe00000
 800eac0:	08029b78 	.word	0x08029b78
 800eac4:	1acb      	subs	r3, r1, r3
 800eac6:	e7de      	b.n	800ea86 <__kernel_rem_pio2+0x2fe>
 800eac8:	f108 32ff 	add.w	r2, r8, #4294967295	@ 0xffffffff
 800eacc:	ab0c      	add	r3, sp, #48	@ 0x30
 800eace:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ead2:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800ead6:	a90c      	add	r1, sp, #48	@ 0x30
 800ead8:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800eadc:	e737      	b.n	800e94e <__kernel_rem_pio2+0x1c6>
 800eade:	f108 32ff 	add.w	r2, r8, #4294967295	@ 0xffffffff
 800eae2:	ab0c      	add	r3, sp, #48	@ 0x30
 800eae4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800eae8:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800eaec:	e7f3      	b.n	800ead6 <__kernel_rem_pio2+0x34e>
 800eaee:	a90c      	add	r1, sp, #48	@ 0x30
 800eaf0:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800eaf4:	3b01      	subs	r3, #1
 800eaf6:	430a      	orrs	r2, r1
 800eaf8:	e785      	b.n	800ea06 <__kernel_rem_pio2+0x27e>
 800eafa:	3401      	adds	r4, #1
 800eafc:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800eb00:	2a00      	cmp	r2, #0
 800eb02:	d0fa      	beq.n	800eafa <__kernel_rem_pio2+0x372>
 800eb04:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800eb06:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800eb0a:	eb0d 0503 	add.w	r5, sp, r3
 800eb0e:	9b06      	ldr	r3, [sp, #24]
 800eb10:	aa20      	add	r2, sp, #128	@ 0x80
 800eb12:	4443      	add	r3, r8
 800eb14:	f108 0701 	add.w	r7, r8, #1
 800eb18:	3d98      	subs	r5, #152	@ 0x98
 800eb1a:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 800eb1e:	4444      	add	r4, r8
 800eb20:	42bc      	cmp	r4, r7
 800eb22:	da04      	bge.n	800eb2e <__kernel_rem_pio2+0x3a6>
 800eb24:	46a0      	mov	r8, r4
 800eb26:	e6a2      	b.n	800e86e <__kernel_rem_pio2+0xe6>
 800eb28:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800eb2a:	2401      	movs	r4, #1
 800eb2c:	e7e6      	b.n	800eafc <__kernel_rem_pio2+0x374>
 800eb2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eb30:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800eb34:	f7f1 fd66 	bl	8000604 <__aeabi_i2d>
 800eb38:	ed9f 7baf 	vldr	d7, [pc, #700]	@ 800edf8 <__kernel_rem_pio2+0x670>
 800eb3c:	e8e6 0102 	strd	r0, r1, [r6], #8
 800eb40:	ed8d 7b02 	vstr	d7, [sp, #8]
 800eb44:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800eb48:	46b2      	mov	sl, r6
 800eb4a:	f04f 0800 	mov.w	r8, #0
 800eb4e:	9b05      	ldr	r3, [sp, #20]
 800eb50:	4598      	cmp	r8, r3
 800eb52:	dd05      	ble.n	800eb60 <__kernel_rem_pio2+0x3d8>
 800eb54:	ed9d 7b02 	vldr	d7, [sp, #8]
 800eb58:	3701      	adds	r7, #1
 800eb5a:	eca5 7b02 	vstmia	r5!, {d7}
 800eb5e:	e7df      	b.n	800eb20 <__kernel_rem_pio2+0x398>
 800eb60:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 800eb64:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800eb68:	f7f1 fdb6 	bl	80006d8 <__aeabi_dmul>
 800eb6c:	4602      	mov	r2, r0
 800eb6e:	460b      	mov	r3, r1
 800eb70:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800eb74:	f7f1 fbfa 	bl	800036c <__adddf3>
 800eb78:	f108 0801 	add.w	r8, r8, #1
 800eb7c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800eb80:	e7e5      	b.n	800eb4e <__kernel_rem_pio2+0x3c6>
 800eb82:	f1cb 0000 	rsb	r0, fp, #0
 800eb86:	ec47 6b10 	vmov	d0, r6, r7
 800eb8a:	f7ff fcad 	bl	800e4e8 <scalbn>
 800eb8e:	ec55 4b10 	vmov	r4, r5, d0
 800eb92:	4b9b      	ldr	r3, [pc, #620]	@ (800ee00 <__kernel_rem_pio2+0x678>)
 800eb94:	2200      	movs	r2, #0
 800eb96:	4620      	mov	r0, r4
 800eb98:	4629      	mov	r1, r5
 800eb9a:	f7f2 f823 	bl	8000be4 <__aeabi_dcmpge>
 800eb9e:	b300      	cbz	r0, 800ebe2 <__kernel_rem_pio2+0x45a>
 800eba0:	4b98      	ldr	r3, [pc, #608]	@ (800ee04 <__kernel_rem_pio2+0x67c>)
 800eba2:	2200      	movs	r2, #0
 800eba4:	4620      	mov	r0, r4
 800eba6:	4629      	mov	r1, r5
 800eba8:	f7f1 fd96 	bl	80006d8 <__aeabi_dmul>
 800ebac:	f7f2 f844 	bl	8000c38 <__aeabi_d2iz>
 800ebb0:	4606      	mov	r6, r0
 800ebb2:	f7f1 fd27 	bl	8000604 <__aeabi_i2d>
 800ebb6:	4b92      	ldr	r3, [pc, #584]	@ (800ee00 <__kernel_rem_pio2+0x678>)
 800ebb8:	2200      	movs	r2, #0
 800ebba:	f7f1 fd8d 	bl	80006d8 <__aeabi_dmul>
 800ebbe:	460b      	mov	r3, r1
 800ebc0:	4602      	mov	r2, r0
 800ebc2:	4629      	mov	r1, r5
 800ebc4:	4620      	mov	r0, r4
 800ebc6:	f7f1 fbcf 	bl	8000368 <__aeabi_dsub>
 800ebca:	f7f2 f835 	bl	8000c38 <__aeabi_d2iz>
 800ebce:	ab0c      	add	r3, sp, #48	@ 0x30
 800ebd0:	f10b 0b18 	add.w	fp, fp, #24
 800ebd4:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800ebd8:	f108 0801 	add.w	r8, r8, #1
 800ebdc:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 800ebe0:	e720      	b.n	800ea24 <__kernel_rem_pio2+0x29c>
 800ebe2:	4620      	mov	r0, r4
 800ebe4:	4629      	mov	r1, r5
 800ebe6:	f7f2 f827 	bl	8000c38 <__aeabi_d2iz>
 800ebea:	ab0c      	add	r3, sp, #48	@ 0x30
 800ebec:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800ebf0:	e718      	b.n	800ea24 <__kernel_rem_pio2+0x29c>
 800ebf2:	ab0c      	add	r3, sp, #48	@ 0x30
 800ebf4:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800ebf8:	f7f1 fd04 	bl	8000604 <__aeabi_i2d>
 800ebfc:	4622      	mov	r2, r4
 800ebfe:	462b      	mov	r3, r5
 800ec00:	f7f1 fd6a 	bl	80006d8 <__aeabi_dmul>
 800ec04:	4652      	mov	r2, sl
 800ec06:	e967 0102 	strd	r0, r1, [r7, #-8]!
 800ec0a:	465b      	mov	r3, fp
 800ec0c:	4620      	mov	r0, r4
 800ec0e:	4629      	mov	r1, r5
 800ec10:	f7f1 fd62 	bl	80006d8 <__aeabi_dmul>
 800ec14:	3e01      	subs	r6, #1
 800ec16:	4604      	mov	r4, r0
 800ec18:	460d      	mov	r5, r1
 800ec1a:	e716      	b.n	800ea4a <__kernel_rem_pio2+0x2c2>
 800ec1c:	9906      	ldr	r1, [sp, #24]
 800ec1e:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800ec22:	9106      	str	r1, [sp, #24]
 800ec24:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 800ec28:	f7f1 fd56 	bl	80006d8 <__aeabi_dmul>
 800ec2c:	4602      	mov	r2, r0
 800ec2e:	460b      	mov	r3, r1
 800ec30:	4650      	mov	r0, sl
 800ec32:	4659      	mov	r1, fp
 800ec34:	f7f1 fb9a 	bl	800036c <__adddf3>
 800ec38:	3601      	adds	r6, #1
 800ec3a:	4682      	mov	sl, r0
 800ec3c:	468b      	mov	fp, r1
 800ec3e:	9b00      	ldr	r3, [sp, #0]
 800ec40:	429e      	cmp	r6, r3
 800ec42:	dc01      	bgt.n	800ec48 <__kernel_rem_pio2+0x4c0>
 800ec44:	42ae      	cmp	r6, r5
 800ec46:	dde9      	ble.n	800ec1c <__kernel_rem_pio2+0x494>
 800ec48:	ab48      	add	r3, sp, #288	@ 0x120
 800ec4a:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800ec4e:	e9c5 ab00 	strd	sl, fp, [r5]
 800ec52:	3c01      	subs	r4, #1
 800ec54:	e6fd      	b.n	800ea52 <__kernel_rem_pio2+0x2ca>
 800ec56:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800ec58:	2b02      	cmp	r3, #2
 800ec5a:	dc0b      	bgt.n	800ec74 <__kernel_rem_pio2+0x4ec>
 800ec5c:	2b00      	cmp	r3, #0
 800ec5e:	dc35      	bgt.n	800eccc <__kernel_rem_pio2+0x544>
 800ec60:	d059      	beq.n	800ed16 <__kernel_rem_pio2+0x58e>
 800ec62:	9b02      	ldr	r3, [sp, #8]
 800ec64:	f003 0007 	and.w	r0, r3, #7
 800ec68:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 800ec6c:	ecbd 8b02 	vpop	{d8}
 800ec70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec74:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800ec76:	2b03      	cmp	r3, #3
 800ec78:	d1f3      	bne.n	800ec62 <__kernel_rem_pio2+0x4da>
 800ec7a:	9b05      	ldr	r3, [sp, #20]
 800ec7c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800ec80:	eb0d 0403 	add.w	r4, sp, r3
 800ec84:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 800ec88:	4625      	mov	r5, r4
 800ec8a:	46c2      	mov	sl, r8
 800ec8c:	f1ba 0f00 	cmp.w	sl, #0
 800ec90:	dc69      	bgt.n	800ed66 <__kernel_rem_pio2+0x5de>
 800ec92:	4645      	mov	r5, r8
 800ec94:	2d01      	cmp	r5, #1
 800ec96:	f300 8087 	bgt.w	800eda8 <__kernel_rem_pio2+0x620>
 800ec9a:	9c05      	ldr	r4, [sp, #20]
 800ec9c:	ab48      	add	r3, sp, #288	@ 0x120
 800ec9e:	441c      	add	r4, r3
 800eca0:	2000      	movs	r0, #0
 800eca2:	2100      	movs	r1, #0
 800eca4:	f1b8 0f01 	cmp.w	r8, #1
 800eca8:	f300 809c 	bgt.w	800ede4 <__kernel_rem_pio2+0x65c>
 800ecac:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 800ecb0:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 800ecb4:	f1b9 0f00 	cmp.w	r9, #0
 800ecb8:	f040 80a6 	bne.w	800ee08 <__kernel_rem_pio2+0x680>
 800ecbc:	9b04      	ldr	r3, [sp, #16]
 800ecbe:	e9c3 5600 	strd	r5, r6, [r3]
 800ecc2:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800ecc6:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800ecca:	e7ca      	b.n	800ec62 <__kernel_rem_pio2+0x4da>
 800eccc:	9d05      	ldr	r5, [sp, #20]
 800ecce:	ab48      	add	r3, sp, #288	@ 0x120
 800ecd0:	441d      	add	r5, r3
 800ecd2:	4644      	mov	r4, r8
 800ecd4:	2000      	movs	r0, #0
 800ecd6:	2100      	movs	r1, #0
 800ecd8:	2c00      	cmp	r4, #0
 800ecda:	da35      	bge.n	800ed48 <__kernel_rem_pio2+0x5c0>
 800ecdc:	f1b9 0f00 	cmp.w	r9, #0
 800ece0:	d038      	beq.n	800ed54 <__kernel_rem_pio2+0x5cc>
 800ece2:	4602      	mov	r2, r0
 800ece4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ece8:	9c04      	ldr	r4, [sp, #16]
 800ecea:	e9c4 2300 	strd	r2, r3, [r4]
 800ecee:	4602      	mov	r2, r0
 800ecf0:	460b      	mov	r3, r1
 800ecf2:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 800ecf6:	f7f1 fb37 	bl	8000368 <__aeabi_dsub>
 800ecfa:	ad4a      	add	r5, sp, #296	@ 0x128
 800ecfc:	2401      	movs	r4, #1
 800ecfe:	45a0      	cmp	r8, r4
 800ed00:	da2b      	bge.n	800ed5a <__kernel_rem_pio2+0x5d2>
 800ed02:	f1b9 0f00 	cmp.w	r9, #0
 800ed06:	d002      	beq.n	800ed0e <__kernel_rem_pio2+0x586>
 800ed08:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ed0c:	4619      	mov	r1, r3
 800ed0e:	9b04      	ldr	r3, [sp, #16]
 800ed10:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800ed14:	e7a5      	b.n	800ec62 <__kernel_rem_pio2+0x4da>
 800ed16:	9c05      	ldr	r4, [sp, #20]
 800ed18:	ab48      	add	r3, sp, #288	@ 0x120
 800ed1a:	441c      	add	r4, r3
 800ed1c:	2000      	movs	r0, #0
 800ed1e:	2100      	movs	r1, #0
 800ed20:	f1b8 0f00 	cmp.w	r8, #0
 800ed24:	da09      	bge.n	800ed3a <__kernel_rem_pio2+0x5b2>
 800ed26:	f1b9 0f00 	cmp.w	r9, #0
 800ed2a:	d002      	beq.n	800ed32 <__kernel_rem_pio2+0x5aa>
 800ed2c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ed30:	4619      	mov	r1, r3
 800ed32:	9b04      	ldr	r3, [sp, #16]
 800ed34:	e9c3 0100 	strd	r0, r1, [r3]
 800ed38:	e793      	b.n	800ec62 <__kernel_rem_pio2+0x4da>
 800ed3a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800ed3e:	f7f1 fb15 	bl	800036c <__adddf3>
 800ed42:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800ed46:	e7eb      	b.n	800ed20 <__kernel_rem_pio2+0x598>
 800ed48:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800ed4c:	f7f1 fb0e 	bl	800036c <__adddf3>
 800ed50:	3c01      	subs	r4, #1
 800ed52:	e7c1      	b.n	800ecd8 <__kernel_rem_pio2+0x550>
 800ed54:	4602      	mov	r2, r0
 800ed56:	460b      	mov	r3, r1
 800ed58:	e7c6      	b.n	800ece8 <__kernel_rem_pio2+0x560>
 800ed5a:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800ed5e:	f7f1 fb05 	bl	800036c <__adddf3>
 800ed62:	3401      	adds	r4, #1
 800ed64:	e7cb      	b.n	800ecfe <__kernel_rem_pio2+0x576>
 800ed66:	ed35 7b02 	vldmdb	r5!, {d7}
 800ed6a:	ed8d 7b00 	vstr	d7, [sp]
 800ed6e:	ed95 7b02 	vldr	d7, [r5, #8]
 800ed72:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ed76:	ec53 2b17 	vmov	r2, r3, d7
 800ed7a:	ed8d 7b06 	vstr	d7, [sp, #24]
 800ed7e:	f7f1 faf5 	bl	800036c <__adddf3>
 800ed82:	4602      	mov	r2, r0
 800ed84:	460b      	mov	r3, r1
 800ed86:	4606      	mov	r6, r0
 800ed88:	460f      	mov	r7, r1
 800ed8a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ed8e:	f7f1 faeb 	bl	8000368 <__aeabi_dsub>
 800ed92:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ed96:	f7f1 fae9 	bl	800036c <__adddf3>
 800ed9a:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800ed9e:	e9c5 0102 	strd	r0, r1, [r5, #8]
 800eda2:	e9c5 6700 	strd	r6, r7, [r5]
 800eda6:	e771      	b.n	800ec8c <__kernel_rem_pio2+0x504>
 800eda8:	ed34 7b02 	vldmdb	r4!, {d7}
 800edac:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 800edb0:	ec51 0b17 	vmov	r0, r1, d7
 800edb4:	4652      	mov	r2, sl
 800edb6:	465b      	mov	r3, fp
 800edb8:	ed8d 7b00 	vstr	d7, [sp]
 800edbc:	f7f1 fad6 	bl	800036c <__adddf3>
 800edc0:	4602      	mov	r2, r0
 800edc2:	460b      	mov	r3, r1
 800edc4:	4606      	mov	r6, r0
 800edc6:	460f      	mov	r7, r1
 800edc8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800edcc:	f7f1 facc 	bl	8000368 <__aeabi_dsub>
 800edd0:	4652      	mov	r2, sl
 800edd2:	465b      	mov	r3, fp
 800edd4:	f7f1 faca 	bl	800036c <__adddf3>
 800edd8:	3d01      	subs	r5, #1
 800edda:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800edde:	e9c4 6700 	strd	r6, r7, [r4]
 800ede2:	e757      	b.n	800ec94 <__kernel_rem_pio2+0x50c>
 800ede4:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800ede8:	f7f1 fac0 	bl	800036c <__adddf3>
 800edec:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800edf0:	e758      	b.n	800eca4 <__kernel_rem_pio2+0x51c>
 800edf2:	bf00      	nop
 800edf4:	f3af 8000 	nop.w
	...
 800ee00:	41700000 	.word	0x41700000
 800ee04:	3e700000 	.word	0x3e700000
 800ee08:	9b04      	ldr	r3, [sp, #16]
 800ee0a:	9a04      	ldr	r2, [sp, #16]
 800ee0c:	601d      	str	r5, [r3, #0]
 800ee0e:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 800ee12:	605c      	str	r4, [r3, #4]
 800ee14:	609f      	str	r7, [r3, #8]
 800ee16:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 800ee1a:	60d3      	str	r3, [r2, #12]
 800ee1c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ee20:	6110      	str	r0, [r2, #16]
 800ee22:	6153      	str	r3, [r2, #20]
 800ee24:	e71d      	b.n	800ec62 <__kernel_rem_pio2+0x4da>
 800ee26:	bf00      	nop

0800ee28 <floor>:
 800ee28:	ec51 0b10 	vmov	r0, r1, d0
 800ee2c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800ee30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ee34:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 800ee38:	2e13      	cmp	r6, #19
 800ee3a:	460c      	mov	r4, r1
 800ee3c:	4605      	mov	r5, r0
 800ee3e:	4680      	mov	r8, r0
 800ee40:	dc34      	bgt.n	800eeac <floor+0x84>
 800ee42:	2e00      	cmp	r6, #0
 800ee44:	da17      	bge.n	800ee76 <floor+0x4e>
 800ee46:	a332      	add	r3, pc, #200	@ (adr r3, 800ef10 <floor+0xe8>)
 800ee48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee4c:	f7f1 fa8e 	bl	800036c <__adddf3>
 800ee50:	2200      	movs	r2, #0
 800ee52:	2300      	movs	r3, #0
 800ee54:	f7f1 fed0 	bl	8000bf8 <__aeabi_dcmpgt>
 800ee58:	b150      	cbz	r0, 800ee70 <floor+0x48>
 800ee5a:	2c00      	cmp	r4, #0
 800ee5c:	da55      	bge.n	800ef0a <floor+0xe2>
 800ee5e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800ee62:	432c      	orrs	r4, r5
 800ee64:	2500      	movs	r5, #0
 800ee66:	42ac      	cmp	r4, r5
 800ee68:	4c2b      	ldr	r4, [pc, #172]	@ (800ef18 <floor+0xf0>)
 800ee6a:	bf08      	it	eq
 800ee6c:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 800ee70:	4621      	mov	r1, r4
 800ee72:	4628      	mov	r0, r5
 800ee74:	e023      	b.n	800eebe <floor+0x96>
 800ee76:	4f29      	ldr	r7, [pc, #164]	@ (800ef1c <floor+0xf4>)
 800ee78:	4137      	asrs	r7, r6
 800ee7a:	ea01 0307 	and.w	r3, r1, r7
 800ee7e:	4303      	orrs	r3, r0
 800ee80:	d01d      	beq.n	800eebe <floor+0x96>
 800ee82:	a323      	add	r3, pc, #140	@ (adr r3, 800ef10 <floor+0xe8>)
 800ee84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee88:	f7f1 fa70 	bl	800036c <__adddf3>
 800ee8c:	2200      	movs	r2, #0
 800ee8e:	2300      	movs	r3, #0
 800ee90:	f7f1 feb2 	bl	8000bf8 <__aeabi_dcmpgt>
 800ee94:	2800      	cmp	r0, #0
 800ee96:	d0eb      	beq.n	800ee70 <floor+0x48>
 800ee98:	2c00      	cmp	r4, #0
 800ee9a:	bfbe      	ittt	lt
 800ee9c:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 800eea0:	4133      	asrlt	r3, r6
 800eea2:	18e4      	addlt	r4, r4, r3
 800eea4:	ea24 0407 	bic.w	r4, r4, r7
 800eea8:	2500      	movs	r5, #0
 800eeaa:	e7e1      	b.n	800ee70 <floor+0x48>
 800eeac:	2e33      	cmp	r6, #51	@ 0x33
 800eeae:	dd0a      	ble.n	800eec6 <floor+0x9e>
 800eeb0:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 800eeb4:	d103      	bne.n	800eebe <floor+0x96>
 800eeb6:	4602      	mov	r2, r0
 800eeb8:	460b      	mov	r3, r1
 800eeba:	f7f1 fa57 	bl	800036c <__adddf3>
 800eebe:	ec41 0b10 	vmov	d0, r0, r1
 800eec2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eec6:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 800eeca:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800eece:	40df      	lsrs	r7, r3
 800eed0:	4207      	tst	r7, r0
 800eed2:	d0f4      	beq.n	800eebe <floor+0x96>
 800eed4:	a30e      	add	r3, pc, #56	@ (adr r3, 800ef10 <floor+0xe8>)
 800eed6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eeda:	f7f1 fa47 	bl	800036c <__adddf3>
 800eede:	2200      	movs	r2, #0
 800eee0:	2300      	movs	r3, #0
 800eee2:	f7f1 fe89 	bl	8000bf8 <__aeabi_dcmpgt>
 800eee6:	2800      	cmp	r0, #0
 800eee8:	d0c2      	beq.n	800ee70 <floor+0x48>
 800eeea:	2c00      	cmp	r4, #0
 800eeec:	da0a      	bge.n	800ef04 <floor+0xdc>
 800eeee:	2e14      	cmp	r6, #20
 800eef0:	d101      	bne.n	800eef6 <floor+0xce>
 800eef2:	3401      	adds	r4, #1
 800eef4:	e006      	b.n	800ef04 <floor+0xdc>
 800eef6:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 800eefa:	2301      	movs	r3, #1
 800eefc:	40b3      	lsls	r3, r6
 800eefe:	441d      	add	r5, r3
 800ef00:	4545      	cmp	r5, r8
 800ef02:	d3f6      	bcc.n	800eef2 <floor+0xca>
 800ef04:	ea25 0507 	bic.w	r5, r5, r7
 800ef08:	e7b2      	b.n	800ee70 <floor+0x48>
 800ef0a:	2500      	movs	r5, #0
 800ef0c:	462c      	mov	r4, r5
 800ef0e:	e7af      	b.n	800ee70 <floor+0x48>
 800ef10:	8800759c 	.word	0x8800759c
 800ef14:	7e37e43c 	.word	0x7e37e43c
 800ef18:	bff00000 	.word	0xbff00000
 800ef1c:	000fffff 	.word	0x000fffff

0800ef20 <abort>:
 800ef20:	b508      	push	{r3, lr}
 800ef22:	2006      	movs	r0, #6
 800ef24:	f000 fb7a 	bl	800f61c <raise>
 800ef28:	2001      	movs	r0, #1
 800ef2a:	f001 fa0d 	bl	8010348 <_exit>
	...

0800ef30 <malloc>:
 800ef30:	4b02      	ldr	r3, [pc, #8]	@ (800ef3c <malloc+0xc>)
 800ef32:	4601      	mov	r1, r0
 800ef34:	6818      	ldr	r0, [r3, #0]
 800ef36:	f000 b82d 	b.w	800ef94 <_malloc_r>
 800ef3a:	bf00      	nop
 800ef3c:	2000092c 	.word	0x2000092c

0800ef40 <free>:
 800ef40:	4b02      	ldr	r3, [pc, #8]	@ (800ef4c <free+0xc>)
 800ef42:	4601      	mov	r1, r0
 800ef44:	6818      	ldr	r0, [r3, #0]
 800ef46:	f000 bc17 	b.w	800f778 <_free_r>
 800ef4a:	bf00      	nop
 800ef4c:	2000092c 	.word	0x2000092c

0800ef50 <sbrk_aligned>:
 800ef50:	b570      	push	{r4, r5, r6, lr}
 800ef52:	4e0f      	ldr	r6, [pc, #60]	@ (800ef90 <sbrk_aligned+0x40>)
 800ef54:	460c      	mov	r4, r1
 800ef56:	6831      	ldr	r1, [r6, #0]
 800ef58:	4605      	mov	r5, r0
 800ef5a:	b911      	cbnz	r1, 800ef62 <sbrk_aligned+0x12>
 800ef5c:	f000 fbae 	bl	800f6bc <_sbrk_r>
 800ef60:	6030      	str	r0, [r6, #0]
 800ef62:	4621      	mov	r1, r4
 800ef64:	4628      	mov	r0, r5
 800ef66:	f000 fba9 	bl	800f6bc <_sbrk_r>
 800ef6a:	1c43      	adds	r3, r0, #1
 800ef6c:	d103      	bne.n	800ef76 <sbrk_aligned+0x26>
 800ef6e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800ef72:	4620      	mov	r0, r4
 800ef74:	bd70      	pop	{r4, r5, r6, pc}
 800ef76:	1cc4      	adds	r4, r0, #3
 800ef78:	f024 0403 	bic.w	r4, r4, #3
 800ef7c:	42a0      	cmp	r0, r4
 800ef7e:	d0f8      	beq.n	800ef72 <sbrk_aligned+0x22>
 800ef80:	1a21      	subs	r1, r4, r0
 800ef82:	4628      	mov	r0, r5
 800ef84:	f000 fb9a 	bl	800f6bc <_sbrk_r>
 800ef88:	3001      	adds	r0, #1
 800ef8a:	d1f2      	bne.n	800ef72 <sbrk_aligned+0x22>
 800ef8c:	e7ef      	b.n	800ef6e <sbrk_aligned+0x1e>
 800ef8e:	bf00      	nop
 800ef90:	200120cc 	.word	0x200120cc

0800ef94 <_malloc_r>:
 800ef94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ef98:	1ccd      	adds	r5, r1, #3
 800ef9a:	f025 0503 	bic.w	r5, r5, #3
 800ef9e:	3508      	adds	r5, #8
 800efa0:	2d0c      	cmp	r5, #12
 800efa2:	bf38      	it	cc
 800efa4:	250c      	movcc	r5, #12
 800efa6:	2d00      	cmp	r5, #0
 800efa8:	4606      	mov	r6, r0
 800efaa:	db01      	blt.n	800efb0 <_malloc_r+0x1c>
 800efac:	42a9      	cmp	r1, r5
 800efae:	d904      	bls.n	800efba <_malloc_r+0x26>
 800efb0:	230c      	movs	r3, #12
 800efb2:	6033      	str	r3, [r6, #0]
 800efb4:	2000      	movs	r0, #0
 800efb6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800efba:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800f090 <_malloc_r+0xfc>
 800efbe:	f000 f869 	bl	800f094 <__malloc_lock>
 800efc2:	f8d8 3000 	ldr.w	r3, [r8]
 800efc6:	461c      	mov	r4, r3
 800efc8:	bb44      	cbnz	r4, 800f01c <_malloc_r+0x88>
 800efca:	4629      	mov	r1, r5
 800efcc:	4630      	mov	r0, r6
 800efce:	f7ff ffbf 	bl	800ef50 <sbrk_aligned>
 800efd2:	1c43      	adds	r3, r0, #1
 800efd4:	4604      	mov	r4, r0
 800efd6:	d158      	bne.n	800f08a <_malloc_r+0xf6>
 800efd8:	f8d8 4000 	ldr.w	r4, [r8]
 800efdc:	4627      	mov	r7, r4
 800efde:	2f00      	cmp	r7, #0
 800efe0:	d143      	bne.n	800f06a <_malloc_r+0xd6>
 800efe2:	2c00      	cmp	r4, #0
 800efe4:	d04b      	beq.n	800f07e <_malloc_r+0xea>
 800efe6:	6823      	ldr	r3, [r4, #0]
 800efe8:	4639      	mov	r1, r7
 800efea:	4630      	mov	r0, r6
 800efec:	eb04 0903 	add.w	r9, r4, r3
 800eff0:	f000 fb64 	bl	800f6bc <_sbrk_r>
 800eff4:	4581      	cmp	r9, r0
 800eff6:	d142      	bne.n	800f07e <_malloc_r+0xea>
 800eff8:	6821      	ldr	r1, [r4, #0]
 800effa:	1a6d      	subs	r5, r5, r1
 800effc:	4629      	mov	r1, r5
 800effe:	4630      	mov	r0, r6
 800f000:	f7ff ffa6 	bl	800ef50 <sbrk_aligned>
 800f004:	3001      	adds	r0, #1
 800f006:	d03a      	beq.n	800f07e <_malloc_r+0xea>
 800f008:	6823      	ldr	r3, [r4, #0]
 800f00a:	442b      	add	r3, r5
 800f00c:	6023      	str	r3, [r4, #0]
 800f00e:	f8d8 3000 	ldr.w	r3, [r8]
 800f012:	685a      	ldr	r2, [r3, #4]
 800f014:	bb62      	cbnz	r2, 800f070 <_malloc_r+0xdc>
 800f016:	f8c8 7000 	str.w	r7, [r8]
 800f01a:	e00f      	b.n	800f03c <_malloc_r+0xa8>
 800f01c:	6822      	ldr	r2, [r4, #0]
 800f01e:	1b52      	subs	r2, r2, r5
 800f020:	d420      	bmi.n	800f064 <_malloc_r+0xd0>
 800f022:	2a0b      	cmp	r2, #11
 800f024:	d917      	bls.n	800f056 <_malloc_r+0xc2>
 800f026:	1961      	adds	r1, r4, r5
 800f028:	42a3      	cmp	r3, r4
 800f02a:	6025      	str	r5, [r4, #0]
 800f02c:	bf18      	it	ne
 800f02e:	6059      	strne	r1, [r3, #4]
 800f030:	6863      	ldr	r3, [r4, #4]
 800f032:	bf08      	it	eq
 800f034:	f8c8 1000 	streq.w	r1, [r8]
 800f038:	5162      	str	r2, [r4, r5]
 800f03a:	604b      	str	r3, [r1, #4]
 800f03c:	4630      	mov	r0, r6
 800f03e:	f000 f82f 	bl	800f0a0 <__malloc_unlock>
 800f042:	f104 000b 	add.w	r0, r4, #11
 800f046:	1d23      	adds	r3, r4, #4
 800f048:	f020 0007 	bic.w	r0, r0, #7
 800f04c:	1ac2      	subs	r2, r0, r3
 800f04e:	bf1c      	itt	ne
 800f050:	1a1b      	subne	r3, r3, r0
 800f052:	50a3      	strne	r3, [r4, r2]
 800f054:	e7af      	b.n	800efb6 <_malloc_r+0x22>
 800f056:	6862      	ldr	r2, [r4, #4]
 800f058:	42a3      	cmp	r3, r4
 800f05a:	bf0c      	ite	eq
 800f05c:	f8c8 2000 	streq.w	r2, [r8]
 800f060:	605a      	strne	r2, [r3, #4]
 800f062:	e7eb      	b.n	800f03c <_malloc_r+0xa8>
 800f064:	4623      	mov	r3, r4
 800f066:	6864      	ldr	r4, [r4, #4]
 800f068:	e7ae      	b.n	800efc8 <_malloc_r+0x34>
 800f06a:	463c      	mov	r4, r7
 800f06c:	687f      	ldr	r7, [r7, #4]
 800f06e:	e7b6      	b.n	800efde <_malloc_r+0x4a>
 800f070:	461a      	mov	r2, r3
 800f072:	685b      	ldr	r3, [r3, #4]
 800f074:	42a3      	cmp	r3, r4
 800f076:	d1fb      	bne.n	800f070 <_malloc_r+0xdc>
 800f078:	2300      	movs	r3, #0
 800f07a:	6053      	str	r3, [r2, #4]
 800f07c:	e7de      	b.n	800f03c <_malloc_r+0xa8>
 800f07e:	230c      	movs	r3, #12
 800f080:	6033      	str	r3, [r6, #0]
 800f082:	4630      	mov	r0, r6
 800f084:	f000 f80c 	bl	800f0a0 <__malloc_unlock>
 800f088:	e794      	b.n	800efb4 <_malloc_r+0x20>
 800f08a:	6005      	str	r5, [r0, #0]
 800f08c:	e7d6      	b.n	800f03c <_malloc_r+0xa8>
 800f08e:	bf00      	nop
 800f090:	200120d0 	.word	0x200120d0

0800f094 <__malloc_lock>:
 800f094:	4801      	ldr	r0, [pc, #4]	@ (800f09c <__malloc_lock+0x8>)
 800f096:	f000 bb5e 	b.w	800f756 <__retarget_lock_acquire_recursive>
 800f09a:	bf00      	nop
 800f09c:	20012214 	.word	0x20012214

0800f0a0 <__malloc_unlock>:
 800f0a0:	4801      	ldr	r0, [pc, #4]	@ (800f0a8 <__malloc_unlock+0x8>)
 800f0a2:	f000 bb59 	b.w	800f758 <__retarget_lock_release_recursive>
 800f0a6:	bf00      	nop
 800f0a8:	20012214 	.word	0x20012214

0800f0ac <_realloc_r>:
 800f0ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f0b0:	4607      	mov	r7, r0
 800f0b2:	4614      	mov	r4, r2
 800f0b4:	460d      	mov	r5, r1
 800f0b6:	b921      	cbnz	r1, 800f0c2 <_realloc_r+0x16>
 800f0b8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f0bc:	4611      	mov	r1, r2
 800f0be:	f7ff bf69 	b.w	800ef94 <_malloc_r>
 800f0c2:	b92a      	cbnz	r2, 800f0d0 <_realloc_r+0x24>
 800f0c4:	f000 fb58 	bl	800f778 <_free_r>
 800f0c8:	4625      	mov	r5, r4
 800f0ca:	4628      	mov	r0, r5
 800f0cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f0d0:	f000 fb9c 	bl	800f80c <_malloc_usable_size_r>
 800f0d4:	4284      	cmp	r4, r0
 800f0d6:	4606      	mov	r6, r0
 800f0d8:	d802      	bhi.n	800f0e0 <_realloc_r+0x34>
 800f0da:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800f0de:	d8f4      	bhi.n	800f0ca <_realloc_r+0x1e>
 800f0e0:	4621      	mov	r1, r4
 800f0e2:	4638      	mov	r0, r7
 800f0e4:	f7ff ff56 	bl	800ef94 <_malloc_r>
 800f0e8:	4680      	mov	r8, r0
 800f0ea:	b908      	cbnz	r0, 800f0f0 <_realloc_r+0x44>
 800f0ec:	4645      	mov	r5, r8
 800f0ee:	e7ec      	b.n	800f0ca <_realloc_r+0x1e>
 800f0f0:	42b4      	cmp	r4, r6
 800f0f2:	4622      	mov	r2, r4
 800f0f4:	4629      	mov	r1, r5
 800f0f6:	bf28      	it	cs
 800f0f8:	4632      	movcs	r2, r6
 800f0fa:	f000 fb2e 	bl	800f75a <memcpy>
 800f0fe:	4629      	mov	r1, r5
 800f100:	4638      	mov	r0, r7
 800f102:	f000 fb39 	bl	800f778 <_free_r>
 800f106:	e7f1      	b.n	800f0ec <_realloc_r+0x40>

0800f108 <std>:
 800f108:	2300      	movs	r3, #0
 800f10a:	b510      	push	{r4, lr}
 800f10c:	4604      	mov	r4, r0
 800f10e:	e9c0 3300 	strd	r3, r3, [r0]
 800f112:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800f116:	6083      	str	r3, [r0, #8]
 800f118:	8181      	strh	r1, [r0, #12]
 800f11a:	6643      	str	r3, [r0, #100]	@ 0x64
 800f11c:	81c2      	strh	r2, [r0, #14]
 800f11e:	6183      	str	r3, [r0, #24]
 800f120:	4619      	mov	r1, r3
 800f122:	2208      	movs	r2, #8
 800f124:	305c      	adds	r0, #92	@ 0x5c
 800f126:	f000 fa49 	bl	800f5bc <memset>
 800f12a:	4b0d      	ldr	r3, [pc, #52]	@ (800f160 <std+0x58>)
 800f12c:	6263      	str	r3, [r4, #36]	@ 0x24
 800f12e:	4b0d      	ldr	r3, [pc, #52]	@ (800f164 <std+0x5c>)
 800f130:	62a3      	str	r3, [r4, #40]	@ 0x28
 800f132:	4b0d      	ldr	r3, [pc, #52]	@ (800f168 <std+0x60>)
 800f134:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800f136:	4b0d      	ldr	r3, [pc, #52]	@ (800f16c <std+0x64>)
 800f138:	6323      	str	r3, [r4, #48]	@ 0x30
 800f13a:	4b0d      	ldr	r3, [pc, #52]	@ (800f170 <std+0x68>)
 800f13c:	6224      	str	r4, [r4, #32]
 800f13e:	429c      	cmp	r4, r3
 800f140:	d006      	beq.n	800f150 <std+0x48>
 800f142:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800f146:	4294      	cmp	r4, r2
 800f148:	d002      	beq.n	800f150 <std+0x48>
 800f14a:	33d0      	adds	r3, #208	@ 0xd0
 800f14c:	429c      	cmp	r4, r3
 800f14e:	d105      	bne.n	800f15c <std+0x54>
 800f150:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800f154:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f158:	f000 bafc 	b.w	800f754 <__retarget_lock_init_recursive>
 800f15c:	bd10      	pop	{r4, pc}
 800f15e:	bf00      	nop
 800f160:	0800f3d9 	.word	0x0800f3d9
 800f164:	0800f3fb 	.word	0x0800f3fb
 800f168:	0800f433 	.word	0x0800f433
 800f16c:	0800f457 	.word	0x0800f457
 800f170:	200120d4 	.word	0x200120d4

0800f174 <stdio_exit_handler>:
 800f174:	4a02      	ldr	r2, [pc, #8]	@ (800f180 <stdio_exit_handler+0xc>)
 800f176:	4903      	ldr	r1, [pc, #12]	@ (800f184 <stdio_exit_handler+0x10>)
 800f178:	4803      	ldr	r0, [pc, #12]	@ (800f188 <stdio_exit_handler+0x14>)
 800f17a:	f000 b869 	b.w	800f250 <_fwalk_sglue>
 800f17e:	bf00      	nop
 800f180:	20000920 	.word	0x20000920
 800f184:	08010171 	.word	0x08010171
 800f188:	20000930 	.word	0x20000930

0800f18c <cleanup_stdio>:
 800f18c:	6841      	ldr	r1, [r0, #4]
 800f18e:	4b0c      	ldr	r3, [pc, #48]	@ (800f1c0 <cleanup_stdio+0x34>)
 800f190:	4299      	cmp	r1, r3
 800f192:	b510      	push	{r4, lr}
 800f194:	4604      	mov	r4, r0
 800f196:	d001      	beq.n	800f19c <cleanup_stdio+0x10>
 800f198:	f000 ffea 	bl	8010170 <_fflush_r>
 800f19c:	68a1      	ldr	r1, [r4, #8]
 800f19e:	4b09      	ldr	r3, [pc, #36]	@ (800f1c4 <cleanup_stdio+0x38>)
 800f1a0:	4299      	cmp	r1, r3
 800f1a2:	d002      	beq.n	800f1aa <cleanup_stdio+0x1e>
 800f1a4:	4620      	mov	r0, r4
 800f1a6:	f000 ffe3 	bl	8010170 <_fflush_r>
 800f1aa:	68e1      	ldr	r1, [r4, #12]
 800f1ac:	4b06      	ldr	r3, [pc, #24]	@ (800f1c8 <cleanup_stdio+0x3c>)
 800f1ae:	4299      	cmp	r1, r3
 800f1b0:	d004      	beq.n	800f1bc <cleanup_stdio+0x30>
 800f1b2:	4620      	mov	r0, r4
 800f1b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f1b8:	f000 bfda 	b.w	8010170 <_fflush_r>
 800f1bc:	bd10      	pop	{r4, pc}
 800f1be:	bf00      	nop
 800f1c0:	200120d4 	.word	0x200120d4
 800f1c4:	2001213c 	.word	0x2001213c
 800f1c8:	200121a4 	.word	0x200121a4

0800f1cc <global_stdio_init.part.0>:
 800f1cc:	b510      	push	{r4, lr}
 800f1ce:	4b0b      	ldr	r3, [pc, #44]	@ (800f1fc <global_stdio_init.part.0+0x30>)
 800f1d0:	4c0b      	ldr	r4, [pc, #44]	@ (800f200 <global_stdio_init.part.0+0x34>)
 800f1d2:	4a0c      	ldr	r2, [pc, #48]	@ (800f204 <global_stdio_init.part.0+0x38>)
 800f1d4:	601a      	str	r2, [r3, #0]
 800f1d6:	4620      	mov	r0, r4
 800f1d8:	2200      	movs	r2, #0
 800f1da:	2104      	movs	r1, #4
 800f1dc:	f7ff ff94 	bl	800f108 <std>
 800f1e0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800f1e4:	2201      	movs	r2, #1
 800f1e6:	2109      	movs	r1, #9
 800f1e8:	f7ff ff8e 	bl	800f108 <std>
 800f1ec:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800f1f0:	2202      	movs	r2, #2
 800f1f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f1f6:	2112      	movs	r1, #18
 800f1f8:	f7ff bf86 	b.w	800f108 <std>
 800f1fc:	2001220c 	.word	0x2001220c
 800f200:	200120d4 	.word	0x200120d4
 800f204:	0800f175 	.word	0x0800f175

0800f208 <__sfp_lock_acquire>:
 800f208:	4801      	ldr	r0, [pc, #4]	@ (800f210 <__sfp_lock_acquire+0x8>)
 800f20a:	f000 baa4 	b.w	800f756 <__retarget_lock_acquire_recursive>
 800f20e:	bf00      	nop
 800f210:	20012215 	.word	0x20012215

0800f214 <__sfp_lock_release>:
 800f214:	4801      	ldr	r0, [pc, #4]	@ (800f21c <__sfp_lock_release+0x8>)
 800f216:	f000 ba9f 	b.w	800f758 <__retarget_lock_release_recursive>
 800f21a:	bf00      	nop
 800f21c:	20012215 	.word	0x20012215

0800f220 <__sinit>:
 800f220:	b510      	push	{r4, lr}
 800f222:	4604      	mov	r4, r0
 800f224:	f7ff fff0 	bl	800f208 <__sfp_lock_acquire>
 800f228:	6a23      	ldr	r3, [r4, #32]
 800f22a:	b11b      	cbz	r3, 800f234 <__sinit+0x14>
 800f22c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f230:	f7ff bff0 	b.w	800f214 <__sfp_lock_release>
 800f234:	4b04      	ldr	r3, [pc, #16]	@ (800f248 <__sinit+0x28>)
 800f236:	6223      	str	r3, [r4, #32]
 800f238:	4b04      	ldr	r3, [pc, #16]	@ (800f24c <__sinit+0x2c>)
 800f23a:	681b      	ldr	r3, [r3, #0]
 800f23c:	2b00      	cmp	r3, #0
 800f23e:	d1f5      	bne.n	800f22c <__sinit+0xc>
 800f240:	f7ff ffc4 	bl	800f1cc <global_stdio_init.part.0>
 800f244:	e7f2      	b.n	800f22c <__sinit+0xc>
 800f246:	bf00      	nop
 800f248:	0800f18d 	.word	0x0800f18d
 800f24c:	2001220c 	.word	0x2001220c

0800f250 <_fwalk_sglue>:
 800f250:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f254:	4607      	mov	r7, r0
 800f256:	4688      	mov	r8, r1
 800f258:	4614      	mov	r4, r2
 800f25a:	2600      	movs	r6, #0
 800f25c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800f260:	f1b9 0901 	subs.w	r9, r9, #1
 800f264:	d505      	bpl.n	800f272 <_fwalk_sglue+0x22>
 800f266:	6824      	ldr	r4, [r4, #0]
 800f268:	2c00      	cmp	r4, #0
 800f26a:	d1f7      	bne.n	800f25c <_fwalk_sglue+0xc>
 800f26c:	4630      	mov	r0, r6
 800f26e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f272:	89ab      	ldrh	r3, [r5, #12]
 800f274:	2b01      	cmp	r3, #1
 800f276:	d907      	bls.n	800f288 <_fwalk_sglue+0x38>
 800f278:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800f27c:	3301      	adds	r3, #1
 800f27e:	d003      	beq.n	800f288 <_fwalk_sglue+0x38>
 800f280:	4629      	mov	r1, r5
 800f282:	4638      	mov	r0, r7
 800f284:	47c0      	blx	r8
 800f286:	4306      	orrs	r6, r0
 800f288:	3568      	adds	r5, #104	@ 0x68
 800f28a:	e7e9      	b.n	800f260 <_fwalk_sglue+0x10>

0800f28c <iprintf>:
 800f28c:	b40f      	push	{r0, r1, r2, r3}
 800f28e:	b507      	push	{r0, r1, r2, lr}
 800f290:	4906      	ldr	r1, [pc, #24]	@ (800f2ac <iprintf+0x20>)
 800f292:	ab04      	add	r3, sp, #16
 800f294:	6808      	ldr	r0, [r1, #0]
 800f296:	f853 2b04 	ldr.w	r2, [r3], #4
 800f29a:	6881      	ldr	r1, [r0, #8]
 800f29c:	9301      	str	r3, [sp, #4]
 800f29e:	f000 fc3f 	bl	800fb20 <_vfiprintf_r>
 800f2a2:	b003      	add	sp, #12
 800f2a4:	f85d eb04 	ldr.w	lr, [sp], #4
 800f2a8:	b004      	add	sp, #16
 800f2aa:	4770      	bx	lr
 800f2ac:	2000092c 	.word	0x2000092c

0800f2b0 <_puts_r>:
 800f2b0:	6a03      	ldr	r3, [r0, #32]
 800f2b2:	b570      	push	{r4, r5, r6, lr}
 800f2b4:	6884      	ldr	r4, [r0, #8]
 800f2b6:	4605      	mov	r5, r0
 800f2b8:	460e      	mov	r6, r1
 800f2ba:	b90b      	cbnz	r3, 800f2c0 <_puts_r+0x10>
 800f2bc:	f7ff ffb0 	bl	800f220 <__sinit>
 800f2c0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f2c2:	07db      	lsls	r3, r3, #31
 800f2c4:	d405      	bmi.n	800f2d2 <_puts_r+0x22>
 800f2c6:	89a3      	ldrh	r3, [r4, #12]
 800f2c8:	0598      	lsls	r0, r3, #22
 800f2ca:	d402      	bmi.n	800f2d2 <_puts_r+0x22>
 800f2cc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f2ce:	f000 fa42 	bl	800f756 <__retarget_lock_acquire_recursive>
 800f2d2:	89a3      	ldrh	r3, [r4, #12]
 800f2d4:	0719      	lsls	r1, r3, #28
 800f2d6:	d502      	bpl.n	800f2de <_puts_r+0x2e>
 800f2d8:	6923      	ldr	r3, [r4, #16]
 800f2da:	2b00      	cmp	r3, #0
 800f2dc:	d135      	bne.n	800f34a <_puts_r+0x9a>
 800f2de:	4621      	mov	r1, r4
 800f2e0:	4628      	mov	r0, r5
 800f2e2:	f000 f8fb 	bl	800f4dc <__swsetup_r>
 800f2e6:	b380      	cbz	r0, 800f34a <_puts_r+0x9a>
 800f2e8:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800f2ec:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f2ee:	07da      	lsls	r2, r3, #31
 800f2f0:	d405      	bmi.n	800f2fe <_puts_r+0x4e>
 800f2f2:	89a3      	ldrh	r3, [r4, #12]
 800f2f4:	059b      	lsls	r3, r3, #22
 800f2f6:	d402      	bmi.n	800f2fe <_puts_r+0x4e>
 800f2f8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f2fa:	f000 fa2d 	bl	800f758 <__retarget_lock_release_recursive>
 800f2fe:	4628      	mov	r0, r5
 800f300:	bd70      	pop	{r4, r5, r6, pc}
 800f302:	2b00      	cmp	r3, #0
 800f304:	da04      	bge.n	800f310 <_puts_r+0x60>
 800f306:	69a2      	ldr	r2, [r4, #24]
 800f308:	429a      	cmp	r2, r3
 800f30a:	dc17      	bgt.n	800f33c <_puts_r+0x8c>
 800f30c:	290a      	cmp	r1, #10
 800f30e:	d015      	beq.n	800f33c <_puts_r+0x8c>
 800f310:	6823      	ldr	r3, [r4, #0]
 800f312:	1c5a      	adds	r2, r3, #1
 800f314:	6022      	str	r2, [r4, #0]
 800f316:	7019      	strb	r1, [r3, #0]
 800f318:	68a3      	ldr	r3, [r4, #8]
 800f31a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800f31e:	3b01      	subs	r3, #1
 800f320:	60a3      	str	r3, [r4, #8]
 800f322:	2900      	cmp	r1, #0
 800f324:	d1ed      	bne.n	800f302 <_puts_r+0x52>
 800f326:	2b00      	cmp	r3, #0
 800f328:	da11      	bge.n	800f34e <_puts_r+0x9e>
 800f32a:	4622      	mov	r2, r4
 800f32c:	210a      	movs	r1, #10
 800f32e:	4628      	mov	r0, r5
 800f330:	f000 f895 	bl	800f45e <__swbuf_r>
 800f334:	3001      	adds	r0, #1
 800f336:	d0d7      	beq.n	800f2e8 <_puts_r+0x38>
 800f338:	250a      	movs	r5, #10
 800f33a:	e7d7      	b.n	800f2ec <_puts_r+0x3c>
 800f33c:	4622      	mov	r2, r4
 800f33e:	4628      	mov	r0, r5
 800f340:	f000 f88d 	bl	800f45e <__swbuf_r>
 800f344:	3001      	adds	r0, #1
 800f346:	d1e7      	bne.n	800f318 <_puts_r+0x68>
 800f348:	e7ce      	b.n	800f2e8 <_puts_r+0x38>
 800f34a:	3e01      	subs	r6, #1
 800f34c:	e7e4      	b.n	800f318 <_puts_r+0x68>
 800f34e:	6823      	ldr	r3, [r4, #0]
 800f350:	1c5a      	adds	r2, r3, #1
 800f352:	6022      	str	r2, [r4, #0]
 800f354:	220a      	movs	r2, #10
 800f356:	701a      	strb	r2, [r3, #0]
 800f358:	e7ee      	b.n	800f338 <_puts_r+0x88>
	...

0800f35c <puts>:
 800f35c:	4b02      	ldr	r3, [pc, #8]	@ (800f368 <puts+0xc>)
 800f35e:	4601      	mov	r1, r0
 800f360:	6818      	ldr	r0, [r3, #0]
 800f362:	f7ff bfa5 	b.w	800f2b0 <_puts_r>
 800f366:	bf00      	nop
 800f368:	2000092c 	.word	0x2000092c

0800f36c <sniprintf>:
 800f36c:	b40c      	push	{r2, r3}
 800f36e:	b530      	push	{r4, r5, lr}
 800f370:	4b18      	ldr	r3, [pc, #96]	@ (800f3d4 <sniprintf+0x68>)
 800f372:	1e0c      	subs	r4, r1, #0
 800f374:	681d      	ldr	r5, [r3, #0]
 800f376:	b09d      	sub	sp, #116	@ 0x74
 800f378:	da08      	bge.n	800f38c <sniprintf+0x20>
 800f37a:	238b      	movs	r3, #139	@ 0x8b
 800f37c:	602b      	str	r3, [r5, #0]
 800f37e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f382:	b01d      	add	sp, #116	@ 0x74
 800f384:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f388:	b002      	add	sp, #8
 800f38a:	4770      	bx	lr
 800f38c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800f390:	f8ad 3014 	strh.w	r3, [sp, #20]
 800f394:	f04f 0300 	mov.w	r3, #0
 800f398:	931b      	str	r3, [sp, #108]	@ 0x6c
 800f39a:	bf14      	ite	ne
 800f39c:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800f3a0:	4623      	moveq	r3, r4
 800f3a2:	9304      	str	r3, [sp, #16]
 800f3a4:	9307      	str	r3, [sp, #28]
 800f3a6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800f3aa:	9002      	str	r0, [sp, #8]
 800f3ac:	9006      	str	r0, [sp, #24]
 800f3ae:	f8ad 3016 	strh.w	r3, [sp, #22]
 800f3b2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800f3b4:	ab21      	add	r3, sp, #132	@ 0x84
 800f3b6:	a902      	add	r1, sp, #8
 800f3b8:	4628      	mov	r0, r5
 800f3ba:	9301      	str	r3, [sp, #4]
 800f3bc:	f000 fa8a 	bl	800f8d4 <_svfiprintf_r>
 800f3c0:	1c43      	adds	r3, r0, #1
 800f3c2:	bfbc      	itt	lt
 800f3c4:	238b      	movlt	r3, #139	@ 0x8b
 800f3c6:	602b      	strlt	r3, [r5, #0]
 800f3c8:	2c00      	cmp	r4, #0
 800f3ca:	d0da      	beq.n	800f382 <sniprintf+0x16>
 800f3cc:	9b02      	ldr	r3, [sp, #8]
 800f3ce:	2200      	movs	r2, #0
 800f3d0:	701a      	strb	r2, [r3, #0]
 800f3d2:	e7d6      	b.n	800f382 <sniprintf+0x16>
 800f3d4:	2000092c 	.word	0x2000092c

0800f3d8 <__sread>:
 800f3d8:	b510      	push	{r4, lr}
 800f3da:	460c      	mov	r4, r1
 800f3dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f3e0:	f000 f946 	bl	800f670 <_read_r>
 800f3e4:	2800      	cmp	r0, #0
 800f3e6:	bfab      	itete	ge
 800f3e8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800f3ea:	89a3      	ldrhlt	r3, [r4, #12]
 800f3ec:	181b      	addge	r3, r3, r0
 800f3ee:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800f3f2:	bfac      	ite	ge
 800f3f4:	6563      	strge	r3, [r4, #84]	@ 0x54
 800f3f6:	81a3      	strhlt	r3, [r4, #12]
 800f3f8:	bd10      	pop	{r4, pc}

0800f3fa <__swrite>:
 800f3fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f3fe:	461f      	mov	r7, r3
 800f400:	898b      	ldrh	r3, [r1, #12]
 800f402:	05db      	lsls	r3, r3, #23
 800f404:	4605      	mov	r5, r0
 800f406:	460c      	mov	r4, r1
 800f408:	4616      	mov	r6, r2
 800f40a:	d505      	bpl.n	800f418 <__swrite+0x1e>
 800f40c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f410:	2302      	movs	r3, #2
 800f412:	2200      	movs	r2, #0
 800f414:	f000 f91a 	bl	800f64c <_lseek_r>
 800f418:	89a3      	ldrh	r3, [r4, #12]
 800f41a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f41e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800f422:	81a3      	strh	r3, [r4, #12]
 800f424:	4632      	mov	r2, r6
 800f426:	463b      	mov	r3, r7
 800f428:	4628      	mov	r0, r5
 800f42a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f42e:	f000 b955 	b.w	800f6dc <_write_r>

0800f432 <__sseek>:
 800f432:	b510      	push	{r4, lr}
 800f434:	460c      	mov	r4, r1
 800f436:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f43a:	f000 f907 	bl	800f64c <_lseek_r>
 800f43e:	1c43      	adds	r3, r0, #1
 800f440:	89a3      	ldrh	r3, [r4, #12]
 800f442:	bf15      	itete	ne
 800f444:	6560      	strne	r0, [r4, #84]	@ 0x54
 800f446:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800f44a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800f44e:	81a3      	strheq	r3, [r4, #12]
 800f450:	bf18      	it	ne
 800f452:	81a3      	strhne	r3, [r4, #12]
 800f454:	bd10      	pop	{r4, pc}

0800f456 <__sclose>:
 800f456:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f45a:	f000 b8e7 	b.w	800f62c <_close_r>

0800f45e <__swbuf_r>:
 800f45e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f460:	460e      	mov	r6, r1
 800f462:	4614      	mov	r4, r2
 800f464:	4605      	mov	r5, r0
 800f466:	b118      	cbz	r0, 800f470 <__swbuf_r+0x12>
 800f468:	6a03      	ldr	r3, [r0, #32]
 800f46a:	b90b      	cbnz	r3, 800f470 <__swbuf_r+0x12>
 800f46c:	f7ff fed8 	bl	800f220 <__sinit>
 800f470:	69a3      	ldr	r3, [r4, #24]
 800f472:	60a3      	str	r3, [r4, #8]
 800f474:	89a3      	ldrh	r3, [r4, #12]
 800f476:	071a      	lsls	r2, r3, #28
 800f478:	d501      	bpl.n	800f47e <__swbuf_r+0x20>
 800f47a:	6923      	ldr	r3, [r4, #16]
 800f47c:	b943      	cbnz	r3, 800f490 <__swbuf_r+0x32>
 800f47e:	4621      	mov	r1, r4
 800f480:	4628      	mov	r0, r5
 800f482:	f000 f82b 	bl	800f4dc <__swsetup_r>
 800f486:	b118      	cbz	r0, 800f490 <__swbuf_r+0x32>
 800f488:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800f48c:	4638      	mov	r0, r7
 800f48e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f490:	6823      	ldr	r3, [r4, #0]
 800f492:	6922      	ldr	r2, [r4, #16]
 800f494:	1a98      	subs	r0, r3, r2
 800f496:	6963      	ldr	r3, [r4, #20]
 800f498:	b2f6      	uxtb	r6, r6
 800f49a:	4283      	cmp	r3, r0
 800f49c:	4637      	mov	r7, r6
 800f49e:	dc05      	bgt.n	800f4ac <__swbuf_r+0x4e>
 800f4a0:	4621      	mov	r1, r4
 800f4a2:	4628      	mov	r0, r5
 800f4a4:	f000 fe64 	bl	8010170 <_fflush_r>
 800f4a8:	2800      	cmp	r0, #0
 800f4aa:	d1ed      	bne.n	800f488 <__swbuf_r+0x2a>
 800f4ac:	68a3      	ldr	r3, [r4, #8]
 800f4ae:	3b01      	subs	r3, #1
 800f4b0:	60a3      	str	r3, [r4, #8]
 800f4b2:	6823      	ldr	r3, [r4, #0]
 800f4b4:	1c5a      	adds	r2, r3, #1
 800f4b6:	6022      	str	r2, [r4, #0]
 800f4b8:	701e      	strb	r6, [r3, #0]
 800f4ba:	6962      	ldr	r2, [r4, #20]
 800f4bc:	1c43      	adds	r3, r0, #1
 800f4be:	429a      	cmp	r2, r3
 800f4c0:	d004      	beq.n	800f4cc <__swbuf_r+0x6e>
 800f4c2:	89a3      	ldrh	r3, [r4, #12]
 800f4c4:	07db      	lsls	r3, r3, #31
 800f4c6:	d5e1      	bpl.n	800f48c <__swbuf_r+0x2e>
 800f4c8:	2e0a      	cmp	r6, #10
 800f4ca:	d1df      	bne.n	800f48c <__swbuf_r+0x2e>
 800f4cc:	4621      	mov	r1, r4
 800f4ce:	4628      	mov	r0, r5
 800f4d0:	f000 fe4e 	bl	8010170 <_fflush_r>
 800f4d4:	2800      	cmp	r0, #0
 800f4d6:	d0d9      	beq.n	800f48c <__swbuf_r+0x2e>
 800f4d8:	e7d6      	b.n	800f488 <__swbuf_r+0x2a>
	...

0800f4dc <__swsetup_r>:
 800f4dc:	b538      	push	{r3, r4, r5, lr}
 800f4de:	4b29      	ldr	r3, [pc, #164]	@ (800f584 <__swsetup_r+0xa8>)
 800f4e0:	4605      	mov	r5, r0
 800f4e2:	6818      	ldr	r0, [r3, #0]
 800f4e4:	460c      	mov	r4, r1
 800f4e6:	b118      	cbz	r0, 800f4f0 <__swsetup_r+0x14>
 800f4e8:	6a03      	ldr	r3, [r0, #32]
 800f4ea:	b90b      	cbnz	r3, 800f4f0 <__swsetup_r+0x14>
 800f4ec:	f7ff fe98 	bl	800f220 <__sinit>
 800f4f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f4f4:	0719      	lsls	r1, r3, #28
 800f4f6:	d422      	bmi.n	800f53e <__swsetup_r+0x62>
 800f4f8:	06da      	lsls	r2, r3, #27
 800f4fa:	d407      	bmi.n	800f50c <__swsetup_r+0x30>
 800f4fc:	2209      	movs	r2, #9
 800f4fe:	602a      	str	r2, [r5, #0]
 800f500:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f504:	81a3      	strh	r3, [r4, #12]
 800f506:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f50a:	e033      	b.n	800f574 <__swsetup_r+0x98>
 800f50c:	0758      	lsls	r0, r3, #29
 800f50e:	d512      	bpl.n	800f536 <__swsetup_r+0x5a>
 800f510:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f512:	b141      	cbz	r1, 800f526 <__swsetup_r+0x4a>
 800f514:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f518:	4299      	cmp	r1, r3
 800f51a:	d002      	beq.n	800f522 <__swsetup_r+0x46>
 800f51c:	4628      	mov	r0, r5
 800f51e:	f000 f92b 	bl	800f778 <_free_r>
 800f522:	2300      	movs	r3, #0
 800f524:	6363      	str	r3, [r4, #52]	@ 0x34
 800f526:	89a3      	ldrh	r3, [r4, #12]
 800f528:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800f52c:	81a3      	strh	r3, [r4, #12]
 800f52e:	2300      	movs	r3, #0
 800f530:	6063      	str	r3, [r4, #4]
 800f532:	6923      	ldr	r3, [r4, #16]
 800f534:	6023      	str	r3, [r4, #0]
 800f536:	89a3      	ldrh	r3, [r4, #12]
 800f538:	f043 0308 	orr.w	r3, r3, #8
 800f53c:	81a3      	strh	r3, [r4, #12]
 800f53e:	6923      	ldr	r3, [r4, #16]
 800f540:	b94b      	cbnz	r3, 800f556 <__swsetup_r+0x7a>
 800f542:	89a3      	ldrh	r3, [r4, #12]
 800f544:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800f548:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f54c:	d003      	beq.n	800f556 <__swsetup_r+0x7a>
 800f54e:	4621      	mov	r1, r4
 800f550:	4628      	mov	r0, r5
 800f552:	f000 fe5b 	bl	801020c <__smakebuf_r>
 800f556:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f55a:	f013 0201 	ands.w	r2, r3, #1
 800f55e:	d00a      	beq.n	800f576 <__swsetup_r+0x9a>
 800f560:	2200      	movs	r2, #0
 800f562:	60a2      	str	r2, [r4, #8]
 800f564:	6962      	ldr	r2, [r4, #20]
 800f566:	4252      	negs	r2, r2
 800f568:	61a2      	str	r2, [r4, #24]
 800f56a:	6922      	ldr	r2, [r4, #16]
 800f56c:	b942      	cbnz	r2, 800f580 <__swsetup_r+0xa4>
 800f56e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800f572:	d1c5      	bne.n	800f500 <__swsetup_r+0x24>
 800f574:	bd38      	pop	{r3, r4, r5, pc}
 800f576:	0799      	lsls	r1, r3, #30
 800f578:	bf58      	it	pl
 800f57a:	6962      	ldrpl	r2, [r4, #20]
 800f57c:	60a2      	str	r2, [r4, #8]
 800f57e:	e7f4      	b.n	800f56a <__swsetup_r+0x8e>
 800f580:	2000      	movs	r0, #0
 800f582:	e7f7      	b.n	800f574 <__swsetup_r+0x98>
 800f584:	2000092c 	.word	0x2000092c

0800f588 <memmove>:
 800f588:	4288      	cmp	r0, r1
 800f58a:	b510      	push	{r4, lr}
 800f58c:	eb01 0402 	add.w	r4, r1, r2
 800f590:	d902      	bls.n	800f598 <memmove+0x10>
 800f592:	4284      	cmp	r4, r0
 800f594:	4623      	mov	r3, r4
 800f596:	d807      	bhi.n	800f5a8 <memmove+0x20>
 800f598:	1e43      	subs	r3, r0, #1
 800f59a:	42a1      	cmp	r1, r4
 800f59c:	d008      	beq.n	800f5b0 <memmove+0x28>
 800f59e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f5a2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f5a6:	e7f8      	b.n	800f59a <memmove+0x12>
 800f5a8:	4402      	add	r2, r0
 800f5aa:	4601      	mov	r1, r0
 800f5ac:	428a      	cmp	r2, r1
 800f5ae:	d100      	bne.n	800f5b2 <memmove+0x2a>
 800f5b0:	bd10      	pop	{r4, pc}
 800f5b2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f5b6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f5ba:	e7f7      	b.n	800f5ac <memmove+0x24>

0800f5bc <memset>:
 800f5bc:	4402      	add	r2, r0
 800f5be:	4603      	mov	r3, r0
 800f5c0:	4293      	cmp	r3, r2
 800f5c2:	d100      	bne.n	800f5c6 <memset+0xa>
 800f5c4:	4770      	bx	lr
 800f5c6:	f803 1b01 	strb.w	r1, [r3], #1
 800f5ca:	e7f9      	b.n	800f5c0 <memset+0x4>

0800f5cc <_raise_r>:
 800f5cc:	291f      	cmp	r1, #31
 800f5ce:	b538      	push	{r3, r4, r5, lr}
 800f5d0:	4605      	mov	r5, r0
 800f5d2:	460c      	mov	r4, r1
 800f5d4:	d904      	bls.n	800f5e0 <_raise_r+0x14>
 800f5d6:	2316      	movs	r3, #22
 800f5d8:	6003      	str	r3, [r0, #0]
 800f5da:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f5de:	bd38      	pop	{r3, r4, r5, pc}
 800f5e0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800f5e2:	b112      	cbz	r2, 800f5ea <_raise_r+0x1e>
 800f5e4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f5e8:	b94b      	cbnz	r3, 800f5fe <_raise_r+0x32>
 800f5ea:	4628      	mov	r0, r5
 800f5ec:	f000 f864 	bl	800f6b8 <_getpid_r>
 800f5f0:	4622      	mov	r2, r4
 800f5f2:	4601      	mov	r1, r0
 800f5f4:	4628      	mov	r0, r5
 800f5f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f5fa:	f000 b84b 	b.w	800f694 <_kill_r>
 800f5fe:	2b01      	cmp	r3, #1
 800f600:	d00a      	beq.n	800f618 <_raise_r+0x4c>
 800f602:	1c59      	adds	r1, r3, #1
 800f604:	d103      	bne.n	800f60e <_raise_r+0x42>
 800f606:	2316      	movs	r3, #22
 800f608:	6003      	str	r3, [r0, #0]
 800f60a:	2001      	movs	r0, #1
 800f60c:	e7e7      	b.n	800f5de <_raise_r+0x12>
 800f60e:	2100      	movs	r1, #0
 800f610:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800f614:	4620      	mov	r0, r4
 800f616:	4798      	blx	r3
 800f618:	2000      	movs	r0, #0
 800f61a:	e7e0      	b.n	800f5de <_raise_r+0x12>

0800f61c <raise>:
 800f61c:	4b02      	ldr	r3, [pc, #8]	@ (800f628 <raise+0xc>)
 800f61e:	4601      	mov	r1, r0
 800f620:	6818      	ldr	r0, [r3, #0]
 800f622:	f7ff bfd3 	b.w	800f5cc <_raise_r>
 800f626:	bf00      	nop
 800f628:	2000092c 	.word	0x2000092c

0800f62c <_close_r>:
 800f62c:	b538      	push	{r3, r4, r5, lr}
 800f62e:	4d06      	ldr	r5, [pc, #24]	@ (800f648 <_close_r+0x1c>)
 800f630:	2300      	movs	r3, #0
 800f632:	4604      	mov	r4, r0
 800f634:	4608      	mov	r0, r1
 800f636:	602b      	str	r3, [r5, #0]
 800f638:	f000 fe46 	bl	80102c8 <_close>
 800f63c:	1c43      	adds	r3, r0, #1
 800f63e:	d102      	bne.n	800f646 <_close_r+0x1a>
 800f640:	682b      	ldr	r3, [r5, #0]
 800f642:	b103      	cbz	r3, 800f646 <_close_r+0x1a>
 800f644:	6023      	str	r3, [r4, #0]
 800f646:	bd38      	pop	{r3, r4, r5, pc}
 800f648:	20012210 	.word	0x20012210

0800f64c <_lseek_r>:
 800f64c:	b538      	push	{r3, r4, r5, lr}
 800f64e:	4d07      	ldr	r5, [pc, #28]	@ (800f66c <_lseek_r+0x20>)
 800f650:	4604      	mov	r4, r0
 800f652:	4608      	mov	r0, r1
 800f654:	4611      	mov	r1, r2
 800f656:	2200      	movs	r2, #0
 800f658:	602a      	str	r2, [r5, #0]
 800f65a:	461a      	mov	r2, r3
 800f65c:	f000 fe5c 	bl	8010318 <_lseek>
 800f660:	1c43      	adds	r3, r0, #1
 800f662:	d102      	bne.n	800f66a <_lseek_r+0x1e>
 800f664:	682b      	ldr	r3, [r5, #0]
 800f666:	b103      	cbz	r3, 800f66a <_lseek_r+0x1e>
 800f668:	6023      	str	r3, [r4, #0]
 800f66a:	bd38      	pop	{r3, r4, r5, pc}
 800f66c:	20012210 	.word	0x20012210

0800f670 <_read_r>:
 800f670:	b538      	push	{r3, r4, r5, lr}
 800f672:	4d07      	ldr	r5, [pc, #28]	@ (800f690 <_read_r+0x20>)
 800f674:	4604      	mov	r4, r0
 800f676:	4608      	mov	r0, r1
 800f678:	4611      	mov	r1, r2
 800f67a:	2200      	movs	r2, #0
 800f67c:	602a      	str	r2, [r5, #0]
 800f67e:	461a      	mov	r2, r3
 800f680:	f000 fe52 	bl	8010328 <_read>
 800f684:	1c43      	adds	r3, r0, #1
 800f686:	d102      	bne.n	800f68e <_read_r+0x1e>
 800f688:	682b      	ldr	r3, [r5, #0]
 800f68a:	b103      	cbz	r3, 800f68e <_read_r+0x1e>
 800f68c:	6023      	str	r3, [r4, #0]
 800f68e:	bd38      	pop	{r3, r4, r5, pc}
 800f690:	20012210 	.word	0x20012210

0800f694 <_kill_r>:
 800f694:	b538      	push	{r3, r4, r5, lr}
 800f696:	4d07      	ldr	r5, [pc, #28]	@ (800f6b4 <_kill_r+0x20>)
 800f698:	2300      	movs	r3, #0
 800f69a:	4604      	mov	r4, r0
 800f69c:	4608      	mov	r0, r1
 800f69e:	4611      	mov	r1, r2
 800f6a0:	602b      	str	r3, [r5, #0]
 800f6a2:	f000 fe31 	bl	8010308 <_kill>
 800f6a6:	1c43      	adds	r3, r0, #1
 800f6a8:	d102      	bne.n	800f6b0 <_kill_r+0x1c>
 800f6aa:	682b      	ldr	r3, [r5, #0]
 800f6ac:	b103      	cbz	r3, 800f6b0 <_kill_r+0x1c>
 800f6ae:	6023      	str	r3, [r4, #0]
 800f6b0:	bd38      	pop	{r3, r4, r5, pc}
 800f6b2:	bf00      	nop
 800f6b4:	20012210 	.word	0x20012210

0800f6b8 <_getpid_r>:
 800f6b8:	f000 be16 	b.w	80102e8 <_getpid>

0800f6bc <_sbrk_r>:
 800f6bc:	b538      	push	{r3, r4, r5, lr}
 800f6be:	4d06      	ldr	r5, [pc, #24]	@ (800f6d8 <_sbrk_r+0x1c>)
 800f6c0:	2300      	movs	r3, #0
 800f6c2:	4604      	mov	r4, r0
 800f6c4:	4608      	mov	r0, r1
 800f6c6:	602b      	str	r3, [r5, #0]
 800f6c8:	f7f3 fe0e 	bl	80032e8 <_sbrk>
 800f6cc:	1c43      	adds	r3, r0, #1
 800f6ce:	d102      	bne.n	800f6d6 <_sbrk_r+0x1a>
 800f6d0:	682b      	ldr	r3, [r5, #0]
 800f6d2:	b103      	cbz	r3, 800f6d6 <_sbrk_r+0x1a>
 800f6d4:	6023      	str	r3, [r4, #0]
 800f6d6:	bd38      	pop	{r3, r4, r5, pc}
 800f6d8:	20012210 	.word	0x20012210

0800f6dc <_write_r>:
 800f6dc:	b538      	push	{r3, r4, r5, lr}
 800f6de:	4d07      	ldr	r5, [pc, #28]	@ (800f6fc <_write_r+0x20>)
 800f6e0:	4604      	mov	r4, r0
 800f6e2:	4608      	mov	r0, r1
 800f6e4:	4611      	mov	r1, r2
 800f6e6:	2200      	movs	r2, #0
 800f6e8:	602a      	str	r2, [r5, #0]
 800f6ea:	461a      	mov	r2, r3
 800f6ec:	f000 fe24 	bl	8010338 <_write>
 800f6f0:	1c43      	adds	r3, r0, #1
 800f6f2:	d102      	bne.n	800f6fa <_write_r+0x1e>
 800f6f4:	682b      	ldr	r3, [r5, #0]
 800f6f6:	b103      	cbz	r3, 800f6fa <_write_r+0x1e>
 800f6f8:	6023      	str	r3, [r4, #0]
 800f6fa:	bd38      	pop	{r3, r4, r5, pc}
 800f6fc:	20012210 	.word	0x20012210

0800f700 <__errno>:
 800f700:	4b01      	ldr	r3, [pc, #4]	@ (800f708 <__errno+0x8>)
 800f702:	6818      	ldr	r0, [r3, #0]
 800f704:	4770      	bx	lr
 800f706:	bf00      	nop
 800f708:	2000092c 	.word	0x2000092c

0800f70c <__libc_init_array>:
 800f70c:	b570      	push	{r4, r5, r6, lr}
 800f70e:	4d0d      	ldr	r5, [pc, #52]	@ (800f744 <__libc_init_array+0x38>)
 800f710:	4c0d      	ldr	r4, [pc, #52]	@ (800f748 <__libc_init_array+0x3c>)
 800f712:	1b64      	subs	r4, r4, r5
 800f714:	10a4      	asrs	r4, r4, #2
 800f716:	2600      	movs	r6, #0
 800f718:	42a6      	cmp	r6, r4
 800f71a:	d109      	bne.n	800f730 <__libc_init_array+0x24>
 800f71c:	4d0b      	ldr	r5, [pc, #44]	@ (800f74c <__libc_init_array+0x40>)
 800f71e:	4c0c      	ldr	r4, [pc, #48]	@ (800f750 <__libc_init_array+0x44>)
 800f720:	f000 fe14 	bl	801034c <_init>
 800f724:	1b64      	subs	r4, r4, r5
 800f726:	10a4      	asrs	r4, r4, #2
 800f728:	2600      	movs	r6, #0
 800f72a:	42a6      	cmp	r6, r4
 800f72c:	d105      	bne.n	800f73a <__libc_init_array+0x2e>
 800f72e:	bd70      	pop	{r4, r5, r6, pc}
 800f730:	f855 3b04 	ldr.w	r3, [r5], #4
 800f734:	4798      	blx	r3
 800f736:	3601      	adds	r6, #1
 800f738:	e7ee      	b.n	800f718 <__libc_init_array+0xc>
 800f73a:	f855 3b04 	ldr.w	r3, [r5], #4
 800f73e:	4798      	blx	r3
 800f740:	3601      	adds	r6, #1
 800f742:	e7f2      	b.n	800f72a <__libc_init_array+0x1e>
 800f744:	08029bd0 	.word	0x08029bd0
 800f748:	08029bd0 	.word	0x08029bd0
 800f74c:	08029bd0 	.word	0x08029bd0
 800f750:	08029bd8 	.word	0x08029bd8

0800f754 <__retarget_lock_init_recursive>:
 800f754:	4770      	bx	lr

0800f756 <__retarget_lock_acquire_recursive>:
 800f756:	4770      	bx	lr

0800f758 <__retarget_lock_release_recursive>:
 800f758:	4770      	bx	lr

0800f75a <memcpy>:
 800f75a:	440a      	add	r2, r1
 800f75c:	4291      	cmp	r1, r2
 800f75e:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800f762:	d100      	bne.n	800f766 <memcpy+0xc>
 800f764:	4770      	bx	lr
 800f766:	b510      	push	{r4, lr}
 800f768:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f76c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f770:	4291      	cmp	r1, r2
 800f772:	d1f9      	bne.n	800f768 <memcpy+0xe>
 800f774:	bd10      	pop	{r4, pc}
	...

0800f778 <_free_r>:
 800f778:	b538      	push	{r3, r4, r5, lr}
 800f77a:	4605      	mov	r5, r0
 800f77c:	2900      	cmp	r1, #0
 800f77e:	d041      	beq.n	800f804 <_free_r+0x8c>
 800f780:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f784:	1f0c      	subs	r4, r1, #4
 800f786:	2b00      	cmp	r3, #0
 800f788:	bfb8      	it	lt
 800f78a:	18e4      	addlt	r4, r4, r3
 800f78c:	f7ff fc82 	bl	800f094 <__malloc_lock>
 800f790:	4a1d      	ldr	r2, [pc, #116]	@ (800f808 <_free_r+0x90>)
 800f792:	6813      	ldr	r3, [r2, #0]
 800f794:	b933      	cbnz	r3, 800f7a4 <_free_r+0x2c>
 800f796:	6063      	str	r3, [r4, #4]
 800f798:	6014      	str	r4, [r2, #0]
 800f79a:	4628      	mov	r0, r5
 800f79c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f7a0:	f7ff bc7e 	b.w	800f0a0 <__malloc_unlock>
 800f7a4:	42a3      	cmp	r3, r4
 800f7a6:	d908      	bls.n	800f7ba <_free_r+0x42>
 800f7a8:	6820      	ldr	r0, [r4, #0]
 800f7aa:	1821      	adds	r1, r4, r0
 800f7ac:	428b      	cmp	r3, r1
 800f7ae:	bf01      	itttt	eq
 800f7b0:	6819      	ldreq	r1, [r3, #0]
 800f7b2:	685b      	ldreq	r3, [r3, #4]
 800f7b4:	1809      	addeq	r1, r1, r0
 800f7b6:	6021      	streq	r1, [r4, #0]
 800f7b8:	e7ed      	b.n	800f796 <_free_r+0x1e>
 800f7ba:	461a      	mov	r2, r3
 800f7bc:	685b      	ldr	r3, [r3, #4]
 800f7be:	b10b      	cbz	r3, 800f7c4 <_free_r+0x4c>
 800f7c0:	42a3      	cmp	r3, r4
 800f7c2:	d9fa      	bls.n	800f7ba <_free_r+0x42>
 800f7c4:	6811      	ldr	r1, [r2, #0]
 800f7c6:	1850      	adds	r0, r2, r1
 800f7c8:	42a0      	cmp	r0, r4
 800f7ca:	d10b      	bne.n	800f7e4 <_free_r+0x6c>
 800f7cc:	6820      	ldr	r0, [r4, #0]
 800f7ce:	4401      	add	r1, r0
 800f7d0:	1850      	adds	r0, r2, r1
 800f7d2:	4283      	cmp	r3, r0
 800f7d4:	6011      	str	r1, [r2, #0]
 800f7d6:	d1e0      	bne.n	800f79a <_free_r+0x22>
 800f7d8:	6818      	ldr	r0, [r3, #0]
 800f7da:	685b      	ldr	r3, [r3, #4]
 800f7dc:	6053      	str	r3, [r2, #4]
 800f7de:	4408      	add	r0, r1
 800f7e0:	6010      	str	r0, [r2, #0]
 800f7e2:	e7da      	b.n	800f79a <_free_r+0x22>
 800f7e4:	d902      	bls.n	800f7ec <_free_r+0x74>
 800f7e6:	230c      	movs	r3, #12
 800f7e8:	602b      	str	r3, [r5, #0]
 800f7ea:	e7d6      	b.n	800f79a <_free_r+0x22>
 800f7ec:	6820      	ldr	r0, [r4, #0]
 800f7ee:	1821      	adds	r1, r4, r0
 800f7f0:	428b      	cmp	r3, r1
 800f7f2:	bf04      	itt	eq
 800f7f4:	6819      	ldreq	r1, [r3, #0]
 800f7f6:	685b      	ldreq	r3, [r3, #4]
 800f7f8:	6063      	str	r3, [r4, #4]
 800f7fa:	bf04      	itt	eq
 800f7fc:	1809      	addeq	r1, r1, r0
 800f7fe:	6021      	streq	r1, [r4, #0]
 800f800:	6054      	str	r4, [r2, #4]
 800f802:	e7ca      	b.n	800f79a <_free_r+0x22>
 800f804:	bd38      	pop	{r3, r4, r5, pc}
 800f806:	bf00      	nop
 800f808:	200120d0 	.word	0x200120d0

0800f80c <_malloc_usable_size_r>:
 800f80c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f810:	1f18      	subs	r0, r3, #4
 800f812:	2b00      	cmp	r3, #0
 800f814:	bfbc      	itt	lt
 800f816:	580b      	ldrlt	r3, [r1, r0]
 800f818:	18c0      	addlt	r0, r0, r3
 800f81a:	4770      	bx	lr

0800f81c <__ssputs_r>:
 800f81c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f820:	688e      	ldr	r6, [r1, #8]
 800f822:	461f      	mov	r7, r3
 800f824:	42be      	cmp	r6, r7
 800f826:	680b      	ldr	r3, [r1, #0]
 800f828:	4682      	mov	sl, r0
 800f82a:	460c      	mov	r4, r1
 800f82c:	4690      	mov	r8, r2
 800f82e:	d82d      	bhi.n	800f88c <__ssputs_r+0x70>
 800f830:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f834:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800f838:	d026      	beq.n	800f888 <__ssputs_r+0x6c>
 800f83a:	6965      	ldr	r5, [r4, #20]
 800f83c:	6909      	ldr	r1, [r1, #16]
 800f83e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f842:	eba3 0901 	sub.w	r9, r3, r1
 800f846:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f84a:	1c7b      	adds	r3, r7, #1
 800f84c:	444b      	add	r3, r9
 800f84e:	106d      	asrs	r5, r5, #1
 800f850:	429d      	cmp	r5, r3
 800f852:	bf38      	it	cc
 800f854:	461d      	movcc	r5, r3
 800f856:	0553      	lsls	r3, r2, #21
 800f858:	d527      	bpl.n	800f8aa <__ssputs_r+0x8e>
 800f85a:	4629      	mov	r1, r5
 800f85c:	f7ff fb9a 	bl	800ef94 <_malloc_r>
 800f860:	4606      	mov	r6, r0
 800f862:	b360      	cbz	r0, 800f8be <__ssputs_r+0xa2>
 800f864:	6921      	ldr	r1, [r4, #16]
 800f866:	464a      	mov	r2, r9
 800f868:	f7ff ff77 	bl	800f75a <memcpy>
 800f86c:	89a3      	ldrh	r3, [r4, #12]
 800f86e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800f872:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f876:	81a3      	strh	r3, [r4, #12]
 800f878:	6126      	str	r6, [r4, #16]
 800f87a:	6165      	str	r5, [r4, #20]
 800f87c:	444e      	add	r6, r9
 800f87e:	eba5 0509 	sub.w	r5, r5, r9
 800f882:	6026      	str	r6, [r4, #0]
 800f884:	60a5      	str	r5, [r4, #8]
 800f886:	463e      	mov	r6, r7
 800f888:	42be      	cmp	r6, r7
 800f88a:	d900      	bls.n	800f88e <__ssputs_r+0x72>
 800f88c:	463e      	mov	r6, r7
 800f88e:	6820      	ldr	r0, [r4, #0]
 800f890:	4632      	mov	r2, r6
 800f892:	4641      	mov	r1, r8
 800f894:	f7ff fe78 	bl	800f588 <memmove>
 800f898:	68a3      	ldr	r3, [r4, #8]
 800f89a:	1b9b      	subs	r3, r3, r6
 800f89c:	60a3      	str	r3, [r4, #8]
 800f89e:	6823      	ldr	r3, [r4, #0]
 800f8a0:	4433      	add	r3, r6
 800f8a2:	6023      	str	r3, [r4, #0]
 800f8a4:	2000      	movs	r0, #0
 800f8a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f8aa:	462a      	mov	r2, r5
 800f8ac:	f7ff fbfe 	bl	800f0ac <_realloc_r>
 800f8b0:	4606      	mov	r6, r0
 800f8b2:	2800      	cmp	r0, #0
 800f8b4:	d1e0      	bne.n	800f878 <__ssputs_r+0x5c>
 800f8b6:	6921      	ldr	r1, [r4, #16]
 800f8b8:	4650      	mov	r0, sl
 800f8ba:	f7ff ff5d 	bl	800f778 <_free_r>
 800f8be:	230c      	movs	r3, #12
 800f8c0:	f8ca 3000 	str.w	r3, [sl]
 800f8c4:	89a3      	ldrh	r3, [r4, #12]
 800f8c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f8ca:	81a3      	strh	r3, [r4, #12]
 800f8cc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f8d0:	e7e9      	b.n	800f8a6 <__ssputs_r+0x8a>
	...

0800f8d4 <_svfiprintf_r>:
 800f8d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f8d8:	4698      	mov	r8, r3
 800f8da:	898b      	ldrh	r3, [r1, #12]
 800f8dc:	061b      	lsls	r3, r3, #24
 800f8de:	b09d      	sub	sp, #116	@ 0x74
 800f8e0:	4607      	mov	r7, r0
 800f8e2:	460d      	mov	r5, r1
 800f8e4:	4614      	mov	r4, r2
 800f8e6:	d510      	bpl.n	800f90a <_svfiprintf_r+0x36>
 800f8e8:	690b      	ldr	r3, [r1, #16]
 800f8ea:	b973      	cbnz	r3, 800f90a <_svfiprintf_r+0x36>
 800f8ec:	2140      	movs	r1, #64	@ 0x40
 800f8ee:	f7ff fb51 	bl	800ef94 <_malloc_r>
 800f8f2:	6028      	str	r0, [r5, #0]
 800f8f4:	6128      	str	r0, [r5, #16]
 800f8f6:	b930      	cbnz	r0, 800f906 <_svfiprintf_r+0x32>
 800f8f8:	230c      	movs	r3, #12
 800f8fa:	603b      	str	r3, [r7, #0]
 800f8fc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f900:	b01d      	add	sp, #116	@ 0x74
 800f902:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f906:	2340      	movs	r3, #64	@ 0x40
 800f908:	616b      	str	r3, [r5, #20]
 800f90a:	2300      	movs	r3, #0
 800f90c:	9309      	str	r3, [sp, #36]	@ 0x24
 800f90e:	2320      	movs	r3, #32
 800f910:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f914:	f8cd 800c 	str.w	r8, [sp, #12]
 800f918:	2330      	movs	r3, #48	@ 0x30
 800f91a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800fab8 <_svfiprintf_r+0x1e4>
 800f91e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f922:	f04f 0901 	mov.w	r9, #1
 800f926:	4623      	mov	r3, r4
 800f928:	469a      	mov	sl, r3
 800f92a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f92e:	b10a      	cbz	r2, 800f934 <_svfiprintf_r+0x60>
 800f930:	2a25      	cmp	r2, #37	@ 0x25
 800f932:	d1f9      	bne.n	800f928 <_svfiprintf_r+0x54>
 800f934:	ebba 0b04 	subs.w	fp, sl, r4
 800f938:	d00b      	beq.n	800f952 <_svfiprintf_r+0x7e>
 800f93a:	465b      	mov	r3, fp
 800f93c:	4622      	mov	r2, r4
 800f93e:	4629      	mov	r1, r5
 800f940:	4638      	mov	r0, r7
 800f942:	f7ff ff6b 	bl	800f81c <__ssputs_r>
 800f946:	3001      	adds	r0, #1
 800f948:	f000 80a7 	beq.w	800fa9a <_svfiprintf_r+0x1c6>
 800f94c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f94e:	445a      	add	r2, fp
 800f950:	9209      	str	r2, [sp, #36]	@ 0x24
 800f952:	f89a 3000 	ldrb.w	r3, [sl]
 800f956:	2b00      	cmp	r3, #0
 800f958:	f000 809f 	beq.w	800fa9a <_svfiprintf_r+0x1c6>
 800f95c:	2300      	movs	r3, #0
 800f95e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800f962:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f966:	f10a 0a01 	add.w	sl, sl, #1
 800f96a:	9304      	str	r3, [sp, #16]
 800f96c:	9307      	str	r3, [sp, #28]
 800f96e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f972:	931a      	str	r3, [sp, #104]	@ 0x68
 800f974:	4654      	mov	r4, sl
 800f976:	2205      	movs	r2, #5
 800f978:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f97c:	484e      	ldr	r0, [pc, #312]	@ (800fab8 <_svfiprintf_r+0x1e4>)
 800f97e:	f7f0 fc97 	bl	80002b0 <memchr>
 800f982:	9a04      	ldr	r2, [sp, #16]
 800f984:	b9d8      	cbnz	r0, 800f9be <_svfiprintf_r+0xea>
 800f986:	06d0      	lsls	r0, r2, #27
 800f988:	bf44      	itt	mi
 800f98a:	2320      	movmi	r3, #32
 800f98c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f990:	0711      	lsls	r1, r2, #28
 800f992:	bf44      	itt	mi
 800f994:	232b      	movmi	r3, #43	@ 0x2b
 800f996:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f99a:	f89a 3000 	ldrb.w	r3, [sl]
 800f99e:	2b2a      	cmp	r3, #42	@ 0x2a
 800f9a0:	d015      	beq.n	800f9ce <_svfiprintf_r+0xfa>
 800f9a2:	9a07      	ldr	r2, [sp, #28]
 800f9a4:	4654      	mov	r4, sl
 800f9a6:	2000      	movs	r0, #0
 800f9a8:	f04f 0c0a 	mov.w	ip, #10
 800f9ac:	4621      	mov	r1, r4
 800f9ae:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f9b2:	3b30      	subs	r3, #48	@ 0x30
 800f9b4:	2b09      	cmp	r3, #9
 800f9b6:	d94b      	bls.n	800fa50 <_svfiprintf_r+0x17c>
 800f9b8:	b1b0      	cbz	r0, 800f9e8 <_svfiprintf_r+0x114>
 800f9ba:	9207      	str	r2, [sp, #28]
 800f9bc:	e014      	b.n	800f9e8 <_svfiprintf_r+0x114>
 800f9be:	eba0 0308 	sub.w	r3, r0, r8
 800f9c2:	fa09 f303 	lsl.w	r3, r9, r3
 800f9c6:	4313      	orrs	r3, r2
 800f9c8:	9304      	str	r3, [sp, #16]
 800f9ca:	46a2      	mov	sl, r4
 800f9cc:	e7d2      	b.n	800f974 <_svfiprintf_r+0xa0>
 800f9ce:	9b03      	ldr	r3, [sp, #12]
 800f9d0:	1d19      	adds	r1, r3, #4
 800f9d2:	681b      	ldr	r3, [r3, #0]
 800f9d4:	9103      	str	r1, [sp, #12]
 800f9d6:	2b00      	cmp	r3, #0
 800f9d8:	bfbb      	ittet	lt
 800f9da:	425b      	neglt	r3, r3
 800f9dc:	f042 0202 	orrlt.w	r2, r2, #2
 800f9e0:	9307      	strge	r3, [sp, #28]
 800f9e2:	9307      	strlt	r3, [sp, #28]
 800f9e4:	bfb8      	it	lt
 800f9e6:	9204      	strlt	r2, [sp, #16]
 800f9e8:	7823      	ldrb	r3, [r4, #0]
 800f9ea:	2b2e      	cmp	r3, #46	@ 0x2e
 800f9ec:	d10a      	bne.n	800fa04 <_svfiprintf_r+0x130>
 800f9ee:	7863      	ldrb	r3, [r4, #1]
 800f9f0:	2b2a      	cmp	r3, #42	@ 0x2a
 800f9f2:	d132      	bne.n	800fa5a <_svfiprintf_r+0x186>
 800f9f4:	9b03      	ldr	r3, [sp, #12]
 800f9f6:	1d1a      	adds	r2, r3, #4
 800f9f8:	681b      	ldr	r3, [r3, #0]
 800f9fa:	9203      	str	r2, [sp, #12]
 800f9fc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800fa00:	3402      	adds	r4, #2
 800fa02:	9305      	str	r3, [sp, #20]
 800fa04:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800fac8 <_svfiprintf_r+0x1f4>
 800fa08:	7821      	ldrb	r1, [r4, #0]
 800fa0a:	2203      	movs	r2, #3
 800fa0c:	4650      	mov	r0, sl
 800fa0e:	f7f0 fc4f 	bl	80002b0 <memchr>
 800fa12:	b138      	cbz	r0, 800fa24 <_svfiprintf_r+0x150>
 800fa14:	9b04      	ldr	r3, [sp, #16]
 800fa16:	eba0 000a 	sub.w	r0, r0, sl
 800fa1a:	2240      	movs	r2, #64	@ 0x40
 800fa1c:	4082      	lsls	r2, r0
 800fa1e:	4313      	orrs	r3, r2
 800fa20:	3401      	adds	r4, #1
 800fa22:	9304      	str	r3, [sp, #16]
 800fa24:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fa28:	4824      	ldr	r0, [pc, #144]	@ (800fabc <_svfiprintf_r+0x1e8>)
 800fa2a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800fa2e:	2206      	movs	r2, #6
 800fa30:	f7f0 fc3e 	bl	80002b0 <memchr>
 800fa34:	2800      	cmp	r0, #0
 800fa36:	d036      	beq.n	800faa6 <_svfiprintf_r+0x1d2>
 800fa38:	4b21      	ldr	r3, [pc, #132]	@ (800fac0 <_svfiprintf_r+0x1ec>)
 800fa3a:	bb1b      	cbnz	r3, 800fa84 <_svfiprintf_r+0x1b0>
 800fa3c:	9b03      	ldr	r3, [sp, #12]
 800fa3e:	3307      	adds	r3, #7
 800fa40:	f023 0307 	bic.w	r3, r3, #7
 800fa44:	3308      	adds	r3, #8
 800fa46:	9303      	str	r3, [sp, #12]
 800fa48:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fa4a:	4433      	add	r3, r6
 800fa4c:	9309      	str	r3, [sp, #36]	@ 0x24
 800fa4e:	e76a      	b.n	800f926 <_svfiprintf_r+0x52>
 800fa50:	fb0c 3202 	mla	r2, ip, r2, r3
 800fa54:	460c      	mov	r4, r1
 800fa56:	2001      	movs	r0, #1
 800fa58:	e7a8      	b.n	800f9ac <_svfiprintf_r+0xd8>
 800fa5a:	2300      	movs	r3, #0
 800fa5c:	3401      	adds	r4, #1
 800fa5e:	9305      	str	r3, [sp, #20]
 800fa60:	4619      	mov	r1, r3
 800fa62:	f04f 0c0a 	mov.w	ip, #10
 800fa66:	4620      	mov	r0, r4
 800fa68:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fa6c:	3a30      	subs	r2, #48	@ 0x30
 800fa6e:	2a09      	cmp	r2, #9
 800fa70:	d903      	bls.n	800fa7a <_svfiprintf_r+0x1a6>
 800fa72:	2b00      	cmp	r3, #0
 800fa74:	d0c6      	beq.n	800fa04 <_svfiprintf_r+0x130>
 800fa76:	9105      	str	r1, [sp, #20]
 800fa78:	e7c4      	b.n	800fa04 <_svfiprintf_r+0x130>
 800fa7a:	fb0c 2101 	mla	r1, ip, r1, r2
 800fa7e:	4604      	mov	r4, r0
 800fa80:	2301      	movs	r3, #1
 800fa82:	e7f0      	b.n	800fa66 <_svfiprintf_r+0x192>
 800fa84:	ab03      	add	r3, sp, #12
 800fa86:	9300      	str	r3, [sp, #0]
 800fa88:	462a      	mov	r2, r5
 800fa8a:	4b0e      	ldr	r3, [pc, #56]	@ (800fac4 <_svfiprintf_r+0x1f0>)
 800fa8c:	a904      	add	r1, sp, #16
 800fa8e:	4638      	mov	r0, r7
 800fa90:	f3af 8000 	nop.w
 800fa94:	1c42      	adds	r2, r0, #1
 800fa96:	4606      	mov	r6, r0
 800fa98:	d1d6      	bne.n	800fa48 <_svfiprintf_r+0x174>
 800fa9a:	89ab      	ldrh	r3, [r5, #12]
 800fa9c:	065b      	lsls	r3, r3, #25
 800fa9e:	f53f af2d 	bmi.w	800f8fc <_svfiprintf_r+0x28>
 800faa2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800faa4:	e72c      	b.n	800f900 <_svfiprintf_r+0x2c>
 800faa6:	ab03      	add	r3, sp, #12
 800faa8:	9300      	str	r3, [sp, #0]
 800faaa:	462a      	mov	r2, r5
 800faac:	4b05      	ldr	r3, [pc, #20]	@ (800fac4 <_svfiprintf_r+0x1f0>)
 800faae:	a904      	add	r1, sp, #16
 800fab0:	4638      	mov	r0, r7
 800fab2:	f000 f9bb 	bl	800fe2c <_printf_i>
 800fab6:	e7ed      	b.n	800fa94 <_svfiprintf_r+0x1c0>
 800fab8:	0802997a 	.word	0x0802997a
 800fabc:	08029984 	.word	0x08029984
 800fac0:	00000000 	.word	0x00000000
 800fac4:	0800f81d 	.word	0x0800f81d
 800fac8:	08029980 	.word	0x08029980

0800facc <__sfputc_r>:
 800facc:	6893      	ldr	r3, [r2, #8]
 800face:	3b01      	subs	r3, #1
 800fad0:	2b00      	cmp	r3, #0
 800fad2:	b410      	push	{r4}
 800fad4:	6093      	str	r3, [r2, #8]
 800fad6:	da08      	bge.n	800faea <__sfputc_r+0x1e>
 800fad8:	6994      	ldr	r4, [r2, #24]
 800fada:	42a3      	cmp	r3, r4
 800fadc:	db01      	blt.n	800fae2 <__sfputc_r+0x16>
 800fade:	290a      	cmp	r1, #10
 800fae0:	d103      	bne.n	800faea <__sfputc_r+0x1e>
 800fae2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fae6:	f7ff bcba 	b.w	800f45e <__swbuf_r>
 800faea:	6813      	ldr	r3, [r2, #0]
 800faec:	1c58      	adds	r0, r3, #1
 800faee:	6010      	str	r0, [r2, #0]
 800faf0:	7019      	strb	r1, [r3, #0]
 800faf2:	4608      	mov	r0, r1
 800faf4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800faf8:	4770      	bx	lr

0800fafa <__sfputs_r>:
 800fafa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fafc:	4606      	mov	r6, r0
 800fafe:	460f      	mov	r7, r1
 800fb00:	4614      	mov	r4, r2
 800fb02:	18d5      	adds	r5, r2, r3
 800fb04:	42ac      	cmp	r4, r5
 800fb06:	d101      	bne.n	800fb0c <__sfputs_r+0x12>
 800fb08:	2000      	movs	r0, #0
 800fb0a:	e007      	b.n	800fb1c <__sfputs_r+0x22>
 800fb0c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fb10:	463a      	mov	r2, r7
 800fb12:	4630      	mov	r0, r6
 800fb14:	f7ff ffda 	bl	800facc <__sfputc_r>
 800fb18:	1c43      	adds	r3, r0, #1
 800fb1a:	d1f3      	bne.n	800fb04 <__sfputs_r+0xa>
 800fb1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800fb20 <_vfiprintf_r>:
 800fb20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fb24:	460d      	mov	r5, r1
 800fb26:	b09d      	sub	sp, #116	@ 0x74
 800fb28:	4614      	mov	r4, r2
 800fb2a:	4698      	mov	r8, r3
 800fb2c:	4606      	mov	r6, r0
 800fb2e:	b118      	cbz	r0, 800fb38 <_vfiprintf_r+0x18>
 800fb30:	6a03      	ldr	r3, [r0, #32]
 800fb32:	b90b      	cbnz	r3, 800fb38 <_vfiprintf_r+0x18>
 800fb34:	f7ff fb74 	bl	800f220 <__sinit>
 800fb38:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800fb3a:	07d9      	lsls	r1, r3, #31
 800fb3c:	d405      	bmi.n	800fb4a <_vfiprintf_r+0x2a>
 800fb3e:	89ab      	ldrh	r3, [r5, #12]
 800fb40:	059a      	lsls	r2, r3, #22
 800fb42:	d402      	bmi.n	800fb4a <_vfiprintf_r+0x2a>
 800fb44:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800fb46:	f7ff fe06 	bl	800f756 <__retarget_lock_acquire_recursive>
 800fb4a:	89ab      	ldrh	r3, [r5, #12]
 800fb4c:	071b      	lsls	r3, r3, #28
 800fb4e:	d501      	bpl.n	800fb54 <_vfiprintf_r+0x34>
 800fb50:	692b      	ldr	r3, [r5, #16]
 800fb52:	b99b      	cbnz	r3, 800fb7c <_vfiprintf_r+0x5c>
 800fb54:	4629      	mov	r1, r5
 800fb56:	4630      	mov	r0, r6
 800fb58:	f7ff fcc0 	bl	800f4dc <__swsetup_r>
 800fb5c:	b170      	cbz	r0, 800fb7c <_vfiprintf_r+0x5c>
 800fb5e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800fb60:	07dc      	lsls	r4, r3, #31
 800fb62:	d504      	bpl.n	800fb6e <_vfiprintf_r+0x4e>
 800fb64:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800fb68:	b01d      	add	sp, #116	@ 0x74
 800fb6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fb6e:	89ab      	ldrh	r3, [r5, #12]
 800fb70:	0598      	lsls	r0, r3, #22
 800fb72:	d4f7      	bmi.n	800fb64 <_vfiprintf_r+0x44>
 800fb74:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800fb76:	f7ff fdef 	bl	800f758 <__retarget_lock_release_recursive>
 800fb7a:	e7f3      	b.n	800fb64 <_vfiprintf_r+0x44>
 800fb7c:	2300      	movs	r3, #0
 800fb7e:	9309      	str	r3, [sp, #36]	@ 0x24
 800fb80:	2320      	movs	r3, #32
 800fb82:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800fb86:	f8cd 800c 	str.w	r8, [sp, #12]
 800fb8a:	2330      	movs	r3, #48	@ 0x30
 800fb8c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800fd3c <_vfiprintf_r+0x21c>
 800fb90:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800fb94:	f04f 0901 	mov.w	r9, #1
 800fb98:	4623      	mov	r3, r4
 800fb9a:	469a      	mov	sl, r3
 800fb9c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fba0:	b10a      	cbz	r2, 800fba6 <_vfiprintf_r+0x86>
 800fba2:	2a25      	cmp	r2, #37	@ 0x25
 800fba4:	d1f9      	bne.n	800fb9a <_vfiprintf_r+0x7a>
 800fba6:	ebba 0b04 	subs.w	fp, sl, r4
 800fbaa:	d00b      	beq.n	800fbc4 <_vfiprintf_r+0xa4>
 800fbac:	465b      	mov	r3, fp
 800fbae:	4622      	mov	r2, r4
 800fbb0:	4629      	mov	r1, r5
 800fbb2:	4630      	mov	r0, r6
 800fbb4:	f7ff ffa1 	bl	800fafa <__sfputs_r>
 800fbb8:	3001      	adds	r0, #1
 800fbba:	f000 80a7 	beq.w	800fd0c <_vfiprintf_r+0x1ec>
 800fbbe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800fbc0:	445a      	add	r2, fp
 800fbc2:	9209      	str	r2, [sp, #36]	@ 0x24
 800fbc4:	f89a 3000 	ldrb.w	r3, [sl]
 800fbc8:	2b00      	cmp	r3, #0
 800fbca:	f000 809f 	beq.w	800fd0c <_vfiprintf_r+0x1ec>
 800fbce:	2300      	movs	r3, #0
 800fbd0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800fbd4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fbd8:	f10a 0a01 	add.w	sl, sl, #1
 800fbdc:	9304      	str	r3, [sp, #16]
 800fbde:	9307      	str	r3, [sp, #28]
 800fbe0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800fbe4:	931a      	str	r3, [sp, #104]	@ 0x68
 800fbe6:	4654      	mov	r4, sl
 800fbe8:	2205      	movs	r2, #5
 800fbea:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fbee:	4853      	ldr	r0, [pc, #332]	@ (800fd3c <_vfiprintf_r+0x21c>)
 800fbf0:	f7f0 fb5e 	bl	80002b0 <memchr>
 800fbf4:	9a04      	ldr	r2, [sp, #16]
 800fbf6:	b9d8      	cbnz	r0, 800fc30 <_vfiprintf_r+0x110>
 800fbf8:	06d1      	lsls	r1, r2, #27
 800fbfa:	bf44      	itt	mi
 800fbfc:	2320      	movmi	r3, #32
 800fbfe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fc02:	0713      	lsls	r3, r2, #28
 800fc04:	bf44      	itt	mi
 800fc06:	232b      	movmi	r3, #43	@ 0x2b
 800fc08:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fc0c:	f89a 3000 	ldrb.w	r3, [sl]
 800fc10:	2b2a      	cmp	r3, #42	@ 0x2a
 800fc12:	d015      	beq.n	800fc40 <_vfiprintf_r+0x120>
 800fc14:	9a07      	ldr	r2, [sp, #28]
 800fc16:	4654      	mov	r4, sl
 800fc18:	2000      	movs	r0, #0
 800fc1a:	f04f 0c0a 	mov.w	ip, #10
 800fc1e:	4621      	mov	r1, r4
 800fc20:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fc24:	3b30      	subs	r3, #48	@ 0x30
 800fc26:	2b09      	cmp	r3, #9
 800fc28:	d94b      	bls.n	800fcc2 <_vfiprintf_r+0x1a2>
 800fc2a:	b1b0      	cbz	r0, 800fc5a <_vfiprintf_r+0x13a>
 800fc2c:	9207      	str	r2, [sp, #28]
 800fc2e:	e014      	b.n	800fc5a <_vfiprintf_r+0x13a>
 800fc30:	eba0 0308 	sub.w	r3, r0, r8
 800fc34:	fa09 f303 	lsl.w	r3, r9, r3
 800fc38:	4313      	orrs	r3, r2
 800fc3a:	9304      	str	r3, [sp, #16]
 800fc3c:	46a2      	mov	sl, r4
 800fc3e:	e7d2      	b.n	800fbe6 <_vfiprintf_r+0xc6>
 800fc40:	9b03      	ldr	r3, [sp, #12]
 800fc42:	1d19      	adds	r1, r3, #4
 800fc44:	681b      	ldr	r3, [r3, #0]
 800fc46:	9103      	str	r1, [sp, #12]
 800fc48:	2b00      	cmp	r3, #0
 800fc4a:	bfbb      	ittet	lt
 800fc4c:	425b      	neglt	r3, r3
 800fc4e:	f042 0202 	orrlt.w	r2, r2, #2
 800fc52:	9307      	strge	r3, [sp, #28]
 800fc54:	9307      	strlt	r3, [sp, #28]
 800fc56:	bfb8      	it	lt
 800fc58:	9204      	strlt	r2, [sp, #16]
 800fc5a:	7823      	ldrb	r3, [r4, #0]
 800fc5c:	2b2e      	cmp	r3, #46	@ 0x2e
 800fc5e:	d10a      	bne.n	800fc76 <_vfiprintf_r+0x156>
 800fc60:	7863      	ldrb	r3, [r4, #1]
 800fc62:	2b2a      	cmp	r3, #42	@ 0x2a
 800fc64:	d132      	bne.n	800fccc <_vfiprintf_r+0x1ac>
 800fc66:	9b03      	ldr	r3, [sp, #12]
 800fc68:	1d1a      	adds	r2, r3, #4
 800fc6a:	681b      	ldr	r3, [r3, #0]
 800fc6c:	9203      	str	r2, [sp, #12]
 800fc6e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800fc72:	3402      	adds	r4, #2
 800fc74:	9305      	str	r3, [sp, #20]
 800fc76:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800fd4c <_vfiprintf_r+0x22c>
 800fc7a:	7821      	ldrb	r1, [r4, #0]
 800fc7c:	2203      	movs	r2, #3
 800fc7e:	4650      	mov	r0, sl
 800fc80:	f7f0 fb16 	bl	80002b0 <memchr>
 800fc84:	b138      	cbz	r0, 800fc96 <_vfiprintf_r+0x176>
 800fc86:	9b04      	ldr	r3, [sp, #16]
 800fc88:	eba0 000a 	sub.w	r0, r0, sl
 800fc8c:	2240      	movs	r2, #64	@ 0x40
 800fc8e:	4082      	lsls	r2, r0
 800fc90:	4313      	orrs	r3, r2
 800fc92:	3401      	adds	r4, #1
 800fc94:	9304      	str	r3, [sp, #16]
 800fc96:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fc9a:	4829      	ldr	r0, [pc, #164]	@ (800fd40 <_vfiprintf_r+0x220>)
 800fc9c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800fca0:	2206      	movs	r2, #6
 800fca2:	f7f0 fb05 	bl	80002b0 <memchr>
 800fca6:	2800      	cmp	r0, #0
 800fca8:	d03f      	beq.n	800fd2a <_vfiprintf_r+0x20a>
 800fcaa:	4b26      	ldr	r3, [pc, #152]	@ (800fd44 <_vfiprintf_r+0x224>)
 800fcac:	bb1b      	cbnz	r3, 800fcf6 <_vfiprintf_r+0x1d6>
 800fcae:	9b03      	ldr	r3, [sp, #12]
 800fcb0:	3307      	adds	r3, #7
 800fcb2:	f023 0307 	bic.w	r3, r3, #7
 800fcb6:	3308      	adds	r3, #8
 800fcb8:	9303      	str	r3, [sp, #12]
 800fcba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fcbc:	443b      	add	r3, r7
 800fcbe:	9309      	str	r3, [sp, #36]	@ 0x24
 800fcc0:	e76a      	b.n	800fb98 <_vfiprintf_r+0x78>
 800fcc2:	fb0c 3202 	mla	r2, ip, r2, r3
 800fcc6:	460c      	mov	r4, r1
 800fcc8:	2001      	movs	r0, #1
 800fcca:	e7a8      	b.n	800fc1e <_vfiprintf_r+0xfe>
 800fccc:	2300      	movs	r3, #0
 800fcce:	3401      	adds	r4, #1
 800fcd0:	9305      	str	r3, [sp, #20]
 800fcd2:	4619      	mov	r1, r3
 800fcd4:	f04f 0c0a 	mov.w	ip, #10
 800fcd8:	4620      	mov	r0, r4
 800fcda:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fcde:	3a30      	subs	r2, #48	@ 0x30
 800fce0:	2a09      	cmp	r2, #9
 800fce2:	d903      	bls.n	800fcec <_vfiprintf_r+0x1cc>
 800fce4:	2b00      	cmp	r3, #0
 800fce6:	d0c6      	beq.n	800fc76 <_vfiprintf_r+0x156>
 800fce8:	9105      	str	r1, [sp, #20]
 800fcea:	e7c4      	b.n	800fc76 <_vfiprintf_r+0x156>
 800fcec:	fb0c 2101 	mla	r1, ip, r1, r2
 800fcf0:	4604      	mov	r4, r0
 800fcf2:	2301      	movs	r3, #1
 800fcf4:	e7f0      	b.n	800fcd8 <_vfiprintf_r+0x1b8>
 800fcf6:	ab03      	add	r3, sp, #12
 800fcf8:	9300      	str	r3, [sp, #0]
 800fcfa:	462a      	mov	r2, r5
 800fcfc:	4b12      	ldr	r3, [pc, #72]	@ (800fd48 <_vfiprintf_r+0x228>)
 800fcfe:	a904      	add	r1, sp, #16
 800fd00:	4630      	mov	r0, r6
 800fd02:	f3af 8000 	nop.w
 800fd06:	4607      	mov	r7, r0
 800fd08:	1c78      	adds	r0, r7, #1
 800fd0a:	d1d6      	bne.n	800fcba <_vfiprintf_r+0x19a>
 800fd0c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800fd0e:	07d9      	lsls	r1, r3, #31
 800fd10:	d405      	bmi.n	800fd1e <_vfiprintf_r+0x1fe>
 800fd12:	89ab      	ldrh	r3, [r5, #12]
 800fd14:	059a      	lsls	r2, r3, #22
 800fd16:	d402      	bmi.n	800fd1e <_vfiprintf_r+0x1fe>
 800fd18:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800fd1a:	f7ff fd1d 	bl	800f758 <__retarget_lock_release_recursive>
 800fd1e:	89ab      	ldrh	r3, [r5, #12]
 800fd20:	065b      	lsls	r3, r3, #25
 800fd22:	f53f af1f 	bmi.w	800fb64 <_vfiprintf_r+0x44>
 800fd26:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800fd28:	e71e      	b.n	800fb68 <_vfiprintf_r+0x48>
 800fd2a:	ab03      	add	r3, sp, #12
 800fd2c:	9300      	str	r3, [sp, #0]
 800fd2e:	462a      	mov	r2, r5
 800fd30:	4b05      	ldr	r3, [pc, #20]	@ (800fd48 <_vfiprintf_r+0x228>)
 800fd32:	a904      	add	r1, sp, #16
 800fd34:	4630      	mov	r0, r6
 800fd36:	f000 f879 	bl	800fe2c <_printf_i>
 800fd3a:	e7e4      	b.n	800fd06 <_vfiprintf_r+0x1e6>
 800fd3c:	0802997a 	.word	0x0802997a
 800fd40:	08029984 	.word	0x08029984
 800fd44:	00000000 	.word	0x00000000
 800fd48:	0800fafb 	.word	0x0800fafb
 800fd4c:	08029980 	.word	0x08029980

0800fd50 <_printf_common>:
 800fd50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fd54:	4616      	mov	r6, r2
 800fd56:	4698      	mov	r8, r3
 800fd58:	688a      	ldr	r2, [r1, #8]
 800fd5a:	690b      	ldr	r3, [r1, #16]
 800fd5c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800fd60:	4293      	cmp	r3, r2
 800fd62:	bfb8      	it	lt
 800fd64:	4613      	movlt	r3, r2
 800fd66:	6033      	str	r3, [r6, #0]
 800fd68:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800fd6c:	4607      	mov	r7, r0
 800fd6e:	460c      	mov	r4, r1
 800fd70:	b10a      	cbz	r2, 800fd76 <_printf_common+0x26>
 800fd72:	3301      	adds	r3, #1
 800fd74:	6033      	str	r3, [r6, #0]
 800fd76:	6823      	ldr	r3, [r4, #0]
 800fd78:	0699      	lsls	r1, r3, #26
 800fd7a:	bf42      	ittt	mi
 800fd7c:	6833      	ldrmi	r3, [r6, #0]
 800fd7e:	3302      	addmi	r3, #2
 800fd80:	6033      	strmi	r3, [r6, #0]
 800fd82:	6825      	ldr	r5, [r4, #0]
 800fd84:	f015 0506 	ands.w	r5, r5, #6
 800fd88:	d106      	bne.n	800fd98 <_printf_common+0x48>
 800fd8a:	f104 0a19 	add.w	sl, r4, #25
 800fd8e:	68e3      	ldr	r3, [r4, #12]
 800fd90:	6832      	ldr	r2, [r6, #0]
 800fd92:	1a9b      	subs	r3, r3, r2
 800fd94:	42ab      	cmp	r3, r5
 800fd96:	dc26      	bgt.n	800fde6 <_printf_common+0x96>
 800fd98:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800fd9c:	6822      	ldr	r2, [r4, #0]
 800fd9e:	3b00      	subs	r3, #0
 800fda0:	bf18      	it	ne
 800fda2:	2301      	movne	r3, #1
 800fda4:	0692      	lsls	r2, r2, #26
 800fda6:	d42b      	bmi.n	800fe00 <_printf_common+0xb0>
 800fda8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800fdac:	4641      	mov	r1, r8
 800fdae:	4638      	mov	r0, r7
 800fdb0:	47c8      	blx	r9
 800fdb2:	3001      	adds	r0, #1
 800fdb4:	d01e      	beq.n	800fdf4 <_printf_common+0xa4>
 800fdb6:	6823      	ldr	r3, [r4, #0]
 800fdb8:	6922      	ldr	r2, [r4, #16]
 800fdba:	f003 0306 	and.w	r3, r3, #6
 800fdbe:	2b04      	cmp	r3, #4
 800fdc0:	bf02      	ittt	eq
 800fdc2:	68e5      	ldreq	r5, [r4, #12]
 800fdc4:	6833      	ldreq	r3, [r6, #0]
 800fdc6:	1aed      	subeq	r5, r5, r3
 800fdc8:	68a3      	ldr	r3, [r4, #8]
 800fdca:	bf0c      	ite	eq
 800fdcc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800fdd0:	2500      	movne	r5, #0
 800fdd2:	4293      	cmp	r3, r2
 800fdd4:	bfc4      	itt	gt
 800fdd6:	1a9b      	subgt	r3, r3, r2
 800fdd8:	18ed      	addgt	r5, r5, r3
 800fdda:	2600      	movs	r6, #0
 800fddc:	341a      	adds	r4, #26
 800fdde:	42b5      	cmp	r5, r6
 800fde0:	d11a      	bne.n	800fe18 <_printf_common+0xc8>
 800fde2:	2000      	movs	r0, #0
 800fde4:	e008      	b.n	800fdf8 <_printf_common+0xa8>
 800fde6:	2301      	movs	r3, #1
 800fde8:	4652      	mov	r2, sl
 800fdea:	4641      	mov	r1, r8
 800fdec:	4638      	mov	r0, r7
 800fdee:	47c8      	blx	r9
 800fdf0:	3001      	adds	r0, #1
 800fdf2:	d103      	bne.n	800fdfc <_printf_common+0xac>
 800fdf4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800fdf8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fdfc:	3501      	adds	r5, #1
 800fdfe:	e7c6      	b.n	800fd8e <_printf_common+0x3e>
 800fe00:	18e1      	adds	r1, r4, r3
 800fe02:	1c5a      	adds	r2, r3, #1
 800fe04:	2030      	movs	r0, #48	@ 0x30
 800fe06:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800fe0a:	4422      	add	r2, r4
 800fe0c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800fe10:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800fe14:	3302      	adds	r3, #2
 800fe16:	e7c7      	b.n	800fda8 <_printf_common+0x58>
 800fe18:	2301      	movs	r3, #1
 800fe1a:	4622      	mov	r2, r4
 800fe1c:	4641      	mov	r1, r8
 800fe1e:	4638      	mov	r0, r7
 800fe20:	47c8      	blx	r9
 800fe22:	3001      	adds	r0, #1
 800fe24:	d0e6      	beq.n	800fdf4 <_printf_common+0xa4>
 800fe26:	3601      	adds	r6, #1
 800fe28:	e7d9      	b.n	800fdde <_printf_common+0x8e>
	...

0800fe2c <_printf_i>:
 800fe2c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800fe30:	7e0f      	ldrb	r7, [r1, #24]
 800fe32:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800fe34:	2f78      	cmp	r7, #120	@ 0x78
 800fe36:	4691      	mov	r9, r2
 800fe38:	4680      	mov	r8, r0
 800fe3a:	460c      	mov	r4, r1
 800fe3c:	469a      	mov	sl, r3
 800fe3e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800fe42:	d807      	bhi.n	800fe54 <_printf_i+0x28>
 800fe44:	2f62      	cmp	r7, #98	@ 0x62
 800fe46:	d80a      	bhi.n	800fe5e <_printf_i+0x32>
 800fe48:	2f00      	cmp	r7, #0
 800fe4a:	f000 80d1 	beq.w	800fff0 <_printf_i+0x1c4>
 800fe4e:	2f58      	cmp	r7, #88	@ 0x58
 800fe50:	f000 80b8 	beq.w	800ffc4 <_printf_i+0x198>
 800fe54:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800fe58:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800fe5c:	e03a      	b.n	800fed4 <_printf_i+0xa8>
 800fe5e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800fe62:	2b15      	cmp	r3, #21
 800fe64:	d8f6      	bhi.n	800fe54 <_printf_i+0x28>
 800fe66:	a101      	add	r1, pc, #4	@ (adr r1, 800fe6c <_printf_i+0x40>)
 800fe68:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800fe6c:	0800fec5 	.word	0x0800fec5
 800fe70:	0800fed9 	.word	0x0800fed9
 800fe74:	0800fe55 	.word	0x0800fe55
 800fe78:	0800fe55 	.word	0x0800fe55
 800fe7c:	0800fe55 	.word	0x0800fe55
 800fe80:	0800fe55 	.word	0x0800fe55
 800fe84:	0800fed9 	.word	0x0800fed9
 800fe88:	0800fe55 	.word	0x0800fe55
 800fe8c:	0800fe55 	.word	0x0800fe55
 800fe90:	0800fe55 	.word	0x0800fe55
 800fe94:	0800fe55 	.word	0x0800fe55
 800fe98:	0800ffd7 	.word	0x0800ffd7
 800fe9c:	0800ff03 	.word	0x0800ff03
 800fea0:	0800ff91 	.word	0x0800ff91
 800fea4:	0800fe55 	.word	0x0800fe55
 800fea8:	0800fe55 	.word	0x0800fe55
 800feac:	0800fff9 	.word	0x0800fff9
 800feb0:	0800fe55 	.word	0x0800fe55
 800feb4:	0800ff03 	.word	0x0800ff03
 800feb8:	0800fe55 	.word	0x0800fe55
 800febc:	0800fe55 	.word	0x0800fe55
 800fec0:	0800ff99 	.word	0x0800ff99
 800fec4:	6833      	ldr	r3, [r6, #0]
 800fec6:	1d1a      	adds	r2, r3, #4
 800fec8:	681b      	ldr	r3, [r3, #0]
 800feca:	6032      	str	r2, [r6, #0]
 800fecc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800fed0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800fed4:	2301      	movs	r3, #1
 800fed6:	e09c      	b.n	8010012 <_printf_i+0x1e6>
 800fed8:	6833      	ldr	r3, [r6, #0]
 800feda:	6820      	ldr	r0, [r4, #0]
 800fedc:	1d19      	adds	r1, r3, #4
 800fede:	6031      	str	r1, [r6, #0]
 800fee0:	0606      	lsls	r6, r0, #24
 800fee2:	d501      	bpl.n	800fee8 <_printf_i+0xbc>
 800fee4:	681d      	ldr	r5, [r3, #0]
 800fee6:	e003      	b.n	800fef0 <_printf_i+0xc4>
 800fee8:	0645      	lsls	r5, r0, #25
 800feea:	d5fb      	bpl.n	800fee4 <_printf_i+0xb8>
 800feec:	f9b3 5000 	ldrsh.w	r5, [r3]
 800fef0:	2d00      	cmp	r5, #0
 800fef2:	da03      	bge.n	800fefc <_printf_i+0xd0>
 800fef4:	232d      	movs	r3, #45	@ 0x2d
 800fef6:	426d      	negs	r5, r5
 800fef8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800fefc:	4858      	ldr	r0, [pc, #352]	@ (8010060 <_printf_i+0x234>)
 800fefe:	230a      	movs	r3, #10
 800ff00:	e011      	b.n	800ff26 <_printf_i+0xfa>
 800ff02:	6821      	ldr	r1, [r4, #0]
 800ff04:	6833      	ldr	r3, [r6, #0]
 800ff06:	0608      	lsls	r0, r1, #24
 800ff08:	f853 5b04 	ldr.w	r5, [r3], #4
 800ff0c:	d402      	bmi.n	800ff14 <_printf_i+0xe8>
 800ff0e:	0649      	lsls	r1, r1, #25
 800ff10:	bf48      	it	mi
 800ff12:	b2ad      	uxthmi	r5, r5
 800ff14:	2f6f      	cmp	r7, #111	@ 0x6f
 800ff16:	4852      	ldr	r0, [pc, #328]	@ (8010060 <_printf_i+0x234>)
 800ff18:	6033      	str	r3, [r6, #0]
 800ff1a:	bf14      	ite	ne
 800ff1c:	230a      	movne	r3, #10
 800ff1e:	2308      	moveq	r3, #8
 800ff20:	2100      	movs	r1, #0
 800ff22:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800ff26:	6866      	ldr	r6, [r4, #4]
 800ff28:	60a6      	str	r6, [r4, #8]
 800ff2a:	2e00      	cmp	r6, #0
 800ff2c:	db05      	blt.n	800ff3a <_printf_i+0x10e>
 800ff2e:	6821      	ldr	r1, [r4, #0]
 800ff30:	432e      	orrs	r6, r5
 800ff32:	f021 0104 	bic.w	r1, r1, #4
 800ff36:	6021      	str	r1, [r4, #0]
 800ff38:	d04b      	beq.n	800ffd2 <_printf_i+0x1a6>
 800ff3a:	4616      	mov	r6, r2
 800ff3c:	fbb5 f1f3 	udiv	r1, r5, r3
 800ff40:	fb03 5711 	mls	r7, r3, r1, r5
 800ff44:	5dc7      	ldrb	r7, [r0, r7]
 800ff46:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ff4a:	462f      	mov	r7, r5
 800ff4c:	42bb      	cmp	r3, r7
 800ff4e:	460d      	mov	r5, r1
 800ff50:	d9f4      	bls.n	800ff3c <_printf_i+0x110>
 800ff52:	2b08      	cmp	r3, #8
 800ff54:	d10b      	bne.n	800ff6e <_printf_i+0x142>
 800ff56:	6823      	ldr	r3, [r4, #0]
 800ff58:	07df      	lsls	r7, r3, #31
 800ff5a:	d508      	bpl.n	800ff6e <_printf_i+0x142>
 800ff5c:	6923      	ldr	r3, [r4, #16]
 800ff5e:	6861      	ldr	r1, [r4, #4]
 800ff60:	4299      	cmp	r1, r3
 800ff62:	bfde      	ittt	le
 800ff64:	2330      	movle	r3, #48	@ 0x30
 800ff66:	f806 3c01 	strble.w	r3, [r6, #-1]
 800ff6a:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800ff6e:	1b92      	subs	r2, r2, r6
 800ff70:	6122      	str	r2, [r4, #16]
 800ff72:	f8cd a000 	str.w	sl, [sp]
 800ff76:	464b      	mov	r3, r9
 800ff78:	aa03      	add	r2, sp, #12
 800ff7a:	4621      	mov	r1, r4
 800ff7c:	4640      	mov	r0, r8
 800ff7e:	f7ff fee7 	bl	800fd50 <_printf_common>
 800ff82:	3001      	adds	r0, #1
 800ff84:	d14a      	bne.n	801001c <_printf_i+0x1f0>
 800ff86:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ff8a:	b004      	add	sp, #16
 800ff8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ff90:	6823      	ldr	r3, [r4, #0]
 800ff92:	f043 0320 	orr.w	r3, r3, #32
 800ff96:	6023      	str	r3, [r4, #0]
 800ff98:	4832      	ldr	r0, [pc, #200]	@ (8010064 <_printf_i+0x238>)
 800ff9a:	2778      	movs	r7, #120	@ 0x78
 800ff9c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800ffa0:	6823      	ldr	r3, [r4, #0]
 800ffa2:	6831      	ldr	r1, [r6, #0]
 800ffa4:	061f      	lsls	r7, r3, #24
 800ffa6:	f851 5b04 	ldr.w	r5, [r1], #4
 800ffaa:	d402      	bmi.n	800ffb2 <_printf_i+0x186>
 800ffac:	065f      	lsls	r7, r3, #25
 800ffae:	bf48      	it	mi
 800ffb0:	b2ad      	uxthmi	r5, r5
 800ffb2:	6031      	str	r1, [r6, #0]
 800ffb4:	07d9      	lsls	r1, r3, #31
 800ffb6:	bf44      	itt	mi
 800ffb8:	f043 0320 	orrmi.w	r3, r3, #32
 800ffbc:	6023      	strmi	r3, [r4, #0]
 800ffbe:	b11d      	cbz	r5, 800ffc8 <_printf_i+0x19c>
 800ffc0:	2310      	movs	r3, #16
 800ffc2:	e7ad      	b.n	800ff20 <_printf_i+0xf4>
 800ffc4:	4826      	ldr	r0, [pc, #152]	@ (8010060 <_printf_i+0x234>)
 800ffc6:	e7e9      	b.n	800ff9c <_printf_i+0x170>
 800ffc8:	6823      	ldr	r3, [r4, #0]
 800ffca:	f023 0320 	bic.w	r3, r3, #32
 800ffce:	6023      	str	r3, [r4, #0]
 800ffd0:	e7f6      	b.n	800ffc0 <_printf_i+0x194>
 800ffd2:	4616      	mov	r6, r2
 800ffd4:	e7bd      	b.n	800ff52 <_printf_i+0x126>
 800ffd6:	6833      	ldr	r3, [r6, #0]
 800ffd8:	6825      	ldr	r5, [r4, #0]
 800ffda:	6961      	ldr	r1, [r4, #20]
 800ffdc:	1d18      	adds	r0, r3, #4
 800ffde:	6030      	str	r0, [r6, #0]
 800ffe0:	062e      	lsls	r6, r5, #24
 800ffe2:	681b      	ldr	r3, [r3, #0]
 800ffe4:	d501      	bpl.n	800ffea <_printf_i+0x1be>
 800ffe6:	6019      	str	r1, [r3, #0]
 800ffe8:	e002      	b.n	800fff0 <_printf_i+0x1c4>
 800ffea:	0668      	lsls	r0, r5, #25
 800ffec:	d5fb      	bpl.n	800ffe6 <_printf_i+0x1ba>
 800ffee:	8019      	strh	r1, [r3, #0]
 800fff0:	2300      	movs	r3, #0
 800fff2:	6123      	str	r3, [r4, #16]
 800fff4:	4616      	mov	r6, r2
 800fff6:	e7bc      	b.n	800ff72 <_printf_i+0x146>
 800fff8:	6833      	ldr	r3, [r6, #0]
 800fffa:	1d1a      	adds	r2, r3, #4
 800fffc:	6032      	str	r2, [r6, #0]
 800fffe:	681e      	ldr	r6, [r3, #0]
 8010000:	6862      	ldr	r2, [r4, #4]
 8010002:	2100      	movs	r1, #0
 8010004:	4630      	mov	r0, r6
 8010006:	f7f0 f953 	bl	80002b0 <memchr>
 801000a:	b108      	cbz	r0, 8010010 <_printf_i+0x1e4>
 801000c:	1b80      	subs	r0, r0, r6
 801000e:	6060      	str	r0, [r4, #4]
 8010010:	6863      	ldr	r3, [r4, #4]
 8010012:	6123      	str	r3, [r4, #16]
 8010014:	2300      	movs	r3, #0
 8010016:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801001a:	e7aa      	b.n	800ff72 <_printf_i+0x146>
 801001c:	6923      	ldr	r3, [r4, #16]
 801001e:	4632      	mov	r2, r6
 8010020:	4649      	mov	r1, r9
 8010022:	4640      	mov	r0, r8
 8010024:	47d0      	blx	sl
 8010026:	3001      	adds	r0, #1
 8010028:	d0ad      	beq.n	800ff86 <_printf_i+0x15a>
 801002a:	6823      	ldr	r3, [r4, #0]
 801002c:	079b      	lsls	r3, r3, #30
 801002e:	d413      	bmi.n	8010058 <_printf_i+0x22c>
 8010030:	68e0      	ldr	r0, [r4, #12]
 8010032:	9b03      	ldr	r3, [sp, #12]
 8010034:	4298      	cmp	r0, r3
 8010036:	bfb8      	it	lt
 8010038:	4618      	movlt	r0, r3
 801003a:	e7a6      	b.n	800ff8a <_printf_i+0x15e>
 801003c:	2301      	movs	r3, #1
 801003e:	4632      	mov	r2, r6
 8010040:	4649      	mov	r1, r9
 8010042:	4640      	mov	r0, r8
 8010044:	47d0      	blx	sl
 8010046:	3001      	adds	r0, #1
 8010048:	d09d      	beq.n	800ff86 <_printf_i+0x15a>
 801004a:	3501      	adds	r5, #1
 801004c:	68e3      	ldr	r3, [r4, #12]
 801004e:	9903      	ldr	r1, [sp, #12]
 8010050:	1a5b      	subs	r3, r3, r1
 8010052:	42ab      	cmp	r3, r5
 8010054:	dcf2      	bgt.n	801003c <_printf_i+0x210>
 8010056:	e7eb      	b.n	8010030 <_printf_i+0x204>
 8010058:	2500      	movs	r5, #0
 801005a:	f104 0619 	add.w	r6, r4, #25
 801005e:	e7f5      	b.n	801004c <_printf_i+0x220>
 8010060:	0802998b 	.word	0x0802998b
 8010064:	0802999c 	.word	0x0802999c

08010068 <__sflush_r>:
 8010068:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801006c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010070:	0716      	lsls	r6, r2, #28
 8010072:	4605      	mov	r5, r0
 8010074:	460c      	mov	r4, r1
 8010076:	d454      	bmi.n	8010122 <__sflush_r+0xba>
 8010078:	684b      	ldr	r3, [r1, #4]
 801007a:	2b00      	cmp	r3, #0
 801007c:	dc02      	bgt.n	8010084 <__sflush_r+0x1c>
 801007e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8010080:	2b00      	cmp	r3, #0
 8010082:	dd48      	ble.n	8010116 <__sflush_r+0xae>
 8010084:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8010086:	2e00      	cmp	r6, #0
 8010088:	d045      	beq.n	8010116 <__sflush_r+0xae>
 801008a:	2300      	movs	r3, #0
 801008c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8010090:	682f      	ldr	r7, [r5, #0]
 8010092:	6a21      	ldr	r1, [r4, #32]
 8010094:	602b      	str	r3, [r5, #0]
 8010096:	d030      	beq.n	80100fa <__sflush_r+0x92>
 8010098:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801009a:	89a3      	ldrh	r3, [r4, #12]
 801009c:	0759      	lsls	r1, r3, #29
 801009e:	d505      	bpl.n	80100ac <__sflush_r+0x44>
 80100a0:	6863      	ldr	r3, [r4, #4]
 80100a2:	1ad2      	subs	r2, r2, r3
 80100a4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80100a6:	b10b      	cbz	r3, 80100ac <__sflush_r+0x44>
 80100a8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80100aa:	1ad2      	subs	r2, r2, r3
 80100ac:	2300      	movs	r3, #0
 80100ae:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80100b0:	6a21      	ldr	r1, [r4, #32]
 80100b2:	4628      	mov	r0, r5
 80100b4:	47b0      	blx	r6
 80100b6:	1c43      	adds	r3, r0, #1
 80100b8:	89a3      	ldrh	r3, [r4, #12]
 80100ba:	d106      	bne.n	80100ca <__sflush_r+0x62>
 80100bc:	6829      	ldr	r1, [r5, #0]
 80100be:	291d      	cmp	r1, #29
 80100c0:	d82b      	bhi.n	801011a <__sflush_r+0xb2>
 80100c2:	4a2a      	ldr	r2, [pc, #168]	@ (801016c <__sflush_r+0x104>)
 80100c4:	40ca      	lsrs	r2, r1
 80100c6:	07d6      	lsls	r6, r2, #31
 80100c8:	d527      	bpl.n	801011a <__sflush_r+0xb2>
 80100ca:	2200      	movs	r2, #0
 80100cc:	6062      	str	r2, [r4, #4]
 80100ce:	04d9      	lsls	r1, r3, #19
 80100d0:	6922      	ldr	r2, [r4, #16]
 80100d2:	6022      	str	r2, [r4, #0]
 80100d4:	d504      	bpl.n	80100e0 <__sflush_r+0x78>
 80100d6:	1c42      	adds	r2, r0, #1
 80100d8:	d101      	bne.n	80100de <__sflush_r+0x76>
 80100da:	682b      	ldr	r3, [r5, #0]
 80100dc:	b903      	cbnz	r3, 80100e0 <__sflush_r+0x78>
 80100de:	6560      	str	r0, [r4, #84]	@ 0x54
 80100e0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80100e2:	602f      	str	r7, [r5, #0]
 80100e4:	b1b9      	cbz	r1, 8010116 <__sflush_r+0xae>
 80100e6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80100ea:	4299      	cmp	r1, r3
 80100ec:	d002      	beq.n	80100f4 <__sflush_r+0x8c>
 80100ee:	4628      	mov	r0, r5
 80100f0:	f7ff fb42 	bl	800f778 <_free_r>
 80100f4:	2300      	movs	r3, #0
 80100f6:	6363      	str	r3, [r4, #52]	@ 0x34
 80100f8:	e00d      	b.n	8010116 <__sflush_r+0xae>
 80100fa:	2301      	movs	r3, #1
 80100fc:	4628      	mov	r0, r5
 80100fe:	47b0      	blx	r6
 8010100:	4602      	mov	r2, r0
 8010102:	1c50      	adds	r0, r2, #1
 8010104:	d1c9      	bne.n	801009a <__sflush_r+0x32>
 8010106:	682b      	ldr	r3, [r5, #0]
 8010108:	2b00      	cmp	r3, #0
 801010a:	d0c6      	beq.n	801009a <__sflush_r+0x32>
 801010c:	2b1d      	cmp	r3, #29
 801010e:	d001      	beq.n	8010114 <__sflush_r+0xac>
 8010110:	2b16      	cmp	r3, #22
 8010112:	d11e      	bne.n	8010152 <__sflush_r+0xea>
 8010114:	602f      	str	r7, [r5, #0]
 8010116:	2000      	movs	r0, #0
 8010118:	e022      	b.n	8010160 <__sflush_r+0xf8>
 801011a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801011e:	b21b      	sxth	r3, r3
 8010120:	e01b      	b.n	801015a <__sflush_r+0xf2>
 8010122:	690f      	ldr	r7, [r1, #16]
 8010124:	2f00      	cmp	r7, #0
 8010126:	d0f6      	beq.n	8010116 <__sflush_r+0xae>
 8010128:	0793      	lsls	r3, r2, #30
 801012a:	680e      	ldr	r6, [r1, #0]
 801012c:	bf08      	it	eq
 801012e:	694b      	ldreq	r3, [r1, #20]
 8010130:	600f      	str	r7, [r1, #0]
 8010132:	bf18      	it	ne
 8010134:	2300      	movne	r3, #0
 8010136:	eba6 0807 	sub.w	r8, r6, r7
 801013a:	608b      	str	r3, [r1, #8]
 801013c:	f1b8 0f00 	cmp.w	r8, #0
 8010140:	dde9      	ble.n	8010116 <__sflush_r+0xae>
 8010142:	6a21      	ldr	r1, [r4, #32]
 8010144:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8010146:	4643      	mov	r3, r8
 8010148:	463a      	mov	r2, r7
 801014a:	4628      	mov	r0, r5
 801014c:	47b0      	blx	r6
 801014e:	2800      	cmp	r0, #0
 8010150:	dc08      	bgt.n	8010164 <__sflush_r+0xfc>
 8010152:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010156:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801015a:	81a3      	strh	r3, [r4, #12]
 801015c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010160:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010164:	4407      	add	r7, r0
 8010166:	eba8 0800 	sub.w	r8, r8, r0
 801016a:	e7e7      	b.n	801013c <__sflush_r+0xd4>
 801016c:	20400001 	.word	0x20400001

08010170 <_fflush_r>:
 8010170:	b538      	push	{r3, r4, r5, lr}
 8010172:	690b      	ldr	r3, [r1, #16]
 8010174:	4605      	mov	r5, r0
 8010176:	460c      	mov	r4, r1
 8010178:	b913      	cbnz	r3, 8010180 <_fflush_r+0x10>
 801017a:	2500      	movs	r5, #0
 801017c:	4628      	mov	r0, r5
 801017e:	bd38      	pop	{r3, r4, r5, pc}
 8010180:	b118      	cbz	r0, 801018a <_fflush_r+0x1a>
 8010182:	6a03      	ldr	r3, [r0, #32]
 8010184:	b90b      	cbnz	r3, 801018a <_fflush_r+0x1a>
 8010186:	f7ff f84b 	bl	800f220 <__sinit>
 801018a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801018e:	2b00      	cmp	r3, #0
 8010190:	d0f3      	beq.n	801017a <_fflush_r+0xa>
 8010192:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8010194:	07d0      	lsls	r0, r2, #31
 8010196:	d404      	bmi.n	80101a2 <_fflush_r+0x32>
 8010198:	0599      	lsls	r1, r3, #22
 801019a:	d402      	bmi.n	80101a2 <_fflush_r+0x32>
 801019c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801019e:	f7ff fada 	bl	800f756 <__retarget_lock_acquire_recursive>
 80101a2:	4628      	mov	r0, r5
 80101a4:	4621      	mov	r1, r4
 80101a6:	f7ff ff5f 	bl	8010068 <__sflush_r>
 80101aa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80101ac:	07da      	lsls	r2, r3, #31
 80101ae:	4605      	mov	r5, r0
 80101b0:	d4e4      	bmi.n	801017c <_fflush_r+0xc>
 80101b2:	89a3      	ldrh	r3, [r4, #12]
 80101b4:	059b      	lsls	r3, r3, #22
 80101b6:	d4e1      	bmi.n	801017c <_fflush_r+0xc>
 80101b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80101ba:	f7ff facd 	bl	800f758 <__retarget_lock_release_recursive>
 80101be:	e7dd      	b.n	801017c <_fflush_r+0xc>

080101c0 <__swhatbuf_r>:
 80101c0:	b570      	push	{r4, r5, r6, lr}
 80101c2:	460c      	mov	r4, r1
 80101c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80101c8:	2900      	cmp	r1, #0
 80101ca:	b096      	sub	sp, #88	@ 0x58
 80101cc:	4615      	mov	r5, r2
 80101ce:	461e      	mov	r6, r3
 80101d0:	da0d      	bge.n	80101ee <__swhatbuf_r+0x2e>
 80101d2:	89a3      	ldrh	r3, [r4, #12]
 80101d4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80101d8:	f04f 0100 	mov.w	r1, #0
 80101dc:	bf14      	ite	ne
 80101de:	2340      	movne	r3, #64	@ 0x40
 80101e0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80101e4:	2000      	movs	r0, #0
 80101e6:	6031      	str	r1, [r6, #0]
 80101e8:	602b      	str	r3, [r5, #0]
 80101ea:	b016      	add	sp, #88	@ 0x58
 80101ec:	bd70      	pop	{r4, r5, r6, pc}
 80101ee:	466a      	mov	r2, sp
 80101f0:	f000 f848 	bl	8010284 <_fstat_r>
 80101f4:	2800      	cmp	r0, #0
 80101f6:	dbec      	blt.n	80101d2 <__swhatbuf_r+0x12>
 80101f8:	9901      	ldr	r1, [sp, #4]
 80101fa:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80101fe:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8010202:	4259      	negs	r1, r3
 8010204:	4159      	adcs	r1, r3
 8010206:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801020a:	e7eb      	b.n	80101e4 <__swhatbuf_r+0x24>

0801020c <__smakebuf_r>:
 801020c:	898b      	ldrh	r3, [r1, #12]
 801020e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010210:	079d      	lsls	r5, r3, #30
 8010212:	4606      	mov	r6, r0
 8010214:	460c      	mov	r4, r1
 8010216:	d507      	bpl.n	8010228 <__smakebuf_r+0x1c>
 8010218:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801021c:	6023      	str	r3, [r4, #0]
 801021e:	6123      	str	r3, [r4, #16]
 8010220:	2301      	movs	r3, #1
 8010222:	6163      	str	r3, [r4, #20]
 8010224:	b003      	add	sp, #12
 8010226:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010228:	ab01      	add	r3, sp, #4
 801022a:	466a      	mov	r2, sp
 801022c:	f7ff ffc8 	bl	80101c0 <__swhatbuf_r>
 8010230:	9f00      	ldr	r7, [sp, #0]
 8010232:	4605      	mov	r5, r0
 8010234:	4639      	mov	r1, r7
 8010236:	4630      	mov	r0, r6
 8010238:	f7fe feac 	bl	800ef94 <_malloc_r>
 801023c:	b948      	cbnz	r0, 8010252 <__smakebuf_r+0x46>
 801023e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010242:	059a      	lsls	r2, r3, #22
 8010244:	d4ee      	bmi.n	8010224 <__smakebuf_r+0x18>
 8010246:	f023 0303 	bic.w	r3, r3, #3
 801024a:	f043 0302 	orr.w	r3, r3, #2
 801024e:	81a3      	strh	r3, [r4, #12]
 8010250:	e7e2      	b.n	8010218 <__smakebuf_r+0xc>
 8010252:	89a3      	ldrh	r3, [r4, #12]
 8010254:	6020      	str	r0, [r4, #0]
 8010256:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801025a:	81a3      	strh	r3, [r4, #12]
 801025c:	9b01      	ldr	r3, [sp, #4]
 801025e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8010262:	b15b      	cbz	r3, 801027c <__smakebuf_r+0x70>
 8010264:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010268:	4630      	mov	r0, r6
 801026a:	f000 f81d 	bl	80102a8 <_isatty_r>
 801026e:	b128      	cbz	r0, 801027c <__smakebuf_r+0x70>
 8010270:	89a3      	ldrh	r3, [r4, #12]
 8010272:	f023 0303 	bic.w	r3, r3, #3
 8010276:	f043 0301 	orr.w	r3, r3, #1
 801027a:	81a3      	strh	r3, [r4, #12]
 801027c:	89a3      	ldrh	r3, [r4, #12]
 801027e:	431d      	orrs	r5, r3
 8010280:	81a5      	strh	r5, [r4, #12]
 8010282:	e7cf      	b.n	8010224 <__smakebuf_r+0x18>

08010284 <_fstat_r>:
 8010284:	b538      	push	{r3, r4, r5, lr}
 8010286:	4d07      	ldr	r5, [pc, #28]	@ (80102a4 <_fstat_r+0x20>)
 8010288:	2300      	movs	r3, #0
 801028a:	4604      	mov	r4, r0
 801028c:	4608      	mov	r0, r1
 801028e:	4611      	mov	r1, r2
 8010290:	602b      	str	r3, [r5, #0]
 8010292:	f000 f821 	bl	80102d8 <_fstat>
 8010296:	1c43      	adds	r3, r0, #1
 8010298:	d102      	bne.n	80102a0 <_fstat_r+0x1c>
 801029a:	682b      	ldr	r3, [r5, #0]
 801029c:	b103      	cbz	r3, 80102a0 <_fstat_r+0x1c>
 801029e:	6023      	str	r3, [r4, #0]
 80102a0:	bd38      	pop	{r3, r4, r5, pc}
 80102a2:	bf00      	nop
 80102a4:	20012210 	.word	0x20012210

080102a8 <_isatty_r>:
 80102a8:	b538      	push	{r3, r4, r5, lr}
 80102aa:	4d06      	ldr	r5, [pc, #24]	@ (80102c4 <_isatty_r+0x1c>)
 80102ac:	2300      	movs	r3, #0
 80102ae:	4604      	mov	r4, r0
 80102b0:	4608      	mov	r0, r1
 80102b2:	602b      	str	r3, [r5, #0]
 80102b4:	f000 f820 	bl	80102f8 <_isatty>
 80102b8:	1c43      	adds	r3, r0, #1
 80102ba:	d102      	bne.n	80102c2 <_isatty_r+0x1a>
 80102bc:	682b      	ldr	r3, [r5, #0]
 80102be:	b103      	cbz	r3, 80102c2 <_isatty_r+0x1a>
 80102c0:	6023      	str	r3, [r4, #0]
 80102c2:	bd38      	pop	{r3, r4, r5, pc}
 80102c4:	20012210 	.word	0x20012210

080102c8 <_close>:
 80102c8:	4b02      	ldr	r3, [pc, #8]	@ (80102d4 <_close+0xc>)
 80102ca:	2258      	movs	r2, #88	@ 0x58
 80102cc:	601a      	str	r2, [r3, #0]
 80102ce:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80102d2:	4770      	bx	lr
 80102d4:	20012210 	.word	0x20012210

080102d8 <_fstat>:
 80102d8:	4b02      	ldr	r3, [pc, #8]	@ (80102e4 <_fstat+0xc>)
 80102da:	2258      	movs	r2, #88	@ 0x58
 80102dc:	601a      	str	r2, [r3, #0]
 80102de:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80102e2:	4770      	bx	lr
 80102e4:	20012210 	.word	0x20012210

080102e8 <_getpid>:
 80102e8:	4b02      	ldr	r3, [pc, #8]	@ (80102f4 <_getpid+0xc>)
 80102ea:	2258      	movs	r2, #88	@ 0x58
 80102ec:	601a      	str	r2, [r3, #0]
 80102ee:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80102f2:	4770      	bx	lr
 80102f4:	20012210 	.word	0x20012210

080102f8 <_isatty>:
 80102f8:	4b02      	ldr	r3, [pc, #8]	@ (8010304 <_isatty+0xc>)
 80102fa:	2258      	movs	r2, #88	@ 0x58
 80102fc:	601a      	str	r2, [r3, #0]
 80102fe:	2000      	movs	r0, #0
 8010300:	4770      	bx	lr
 8010302:	bf00      	nop
 8010304:	20012210 	.word	0x20012210

08010308 <_kill>:
 8010308:	4b02      	ldr	r3, [pc, #8]	@ (8010314 <_kill+0xc>)
 801030a:	2258      	movs	r2, #88	@ 0x58
 801030c:	601a      	str	r2, [r3, #0]
 801030e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010312:	4770      	bx	lr
 8010314:	20012210 	.word	0x20012210

08010318 <_lseek>:
 8010318:	4b02      	ldr	r3, [pc, #8]	@ (8010324 <_lseek+0xc>)
 801031a:	2258      	movs	r2, #88	@ 0x58
 801031c:	601a      	str	r2, [r3, #0]
 801031e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010322:	4770      	bx	lr
 8010324:	20012210 	.word	0x20012210

08010328 <_read>:
 8010328:	4b02      	ldr	r3, [pc, #8]	@ (8010334 <_read+0xc>)
 801032a:	2258      	movs	r2, #88	@ 0x58
 801032c:	601a      	str	r2, [r3, #0]
 801032e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010332:	4770      	bx	lr
 8010334:	20012210 	.word	0x20012210

08010338 <_write>:
 8010338:	4b02      	ldr	r3, [pc, #8]	@ (8010344 <_write+0xc>)
 801033a:	2258      	movs	r2, #88	@ 0x58
 801033c:	601a      	str	r2, [r3, #0]
 801033e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010342:	4770      	bx	lr
 8010344:	20012210 	.word	0x20012210

08010348 <_exit>:
 8010348:	e7fe      	b.n	8010348 <_exit>
	...

0801034c <_init>:
 801034c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801034e:	bf00      	nop
 8010350:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010352:	bc08      	pop	{r3}
 8010354:	469e      	mov	lr, r3
 8010356:	4770      	bx	lr

08010358 <_fini>:
 8010358:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801035a:	bf00      	nop
 801035c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801035e:	bc08      	pop	{r3}
 8010360:	469e      	mov	lr, r3
 8010362:	4770      	bx	lr
