%--------- Folding ADC ----------
@ARTICLE{VanDePlassche1979, 
author={R. J. Van De Plassche and R. E. J. Van Der Grift}, 
journal={IEEE Journal of Solid-State Circuits}, 
title={A high-speed 7 bit A/D converter}, 
year={1979}, 
volume={14}, 
number={6}, 
pages={938-943}, 
keywords={Analogue-digital conversion;Bipolar integrated circuits;Comparators (circuits);analogue-digital conversion;bipolar integrated circuits;comparators (circuits);Circuits;Complexity theory;Cost function;Delay;Density estimation robust algorithm;Diodes;Frequency;Large scale integration;Resistors;Signal sampling}, 
doi={10.1109/JSSC.1979.1051301}, 
ISSN={0018-9200}, 
month={Dec},}
@ARTICLE{Grift1987, 
author={R. van de Grift and I. W. J. M. Rutten and M. van der Veen}, 
journal={IEEE Journal of Solid-State Circuits}, 
title={An 8-bit video ADC incorporating folding and interpolation techniques}, 
year={1987}, 
volume={22}, 
number={6}, 
pages={944-953}, 
keywords={Analogue-digital conversion;Bipolar integrated circuits;Interpolation;Video signals;analogue-digital conversion;bipolar integrated circuits;interpolation;video signals;Circuits;Consumer products;Density estimation robust algorithm;Frequency conversion;Harmonic distortion;Interpolation;Power harmonic filters;Power supplies;Resistors;Silicon}, 
doi={10.1109/JSSC.1987.1052842}, 
ISSN={0018-9200}, 
month={Dec},}
@INPROCEEDINGS{Kattmann1991, 
author={K. Kattmann and J. Barrow}, 
booktitle={1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers}, 
title={A Technique For Reducing Differential Non-linearity Errors In Flash A/D Converters}, 
year={1991}, 
volume={}, 
number={}, 
pages={170-171}, 
keywords={Capacitance;Circuit synthesis;Equivalent circuits;Intelligent networks;Performance gain;Power dissipation;Resistors;SPICE;Signal restoration;Voltage}, 
doi={10.1109/ISSCC.1991.689113}, 
ISSN={}, 
month={Feb},}
@ARTICLE{Nauta1995, 
author={B. Nauta and A. G. W. Venes}, 
journal={IEEE Journal of Solid-State Circuits}, 
title={A 70-MS/s 110-mW 8-b CMOS folding and interpolating A/D converter}, 
year={1995}, 
volume={30}, 
number={12}, 
pages={1302-1308}, 
keywords={CMOS integrated circuits;analogue-digital conversion;interpolation;ladder networks;0.8 micron;110 mW;5 V;8 bit;CMOS;analog bandwidth;circuit design;folding A/D converter;interpolating A/D converter;reference ladder;transresistance amplifier;Analog-digital conversion;Bandwidth;CMOS process;CMOS technology;Circuit synthesis;Interpolation;Pipelines;Power dissipation;Video signal processing;Voltage}, 
doi={10.1109/4.482155}, 
ISSN={0018-9200}, 
month={Dec},}
@ARTICLE{Vorenkamp1997, 
author={P. Vorenkamp and R. Roovers}, 
journal={IEEE Journal of Solid-State Circuits}, 
title={A 12-b, 60-MSample/s cascaded folding and interpolating ADC}, 
year={1997}, 
volume={32}, 
number={12}, 
pages={1876-1886}, 
keywords={BiCMOS integrated circuits;analogue-digital conversion;interpolation;sample and hold circuits;1 micron;12 bit;13 GHz;300 mW;5.0 V;70 MHz;BiCMOS process;analog input signal bandwidth;cascaded folding ADC;digital telecommunication applications;integrated track and hold amplifier;interpolating ADC;power dissipation;Analog-digital conversion;Bandwidth;BiCMOS integrated circuits;Costs;Dynamic range;Filters;Frequency;Integrated circuit measurements;Sampling methods;Transceivers}, 
doi={10.1109/4.643646}, 
ISSN={0018-9200}, 
month={Dec},}
@INPROCEEDINGS{Pan2000, 
author={Hui Pan and M. Segami and M. Choi and Jing Cao and F. Hatori and A. Abidi}, 
booktitle={2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)}, 
title={A 3.3 V, 12b, 50MSample/s A/D converter in 0.6  {$\mu$}m CMOS with over 80 dB SFDR}, 
year={2000}, 
volume={}, 
number={}, 
pages={40-41}, 
keywords={CMOS integrated circuits;analogue-digital conversion;mobile radio;radio equipment;0.6 micron;12 bit;20 MHz;3.3 V;3M1P epi substrate;A/D converter;CMOS;SFDR;resolution bandwidth;spurious-free dynamic range;weak received channel;wireless base stations;Bandwidth;Capacitors;Circuits;Frequency;MOS devices;Nonlinear distortion;Operational amplifiers;Quantization;Switches;Voltage}, 
doi={10.1109/ISSCC.2000.839682}, 
ISSN={0193-6530}, 
month={Feb},}
@ARTICLE{Choe2001, 
author={Myung-Jun Choe and Bang-Sup Song and K. Bacrania}, 
journal={IEEE Journal of Solid-State Circuits}, 
title={An 8-b 100-MSample/s CMOS pipelined folding ADC}, 
year={2001}, 
volume={36}, 
number={2}, 
pages={184-194}, 
keywords={CMOS integrated circuits;analogue-digital conversion;pipeline processing;0.5 micron;165 mW;5 V;8 bit;CMOS pipelined folding ADC;bandwidth;coding algorithm;differential nonlinearity;differential-pair folder;digital error correction;distributed interstage track/hold;folding amplifier;integral nonlinearity;nonbinary system;Analog-digital conversion;Bandwidth;CMOS analog integrated circuits;Error correction codes;Image coding;Interpolation;Pipeline processing;Preamplifiers;Prototypes;Signal processing algorithms}, 
doi={10.1109/4.902759}, 
ISSN={0018-9200}, 
month={Feb},}
@ARTICLE{Taft2009, 
author={R. C. Taft and P. A. Francese and M. R. Tursi and O. Hidri and A. MacKenzie and T. Hoehn and P. Schmitz and H. Werker and A. Glenny}, 
journal={IEEE Journal of Solid-State Circuits}, 
title={A 1.8 V 1.0 GS/s 10b Self-Calibrating Unified-Folding-Interpolating ADC With 9.1 ENOB at Nyquist Frequency}, 
year={2009}, 
volume={44}, 
number={12}, 
pages={3294-3304}, 
keywords={analogue-digital conversion;cascade networks;interpolation;LVDS drivers;Nyquist frequency;calibrating unified-folding-interpolating analog-to-digital converters;coarse channel;effective number of bits;frequency 1 GHz;frequency 100 MHz;parallel coarse channel;power 1.2 W;voltage 1.8 V;Analog-digital conversion;Buildings;CMOS analog integrated circuits;CMOS technology;Calibration;Driver circuits;Energy consumption;Frequency conversion;Signal resolution;Voltage;Analog-to-digital conversion;CMOS analog integrated circuits;Nyquist converter;calibration;folding;high-speed techniques;interpolation;pipelined}, 
doi={10.1109/JSSC.2009.2032634}, 
ISSN={0018-9200}, 
month={Dec},}
@INPROCEEDINGS{Costa2013, 
author={W. E. M. Costa and S. A. Rodrigues and R. C. S. Freire and S. Y. Catunda and F. R. de Sousa}, 
booktitle={2013 IEEE International Instrumentation and Measurement Technology Conference (I2MTC)}, 
title={8-bit folding ADC based on switched capacitor}, 
year={2013}, 
volume={}, 
number={}, 
pages={1559-1563}, 
keywords={CMOS integrated circuits;analogue-digital conversion;switched capacitor networks;8-bit folding ADC;CMOS standard technology;SNDR;amplifier circuit;determined voltage level;power 2.5 mW;signal to noise plus distortion ratio;switched capacitor;time 100 ns;voltage value;CMOS integrated circuits;Capacitors;Clocks;Operational amplifiers;Pipelines;Power demand;Switches;Analog Signal Processing;Analog-to-Digital Converter (ADC);Switched Capacitor}, 
doi={10.1109/I2MTC.2013.6555676}, 
ISSN={1091-5281}, 
month={May},}
@ARTICLE{Amico2014, 
author={S. D'Amico and G. Cocciolo and A. Spagnolo and M. De Matteis and A. Baschirotto}, 
journal={IEEE Transactions on Instrumentation and Measurement}, 
title={A 7.65-mW 5-bit 90-nm 1-Gs/s Folded Interpolated ADC Without Calibration}, 
year={2014}, 
volume={63}, 
number={2}, 
pages={295-303}, 
keywords={CMOS integrated circuits;analogue-digital conversion;comparators (circuits);low-power electronics;CMOS;analog-to-digital converters;architecture level;calibration avoidance;comparator level;double-tail dynamic comparators;fixed bias current;folded interpolated ADC;folded interpolated architecture;frequency 260 MHz;intrinsic matching;power 7.65 mW;power consumption;reduced kickback noise;size 90 nm;time slot allocation;voltage 1.2 V;word length 5 bit;Calibration;Capacitance;Clocks;Interpolation;Latches;Power demand;Transistors;Analog circuits;analog integrated circuits;analog-to-digital conversion;mixed analog/digital signal}, 
doi={10.1109/TIM.2013.2278998}, 
ISSN={0018-9456}, 
month={Feb},}
@ARTICLE{Buck2017, 
author={M. Buck and M. Grözing and R. Bieg and J. Digel and X. Q. Du and P. Thomas and M. Berroth and M. Epp and J. Rauscher and M. Schlumpp}, 
journal={IEEE Transactions on Microwave Theory and Techniques}, 
title={A 6-GS/s 9.5-b Single-Core Pipelined Folding-Interpolating ADC With 7.3 ENOB and 52.7-dBc SFDR in the Second Nyquist Band in 0.25- {$\mu$} m SiGe-BiCMOS}, 
year={2017}, 
volume={65}, 
number={2}, 
pages={414-422}, 
keywords={BiCMOS integrated circuits;Ge-Si alloys;analogue-digital conversion;BiCMOS;Nyquist band;SiGe;analog core;analog-to-digital converter;digital coder;distributed quantizer;mismatch-insensitive analog frontend;power 10.2 W;signal-to-noise ratio;single-core pipelined folding-interpolating ADC;size 0.25 mum;spurious-free dynamic range;word length 7.3 bit;word length 9.5 bit;Bandwidth;Capacitance;Clocks;Interpolation;Microwave circuits;Sensitivity;Transistors;Analog–digital conversion;BiCMOS integrated circuits;silicon germanium}, 
doi={10.1109/TMTT.2016.2647714}, 
ISSN={0018-9480}, 
month={Feb},}
