
---------- Begin Simulation Statistics ----------
final_tick                               373241810000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 123822                       # Simulator instruction rate (inst/s)
host_mem_usage                                 738572                       # Number of bytes of host memory used
host_op_rate                                   228053                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   807.61                       # Real time elapsed on the host
host_tick_rate                              462156884                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184177568                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.373242                       # Number of seconds simulated
sim_ticks                                373241810000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.956833                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                10561428                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             10565989                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1467                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          10562549                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 28                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             210                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              182                       # Number of indirect misses.
system.cpu.branchPred.lookups                10570759                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2726                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          100                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184177568                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.732418                       # CPI: cycles per instruction
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.ReadReq_accesses::.cpu.data      2043972                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2043972                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 116373.737374                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 116373.737374                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 114216.666667                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 114216.666667                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data      2043774                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2043774                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     23042000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     23042000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000097                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000097                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data          198                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           198                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           18                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     20559000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     20559000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000088                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000088                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          180                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          180                       # number of ReadReq MSHR misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           40                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           40                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       118500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       118500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           31                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            31                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.225000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.225000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_misses::.cpu.data            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       474000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       474000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.100000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.100000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data     84339623                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84339623                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 130806.255435                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 130806.255435                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 125309.010426                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 125309.010426                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     81708535                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       81708535                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 344162769000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 344162769000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031196                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031196                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data      2631088                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2631088                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1315168                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1315168                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 164896633000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 164896633000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015603                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015603                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1315920                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1315920                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data     86383595                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86383595                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 130805.169411                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 130805.169411                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 125307.493352                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 125307.493352                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data     83752309                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         83752309                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data 344185811000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 344185811000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030460                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030460                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data      2631286                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2631286                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data      1315186                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1315186                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 164917192000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 164917192000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015236                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015236                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data      1316100                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1316100                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data     86383635                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86383635                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 130804.722010                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 130804.722010                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 125307.472662                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 125307.472662                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data     83752340                       # number of overall hits
system.cpu.dcache.overall_hits::total        83752340                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data 344185811000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 344185811000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030461                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030461                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data      2631295                       # number of overall misses
system.cpu.dcache.overall_misses::total       2631295                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data      1315186                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1315186                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 164917666000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 164917666000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015236                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015236                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1316104                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1316104                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 373241810000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                1315848                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          220                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             64.636618                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses        346850916                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.923795                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999702                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999702                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 373241810000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs           1316104                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses         346850916                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse           255.923795                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            85068512                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            258000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks      1315697                       # number of writebacks
system.cpu.dcache.writebacks::total           1315697                       # number of writebacks
system.cpu.discardedOps                          4354                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 373241810000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 373241810000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           44893165                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           2086781                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           169517                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.icache.ReadReq_accesses::.cpu.inst     42265229                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     42265229                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 124362.962963                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 124362.962963                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 122362.962963                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 122362.962963                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst     42264959                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        42264959                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     33578000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     33578000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst          270                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           270                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     33038000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     33038000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          270                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          270                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst     42265229                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     42265229                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 124362.962963                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 124362.962963                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 122362.962963                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 122362.962963                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst     42264959                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         42264959                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst     33578000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     33578000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst          270                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            270                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     33038000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     33038000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst          270                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          270                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst     42265229                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     42265229                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 124362.962963                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 124362.962963                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 122362.962963                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 122362.962963                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst     42264959                       # number of overall hits
system.cpu.icache.overall_hits::total        42264959                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst     33578000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     33578000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst          270                       # number of overall misses
system.cpu.icache.overall_misses::total           270                       # number of overall misses
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     33038000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     33038000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst          270                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          270                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 373241810000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                      3                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::4          267                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs          156537.885185                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses        169061186                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   230.287963                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.449781                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.449781                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          267                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.521484                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 373241810000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs               270                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses         169061186                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           230.287963                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            42265229                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks            3                       # number of writebacks
system.cpu.icache.writebacks::total                 3                       # number of writebacks
system.cpu.idleCycles                       145465494                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.267923                       # IPC: instructions per cycle
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 373241810000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 373241810000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        373241810                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640233     53.01%     53.01% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114699      0.06%     53.08% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                9      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082603      1.13%     54.21% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84340001     45.79%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184177568                       # Class of committed instruction
system.cpu.pwrStateResidencyTicks::ON    373241810000                       # Cumulative time (in ticks) in various power states
system.cpu.tickCycles                       227776316                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.ReadCleanReq_accesses::.cpu.inst          270                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            270                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 122501.915709                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 122501.915709                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 102846.153846                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 102846.153846                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              9                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  9                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst     31973000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     31973000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.966667                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.966667                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst          261                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              261                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     26740000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     26740000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.962963                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.962963                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          260                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          260                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data       1315920                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1315920                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 122309.760546                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 122309.760546                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 102309.760546                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 102309.760546                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data                10                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    10                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data 160948637000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  160948637000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.999992                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999992                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data         1315910                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1315910                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 134630437000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 134630437000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999992                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999992                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data      1315910                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1315910                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data          184                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           184                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 131479.729730                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 131479.729730                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 113014.184397                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 113014.184397                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            36                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                36                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data     19459000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     19459000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.804348                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.804348                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data          148                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             148                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     15935000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     15935000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.766304                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.766304                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data          141                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          141                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks            3                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            3                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            3                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                3                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks      1315697                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1315697                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks      1315697                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1315697                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst              270                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1316104                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1316374                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 122501.915709                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 122310.791774                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 122310.829670                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 102846.153846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 102310.907404                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 102311.013127                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                    9                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   46                       # number of demand (read+write) hits
system.l2.demand_hits::total                       55                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst     31973000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 160968096000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     161000069000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.966667                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999965                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999958                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst                261                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            1316058                       # number of demand (read+write) misses
system.l2.demand_misses::total                1316319                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst     26740000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 134646372000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 134673112000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.962963                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999960                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999952                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst           260                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       1316051                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1316311                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst             270                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1316104                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1316374                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 122501.915709                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 122310.791774                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 122310.829670                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 102846.153846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 102310.907404                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 102311.013127                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst                   9                       # number of overall hits
system.l2.overall_hits::.cpu.data                  46                       # number of overall hits
system.l2.overall_hits::total                      55                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst     31973000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 160968096000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    161000069000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.966667                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999965                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999958                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst               261                       # number of overall misses
system.l2.overall_misses::.cpu.data           1316058                       # number of overall misses
system.l2.overall_misses::total               1316319                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  8                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst     26740000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 134646372000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 134673112000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.962963                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999960                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999952                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst          260                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      1316051                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1316311                       # number of overall MSHR misses
system.l2.pwrStateResidencyTicks::UNDEFINED 373241810000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                        1299929                       # number of replacements
system.l2.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          323                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3220                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        12805                       # Occupied blocks per task id
system.l2.tags.avg_refs                      1.999649                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                 22373689                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks       0.024159                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         5.505460                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16046.926676                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000336                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.979427                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.979764                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 373241810000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                   1316313                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                  22373689                       # Number of tag accesses
system.l2.tags.tagsinuse                 16052.456295                       # Cycle average of tags in use
system.l2.tags.total_refs                     2632164                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                    102000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks::.writebacks             1299547                       # number of writebacks
system.l2.writebacks::total                   1299547                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     142684.25                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                43491.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples   5198188.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1040.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5264204.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     24741.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       902.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    902.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       4.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                       891.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    891.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      26.71                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                        14.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.96                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst       178329                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           178329                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst            178329                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         902656259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             902834589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      891336456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           178329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        902656259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1794171044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      891336456                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            891336456                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples      1045751                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    640.360529                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   519.912210                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   364.424039                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        10673      1.02%      1.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        12177      1.16%      2.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       426912     40.82%     43.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        13990      1.34%     44.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        57223      5.47%     49.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        13916      1.33%     51.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        45183      4.32%     55.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13346      1.28%     56.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       452331     43.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1045751                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM              336975616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys               336975616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               332682048                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys            332684032                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst        66560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         66560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst          66560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      336909056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          336975616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    332684032                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       332684032                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst         1040                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      5264204                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     43925.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43491.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst        66560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    336909056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 178329.432064430293                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 902656259.222405910492                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst     45683000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 228947098000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks      5198188                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks   1702967.74                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks    332682048                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 891331139.992060303688                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 8852346454746                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds       260793                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState             7946396                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4962683                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds       260793                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst             260                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         1316051                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1316311                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1299547                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1299547                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    90.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0            329332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            329256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            329180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            329136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            329172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            329104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            328956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            328912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            328928                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            328904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           329232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           329020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           328864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           329016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           329036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           329196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            325028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            325049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            324980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            324968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            324964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            324940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            324740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            324736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            324736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            324740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           324960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           324896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           324760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           324872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           324840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           324948                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.001086398750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 373241810000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples       260793                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.189300                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.917514                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    113.220918                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       260791    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::57344-59391            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        260793                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                 1316092                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1316093                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1316189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1316193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     214                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     114                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                   5265244                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5265244                       # Read request sizes (log2)
system.mem_ctrls.readReqs                     1316311                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 90.06                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                  4742023                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                26326220000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                  373241738000                       # Total gap between requests
system.mem_ctrls.totMemAccLat            228992781000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                 130269456000                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples       260793                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      19.932119                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     19.911486                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.880618                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8561      3.28%      3.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                9      0.00%      3.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                6      0.00%      3.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               10      0.00%      3.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20           248057     95.12%     98.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.00%     98.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%     98.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24             4145      1.59%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        260793                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 252218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 252221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 254152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 255427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 263980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 263980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 262056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 261746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 261750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 261749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 261750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 260799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 260796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 260797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 260798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 260798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 260797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 260796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 260787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                 260773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                  5198188                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5198188                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                    1299547                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                89.95                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                 4675627                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy          85725674970                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy               3734548440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            601.251757                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 181282516750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   12463195750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  179496097500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_0.preBackEnergy          71134871040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy               1984959570                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy             18799962720                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         29463383040.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           224412293880                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy            13568894100                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          85566169590                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy               3732113700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            601.148823                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 181607605250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   12463230000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  179170974750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.preBackEnergy          71269177920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy               1983665475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy             18793879440                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         29463383040.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           224373874605                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy            13565485440                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3932266                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3932266                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    669659648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               669659648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 373241810000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         23408707999                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy        22797303750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.1                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1316311                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1316311    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1316311                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1299660                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2615955                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp                401                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1299547                       # Transaction distribution
system.membus.trans_dist::CleanEvict               97                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1315910                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1315910                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           401                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          543                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3948056                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3948599                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        69888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    673741056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              673810944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 373241810000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        13157825000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2430999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       11844942993                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.snoopTraffic                 332684032                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2616303                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000129                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.011365                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2615965     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    338      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2616303                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests           53                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1315851                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          285                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2632225                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            285                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                         1299929                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp               454                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2615244                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            3                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             533                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1315920                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1315920                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           270                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          184                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
