CoreGen has not been configured with any user repositories.
CoreGen has been configured with the following Xilinx repositories:
 - 'C:\Xilinx\13.2\ISE_DS\ISE\coregen\' [reloaded]
INFO:sim - Generating component instance 'bram_fg' of
   'xilinx.com:ip:blk_mem_gen:6.2' from
   'C:\Xilinx\13.2\ISE_DS\ISE\coregen\ip\xilinx\primary\com\xilinx\ip\blk_mem_ge
   n_v6_2\component.xml'.
Resolving generics for 'bram_fg'...
Applying external generics to 'bram_fg'...
Delivering associated files for 'bram_fg'...
Delivering EJava files for 'bram_fg'...
Generating implementation netlist for 'bram_fg'...
INFO:sim - Pre-processing HDL files for 'bram_fg'...
Running synthesis for 'bram_fg'
Writing VHO instantiation template for 'bram_fg'...
Writing VHDL behavioral simulation model for 'bram_fg'...
Generating ASY schematic symbol...
Generating SYM schematic symbol for 'bram_fg'...
Generating metadata file...
Generating metadata file...
Generating ISE project...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'bram_fg'.
