.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000010000000000010
000010010000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000010
000100000000000000
000000000000000000
000000000000010001
000000111000010010
000011111000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 6 0
000000000000000010
000100000000000000
000000011000000000
000000001000000001
000000000000111110
000000000000111000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000010000000000010
000010110000110000
000000000000000000
000000000000000001
000001111000000010
000000001000000000

.io_tile 7 0
000010000000000010
000010110000001000
000001010000000000
000000000000000001
000000000000001110
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000011000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000010000000000010
000101010000000000
000000000000000000
000000000000001001
000000000000110010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000001000000
000000111000000000
000000001000000001
000000000000000001
000000000000000000

.io_tile 10 0
000000000000000000
000100000000000000
010000000000000000
000000000000000001
000001010000000000
000000001000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 11 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000001100001
000000000011010000
001000000000000000
000000000000000000
000001110000000000
000100001000000001
000010000000000000
010010010000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
100000000000000000
010000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000010100000000000000000000100000000
000000000000000000000110110101000000000010000000000000
111000000000000101000000000011100000000000000100000000
000000000000001101100000000000100000000001000000000000
110000000000000101000000000000000001000000100100000000
100000000000000000100000000000001000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000011011001000000000010000000000000
000100000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 1
000000000000000101100110100001000000000001
000000000000000000000011011001001110000000
111000000000001101100111001000000000000000
000000000000000111000100001001000000000000
110100000000001000000000001101000000000000
110000000000000101000011100101000000000000
000000000000001011000111110000000000000000
000000001110001011100011111101000000000000
000000000000000000000000001001000000000010
000000000000000000000000001101100000000000
000000000000000000000000001000000000000000
000000000000000000000000000101000000000000
000000000000000001000011101001100000000010
000000000000000000000100000111000000000000
010110100000000001000000001000000000000000
010101000000000000000000001101000000000000

.logic_tile 4 1
000000000000000000000011100000001000110000000000000000
000000000000000000000100000000011011110000000000000000
111000000001010101000000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
110001000000000000000110100000000000000000000000000000
100000000000000000000100000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011100000000000000100000000
000000000000000000000000000000000000000001000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000001000000000000000000000000000000000000000
000000100000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000011000011100101000000010000000
000000000000000000000011010101010000010100000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 1
000000000000000000000000001000001110001100110100000000
000000000000000000000000001111000000110011000011000101
101000000110100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
110000000000000000000010000000000000000000000000000000
010000000000010000000100000000000000000000000000000000
000000000000000000000000000000001011110000000000000000
000000001110000000000000000000011110110000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000100000001000000000000000000000000000000000000
110000000000100000000110000000011110000011110110000111
000000000001000001000000000000010000000011110010100000

.logic_tile 7 1
100000000000001001000000010000000000000000000000000000
000000000000001111000011100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000011000000000000000000000000000000
000000000000000000000000001001000000000110000100000000
000010100000000000000000000111001011000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000010000000000001111000000000000
000000000000000000000011000000001000001111000010000000
000000000000000000000111100000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000110001000000000000111011100000010100100000000
000000000000001011000000001111110000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000011000010
000000000000000000000000000000000000000000000011100101
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101001110000001010000000000
000000000000000000000000000000000000000001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
101000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000010110100000000000
110000000000000000000000001001000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000000000000
000000000000000001000000000000100000000001000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000100100000000
010000000000000000000000000000001101000000000000000010

.logic_tile 12 1
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000000000000000000000000100
101000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000001100000000000000000000000100100000000
000000000000000000000000000000001101000000000000000000
110000000000000000000110010000011000000100000100000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000111000000001010000100000100000000
000000000000000000000100000000010000000000000000000000
000000000000000000000000000111000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000111000000000000000000100100000000
000000000000000000000000000000001011000000000010000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 2
000000000001110000000110001111100001000000
000000010110001001000100000111101111000000
101000000000000000000110001000000000000000
000000011100000000000100001101000000000000
110000000000000000000000000001100000000000
110000000000000000000000001011100000000000
000010000000000000000000000000000000000000
000001000000000000000011101011000000000000
000000000000000001010010000111000000000000
000000000010000000100010010001100000000000
000000000000000000000000000000000000000000
000000001100000111000000000011000000000000
000000000000000001000111110001000000000010
000000000000000000100010010111100000000000
110000000000000011100010011000000000000000
010000000000001001000010010111000000000000

.logic_tile 4 2
000000000000001000000000000111111110010110000000000000
000000000000000101000000000111101000000010000000000000
111010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000011111101110000110000000000000
000000000000000000000010011111011101000001010000000000
000010000000001000010000000000011100000100000100000000
000001000000000111000000000000000000000000000000000000
000000000000010011100000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
110000000000000000000011100000000000000000000000000000
000000001110001001000010010000000000000000000000000000

.logic_tile 5 2
000000000000000000000000001000000001100000010000100000
000000001100000000000000000011001010010000100000000000
000000000000000000000000001011100000101001010000000000
000000000000000000000000000011000000000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 6 2
000000000000000000000000000000000001000000001000000000
000000000000000101000011100000001011000000000000001000
101000000000001000000000000001000000000000001000000000
000000000000000001000000000000000000000000000000000000
010000000000000000000110000111001000001100111110000000
010000000000000000000000000000100000110011000011000101
000010000000000000000010100101001000001100111110000000
000000001100000000000000000000100000110011000011000001
000000000000000000000000000000001001001100111110000010
000000000000000000000000000000001000110011000010000001
000010000000000000000000000111101000001100111100000001
000001000000000000000000000000000000110011000011000011
000000000000000000000000010111101000001100111110000101
000000000000000000000010000000100000110011000010000101
110000000000000001100110010111101000001100111110000000
000000000000000000000010000000100000110011000010100001

.logic_tile 7 2
000000000000000000000000010011100000000000001000000000
000010000000000000000010100000100000000000000000001000
000000000001000101100000010011000000000000001000000000
000000000000100000000010100000000000000000000000000000
000000000000000000000110100000001000001100111000000000
000000000000000000000000000000001001110011000000000100
000000000000001000000110100101001000001100111000000000
000000000000000101000000000000100000110011000000000100
000000000000001000000000000101101000001100111000000100
000000000000001001000000000000000000110011000000000000
000000000000000000000110000000001001001100111000000000
000000000000000000000100000000001000110011000000000000
000010000000000000000000000000001001001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000100000110011000000000000

.logic_tile 8 2
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001010000000000000000000
101000000000000000000000001101101100000000000000100001
000000000000000000000000001111000000000001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000001100000000111100000000000000100000000
000000000000000000000000000000100000000001000000100000
000000000000001000000110000000000000000000000000000000
000000000000000001000100000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000100000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000110000000000000000000000000000000
000000000110000000000110110000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000011101110101000000000100000
000000000000000000000000000000000000101000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000001000000011101011000000010110100000000010
000000000000001001000000001101000000000000000010000001
101010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000001000001100111000101111010111101010000000000
000000000000001101000100000000010000111101010000000000
000000000000001001000000000000000000000000000000000000
000000000000000001000010100000000000000000000000000000
000000000000000101100000000001001100110001110000000000
000000000000000000000000000000011100110001110000000010
000000000000000000000110000101101000111101010100000000
000000000000000000000000000011010000101000000000100000
000000000000000000000000000101100001101001010000000000
000000000000000000000000000011001100001001000000100000

.logic_tile 12 2
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000001000
101000000001010000000110010001100000000000001000000000
000000000000100000000010000000100000000000000000000000
010000000000000011100111000000001000001100110100000000
110000000000000101100110111011000000110011000000000000
000000000000000000000000001001101100101000000000000000
000000000000000000000000001001110000000000000000000100
000000000000000000000000010101001010000100000000000100
000000000000000000000010000000101010000100000010000000
000000000000000000000000000011011001011011110000000000
000000000000000000000000000000111001011011110000000000
000000000000000000000000000000011001001100110100000000
000000000000000000000000000000011001110011000000000000
110000000000000001100000000000000001001111000100000000
110000000110000000100000000000001001001111000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000001000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000000000000001000000000000
111000000000000001100110010000000001000000100100000000
000000000000001101000010000000001001000000000000000000
110000000000001000000000000000011000000100000100000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000011100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000110001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000010001100000000000000100000000
000000000000000000000011010000100000000001000000000000
000000000000000000000000000011000000000000000100000000
000000000000000000000000000000100000000001000000000000
110000000000001000000000000000000000000000000100000000
000000000000000001000000000101000000000010000000000000

.logic_tile 2 3
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000100000000001000000000000
111000000000000101100000000000000001000000100100000000
000000000000000000000000000000001110000000000000000000
110000000000001000000110110000011010000100000100000000
100000000000000101000010100000000000000000000000000000
000000000000001000000110110000000000000000100100000001
000000000000000101000010100000001010000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000001101000000000000001000000000000000000000

.ramb_tile 3 3
010000000000100101100000011101100001000000
001000001011010000000011111001001000000000
111000000000001101100000010000000000000000
000000000000001111000011111011000000000000
110000000000000000000000010001000000000000
111010000000000000000010101001000000000000
000000000000001000000010001000000000000000
001000000000000101000000001011000000000000
000000000000000011100011100001100000000000
001000000000000000000000000111000000000000
000010100000001000000111000000000000000000
001001000000000011000100000111000000000000
000000000000010111100111101101000000000000
001000000000000111000000001101100000000000
110010000000000000000000000000000000000000
011001000000000000000000000011000000000000

.logic_tile 4 3
100000000000000011100010101001001100000010100000000000
000000000000000101000110010001011001000010010000000000
001000000001011011100111111001011000000111000000000000
000000000000100101000010100001111101000001000000000000
110000000000001011100011100000000000000000000000000000
110010000000000101100100000000000000000000000000000000
000000000000000000000000000001001111001001000000000000
000000000000000000000000001011101001000010100000000000
000000000000000101000010010011001010000110000000000000
000000001010000000000110011001101010000010100000000000
000000000000001000010000000001011101000010100000000000
000000000000001001000000001011101110001001000000000000
000000000000000011100111100011001110000110000000000001
000000000000000000000110111001111101000010100000000000
000000000000000000000000000001001010010111000110000000
000000000000001101000000001001011100000011000000000000

.logic_tile 5 3
100000000000001000000111110000000000000000000000000000
000000000000001111000011100000000000000000000000000000
001000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
010000000000000101100110100011101100101000000000100000
010000000000001101000000000000010000101000000000000000
000000000000001000000000011111001011000110100100000001
000000000000000101000011100101111011000110010000000000
000000000000000000000011100001000000001001000010000100
000000000000000000000110110000101000001001000000000000
000000000000001101000000000011111000010111000100000000
000010100000001001100000000111011010000011000000000000
000000000010000000000010100000000000000000000000000000
000000000000001101000010100000000000000000000000000000
000001000000100000000000001101001100000110000100000000
000000100001000000000000001101011111001011100000100000

.logic_tile 6 3
000000000000000000000111100111001000001100110100000001
000000000000001001000111110000000000110011000011010001
101000000000000001100110000000011110111100110000100000
000000000000000000100111100000001001111100110010000000
010000000000000000000000001011000000001100110000000000
010000000000000000000010001001000000110011000000000000
000010000000000000000000010000001101000001000010000010
000000000000000000000010011011011100000010000000000000
000000000000001001000111101000000000000000000000000000
000000100010000101000011011011000000000010000000000000
000000001110010101100000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000001001000000000101011001110011000000000000
000000000000000001100000000011111111000000000000000000
110001000000100111000011101001001111110011000000000000
000000100001000000100000000001001011000000000000000000

.logic_tile 7 3
000001001110011101000110000101001000001100111000000000
000000000000010111100000000000000000110011000000010000
101000000000000101000111000000001000111100001000000000
000000000000000000100011110000000000111100000000000000
000010000000001001100110001000000001011111100000000000
000001100000000101100100001001001101101111010010000000
000000000000000000000110111101101011100000000000000000
000000000000000000000010101101101111000000000000000000
000011000010100000000110101011001110111111000000000000
000000000000000000000000000011111111010110000000000000
000000000000001000000000010000001010000100000100000000
000000000000001001000010000000010000000000000000000000
000000000000100001100110011001101000111110100100000000
000010000000000000000110101111010000010110101000100000
110001000000000000000110011001001110000000000000000000
000000000000000000000011011001001000000000110000000000

.logic_tile 8 3
000000000000000000000000010101100000000000001000000000
000000000110000000000011110000100000000000000000001000
000000000000000000000111110011111000001100111000000000
000000001010000000000011110000110000110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000101111100000010101101000001100111000000000
000000000001001111000011110000000000110011000000000000
000000000000000000000010100011001000001100111000000000
000000000000000000000100000000100000110011000000000000
000000000000000000000111000000001001001100111000000000
000000000000000000000110110000001001110011000000000000
000000000000000000000000000011101000001100111000000100
000000000000000000000000000000100000110011000000000000
000000000000100000000000000001001000001100111000000000
000000000000000000000000000000100000110011000000000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 3
010010100000000000000000000000000000000000
001001010000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 3
000000000000010000000010100011100000000000001000000000
000010100000000000000110110000100000000000000000001000
101000000000000000000000010001100000000000001000000000
000000001000000000000010000000101110000000000000000000
010000000000000000000010111101001000001100110100000000
110000000000000101000010001101100000110011001000000000
000000000000000000000010000000000000010110100000000000
000000000000001101000100000101000000101001010000000010
000011000000000000000000011101101000111101010000000000
000010000000000001000010101001011001111000100000000000
000000000000000000000110000011001101000000000000000000
000000000000000000000000001101011101000001000000000000
000000000000001000000000000011101111001100110100000000
000000000000000011000000000000101001110011001000000000
110000000000000111100000001000000000010110100100000000
110000000000000000000000001011000000101001010000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000001000000000000000001010000100000100000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 3
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000111000000000
000000001000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000001110001010010
000000000011010000
000000000000000000
000000000000000001
000000000000000001
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000000101000000000000000000000000100100000000
001000000000000000000010100000001001000000000000000000
111000000000000000000000010000000000000000000100000000
000000000000000000000010000101000000000010000000000010
110000000000000101000000000000000000000000000000000000
001000000000001101100000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
001000000000000000000000000000001000000000000000000000
000000000000000000000110000000000000000000100100000000
001000000000000000000000000000001010000000000000000000
000000000000000000000000000000011000000100000100000000
001000000000000000000000000000010000000000000000000010
000000000000000000000000000011000000000000000100000000
001000000000000000000000000000100000000001000000000000
110000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000000101100000000000000001000000100100000000
000000000000000000000000000000001011000000000000000001
110000000000000000000110100011000000000000000100000000
101010000000000000000000000000000000000001000000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000010100000000000000000000000000000
000000000000000001100000000000011000000100000100000000
001000000000000000100000000000000000000000000000000001
000000000000000000000000000101000000000000000100000000
001000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 3 4
000000000000001000000000000011100001000000
000010010000001111000000000001101110000001
101000000000000000000000001000000000000000
000000010000000111000000000111000000000000
110000000001000000000000010101000000000000
110000000000100000000011011011100000000000
000000000000000000000000000000000000000000
000000000000000000000000001011000000000000
000000000000000001000010000111000000000000
000010000000010001000110000011000000000000
000000000000000000000110000000000000000000
000000000000000000000100000011000000000000
000000000100001001000011100111100000000000
000000000000001001000010000111100000000000
010010000000001001000000010000000000000000
010001000000001011000010011111000000000000

.logic_tile 4 4
110000000000000111100111100101101111000000100000000000
001000000000000101000000000011011010100000110000000000
001000000000000101000010110000000000000000000000000000
000000000000001101000110100000000000000000000000000000
110001000000000000000011100111111011010000100000000000
111000000000001101000110111101101010100000100000000000
000000000000000101000111100001111010011100000000000000
001000000000001101100110110011001000001000000000000000
000000000000010011110000001101101001000010000000000000
001000000000000111000010101001011010001011000010000000
000000000000000000000000000001011111010111000100000000
001000000000000000000000000101011011000011000000000000
000001100001100000000011001001101111000110100100000000
001001000001110001000010111101101111001001100000000010
000000000000000000000011100011011111000110100100000000
001000000000000000000010111101111000001010100000100000

.logic_tile 5 4
010000000100000000000010110111001111110110000000000000
001000000000000000000110001101101101111010000000000000
111000000000000101000110010101001101110110000000000000
000000000000000000100010000101001111111010000000000000
010000000000000001000010000001100000000000000100000000
001000000000000001000000000000100000000001000000000000
000000000000000000000000000000000000000000000100000000
001000000000000000000000001001000000000010000000000000
000000000000000000000000000000011100000100000100000000
001000000000011111000000000000000000000000000000000000
000000000000000001100000010001100000000000000100000000
001000000000000000000011100000100000000001000000000000
000000000000001000000000000000000000000000100100000000
001000000000000111000010000000001001000000000000000000
110000000000000000000000010000000001000000100100000000
001000000000000000000011100000001000000000000000000100

.logic_tile 6 4
010000000000000000000110110000000000000000000000000000
001001000010000000000010100000000000000000000000000000
111000000001001111100000010000011000000100000100000000
000000000000100101100011010000000000000000000010000000
010000000000100000000111100011001010110010110000000000
101001000001010000000010001101111111010001100000000000
000000000000100101100000010101011001110010110000000000
001000000001010000000010100011111000100010010000000000
000000000000000001000010001000000000000000000100000001
001000000000000000000000000101000000000010000000000000
000000000000000000000000000001000000000000000100000000
001000001010000000000000000000100000000001000010000000
000000000000000000000111100001000000000000000100000001
001000000001010000000100000000100000000001000000000000
000000000000000000000000001000000000000000000100000001
001000000000000000000000001101000000000010000000000000

.logic_tile 7 4
010000000000000000000000000101100000000000000100100000
001000000000100000000000000000100000000001000000000000
101000000001011101000000000001101100100010000000000000
000000000000101011100000000011011111001000100000000000
110001000000100000000000000000000000000000100100000000
111000100001001001000000000000001110000000000000000100
000000000000010011100000000000000001000000100000000000
001000000100000000100010100000001100000000000000000000
000000000000000101000011100011000000000000000100000000
001000000000000000100010110000100000000001001010000000
000000000001010101000000001101101101011111110000000000
001000000000000000100000001101011000111111010000000000
000000101111000111000010010000000000000000000000000000
001000000000000000100110011011000000000010000000000000
110000000000000101100000000000000000000000000100000010
111010000000000000100000000101000000000010000000000000

.logic_tile 8 4
010000000000001000000010100000001000111100001000000000
001000000000001111000010000000000000111100000000010000
000000000000000101000111110111111101100000000000000000
000000000010000101000111101011101110000000000000000001
000000000000001101000000000001101111000000010000000000
001000000000001111000010100011101011000010000000000000
000000000000000111000010100101001001100010100000000000
001000000000001001000000001101011010101000100000000000
000000000000001001000110001101011001100110000000000000
001000000000001011100000001001001000011000100000000000
000000000000001000000000000001011111101011010000000000
001000000000000001000010001001001000000111010000000000
000000000000001000000000000000000000000000000000000000
001000000000000001000010000000000000000000000000000000
000000000000001011100110000011111010001100110000000000
001000000000001001000000000011101111000000000000000000

.logic_tile 9 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010100000000000000111000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000000000000100000000
001000000000000000000000000000000000000001000010000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000

.ramt_tile 10 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000011000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000

.logic_tile 11 4
010000000000000000000000001111101010111001100000000000
001000000000000000000010101101111001110000010000000000
101000000000100101000010100000011001010110110000000001
000000000001011101000110100011011000101001110000000000
110000000000000000000000000011111101100000000000000000
111000000000001101000010111001101011110000010000000000
000000001100000000000010101101111000100100010000000000
001000000000000000000010111001101110110100110000000000
000000000000000001000011111101101010010000000000000000
001000000000000000000011101101101001101001000000000000
000001000000000001100110000000000000000000100100000000
001010100000000011000000000000001101000000000000000000
000000000000001000000010001000000000000000000100000000
001000000000000001000000001111000000000010000000000000
110000000000000000000011110000001100000100000100000000
011000001000000000000110000000010000000000000000000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
000000000100000000
000000000100000000
000000000100000000
000000000100000001
000000000100000000
000000000100000000
001100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000100000010
000100000100000000
000000000100000000
000000000100000001
000000000100000010
000000000100000000
001100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 5
010000000000000000000000000001100000000000000100000000
001000000000000101000000000000000000000001000000000000
111000000000000001100000000101000000000000000100000000
000000000000000000000000000000000000000001000000000000
110000000000000101000010100000000000000000000000000000
001000000000000000100100000000000000000000000000000000
000000000000000000000000000001000000000000000100000000
001000000000000000000000000000000000000001000000000000
000000000000000000000110000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
001000000000000000000000000000001101000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110000000000000000000000000000001010000100000100000001
001000000000000000000000000000010000000000000000100000

.logic_tile 2 5
010000000000000101100110100000001110000100000100000000
001000000000000000000000000000000000000000000000000000
111000000000000000000000000111000000000000000100000000
000000000000000000000000000000100000000001000000000010
110000000000001000000000000011000000000000000100000000
101000000000010101000000000000000000000001000000000001
000000000000000101100000000000000000000000000100000000
001000000000000000000000000101000000000010000000000000
000000000000000101000000000001000000000000000100000000
001010000000000000100000000000100000000001000000000000
000000000000000000000000000000000000000000000100000000
001000000000000000000000000001000000000010000000000001
000000000000001000000010100000000000000000000000000000
001000000000001001000100000000000000000000000000000000
000000000000000000000000000000011010000100000100000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 3 5
010000000000001111100011100101000000000000
001000001010000111000000000001001110000001
111010000000001111000111010000000000000000
000001001100000011000111111001000000000000
110101000000001000000000001111000000000000
111000000000000101000000001001100000000000
000000000001011111100000001000000000000000
001000001110100101000000001001000000000000
000000000000000000000000001101100000000000
001000000000000000000000000101000000000000
000010000000000001100000001000000000000000
001001001100000000100000000001000000000000
000000000000000001000011111011100000000000
001000000000000000000110010111000000000000
010010000001010001000000000000000000000000
011000000000000000000000000001000000000000

.logic_tile 4 5
110000000000001000000000001101111001011100000000000000
001000000000001111000000000001001001000100000000000000
001000000000001001100000011001111011000001010000000000
000000000000000001000011010001001111000110000010000000
010000000000000000000110001001111111000001000000000000
111000001010010000000011100111001000100001010000000000
000000000001001111000000010000000000111001110000000000
001000001110100101100011101101001111110110110000000000
000000000000000000000111001000011000101010100100000000
001000000110000000000010110001000000010101011000000010
000000000000010000000000000000000001001111000100000000
001000000000100000010000000000001000001111001000100010
000000100000000000000000011101101100101111010000000000
001001000000000111000011011111111000000001010000000000
110000000000000011100111001001101100001001000000000000
001000000000001101100110110001011110000010100000000000

.logic_tile 5 5
010000000000000000000000000000000000000000000100000000
001000000000000000000000000101000000000010000000000000
111000000000000000000000000000001110000100000100000000
000000000000000000000000000000010000000000000010000000
010010000000001001100000001011111110110010110000000000
001000000000000001000000001111011100010001100000000000
000001000000001000000000010000000001000000100100000000
001000100000000001000010000000001010000000000010000000
000000000000001000000000000101000000000000000100000000
001000000000001111000000000000000000000001000010000000
000000000000000001000000001000000000000000000110000000
001000000000000000000000001101000000000010000000000000
000000000000001000000010100111000000000000000100000000
001000000000001011000100000000000000000001000000100000
110000000000000000000010000000000000000000000000000000
001000000000000000000110000000000000000000000000000000

.logic_tile 6 5
010010101100100000000000000000011110000100000100000001
001001000000000000000000000000000000000000000011000001
111001000000000000000000000011000000000000000110000000
000000100000000000000000000000100000000001000001000001
110000000000000000000000000000000001000000100100000000
111001000000000000000000000000001100000000000011000001
000000000000000000000000000000000000000000000000000000
001000000000000000000000000111000000000010000000000000
000000000001010000000000010000000000000000000000000000
001000001000000000000011000000000000000000000000000000
000000000000001000000000000000000000000000100100000000
001000001010000011000000000000001111000000000011000011
000001000001101000000110010000000000000000000000000000
001000100100100101000011010000000000000000000000000000
110000000000101000000000000000000000000000000000000000
001000000001011011000000000000000000000000000000000000

.logic_tile 7 5
111001000010101011100110011000011110111101010000000000
001010100001001011100011010101000000111110100000000000
001011100000001011100000010001011111100010000000000000
000001000000000011000010000001101101001000100000000000
110000001110001101100111011111111011000110100100000000
011000000000000101000011001111101100001010100000100000
000000000000000001000111110011111000100010000000000000
001000000001001001100111000111101011001000100000000000
000000000000000001000010000111001100100010000000000000
001000000000000001000010010101111100001000100000000010
000001000000100000000010100001101110100000000000000000
001010000011011001000110110011101001000000000000000000
000000001110000001100000001101011010100010000000000000
001000000000001101000010111101011000000100010000000000
000001000100000101000111101011101010110011000000000000
001000100000010101100010000001111110000000000000100000

.logic_tile 8 5
010000000000000111100000000000000001000000100100000000
001000000000000000100010100000001111000000000001000000
111000000000000101000011101000000000000000000100000000
000000000000000111000000000011000000000010000010000000
010000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000111100000001100000100000100000000
001000000000000000000100000000010000000000000000000000
000000000000000111100000001001011000100001000000000000
001000000000000000100000000001101000000000000000000000
000000000100000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000011100111101000011110000001010010000000
001000000000000000000000001001000000000010100010100000

.logic_tile 9 5
010000000000100000000000000000000001000000001000000000
001000000001010000000011110000001010000000000000001000
101000000000000001100000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
010000000000000000000000011101001000000001011100000000
011010100000000000000010001111100000010100000000000000
000000000000000001100000001000001000001000010100000000
001000000000000000000000001011001101000100100000000000
000000000000000000000110000011100001111001110000000000
001000001100000000000000000000101100111001110000100000
000000000000000000000110010101100000010110100100000000
001000000000000111000010000000000000010110100000000000
000000000000000000000000001000011001010000010100000000
001000000000000000000000001011001111100000100000000000
110000000000000000000110000011111010011111110010000000
011000000000000000000000001011101011111111110000000000

.ramb_tile 10 5
010000000110000111000000010101000001000000
001000000001000000100011010101101011100000
111010000001001000000011101000000000000000
000000001000000011000000001101000000000000
110001000000010111000011100011100000000000
011010000000100000000111111001100000100000
000001100000000000000011111000000000000000
001011000000001001000111100101000000000000
000000001010000000000000011111000000100000
001000000000000000000011100011100000000000
000000000110001000000011100000000000000000
001001000000100111000000000001000000000000
000001000010000000000000000111000000000001
001000001110000001000011111101000000000000
010000000000000000000000001000000000000000
011000001000000000000000001001000000000000

.logic_tile 11 5
010000000000000000000000001000000000000000000100000000
001000000000001001000000001101000000000010000000000000
101000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110000000000000000000000000000000000000000100100000000
111000000000000000000000000000001000000000000000000000
000000000001001011100111100000000000000000000000000000
001000000000001111100100000000000000000000000000000000
000000000000000000000111000011000000000000000100000000
001000000000000000000100000000100000000001000000000000
000000000001010000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000011100111100000000000000000100100000000
001000000000000000100100000000001110000000000000000000
010000100000000000000000001000000000000000000100000000
111000001000000000000000000101000000000010000000000000

.logic_tile 12 5
010000000000000000000110000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
101000000000000011100000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000111000000000001000000100000000000
001000000000000000000000000000001100000000000000000000
000010100000000000000000000000000000001111000100000000
001000000000000000000000000000001001001111000010000000
000000000000000000000000000001100000100000010000000000
001000000000000000000000000000001011100000010000000000
000011000000001000000000000000000000000000000000000000
001001000000000001000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000011110011000000000010000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000000000000001101111110000000000100000000
000000000000000000000000000011000000010100000010000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000

.ramt_tile 3 6
000000000001010111000111000011100000000000
000000010000000000000100001011101111000001
101000000000000000000000001000000000000000
000000010000001001000000000101000000000000
010000000000010000000011101001000000000000
110000000000000000000000001101100000000000
000000000000001001000010001000000000000000
000000000000001011000110010111000000000000
000000100001000000000110011011000000000000
000011000000100000000111000001100000000000
000000000000000000010110001000000000000000
000000001100001001000100001101000000000000
000000000000000000000010001001000000000000
000000000000000000000000000011000000000000
010010100001010000000000001000000000000000
110000001010000001000010011111000000000000

.logic_tile 4 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
010010100001000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000010000000000000010000000000011100000100000100000000
000001000000000000000000000000000000000000000010000000
000000000001000101000000000011000000000000000100000000
000000000110100000000000000000000000000001000000000000
000010000001011000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000

.logic_tile 5 6
000000001100000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000000000001
111000000000000000000000010001100000000000000100000000
000000000000001101000011000000100000000001000000000100
010000000000000000000000000000000000000000000000000000
100000000000000101000010110000000000000000000000000000
000000000000001101000000000000000000000000100100000000
000000000000000101100000000000001010000000000000000001
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000000000000000100100000001
000000000000000000000000000000001011000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 6
000000000000000000000010100000001000000100000100000001
000001000000000000000110110000010000000000000001000000
111000000000000111000010111011011001100010000000000000
000000000000001101000111001101001001001000100010000000
010001000000000101000010100000000000010110100110000001
110010000000000000100000001011000000101001010010000100
000010001010001000000000011011001001000000000000000000
000000000000000011000011010011111010110011000000000000
000000000000001000000000011001101000100010000001000000
000000000000001101000010001001011010000100010000000000
000000000000000101100000000000000001000000100110000000
000000000000000000100000000000001001000000000011100001
000000000000001000000000001000000000000000000100000000
000000000000100011000000000001000000000010000000000011
110000000000000000000000000000000000000000000100000100
000000000000000000000000000111000000000010000000000110

.logic_tile 7 6
000000001100000111100000010000000000000000000110000000
000000000001010000000011001111000000000010000000000000
111000000000000000000111100000000000000000100100000000
000000000000001001000000000000001111000000000000100000
010000000000000101000110100101111000100000000000000000
100000000000000000100011110101011011000000000000000000
000000000000001111000000000000001100000100000100000000
000000000000000001100000000000010000000000000010000000
000100000000000011100000000111011111000000010000000000
000000000000000000100011101001001110000001000000000000
000000000000000000010000000101111000101010000000000000
000000000000000000000000001101001000010111100000000010
000000000000101111000111100000000000000000100100000000
000000000001010101100110000000001110000000000010000000
000000000000001101000000000000000001010000100000000100
000000000000000101100000000011001110100000010000100011

.logic_tile 8 6
000000000000010000000000010011011001101000010100100000
000000000000100000000010101001101000111000100001000000
111000000000001101000000000000000000000000000000000000
000010000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000100100000000
000000000000000000000000000000001111000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 6
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000000000000000000000000000
101000000000000001100000010000011100000100000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000001101110000001010000000101
000000100001000000000000000000000000000001010000000001
000000000000001000000000000001100000000000000100000000
000000000000001001000000000000100000000001000000000000
000010000000001000000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 6
000000000000001101100111001001000001001000
000000010000001011000000000011001010000000
101001000000000111100000001000000000000000
000000110000000000100000000011000000000000
110000000000000011100111100111100000000000
110000001100000000100100000101000000000100
000000100000000011100000011000000000000000
000000001000000000100011001101000000000000
000000000000000000000000000111100000000000
000000000000000000000000000001100000100000
000000100000000011100111000000000000000000
000000000000000001100000001001000000000000
000000000000000000000011100011100000100000
000000001100000000000000001101100000000000
110000000000101001000000011000000000000000
110000000010010111100011110001000000000000

.logic_tile 11 6
000000000000000000000000010000000000000000100100000000
000000000000000000000010010000001111000000000000000001
101000000000000000000000000000000001000000100100000000
000000000000000000000000000000001111000000000000000001
010000000000000000000000000000001100000100000100000000
010000000000000000000000000000010000000000000000000100
000000000000100000000000000000000000000000100100000000
000000000001000000000000000000001111000000000000000001
000000000000000000000110100000000001000000100100000001
000000000000000000000100000000001110000000000000000000
000000000000000000000110100111000000000000000100000100
000000000000000000000000000000000000000001000000000000
000000000000000101100110110000011110000100000100000000
000000000000000000000010100000000000000000000000000001
000000000001001101100000010000000001000000100100000000
000000000000000101000010100000001101000000000000000001

.logic_tile 12 6
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
101000000000000111100000010001100000000000000100000000
000000000000000000000010000000100000000001000000000000
010000000000000000000000010000000001000000100100000000
010000000000000000000010000000001100000000000000000000
000000000000000001100000000000000000000000000100000000
000010000000000000000000001101000000000010000000000000
000000000000000000000110001000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000000000001000000000001000000000000000000100000000
000000000000000001000000000001000000000010000000000000
000000000000000000000000000000001100000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000110000000011010000100000100000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 6
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000011000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010100000000000000000010100000011010000100000110000000
100000000000000000000100000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000001001000000000000100000000001000000000001
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
000011000000000111100000000111101100101011010000000100
000000000000000000000000001101111010111011010000000000
111000000000000101000000000000000001000000100100000000
000000000000000000100010110000001101000000000000000000
010000000000000111000011100000000001000000100100000000
100000000000000000000010110000001101000000000000000001
000000000000000101000000000101101110101111010000000001
000000000000000000100010111101001000000010100000000000
000000001100000000000011001101111001011101010000000000
000000000000011001000000000011101110001001010000000100
000000000000000000000010111001101101011001110000000001
000000000000000101000111010111101000001001010000000000
000000000100000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000101100011100000000000000000000000000000

.ramb_tile 3 7
000001000000001101100111100111000001000000
000000001010000111000011110001001011000000
111000000000000111100000000000000000000000
000000000000000000100000001001000000000000
010000000000000000000011100001100000000000
110000000000000111000100000111000000000000
000000000000000111000011101000000000000000
000000000000001111100100000101000000000000
000000000000000000000000001001000000000000
000000000000000000000000000101000000000000
000010000000000000000111001000000000000000
000000001110000000000000001011000000000000
000000000001011011100000000101000000000000
000000000000000111000011101001000000000000
110010000000000011000000000000000000000000
110000000000000000000000001111000000000000

.logic_tile 4 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000001000111100110100111100000000000000100000010
000000001100000000000100000000100000000001000000000000
110000000000010000000000001001111001010000000000000100
100001000110000000000000001011101011001000000010000010
000000000000001000000111100000000001000000100000000000
000000000000001001000100000000001010000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000001111000000000011000000000010000000100000
000000000000000000000111001101100001001001000000000000
000000000000000000000011101011101001000000000010100000
000000100000000000000000010111000000000000000100000000
000001000000000000000011100000100000000001000010000000
000000000001000000000011100000000000000000000000000000
000000000110100000000100000000000000000000000000000000

.logic_tile 5 7
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000000000000000000000000001000000000000000110000000
000000000000000000000000000000100000000001000000000000
010000000000000000000000000111100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000011100000100000100000000
000000000000000000000000000000000000000000000000100000
000000000000000001100000000000001110000100000100000000
000000000000000000000000000000010000000000000000000000
000010000000010000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000

.logic_tile 6 7
000000000000000000000000000101000000000000001000000000
000000001010000101000010100000100000000000000000001000
000000000000000000000000000000001000001100111000100000
000000000000000000000000000000011101110011000000000000
000000000000000000000000000011101000001100111000100000
000000000000000000000010100000000000110011000000000000
000000000000000101000000000001001000001100111000000000
000000000000000000000010100000000000110011000000000000
000000000000000001000010000101101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000001000000000111001000001100111000000000
000000000000000000000000000000100000110011000000100000
000010100000010000000010000011001000001100111000000000
000000000000000000000000000000000000110011000000100000
000000000000000000000000000101101000001100111000000000
000000100000000000000000000000000000110011000000000000

.logic_tile 7 7
000001001110100111000000001101100000101001010110000000
000000100001000000000000001111100000000000000000000000
101000000000000000000000010001101100110011000000000000
000000000000010000000010100101101000000000000000000000
110001001100100011100010100111100001110110110100000000
110010100001010111000100001101101010010110100000000000
000001000100000111000000000000000000000000000000000000
000000000000010000000010110000000000000000000000000000
000000100000000000000011100011011010101000010110000000
000001000000001101000000001101111110111000100000000000
000000000010100000000000001101001010101000010100000000
000000000000000000000000001101101111111000100000000000
000000000000000011000110100000000000000000000000000000
000000000000000000000111100000000000000000000000000000
110000000100100101000011110000000000000000000000000000
110000000000000000100011010000000000000000000000000000

.logic_tile 8 7
000000000000100000000000010000000000000000000000000000
000000000001000000000010100000000000000000000000000000
101000000100000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000001000000000000000000000000000000000110000000
010000001110100000000000001001000000000010000000000000
000001000000000000000000001000000000000000000110000000
000010000000000000000000001011000000000010000000000000
000000100000000000000000000000000000000000000000000000
000001001100000000000010010000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000010100000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000010

.logic_tile 9 7
000010001110001000000000000000000000000000100100000000
000001000000000111000011110000001100000000000000000001
101000000000000000000000000000001110000001010000000000
000000000000000000000000001101010000000010100010100100
010000000000000000000000000000000000000000000000000000
010000000000000000000010110000000000000000000000000000
000000000000000000000000000111100000000000000110000000
000000000000000000000000000000000000000001000000000000
000000000000001000000000000000000000000000000000000000
000000000000011111000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000111000000000000000000100100000001
000000000000000000000000000000001000000000000000000000
000000000000000011100000001000000000000000000110000000
000000000000000000100000000011000000000010000000000000

.ramb_tile 10 7
000000000000000000000000000111100001000010
000000000000000000000000000111001111000000
111000000000001000000111100000000000000000
000000000000000111000100000111000000000000
110000000000000000000000000001100000000000
010000000000000000000000001111100000000100
000000000000000000000000010000000000000000
000000000000000000000011010011000000000000
000001000000000111100011101101100000000000
000000000000000000100011110111100000010000
000000000000000000000000010000000000000000
000000000000000000000011101111000000000000
000000000000001111000010011011000000000000
000000000000001111000011011011100000000001
010001000000001111100111111000000000000000
010000000000000111000011011111000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000011100000100000100100000
000000000000000000000000000000010000000000000000000000
010000000000000000000111100000000000000000000000000000
110000001100000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000010000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 7
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 8
000001110000000000
000000001001000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001101000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000001000000100110000000
000000000000000000000000000000001000000000000000000000

.logic_tile 2 8
100000000000001000000000001111111011010101000000000000
000000000000001001000000000111111001111110000000000010
001000000000000001100000010011011111010100110000000000
000000000000001001000010011101101011011000110000000010
110000000000000000000000011101101111001001000000000000
110000000110000000000010010111111000101011110000000000
000000000000000000000000011111101100001001000000000000
000000000000000000000010001101001101010111110000000010
000000100000001000000010001001111011010101000000000001
000001000000000101000010100011011101111101000000000000
000000000000000000000000011000011110101010100110000010
000000000000001001000010101101000000010101011010100000
000000000000000000000011110101100000010110100100000000
000000000000000101000110100000100000010110101000100000
110000000000000001100000001001011110011101010000000000
000000000000000000000010101101001110000110100010000000

.ramt_tile 3 8
000000000000010111000110011101000000000000
000000010000000000000111111101101010000000
101010000000000111100000000000000000000000
000000010000000111100000000111000000000000
010000000001000011100011111101100000000000
110000001000000111100011100101100000000000
000000000000000011100111110000000000000000
000000000000000000100011101011000000000000
000000000000000000000111000001100000000000
000000100000001001000100000011000000000000
000000000000000000000000000000000000000000
000000000000000000000000000101000000000000
000000000001000000000000000001000000000000
000000000000100001000000001001100000000000
010000100000000000000000000000000000000000
010001000000000000000000000001000000000000

.logic_tile 4 8
000000100000010000000000001011011010101001010000000000
000001000000100000000011100011101001101001110010000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000100000010000000111100000000000000000000000000000
000001000110000000000100000000000000000000000000000000
000001000000000000000000010000000001000000100100000000
000010000000000111000010000000001011000000000000000000
000010100000010000000111000000000000000000000100000000
000000001010000000000100001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000010101010000000000000000000001110000100000100000000
000000000000000000000010000000010000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 8
000000000000000000000110100000000000000000000000000000
000000001010000000000000000000000000000000000000000000
111000000000001000000000000001100000000000000100000000
000000000000000101000000000000000000000001000001000000
010010001110000000000000000011100000000000000000000000
100001000000000111000000000000100000000001000000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000010101001000000000010000001000000
000000000000000000000000000000011010000100000110000000
000000000000000000000000000000010000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000101000000000000000100000001
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 8
000000000000000000000000000101101000001100110000100000
000000000000000000000000000000100000110011000000010000
101000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001000000000000000011100111000000000000000100000000
110010100000000000000000000000100000000001000000100001
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000001000000000000000000000000000
000000000000010000000000000111000000000010000000000000
000000000000010000000000010000000000000000000000000000
000000001100000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000

.logic_tile 7 8
000001000000001000000000011001101010000110100000000100
000000100000001101000011000011011010000011000000100100
101000000000001001100000000101100000010000100100000000
000000000000001111000000000000101010010000100000000000
010000000000001001100010011000000000000110000010000000
110000000000011101000110101101001000001001000000000000
000000000110000000000010011011101010000000000000000000
000000000000000000000010000001001011000001000000000000
000000000000000000000000001000000000001001000100000000
000000000000000000000000001101001000000110000000000000
000000000000001000000000000001011010101000000100000000
000000000000000001000000000000010000101000000000000000
000000100000000000000110001101011000000000100000000001
000001000000000000000000000011101010000000000000000000
010000000000001000000000001001001111010111100000000000
010000000000000011000000001101111110000111010000000000

.logic_tile 8 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000101000000000000000000000000000000000000
000000000000000000110000000000000000000000000000000000
010000000000000000000111100011111110101011110100000000
110000001110000000000100000000100000101011110000000100
000000000000000000000000000000011100000100000000000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000001000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110010100000001101000000001000011110111101010000000100
010001000000000101000000000001000000111110100000000000

.logic_tile 9 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000001010101000000011000011101111110110000000000
000000000000101111100011010011001000111101110000000000
010000000000000000000110101011111000010100000010000000
110000000000000000000000000011000000000000000000000000
000000000000000111000000010000000000000000000000000000
000000001110000000000010000000000000000000000000000000
000000000110000101000000000000000000000000000100000000
000000000000000000100000000111000000000010000000000000
000010000000001101000010101111011000101001010000000000
000001000000000001100100001011010000010111110000000001
000010100000000001100000001000000000000110000000000000
000000000000000000000000001001001110001001000000000000
010000000000000000000000001001111100111001100010000000
110000001110000000000000001101001100110110100000000000

.ramt_tile 10 8
000000000000000000000000001111000000000000
000000010000000000000000000101101101001000
101000000000001111000000001000000000000000
000000010000001011000000001101000000000000
010010000000000000000011111011000000100000
110001000000000000000011110001100000000000
000000000000000011100111011000000000000000
000000000000000000000111011011000000000000
000000001110000000000010001001100000001000
000000000000000000000110001111000000000000
000000000000000000000010000000000000000000
000000000000000000000000000111000000000000
000000000000000000000000011101000000000010
000000000000000001000011011101100000000000
110000000000000001000010001000000000000000
110000000000000001000000000111000000000000

.logic_tile 11 8
000000000000000000000000010000001100000100000101000000
000000000000000000000011110000000000000000000001000000
101000000000001000000000000000001010000100000100000000
000000000000001011000000000000000000000000000001000001
010000000000000001000000000011100000000000000100000000
010000000001000000000011100000100000000001000000000001
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000000000000000000001000001
000010100000000001000010000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000100000000
000000000000000000000000001011000000000010000001000001
000000000000000000000000000101000000000000000110000000
000000000000000000000000000000100000000001000000000010
000000000000000001000000000000011110000100000110000000
000000000000000000000000000000000000000000000000000100

.logic_tile 12 8
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001000000100000000000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 8
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
100101110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 9
000000000000001000
000000000000000000
000000000000001000
000000000000000000
000000000000001100
000000000000001000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000010000000000000
000010010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000000000000000000000001110000100000100000001
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000001011111111000000010000000000
100000000000000000000000000111011111000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000010011100000000000000100000001
000000000000000000100010100000100000000001000000000000
000000000000001101100000000000000000000000000100000000
000000000000000101000000000111000000000010000000000010
000000000000000001000111000000000000000000000000000000
000000000000000000100110000000000000000000000000000000

.logic_tile 2 9
000000000000000001100000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
111000000000001000000000000000000000000000100100000000
000000000000001011000000000000001111000000000000000000
010000000000000000000000001000000000000000000100100000
000000000000000000000000001111000000000010000000000000
000000000000000000000000000000000001000000100110000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000010000001110000100000100000000
000000000000000001000010000000000000000000000010000000
110000000000000000000011100001100000000000000100000000
000000000000000000000100000000000000000001000000100000

.ramb_tile 3 9
000000000000001000000000001011000001000000
000000000000000111000000000001001001000000
111000000000001011100111011000000000000000
000000000000000111100011110101000000000000
010000000000000011100111100111000000000000
110000000000000000000010010101000000000000
000000000000000111100000001000000000000000
000000000000000001000011111011000000000000
000000000000000101000000000001100000000000
000000000000000001100000000001000000000100
000000000000000000000010001000000000000000
000000000110000000000000001001000000000000
000000000000000000000000000101000000000000
000000000010001101000000000011100000000000
010000000000000000000000001000000000000000
110000000000000000000000001101000000000000

.logic_tile 4 9
000010000000000000000000010111100000000000000100000001
000000000100000000000010010000100000000001000000100100
111000000000000000000000000000011000000001010000000000
000000000000000000000011101101010000000010100000000011
010000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000010000011000111100110010000000
000000000000000000000010100000011011111100110010000010

.logic_tile 5 9
000000000001010000000010100000000000000000001000000000
000000001110000000000100000000001111000000000000001000
000000000000000000000000000101001110001100111000000000
000000000000001101000000000000010000110011000000000000
000000000001011101000000000001001000001100111000000000
000010000000100101100010110000100000110011000000000100
000000000000000000000010100101101000001100111000000000
000000000000000000000100000000100000110011000000000000
000000000010000000000000000101001000001100111000000000
000010001110000000000000000000100000110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000010100101001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000001000000000000000001001001100111000000000
000000000000000101000000000000001110110011000000000000

.logic_tile 6 9
000010000000000000000111111011111011100010000000000000
000000000000000000000111110111111100001000100000000000
111000000100000101100110101001011000110011000000000000
000010000000000000000010110101111001010010000000000000
010000000001000000000010000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000000001000011100000000000000000000000000000
000000000000000000000000000000011000000100000110000000
000001000000000000000000000000010000000000000001100110
000000000000000000000010100000011111111100110000000000
000001000000001101000100000000011110111100110000100000
000000000000000000000000001001111000110011000000000000
000000000000000000000000000111011001000000000000000000
110010000000101111000010100000000000000000000000000000
000000001010000011000000000000000000000000000000000000

.logic_tile 7 9
000000000000010101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000010100101111000000000000000000001
000000000000000101000110101111001000000001000000000000
010010000000000101000111110000000000000000000000000000
110001000000000111100010010000000000000000000000000000
000000000000000101000010100011111010111011110100000000
000000000000000000000000000101011100110011110000000010
000000000000000001100000001001001111111101010000000000
000000000000000000000000000001011010111100110000000000
000001000001111000000000001001101010000000000000000001
000000000000000001000000001001001011100000000000000000
000000000000100000000000010000000000000000000000000000
000000000001010000000010010000000000000000000000000000
000000000000101000000000001000011000000111000000000000
000000000000001011000000000111011100001011000000100000

.logic_tile 8 9
000000000000000000000000000000000000001111000000000010
000000000000000000000000000000001100001111000010000010
101000000000001001100010100000001101001100000000000000
000000000000001001000000000000001001001100000000000000
010000000001000000000110100101000000000000000000000000
110000000000000000000110100111101101010000100010000100
000000000000001011100000001011011111010011000000000100
000000000000001001000000000101001000110111100000000000
000000000000000001100000011000011001101110110000000000
000000000000000001000011010001001110011101110000000000
000000000000001000000010100011100000000000000100000000
000000000000010001000100000000000000000001000000000000
000000000000000001100000000011101010010000000000000010
000000000000000000100000000000111110010000000000000100
010000000000000101100000000000000001001001000010000000
110000000000000000000000000011001010000110000000100000

.logic_tile 9 9
000000000000001101000011100000000000000000000000000000
000000000000001111000100000000000000000000000000000000
101000000000000101100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
110000000000000011000000001001101001001000000000000000
110001000000000000000000000101011000000000000010000000
000000000000001001100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001001010101011000100000000
000000000000000000000000000101001000000011000000000000
000000000000100000000110001001101001000100100001000000
000000000001010000000100000001011010100101000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000

.ramb_tile 10 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000100110000000
110000000000000000000000000000001101000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011100000000000000101000000
000000001000010000000000000000000000000001000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 9
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000100110
000000000000011000
001100000000000000
000000000000000000
000010111000000000
000100111000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000001010
000100000001000000
000000000000001000
000000000000000001
000000000000000010
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000000000100100001
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000100000000
000000000000000000100000000011000000000010000000000010
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 10
000001000000100000000000000011100000000000000100000000
000000101101000000000000000000100000000001000000000000
111000000000000000000000000000000000000000100100000000
000000000000000000000000000000001100000000000000000000
010000001100000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 10
000000000000000111100111001101000001001000
000000010000000000100100001001001111000000
101010000000000111100111111000000000000000
000001010000000000000011100101000000000000
010000100001001011100010010001100000000000
110000000000001111100011010101000000001000
000000000000000000000000000000000000000000
000000000000000111000010001001000000000000
000000000000000000000000000001100000000000
000001000000000001000010000011100000000100
000000000000000000000000000000000000000000
000000000000000001000000001101000000000000
000000000000000000000000000001000000000000
000000000000000000000000001011000000000100
110000000000000000000010001000000000000000
010000000000000000000000001101000000000000

.logic_tile 4 10
000000000000000000000000000000000000000000001000000000
000000000000000101000000000000001110000000000000001000
000000000000000000000000000111001110001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000011101000001100111000000000
000000001000000000000000000000100000110011000000000000
000000000000001000000000000011001000001100111000000000
000000000000001111000000000000100000110011000000000000
000000000000000000000011110111101000001100111000000000
000000001010000000000010100000000000110011000000000000
000000000000000000000110100001001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000101100110100011001000001100111000000001
000000000000100000000000000000100000110011000000000000
000000000000001000000000000000001001001100111000000000
000000000000000101000000000000001010110011000000000000

.logic_tile 5 10
000000000000000101000000011000001000001100110000000000
000000000000000000100011001011000000110011000000010100
111000000000000000000000000000001010000100000100000001
000000000000000101000000000000000000000000000001000000
010000000000000101000010100000000001000000100100000001
010000000000000000000010100000001000000000000000100001
000000000000001101000010100000000000000000000100000101
000000000000001001000110111101000000000010000000000001
000000000100001000000000001000000000000000000110000000
000000000000001001000000000101000000000010000000000000
000000000000000000000011111101001010110011000000000000
000000000000000000000010101011101000000000000000000000
000000001110000000000000000101111011100010000000000000
000000000000000000000000000011011011000100010000000000
110000000000000000000000000000001010000100000110000000
000000000000000000000000000000010000000000000000000010

.logic_tile 6 10
000000000000001101000110110001101001100010000000000000
000000000000000101000010101101111100000100010000000000
111000000000000000000111110001101010110011000000000000
000000000000000101000111111011101100000000000000000000
110000000000000101100010010101111011100000000000000000
110000000000000101000111110000011010100000000000100000
000011000000101101100110000000011000000011110110000100
000001000000000001000010100000010000000011110000100101
000000000000000101000111001111011111100010000000000000
000000000000000000100100001011001100001000100000000000
000001000000001000000000010111011010100000000000000000
000010000000000011000010010001011010000000000000000000
000000000000001001100011100000000000000000100110000000
000000000000000011000000000000001000000000000001100000
110000000000001000000000000001011000100010010000000000
000000000000001001000000001101101110000110010000000000

.logic_tile 7 10
000000000000100000000000000000000000000000000000000000
000000000001010111000011100000000000000000000000000000
101000000000000011100000000000001110000001010000000000
000000001110000000100000000111000000000010100000000000
010000000001000000000000001111011000101000000000000000
010000000110000000000000000011000000000000000010000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000100000101000000000000000000000000000000000000
110000000000000111000000000001000000000000000100000111
110000000000000000000000000000000000000001001011000110

.logic_tile 8 10
000000000000000000000111100000000000000000000110000000
000000000000000111000100000111000000000010000010000100
101010000000011000000000001000000000000000000110000000
000001000000101111000000000101000000000010000010000000
010000000000100000000111001000000000000000000100000000
110000000001000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000001000000000000000000000000000001000000100000000000
000000100000000000000000000000001100000000000000000000
000000000000001000000000000001000000000000000100000000
000000000000001001000000000000000000000001000000000000
000000000000000011100000000000001000000100000100000000
000000000000000000100000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 10
000000000000100000000000000000001011111001010100100000
000000000000000000000000001101001010110110100000000000
101000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
110000000000001000000111100000000000000000000000000000
010000000000011111000111110000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000011100000000101001100111000110100000000
000000000000000000100011110000001011111000110000100000
000000000000000000000000010000011100000000110000000001
000000000000000000000011100000011111000000110000000001
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
010000000000000000000000000000000000100000010100000000
010000000000000000000000001101001010010000100000100000

.ramt_tile 10 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
010000000000000000000000001000000000000000000100000000
010000000000000000000000000111000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000011000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
100000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
010000000000000000
001100000000000000
000000000000000000
001000000000101000
000100000000000100
000000000000001100
000000000000001100
000000111000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000000000000000101111000000110000000000000
000000000000000000000000000111001101001001010000000000
111000000000000101100000001000000000000000000100000000
000000000000000000000000000001000000000010000010000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000001111010000001010000000000
000000000000000000000000000000000000000001010000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000010000000

.logic_tile 2 11
000000000000100000000000000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
111000000000000000000000000011001010000001000110000000
000000000000000000000000001101001111000000000000000101
010000000000000001100000010101001110010110100100000000
010000000000000000000010000101111100010110110010000100
000000000000000000000000010111001011101001110000000000
000000000000000000000010101101101011101001010000000000
000000000000001000000110010111001100111100010000000000
000000000000001111000010000000011101111100010000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000010010000000000000000000000000000
000000000000001011000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 11
010010100000000000000111101111100001000100
001000000000000000000100001001101000000000
111000000000001111100111010000000000000000
000000000000000111010011111001000000000000
110000100000000000000000011111000000000000
111000000000000000000011111101100000000001
000000000000000111100111100000000000000000
001000000000000000100100001101000000000000
000000000000000000000010001011000000000001
001000000000000001000000000101100000000000
000010000000000011100000001000000000000000
001000000000000000100000000011000000000000
000000000000000000000111100001100000000000
001000001000000000000011110011100000000001
110000000000000101100000011000000000000000
111000000000000000100011100001000000000000

.logic_tile 4 11
000000000000000101000010100000001000111100001000000000
000000000000000000000010110000000000111100000000010000
111000000000000101000010101111101101100000000000000000
000000000000001101100010111111111110000000000000000000
000000000000000001100010100011001111000100010000000000
000000000000000000100110100101111110100010000000000000
000000000000000101000010101011101111100000010100000001
000000000001010101000110011101101100111000100000000000
000000100000001001100111111001111011100010000000000000
000001000000000001000010001001001010001000100000000000
000000000000001001100000000001101100000000010000000000
000000000000001101000010100011001001000010000000000000
000000000000000111100000001001101111110011000000000000
000000000000000001000010000011101011000000000000000000
110000000000001101000110010001001010110011000000000000
000000000000000001000010000001111011000000000000000000

.logic_tile 5 11
000000000000000000000000000001100000000000001000000000
000000000000010000000000000000000000000000000000001000
101000000000000101000000000000011010001100111100000001
000000000000000000100000000000001100110011000001100000
010000000000000000000010100000001000001100111000000000
110010100000000000000100000000001101110011000010000000
000000000000000101000000000111001000001100111000000000
000000000000000000100000000000100000110011000000000000
000000000000000001100000000000001001001100111000000000
000000000000000000000010110000001100110011000000000000
000000000000000000000010100111101000001100111000000000
000000000000001101000110110000000000110011000000000000
000000000000000000000010100000001001001100111000000000
000000000000000000000100000000001101110011000000000000
110000000000100101000000000000001001001100111000000000
000000000000000000100000000000001101110011000000000000

.logic_tile 6 11
000000000000001001100110110011101100001000000000000000
000000000000000001000010000000111101001000000000000000
101001000100001101100111100001011010101001010100000100
000000000000000101000010100001001010111001011000000010
000000001000000111100010101001011001100010000000000000
000000001100000101100010110011101111000100010000000000
000000000000000101000110011001011101100000000000000000
000000000000001111000111100111111111000000000000000000
000000000000001001100110000011001010100010000000000000
000000000000001011100010110101011111001000100000000000
000001000010101101000110010001101011001100110000000000
000000000000001001100010011111011100000000000000000000
000000000000000000000110011101111010000000000000000000
000000000000001101000110011101011100100000000000000010
110001100100101001100110010001111111001100000000000000
000000000000000001000110110111101001110000000000000000

.logic_tile 7 11
000000000000001000000000010000000000000000000000000000
000000000000001001000010000000000000000000000000000000
101000000000000000000000000111000000010110100000000000
000000000000000000000000000000000000010110100010000000
010000000001001001000110100000001100010100000000000000
110000000000000011000100000001000000101000000010000000
000000000000000000000000000001001011010110110000000000
000000000000000000000000000101101100101001010000000000
000000000000000101100000000000000000000000000000000000
000000000010000001000000000000000000000000000000000000
000000000000000101100010000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000101000000000111011100010110100100000000
000000000000000101100000000011010000111110100000100000
110000000000000101000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 8 11
000000000000000101000111001101100000000110000000000000
000000000000000000000110100101101001000000000000000100
101000000000001101000000001001011010000000000010000000
000000000000000011100000001101101000000001000010000100
110000000000000001100000000101101011010000110000000000
010000000000100101000000000111001000010000100000000100
000000000000001101000000000000000000000000000000000000
000000000000000001000010100000000000000000000000000000
000000000001011000000000010001000000010110100000000000
000000000000000001000010110101001100001001000000000001
000000000000000000000000000000000000000000100100000000
000000000000000011000000000000001001000000000000100000
000000000000000001100000000001100001110000110001000000
000000000000000000100000000111001000010000100000000000
110001000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 9 11
000000000000000111000011110101000000000000000100000001
000000000000000000000011110000000000000001000000000101
101000000000000000000011110101000000000000000100000001
000000000000000000000011110000100000000001000000000001
110000000000001000000010000000011000000100000110000000
010000000000001111000100000000010000000000000000000000
000000000000000000000111000000000000000000000100000001
000000000000000000000100000001000000000010000000000100
000000000000000000000000010001000000000000000100000101
000000000000000000000011010000100000000001000010000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000100000000001000010000100
000000000000000000000000000000000000000000100100000001
000000000000000000000000000000001001000000000000000110
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000100000000001000010000000

.ramb_tile 10 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000010000000000000000000000000001
000000000000000000000011010000000000000000000010000000
101000000000000000000000000000000000000000000000000000
000000100000000000000010110000000000000000000000000000
010000000000000000000000000000011110000100000100000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000000000000
000000001000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000001010000111000000000000000000000000000000000000
000000000000001000000000000000000000000000000100000100
000000000000001111000000000111000000000010000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000111100000000001000000100000000000
000000000000000000000100000000001101000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000

.io_tile 13 11
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 12
000000000100000000
000100000100000000
000000000100000000
010000000100000001
000000000100000000
000000000100000000
001100000100000000
000000000100000000
001000000000000000
000100000000000000
000000000000001100
000000000000001100
000001110000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000000101000000000001011110000100000100000000
001000000000000101100010110011001010010100000000000000
111000000000001111100000000011011000101000000000100000
000000000000000001100000000101100000000000000000000010
110000000000001001100000010011011110001100000100000000
111000000000000001000010010011001001000100000000000000
000000000000001000000000000001011100111001110000000000
001000000000000001000000001101001111111011110000000000
000000000000001001100000010111111010001001010100000000
001000000000000101000010000101001100000001010000000000
000000000000000000000000000011001111000100000000000000
001000000000000101000000000111001110000000000000000000
000000000000000101000110100001111110010000000000000000
001000000000001101100011110011001010010010100000000000
110000000000001000000000010011001111001111000000000000
001000000000000101000010000111001111001111100000000000

.logic_tile 2 12
010000000000000000000000001111101011000001000100100100
001000000000000000000000001101001100000000000000000000
111000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001101100000001101111110111001010000000000
011000000000000001000000000101101010111111110000000000
000000000000000101100111001000000000000000000000000000
001000000000000000000110001001000000000010000000000000
000000000000000000000000011111101011010110100100000000
001000000000000000000010000011001011010110110010100000
000000000000000000000000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000

.ramt_tile 3 12
000000000000000011100111100101000000000000
000000010000100000100111111001101100000001
101000000000000000000000000000000000000000
000000010001010000000000001001000000000000
110000000000001000000000000101000000000000
110000000000000011000011101011000000000001
000000000000000000000000000000000000000000
000000000000000000000000001011000000000000
000000000000000000000110111111000000000000
000001000000000101000010100011000000000001
000000000000001101100110111000000000000000
000000000000010101000010100011000000000000
000000000000000000000011101001000000000000
000000000000000001000000001011000000000001
110000000000000001000000001000000000000000
110000000000000000000000001011000000000000

.logic_tile 4 12
010000000000000001100000010011100000000000001000000000
001000000000000000100010000000000000000000000000001000
101000000000000001100000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
110000000000000000000000000000001000001100111110100100
111000000000000000010000000000001001110011000000000000
000000000000001000000000000000001000001100111100000101
001000000000000001000000000000001101110011000000000100
000000000000000000000110000101101000001100111110000000
001000000000000000000000000000000000110011000000100000
000000000000000101100000010000001001001100111110000000
001000000001010000000010000000001000110011000000100000
000000000000000000000110100000001001001100111110000000
001000000000000000000000000000001101110011000000100000
110000000000000000000110000111101000001100111100000001
001000000000000000000000000000100000110011000000100010

.logic_tile 5 12
010000000000000000000000000000001001111100001000000000
001000000000000000000000000000001111111100000000010000
101000000000000111100110000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
110000000000001011100000010000001000111100001000000000
111000000000001011000010100000000000111100000000000000
000000000000000001100000001011100000101001010000000000
001000000000000000000000000001000000111111110000000000
000000000000000000000110000011000000000000000000000000
001000000000001101000100000000100000000001000000000000
000000000000000000000000000000011010000011110110000000
001000000000001001000010000000000000000011110000000010
000000000000000000000110001011011001001000000000000000
001000000000000000000000000101111101100000000000000000
110000000000000000000010000011001010110011000000000000
001000000000000000000000000101001011000000000000000000

.logic_tile 6 12
010010000000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
101000000000000101100000000000011010000100000110000000
000000000000000000000000000000010000000000000000000000
010000000000000000000110000001101100001100110000000000
111000001100000000000100000000000000110011000000000000
000000000000000001000011100000000000000000000000000000
001000000000000111000000000000000000000000000000000000
000000000001010001100000000000000000000000000000000000
001000000000100000100000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
010000000000000000000000000000000001001111000000000000
111000000000000000000000000000001010001111000001000000

.logic_tile 7 12
010000000000001000000000000000000000000000000000000000
001000000000001111000011000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010100001010000000111100000000000000000000100000000
011001000000100000000100000001000000000010000000000100
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000100
001000000000000000000000000000001111000000000000000000
000001000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000100100000000
001000000000000000000000000000001011000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 12
010000001111001101000110000011111100101100000000000000
001000000000001011000110100000011101101100000000000000
101000000000000000000010100000000000000000000000000000
000010000000000101000100000000000000000000000000000000
010000000000000011100000000011100001110000110000000000
011000000000000101000000000101001011110110110000000000
000000000000000111000111010000000000000000000000000000
001000000000001101100010101001000000000010000000000000
000000000000000000000000001111111001111111110100000000
001000000000000000000010100101111110111001010000000010
000000000000000101000110010001000000000110000000000000
001000000000000000100010100101001000001111000000000000
000000000000000000000000001000011010000001010000000000
001000000000000000000000001011000000000010100000000000
010000000000000011100010011001011110011111110000000000
011000000000000000000110001101011000001111010000000000

.logic_tile 9 12
010000000000000000000000000000000000000000000000000000
001000001110000000000010100000000000000000000000000000
101000000000000000000000000101100000000000000100000000
000000000000000000000000000000100000000001000000000000
110000000000000101000000000000000000000000000110000000
011000000000000000000000000101000000000010000000000000
000000000000000101000010100101100000000000000100000000
001000000000000000000000000000000000000001000000000100
000000000000000000000000000000000000000000000000000000
001000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001101000000000000000000000000000000000000
000000000000000000000010000000000000000000100100000000
001000000000000000000000000000001001000000000000000000
000000000000000000000000000011101110010100000000000000
001000000000000000000000000000010000010100000000000100

.ramt_tile 10 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001110000000000000000000000000000000
000000100000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000010000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 12
010000000000000111100111100000000000000000000000000000
001000000000000000100100000000000000000000000000000000
101000000000000000000000010000000000000000100100000010
000000000000000000000011010000001001000000000000000100
010000000000000000000010100001000000000000000110000000
111000000000000000000010100000000000000001000000000100
000000000000000001000000010000000000000000000000000000
001000000000000000100011100000000000000000000000000000
000000000000000111000000001011101011011111100000000000
001000000000000000000000000101111100010111110001000000
000000000000001000000010000000000001100000010000100100
001000000000000011000100000011001011010000100000000010
000000000000000001000000000000011111111100010000000000
001000000000000000000000000111001001111100100000000000
110000000000001000000000000000000000000000000000000000
001000000000000111000000000000000000000000000000000000

.logic_tile 12 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
101000000000000000000000000011000000000000000100000000
000000000000000000000000000000100000000001000000000100
010000001100000000000111000000000001000000100100000000
111000000000000000000100000000001010000000000000000100
000000000000000101000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000011100000000000000000000000000000
000000000000000000000000010000011100000100000100000100
001000000000000000000011010000010000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 12
000000000100000000
000000000100000000
000000000100000000
000000000100000001
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000110010
000000000000010000
000010000000000000
000000110000000001
000000000000000010
000000000000000000

.io_tile 0 13
000000000100000000
001100000100001000
100000000100000000
000000000100000000
100000000100000000
000000000100000000
101100000100000000
010000000100000000
001000000000101000
000100000000010100
000000000000000100
000010110000001100
000000000000000000
000000000000000000
000000000000000000
000000000000010000

.logic_tile 1 13
010000000000000000000000000000000000000000001000000000
001000000000000000000000000000001111000000000000001000
111000000000000000000000000101101111001100111000000000
000000000000000000000000000000011101110011000000000000
010000000000000000000010101101001000110011000000000000
111000000000000101000010100101100000001100110000000000
000000000000000011000000001000000000010110100000000000
001000000000000101100000000101000000101001010000000000
000000000000000000000000000000000000000000000000000000
001000001010000000000010000000000000000000000000000000
000000000000000001100110001011101101000000010100000000
001000000000000001000000000011011110101001010000000000
000000000000000000000110000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110000000000001000000000000000000000010110100000000000
001000000000000101000000000101000000101001010000000000

.logic_tile 2 13
010000000001010000000000000000000000000000001000000000
001000000000100000000000000000001011000000000000001000
111000000000001101100000010001101011001100111000000000
000000000000001011000010000000111011110011000000000000
110000000000000001100110001101101000110011000000000000
111000000000000000000000001101100000001100110000000000
000000000000001000000110000000000001001111000000000000
001000000000001011000011010000001000001111000000000000
000000000000000000000010001001100001100000010000000000
001000000000000000000000000111001011000000000010100000
000000000000001000000000000011101011000000110100000000
001000000000000001000000001011001010000000100000000000
000000000000000000000110011000000000010110100000000000
001000000000000000000110000111000000101001010000000000
110000000000000001100000000011111000010100000100000000
001000000000000000000000001111001101100000000000000000

.ramb_tile 3 13
010100000000000000000000000000000000000000
001000011110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
001000000001010000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001100000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 13
010000000000000000000000000101001000001100110100000100
001000000000000000000000000000000000110011000000010011
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000110000000000000000000000000000000
111000000000000001000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100100000
001000000000000000000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110000000000000000000000010000000000000000000000000000
001000000000000000000010100000000000000000000000000000

.logic_tile 6 13
010000000000000000000000010000000000000000000000000000
001000000000000000000011100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
011000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000011000000010000000000000000000000000000000
001000000001101111000000000000000000000000000000000000
000000000000000000000000000111001100101011110000000000
001000000000000000000000001011001010110110100010000000
000000000000000011100000000111100000000000000100000000
001000000000000000100000000111001100010000100000000000
110000000000001000000000000000000000000000000000000000
001000000000001001000000000000000000000000000000000000

.logic_tile 7 13
010000000000000000000110010000000000000000000000000000
001000000000000000000111100000000000000000000000000000
101000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
010000000000000111100000000000000000000000000100000000
011000000000000111100000000101000000000010000000000000
000000000000001001100000000000000000000000000000000000
001000000000001011100000000000000000000000000000000000
000000000000000000000000000001000000000000000100000000
001000000000000001000000000000100000000001000000000000
000000000000000000000000000001101100101111110000000010
001000000000000000000000000000001010101111110000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000001101101100000001010000000010
001000000000000000000000000101000000101001010000000000

.logic_tile 8 13
010000000000000000000000000101001011110000010000000000
001000000000000000000000000000011100110000010010000000
101000000000000011100110000000011100000100000100000000
000000000000000000100100000000010000000000000000000000
110000000000001000000000010000011000000100000000000000
111000000000001011000011010000010000000000000000000000
000000000000000000000111001000000000000000000100000000
001000000000000001000100000101000000000010000000000000
000000000000000000000000000101011001011111110000000000
001000000000000001000000000000001011011111110010000100
000010100000001000000000000011000000000000000100000000
001001000000001101000010000000000000000001000000000000
000000000000000000000010000000001110000100000100000000
001000000000000001000000000000000000000000000000000000
000000000000000000000000000101100001001001000000000000
001000000000000000000000000101101000000000000010000000

.logic_tile 9 13
010000000000100101000000000000000000000000000000000000
001000000001000000000000000000000000000000000000000000
101000000000001000000000000001100000010000100000000000
000000000000000101000000000000001000010000100000000000
110000000000000000000000000011000000000000000100000001
011000000000000111000000000000100000000001000000000000
000000000000000001000000010000000000000000000100000001
001000000000000000000011010101000000000010000000000000
000000000000000001000010011000000000000000000100000000
001000000000000000000010010101000000000010000000000000
000000000000000000000000000000000000000000000110000000
001000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110000000000000000000000001000000000000000000100000000
001000000000000000000000001101000000000010000000000000

.ramb_tile 10 13
010001001100000000000000000000000000000000
001010110000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
001000000001000000000000000000000000000000
000000000010000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000001000000000000000000000000000000000000
001000100000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 13
010000000000000000000000010000000000000000000000000000
001000000000000000000011100000000000000000000000000000
101000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
010010000000001000000000000000001010000100000100000000
011001000000001111000010010000000000000000000000000000
000000000000000111100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000001000000000000000001000000100100000000
001000000000000000100000000000001000000000000000000000
000000000000000000000000000101100000100000010000000000
001000000010000000000000001101001110000000000010000010
000000000000000000000000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000000001000000000000000000000000000000000100100000000
001000000000000000000000000000001100000000000000000000

.logic_tile 12 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111000000000000000000000000000000
111000000000010000000100000000000000000000000000000000
000000000000000000000000000111000000000000000100000000
001000000000000000000000000000100000000001000000000000
000000000000010111100000001000000000000000000100000000
001000000000100000000000001111000000000010000000000000
000000000000000000000000000000000000000000000100000000
001000000000000000000000000011000000000010000000000000
000000000000000000000111000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000100000100000000
000000000100000000
000000000100000000
000000111100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 14
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 14
000000000000001111100110001101001011010111110000000000
000000000000000001100100001011011010100111110000000000
101000000000001001100000010101101011010111110000000000
000000000000001001100010011101011010101111010000000000
110000000000000111100010000111011011110110100100100000
110000000000000111000011100001011011111111110000000000
000000000000001011100110000001111001011111110100100000
000000000000001011000111100001101101101111010000000000
000000000000000101100000000011101001011110100100000000
000000000000000000000000000111011000111111111000100000
000000000000000101100110110101011001010110110100000000
000000000000000000000010100011001000111111110000100000
000000000000001001100010000000000000000000000000000000
000000000000000101000100000000000000000000000000000000
110000000000000011000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 8 14
000000000000000000000000001101111100101110000000000000
000000000000000000000000001101001010101101010000000000
101000000000001000000010111111111011001011100000000000
000000000000001001000011100011001001010111100000000000
110000000001110101000110000000000000000000000000000000
010001000000000000000100000000000000000000000000000000
000000000000000001100110000101101011111001100100000001
000000000000000101100100001111011110110110100001000000
000000001110000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001001100000001001111001001111110000000000
000000000000001001100000000011011001000110100000000000
000000000000000111100000011111100000001001000100000000
000000000000000000000010010011001011011111100000000100
000000000000001001000000001101001111001111110000000000
000000000000000101000000000011101001000110100000000000

.logic_tile 9 14
000000000000000101000010111001101101111111100100100000
000000000000000000000011111001111100111110100000000000
101000000000001000000011110111101010101011110100100000
000000000000000011000111010001111010110111110000000000
010000000000001000000111100000000000000000000000000000
010000000000001111000000000000000000000000000000000000
000000000000000101000010100111100001100000010000000000
000000000000000101000011110000101011100000010000000000
000000000000000000000110000000011011000011000000000000
000010000000000000000000000000001011000011000010000000
000000000000001000000000000101111011010110100000000000
000000000000001001000000001001101010010010100010100010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110000000000000000000000000000000
010000000000000000000100000000000000000000000000000000

.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
101000000000000000000110000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
110000000000000111100111000001101111010100100100100000
010000000000000001100100000000101011010100100000000001
000000000000000111100010100001001010011001010100000000
000010000000000000100000001111101110101001100001000000
000000000000000000000000010111001111010001110100000000
000000000000000000000011100101011000111000100010000000
000000000000001000000010000101011010100000110000000000
000000000000000001000000001111001110100000010000000000
000000000000001000000000000101011101011111110000000000
000000000000000111000011101101011100001011110010000000
000000000000000000000000000101101010101001000000000000
000010100000000000000000000111001111010010100000000000

.logic_tile 12 14
000000000000000000000000010011111001111100100100000000
000000000000000000000011010000001010111100100000000000
101000000000000101100110100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
110000000000001000000010100011111000111100000100000000
110000000000000011000011101101010000111110100000000000
000000000000001101000111000000000000000000000000000000
000000000000001011000100000000000000000000000000000000
000000000000000000000000010011111001000001110100000000
000000000000000000000010000000001000000001110000000000
000000000000001111100000000011111011000111110000000000
000000000000000001100000000101011010011111110001000000
000000000000001000000111101111001010010111100000000000
000000000000000001000000001101001001111111010010000000
000000000000000000000000000101101100010111110000000000
000000000000000000000000000101111011011111100001000000

.io_tile 13 14
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000011110000010010
000010010000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000000010
000100000000000000
000000000000000000
000001010000000001
000000000000000010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000101010000000000
000000000000100010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111011000111101010000000000
000000000000000000000000000000110000111101010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
100100000000000010
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000110010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000011010000000000

.io_tile 3 17
000000000000000000
001000000000000001
000000000000000000
001000000000000001
000000000000000000
000000000000000001
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000011010
000000000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
001100000000000000
000000000000000000
000001111000000000
000100001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000000000000000000
000001110000000000
000000000000000000
000000000000001100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 17
000000000000000000
000000000000000001
000000000000000000
001000000000000001
000000000000001100
000000000000001000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000010010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 17
100000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
001000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
010100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000001111000000000
000000001000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
001100000000000000
000000000000000000
000000110000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 3 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 1
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 1 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 2 lvds_rx_24_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 3 w_clock_sys
.sym 4 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 5 w_soft_reset_$glb_sr
.sym 6 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 7 lvds_clock_$glb_clk
.sym 8 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 60 rx_09_fifo.full_o_SB_LUT4_I2_I3[0]
.sym 61 rx_09_fifo.wr_addr[2]
.sym 177 lvds_rx_09_inst.r_data[11]
.sym 178 lvds_rx_09_inst.r_data[15]
.sym 179 lvds_rx_09_inst.r_data[12]
.sym 180 lvds_rx_09_inst.r_data[6]
.sym 181 lvds_rx_09_inst.r_data[9]
.sym 182 lvds_rx_09_inst.r_data[10]
.sym 183 lvds_rx_09_inst.r_data[8]
.sym 184 lvds_rx_09_inst.r_data[13]
.sym 291 lvds_rx_09_inst.r_data[14]
.sym 292 lvds_rx_09_inst.r_data[22]
.sym 294 lvds_rx_09_inst.r_data[17]
.sym 295 lvds_rx_09_inst.r_data[7]
.sym 296 lvds_rx_09_inst.r_data[21]
.sym 297 lvds_rx_09_inst.r_data[19]
.sym 405 lvds_rx_09_inst.r_data[20]
.sym 406 lvds_rx_09_inst.r_data[5]
.sym 408 lvds_rx_09_inst.r_data[16]
.sym 410 lvds_rx_09_inst.r_data[18]
.sym 412 lvds_rx_09_inst.r_data[4]
.sym 520 lvds_rx_09_inst.r_data[3]
.sym 522 lvds_rx_09_inst.r_data[2]
.sym 635 w_rx_24_fifo_data[3]
.sym 636 w_rx_24_fifo_data[6]
.sym 637 w_rx_24_fifo_data[8]
.sym 749 lvds_rx_24_inst.r_data[4]
.sym 751 lvds_rx_24_inst.r_data[6]
.sym 753 lvds_rx_24_inst.r_data[8]
.sym 825 w_rx_24_fifo_data[3]
.sym 830 lvds_clock
.sym 845 lvds_clock
.sym 860 w_rx_24_fifo_data[7]
.sym 862 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 865 w_rx_24_fifo_data[9]
.sym 866 w_rx_24_fifo_data[5]
.sym 903 lvds_rx_24_inst.r_data[8]
.sym 904 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 910 lvds_clock
.sym 915 smi_ctrl_ins.int_cnt_24_SB_DFFNESS_Q_E
.sym 940 lvds_clock
.sym 944 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 968 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 977 lvds_rx_09_inst.r_data[1]
.sym 980 lvds_rx_09_inst.r_data[0]
.sym 1007 i_smi_a3$SB_IO_IN
.sym 1051 w_lvds_rx_24_d1
.sym 1054 i_smi_a3$SB_IO_IN
.sym 1055 w_lvds_rx_24_d1
.sym 1088 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 1089 w_rx_09_fifo_data[1]
.sym 1094 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 1095 w_rx_09_fifo_data[0]
.sym 1121 w_lvds_rx_24_d0
.sym 1138 w_lvds_rx_24_d0
.sym 1165 w_lvds_rx_24_d1
.sym 1168 w_lvds_rx_24_d0
.sym 1169 w_lvds_rx_24_d1
.sym 1173 w_lvds_rx_09_d0
.sym 1174 w_lvds_rx_09_d1
.sym 1183 $PACKER_VCC_NET
.sym 1184 lvds_clock_$glb_clk
.sym 1199 $PACKER_VCC_NET
.sym 1202 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3
.sym 1203 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 1204 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 1205 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 1206 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[0]
.sym 1207 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 1208 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 1209 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 1236 w_lvds_rx_09_d1
.sym 1242 w_lvds_rx_09_d0
.sym 1257 w_rx_09_fifo_data[0]
.sym 1277 $PACKER_VCC_NET
.sym 1287 lvds_clock
.sym 1297 $PACKER_VCC_NET
.sym 1313 $PACKER_VCC_NET
.sym 1317 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[1]
.sym 1318 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[2]
.sym 1319 lvds_rx_24_inst.r_phase_count[0]
.sym 1321 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[0]
.sym 1323 lvds_rx_24_inst.r_phase_count[1]
.sym 1355 w_soft_reset
.sym 1362 $PACKER_VCC_NET
.sym 1394 w_soft_reset
.sym 1401 w_lvds_rx_24_d0
.sym 1402 w_lvds_rx_24_d1
.sym 1411 $PACKER_VCC_NET
.sym 1412 lvds_clock_$glb_clk
.sym 1424 $PACKER_VCC_NET
.sym 1448 $PACKER_VCC_NET
.sym 1472 w_lvds_rx_24_d1
.sym 1488 w_lvds_rx_24_d0
.sym 1510 i_smi_a3$SB_IO_IN
.sym 1879 w_rx_09_fifo_data[25]
.sym 1880 w_rx_09_fifo_data[24]
.sym 1881 w_rx_09_fifo_data[30]
.sym 1882 w_rx_09_fifo_data[26]
.sym 1884 w_rx_09_fifo_data[27]
.sym 1885 w_rx_09_fifo_data[28]
.sym 2064 lvds_rx_09_inst.r_data[23]
.sym 2065 lvds_rx_09_inst.r_data[26]
.sym 2066 lvds_rx_09_inst.r_data[25]
.sym 2067 lvds_rx_09_inst.r_data[28]
.sym 2068 lvds_rx_09_inst.r_data[24]
.sym 2069 lvds_rx_09_inst.r_data[27]
.sym 2080 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O
.sym 2119 lvds_rx_09_inst.r_data[22]
.sym 2128 lvds_rx_09_inst.r_data[21]
.sym 2234 w_rx_09_fifo_data[14]
.sym 2235 w_rx_09_fifo_data[9]
.sym 2236 w_rx_09_fifo_data[11]
.sym 2237 w_rx_09_fifo_data[13]
.sym 2238 w_rx_09_fifo_data[8]
.sym 2239 w_rx_09_fifo_data[10]
.sym 2240 w_rx_09_fifo_data[15]
.sym 2241 w_rx_09_fifo_data[12]
.sym 2247 lvds_rx_09_inst.r_data[27]
.sym 2249 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 2272 lvds_rx_09_inst.r_data[4]
.sym 2291 lvds_rx_09_inst.r_data[7]
.sym 2292 lvds_rx_09_inst.r_data[10]
.sym 2293 lvds_rx_09_inst.r_data[8]
.sym 2294 lvds_rx_09_inst.r_data[13]
.sym 2295 lvds_rx_09_inst.r_data[11]
.sym 2306 lvds_rx_09_inst.r_data[6]
.sym 2309 lvds_rx_09_inst.r_data[4]
.sym 2315 lvds_rx_09_inst.r_data[9]
.sym 2321 lvds_rx_09_inst.r_data[9]
.sym 2328 lvds_rx_09_inst.r_data[13]
.sym 2335 lvds_rx_09_inst.r_data[10]
.sym 2339 lvds_rx_09_inst.r_data[4]
.sym 2344 lvds_rx_09_inst.r_data[7]
.sym 2351 lvds_rx_09_inst.r_data[8]
.sym 2357 lvds_rx_09_inst.r_data[6]
.sym 2362 lvds_rx_09_inst.r_data[11]
.sym 2366 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 2367 lvds_clock_$glb_clk
.sym 2368 w_soft_reset_$glb_sr
.sym 2370 w_rx_09_fifo_data[21]
.sym 2371 w_rx_09_fifo_data[17]
.sym 2373 w_rx_09_fifo_data[23]
.sym 2374 w_rx_09_fifo_data[19]
.sym 2384 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O
.sym 2389 i_smi_a1_SB_LUT4_I1_O
.sym 2392 rx_09_fifo.wr_addr[4]
.sym 2423 lvds_rx_09_inst.r_data[15]
.sym 2424 lvds_rx_09_inst.r_data[12]
.sym 2428 lvds_rx_09_inst.r_data[19]
.sym 2430 lvds_rx_09_inst.r_data[20]
.sym 2431 lvds_rx_09_inst.r_data[5]
.sym 2441 lvds_rx_09_inst.r_data[17]
.sym 2457 lvds_rx_09_inst.r_data[12]
.sym 2461 lvds_rx_09_inst.r_data[20]
.sym 2475 lvds_rx_09_inst.r_data[15]
.sym 2481 lvds_rx_09_inst.r_data[5]
.sym 2488 lvds_rx_09_inst.r_data[19]
.sym 2492 lvds_rx_09_inst.r_data[17]
.sym 2501 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 2502 lvds_clock_$glb_clk
.sym 2503 w_soft_reset_$glb_sr
.sym 2504 w_rx_09_fifo_data[16]
.sym 2505 w_rx_09_fifo_data[4]
.sym 2506 w_rx_09_fifo_data[5]
.sym 2507 w_rx_09_fifo_data[22]
.sym 2508 w_rx_09_fifo_data[18]
.sym 2509 w_rx_09_fifo_data[7]
.sym 2511 w_rx_09_fifo_data[20]
.sym 2529 lvds_rx_09_inst.r_data[0]
.sym 2534 lvds_rx_09_inst.r_data[4]
.sym 2557 lvds_rx_09_inst.r_data[14]
.sym 2562 lvds_rx_09_inst.r_data[18]
.sym 2566 lvds_rx_09_inst.r_data[3]
.sym 2568 lvds_rx_09_inst.r_data[2]
.sym 2576 lvds_rx_09_inst.r_data[16]
.sym 2591 lvds_rx_09_inst.r_data[18]
.sym 2597 lvds_rx_09_inst.r_data[3]
.sym 2609 lvds_rx_09_inst.r_data[14]
.sym 2622 lvds_rx_09_inst.r_data[16]
.sym 2635 lvds_rx_09_inst.r_data[2]
.sym 2636 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 2637 lvds_clock_$glb_clk
.sym 2638 w_soft_reset_$glb_sr
.sym 2639 lvds_rx_24_inst.r_push
.sym 2656 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O
.sym 2668 lvds_rx_24_inst.o_debug_state[0]
.sym 2670 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 2674 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 2706 lvds_rx_09_inst.r_data[1]
.sym 2713 lvds_rx_09_inst.r_data[0]
.sym 2731 lvds_rx_09_inst.r_data[1]
.sym 2743 lvds_rx_09_inst.r_data[0]
.sym 2771 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 2772 lvds_clock_$glb_clk
.sym 2773 w_soft_reset_$glb_sr
.sym 2774 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E
.sym 2775 w_rx_24_fifo_data[10]
.sym 2776 w_rx_24_fifo_data[2]
.sym 2777 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[2]
.sym 2778 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 2779 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 2794 lvds_rx_09_inst.r_data[1]
.sym 2798 smi_ctrl_ins.int_cnt_24[3]
.sym 2799 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 2803 lvds_rx_24_inst.r_data[1]
.sym 2817 lvds_rx_09_inst.r_data[1]
.sym 2832 lvds_rx_24_inst.r_data[6]
.sym 2838 lvds_rx_24_inst.r_data[4]
.sym 2839 lvds_rx_24_inst.r_data[1]
.sym 2875 lvds_rx_24_inst.r_data[1]
.sym 2879 lvds_rx_24_inst.r_data[4]
.sym 2885 lvds_rx_24_inst.r_data[6]
.sym 2906 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 2907 lvds_clock_$glb_clk
.sym 2909 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 2910 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 2911 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 2912 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 2913 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 2914 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 2915 smi_ctrl_ins.int_cnt_24[3]
.sym 2916 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 2917 i_smi_a2$SB_IO_IN
.sym 2920 i_smi_a2$SB_IO_IN
.sym 2931 w_rx_24_fifo_data[8]
.sym 2933 w_lvds_rx_24_d0
.sym 2934 w_rx_24_fifo_data[5]
.sym 2935 lvds_rx_24_inst.r_data[0]
.sym 2936 w_rx_24_fifo_data[6]
.sym 2938 w_rx_24_fifo_data[7]
.sym 2943 w_soft_reset
.sym 2967 lvds_rx_24_inst.r_data[6]
.sym 2981 lvds_rx_24_inst.r_data[2]
.sym 2989 lvds_rx_24_inst.r_data[4]
.sym 3015 lvds_rx_24_inst.r_data[2]
.sym 3026 lvds_rx_24_inst.r_data[4]
.sym 3039 lvds_rx_24_inst.r_data[6]
.sym 3041 lvds_rx_24_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 3042 lvds_clock_$glb_clk
.sym 3043 w_soft_reset_$glb_sr
.sym 3044 lvds_rx_24_inst.r_data[5]
.sym 3045 lvds_rx_24_inst.r_data[3]
.sym 3046 lvds_rx_24_inst.r_data[1]
.sym 3047 lvds_rx_24_inst.r_data[2]
.sym 3050 lvds_rx_24_inst.r_data[7]
.sym 3051 lvds_rx_24_inst.r_data[0]
.sym 3061 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 3069 lvds_rx_09_inst.r_data[0]
.sym 3070 w_rx_24_fifo_data[9]
.sym 3077 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E
.sym 3079 lvds_rx_09_inst.r_data[1]
.sym 3083 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 3118 lvds_rx_24_inst.o_debug_state[1]
.sym 3119 lvds_rx_24_inst.r_data[7]
.sym 3121 lvds_rx_24_inst.r_data[5]
.sym 3122 lvds_rx_24_inst.r_data[3]
.sym 3126 lvds_rx_24_inst.o_debug_state[0]
.sym 3127 w_soft_reset
.sym 3128 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 3133 lvds_rx_24_inst.r_data[5]
.sym 3142 lvds_rx_24_inst.o_debug_state[0]
.sym 3143 lvds_rx_24_inst.o_debug_state[1]
.sym 3144 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 3145 w_soft_reset
.sym 3161 lvds_rx_24_inst.r_data[7]
.sym 3166 lvds_rx_24_inst.r_data[3]
.sym 3176 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 3177 lvds_clock_$glb_clk
.sym 3179 w_rx_24_fifo_data[1]
.sym 3180 w_rx_24_fifo_data[0]
.sym 3192 lvds_rx_24_inst.r_data[7]
.sym 3194 lvds_rx_24_inst.r_data[2]
.sym 3200 i_smi_a2$SB_IO_IN
.sym 3204 lvds_rx_24_inst.o_debug_state[1]
.sym 3205 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 3212 lvds_rx_24_inst.o_debug_state[0]
.sym 3221 i_smi_a2$SB_IO_IN
.sym 3248 w_lvds_rx_09_d0
.sym 3257 w_lvds_rx_09_d1
.sym 3284 w_lvds_rx_09_d1
.sym 3301 w_lvds_rx_09_d0
.sym 3311 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 3312 lvds_clock_$glb_clk
.sym 3313 w_soft_reset_$glb_sr
.sym 3315 lvds_rx_09_inst.o_debug_state[1]
.sym 3316 lvds_rx_09_inst.o_debug_state[0]
.sym 3317 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 3318 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E
.sym 3341 w_lvds_rx_24_d0
.sym 3347 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 3349 lvds_rx_09_inst.o_debug_state[1]
.sym 3372 w_lvds_rx_09_d1
.sym 3379 w_lvds_rx_09_d0
.sym 3385 lvds_rx_09_inst.o_debug_state[0]
.sym 3392 lvds_rx_09_inst.o_debug_state[1]
.sym 3400 lvds_rx_09_inst.o_debug_state[1]
.sym 3401 w_lvds_rx_09_d0
.sym 3402 lvds_rx_09_inst.o_debug_state[0]
.sym 3403 w_lvds_rx_09_d1
.sym 3406 w_lvds_rx_09_d1
.sym 3437 w_lvds_rx_09_d1
.sym 3439 w_lvds_rx_09_d0
.sym 3442 w_lvds_rx_09_d0
.sym 3446 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 3447 lvds_clock_$glb_clk
.sym 3449 lvds_rx_24_inst.o_debug_state[1]
.sym 3451 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E
.sym 3452 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 3453 lvds_rx_24_inst.o_debug_state[0]
.sym 3464 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O
.sym 3465 w_rx_09_fifo_data[1]
.sym 3470 lvds_rx_09_inst.o_debug_state[1]
.sym 3473 lvds_rx_09_inst.o_debug_state[0]
.sym 3502 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 3503 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[1]
.sym 3504 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[2]
.sym 3506 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[0]
.sym 3507 w_soft_reset
.sym 3510 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3
.sym 3511 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 3512 lvds_rx_09_inst.o_debug_state[0]
.sym 3514 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[0]
.sym 3518 lvds_rx_24_inst.o_debug_state[1]
.sym 3519 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 3520 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 3522 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 3526 w_lvds_rx_24_d0
.sym 3527 w_lvds_rx_24_d1
.sym 3528 w_soft_reset
.sym 3529 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 3530 lvds_rx_24_inst.o_debug_state[0]
.sym 3532 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 3535 lvds_rx_24_inst.o_debug_state[1]
.sym 3536 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[1]
.sym 3537 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 3538 lvds_rx_24_inst.o_debug_state[0]
.sym 3541 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3
.sym 3542 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 3544 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[0]
.sym 3547 lvds_rx_24_inst.o_debug_state[1]
.sym 3548 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 3549 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[2]
.sym 3550 lvds_rx_24_inst.o_debug_state[0]
.sym 3553 lvds_rx_09_inst.o_debug_state[0]
.sym 3554 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 3555 w_soft_reset
.sym 3556 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 3559 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 3560 lvds_rx_24_inst.o_debug_state[0]
.sym 3561 lvds_rx_24_inst.o_debug_state[1]
.sym 3562 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[0]
.sym 3565 w_lvds_rx_24_d0
.sym 3566 lvds_rx_24_inst.o_debug_state[1]
.sym 3567 lvds_rx_24_inst.o_debug_state[0]
.sym 3568 w_lvds_rx_24_d1
.sym 3571 lvds_rx_24_inst.o_debug_state[1]
.sym 3572 w_soft_reset
.sym 3573 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 3574 lvds_rx_24_inst.o_debug_state[0]
.sym 3577 w_lvds_rx_24_d0
.sym 3578 lvds_rx_24_inst.o_debug_state[1]
.sym 3579 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 3580 w_lvds_rx_24_d1
.sym 3581 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 3582 lvds_clock_$glb_clk
.sym 3583 w_soft_reset_$glb_sr
.sym 3585 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[1]
.sym 3586 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[2]
.sym 3587 lvds_rx_09_inst.r_phase_count[0]
.sym 3588 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 3589 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3
.sym 3590 lvds_rx_09_inst.r_phase_count[1]
.sym 3591 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_I3[2]
.sym 3645 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3
.sym 3647 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 3648 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 3649 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[0]
.sym 3650 $PACKER_VCC_NET
.sym 3655 lvds_rx_09_inst.o_debug_state[1]
.sym 3657 lvds_rx_09_inst.o_debug_state[0]
.sym 3658 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[0]
.sym 3660 lvds_rx_24_inst.r_phase_count[1]
.sym 3664 lvds_rx_24_inst.r_phase_count[0]
.sym 3665 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 3669 $nextpnr_ICESTORM_LC_3$O
.sym 3672 lvds_rx_24_inst.r_phase_count[0]
.sym 3675 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q_SB_LUT4_O_I3[2]
.sym 3677 $PACKER_VCC_NET
.sym 3678 lvds_rx_24_inst.r_phase_count[1]
.sym 3679 lvds_rx_24_inst.r_phase_count[0]
.sym 3682 $PACKER_VCC_NET
.sym 3683 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 3685 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q_SB_LUT4_O_I3[2]
.sym 3688 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[0]
.sym 3700 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[0]
.sym 3701 lvds_rx_09_inst.o_debug_state[0]
.sym 3702 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 3703 lvds_rx_09_inst.o_debug_state[1]
.sym 3712 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3
.sym 3716 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 3717 lvds_clock_$glb_clk
.sym 3718 w_soft_reset_$glb_sr
.sym 3760 i_smi_a2$SB_IO_IN
.sym 3874 o_shdn_tx_lna$SB_IO_OUT
.sym 3891 o_shdn_tx_lna$SB_IO_OUT
.sym 4138 i_smi_a2$SB_IO_IN
.sym 4209 o_shdn_tx_lna$SB_IO_OUT
.sym 4237 w_rx_09_fifo_pulled_data[0]
.sym 4239 w_rx_09_fifo_pulled_data[1]
.sym 4241 w_rx_09_fifo_pulled_data[2]
.sym 4243 w_rx_09_fifo_pulled_data[3]
.sym 4249 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E
.sym 4261 lvds_rx_24_inst.o_debug_state[1]
.sym 4281 lvds_rx_09_inst.r_data[26]
.sym 4282 lvds_rx_09_inst.r_data[25]
.sym 4283 lvds_rx_09_inst.r_data[28]
.sym 4284 lvds_rx_09_inst.r_data[24]
.sym 4288 lvds_rx_09_inst.r_data[23]
.sym 4301 lvds_rx_09_inst.r_data[22]
.sym 4312 lvds_rx_09_inst.r_data[23]
.sym 4319 lvds_rx_09_inst.r_data[22]
.sym 4326 lvds_rx_09_inst.r_data[28]
.sym 4330 lvds_rx_09_inst.r_data[24]
.sym 4342 lvds_rx_09_inst.r_data[25]
.sym 4348 lvds_rx_09_inst.r_data[26]
.sym 4358 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 4359 lvds_clock_$glb_clk
.sym 4365 w_rx_09_fifo_pulled_data[4]
.sym 4367 w_rx_09_fifo_pulled_data[5]
.sym 4369 w_rx_09_fifo_pulled_data[6]
.sym 4371 w_rx_09_fifo_pulled_data[7]
.sym 4374 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 4375 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 4378 $PACKER_VCC_NET
.sym 4380 rx_09_fifo.wr_addr[7]
.sym 4381 rx_09_fifo.wr_addr[4]
.sym 4393 rx_09_fifo.wr_addr[5]
.sym 4396 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 4399 rx_09_fifo.wr_addr[3]
.sym 4407 i_smi_a3$SB_IO_IN
.sym 4415 w_rx_09_fifo_pulled_data[24]
.sym 4418 rx_09_fifo.rd_addr[1]
.sym 4424 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 4431 w_rx_09_fifo_data[13]
.sym 4443 lvds_rx_09_inst.r_data[23]
.sym 4447 lvds_rx_09_inst.r_data[24]
.sym 4452 lvds_rx_09_inst.r_data[26]
.sym 4453 lvds_rx_09_inst.r_data[25]
.sym 4461 lvds_rx_09_inst.r_data[21]
.sym 4469 lvds_rx_09_inst.r_data[22]
.sym 4483 lvds_rx_09_inst.r_data[21]
.sym 4490 lvds_rx_09_inst.r_data[24]
.sym 4493 lvds_rx_09_inst.r_data[23]
.sym 4502 lvds_rx_09_inst.r_data[26]
.sym 4506 lvds_rx_09_inst.r_data[22]
.sym 4513 lvds_rx_09_inst.r_data[25]
.sym 4521 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 4522 lvds_clock_$glb_clk
.sym 4523 w_soft_reset_$glb_sr
.sym 4524 w_rx_09_fifo_pulled_data[16]
.sym 4526 w_rx_09_fifo_pulled_data[17]
.sym 4528 w_rx_09_fifo_pulled_data[18]
.sym 4530 w_rx_09_fifo_pulled_data[19]
.sym 4548 rx_09_fifo.wr_addr[7]
.sym 4550 w_rx_09_fifo_data[4]
.sym 4553 $PACKER_VCC_NET
.sym 4556 $PACKER_VCC_NET
.sym 4570 lvds_rx_09_inst.r_data[10]
.sym 4573 lvds_rx_09_inst.r_data[11]
.sym 4575 lvds_rx_09_inst.r_data[12]
.sym 4576 lvds_rx_09_inst.r_data[6]
.sym 4577 lvds_rx_09_inst.r_data[9]
.sym 4579 lvds_rx_09_inst.r_data[8]
.sym 4580 lvds_rx_09_inst.r_data[13]
.sym 4593 lvds_rx_09_inst.r_data[7]
.sym 4599 lvds_rx_09_inst.r_data[12]
.sym 4606 lvds_rx_09_inst.r_data[7]
.sym 4613 lvds_rx_09_inst.r_data[9]
.sym 4618 lvds_rx_09_inst.r_data[11]
.sym 4624 lvds_rx_09_inst.r_data[6]
.sym 4630 lvds_rx_09_inst.r_data[8]
.sym 4636 lvds_rx_09_inst.r_data[13]
.sym 4642 lvds_rx_09_inst.r_data[10]
.sym 4644 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 4645 lvds_clock_$glb_clk
.sym 4647 w_rx_09_fifo_pulled_data[20]
.sym 4649 w_rx_09_fifo_pulled_data[21]
.sym 4651 w_rx_09_fifo_pulled_data[22]
.sym 4653 w_rx_09_fifo_pulled_data[23]
.sym 4662 rx_09_fifo.full_o_SB_LUT4_I2_I3[0]
.sym 4667 w_smi_data_output[4]
.sym 4668 rx_09_fifo.wr_addr[2]
.sym 4670 rx_09_fifo.wr_addr[8]
.sym 4671 rx_24_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 4673 rx_24_fifo.rd_addr[3]
.sym 4674 rx_09_fifo.wr_addr[3]
.sym 4675 rx_09_fifo.wr_addr[5]
.sym 4677 rx_24_fifo.rd_addr[5]
.sym 4678 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 4680 rx_09_fifo.wr_addr[5]
.sym 4681 w_rx_09_fifo_data[21]
.sym 4693 lvds_rx_09_inst.r_data[21]
.sym 4699 lvds_rx_09_inst.r_data[17]
.sym 4702 lvds_rx_09_inst.r_data[19]
.sym 4705 lvds_rx_09_inst.r_data[15]
.sym 4729 lvds_rx_09_inst.r_data[19]
.sym 4734 lvds_rx_09_inst.r_data[15]
.sym 4748 lvds_rx_09_inst.r_data[21]
.sym 4752 lvds_rx_09_inst.r_data[17]
.sym 4767 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 4768 lvds_clock_$glb_clk
.sym 4770 w_rx_09_fifo_pulled_data[8]
.sym 4772 w_rx_09_fifo_pulled_data[9]
.sym 4774 w_rx_09_fifo_pulled_data[10]
.sym 4776 w_rx_09_fifo_pulled_data[11]
.sym 4787 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 4789 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 4794 rx_09_fifo.rd_addr[1]
.sym 4799 w_rx_09_fifo_data[23]
.sym 4801 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 4802 rx_24_fifo.rd_addr[1]
.sym 4804 rx_09_fifo.rd_addr[1]
.sym 4805 i_smi_a3$SB_IO_IN
.sym 4812 lvds_rx_09_inst.r_data[5]
.sym 4814 lvds_rx_09_inst.r_data[16]
.sym 4819 lvds_rx_09_inst.r_data[20]
.sym 4824 lvds_rx_09_inst.r_data[18]
.sym 4828 lvds_rx_09_inst.r_data[3]
.sym 4835 lvds_rx_09_inst.r_data[14]
.sym 4838 lvds_rx_09_inst.r_data[2]
.sym 4847 lvds_rx_09_inst.r_data[14]
.sym 4851 lvds_rx_09_inst.r_data[2]
.sym 4857 lvds_rx_09_inst.r_data[3]
.sym 4862 lvds_rx_09_inst.r_data[20]
.sym 4869 lvds_rx_09_inst.r_data[16]
.sym 4874 lvds_rx_09_inst.r_data[5]
.sym 4889 lvds_rx_09_inst.r_data[18]
.sym 4890 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 4891 lvds_clock_$glb_clk
.sym 4893 w_rx_09_fifo_pulled_data[12]
.sym 4895 w_rx_09_fifo_pulled_data[13]
.sym 4897 w_rx_09_fifo_pulled_data[14]
.sym 4899 w_rx_09_fifo_pulled_data[15]
.sym 4905 rx_09_fifo.wr_addr[4]
.sym 4908 rx_09_fifo.wr_addr[2]
.sym 4912 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 4913 smi_ctrl_ins.int_cnt_24[3]
.sym 4917 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 4918 w_rx_09_fifo_data[5]
.sym 4919 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 4920 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 4921 w_rx_24_fifo_data[11]
.sym 4922 w_rx_24_fifo_pulled_data[13]
.sym 4923 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 4924 w_rx_09_fifo_data[7]
.sym 4925 rx_24_fifo.rd_addr[8]
.sym 4927 w_rx_24_fifo_pulled_data[28]
.sym 4928 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[2]
.sym 4946 w_rx_24_fifo_full
.sym 4954 lvds_rx_24_inst.o_debug_state[0]
.sym 4961 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E
.sym 4962 lvds_rx_24_inst.o_debug_state[1]
.sym 4967 lvds_rx_24_inst.o_debug_state[0]
.sym 4968 w_rx_24_fifo_full
.sym 4970 lvds_rx_24_inst.o_debug_state[1]
.sym 5013 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E
.sym 5014 lvds_clock_$glb_clk
.sym 5015 w_soft_reset_$glb_sr
.sym 5016 w_rx_24_fifo_pulled_data[16]
.sym 5018 w_rx_24_fifo_pulled_data[17]
.sym 5020 w_rx_24_fifo_pulled_data[18]
.sym 5022 w_rx_24_fifo_pulled_data[19]
.sym 5028 lvds_rx_24_inst.r_push
.sym 5034 w_rx_24_fifo_full
.sym 5040 rx_24_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 5041 rx_24_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 5042 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 5044 rx_24_fifo.rd_addr[5]
.sym 5045 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 5046 rx_24_fifo.wr_addr[5]
.sym 5047 rx_24_fifo.mem_i.0.0.0_RCLKE
.sym 5048 $PACKER_VCC_NET
.sym 5049 w_rx_24_fifo_pulled_data[26]
.sym 5050 w_rx_09_fifo_data[4]
.sym 5051 rx_09_fifo.wr_addr[7]
.sym 5058 w_rx_24_fifo_pulled_data[5]
.sym 5062 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 5063 smi_ctrl_ins.int_cnt_24[3]
.sym 5066 lvds_rx_24_inst.o_debug_state[0]
.sym 5067 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 5068 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 5070 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 5071 smi_ctrl_ins.int_cnt_24[3]
.sym 5073 w_rx_24_fifo_pulled_data[26]
.sym 5076 lvds_rx_24_inst.o_debug_state[1]
.sym 5077 w_rx_24_fifo_pulled_data[22]
.sym 5079 lvds_rx_24_inst.r_data[0]
.sym 5080 lvds_rx_24_inst.r_data[8]
.sym 5082 w_rx_24_fifo_pulled_data[13]
.sym 5085 w_rx_24_fifo_pulled_data[18]
.sym 5086 w_rx_24_fifo_pulled_data[30]
.sym 5087 w_soft_reset
.sym 5090 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 5091 w_soft_reset
.sym 5092 lvds_rx_24_inst.o_debug_state[0]
.sym 5093 lvds_rx_24_inst.o_debug_state[1]
.sym 5098 lvds_rx_24_inst.r_data[8]
.sym 5104 lvds_rx_24_inst.r_data[0]
.sym 5108 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 5109 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 5110 w_rx_24_fifo_pulled_data[5]
.sym 5111 w_rx_24_fifo_pulled_data[13]
.sym 5114 w_rx_24_fifo_pulled_data[22]
.sym 5115 smi_ctrl_ins.int_cnt_24[3]
.sym 5116 w_rx_24_fifo_pulled_data[30]
.sym 5117 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 5120 w_rx_24_fifo_pulled_data[18]
.sym 5121 smi_ctrl_ins.int_cnt_24[3]
.sym 5122 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 5123 w_rx_24_fifo_pulled_data[26]
.sym 5136 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 5137 lvds_clock_$glb_clk
.sym 5139 w_rx_24_fifo_pulled_data[20]
.sym 5141 w_rx_24_fifo_pulled_data[21]
.sym 5143 w_rx_24_fifo_pulled_data[22]
.sym 5145 w_rx_24_fifo_pulled_data[23]
.sym 5151 lvds_rx_09_inst.r_data[0]
.sym 5153 lvds_rx_09_inst.r_data[1]
.sym 5160 lvds_rx_09_inst.r_data[4]
.sym 5161 w_rx_24_fifo_data[9]
.sym 5162 w_rx_24_fifo_pulled_data[5]
.sym 5163 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 5164 w_rx_24_fifo_data[2]
.sym 5165 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 5167 rx_09_fifo.wr_addr[5]
.sym 5168 w_rx_24_fifo_pulled_data[29]
.sym 5169 rx_24_fifo.wr_addr[7]
.sym 5170 rx_09_fifo.wr_addr[3]
.sym 5171 rx_24_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 5172 w_rx_24_fifo_pulled_data[30]
.sym 5173 rx_24_fifo.rd_addr[3]
.sym 5174 rx_24_fifo.rd_addr[5]
.sym 5180 w_rx_24_fifo_pulled_data[16]
.sym 5184 w_rx_24_fifo_pulled_data[29]
.sym 5185 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 5186 w_rx_24_fifo_pulled_data[19]
.sym 5190 w_rx_24_fifo_pulled_data[17]
.sym 5194 smi_ctrl_ins.int_cnt_24[3]
.sym 5196 w_rx_24_fifo_pulled_data[20]
.sym 5198 w_rx_24_fifo_pulled_data[25]
.sym 5199 w_rx_24_fifo_pulled_data[28]
.sym 5200 w_rx_24_fifo_pulled_data[31]
.sym 5202 w_rx_24_fifo_pulled_data[23]
.sym 5204 w_rx_24_fifo_pulled_data[24]
.sym 5206 w_rx_24_fifo_pulled_data[21]
.sym 5207 smi_ctrl_ins.int_cnt_24_SB_DFFNESS_Q_E
.sym 5209 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 5210 w_rx_24_fifo_pulled_data[27]
.sym 5213 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 5214 w_rx_24_fifo_pulled_data[27]
.sym 5215 w_rx_24_fifo_pulled_data[19]
.sym 5216 smi_ctrl_ins.int_cnt_24[3]
.sym 5219 w_rx_24_fifo_pulled_data[17]
.sym 5220 w_rx_24_fifo_pulled_data[25]
.sym 5221 smi_ctrl_ins.int_cnt_24[3]
.sym 5222 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 5225 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 5226 smi_ctrl_ins.int_cnt_24[3]
.sym 5227 w_rx_24_fifo_pulled_data[29]
.sym 5228 w_rx_24_fifo_pulled_data[21]
.sym 5231 smi_ctrl_ins.int_cnt_24[3]
.sym 5232 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 5233 w_rx_24_fifo_pulled_data[28]
.sym 5234 w_rx_24_fifo_pulled_data[20]
.sym 5237 w_rx_24_fifo_pulled_data[31]
.sym 5238 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 5239 w_rx_24_fifo_pulled_data[23]
.sym 5240 smi_ctrl_ins.int_cnt_24[3]
.sym 5243 smi_ctrl_ins.int_cnt_24[3]
.sym 5246 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 5250 smi_ctrl_ins.int_cnt_24[3]
.sym 5255 smi_ctrl_ins.int_cnt_24[3]
.sym 5256 w_rx_24_fifo_pulled_data[16]
.sym 5257 w_rx_24_fifo_pulled_data[24]
.sym 5258 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 5259 smi_ctrl_ins.int_cnt_24_SB_DFFNESS_Q_E
.sym 5260 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 5261 w_soft_reset_$glb_sr
.sym 5262 w_rx_24_fifo_pulled_data[24]
.sym 5264 w_rx_24_fifo_pulled_data[25]
.sym 5266 w_rx_24_fifo_pulled_data[26]
.sym 5268 w_rx_24_fifo_pulled_data[27]
.sym 5276 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 5278 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 5279 w_rx_24_fifo_data[13]
.sym 5283 rx_24_fifo.rd_addr[6]
.sym 5284 w_rx_24_fifo_data[14]
.sym 5286 w_rx_24_fifo_pulled_data[31]
.sym 5287 i_smi_a3$SB_IO_IN
.sym 5288 rx_09_fifo.rd_addr[1]
.sym 5292 w_rx_09_fifo_data[3]
.sym 5293 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 5294 rx_24_fifo.rd_addr[1]
.sym 5297 rx_09_fifo.rd_addr[1]
.sym 5304 lvds_rx_24_inst.r_data[3]
.sym 5307 w_lvds_rx_24_d0
.sym 5326 lvds_rx_24_inst.r_data[0]
.sym 5327 lvds_rx_24_inst.r_data[5]
.sym 5329 lvds_rx_24_inst.r_data[1]
.sym 5334 w_lvds_rx_24_d1
.sym 5337 lvds_rx_24_inst.r_data[3]
.sym 5344 lvds_rx_24_inst.r_data[1]
.sym 5348 w_lvds_rx_24_d1
.sym 5356 lvds_rx_24_inst.r_data[0]
.sym 5375 lvds_rx_24_inst.r_data[5]
.sym 5379 w_lvds_rx_24_d0
.sym 5382 lvds_rx_24_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 5383 lvds_clock_$glb_clk
.sym 5384 w_soft_reset_$glb_sr
.sym 5385 w_rx_24_fifo_pulled_data[28]
.sym 5387 w_rx_24_fifo_pulled_data[29]
.sym 5389 w_rx_24_fifo_pulled_data[30]
.sym 5391 w_rx_24_fifo_pulled_data[31]
.sym 5397 $PACKER_VCC_NET
.sym 5398 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 5400 rx_24_fifo.wr_addr[8]
.sym 5405 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 5410 w_rx_09_fifo_data[5]
.sym 5411 $PACKER_VCC_NET
.sym 5412 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 5416 w_soft_reset
.sym 5417 w_rx_09_fifo_data[7]
.sym 5418 w_rx_24_fifo_pulled_data[28]
.sym 5443 w_lvds_rx_24_d0
.sym 5449 w_lvds_rx_24_d1
.sym 5460 w_lvds_rx_24_d1
.sym 5467 w_lvds_rx_24_d0
.sym 5505 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 5506 lvds_clock_$glb_clk
.sym 5508 w_rx_09_fifo_pulled_data[24]
.sym 5510 w_rx_09_fifo_pulled_data[25]
.sym 5512 w_rx_09_fifo_pulled_data[26]
.sym 5514 w_rx_09_fifo_pulled_data[27]
.sym 5520 w_rx_24_fifo_data[5]
.sym 5524 w_rx_24_fifo_data[6]
.sym 5525 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 5526 w_rx_24_fifo_data[7]
.sym 5527 w_rx_24_fifo_data[4]
.sym 5528 w_soft_reset
.sym 5532 w_lvds_rx_24_d1
.sym 5538 w_rx_09_fifo_data[4]
.sym 5542 lvds_rx_09_inst.o_debug_state[1]
.sym 5551 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E
.sym 5558 lvds_rx_09_inst.o_debug_state[1]
.sym 5559 lvds_rx_09_inst.o_debug_state[0]
.sym 5563 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 5565 w_lvds_rx_09_d0
.sym 5567 lvds_rx_09_inst.o_debug_state[0]
.sym 5568 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 5573 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 5575 w_lvds_rx_09_d1
.sym 5576 w_soft_reset
.sym 5588 lvds_rx_09_inst.o_debug_state[0]
.sym 5589 w_lvds_rx_09_d0
.sym 5590 w_lvds_rx_09_d1
.sym 5591 lvds_rx_09_inst.o_debug_state[1]
.sym 5594 lvds_rx_09_inst.o_debug_state[1]
.sym 5595 lvds_rx_09_inst.o_debug_state[0]
.sym 5596 w_lvds_rx_09_d0
.sym 5597 w_lvds_rx_09_d1
.sym 5600 lvds_rx_09_inst.o_debug_state[0]
.sym 5601 w_soft_reset
.sym 5602 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 5603 lvds_rx_09_inst.o_debug_state[1]
.sym 5607 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 5608 lvds_rx_09_inst.o_debug_state[0]
.sym 5609 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 5628 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E
.sym 5629 lvds_clock_$glb_clk
.sym 5630 w_soft_reset_$glb_sr
.sym 5631 w_rx_09_fifo_pulled_data[28]
.sym 5633 w_rx_09_fifo_pulled_data[29]
.sym 5635 w_rx_09_fifo_pulled_data[30]
.sym 5637 w_rx_09_fifo_pulled_data[31]
.sym 5643 rx_09_fifo.wr_addr[7]
.sym 5644 rx_09_fifo.wr_addr[8]
.sym 5645 rx_09_fifo.wr_addr[2]
.sym 5646 rx_09_fifo.full_o_SB_LUT4_I2_I3[0]
.sym 5647 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E
.sym 5649 lvds_rx_09_inst.o_debug_state[0]
.sym 5651 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 5652 rx_09_fifo.wr_addr[3]
.sym 5653 rx_09_fifo.wr_addr[4]
.sym 5654 rx_09_fifo.full_o_SB_LUT4_I2_O[1]
.sym 5656 rx_09_fifo.wr_addr[5]
.sym 5679 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 5680 lvds_rx_24_inst.o_debug_state[1]
.sym 5681 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 5685 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 5686 w_soft_reset
.sym 5687 w_lvds_rx_24_d0
.sym 5690 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E
.sym 5692 w_lvds_rx_24_d1
.sym 5700 lvds_rx_24_inst.o_debug_state[0]
.sym 5705 w_lvds_rx_24_d0
.sym 5706 lvds_rx_24_inst.o_debug_state[0]
.sym 5707 w_lvds_rx_24_d1
.sym 5708 lvds_rx_24_inst.o_debug_state[1]
.sym 5717 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 5718 w_soft_reset
.sym 5719 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 5720 lvds_rx_24_inst.o_debug_state[0]
.sym 5723 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 5729 w_lvds_rx_24_d1
.sym 5730 lvds_rx_24_inst.o_debug_state[0]
.sym 5731 w_lvds_rx_24_d0
.sym 5732 lvds_rx_24_inst.o_debug_state[1]
.sym 5751 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E
.sym 5752 lvds_clock_$glb_clk
.sym 5753 w_soft_reset_$glb_sr
.sym 5763 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 5766 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 5770 rx_09_fifo.rd_addr[5]
.sym 5772 rx_09_fifo.rd_addr[6]
.sym 5774 rx_09_fifo.rd_addr[1]
.sym 5776 lvds_rx_24_inst.o_debug_state[0]
.sym 5783 i_smi_a3$SB_IO_IN
.sym 5785 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 5799 lvds_rx_09_inst.o_debug_state[0]
.sym 5800 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[0]
.sym 5801 lvds_rx_09_inst.r_phase_count[1]
.sym 5804 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[1]
.sym 5806 lvds_rx_09_inst.r_phase_count[0]
.sym 5807 lvds_rx_09_inst.o_debug_state[0]
.sym 5809 $PACKER_VCC_NET
.sym 5810 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_I3[2]
.sym 5814 lvds_rx_09_inst.o_debug_state[1]
.sym 5815 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 5821 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[2]
.sym 5822 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 5824 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3
.sym 5827 $nextpnr_ICESTORM_LC_0$O
.sym 5830 lvds_rx_09_inst.r_phase_count[0]
.sym 5833 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q_SB_LUT4_O_I3[2]
.sym 5835 lvds_rx_09_inst.r_phase_count[1]
.sym 5836 $PACKER_VCC_NET
.sym 5837 lvds_rx_09_inst.r_phase_count[0]
.sym 5840 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_I3[2]
.sym 5841 $PACKER_VCC_NET
.sym 5843 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q_SB_LUT4_O_I3[2]
.sym 5848 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[0]
.sym 5852 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3
.sym 5853 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[0]
.sym 5854 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_I3[2]
.sym 5858 lvds_rx_09_inst.o_debug_state[1]
.sym 5859 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 5860 lvds_rx_09_inst.o_debug_state[0]
.sym 5861 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[1]
.sym 5864 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3
.sym 5870 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[2]
.sym 5871 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 5872 lvds_rx_09_inst.o_debug_state[1]
.sym 5873 lvds_rx_09_inst.o_debug_state[0]
.sym 5874 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 5875 lvds_clock_$glb_clk
.sym 5876 w_soft_reset_$glb_sr
.sym 5899 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 6246 i_smi_a3$SB_IO_IN
.sym 6275 i_smi_a3$SB_IO_IN
.sym 6294 o_shdn_tx_lna$SB_IO_OUT
.sym 6314 o_shdn_tx_lna$SB_IO_OUT
.sym 6346 io_smi_data[6]$SB_IO_OUT
.sym 6349 w_rx_09_fifo_data[31]
.sym 6353 w_rx_09_fifo_data[29]
.sym 6367 w_rx_09_fifo_pulled_data[24]
.sym 6378 i_smi_a3$SB_IO_IN
.sym 6387 w_rx_09_fifo_data[24]
.sym 6388 rx_09_fifo.full_o_SB_LUT4_I2_I3[0]
.sym 6389 w_rx_09_fifo_data[26]
.sym 6390 $PACKER_VCC_NET
.sym 6391 w_rx_09_fifo_data[27]
.sym 6393 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 6394 w_rx_09_fifo_data[25]
.sym 6396 rx_09_fifo.wr_addr[3]
.sym 6398 rx_09_fifo.wr_addr[5]
.sym 6399 rx_09_fifo.wr_addr[2]
.sym 6400 rx_09_fifo.wr_addr[7]
.sym 6401 rx_09_fifo.wr_addr[4]
.sym 6411 rx_09_fifo.wr_addr[8]
.sym 6413 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O
.sym 6415 rx_09_fifo.wr_addr[6]
.sym 6422 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 6426 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[1]
.sym 6427 lvds_rx_09_inst.r_data[29]
.sym 6438 rx_09_fifo.full_o_SB_LUT4_I2_I3[0]
.sym 6439 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 6441 rx_09_fifo.wr_addr[2]
.sym 6442 rx_09_fifo.wr_addr[3]
.sym 6443 rx_09_fifo.wr_addr[4]
.sym 6444 rx_09_fifo.wr_addr[5]
.sym 6445 rx_09_fifo.wr_addr[6]
.sym 6446 rx_09_fifo.wr_addr[7]
.sym 6447 rx_09_fifo.wr_addr[8]
.sym 6449 lvds_clock_$glb_clk
.sym 6450 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O
.sym 6451 w_rx_09_fifo_data[24]
.sym 6453 w_rx_09_fifo_data[25]
.sym 6455 w_rx_09_fifo_data[26]
.sym 6457 w_rx_09_fifo_data[27]
.sym 6459 $PACKER_VCC_NET
.sym 6460 i_smi_a3$SB_IO_IN
.sym 6461 $PACKER_VCC_NET
.sym 6462 $PACKER_VCC_NET
.sym 6463 i_smi_a3$SB_IO_IN
.sym 6466 $PACKER_VCC_NET
.sym 6468 io_smi_data[3]$SB_IO_OUT
.sym 6469 $PACKER_VCC_NET
.sym 6485 rx_09_fifo.wr_addr[8]
.sym 6490 rx_09_fifo.wr_addr[6]
.sym 6491 rx_09_fifo.rd_addr[3]
.sym 6494 w_rx_09_fifo_pulled_data[2]
.sym 6498 w_rx_09_fifo_pulled_data[3]
.sym 6501 rx_09_fifo.wr_addr[6]
.sym 6503 w_rx_09_fifo_pulled_data[0]
.sym 6504 rx_09_fifo.rd_addr[8]
.sym 6506 w_rx_09_fifo_pulled_data[20]
.sym 6511 w_rx_09_fifo_pulled_data[7]
.sym 6515 rx_09_fifo.rd_addr[5]
.sym 6516 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 6517 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 6518 rx_09_fifo.rd_addr[2]
.sym 6528 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 6531 w_rx_09_fifo_data[31]
.sym 6535 w_rx_09_fifo_data[29]
.sym 6542 rx_09_fifo.rd_addr[1]
.sym 6545 rx_09_fifo.rd_addr[5]
.sym 6546 rx_09_fifo.rd_addr[2]
.sym 6547 rx_09_fifo.rd_addr[3]
.sym 6548 $PACKER_VCC_NET
.sym 6553 rx_09_fifo.rd_addr[6]
.sym 6554 w_rx_09_fifo_data[30]
.sym 6555 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 6556 rx_09_fifo.rd_addr[7]
.sym 6557 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 6558 w_rx_09_fifo_data[28]
.sym 6559 rx_09_fifo.rd_addr[8]
.sym 6560 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[1]
.sym 6561 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[1]
.sym 6563 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[0]
.sym 6564 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 6565 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[1]
.sym 6566 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[1]
.sym 6567 w_smi_data_output[4]
.sym 6576 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 6577 rx_09_fifo.rd_addr[1]
.sym 6579 rx_09_fifo.rd_addr[2]
.sym 6580 rx_09_fifo.rd_addr[3]
.sym 6581 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 6582 rx_09_fifo.rd_addr[5]
.sym 6583 rx_09_fifo.rd_addr[6]
.sym 6584 rx_09_fifo.rd_addr[7]
.sym 6585 rx_09_fifo.rd_addr[8]
.sym 6587 w_clock_sys
.sym 6588 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 6589 $PACKER_VCC_NET
.sym 6590 w_rx_09_fifo_data[29]
.sym 6592 w_rx_09_fifo_data[30]
.sym 6594 w_rx_09_fifo_data[31]
.sym 6596 w_rx_09_fifo_data[28]
.sym 6603 rx_24_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 6606 rx_09_fifo.wr_addr[3]
.sym 6607 rx_24_fifo.rd_addr[3]
.sym 6611 rx_24_fifo.rd_addr[5]
.sym 6614 w_rx_09_fifo_pulled_data[8]
.sym 6616 w_smi_data_output[6]
.sym 6617 rx_24_fifo.rd_addr[1]
.sym 6619 rx_09_fifo.rd_addr[6]
.sym 6620 rx_09_fifo.rd_addr[7]
.sym 6622 rx_09_fifo.rd_addr[7]
.sym 6623 rx_09_fifo.rd_addr[8]
.sym 6625 smi_ctrl_ins.int_cnt_09[3]
.sym 6631 w_rx_09_fifo_data[9]
.sym 6632 rx_09_fifo.wr_addr[2]
.sym 6634 rx_09_fifo.wr_addr[8]
.sym 6635 w_rx_09_fifo_data[10]
.sym 6636 rx_09_fifo.full_o_SB_LUT4_I2_I3[0]
.sym 6640 w_rx_09_fifo_data[11]
.sym 6642 w_rx_09_fifo_data[8]
.sym 6645 rx_09_fifo.wr_addr[6]
.sym 6647 rx_09_fifo.wr_addr[7]
.sym 6649 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 6650 $PACKER_VCC_NET
.sym 6653 rx_09_fifo.wr_addr[3]
.sym 6654 rx_09_fifo.wr_addr[5]
.sym 6655 rx_09_fifo.wr_addr[4]
.sym 6657 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O
.sym 6662 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[0]
.sym 6664 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[0]
.sym 6665 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[0]
.sym 6666 i_smi_a2_SB_LUT4_I1_O[1]
.sym 6667 w_smi_data_output[2]
.sym 6668 w_smi_data_output[5]
.sym 6669 w_smi_data_output[6]
.sym 6678 rx_09_fifo.full_o_SB_LUT4_I2_I3[0]
.sym 6679 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 6681 rx_09_fifo.wr_addr[2]
.sym 6682 rx_09_fifo.wr_addr[3]
.sym 6683 rx_09_fifo.wr_addr[4]
.sym 6684 rx_09_fifo.wr_addr[5]
.sym 6685 rx_09_fifo.wr_addr[6]
.sym 6686 rx_09_fifo.wr_addr[7]
.sym 6687 rx_09_fifo.wr_addr[8]
.sym 6689 lvds_clock_$glb_clk
.sym 6690 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O
.sym 6691 w_rx_09_fifo_data[8]
.sym 6693 w_rx_09_fifo_data[9]
.sym 6695 w_rx_09_fifo_data[10]
.sym 6697 w_rx_09_fifo_data[11]
.sym 6699 $PACKER_VCC_NET
.sym 6704 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 6708 w_rx_09_fifo_pulled_data[24]
.sym 6709 i_smi_a3$SB_IO_IN
.sym 6715 rx_24_fifo.rd_addr[1]
.sym 6716 w_rx_09_fifo_pulled_data[12]
.sym 6717 rx_24_fifo.rd_addr[4]
.sym 6718 w_rx_09_fifo_pulled_data[26]
.sym 6720 $PACKER_VCC_NET
.sym 6721 rx_09_fifo.wr_addr[8]
.sym 6722 w_soft_reset
.sym 6723 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 6725 rx_09_fifo.wr_addr[6]
.sym 6726 rx_09_fifo.rd_addr[3]
.sym 6727 rx_24_fifo.rd_addr[6]
.sym 6732 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 6736 $PACKER_VCC_NET
.sym 6742 w_rx_09_fifo_data[13]
.sym 6748 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 6749 rx_09_fifo.rd_addr[5]
.sym 6750 rx_09_fifo.rd_addr[2]
.sym 6751 rx_09_fifo.rd_addr[3]
.sym 6755 w_rx_09_fifo_data[12]
.sym 6756 w_rx_09_fifo_data[14]
.sym 6757 rx_09_fifo.rd_addr[6]
.sym 6758 rx_09_fifo.rd_addr[7]
.sym 6759 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 6760 rx_09_fifo.rd_addr[1]
.sym 6761 rx_09_fifo.rd_addr[8]
.sym 6762 w_rx_09_fifo_data[15]
.sym 6764 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[0]
.sym 6765 i_smi_a2_SB_LUT4_I1_O[0]
.sym 6766 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[0]
.sym 6767 smi_ctrl_ins.int_cnt_09_SB_DFFNESS_Q_E
.sym 6768 smi_ctrl_ins.int_cnt_09[4]
.sym 6769 smi_ctrl_ins.int_cnt_09[3]
.sym 6770 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[2]
.sym 6771 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[0]
.sym 6780 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 6781 rx_09_fifo.rd_addr[1]
.sym 6783 rx_09_fifo.rd_addr[2]
.sym 6784 rx_09_fifo.rd_addr[3]
.sym 6785 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 6786 rx_09_fifo.rd_addr[5]
.sym 6787 rx_09_fifo.rd_addr[6]
.sym 6788 rx_09_fifo.rd_addr[7]
.sym 6789 rx_09_fifo.rd_addr[8]
.sym 6791 w_clock_sys
.sym 6792 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 6793 $PACKER_VCC_NET
.sym 6794 w_rx_09_fifo_data[13]
.sym 6796 w_rx_09_fifo_data[14]
.sym 6798 w_rx_09_fifo_data[15]
.sym 6800 w_rx_09_fifo_data[12]
.sym 6806 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 6808 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[2]
.sym 6814 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 6816 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 6817 rx_24_fifo.rd_addr[8]
.sym 6820 w_rx_24_fifo_pulled_data[10]
.sym 6821 rx_24_fifo.rd_addr[8]
.sym 6822 w_rx_09_fifo_pulled_data[25]
.sym 6823 rx_09_fifo.wr_addr[6]
.sym 6825 rx_09_fifo.rd_addr[8]
.sym 6826 rx_09_fifo.rd_addr[3]
.sym 6827 w_rx_09_fifo_data[2]
.sym 6829 i_smi_a2_SB_LUT4_I1_O[3]
.sym 6834 rx_09_fifo.full_o_SB_LUT4_I2_I3[0]
.sym 6835 rx_09_fifo.wr_addr[7]
.sym 6837 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 6838 $PACKER_VCC_NET
.sym 6839 rx_09_fifo.wr_addr[5]
.sym 6840 rx_09_fifo.wr_addr[2]
.sym 6841 rx_09_fifo.wr_addr[3]
.sym 6842 w_rx_09_fifo_data[16]
.sym 6846 w_rx_09_fifo_data[18]
.sym 6847 rx_09_fifo.wr_addr[4]
.sym 6855 w_rx_09_fifo_data[19]
.sym 6859 rx_09_fifo.wr_addr[8]
.sym 6860 w_rx_09_fifo_data[17]
.sym 6861 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O
.sym 6863 rx_09_fifo.wr_addr[6]
.sym 6869 lvds_rx_24_inst.r_data[18]
.sym 6870 lvds_rx_24_inst.r_data[16]
.sym 6882 rx_09_fifo.full_o_SB_LUT4_I2_I3[0]
.sym 6883 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 6885 rx_09_fifo.wr_addr[2]
.sym 6886 rx_09_fifo.wr_addr[3]
.sym 6887 rx_09_fifo.wr_addr[4]
.sym 6888 rx_09_fifo.wr_addr[5]
.sym 6889 rx_09_fifo.wr_addr[6]
.sym 6890 rx_09_fifo.wr_addr[7]
.sym 6891 rx_09_fifo.wr_addr[8]
.sym 6893 lvds_clock_$glb_clk
.sym 6894 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O
.sym 6895 w_rx_09_fifo_data[16]
.sym 6897 w_rx_09_fifo_data[17]
.sym 6899 w_rx_09_fifo_data[18]
.sym 6901 w_rx_09_fifo_data[19]
.sym 6903 $PACKER_VCC_NET
.sym 6904 i_smi_a3$SB_IO_IN
.sym 6907 i_smi_a3$SB_IO_IN
.sym 6908 rx_24_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 6909 rx_24_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 6910 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 6911 rx_24_fifo.rd_addr[5]
.sym 6912 lvds_rx_24_inst.r_data[19]
.sym 6913 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 6915 w_rx_24_fifo_pulled_data[2]
.sym 6916 rx_24_fifo.mem_i.0.0.0_RCLKE
.sym 6917 rx_24_fifo.wr_addr[5]
.sym 6918 rx_09_fifo.full_o_SB_LUT4_I2_I3[0]
.sym 6919 rx_09_fifo.wr_addr[7]
.sym 6921 w_rx_09_fifo_pulled_data[30]
.sym 6922 w_rx_09_fifo_pulled_data[27]
.sym 6923 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 6924 w_rx_09_fifo_pulled_data[29]
.sym 6925 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 6926 rx_09_fifo.rd_addr[2]
.sym 6927 rx_09_fifo.rd_addr[5]
.sym 6928 w_rx_09_fifo_pulled_data[28]
.sym 6929 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 6937 w_rx_09_fifo_data[23]
.sym 6939 w_rx_09_fifo_data[21]
.sym 6940 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 6947 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 6948 rx_09_fifo.rd_addr[1]
.sym 6949 $PACKER_VCC_NET
.sym 6950 rx_09_fifo.rd_addr[5]
.sym 6951 rx_09_fifo.rd_addr[2]
.sym 6954 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 6955 w_rx_09_fifo_data[22]
.sym 6956 rx_09_fifo.rd_addr[6]
.sym 6959 w_rx_09_fifo_data[20]
.sym 6963 rx_09_fifo.rd_addr[8]
.sym 6964 rx_09_fifo.rd_addr[3]
.sym 6966 rx_09_fifo.rd_addr[7]
.sym 6969 w_rx_09_fifo_data[6]
.sym 6970 i_smi_a1_SB_LUT4_I1_O
.sym 6971 w_rx_24_fifo_data[15]
.sym 6972 w_rx_09_fifo_data[2]
.sym 6973 i_smi_a2_SB_LUT4_I1_O[3]
.sym 6974 w_rx_09_fifo_data[3]
.sym 6984 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 6985 rx_09_fifo.rd_addr[1]
.sym 6987 rx_09_fifo.rd_addr[2]
.sym 6988 rx_09_fifo.rd_addr[3]
.sym 6989 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 6990 rx_09_fifo.rd_addr[5]
.sym 6991 rx_09_fifo.rd_addr[6]
.sym 6992 rx_09_fifo.rd_addr[7]
.sym 6993 rx_09_fifo.rd_addr[8]
.sym 6995 w_clock_sys
.sym 6996 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 6997 $PACKER_VCC_NET
.sym 6998 w_rx_09_fifo_data[21]
.sym 7000 w_rx_09_fifo_data[22]
.sym 7002 w_rx_09_fifo_data[23]
.sym 7004 w_rx_09_fifo_data[20]
.sym 7018 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 7019 rx_24_fifo.wr_addr[7]
.sym 7022 rx_09_fifo.rd_addr[6]
.sym 7023 w_rx_09_fifo_pulled_data[31]
.sym 7026 rx_24_fifo.rd_addr[1]
.sym 7027 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 7028 i_smi_a3$SB_IO_IN
.sym 7029 rx_09_fifo.rd_addr[7]
.sym 7030 i_smi_a1$SB_IO_IN
.sym 7031 rx_24_fifo.wr_addr[6]
.sym 7032 rx_09_fifo.rd_addr[7]
.sym 7038 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 7039 w_rx_24_fifo_data[10]
.sym 7040 rx_24_fifo.wr_addr[6]
.sym 7041 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 7043 w_rx_24_fifo_data[9]
.sym 7046 w_rx_24_fifo_data[11]
.sym 7049 rx_24_fifo.mem_i.0.0.0_WCLKE
.sym 7050 rx_24_fifo.wr_addr[3]
.sym 7051 rx_24_fifo.wr_addr[4]
.sym 7053 rx_24_fifo.wr_addr[8]
.sym 7061 rx_24_fifo.wr_addr[5]
.sym 7062 w_rx_24_fifo_data[8]
.sym 7063 rx_24_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 7064 rx_24_fifo.wr_addr[7]
.sym 7067 $PACKER_VCC_NET
.sym 7070 smi_ctrl_ins.int_cnt_24_SB_DFFNESS_Q_E
.sym 7073 lvds_rx_24_inst.r_data[11]
.sym 7074 lvds_rx_24_inst.r_data[10]
.sym 7076 lvds_rx_24_inst.r_data[9]
.sym 7086 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 7087 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 7089 rx_24_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 7090 rx_24_fifo.wr_addr[3]
.sym 7091 rx_24_fifo.wr_addr[4]
.sym 7092 rx_24_fifo.wr_addr[5]
.sym 7093 rx_24_fifo.wr_addr[6]
.sym 7094 rx_24_fifo.wr_addr[7]
.sym 7095 rx_24_fifo.wr_addr[8]
.sym 7097 lvds_clock_$glb_clk
.sym 7098 rx_24_fifo.mem_i.0.0.0_WCLKE
.sym 7099 w_rx_24_fifo_data[8]
.sym 7101 w_rx_24_fifo_data[9]
.sym 7103 w_rx_24_fifo_data[10]
.sym 7105 w_rx_24_fifo_data[11]
.sym 7107 $PACKER_VCC_NET
.sym 7112 i_smi_a3$SB_IO_IN
.sym 7113 w_rx_09_fifo_data[3]
.sym 7114 i_smi_a1$SB_IO_IN
.sym 7115 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 7116 rx_24_fifo.wr_addr[6]
.sym 7117 rx_24_fifo.mem_i.0.0.0_WCLKE
.sym 7118 rx_24_fifo.wr_addr[3]
.sym 7119 rx_24_fifo.wr_addr[4]
.sym 7121 rx_24_fifo.wr_addr[8]
.sym 7122 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 7126 rx_24_fifo.mem_i.0.0.0_RCLKE
.sym 7127 rx_24_fifo.wr_addr[3]
.sym 7128 rx_09_fifo.wr_addr[6]
.sym 7129 rx_09_fifo.wr_addr[8]
.sym 7130 w_rx_09_fifo_pulled_data[26]
.sym 7131 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 7133 rx_24_fifo.rd_addr[4]
.sym 7134 w_soft_reset
.sym 7135 rx_24_fifo.rd_addr[6]
.sym 7141 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 7142 rx_24_fifo.rd_addr[6]
.sym 7143 w_rx_24_fifo_data[15]
.sym 7144 $PACKER_VCC_NET
.sym 7145 w_rx_24_fifo_data[14]
.sym 7148 rx_24_fifo.rd_addr[5]
.sym 7149 rx_24_fifo.rd_addr[8]
.sym 7150 w_rx_24_fifo_data[12]
.sym 7151 rx_24_fifo.mem_i.0.0.0_RCLKE
.sym 7153 rx_24_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 7154 w_rx_24_fifo_data[13]
.sym 7155 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 7156 rx_24_fifo.rd_addr[4]
.sym 7159 rx_24_fifo.rd_addr[3]
.sym 7164 rx_24_fifo.rd_addr[1]
.sym 7172 rx_09_fifo.wr_addr[6]
.sym 7173 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O
.sym 7179 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 7188 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 7189 rx_24_fifo.rd_addr[1]
.sym 7191 rx_24_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 7192 rx_24_fifo.rd_addr[3]
.sym 7193 rx_24_fifo.rd_addr[4]
.sym 7194 rx_24_fifo.rd_addr[5]
.sym 7195 rx_24_fifo.rd_addr[6]
.sym 7196 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 7197 rx_24_fifo.rd_addr[8]
.sym 7199 w_clock_sys
.sym 7200 rx_24_fifo.mem_i.0.0.0_RCLKE
.sym 7201 $PACKER_VCC_NET
.sym 7202 w_rx_24_fifo_data[13]
.sym 7204 w_rx_24_fifo_data[14]
.sym 7206 w_rx_24_fifo_data[15]
.sym 7208 w_rx_24_fifo_data[12]
.sym 7214 w_rx_24_fifo_data[11]
.sym 7216 w_rx_24_fifo_data[12]
.sym 7220 w_rx_24_fifo_pulled_data[13]
.sym 7222 lvds_rx_24_inst.r_data[8]
.sym 7226 $PACKER_VCC_NET
.sym 7229 w_rx_24_fifo_data[3]
.sym 7230 w_rx_09_fifo_pulled_data[25]
.sym 7233 rx_09_fifo.rd_addr[3]
.sym 7235 rx_09_fifo.wr_addr[6]
.sym 7236 w_rx_09_fifo_data[2]
.sym 7237 rx_24_fifo.rd_addr[8]
.sym 7242 rx_24_fifo.wr_addr[4]
.sym 7246 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 7247 w_rx_24_fifo_data[2]
.sym 7248 rx_24_fifo.wr_addr[8]
.sym 7249 rx_24_fifo.wr_addr[5]
.sym 7251 rx_24_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 7252 w_rx_24_fifo_data[3]
.sym 7253 rx_24_fifo.mem_i.0.0.0_WCLKE
.sym 7254 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 7255 $PACKER_VCC_NET
.sym 7256 rx_24_fifo.wr_addr[7]
.sym 7258 rx_24_fifo.wr_addr[6]
.sym 7259 w_rx_24_fifo_data[0]
.sym 7265 rx_24_fifo.wr_addr[3]
.sym 7266 w_rx_24_fifo_data[1]
.sym 7275 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 7276 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 7277 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 7278 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I2[4]
.sym 7279 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I2[5]
.sym 7280 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I2[6]
.sym 7281 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I2[7]
.sym 7290 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 7291 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 7293 rx_24_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 7294 rx_24_fifo.wr_addr[3]
.sym 7295 rx_24_fifo.wr_addr[4]
.sym 7296 rx_24_fifo.wr_addr[5]
.sym 7297 rx_24_fifo.wr_addr[6]
.sym 7298 rx_24_fifo.wr_addr[7]
.sym 7299 rx_24_fifo.wr_addr[8]
.sym 7301 lvds_clock_$glb_clk
.sym 7302 rx_24_fifo.mem_i.0.0.0_WCLKE
.sym 7303 w_rx_24_fifo_data[0]
.sym 7305 w_rx_24_fifo_data[1]
.sym 7307 w_rx_24_fifo_data[2]
.sym 7309 w_rx_24_fifo_data[3]
.sym 7311 $PACKER_VCC_NET
.sym 7319 rx_24_fifo.mem_i.0.0.0_WCLKE
.sym 7321 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 7323 rx_09_fifo.wr_addr[7]
.sym 7324 rx_24_fifo.wr_addr[7]
.sym 7326 rx_24_fifo.wr_addr[4]
.sym 7328 w_rx_09_fifo_pulled_data[28]
.sym 7329 w_rx_09_fifo_pulled_data[27]
.sym 7332 w_rx_09_fifo_pulled_data[29]
.sym 7333 rx_09_fifo.rd_addr[2]
.sym 7336 w_rx_09_fifo_pulled_data[30]
.sym 7337 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 7339 rx_09_fifo.rd_addr[5]
.sym 7345 w_rx_24_fifo_data[7]
.sym 7347 rx_24_fifo.rd_addr[3]
.sym 7349 w_rx_24_fifo_data[5]
.sym 7350 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 7351 w_rx_24_fifo_data[6]
.sym 7352 w_rx_24_fifo_data[4]
.sym 7353 rx_24_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 7354 rx_24_fifo.rd_addr[5]
.sym 7355 rx_24_fifo.mem_i.0.0.0_RCLKE
.sym 7356 rx_24_fifo.rd_addr[1]
.sym 7358 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 7360 rx_24_fifo.rd_addr[4]
.sym 7362 rx_24_fifo.rd_addr[6]
.sym 7364 $PACKER_VCC_NET
.sym 7375 rx_24_fifo.rd_addr[8]
.sym 7376 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[8]
.sym 7377 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[3]
.sym 7378 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0[1]
.sym 7379 w_rx_09_fifo_full
.sym 7380 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0[3]
.sym 7381 rx_09_fifo.full_o_SB_LUT4_I2_O[2]
.sym 7382 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0[2]
.sym 7383 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0[0]
.sym 7392 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 7393 rx_24_fifo.rd_addr[1]
.sym 7395 rx_24_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 7396 rx_24_fifo.rd_addr[3]
.sym 7397 rx_24_fifo.rd_addr[4]
.sym 7398 rx_24_fifo.rd_addr[5]
.sym 7399 rx_24_fifo.rd_addr[6]
.sym 7400 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 7401 rx_24_fifo.rd_addr[8]
.sym 7403 w_clock_sys
.sym 7404 rx_24_fifo.mem_i.0.0.0_RCLKE
.sym 7405 $PACKER_VCC_NET
.sym 7406 w_rx_24_fifo_data[5]
.sym 7408 w_rx_24_fifo_data[6]
.sym 7410 w_rx_24_fifo_data[7]
.sym 7412 w_rx_24_fifo_data[4]
.sym 7418 rx_09_fifo.wr_addr[5]
.sym 7420 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 7426 rx_09_fifo.wr_addr[3]
.sym 7429 rx_09_fifo.wr_addr[8]
.sym 7430 rx_09_fifo.rd_addr[6]
.sym 7431 w_rx_09_fifo_pulled_data[31]
.sym 7432 rx_09_fifo.rd_addr[7]
.sym 7434 w_rx_09_fifo_data[6]
.sym 7437 rx_09_fifo.wr_addr[7]
.sym 7438 i_smi_a1$SB_IO_IN
.sym 7439 $PACKER_VCC_NET
.sym 7449 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 7450 rx_09_fifo.wr_addr[8]
.sym 7451 rx_09_fifo.wr_addr[7]
.sym 7452 rx_09_fifo.full_o_SB_LUT4_I2_I3[0]
.sym 7453 w_rx_09_fifo_data[3]
.sym 7456 rx_09_fifo.wr_addr[3]
.sym 7459 rx_09_fifo.wr_addr[4]
.sym 7461 rx_09_fifo.wr_addr[2]
.sym 7462 rx_09_fifo.wr_addr[6]
.sym 7465 w_rx_09_fifo_data[2]
.sym 7467 rx_09_fifo.wr_addr[5]
.sym 7472 w_rx_09_fifo_data[1]
.sym 7473 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O
.sym 7475 $PACKER_VCC_NET
.sym 7476 w_rx_09_fifo_data[0]
.sym 7480 rx_09_fifo.rd_addr[2]
.sym 7481 rx_09_fifo.rd_addr[3]
.sym 7482 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 7483 rx_09_fifo.rd_addr[5]
.sym 7484 rx_09_fifo.rd_addr[6]
.sym 7485 rx_09_fifo.rd_addr[7]
.sym 7494 rx_09_fifo.full_o_SB_LUT4_I2_I3[0]
.sym 7495 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 7497 rx_09_fifo.wr_addr[2]
.sym 7498 rx_09_fifo.wr_addr[3]
.sym 7499 rx_09_fifo.wr_addr[4]
.sym 7500 rx_09_fifo.wr_addr[5]
.sym 7501 rx_09_fifo.wr_addr[6]
.sym 7502 rx_09_fifo.wr_addr[7]
.sym 7503 rx_09_fifo.wr_addr[8]
.sym 7505 lvds_clock_$glb_clk
.sym 7506 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O
.sym 7507 w_rx_09_fifo_data[0]
.sym 7509 w_rx_09_fifo_data[1]
.sym 7511 w_rx_09_fifo_data[2]
.sym 7513 w_rx_09_fifo_data[3]
.sym 7515 $PACKER_VCC_NET
.sym 7522 rx_09_fifo.rd_addr[1]
.sym 7537 w_rx_09_fifo_pulled_data[26]
.sym 7549 w_rx_09_fifo_data[7]
.sym 7550 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 7551 rx_09_fifo.rd_addr[1]
.sym 7556 w_rx_09_fifo_data[5]
.sym 7558 w_rx_09_fifo_data[4]
.sym 7564 rx_09_fifo.rd_addr[8]
.sym 7566 rx_09_fifo.rd_addr[2]
.sym 7567 rx_09_fifo.rd_addr[3]
.sym 7568 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 7569 rx_09_fifo.rd_addr[5]
.sym 7570 rx_09_fifo.rd_addr[6]
.sym 7571 rx_09_fifo.rd_addr[7]
.sym 7572 w_rx_09_fifo_data[6]
.sym 7575 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 7577 $PACKER_VCC_NET
.sym 7580 rx_09_fifo.rd_addr[8]
.sym 7596 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 7597 rx_09_fifo.rd_addr[1]
.sym 7599 rx_09_fifo.rd_addr[2]
.sym 7600 rx_09_fifo.rd_addr[3]
.sym 7601 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 7602 rx_09_fifo.rd_addr[5]
.sym 7603 rx_09_fifo.rd_addr[6]
.sym 7604 rx_09_fifo.rd_addr[7]
.sym 7605 rx_09_fifo.rd_addr[8]
.sym 7607 w_clock_sys
.sym 7608 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 7609 $PACKER_VCC_NET
.sym 7610 w_rx_09_fifo_data[5]
.sym 7612 w_rx_09_fifo_data[6]
.sym 7614 w_rx_09_fifo_data[7]
.sym 7616 w_rx_09_fifo_data[4]
.sym 7625 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 7626 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 7630 w_soft_reset
.sym 7633 rx_09_fifo.rd_addr[2]
.sym 7636 rx_09_fifo.rd_addr[3]
.sym 7723 i_smi_a3$SB_IO_IN
.sym 7731 lvds_rx_09_inst.o_debug_state[1]
.sym 7838 i_smi_a1$SB_IO_IN
.sym 8093 io_smi_data[6]$SB_IO_OUT
.sym 8102 io_smi_data[6]$SB_IO_OUT
.sym 8123 io_smi_data[3]$SB_IO_OUT
.sym 8134 i_smi_a1_SB_LUT4_I1_O
.sym 8163 w_smi_data_output[6]
.sym 8165 lvds_rx_09_inst.r_data[29]
.sym 8171 i_smi_a3$SB_IO_IN
.sym 8180 lvds_rx_09_inst.r_data[27]
.sym 8195 i_smi_a3$SB_IO_IN
.sym 8196 w_smi_data_output[6]
.sym 8213 lvds_rx_09_inst.r_data[29]
.sym 8236 lvds_rx_09_inst.r_data[27]
.sym 8239 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 8240 lvds_clock_$glb_clk
.sym 8246 io_smi_data[1]$SB_IO_OUT
.sym 8247 io_smi_data[5]$SB_IO_OUT
.sym 8257 rx_09_fifo.rd_addr[8]
.sym 8263 w_smi_data_output[6]
.sym 8266 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 8268 rx_24_fifo.rd_addr[1]
.sym 8274 lvds_rx_09_inst.r_data[27]
.sym 8275 io_smi_data[1]$SB_IO_OUT
.sym 8291 io_smi_data[2]$SB_IO_OUT
.sym 8295 io_smi_data[5]$SB_IO_OUT
.sym 8302 w_smi_data_output[3]
.sym 8323 w_rx_09_fifo_pulled_data[4]
.sym 8341 w_rx_09_fifo_pulled_data[1]
.sym 8343 lvds_rx_09_inst.r_data[27]
.sym 8348 w_rx_09_fifo_pulled_data[20]
.sym 8349 w_rx_09_fifo_pulled_data[17]
.sym 8351 smi_ctrl_ins.int_cnt_09[4]
.sym 8353 smi_ctrl_ins.int_cnt_09[3]
.sym 8354 smi_ctrl_ins.int_cnt_09[3]
.sym 8356 w_rx_09_fifo_pulled_data[20]
.sym 8357 smi_ctrl_ins.int_cnt_09[3]
.sym 8358 w_rx_09_fifo_pulled_data[4]
.sym 8359 smi_ctrl_ins.int_cnt_09[4]
.sym 8380 smi_ctrl_ins.int_cnt_09[3]
.sym 8381 smi_ctrl_ins.int_cnt_09[4]
.sym 8382 w_rx_09_fifo_pulled_data[1]
.sym 8383 w_rx_09_fifo_pulled_data[17]
.sym 8389 lvds_rx_09_inst.r_data[27]
.sym 8402 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 8403 lvds_clock_$glb_clk
.sym 8404 w_soft_reset_$glb_sr
.sym 8407 io_smi_data[2]$SB_IO_OUT
.sym 8408 io_smi_data[0]$SB_IO_OUT
.sym 8409 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 8410 w_smi_data_output[1]
.sym 8412 w_smi_data_output[3]
.sym 8416 rx_09_fifo.rd_addr[2]
.sym 8417 rx_24_fifo.rd_addr[4]
.sym 8423 rx_24_fifo.rd_addr[6]
.sym 8425 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 8430 w_smi_data_output[5]
.sym 8431 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O
.sym 8433 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[1]
.sym 8437 smi_ctrl_ins.int_cnt_09[4]
.sym 8439 smi_ctrl_ins.int_cnt_09[3]
.sym 8446 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 8447 w_rx_09_fifo_pulled_data[2]
.sym 8448 smi_ctrl_ins.int_cnt_09[4]
.sym 8449 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[0]
.sym 8450 w_rx_09_fifo_pulled_data[18]
.sym 8451 w_rx_09_fifo_pulled_data[3]
.sym 8452 w_rx_09_fifo_pulled_data[19]
.sym 8453 w_rx_09_fifo_pulled_data[24]
.sym 8454 w_rx_09_fifo_pulled_data[16]
.sym 8455 w_rx_09_fifo_pulled_data[0]
.sym 8457 i_smi_a2_SB_LUT4_I1_O[3]
.sym 8463 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 8464 w_rx_09_fifo_pulled_data[5]
.sym 8465 smi_ctrl_ins.int_cnt_09[3]
.sym 8466 w_rx_09_fifo_pulled_data[6]
.sym 8471 w_rx_09_fifo_pulled_data[8]
.sym 8472 w_rx_09_fifo_pulled_data[21]
.sym 8473 i_smi_a1_SB_LUT4_I1_O
.sym 8474 w_rx_09_fifo_pulled_data[22]
.sym 8479 w_rx_09_fifo_pulled_data[18]
.sym 8480 w_rx_09_fifo_pulled_data[2]
.sym 8481 smi_ctrl_ins.int_cnt_09[4]
.sym 8482 smi_ctrl_ins.int_cnt_09[3]
.sym 8485 w_rx_09_fifo_pulled_data[3]
.sym 8486 smi_ctrl_ins.int_cnt_09[4]
.sym 8487 smi_ctrl_ins.int_cnt_09[3]
.sym 8488 w_rx_09_fifo_pulled_data[19]
.sym 8497 smi_ctrl_ins.int_cnt_09[3]
.sym 8498 smi_ctrl_ins.int_cnt_09[4]
.sym 8499 w_rx_09_fifo_pulled_data[24]
.sym 8500 w_rx_09_fifo_pulled_data[8]
.sym 8503 smi_ctrl_ins.int_cnt_09[4]
.sym 8504 smi_ctrl_ins.int_cnt_09[3]
.sym 8505 w_rx_09_fifo_pulled_data[0]
.sym 8506 w_rx_09_fifo_pulled_data[16]
.sym 8509 smi_ctrl_ins.int_cnt_09[3]
.sym 8510 smi_ctrl_ins.int_cnt_09[4]
.sym 8511 w_rx_09_fifo_pulled_data[22]
.sym 8512 w_rx_09_fifo_pulled_data[6]
.sym 8515 smi_ctrl_ins.int_cnt_09[4]
.sym 8516 smi_ctrl_ins.int_cnt_09[3]
.sym 8517 w_rx_09_fifo_pulled_data[5]
.sym 8518 w_rx_09_fifo_pulled_data[21]
.sym 8521 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[0]
.sym 8522 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 8523 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 8524 i_smi_a2_SB_LUT4_I1_O[3]
.sym 8525 i_smi_a1_SB_LUT4_I1_O
.sym 8526 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 8528 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[2]
.sym 8529 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 8530 lvds_rx_24_inst.r_data[23]
.sym 8531 lvds_rx_24_inst.r_data[28]
.sym 8532 lvds_rx_24_inst.r_data[29]
.sym 8533 lvds_rx_24_inst.r_data[27]
.sym 8534 lvds_rx_24_inst.r_data[25]
.sym 8535 lvds_rx_24_inst.r_data[21]
.sym 8538 rx_09_fifo.rd_addr[3]
.sym 8543 smi_ctrl_ins.r_fifo_09_pull
.sym 8545 i_smi_a2_SB_LUT4_I1_O[3]
.sym 8547 w_soft_reset
.sym 8550 rx_24_fifo.rd_addr[8]
.sym 8552 lvds_rx_24_inst.r_data[17]
.sym 8556 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 8559 lvds_rx_24_inst.r_data[21]
.sym 8569 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[1]
.sym 8570 w_rx_09_fifo_pulled_data[28]
.sym 8572 w_rx_09_fifo_pulled_data[7]
.sym 8573 smi_ctrl_ins.int_cnt_09[4]
.sym 8574 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[1]
.sym 8575 w_rx_09_fifo_pulled_data[23]
.sym 8576 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[0]
.sym 8577 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[0]
.sym 8579 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[0]
.sym 8580 w_rx_09_fifo_pulled_data[27]
.sym 8581 smi_ctrl_ins.int_cnt_09[4]
.sym 8582 smi_ctrl_ins.int_cnt_09[3]
.sym 8583 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[2]
.sym 8584 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[2]
.sym 8585 w_rx_09_fifo_pulled_data[25]
.sym 8586 w_rx_09_fifo_pulled_data[12]
.sym 8587 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[2]
.sym 8593 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[1]
.sym 8595 w_rx_09_fifo_pulled_data[9]
.sym 8596 i_smi_a1_SB_LUT4_I1_O
.sym 8599 w_rx_09_fifo_pulled_data[11]
.sym 8600 i_smi_a2_SB_LUT4_I1_O[3]
.sym 8602 w_rx_09_fifo_pulled_data[25]
.sym 8603 smi_ctrl_ins.int_cnt_09[4]
.sym 8604 smi_ctrl_ins.int_cnt_09[3]
.sym 8605 w_rx_09_fifo_pulled_data[9]
.sym 8614 w_rx_09_fifo_pulled_data[27]
.sym 8615 w_rx_09_fifo_pulled_data[11]
.sym 8616 smi_ctrl_ins.int_cnt_09[3]
.sym 8617 smi_ctrl_ins.int_cnt_09[4]
.sym 8620 w_rx_09_fifo_pulled_data[12]
.sym 8621 smi_ctrl_ins.int_cnt_09[4]
.sym 8622 w_rx_09_fifo_pulled_data[28]
.sym 8623 smi_ctrl_ins.int_cnt_09[3]
.sym 8626 w_rx_09_fifo_pulled_data[23]
.sym 8627 smi_ctrl_ins.int_cnt_09[4]
.sym 8628 smi_ctrl_ins.int_cnt_09[3]
.sym 8629 w_rx_09_fifo_pulled_data[7]
.sym 8632 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[0]
.sym 8633 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[1]
.sym 8634 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[2]
.sym 8635 i_smi_a2_SB_LUT4_I1_O[3]
.sym 8638 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[2]
.sym 8639 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[0]
.sym 8640 i_smi_a2_SB_LUT4_I1_O[3]
.sym 8641 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[1]
.sym 8644 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[0]
.sym 8645 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[2]
.sym 8646 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[1]
.sym 8647 i_smi_a2_SB_LUT4_I1_O[3]
.sym 8648 i_smi_a1_SB_LUT4_I1_O
.sym 8649 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 8651 lvds_rx_24_inst.r_data[22]
.sym 8652 lvds_rx_24_inst.r_data[20]
.sym 8653 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[2]
.sym 8654 lvds_rx_24_inst.r_data[26]
.sym 8655 lvds_rx_24_inst.r_data[24]
.sym 8656 lvds_rx_24_inst.r_data[19]
.sym 8657 lvds_rx_24_inst.r_data[17]
.sym 8661 w_rx_09_fifo_data[6]
.sym 8666 w_rx_09_fifo_pulled_data[7]
.sym 8668 w_rx_09_fifo_pulled_data[27]
.sym 8673 i_smi_a2_SB_LUT4_I1_O[1]
.sym 8674 w_rx_09_fifo_pulled_data[28]
.sym 8675 w_rx_24_fifo_data[17]
.sym 8679 i_smi_a1_SB_LUT4_I1_O
.sym 8683 rx_09_fifo.wr_addr[4]
.sym 8684 lvds_rx_24_inst.r_data[15]
.sym 8685 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O
.sym 8692 w_rx_24_fifo_pulled_data[2]
.sym 8696 smi_ctrl_ins.int_cnt_09[4]
.sym 8697 smi_ctrl_ins.int_cnt_09[3]
.sym 8698 w_rx_09_fifo_pulled_data[26]
.sym 8702 w_soft_reset
.sym 8703 smi_ctrl_ins.int_cnt_09_SB_DFFNESS_Q_E
.sym 8704 w_rx_09_fifo_pulled_data[10]
.sym 8705 w_rx_09_fifo_pulled_data[31]
.sym 8706 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 8710 w_rx_09_fifo_pulled_data[13]
.sym 8711 w_rx_24_fifo_pulled_data[10]
.sym 8716 w_rx_09_fifo_pulled_data[29]
.sym 8718 i_smi_a2_SB_LUT4_I1_O[3]
.sym 8720 w_rx_09_fifo_pulled_data[14]
.sym 8721 w_rx_09_fifo_pulled_data[30]
.sym 8722 w_rx_09_fifo_pulled_data[15]
.sym 8723 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 8725 smi_ctrl_ins.int_cnt_09[4]
.sym 8726 w_rx_09_fifo_pulled_data[10]
.sym 8727 w_rx_09_fifo_pulled_data[26]
.sym 8728 smi_ctrl_ins.int_cnt_09[3]
.sym 8731 smi_ctrl_ins.int_cnt_09[3]
.sym 8732 smi_ctrl_ins.int_cnt_09[4]
.sym 8733 w_rx_09_fifo_pulled_data[15]
.sym 8734 w_rx_09_fifo_pulled_data[31]
.sym 8737 w_rx_09_fifo_pulled_data[30]
.sym 8738 smi_ctrl_ins.int_cnt_09[3]
.sym 8739 smi_ctrl_ins.int_cnt_09[4]
.sym 8740 w_rx_09_fifo_pulled_data[14]
.sym 8743 w_soft_reset
.sym 8745 i_smi_a2_SB_LUT4_I1_O[3]
.sym 8749 smi_ctrl_ins.int_cnt_09[4]
.sym 8752 smi_ctrl_ins.int_cnt_09[3]
.sym 8757 smi_ctrl_ins.int_cnt_09[3]
.sym 8761 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 8762 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 8763 w_rx_24_fifo_pulled_data[2]
.sym 8764 w_rx_24_fifo_pulled_data[10]
.sym 8767 smi_ctrl_ins.int_cnt_09[3]
.sym 8768 smi_ctrl_ins.int_cnt_09[4]
.sym 8769 w_rx_09_fifo_pulled_data[29]
.sym 8770 w_rx_09_fifo_pulled_data[13]
.sym 8771 smi_ctrl_ins.int_cnt_09_SB_DFFNESS_Q_E
.sym 8772 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 8773 w_soft_reset_$glb_sr
.sym 8774 w_rx_24_fifo_data[18]
.sym 8775 w_rx_24_fifo_data[23]
.sym 8777 w_rx_24_fifo_data[24]
.sym 8778 w_rx_24_fifo_data[15]
.sym 8779 w_rx_24_fifo_data[14]
.sym 8780 w_rx_24_fifo_data[17]
.sym 8788 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 8790 i_smi_a2_SB_LUT4_I1_O[0]
.sym 8793 w_rx_09_fifo_pulled_data[31]
.sym 8796 rx_24_fifo.wr_addr[6]
.sym 8798 w_rx_09_fifo_full
.sym 8800 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 8809 w_rx_24_fifo_data[23]
.sym 8832 lvds_rx_24_inst.r_data[14]
.sym 8835 lvds_rx_24_inst.r_data[16]
.sym 8869 lvds_rx_24_inst.r_data[16]
.sym 8873 lvds_rx_24_inst.r_data[14]
.sym 8894 lvds_rx_24_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 8895 lvds_clock_$glb_clk
.sym 8896 w_soft_reset_$glb_sr
.sym 8898 lvds_rx_24_inst.r_data[14]
.sym 8899 lvds_rx_24_inst.r_data[12]
.sym 8901 lvds_rx_24_inst.r_data[15]
.sym 8902 lvds_rx_24_inst.r_data[13]
.sym 8909 $PACKER_VCC_NET
.sym 8913 rx_24_fifo.wr_addr[7]
.sym 8914 rx_24_fifo.mem_i.0.0.0_RCLKE
.sym 8917 lvds_rx_24_inst.r_data[18]
.sym 8919 rx_24_fifo.wr_addr[3]
.sym 8921 i_smi_a2$SB_IO_IN
.sym 8923 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O
.sym 8924 w_rx_09_fifo_push
.sym 8925 lvds_rx_24_inst.r_data[2]
.sym 8927 lvds_rx_24_inst.r_data[7]
.sym 8943 i_smi_a3$SB_IO_IN
.sym 8945 i_smi_a2$SB_IO_IN
.sym 8950 w_rx_24_fifo_data[15]
.sym 8953 i_smi_a1$SB_IO_IN
.sym 8954 lvds_rx_09_inst.r_data[0]
.sym 8960 w_soft_reset
.sym 8961 i_smi_a3$SB_IO_IN
.sym 8964 lvds_rx_09_inst.r_data[1]
.sym 8969 lvds_rx_09_inst.r_data[4]
.sym 8978 lvds_rx_09_inst.r_data[4]
.sym 8983 w_soft_reset
.sym 8984 i_smi_a2$SB_IO_IN
.sym 8985 i_smi_a1$SB_IO_IN
.sym 8986 i_smi_a3$SB_IO_IN
.sym 8991 w_rx_24_fifo_data[15]
.sym 8995 lvds_rx_09_inst.r_data[0]
.sym 9001 i_smi_a3$SB_IO_IN
.sym 9002 i_smi_a1$SB_IO_IN
.sym 9003 i_smi_a2$SB_IO_IN
.sym 9008 lvds_rx_09_inst.r_data[1]
.sym 9017 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 9018 lvds_clock_$glb_clk
.sym 9021 w_rx_24_fifo_data[12]
.sym 9022 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 9023 w_rx_24_fifo_data[13]
.sym 9024 w_rx_24_fifo_data[11]
.sym 9026 w_rx_24_fifo_data[4]
.sym 9033 $PACKER_VCC_NET
.sym 9034 i_smi_a2_SB_LUT4_I1_O[3]
.sym 9037 w_rx_24_fifo_pulled_data[10]
.sym 9038 i_smi_a1_SB_LUT4_I1_O
.sym 9041 lvds_rx_24_inst.r_data[14]
.sym 9047 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 9049 rx_09_fifo.wr_addr[6]
.sym 9063 i_smi_a3$SB_IO_IN
.sym 9072 lvds_rx_24_inst.r_data[8]
.sym 9073 i_smi_a1$SB_IO_IN
.sym 9075 lvds_rx_24_inst.r_data[9]
.sym 9080 w_soft_reset
.sym 9081 i_smi_a2$SB_IO_IN
.sym 9087 lvds_rx_24_inst.r_data[7]
.sym 9094 i_smi_a2$SB_IO_IN
.sym 9095 w_soft_reset
.sym 9096 i_smi_a3$SB_IO_IN
.sym 9097 i_smi_a1$SB_IO_IN
.sym 9114 lvds_rx_24_inst.r_data[9]
.sym 9118 lvds_rx_24_inst.r_data[8]
.sym 9133 lvds_rx_24_inst.r_data[7]
.sym 9140 lvds_rx_24_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 9141 lvds_clock_$glb_clk
.sym 9142 w_soft_reset_$glb_sr
.sym 9144 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 9145 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[2]
.sym 9146 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[3]
.sym 9147 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[4]
.sym 9148 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[5]
.sym 9149 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[6]
.sym 9150 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[7]
.sym 9155 smi_ctrl_ins.int_cnt_24_SB_DFFNESS_Q_E
.sym 9157 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 9175 rx_09_fifo.wr_addr[4]
.sym 9177 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O
.sym 9186 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 9190 w_soft_reset
.sym 9194 w_rx_09_fifo_push
.sym 9214 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[6]
.sym 9218 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[6]
.sym 9223 w_rx_09_fifo_push
.sym 9226 w_soft_reset
.sym 9261 w_rx_09_fifo_push
.sym 9262 w_soft_reset
.sym 9263 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 9264 lvds_clock_$glb_clk
.sym 9265 w_soft_reset_$glb_sr
.sym 9266 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[8]
.sym 9267 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 9268 rx_09_fifo.wr_addr[4]
.sym 9269 rx_09_fifo.wr_addr[2]
.sym 9270 rx_09_fifo.wr_addr[5]
.sym 9271 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 9272 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[3]
.sym 9273 rx_09_fifo.wr_addr[3]
.sym 9278 rx_09_fifo.wr_addr[7]
.sym 9288 $PACKER_VCC_NET
.sym 9290 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[2]
.sym 9294 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I2[6]
.sym 9296 rx_09_fifo.rd_addr[1]
.sym 9299 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[8]
.sym 9301 w_rx_09_fifo_full
.sym 9307 rx_09_fifo.wr_addr[6]
.sym 9319 rx_09_fifo.wr_addr[8]
.sym 9325 rx_09_fifo.wr_addr[4]
.sym 9326 rx_09_fifo.wr_addr[7]
.sym 9330 rx_09_fifo.wr_addr[3]
.sym 9332 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 9334 rx_09_fifo.wr_addr[2]
.sym 9335 rx_09_fifo.wr_addr[5]
.sym 9339 $nextpnr_ICESTORM_LC_4$O
.sym 9342 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 9345 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 9347 rx_09_fifo.wr_addr[2]
.sym 9349 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 9351 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 9353 rx_09_fifo.wr_addr[3]
.sym 9355 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 9357 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[4]
.sym 9359 rx_09_fifo.wr_addr[4]
.sym 9361 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 9363 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[5]
.sym 9365 rx_09_fifo.wr_addr[5]
.sym 9367 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[4]
.sym 9369 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[6]
.sym 9371 rx_09_fifo.wr_addr[6]
.sym 9373 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[5]
.sym 9375 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[7]
.sym 9377 rx_09_fifo.wr_addr[7]
.sym 9379 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[6]
.sym 9381 $nextpnr_ICESTORM_LC_5$I3
.sym 9384 rx_09_fifo.wr_addr[8]
.sym 9385 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[7]
.sym 9390 rx_09_fifo.rd_addr[1]
.sym 9391 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 9392 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 9393 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 9394 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 9395 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 9396 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 9404 w_soft_reset
.sym 9407 rx_09_fifo.wr_addr[8]
.sym 9413 rx_09_fifo.rd_addr[8]
.sym 9416 rx_09_fifo.rd_addr[7]
.sym 9420 w_rx_09_fifo_push
.sym 9424 rx_09_fifo.rd_addr[3]
.sym 9425 $nextpnr_ICESTORM_LC_5$I3
.sym 9431 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 9432 rx_09_fifo.rd_addr[2]
.sym 9433 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 9434 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 9435 rx_09_fifo.rd_addr[5]
.sym 9436 rx_09_fifo.rd_addr[6]
.sym 9437 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I2[7]
.sym 9439 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 9440 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 9441 rx_09_fifo.rd_addr[3]
.sym 9442 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I2[4]
.sym 9443 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I2[5]
.sym 9444 w_rx_09_fifo_push
.sym 9445 rx_09_fifo.rd_addr[7]
.sym 9446 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[8]
.sym 9447 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[3]
.sym 9448 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0[1]
.sym 9449 rx_09_fifo.full_o_SB_LUT4_I2_I3[0]
.sym 9450 rx_09_fifo.rd_addr[8]
.sym 9451 rx_09_fifo.full_o_SB_LUT4_I2_O[2]
.sym 9452 rx_09_fifo.full_o_SB_LUT4_I2_O[0]
.sym 9454 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I2[6]
.sym 9455 rx_09_fifo.full_o_SB_LUT4_I2_O[1]
.sym 9456 rx_09_fifo.rd_addr[1]
.sym 9458 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0[3]
.sym 9459 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 9460 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0[2]
.sym 9461 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0[0]
.sym 9466 $nextpnr_ICESTORM_LC_5$I3
.sym 9469 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0[2]
.sym 9470 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0[0]
.sym 9471 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0[3]
.sym 9472 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0[1]
.sym 9475 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 9476 rx_09_fifo.full_o_SB_LUT4_I2_I3[0]
.sym 9477 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 9478 rx_09_fifo.rd_addr[1]
.sym 9481 w_rx_09_fifo_push
.sym 9482 rx_09_fifo.full_o_SB_LUT4_I2_O[0]
.sym 9483 rx_09_fifo.full_o_SB_LUT4_I2_O[2]
.sym 9484 rx_09_fifo.full_o_SB_LUT4_I2_O[1]
.sym 9487 rx_09_fifo.rd_addr[6]
.sym 9488 rx_09_fifo.rd_addr[5]
.sym 9489 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I2[5]
.sym 9490 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I2[4]
.sym 9493 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[3]
.sym 9494 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 9495 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 9496 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[8]
.sym 9499 rx_09_fifo.rd_addr[8]
.sym 9500 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I2[7]
.sym 9501 rx_09_fifo.rd_addr[7]
.sym 9502 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I2[6]
.sym 9505 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 9506 rx_09_fifo.rd_addr[2]
.sym 9507 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 9508 rx_09_fifo.rd_addr[3]
.sym 9510 lvds_clock_$glb_clk
.sym 9511 w_soft_reset_$glb_sr
.sym 9512 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 9514 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 9515 rx_09_fifo.rd_addr_SB_DFFESR_Q_E
.sym 9516 w_rx_09_fifo_full
.sym 9517 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 9518 rx_09_fifo.full_o_SB_LUT4_I2_O[0]
.sym 9519 rx_09_fifo.full_o_SB_LUT4_I2_I3[3]
.sym 9535 $PACKER_VCC_NET
.sym 9542 rx_09_fifo.rd_addr[7]
.sym 9554 rx_09_fifo.rd_addr[1]
.sym 9555 rx_09_fifo.rd_addr[2]
.sym 9558 rx_09_fifo.rd_addr[5]
.sym 9565 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 9572 rx_09_fifo.rd_addr[3]
.sym 9574 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 9575 rx_09_fifo.rd_addr[6]
.sym 9580 rx_09_fifo.rd_addr_SB_DFFESR_Q_E
.sym 9584 rx_09_fifo.rd_addr[7]
.sym 9585 $nextpnr_ICESTORM_LC_6$O
.sym 9587 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 9591 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 9594 rx_09_fifo.rd_addr[1]
.sym 9597 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 9600 rx_09_fifo.rd_addr[2]
.sym 9601 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 9603 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 9606 rx_09_fifo.rd_addr[3]
.sym 9607 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 9609 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 9611 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 9613 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 9615 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 9618 rx_09_fifo.rd_addr[5]
.sym 9619 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 9621 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 9624 rx_09_fifo.rd_addr[6]
.sym 9625 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 9627 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 9629 rx_09_fifo.rd_addr[7]
.sym 9631 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 9632 rx_09_fifo.rd_addr_SB_DFFESR_Q_E
.sym 9633 w_clock_sys
.sym 9634 w_soft_reset_$glb_sr
.sym 9638 w_rx_09_fifo_push
.sym 9647 w_soft_reset
.sym 9667 rx_09_fifo.rd_addr[8]
.sym 9671 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 9684 rx_09_fifo.rd_addr[8]
.sym 9687 rx_09_fifo.rd_addr_SB_DFFESR_Q_E
.sym 9710 rx_09_fifo.rd_addr[8]
.sym 9712 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 9755 rx_09_fifo.rd_addr_SB_DFFESR_Q_E
.sym 9756 w_clock_sys
.sym 9757 w_soft_reset_$glb_sr
.sym 10141 o_shdn_rx_lna$SB_IO_OUT
.sym 10164 o_shdn_rx_lna$SB_IO_OUT
.sym 10172 o_shdn_rx_lna$SB_IO_OUT
.sym 10190 o_shdn_rx_lna$SB_IO_OUT
.sym 10197 i_smi_a1$SB_IO_IN
.sym 10201 io_smi_data[2]$SB_IO_OUT
.sym 10204 io_smi_data[1]$SB_IO_OUT
.sym 10214 io_smi_data[2]$SB_IO_OUT
.sym 10215 io_smi_data[1]$SB_IO_OUT
.sym 10226 rx_24_fifo.rd_addr[1]
.sym 10229 io_smi_data[7]$SB_IO_OUT
.sym 10233 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 10259 io_smi_data[5]$SB_IO_OUT
.sym 10280 i_smi_a3$SB_IO_IN
.sym 10290 w_smi_data_output[3]
.sym 10331 i_smi_a3$SB_IO_IN
.sym 10334 w_smi_data_output[3]
.sym 10356 rx_24_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 10357 rx_24_fifo.rd_addr[3]
.sym 10358 rx_24_fifo.rd_addr[4]
.sym 10359 rx_24_fifo.rd_addr[5]
.sym 10360 rx_24_fifo.rd_addr[6]
.sym 10361 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 10364 rx_09_fifo.wr_addr[2]
.sym 10369 smi_ctrl_ins.int_cnt_09[3]
.sym 10370 smi_ctrl_ins.int_cnt_09[4]
.sym 10371 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 10380 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E
.sym 10384 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 10397 rx_24_fifo.rd_addr_SB_DFFESR_Q_E
.sym 10398 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 10403 rx_24_fifo.rd_addr_SB_DFFESR_Q_E
.sym 10404 rx_24_fifo.rd_addr[1]
.sym 10408 w_rx_24_fifo_pulled_data[4]
.sym 10409 w_rx_24_fifo_pulled_data[12]
.sym 10410 w_rx_24_fifo_pulled_data[9]
.sym 10414 rx_24_fifo.rd_addr[6]
.sym 10419 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 10420 io_smi_data[0]$SB_IO_OUT
.sym 10444 w_smi_data_output[1]
.sym 10451 i_smi_a3$SB_IO_IN
.sym 10452 w_smi_data_output[5]
.sym 10464 i_smi_a3$SB_IO_IN
.sym 10466 w_smi_data_output[1]
.sym 10470 w_smi_data_output[5]
.sym 10471 i_smi_a3$SB_IO_IN
.sym 10513 rx_24_fifo.rd_addr[8]
.sym 10514 rx_24_fifo.rd_addr_SB_DFFESR_Q_E
.sym 10515 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 10516 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[2]
.sym 10517 i_smi_a3$SB_IO_IN
.sym 10519 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[1]
.sym 10520 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[3]
.sym 10526 rx_24_fifo.rd_addr[6]
.sym 10528 rx_24_fifo.rd_addr[3]
.sym 10530 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 10536 rx_24_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 10537 rx_24_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 10538 smi_ctrl_ins.int_cnt_24[3]
.sym 10539 w_rx_24_fifo_pulled_data[0]
.sym 10542 $PACKER_VCC_NET
.sym 10543 w_rx_24_fifo_pulled_data[1]
.sym 10545 rx_24_fifo.rd_addr[6]
.sym 10546 rx_09_fifo.wr_addr[4]
.sym 10547 rx_09_fifo.wr_addr[7]
.sym 10548 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E
.sym 10554 w_soft_reset
.sym 10556 i_smi_a1_SB_LUT4_I1_O
.sym 10557 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[2]
.sym 10560 i_smi_a2_SB_LUT4_I1_O[3]
.sym 10562 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[2]
.sym 10563 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[1]
.sym 10565 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[0]
.sym 10566 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 10568 i_smi_a2_SB_LUT4_I1_O[3]
.sym 10572 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[0]
.sym 10573 i_smi_a3$SB_IO_IN
.sym 10574 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[1]
.sym 10575 w_smi_data_output[2]
.sym 10578 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[0]
.sym 10580 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[2]
.sym 10581 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 10600 w_smi_data_output[2]
.sym 10602 i_smi_a3$SB_IO_IN
.sym 10605 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 10606 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 10607 i_smi_a2_SB_LUT4_I1_O[3]
.sym 10608 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[0]
.sym 10612 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[2]
.sym 10613 w_soft_reset
.sym 10617 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[0]
.sym 10618 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[1]
.sym 10619 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[2]
.sym 10620 i_smi_a2_SB_LUT4_I1_O[3]
.sym 10629 i_smi_a2_SB_LUT4_I1_O[3]
.sym 10630 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[1]
.sym 10631 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[2]
.sym 10632 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[0]
.sym 10633 i_smi_a1_SB_LUT4_I1_O
.sym 10634 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 10637 w_rx_24_fifo_data[31]
.sym 10638 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[2]
.sym 10639 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 10640 w_rx_24_fifo_data[29]
.sym 10641 w_rx_24_fifo_data[25]
.sym 10642 w_rx_24_fifo_data[30]
.sym 10643 w_rx_24_fifo_data[27]
.sym 10650 i_smi_a1_SB_LUT4_I1_O
.sym 10651 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[2]
.sym 10656 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[0]
.sym 10661 w_rx_24_fifo_pulled_data[14]
.sym 10662 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 10665 rx_24_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 10667 rx_24_fifo.rd_addr[3]
.sym 10670 w_rx_24_fifo_pulled_data[6]
.sym 10671 rx_24_fifo.wr_addr[7]
.sym 10679 lvds_rx_24_inst.r_data[23]
.sym 10680 lvds_rx_24_inst.r_data[26]
.sym 10682 lvds_rx_24_inst.r_data[19]
.sym 10683 lvds_rx_24_inst.r_data[25]
.sym 10684 lvds_rx_24_inst.r_data[21]
.sym 10685 w_rx_24_fifo_pulled_data[12]
.sym 10686 w_rx_24_fifo_pulled_data[4]
.sym 10688 w_rx_24_fifo_pulled_data[9]
.sym 10693 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 10698 lvds_rx_24_inst.r_data[27]
.sym 10699 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 10701 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 10703 w_rx_24_fifo_pulled_data[1]
.sym 10707 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 10710 w_rx_24_fifo_pulled_data[9]
.sym 10711 w_rx_24_fifo_pulled_data[1]
.sym 10712 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 10713 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 10716 w_rx_24_fifo_pulled_data[12]
.sym 10717 w_rx_24_fifo_pulled_data[4]
.sym 10718 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 10719 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 10723 lvds_rx_24_inst.r_data[21]
.sym 10728 lvds_rx_24_inst.r_data[26]
.sym 10737 lvds_rx_24_inst.r_data[27]
.sym 10741 lvds_rx_24_inst.r_data[25]
.sym 10748 lvds_rx_24_inst.r_data[23]
.sym 10754 lvds_rx_24_inst.r_data[19]
.sym 10756 lvds_rx_24_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 10757 lvds_clock_$glb_clk
.sym 10758 w_soft_reset_$glb_sr
.sym 10759 rx_24_fifo.wr_addr[6]
.sym 10760 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 10761 rx_24_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 10762 rx_24_fifo.wr_addr_SB_DFFESR_Q_E
.sym 10764 rx_24_fifo.wr_addr[5]
.sym 10772 w_rx_09_fifo_full
.sym 10781 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 10783 rx_09_fifo.wr_addr[2]
.sym 10785 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 10786 rx_24_fifo.full_o_SB_LUT4_I3_I2[1]
.sym 10788 rx_24_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 10791 rx_09_fifo.wr_addr[8]
.sym 10792 rx_24_fifo.rd_addr[1]
.sym 10793 rx_09_fifo.full_o_SB_LUT4_I2_I3[0]
.sym 10794 rx_24_fifo.full_o_SB_LUT4_I3_I2[5]
.sym 10808 lvds_rx_24_inst.r_data[22]
.sym 10809 lvds_rx_24_inst.r_data[20]
.sym 10812 lvds_rx_24_inst.r_data[24]
.sym 10814 lvds_rx_24_inst.r_data[17]
.sym 10816 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 10821 w_rx_24_fifo_pulled_data[14]
.sym 10824 lvds_rx_24_inst.r_data[15]
.sym 10827 lvds_rx_24_inst.r_data[18]
.sym 10830 w_rx_24_fifo_pulled_data[6]
.sym 10831 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 10833 lvds_rx_24_inst.r_data[20]
.sym 10842 lvds_rx_24_inst.r_data[18]
.sym 10845 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 10846 w_rx_24_fifo_pulled_data[14]
.sym 10847 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 10848 w_rx_24_fifo_pulled_data[6]
.sym 10853 lvds_rx_24_inst.r_data[24]
.sym 10858 lvds_rx_24_inst.r_data[22]
.sym 10863 lvds_rx_24_inst.r_data[17]
.sym 10870 lvds_rx_24_inst.r_data[15]
.sym 10879 lvds_rx_24_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 10880 lvds_clock_$glb_clk
.sym 10881 w_soft_reset_$glb_sr
.sym 10882 rx_24_fifo.wr_addr[3]
.sym 10883 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 10884 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 10885 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 10886 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 10887 rx_24_fifo.wr_addr[7]
.sym 10888 rx_24_fifo.wr_addr[4]
.sym 10889 rx_24_fifo.wr_addr[8]
.sym 10898 lvds_rx_24_inst.r_data[20]
.sym 10902 lvds_rx_24_inst.r_data[26]
.sym 10903 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 10904 lvds_rx_24_inst.r_data[24]
.sym 10906 rx_24_fifo.full_o_SB_LUT4_I3_I2[6]
.sym 10907 rx_24_fifo.full_o_SB_LUT4_I3_I2[8]
.sym 10908 w_rx_24_fifo_data[14]
.sym 10909 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 10912 rx_24_fifo.rd_addr[6]
.sym 10913 rx_24_fifo.wr_addr[8]
.sym 10914 w_rx_24_fifo_data[18]
.sym 10916 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 10917 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 10927 lvds_rx_24_inst.r_data[15]
.sym 10929 lvds_rx_24_inst.r_data[21]
.sym 10931 lvds_rx_24_inst.r_data[22]
.sym 10933 lvds_rx_24_inst.r_data[12]
.sym 10935 lvds_rx_24_inst.r_data[16]
.sym 10936 lvds_rx_24_inst.r_data[13]
.sym 10957 lvds_rx_24_inst.r_data[16]
.sym 10963 lvds_rx_24_inst.r_data[21]
.sym 10976 lvds_rx_24_inst.r_data[22]
.sym 10982 lvds_rx_24_inst.r_data[13]
.sym 10988 lvds_rx_24_inst.r_data[12]
.sym 10992 lvds_rx_24_inst.r_data[15]
.sym 11002 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 11003 lvds_clock_$glb_clk
.sym 11006 rx_24_fifo.full_o_SB_LUT4_I3_I2[1]
.sym 11007 rx_24_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 11008 rx_24_fifo.full_o_SB_LUT4_I3_I2[3]
.sym 11009 rx_24_fifo.full_o_SB_LUT4_I3_I2[4]
.sym 11010 rx_24_fifo.full_o_SB_LUT4_I3_I2[5]
.sym 11011 rx_24_fifo.full_o_SB_LUT4_I3_I2[6]
.sym 11012 rx_24_fifo.full_o_SB_LUT4_I3_I2[7]
.sym 11018 lvds_rx_24_inst.r_data[17]
.sym 11028 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 11029 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 11030 rx_09_fifo.wr_addr[4]
.sym 11032 w_rx_24_fifo_data[24]
.sym 11033 rx_09_fifo.wr_addr[2]
.sym 11035 $PACKER_VCC_NET
.sym 11036 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 11037 w_cs[0]
.sym 11038 rx_09_fifo.wr_addr[7]
.sym 11039 rx_24_fifo.wr_addr[8]
.sym 11040 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E
.sym 11048 lvds_rx_24_inst.r_data[12]
.sym 11067 lvds_rx_24_inst.r_data[13]
.sym 11073 lvds_rx_24_inst.r_data[11]
.sym 11074 lvds_rx_24_inst.r_data[10]
.sym 11086 lvds_rx_24_inst.r_data[12]
.sym 11092 lvds_rx_24_inst.r_data[10]
.sym 11106 lvds_rx_24_inst.r_data[13]
.sym 11112 lvds_rx_24_inst.r_data[11]
.sym 11125 lvds_rx_24_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 11126 lvds_clock_$glb_clk
.sym 11127 w_soft_reset_$glb_sr
.sym 11128 rx_24_fifo.full_o_SB_LUT4_I3_I2[8]
.sym 11130 w_cs[0]
.sym 11133 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 11140 r_tx_data[3]
.sym 11149 w_rx_24_fifo_data[17]
.sym 11154 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 11156 w_rx_24_fifo_data[4]
.sym 11172 lvds_rx_24_inst.r_data[11]
.sym 11173 lvds_rx_24_inst.r_data[10]
.sym 11177 lvds_rx_24_inst.r_data[2]
.sym 11183 lvds_rx_24_inst.r_data[9]
.sym 11192 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 11209 lvds_rx_24_inst.r_data[10]
.sym 11215 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 11220 lvds_rx_24_inst.r_data[11]
.sym 11229 lvds_rx_24_inst.r_data[9]
.sym 11239 lvds_rx_24_inst.r_data[2]
.sym 11248 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 11249 lvds_clock_$glb_clk
.sym 11251 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 11252 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 11255 rx_09_fifo.wr_addr[7]
.sym 11256 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E
.sym 11257 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 11269 w_rx_24_fifo_data[23]
.sym 11275 rx_09_fifo.wr_addr[8]
.sym 11276 rx_09_fifo.wr_addr[7]
.sym 11278 rx_09_fifo.wr_addr[3]
.sym 11280 lvds_rx_09_inst.o_debug_state[0]
.sym 11282 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 11283 rx_09_fifo.full_o_SB_LUT4_I2_O[1]
.sym 11284 rx_09_fifo.wr_addr[4]
.sym 11285 rx_09_fifo.full_o_SB_LUT4_I2_I3[0]
.sym 11286 rx_09_fifo.wr_addr[2]
.sym 11295 rx_09_fifo.wr_addr[2]
.sym 11296 rx_09_fifo.wr_addr[5]
.sym 11300 rx_09_fifo.wr_addr[6]
.sym 11301 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 11302 rx_09_fifo.wr_addr[4]
.sym 11307 rx_09_fifo.wr_addr[3]
.sym 11319 rx_09_fifo.full_o_SB_LUT4_I2_I3[0]
.sym 11320 rx_09_fifo.wr_addr[7]
.sym 11324 $nextpnr_ICESTORM_LC_10$O
.sym 11327 rx_09_fifo.full_o_SB_LUT4_I2_I3[0]
.sym 11330 rx_09_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 11332 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 11334 rx_09_fifo.full_o_SB_LUT4_I2_I3[0]
.sym 11336 rx_09_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 11338 rx_09_fifo.wr_addr[2]
.sym 11340 rx_09_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 11342 rx_09_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 11344 rx_09_fifo.wr_addr[3]
.sym 11346 rx_09_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 11348 rx_09_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 11350 rx_09_fifo.wr_addr[4]
.sym 11352 rx_09_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 11354 rx_09_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 11356 rx_09_fifo.wr_addr[5]
.sym 11358 rx_09_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 11360 rx_09_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 11362 rx_09_fifo.wr_addr[6]
.sym 11364 rx_09_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 11366 rx_09_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 11369 rx_09_fifo.wr_addr[7]
.sym 11370 rx_09_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 11374 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 11375 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 11376 rx_09_fifo.full_o_SB_LUT4_I2_O[1]
.sym 11377 rx_09_fifo.full_o_SB_LUT4_I2_I3[0]
.sym 11378 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 11379 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 11380 rx_09_fifo.wr_addr[8]
.sym 11381 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 11383 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11391 rx_09_fifo.rd_addr[3]
.sym 11394 rx_09_fifo.rd_addr[8]
.sym 11395 rx_09_fifo.rd_addr[7]
.sym 11399 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 11403 rx_09_fifo.rd_addr[6]
.sym 11405 rx_09_fifo.rd_addr[1]
.sym 11407 rx_09_fifo.rd_addr[5]
.sym 11408 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 11410 rx_09_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 11416 rx_09_fifo.rd_addr[1]
.sym 11417 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 11419 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[4]
.sym 11424 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 11425 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[2]
.sym 11426 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[3]
.sym 11427 rx_09_fifo.wr_addr[7]
.sym 11428 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[5]
.sym 11429 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 11430 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 11431 rx_09_fifo.wr_addr[6]
.sym 11437 rx_09_fifo.wr_addr[8]
.sym 11438 rx_09_fifo.rd_addr[3]
.sym 11448 rx_09_fifo.wr_addr[8]
.sym 11451 rx_09_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 11457 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 11462 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[4]
.sym 11466 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[2]
.sym 11472 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[5]
.sym 11478 rx_09_fifo.rd_addr[3]
.sym 11479 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[3]
.sym 11480 rx_09_fifo.rd_addr[1]
.sym 11481 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 11484 rx_09_fifo.wr_addr[6]
.sym 11485 rx_09_fifo.wr_addr[7]
.sym 11486 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 11487 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 11493 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[3]
.sym 11494 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 11495 lvds_clock_$glb_clk
.sym 11496 w_soft_reset_$glb_sr
.sym 11497 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 11498 w_rx_09_fifo_empty
.sym 11499 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[1]
.sym 11500 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 11501 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[0]
.sym 11502 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 11503 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 11504 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 11511 rx_09_fifo.wr_addr[6]
.sym 11512 rx_09_fifo.full_o_SB_LUT4_I2_I3[0]
.sym 11518 rx_09_fifo.rd_addr[7]
.sym 11522 rx_09_fifo.wr_addr[4]
.sym 11523 rx_09_fifo.full_o_SB_LUT4_I2_I3[0]
.sym 11524 rx_09_fifo.wr_addr[2]
.sym 11528 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 11529 w_cs[0]
.sym 11530 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 11532 $PACKER_VCC_NET
.sym 11543 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 11549 rx_09_fifo.rd_addr_SB_DFFESR_Q_E
.sym 11551 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 11555 rx_09_fifo.rd_addr[1]
.sym 11556 rx_09_fifo.rd_addr[2]
.sym 11558 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 11560 rx_09_fifo.rd_addr[6]
.sym 11561 rx_09_fifo.rd_addr[7]
.sym 11565 rx_09_fifo.rd_addr[3]
.sym 11567 rx_09_fifo.rd_addr[5]
.sym 11570 $nextpnr_ICESTORM_LC_7$O
.sym 11572 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 11576 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 11579 rx_09_fifo.rd_addr[1]
.sym 11580 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 11582 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 11585 rx_09_fifo.rd_addr[2]
.sym 11586 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 11588 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 11590 rx_09_fifo.rd_addr[3]
.sym 11592 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 11594 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 11597 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 11598 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 11600 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 11602 rx_09_fifo.rd_addr[5]
.sym 11604 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 11606 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 11609 rx_09_fifo.rd_addr[6]
.sym 11610 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 11612 $nextpnr_ICESTORM_LC_8$I3
.sym 11615 rx_09_fifo.rd_addr[7]
.sym 11616 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 11617 rx_09_fifo.rd_addr_SB_DFFESR_Q_E
.sym 11618 w_clock_sys
.sym 11619 w_soft_reset_$glb_sr
.sym 11621 sys_ctrl_ins.reset_cmd
.sym 11622 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 11627 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 11636 rx_09_fifo.rd_addr[8]
.sym 11637 lvds_rx_09_inst.o_debug_state[1]
.sym 11638 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 11646 w_soft_reset
.sym 11656 $nextpnr_ICESTORM_LC_8$I3
.sym 11666 w_soft_reset
.sym 11668 rx_09_fifo.full_o_SB_LUT4_I2_I3[3]
.sym 11669 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[8]
.sym 11670 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[2]
.sym 11671 rx_09_fifo.rd_addr[2]
.sym 11674 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 11677 rx_09_fifo.rd_addr[8]
.sym 11680 w_rx_09_fifo_full
.sym 11681 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[2]
.sym 11683 rx_09_fifo.full_o_SB_LUT4_I2_I3[0]
.sym 11688 rx_09_fifo.rd_addr_SB_DFFESR_Q_E
.sym 11692 $PACKER_VCC_NET
.sym 11693 $nextpnr_ICESTORM_LC_8$COUT
.sym 11696 $PACKER_VCC_NET
.sym 11697 $nextpnr_ICESTORM_LC_8$I3
.sym 11699 $nextpnr_ICESTORM_LC_9$I3
.sym 11701 rx_09_fifo.rd_addr[8]
.sym 11709 $nextpnr_ICESTORM_LC_9$I3
.sym 11712 w_soft_reset
.sym 11713 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[2]
.sym 11719 w_rx_09_fifo_full
.sym 11727 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 11730 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 11731 w_rx_09_fifo_full
.sym 11732 rx_09_fifo.full_o_SB_LUT4_I2_I3[0]
.sym 11733 rx_09_fifo.full_o_SB_LUT4_I2_I3[3]
.sym 11736 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[8]
.sym 11737 rx_09_fifo.rd_addr[8]
.sym 11738 rx_09_fifo.rd_addr[2]
.sym 11739 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[2]
.sym 11740 rx_09_fifo.rd_addr_SB_DFFESR_Q_E
.sym 11741 w_clock_sys
.sym 11742 w_soft_reset_$glb_sr
.sym 11748 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E
.sym 11749 lvds_rx_09_inst.r_push
.sym 11764 sys_ctrl_ins.reset_cmd
.sym 11767 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[2]
.sym 11775 lvds_rx_09_inst.o_debug_state[0]
.sym 11814 lvds_rx_09_inst.r_push
.sym 11835 lvds_rx_09_inst.r_push
.sym 11864 lvds_clock_$glb_clk
.sym 11865 w_soft_reset_$glb_sr
.sym 11899 lvds_rx_24_inst.o_debug_state[0]
.sym 12006 o_shdn_tx_lna$SB_IO_OUT
.sym 12143 w_soft_reset
.sym 12309 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E
.sym 12310 io_smi_data[0]$SB_IO_OUT
.sym 12313 io_smi_data[7]$SB_IO_OUT
.sym 12322 io_smi_data[7]$SB_IO_OUT
.sym 12329 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E
.sym 12334 io_smi_data[0]$SB_IO_OUT
.sym 12338 smi_ctrl_ins.w_fifo_24_pull_trigger
.sym 12340 smi_ctrl_ins.w_fifo_24_pull_trigger_SB_DFFNE_Q_E
.sym 12342 smi_ctrl_ins.w_fifo_09_pull_trigger
.sym 12346 rx_24_fifo.rd_addr[4]
.sym 12349 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 12358 w_rx_09_fifo_empty
.sym 12388 i_smi_a3$SB_IO_IN
.sym 12395 rx_24_fifo.rd_addr_SB_DFFESR_Q_E
.sym 12401 rx_24_fifo.rd_addr[1]
.sym 12405 w_smi_data_output[7]
.sym 12408 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 12410 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 12413 rx_24_fifo.rd_addr[1]
.sym 12430 w_smi_data_output[7]
.sym 12431 i_smi_a3$SB_IO_IN
.sym 12455 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 12456 rx_24_fifo.rd_addr_SB_DFFESR_Q_E
.sym 12457 w_clock_sys
.sym 12458 w_soft_reset_$glb_sr
.sym 12465 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 12466 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 12467 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 12468 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 12469 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 12470 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 12473 rx_09_fifo.full_o_SB_LUT4_I2_I3[0]
.sym 12475 rx_24_fifo.rd_addr[1]
.sym 12477 $PACKER_VCC_NET
.sym 12482 smi_ctrl_ins.int_cnt_24[3]
.sym 12500 w_smi_data_output[7]
.sym 12502 rx_24_fifo.rd_addr[5]
.sym 12506 rx_24_fifo.wr_addr[8]
.sym 12507 i_smi_a3$SB_IO_IN
.sym 12511 w_rx_09_fifo_empty
.sym 12512 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 12514 rx_24_fifo.rd_addr[1]
.sym 12517 w_rx_24_fifo_empty
.sym 12518 w_tx_data_smi[2]
.sym 12519 rx_24_fifo.rd_addr[5]
.sym 12520 w_rx_24_fifo_pulled_data[3]
.sym 12522 rx_24_fifo.rd_addr[6]
.sym 12523 rx_24_fifo.rd_addr[8]
.sym 12526 w_rx_24_fifo_pulled_data[8]
.sym 12528 w_rx_24_fifo_pulled_data[11]
.sym 12533 io_smi_data[3]$SB_IO_OUT
.sym 12540 rx_24_fifo.rd_addr[1]
.sym 12542 rx_24_fifo.rd_addr_SB_DFFESR_Q_E
.sym 12544 rx_24_fifo.rd_addr[4]
.sym 12551 rx_24_fifo.rd_addr[3]
.sym 12555 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 12566 rx_24_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 12569 rx_24_fifo.rd_addr[5]
.sym 12570 rx_24_fifo.rd_addr[6]
.sym 12571 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 12572 $nextpnr_ICESTORM_LC_12$O
.sym 12575 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 12578 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 12580 rx_24_fifo.rd_addr[1]
.sym 12584 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 12586 rx_24_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 12588 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 12590 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 12592 rx_24_fifo.rd_addr[3]
.sym 12594 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 12596 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 12599 rx_24_fifo.rd_addr[4]
.sym 12600 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 12602 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 12604 rx_24_fifo.rd_addr[5]
.sym 12606 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 12608 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 12610 rx_24_fifo.rd_addr[6]
.sym 12612 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 12614 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 12616 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 12618 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 12619 rx_24_fifo.rd_addr_SB_DFFESR_Q_E
.sym 12620 w_clock_sys
.sym 12621 w_soft_reset_$glb_sr
.sym 12622 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 12623 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[9]
.sym 12624 w_smi_read_req
.sym 12625 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 12626 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 12627 smi_ctrl_ins.r_fifo_09_pull_1
.sym 12628 w_rx_24_fifo_empty
.sym 12629 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[0]
.sym 12632 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[2]
.sym 12636 rx_24_fifo.rd_addr[5]
.sym 12640 rx_24_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 12642 rx_24_fifo.rd_addr[3]
.sym 12644 rx_24_fifo.rd_addr[4]
.sym 12646 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 12647 rx_24_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 12648 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 12649 rx_24_fifo.rd_addr[3]
.sym 12650 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 12651 rx_24_fifo.rd_addr[4]
.sym 12653 rx_24_fifo.rd_addr[5]
.sym 12654 rx_24_fifo.rd_addr[8]
.sym 12655 rx_24_fifo.rd_addr[6]
.sym 12656 rx_24_fifo.wr_addr[5]
.sym 12657 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 12658 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 12663 rx_24_fifo.wr_addr[5]
.sym 12665 rx_24_fifo.rd_addr_SB_DFFESR_Q_E
.sym 12666 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[0]
.sym 12668 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 12669 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 12670 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 12673 rx_24_fifo.wr_addr[8]
.sym 12677 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 12679 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 12680 rx_24_fifo.rd_addr[1]
.sym 12681 w_rx_09_fifo_empty
.sym 12682 smi_ctrl_ins.r_fifo_09_pull
.sym 12684 smi_ctrl_ins.r_fifo_09_pull_1
.sym 12685 i_smi_a3$SB_IO_IN
.sym 12687 rx_24_fifo.rd_addr[8]
.sym 12688 rx_24_fifo.wr_addr[6]
.sym 12692 w_soft_reset
.sym 12694 rx_24_fifo.wr_addr[7]
.sym 12697 rx_24_fifo.rd_addr[8]
.sym 12699 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 12704 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[0]
.sym 12705 w_soft_reset
.sym 12708 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 12709 rx_24_fifo.rd_addr[1]
.sym 12714 smi_ctrl_ins.r_fifo_09_pull
.sym 12716 smi_ctrl_ins.r_fifo_09_pull_1
.sym 12717 w_rx_09_fifo_empty
.sym 12720 i_smi_a3$SB_IO_IN
.sym 12732 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 12733 rx_24_fifo.wr_addr[8]
.sym 12734 rx_24_fifo.wr_addr[7]
.sym 12735 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 12738 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 12739 rx_24_fifo.wr_addr[5]
.sym 12740 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 12741 rx_24_fifo.wr_addr[6]
.sym 12742 rx_24_fifo.rd_addr_SB_DFFESR_Q_E
.sym 12743 w_clock_sys
.sym 12744 w_soft_reset_$glb_sr
.sym 12745 w_tx_data_smi[2]
.sym 12746 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 12747 w_tx_data_smi[1]
.sym 12748 rx_24_fifo.wr_addr[5]
.sym 12749 w_tx_data_smi[0]
.sym 12750 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[2]
.sym 12751 rx_24_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 12752 w_tx_data_smi[3]
.sym 12757 rx_24_fifo.rd_addr[8]
.sym 12761 rx_24_fifo.rd_addr_SB_DFFESR_Q_E
.sym 12765 w_smi_data_output[4]
.sym 12769 w_rx_24_fifo_data[29]
.sym 12771 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[2]
.sym 12772 rx_24_fifo.rd_addr[5]
.sym 12773 w_rx_24_fifo_data[30]
.sym 12774 rx_24_fifo.wr_addr[6]
.sym 12775 w_rx_24_fifo_data[27]
.sym 12777 w_smi_data_output[7]
.sym 12788 lvds_rx_24_inst.r_data[23]
.sym 12789 lvds_rx_24_inst.r_data[28]
.sym 12790 lvds_rx_24_inst.r_data[29]
.sym 12791 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 12792 w_rx_24_fifo_pulled_data[0]
.sym 12796 w_rx_24_fifo_pulled_data[3]
.sym 12797 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 12799 lvds_rx_24_inst.r_data[27]
.sym 12800 lvds_rx_24_inst.r_data[25]
.sym 12803 w_rx_24_fifo_pulled_data[8]
.sym 12805 w_rx_24_fifo_pulled_data[11]
.sym 12813 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 12828 lvds_rx_24_inst.r_data[29]
.sym 12831 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 12832 w_rx_24_fifo_pulled_data[11]
.sym 12833 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 12834 w_rx_24_fifo_pulled_data[3]
.sym 12837 w_rx_24_fifo_pulled_data[8]
.sym 12838 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 12839 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 12840 w_rx_24_fifo_pulled_data[0]
.sym 12843 lvds_rx_24_inst.r_data[27]
.sym 12850 lvds_rx_24_inst.r_data[23]
.sym 12856 lvds_rx_24_inst.r_data[28]
.sym 12861 lvds_rx_24_inst.r_data[25]
.sym 12865 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 12866 lvds_clock_$glb_clk
.sym 12868 rx_24_fifo.wr_addr_SB_DFFESR_Q_E
.sym 12869 rx_24_fifo.empty_o_SB_LUT4_I2_I3_SB_LUT4_O_I0[2]
.sym 12870 w_smi_data_output[7]
.sym 12871 rx_24_fifo.empty_o_SB_LUT4_I2_I3_SB_LUT4_O_I0[0]
.sym 12872 rx_24_fifo.empty_o_SB_LUT4_I2_I3_SB_LUT4_O_I0[1]
.sym 12873 rx_24_fifo.empty_o_SB_LUT4_I2_I3[3]
.sym 12874 rx_24_fifo.empty_o_SB_LUT4_I2_I3_SB_LUT4_O_I0[3]
.sym 12875 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[2]
.sym 12880 w_rx_24_fifo_pulled_data[12]
.sym 12882 w_rx_24_fifo_data[25]
.sym 12883 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 12884 w_rx_24_fifo_data[31]
.sym 12885 w_rx_24_fifo_pulled_data[9]
.sym 12887 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 12890 w_rx_24_fifo_pulled_data[4]
.sym 12892 w_tx_data_smi[1]
.sym 12893 rx_24_fifo.wr_addr[4]
.sym 12894 rx_24_fifo.mem_i.0.0.0_WCLKE
.sym 12895 rx_24_fifo.wr_addr[8]
.sym 12897 rx_24_fifo.wr_addr[3]
.sym 12898 w_rx_24_fifo_data[16]
.sym 12899 w_rx_09_fifo_empty
.sym 12900 rx_24_fifo.wr_addr[6]
.sym 12901 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 12902 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 12903 i_smi_a1$SB_IO_IN
.sym 12927 rx_24_fifo.full_o_SB_LUT4_I3_I2[1]
.sym 12929 rx_24_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 12933 rx_24_fifo.wr_addr_SB_DFFESR_Q_E
.sym 12935 rx_24_fifo.full_o_SB_LUT4_I3_I2[5]
.sym 12936 rx_24_fifo.wr_addr_SB_DFFESR_Q_E
.sym 12937 rx_24_fifo.full_o_SB_LUT4_I3_I2[6]
.sym 12945 rx_24_fifo.full_o_SB_LUT4_I3_I2[6]
.sym 12949 rx_24_fifo.full_o_SB_LUT4_I3_I2[1]
.sym 12956 rx_24_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 12960 rx_24_fifo.wr_addr_SB_DFFESR_Q_E
.sym 12974 rx_24_fifo.full_o_SB_LUT4_I3_I2[5]
.sym 12988 rx_24_fifo.wr_addr_SB_DFFESR_Q_E
.sym 12989 lvds_clock_$glb_clk
.sym 12990 w_soft_reset_$glb_sr
.sym 12991 w_rx_24_fifo_data[20]
.sym 12992 w_rx_24_fifo_data[16]
.sym 12993 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 12994 w_rx_24_fifo_data[21]
.sym 12995 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 12996 i_smi_a2_SB_LUT4_I1_O[2]
.sym 12997 w_rx_24_fifo_data[19]
.sym 12998 rx_24_fifo.mem_i.0.0.0_WCLKE
.sym 13003 rx_24_fifo.wr_addr[6]
.sym 13004 rx_24_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 13005 rx_24_fifo.wr_addr[5]
.sym 13006 rx_24_fifo.wr_addr[8]
.sym 13007 w_rx_24_fifo_data[24]
.sym 13008 w_rx_24_fifo_pulled_data[0]
.sym 13009 rx_24_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 13010 i_smi_a3$SB_IO_IN
.sym 13011 rx_24_fifo.mem_i.0.0.0_RCLKE
.sym 13012 w_rx_24_fifo_pulled_data[1]
.sym 13013 w_rx_24_fifo_data[22]
.sym 13014 rx_24_fifo.rd_addr[6]
.sym 13016 rx_24_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 13018 w_tx_data_smi[0]
.sym 13019 rx_24_fifo.rd_addr[6]
.sym 13020 rx_24_fifo.rd_addr[8]
.sym 13022 rx_24_fifo.wr_addr[5]
.sym 13023 w_soft_reset
.sym 13024 w_tx_data_smi[2]
.sym 13034 rx_24_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 13035 rx_24_fifo.full_o_SB_LUT4_I3_I2[3]
.sym 13036 rx_24_fifo.full_o_SB_LUT4_I3_I2[4]
.sym 13037 rx_24_fifo.rd_addr[1]
.sym 13038 rx_24_fifo.rd_addr[3]
.sym 13039 rx_24_fifo.full_o_SB_LUT4_I3_I2[7]
.sym 13041 rx_24_fifo.full_o_SB_LUT4_I3_I2[1]
.sym 13043 rx_24_fifo.wr_addr_SB_DFFESR_Q_E
.sym 13044 rx_24_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 13046 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 13048 rx_24_fifo.rd_addr[4]
.sym 13050 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 13053 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 13056 rx_24_fifo.full_o_SB_LUT4_I3_I2[8]
.sym 13068 rx_24_fifo.full_o_SB_LUT4_I3_I2[3]
.sym 13071 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 13072 rx_24_fifo.rd_addr[4]
.sym 13073 rx_24_fifo.full_o_SB_LUT4_I3_I2[7]
.sym 13074 rx_24_fifo.full_o_SB_LUT4_I3_I2[4]
.sym 13077 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 13083 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 13084 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 13085 rx_24_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 13086 rx_24_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 13089 rx_24_fifo.rd_addr[3]
.sym 13090 rx_24_fifo.rd_addr[1]
.sym 13091 rx_24_fifo.full_o_SB_LUT4_I3_I2[1]
.sym 13092 rx_24_fifo.full_o_SB_LUT4_I3_I2[3]
.sym 13097 rx_24_fifo.full_o_SB_LUT4_I3_I2[7]
.sym 13101 rx_24_fifo.full_o_SB_LUT4_I3_I2[4]
.sym 13107 rx_24_fifo.full_o_SB_LUT4_I3_I2[8]
.sym 13111 rx_24_fifo.wr_addr_SB_DFFESR_Q_E
.sym 13112 lvds_clock_$glb_clk
.sym 13113 w_soft_reset_$glb_sr
.sym 13114 r_tx_data[4]
.sym 13115 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 13116 r_tx_data[2]
.sym 13118 r_tx_data[3]
.sym 13119 r_tx_data[1]
.sym 13122 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 13126 w_rx_24_fifo_pulled_data[14]
.sym 13127 w_rx_24_fifo_data[19]
.sym 13128 rx_24_fifo.wr_addr[7]
.sym 13129 w_rx_24_fifo_pulled_data[6]
.sym 13130 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 13131 lvds_rx_24_inst.r_push
.sym 13132 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 13133 w_rx_24_fifo_data[20]
.sym 13136 w_rx_24_fifo_full
.sym 13139 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 13140 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 13141 rx_09_fifo.full_o_SB_LUT4_I2_I3[0]
.sym 13142 r_tx_data_SB_DFFE_Q_E
.sym 13144 lvds_rx_24_inst.r_data[19]
.sym 13145 rx_24_fifo.wr_addr[7]
.sym 13146 rx_09_fifo.wr_addr[7]
.sym 13147 rx_24_fifo.wr_addr[4]
.sym 13148 rx_24_fifo.mem_i.0.0.0_WCLKE
.sym 13155 rx_24_fifo.wr_addr[3]
.sym 13157 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 13165 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 13168 rx_24_fifo.wr_addr[7]
.sym 13169 rx_24_fifo.wr_addr[4]
.sym 13172 rx_24_fifo.wr_addr[6]
.sym 13174 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 13176 rx_24_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 13182 rx_24_fifo.wr_addr[5]
.sym 13187 $nextpnr_ICESTORM_LC_11$O
.sym 13189 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 13193 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 13196 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 13197 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 13199 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[3]
.sym 13201 rx_24_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 13203 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 13205 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[4]
.sym 13207 rx_24_fifo.wr_addr[3]
.sym 13209 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[3]
.sym 13211 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[5]
.sym 13213 rx_24_fifo.wr_addr[4]
.sym 13215 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[4]
.sym 13217 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[6]
.sym 13219 rx_24_fifo.wr_addr[5]
.sym 13221 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[5]
.sym 13223 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[7]
.sym 13225 rx_24_fifo.wr_addr[6]
.sym 13227 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[6]
.sym 13229 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[8]
.sym 13231 rx_24_fifo.wr_addr[7]
.sym 13233 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[7]
.sym 13237 r_tx_data_SB_DFFE_Q_E
.sym 13238 w_cs[1]
.sym 13239 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 13240 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 13241 w_cs[2]
.sym 13242 w_cs[3]
.sym 13243 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 13244 spi_if_ins.o_cs_SB_LUT4_I3_O[3]
.sym 13256 r_tx_data[4]
.sym 13260 w_rx_24_fifo_pulled_data[5]
.sym 13263 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[2]
.sym 13265 w_tx_data_sys[0]
.sym 13266 w_tx_data_io[0]
.sym 13267 w_tx_data_io[1]
.sym 13268 w_tx_data_io[3]
.sym 13270 r_tx_data_SB_DFFE_Q_E
.sym 13272 w_tx_data_io[4]
.sym 13273 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[8]
.sym 13289 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 13292 rx_24_fifo.wr_addr[8]
.sym 13304 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 13306 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 13312 rx_24_fifo.wr_addr[8]
.sym 13314 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[8]
.sym 13324 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 13341 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 13357 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 13358 w_clock_sys
.sym 13361 spi_if_ins.o_cs_SB_LUT4_I3_O[2]
.sym 13363 r_tx_data[0]
.sym 13364 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 13365 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 13367 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[2]
.sym 13377 w_rx_24_fifo_data[18]
.sym 13383 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 13385 w_cs[0]
.sym 13386 w_rx_09_fifo_empty
.sym 13388 $PACKER_GND_NET
.sym 13390 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 13403 rx_09_fifo.rd_addr[7]
.sym 13404 rx_09_fifo.rd_addr[8]
.sym 13406 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[5]
.sym 13407 rx_09_fifo.wr_addr[8]
.sym 13408 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[7]
.sym 13412 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 13413 rx_09_fifo.wr_addr[7]
.sym 13415 rx_09_fifo.rd_addr[3]
.sym 13421 rx_09_fifo.wr_addr[5]
.sym 13424 rx_09_fifo.wr_addr[3]
.sym 13429 lvds_rx_09_inst.o_debug_state[0]
.sym 13430 rx_09_fifo.rd_addr[5]
.sym 13432 w_soft_reset
.sym 13434 rx_09_fifo.rd_addr[5]
.sym 13435 rx_09_fifo.wr_addr[3]
.sym 13436 rx_09_fifo.wr_addr[5]
.sym 13437 rx_09_fifo.rd_addr[3]
.sym 13440 rx_09_fifo.wr_addr[7]
.sym 13441 rx_09_fifo.rd_addr[7]
.sym 13442 rx_09_fifo.rd_addr[8]
.sym 13443 rx_09_fifo.wr_addr[8]
.sym 13461 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[7]
.sym 13466 lvds_rx_09_inst.o_debug_state[0]
.sym 13467 w_soft_reset
.sym 13470 rx_09_fifo.rd_addr[5]
.sym 13471 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[5]
.sym 13472 rx_09_fifo.rd_addr[7]
.sym 13473 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[7]
.sym 13480 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 13481 lvds_clock_$glb_clk
.sym 13482 w_soft_reset_$glb_sr
.sym 13484 io_ctrl_ins.o_data_out_SB_DFFESR_Q_5_R[1]
.sym 13485 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 13490 w_soft_reset
.sym 13503 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 13507 w_tx_data_io[2]
.sym 13508 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 13509 rx_09_fifo.rd_addr[2]
.sym 13511 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 13514 w_soft_reset
.sym 13524 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[8]
.sym 13525 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 13526 rx_09_fifo.wr_addr[4]
.sym 13527 rx_09_fifo.wr_addr[2]
.sym 13528 rx_09_fifo.wr_addr[7]
.sym 13530 rx_09_fifo.full_o_SB_LUT4_I2_I3[0]
.sym 13531 rx_09_fifo.wr_addr[6]
.sym 13532 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 13533 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 13534 rx_09_fifo.rd_addr[7]
.sym 13535 rx_09_fifo.rd_addr[2]
.sym 13536 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 13537 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 13538 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 13539 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 13541 rx_09_fifo.rd_addr[1]
.sym 13543 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 13544 rx_09_fifo.rd_addr[6]
.sym 13546 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[6]
.sym 13548 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 13549 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 13551 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 13552 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[4]
.sym 13557 rx_09_fifo.rd_addr[2]
.sym 13558 rx_09_fifo.wr_addr[6]
.sym 13559 rx_09_fifo.rd_addr[6]
.sym 13560 rx_09_fifo.wr_addr[2]
.sym 13563 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 13564 rx_09_fifo.full_o_SB_LUT4_I2_I3[0]
.sym 13565 rx_09_fifo.rd_addr[1]
.sym 13566 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 13570 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 13571 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 13572 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 13578 rx_09_fifo.full_o_SB_LUT4_I2_I3[0]
.sym 13581 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[6]
.sym 13582 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 13583 rx_09_fifo.rd_addr[6]
.sym 13584 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[4]
.sym 13587 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 13588 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 13589 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 13590 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 13595 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[8]
.sym 13599 rx_09_fifo.rd_addr[7]
.sym 13600 rx_09_fifo.wr_addr[4]
.sym 13601 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 13602 rx_09_fifo.wr_addr[7]
.sym 13603 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 13604 lvds_clock_$glb_clk
.sym 13605 w_soft_reset_$glb_sr
.sym 13607 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 13608 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 13609 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 13612 w_tx_data_io[2]
.sym 13623 w_soft_reset
.sym 13633 rx_09_fifo.full_o_SB_LUT4_I2_I3[0]
.sym 13639 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 13640 w_soft_reset
.sym 13647 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 13648 w_rx_09_fifo_empty
.sym 13649 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[1]
.sym 13650 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 13651 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 13652 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 13653 rx_09_fifo.wr_addr[8]
.sym 13654 rx_09_fifo.rd_addr[8]
.sym 13655 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 13656 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 13657 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 13658 rx_09_fifo.full_o_SB_LUT4_I2_I3[0]
.sym 13659 lvds_rx_09_inst.o_debug_state[0]
.sym 13660 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 13661 lvds_rx_09_inst.o_debug_state[1]
.sym 13662 w_soft_reset
.sym 13663 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 13664 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 13665 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 13666 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 13667 rx_09_fifo.wr_addr[5]
.sym 13668 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 13669 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[3]
.sym 13670 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 13671 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 13673 rx_09_fifo.wr_addr[4]
.sym 13674 rx_09_fifo.wr_addr[2]
.sym 13675 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[0]
.sym 13676 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 13677 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[2]
.sym 13678 rx_09_fifo.wr_addr[3]
.sym 13681 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 13682 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 13683 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 13686 w_rx_09_fifo_empty
.sym 13687 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 13688 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 13689 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 13692 rx_09_fifo.wr_addr[5]
.sym 13693 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 13694 rx_09_fifo.wr_addr[3]
.sym 13695 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 13698 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[0]
.sym 13699 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[1]
.sym 13700 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[2]
.sym 13701 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[3]
.sym 13704 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 13705 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 13706 rx_09_fifo.wr_addr[2]
.sym 13707 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 13710 rx_09_fifo.wr_addr[4]
.sym 13711 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 13712 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 13713 rx_09_fifo.full_o_SB_LUT4_I2_I3[0]
.sym 13716 w_soft_reset
.sym 13717 lvds_rx_09_inst.o_debug_state[0]
.sym 13718 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 13719 lvds_rx_09_inst.o_debug_state[1]
.sym 13722 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 13723 rx_09_fifo.wr_addr[8]
.sym 13724 rx_09_fifo.rd_addr[8]
.sym 13725 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 13727 w_clock_sys
.sym 13728 w_soft_reset_$glb_sr
.sym 13731 io_ctrl_ins.o_pmod[0]
.sym 13733 io_ctrl_ins.o_pmod[1]
.sym 13735 io_ctrl_ins.o_pmod[2]
.sym 13737 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 13747 lvds_rx_09_inst.o_debug_state[0]
.sym 13753 w_ioc[1]
.sym 13757 w_ioc[0]
.sym 13758 w_tx_data_io[1]
.sym 13760 w_tx_data_io[3]
.sym 13762 w_tx_data_io[0]
.sym 13764 w_tx_data_io[4]
.sym 13775 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 13781 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 13782 w_cs[0]
.sym 13783 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 13785 $PACKER_VCC_NET
.sym 13787 rx_09_fifo.rd_addr[1]
.sym 13812 $PACKER_VCC_NET
.sym 13816 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 13818 rx_09_fifo.rd_addr[1]
.sym 13847 w_cs[0]
.sym 13849 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 13850 w_clock_sys
.sym 13851 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 13854 io_ctrl_ins.rf_pin_state[2]
.sym 13856 io_ctrl_ins.rf_pin_state[1]
.sym 13857 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 13859 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 13871 w_rx_data[0]
.sym 13872 w_rx_data[2]
.sym 13876 io_ctrl_ins.o_pmod[0]
.sym 13880 io_ctrl_ins.o_pmod[1]
.sym 13882 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 13886 o_led1$SB_IO_OUT
.sym 13895 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E
.sym 13901 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 13909 lvds_rx_09_inst.o_debug_state[1]
.sym 13912 w_soft_reset
.sym 13918 lvds_rx_09_inst.o_debug_state[0]
.sym 13921 w_rx_09_fifo_full
.sym 13956 w_soft_reset
.sym 13957 lvds_rx_09_inst.o_debug_state[0]
.sym 13958 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 13959 lvds_rx_09_inst.o_debug_state[1]
.sym 13962 lvds_rx_09_inst.o_debug_state[0]
.sym 13963 w_rx_09_fifo_full
.sym 13964 lvds_rx_09_inst.o_debug_state[1]
.sym 13972 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E
.sym 13973 lvds_clock_$glb_clk
.sym 13974 w_soft_reset_$glb_sr
.sym 13975 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[2]
.sym 13976 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 13977 w_tx_data_io[1]
.sym 13978 w_tx_data_io[3]
.sym 13979 w_tx_data_io[0]
.sym 13980 w_tx_data_io[4]
.sym 13989 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E
.sym 13993 w_rx_data[2]
.sym 13997 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 14116 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 14121 i_config[0]$SB_IO_IN
.sym 14223 lvds_rx_24_inst.r_data_SB_DFFESR_Q_E
.sym 14344 i_smi_a1$SB_IO_IN
.sym 14356 lvds_rx_24_inst.o_debug_state[0]
.sym 14388 w_soft_reset
.sym 14401 w_soft_reset
.sym 14418 smi_ctrl_ins.soe_and_reset
.sym 14419 io_smi_data[3]$SB_IO_OUT
.sym 14428 io_smi_data[3]$SB_IO_OUT
.sym 14431 smi_ctrl_ins.soe_and_reset
.sym 14445 $PACKER_VCC_NET
.sym 14447 smi_ctrl_ins.soe_and_reset
.sym 14454 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 14459 r_tx_data_SB_DFFE_Q_E
.sym 14466 w_tx_data_smi[3]
.sym 14476 i_smi_a3$SB_IO_IN
.sym 14486 smi_ctrl_ins.int_cnt_24[3]
.sym 14487 w_soft_reset
.sym 14488 smi_ctrl_ins.w_fifo_24_pull_trigger_SB_DFFNE_Q_E
.sym 14496 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 14508 w_rx_09_fifo_empty
.sym 14512 smi_ctrl_ins.int_cnt_09[4]
.sym 14513 smi_ctrl_ins.int_cnt_09[3]
.sym 14514 w_rx_24_fifo_empty
.sym 14537 w_rx_24_fifo_empty
.sym 14538 smi_ctrl_ins.int_cnt_24[3]
.sym 14539 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 14551 w_soft_reset
.sym 14561 smi_ctrl_ins.int_cnt_09[4]
.sym 14562 smi_ctrl_ins.int_cnt_09[3]
.sym 14564 w_rx_09_fifo_empty
.sym 14565 smi_ctrl_ins.w_fifo_24_pull_trigger_SB_DFFNE_Q_E
.sym 14566 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 14572 smi_ctrl_ins.r_fifo_24_pull_1
.sym 14573 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[0]
.sym 14575 smi_ctrl_ins.r_fifo_09_pull
.sym 14577 smi_ctrl_ins.r_fifo_24_pull
.sym 14586 smi_ctrl_ins.w_fifo_24_pull_trigger_SB_DFFNE_Q_E
.sym 14593 $PACKER_VCC_NET
.sym 14597 i_smi_soe_se$SB_IO_IN
.sym 14603 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[0]
.sym 14606 $PACKER_VCC_NET
.sym 14614 w_soft_reset
.sym 14624 $PACKER_VCC_NET
.sym 14625 smi_ctrl_ins.r_fifo_09_pull
.sym 14651 rx_24_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 14654 rx_24_fifo.rd_addr[5]
.sym 14655 rx_24_fifo.rd_addr[6]
.sym 14660 rx_24_fifo.rd_addr[3]
.sym 14661 rx_24_fifo.rd_addr[4]
.sym 14664 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 14665 rx_24_fifo.rd_addr[1]
.sym 14672 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 14681 $nextpnr_ICESTORM_LC_13$O
.sym 14683 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 14687 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 14689 rx_24_fifo.rd_addr[1]
.sym 14693 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 14696 rx_24_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 14697 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 14699 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[4]
.sym 14701 rx_24_fifo.rd_addr[3]
.sym 14703 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 14705 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[5]
.sym 14707 rx_24_fifo.rd_addr[4]
.sym 14709 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[4]
.sym 14711 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[6]
.sym 14714 rx_24_fifo.rd_addr[5]
.sym 14715 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[5]
.sym 14717 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[7]
.sym 14720 rx_24_fifo.rd_addr[6]
.sym 14721 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[6]
.sym 14723 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[8]
.sym 14725 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 14727 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[7]
.sym 14732 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 14733 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[2]
.sym 14734 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[3]
.sym 14735 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[4]
.sym 14736 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[5]
.sym 14737 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[6]
.sym 14738 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[7]
.sym 14743 w_rx_24_fifo_data[27]
.sym 14763 rx_24_fifo.empty_o_SB_LUT4_I2_I3_SB_LUT4_O_I0[1]
.sym 14764 rx_24_fifo.rd_addr[1]
.sym 14765 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 14767 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[8]
.sym 14772 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 14773 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 14775 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 14777 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[2]
.sym 14778 w_rx_09_fifo_empty
.sym 14779 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 14780 rx_24_fifo.rd_addr[8]
.sym 14781 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[0]
.sym 14783 smi_ctrl_ins.r_fifo_09_pull
.sym 14786 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[1]
.sym 14787 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[3]
.sym 14791 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[3]
.sym 14792 rx_24_fifo.rd_addr[4]
.sym 14794 w_rx_24_fifo_empty
.sym 14797 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[9]
.sym 14798 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[2]
.sym 14799 rx_24_fifo.rd_addr[3]
.sym 14802 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[2]
.sym 14803 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[0]
.sym 14804 $nextpnr_ICESTORM_LC_14$I3
.sym 14806 rx_24_fifo.rd_addr[8]
.sym 14808 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[8]
.sym 14814 $nextpnr_ICESTORM_LC_14$I3
.sym 14817 w_rx_09_fifo_empty
.sym 14819 w_rx_24_fifo_empty
.sym 14823 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[1]
.sym 14824 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[3]
.sym 14825 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[2]
.sym 14826 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[0]
.sym 14829 rx_24_fifo.rd_addr[4]
.sym 14830 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[3]
.sym 14831 rx_24_fifo.rd_addr[3]
.sym 14832 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[2]
.sym 14838 smi_ctrl_ins.r_fifo_09_pull
.sym 14841 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[0]
.sym 14842 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[2]
.sym 14844 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 14847 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 14848 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 14849 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 14850 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[9]
.sym 14852 w_clock_sys
.sym 14853 w_soft_reset_$glb_sr
.sym 14854 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[8]
.sym 14855 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 14856 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[2]
.sym 14857 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 14858 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 14859 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[3]
.sym 14861 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 14866 rx_24_fifo.wr_addr[4]
.sym 14867 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 14869 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 14870 rx_24_fifo.wr_addr[6]
.sym 14871 i_smi_a3$SB_IO_IN
.sym 14872 w_smi_read_req
.sym 14874 w_rx_09_fifo_empty
.sym 14875 rx_24_fifo.wr_addr[8]
.sym 14876 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 14877 rx_24_fifo.wr_addr[3]
.sym 14879 w_rx_24_fifo_full
.sym 14880 rx_24_fifo.mem_i.0.0.0_RCLKE
.sym 14881 rx_24_fifo.wr_addr[7]
.sym 14882 rx_24_fifo.rd_addr[4]
.sym 14884 $PACKER_VCC_NET
.sym 14886 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[6]
.sym 14887 w_rx_24_fifo_push
.sym 14888 i_smi_a2_SB_LUT4_I1_O[2]
.sym 14889 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[0]
.sym 14899 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 14900 rx_24_fifo.empty_o_SB_LUT4_I2_I3[3]
.sym 14903 w_rx_24_fifo_full
.sym 14908 rx_24_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 14909 w_rx_24_fifo_empty
.sym 14912 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 14913 rx_24_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 14914 w_rx_09_fifo_empty
.sym 14916 rx_24_fifo.wr_addr[5]
.sym 14920 w_rx_09_fifo_full
.sym 14921 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 14922 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 14924 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 14929 w_rx_24_fifo_empty
.sym 14934 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 14935 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 14936 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 14937 rx_24_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 14942 w_rx_09_fifo_full
.sym 14948 rx_24_fifo.wr_addr[5]
.sym 14953 w_rx_09_fifo_empty
.sym 14958 w_rx_24_fifo_empty
.sym 14959 rx_24_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 14960 rx_24_fifo.empty_o_SB_LUT4_I2_I3[3]
.sym 14961 rx_24_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 14964 rx_24_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 14970 w_rx_24_fifo_full
.sym 14974 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 14975 w_clock_sys
.sym 14976 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 14977 w_rx_24_fifo_data[22]
.sym 14978 w_rx_24_fifo_data[26]
.sym 14981 w_rx_24_fifo_data[28]
.sym 14982 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 14984 rx_24_fifo.mem_i.0.0.0_RCLKE
.sym 14991 rx_24_fifo.rd_addr[8]
.sym 14993 w_rx_24_fifo_pulled_data[3]
.sym 14994 rx_24_fifo.rd_addr[5]
.sym 14995 w_rx_24_fifo_pulled_data[8]
.sym 14996 rx_24_fifo.rd_addr[6]
.sym 14997 w_rx_24_fifo_pulled_data[11]
.sym 14999 w_tx_data_smi[0]
.sym 15001 $PACKER_VCC_NET
.sym 15004 rx_24_fifo.mem_i.0.0.0_WCLKE
.sym 15005 w_soft_reset
.sym 15006 i_smi_a2_SB_LUT4_I1_O[3]
.sym 15007 lvds_rx_24_inst.r_data[14]
.sym 15008 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 15012 i_smi_a1_SB_LUT4_I1_O
.sym 15018 rx_24_fifo.rd_addr[6]
.sym 15019 rx_24_fifo.rd_addr[8]
.sym 15020 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 15021 rx_24_fifo.empty_o_SB_LUT4_I2_I3_SB_LUT4_O_I0[0]
.sym 15022 rx_24_fifo.rd_addr[4]
.sym 15023 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 15024 rx_24_fifo.empty_o_SB_LUT4_I2_I3_SB_LUT4_O_I0[3]
.sym 15026 rx_24_fifo.wr_addr[6]
.sym 15027 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 15028 rx_24_fifo.rd_addr[3]
.sym 15029 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 15030 i_smi_a2_SB_LUT4_I1_O[3]
.sym 15031 w_soft_reset
.sym 15032 rx_24_fifo.rd_addr[5]
.sym 15033 rx_24_fifo.wr_addr[5]
.sym 15034 rx_24_fifo.rd_addr[1]
.sym 15035 rx_24_fifo.empty_o_SB_LUT4_I2_I3_SB_LUT4_O_I0[1]
.sym 15036 i_smi_a1_SB_LUT4_I1_O
.sym 15037 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 15038 i_smi_a2_SB_LUT4_I1_O[1]
.sym 15040 rx_24_fifo.wr_addr[4]
.sym 15041 rx_24_fifo.wr_addr[8]
.sym 15042 rx_24_fifo.wr_addr[3]
.sym 15043 rx_24_fifo.empty_o_SB_LUT4_I2_I3_SB_LUT4_O_I0[2]
.sym 15044 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 15046 w_rx_24_fifo_push
.sym 15047 rx_24_fifo.wr_addr[7]
.sym 15048 i_smi_a2_SB_LUT4_I1_O[2]
.sym 15049 i_smi_a2_SB_LUT4_I1_O[0]
.sym 15051 w_soft_reset
.sym 15054 w_rx_24_fifo_push
.sym 15057 rx_24_fifo.rd_addr[8]
.sym 15058 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 15059 rx_24_fifo.wr_addr[8]
.sym 15060 rx_24_fifo.wr_addr[7]
.sym 15063 i_smi_a2_SB_LUT4_I1_O[0]
.sym 15064 i_smi_a2_SB_LUT4_I1_O[2]
.sym 15065 i_smi_a2_SB_LUT4_I1_O[1]
.sym 15066 i_smi_a2_SB_LUT4_I1_O[3]
.sym 15069 rx_24_fifo.wr_addr[3]
.sym 15070 rx_24_fifo.wr_addr[4]
.sym 15071 rx_24_fifo.rd_addr[3]
.sym 15072 rx_24_fifo.rd_addr[4]
.sym 15075 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 15076 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 15077 rx_24_fifo.rd_addr[1]
.sym 15078 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 15081 rx_24_fifo.empty_o_SB_LUT4_I2_I3_SB_LUT4_O_I0[1]
.sym 15082 rx_24_fifo.empty_o_SB_LUT4_I2_I3_SB_LUT4_O_I0[3]
.sym 15083 rx_24_fifo.empty_o_SB_LUT4_I2_I3_SB_LUT4_O_I0[0]
.sym 15084 rx_24_fifo.empty_o_SB_LUT4_I2_I3_SB_LUT4_O_I0[2]
.sym 15087 rx_24_fifo.wr_addr[5]
.sym 15088 rx_24_fifo.wr_addr[6]
.sym 15089 rx_24_fifo.rd_addr[6]
.sym 15090 rx_24_fifo.rd_addr[5]
.sym 15093 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 15094 rx_24_fifo.wr_addr[4]
.sym 15095 rx_24_fifo.wr_addr[3]
.sym 15096 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 15097 i_smi_a1_SB_LUT4_I1_O
.sym 15098 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 15100 w_rx_24_fifo_full
.sym 15104 w_rx_24_fifo_push
.sym 15110 w_soft_reset
.sym 15111 i_smi_a1$SB_IO_IN
.sym 15112 rx_24_fifo.rd_addr[5]
.sym 15113 rx_24_fifo.wr_addr[4]
.sym 15114 rx_24_fifo.rd_addr[4]
.sym 15116 rx_24_fifo.rd_addr[3]
.sym 15117 rx_24_fifo.mem_i.0.0.0_RCLKE
.sym 15118 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 15119 w_rx_24_fifo_pulled_data[2]
.sym 15120 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 15124 i_smi_a2_SB_LUT4_I1_O[1]
.sym 15129 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 15130 spi_if_ins.w_rx_data[6]
.sym 15142 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 15143 rx_24_fifo.rd_addr[5]
.sym 15145 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 15148 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 15150 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 15151 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 15152 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 15153 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 15154 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 15158 w_soft_reset
.sym 15159 lvds_rx_24_inst.r_data[19]
.sym 15165 w_rx_24_fifo_full
.sym 15166 lvds_rx_24_inst.r_data[17]
.sym 15167 lvds_rx_24_inst.r_data[14]
.sym 15168 lvds_rx_24_inst.r_data[18]
.sym 15169 w_rx_24_fifo_push
.sym 15170 rx_24_fifo.full_o_SB_LUT4_I3_I2[5]
.sym 15174 lvds_rx_24_inst.r_data[18]
.sym 15182 lvds_rx_24_inst.r_data[14]
.sym 15186 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 15187 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 15188 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 15189 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 15195 lvds_rx_24_inst.r_data[19]
.sym 15198 rx_24_fifo.rd_addr[5]
.sym 15199 w_rx_24_fifo_full
.sym 15200 rx_24_fifo.full_o_SB_LUT4_I3_I2[5]
.sym 15201 w_rx_24_fifo_push
.sym 15204 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 15205 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 15206 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 15207 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 15212 lvds_rx_24_inst.r_data[17]
.sym 15216 w_soft_reset
.sym 15218 w_rx_24_fifo_push
.sym 15220 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 15221 lvds_clock_$glb_clk
.sym 15225 spi_if_ins.r_tx_byte[2]
.sym 15226 spi_if_ins.r_tx_byte[0]
.sym 15230 spi_if_ins.r_tx_byte[1]
.sym 15233 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 15236 w_rx_24_fifo_data[29]
.sym 15238 w_rx_24_fifo_data[30]
.sym 15239 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 15242 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 15243 w_rx_24_fifo_data[21]
.sym 15246 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 15249 $PACKER_VCC_NET
.sym 15251 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 15253 r_tx_data[0]
.sym 15258 rx_24_fifo.mem_i.0.0.0_WCLKE
.sym 15265 rx_24_fifo.rd_addr[8]
.sym 15270 rx_24_fifo.full_o_SB_LUT4_I3_I2[6]
.sym 15272 rx_24_fifo.rd_addr[6]
.sym 15273 w_tx_data_smi[1]
.sym 15275 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 15277 w_tx_data_smi[2]
.sym 15278 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 15280 rx_24_fifo.full_o_SB_LUT4_I3_I2[8]
.sym 15283 w_tx_data_io[3]
.sym 15289 w_tx_data_smi[3]
.sym 15290 w_tx_data_io[1]
.sym 15291 r_tx_data_SB_DFFE_Q_E
.sym 15293 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 15294 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[2]
.sym 15295 w_tx_data_io[4]
.sym 15297 w_tx_data_io[4]
.sym 15298 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 15303 rx_24_fifo.rd_addr[6]
.sym 15304 rx_24_fifo.full_o_SB_LUT4_I3_I2[6]
.sym 15305 rx_24_fifo.rd_addr[8]
.sym 15306 rx_24_fifo.full_o_SB_LUT4_I3_I2[8]
.sym 15309 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 15310 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[2]
.sym 15311 w_tx_data_smi[2]
.sym 15321 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 15322 w_tx_data_io[3]
.sym 15323 w_tx_data_smi[3]
.sym 15324 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 15327 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 15328 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 15329 w_tx_data_io[1]
.sym 15330 w_tx_data_smi[1]
.sym 15343 r_tx_data_SB_DFFE_Q_E
.sym 15344 w_clock_sys
.sym 15345 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 15348 w_fetch
.sym 15349 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 15353 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15358 rx_24_fifo.wr_addr[4]
.sym 15359 w_rx_24_fifo_data[16]
.sym 15361 spi_if_ins.r_tx_byte[0]
.sym 15362 rx_24_fifo.wr_addr[8]
.sym 15363 rx_24_fifo.wr_addr[6]
.sym 15364 rx_24_fifo.wr_addr[3]
.sym 15365 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 15366 spi_if_ins.r_tx_byte[7]
.sym 15369 spi_if_ins.r_tx_byte[2]
.sym 15372 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 15374 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 15377 spi_if_ins.o_cs_SB_LUT4_I3_O[2]
.sym 15387 spi_if_ins.w_rx_data[5]
.sym 15389 w_tx_data_smi[0]
.sym 15391 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 15392 w_cs[3]
.sym 15395 spi_if_ins.w_rx_data[5]
.sym 15396 w_cs[1]
.sym 15397 w_cs[0]
.sym 15398 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 15401 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 15402 spi_if_ins.w_rx_data[6]
.sym 15407 w_cs[2]
.sym 15414 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 15415 w_tx_data_io[0]
.sym 15420 w_cs[2]
.sym 15421 w_cs[3]
.sym 15422 w_cs[1]
.sym 15423 w_cs[0]
.sym 15427 spi_if_ins.w_rx_data[6]
.sym 15428 spi_if_ins.w_rx_data[5]
.sym 15432 spi_if_ins.w_rx_data[6]
.sym 15434 spi_if_ins.w_rx_data[5]
.sym 15438 w_cs[3]
.sym 15439 w_cs[2]
.sym 15440 w_cs[0]
.sym 15441 w_cs[1]
.sym 15444 spi_if_ins.w_rx_data[6]
.sym 15446 spi_if_ins.w_rx_data[5]
.sym 15451 spi_if_ins.w_rx_data[5]
.sym 15453 spi_if_ins.w_rx_data[6]
.sym 15456 w_cs[2]
.sym 15457 w_cs[0]
.sym 15458 w_cs[1]
.sym 15459 w_cs[3]
.sym 15462 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 15463 w_tx_data_smi[0]
.sym 15464 w_tx_data_io[0]
.sym 15465 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 15466 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 15467 w_clock_sys
.sym 15468 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 15469 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 15470 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[3]
.sym 15471 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 15472 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 15473 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 15474 spi_if_ins.state_if[0]
.sym 15475 io_ctrl_ins.o_data_out_SB_DFFESR_Q_5_R[3]
.sym 15476 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 15477 spi_if_ins.w_rx_data[5]
.sym 15479 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 15481 rx_24_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 15482 w_rx_24_fifo_pulled_data[13]
.sym 15488 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 15489 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 15493 w_fetch
.sym 15495 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 15496 w_soft_reset
.sym 15497 spi_if_ins.w_rx_data[4]
.sym 15498 io_ctrl_ins.o_data_out_SB_DFFESR_Q_5_R[3]
.sym 15501 $PACKER_VCC_NET
.sym 15502 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 15503 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15504 w_load
.sym 15511 w_cs[1]
.sym 15514 w_cs[2]
.sym 15516 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 15517 w_soft_reset
.sym 15518 w_tx_data_sys[0]
.sym 15519 io_ctrl_ins.o_data_out_SB_DFFESR_Q_5_R[1]
.sym 15520 w_fetch
.sym 15521 r_tx_data_SB_DFFE_Q_E
.sym 15523 w_cs[3]
.sym 15525 spi_if_ins.o_cs_SB_LUT4_I3_O[3]
.sym 15527 spi_if_ins.o_cs_SB_LUT4_I3_O[2]
.sym 15530 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 15536 w_cs[0]
.sym 15538 w_tx_data_io[2]
.sym 15549 w_cs[0]
.sym 15550 w_cs[3]
.sym 15551 w_cs[1]
.sym 15552 w_cs[2]
.sym 15561 w_tx_data_sys[0]
.sym 15562 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 15563 spi_if_ins.o_cs_SB_LUT4_I3_O[2]
.sym 15564 spi_if_ins.o_cs_SB_LUT4_I3_O[3]
.sym 15567 w_cs[2]
.sym 15568 w_cs[1]
.sym 15569 w_cs[3]
.sym 15570 w_cs[0]
.sym 15573 w_soft_reset
.sym 15574 w_cs[2]
.sym 15575 w_fetch
.sym 15576 io_ctrl_ins.o_data_out_SB_DFFESR_Q_5_R[1]
.sym 15585 w_tx_data_io[2]
.sym 15587 spi_if_ins.o_cs_SB_LUT4_I3_O[2]
.sym 15588 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 15589 r_tx_data_SB_DFFE_Q_E
.sym 15590 w_clock_sys
.sym 15592 w_ioc[0]
.sym 15593 w_ioc[1]
.sym 15594 w_ioc[2]
.sym 15596 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 15597 w_ioc[4]
.sym 15598 w_ioc[3]
.sym 15600 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 15607 r_tx_data_SB_DFFE_Q_E
.sym 15616 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 15619 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 15622 w_soft_reset
.sym 15624 spi_if_ins.w_rx_data[0]
.sym 15625 w_ioc[0]
.sym 15633 $PACKER_GND_NET
.sym 15635 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 15638 w_cs[0]
.sym 15653 w_fetch
.sym 15657 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 15658 w_ioc[1]
.sym 15662 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 15672 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 15675 w_ioc[1]
.sym 15678 w_fetch
.sym 15679 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 15681 w_cs[0]
.sym 15709 $PACKER_GND_NET
.sym 15712 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 15713 w_clock_sys
.sym 15714 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 15715 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 15716 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 15717 io_ctrl_ins.o_data_out_SB_DFFESR_Q_5_E
.sym 15719 io_ctrl_ins.o_data_out_SB_DFFESR_Q_5_R[2]
.sym 15720 w_load
.sym 15721 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 15727 w_tx_data_sys[0]
.sym 15731 r_tx_data_SB_DFFE_Q_E
.sym 15733 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 15734 w_ioc[0]
.sym 15735 spi_if_ins.w_rx_data[3]
.sym 15736 w_ioc[1]
.sym 15738 spi_if_ins.w_rx_data[2]
.sym 15748 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 15750 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 15756 w_ioc[0]
.sym 15758 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 15764 w_cs[0]
.sym 15765 w_fetch
.sym 15767 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 15772 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 15773 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 15777 w_load
.sym 15779 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 15780 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 15781 sys_ctrl_ins.reset_cmd
.sym 15785 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 15796 sys_ctrl_ins.reset_cmd
.sym 15801 w_ioc[0]
.sym 15804 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 15807 w_cs[0]
.sym 15808 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 15809 w_load
.sym 15810 w_fetch
.sym 15825 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 15826 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 15828 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 15835 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 15836 w_clock_sys
.sym 15837 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 15838 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 15840 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 15841 w_rx_data[1]
.sym 15842 w_tx_data_io[7]
.sym 15843 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 15844 io_ctrl_ins.rx_h_state_SB_LUT4_I1_O[2]
.sym 15845 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[2]
.sym 15850 $PACKER_GND_NET
.sym 15854 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 15856 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 15859 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 15862 io_ctrl_ins.o_data_out_SB_DFFESR_Q_5_E
.sym 15863 w_ioc[0]
.sym 15864 io_ctrl_ins.mixer_en_state
.sym 15865 w_ioc[1]
.sym 15866 i_button$SB_IO_IN
.sym 15879 w_rx_data[0]
.sym 15881 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 15890 w_rx_data[2]
.sym 15906 w_rx_data[1]
.sym 15924 w_rx_data[0]
.sym 15938 w_rx_data[1]
.sym 15950 w_rx_data[2]
.sym 15958 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 15959 w_clock_sys
.sym 15961 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 15962 io_ctrl_ins.pmod_dir_state[1]
.sym 15963 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 15964 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 15965 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 15966 io_ctrl_ins.pmod_dir_state[4]
.sym 15967 io_ctrl_ins.pmod_dir_state[3]
.sym 15968 i_button_SB_LUT4_I0_I1[0]
.sym 15986 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 16004 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 16005 w_rx_data[1]
.sym 16006 w_ioc[1]
.sym 16010 w_ioc[0]
.sym 16011 w_rx_data[2]
.sym 16014 w_ioc[1]
.sym 16015 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 16018 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 16047 w_rx_data[2]
.sym 16060 w_rx_data[1]
.sym 16066 w_ioc[1]
.sym 16067 w_ioc[0]
.sym 16068 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 16077 w_ioc[1]
.sym 16078 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 16080 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 16081 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 16082 w_clock_sys
.sym 16084 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[3]
.sym 16085 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 16087 o_shdn_tx_lna$SB_IO_OUT
.sym 16089 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 16090 o_shdn_rx_lna$SB_IO_OUT
.sym 16091 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 16098 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 16100 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16101 i_button_SB_LUT4_I0_I1[0]
.sym 16113 o_shdn_rx_lna$SB_IO_OUT
.sym 16125 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[2]
.sym 16126 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 16128 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 16129 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 16130 io_ctrl_ins.pmod_dir_state[4]
.sym 16131 io_ctrl_ins.pmod_dir_state[3]
.sym 16133 io_ctrl_ins.o_pmod[1]
.sym 16134 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 16135 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 16136 io_ctrl_ins.mixer_en_state
.sym 16137 io_ctrl_ins.o_pmod[0]
.sym 16138 w_ioc[0]
.sym 16139 o_led1$SB_IO_OUT
.sym 16140 i_button_SB_LUT4_I0_I1[0]
.sym 16142 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 16146 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 16147 o_shdn_rx_lna$SB_IO_OUT
.sym 16148 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 16149 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[3]
.sym 16150 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 16152 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 16154 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 16158 o_shdn_rx_lna$SB_IO_OUT
.sym 16159 io_ctrl_ins.o_pmod[1]
.sym 16160 w_ioc[0]
.sym 16161 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 16164 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 16165 w_ioc[0]
.sym 16166 io_ctrl_ins.o_pmod[0]
.sym 16167 io_ctrl_ins.mixer_en_state
.sym 16170 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[2]
.sym 16171 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[3]
.sym 16172 i_button_SB_LUT4_I0_I1[0]
.sym 16173 o_led1$SB_IO_OUT
.sym 16176 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 16177 io_ctrl_ins.pmod_dir_state[3]
.sym 16178 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 16179 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 16182 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 16183 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 16184 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 16185 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 16188 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 16189 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 16190 io_ctrl_ins.pmod_dir_state[4]
.sym 16191 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 16204 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 16205 w_clock_sys
.sym 16206 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 16224 o_led0$SB_IO_OUT
.sym 16230 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 16238 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 16350 o_led1$SB_IO_OUT
.sym 16358 i_config[3]$SB_IO_IN
.sym 16362 i_button$SB_IO_IN
.sym 16378 lvds_rx_24_inst.o_debug_state[0]
.sym 16397 w_soft_reset
.sym 16417 w_soft_reset
.sym 16419 lvds_rx_24_inst.o_debug_state[0]
.sym 16453 i_config[3]$SB_IO_IN
.sym 16455 i_button$SB_IO_IN
.sym 16497 lvds_rx_24_inst.r_data_SB_DFFESR_Q_E
.sym 16517 lvds_rx_24_inst.r_data_SB_DFFESR_Q_E
.sym 16571 $PACKER_VCC_NET
.sym 16576 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 16585 i_smi_soe_se$SB_IO_IN
.sym 16604 i_smi_soe_se$SB_IO_IN
.sym 16620 w_soft_reset
.sym 16647 i_smi_soe_se$SB_IO_IN
.sym 16649 w_soft_reset
.sym 16681 io_smi_data[4]$SB_IO_OUT
.sym 16697 $PACKER_VCC_NET
.sym 16710 io_smi_data[4]$SB_IO_OUT
.sym 16729 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[0]
.sym 16734 $PACKER_VCC_NET
.sym 16737 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 16771 smi_ctrl_ins.r_fifo_24_pull
.sym 16774 smi_ctrl_ins.r_fifo_24_pull_1
.sym 16777 smi_ctrl_ins.w_fifo_24_pull_trigger
.sym 16788 w_rx_24_fifo_empty
.sym 16789 smi_ctrl_ins.w_fifo_09_pull_trigger
.sym 16793 smi_ctrl_ins.r_fifo_24_pull
.sym 16797 w_rx_24_fifo_empty
.sym 16798 smi_ctrl_ins.r_fifo_24_pull
.sym 16800 smi_ctrl_ins.r_fifo_24_pull_1
.sym 16810 smi_ctrl_ins.w_fifo_09_pull_trigger
.sym 16821 smi_ctrl_ins.w_fifo_24_pull_trigger
.sym 16838 w_clock_sys
.sym 16839 w_soft_reset_$glb_sr
.sym 16866 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 16870 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 16873 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 16883 rx_24_fifo.wr_addr[8]
.sym 16887 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 16888 rx_24_fifo.wr_addr[6]
.sym 16893 rx_24_fifo.wr_addr[3]
.sym 16894 rx_24_fifo.wr_addr[4]
.sym 16895 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 16900 rx_24_fifo.wr_addr[5]
.sym 16903 rx_24_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 16904 rx_24_fifo.wr_addr[7]
.sym 16913 $nextpnr_ICESTORM_LC_1$O
.sym 16915 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 16919 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[2]
.sym 16921 rx_24_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 16923 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 16925 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[3]
.sym 16927 rx_24_fifo.wr_addr[3]
.sym 16929 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[2]
.sym 16931 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[4]
.sym 16933 rx_24_fifo.wr_addr[4]
.sym 16935 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[3]
.sym 16937 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[5]
.sym 16939 rx_24_fifo.wr_addr[5]
.sym 16941 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[4]
.sym 16943 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[6]
.sym 16946 rx_24_fifo.wr_addr[6]
.sym 16947 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[5]
.sym 16949 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[7]
.sym 16951 rx_24_fifo.wr_addr[7]
.sym 16953 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[6]
.sym 16955 $nextpnr_ICESTORM_LC_2$I3
.sym 16957 rx_24_fifo.wr_addr[8]
.sym 16959 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[7]
.sym 16968 spi_if_ins.r_tx_byte[3]
.sym 16974 io_ctrl_ins.o_data_out_SB_DFFESR_Q_5_R[3]
.sym 16975 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 16990 rx_24_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 16992 rx_24_fifo.rd_addr[3]
.sym 16994 rx_24_fifo.rd_addr[6]
.sym 16995 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 16996 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 16997 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 16999 $nextpnr_ICESTORM_LC_2$I3
.sym 17004 rx_24_fifo.rd_addr[6]
.sym 17006 rx_24_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 17007 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[3]
.sym 17008 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[4]
.sym 17009 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[5]
.sym 17010 rx_24_fifo.rd_addr[5]
.sym 17011 rx_24_fifo.rd_addr[8]
.sym 17012 rx_24_fifo.rd_addr[6]
.sym 17013 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 17014 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[2]
.sym 17016 rx_24_fifo.rd_addr[3]
.sym 17017 rx_24_fifo.rd_addr[1]
.sym 17019 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[7]
.sym 17020 w_rx_24_fifo_push
.sym 17021 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 17023 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 17024 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 17026 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 17028 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[8]
.sym 17030 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 17032 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 17033 rx_24_fifo.rd_addr[4]
.sym 17035 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 17040 $nextpnr_ICESTORM_LC_2$I3
.sym 17043 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 17044 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 17045 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 17046 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 17049 w_rx_24_fifo_push
.sym 17050 rx_24_fifo.rd_addr[8]
.sym 17051 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[7]
.sym 17052 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[8]
.sym 17055 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[2]
.sym 17056 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 17057 rx_24_fifo.rd_addr[3]
.sym 17058 rx_24_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 17061 rx_24_fifo.rd_addr[5]
.sym 17062 rx_24_fifo.rd_addr[6]
.sym 17063 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[4]
.sym 17064 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[5]
.sym 17067 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[3]
.sym 17068 rx_24_fifo.rd_addr[6]
.sym 17069 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[5]
.sym 17070 rx_24_fifo.rd_addr[4]
.sym 17079 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 17080 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 17081 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 17082 rx_24_fifo.rd_addr[1]
.sym 17088 sys_ctrl_ins.reset_count[2]
.sym 17089 sys_ctrl_ins.reset_count[3]
.sym 17090 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 17091 sys_ctrl_ins.reset_count[0]
.sym 17092 sys_ctrl_ins.reset_count[1]
.sym 17093 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 17111 r_tx_data[3]
.sym 17116 $PACKER_VCC_NET
.sym 17128 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 17129 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[2]
.sym 17131 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[6]
.sym 17132 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[3]
.sym 17134 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[0]
.sym 17146 lvds_rx_24_inst.r_data[26]
.sym 17148 lvds_rx_24_inst.r_data[24]
.sym 17156 w_soft_reset
.sym 17158 lvds_rx_24_inst.r_data[20]
.sym 17162 lvds_rx_24_inst.r_data[20]
.sym 17166 lvds_rx_24_inst.r_data[24]
.sym 17187 lvds_rx_24_inst.r_data[26]
.sym 17190 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[3]
.sym 17191 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[2]
.sym 17192 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 17193 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[6]
.sym 17202 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[0]
.sym 17205 w_soft_reset
.sym 17206 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 17207 lvds_clock_$glb_clk
.sym 17209 spi_if_ins.spi.r3_rx_done
.sym 17210 w_rx_24_fifo_data[28]
.sym 17213 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17214 spi_if_ins.spi.r2_rx_done
.sym 17220 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 17223 rx_24_fifo.mem_i.0.0.0_WCLKE
.sym 17225 w_rx_24_fifo_data[26]
.sym 17229 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17236 spi_if_ins.r_tx_byte[1]
.sym 17239 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 17241 sys_ctrl_ins.reset_cmd
.sym 17252 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 17254 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 17255 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 17269 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 17277 lvds_rx_24_inst.r_push
.sym 17283 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 17284 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 17285 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 17286 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 17309 lvds_rx_24_inst.r_push
.sym 17330 lvds_clock_$glb_clk
.sym 17331 w_soft_reset_$glb_sr
.sym 17332 spi_if_ins.r_tx_byte[4]
.sym 17333 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 17335 spi_if_ins.r_tx_byte[5]
.sym 17338 spi_if_ins.r_tx_byte[6]
.sym 17339 spi_if_ins.r_tx_byte[7]
.sym 17349 spi_if_ins.spi.r_rx_done
.sym 17356 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 17358 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17360 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17365 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17367 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 17375 r_tx_data[2]
.sym 17378 r_tx_data[1]
.sym 17391 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 17396 r_tx_data[0]
.sym 17418 r_tx_data[2]
.sym 17424 r_tx_data[0]
.sym 17448 r_tx_data[1]
.sym 17452 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 17453 w_clock_sys
.sym 17456 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 17457 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 17459 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 17460 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 17461 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[2]
.sym 17462 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 17467 w_rx_24_fifo_pulled_data[10]
.sym 17470 spi_if_ins.r_tx_byte[5]
.sym 17471 rx_24_fifo.mem_i.0.0.0_WCLKE
.sym 17480 r_tx_data[5]
.sym 17488 r_tx_data[7]
.sym 17501 spi_if_ins.state_if[0]
.sym 17507 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 17516 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 17518 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 17519 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 17524 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 17525 spi_if_ins.state_if[1]
.sym 17542 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 17544 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 17550 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 17571 spi_if_ins.state_if[0]
.sym 17574 spi_if_ins.state_if[1]
.sym 17575 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 17576 w_clock_sys
.sym 17577 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 17580 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 17583 spi_if_ins.state_if[1]
.sym 17584 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 17595 spi_if_ins.w_rx_data[0]
.sym 17599 spi_if_ins.w_rx_data[6]
.sym 17601 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 17604 r_tx_data[6]
.sym 17623 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 17624 spi_if_ins.state_if[0]
.sym 17626 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 17629 w_fetch
.sym 17630 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 17631 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 17632 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 17635 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17636 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[3]
.sym 17637 w_load
.sym 17639 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 17642 w_soft_reset
.sym 17644 w_cs[1]
.sym 17648 spi_if_ins.state_if[1]
.sym 17654 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17660 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 17661 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17664 w_cs[1]
.sym 17665 w_fetch
.sym 17666 w_load
.sym 17670 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 17671 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17672 spi_if_ins.state_if[0]
.sym 17673 spi_if_ins.state_if[1]
.sym 17676 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 17678 spi_if_ins.state_if[1]
.sym 17679 spi_if_ins.state_if[0]
.sym 17683 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 17689 w_soft_reset
.sym 17690 w_cs[1]
.sym 17691 w_fetch
.sym 17694 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[3]
.sym 17696 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 17698 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 17699 w_clock_sys
.sym 17700 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 17701 r_tx_data[5]
.sym 17705 r_tx_data[7]
.sym 17706 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 17708 r_tx_data[6]
.sym 17713 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 17719 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 17720 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[1]
.sym 17725 sys_ctrl_ins.reset_cmd
.sym 17728 spi_if_ins.w_rx_data[5]
.sym 17730 spi_if_ins.w_rx_data[1]
.sym 17732 spi_if_ins.w_rx_data[3]
.sym 17733 w_tx_data_io[7]
.sym 17736 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[1]
.sym 17742 spi_if_ins.w_rx_data[4]
.sym 17745 spi_if_ins.w_rx_data[3]
.sym 17746 spi_if_ins.w_rx_data[2]
.sym 17753 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 17754 spi_if_ins.w_rx_data[1]
.sym 17762 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 17767 spi_if_ins.w_rx_data[0]
.sym 17775 spi_if_ins.w_rx_data[0]
.sym 17781 spi_if_ins.w_rx_data[1]
.sym 17787 spi_if_ins.w_rx_data[2]
.sym 17801 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 17806 spi_if_ins.w_rx_data[4]
.sym 17814 spi_if_ins.w_rx_data[3]
.sym 17821 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 17822 w_clock_sys
.sym 17824 w_rx_data[4]
.sym 17825 w_rx_data[2]
.sym 17826 w_rx_data[7]
.sym 17827 w_rx_data[1]
.sym 17828 w_rx_data[3]
.sym 17829 w_rx_data[5]
.sym 17830 w_rx_data[0]
.sym 17831 w_rx_data[6]
.sym 17836 w_ioc[0]
.sym 17840 w_ioc[1]
.sym 17842 spi_if_ins.w_rx_data[1]
.sym 17843 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 17844 spi_if_ins.o_cs_SB_LUT4_I3_O[2]
.sym 17851 w_rx_data[5]
.sym 17853 w_rx_data[0]
.sym 17857 w_rx_data[4]
.sym 17859 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 17866 w_ioc[1]
.sym 17867 w_ioc[2]
.sym 17868 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 17869 io_ctrl_ins.o_data_out_SB_DFFESR_Q_5_R[3]
.sym 17870 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 17873 w_ioc[0]
.sym 17874 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 17877 io_ctrl_ins.o_data_out_SB_DFFESR_Q_5_R[2]
.sym 17878 w_ioc[4]
.sym 17879 w_ioc[3]
.sym 17881 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 17883 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 17885 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 17890 io_ctrl_ins.o_data_out_SB_DFFESR_Q_5_R[1]
.sym 17898 w_ioc[4]
.sym 17899 w_ioc[3]
.sym 17900 w_ioc[2]
.sym 17904 w_ioc[3]
.sym 17905 w_ioc[2]
.sym 17906 w_ioc[1]
.sym 17907 w_ioc[4]
.sym 17910 io_ctrl_ins.o_data_out_SB_DFFESR_Q_5_R[1]
.sym 17911 io_ctrl_ins.o_data_out_SB_DFFESR_Q_5_R[2]
.sym 17912 io_ctrl_ins.o_data_out_SB_DFFESR_Q_5_R[3]
.sym 17913 w_ioc[0]
.sym 17922 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 17923 w_ioc[1]
.sym 17924 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 17930 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 17934 io_ctrl_ins.o_data_out_SB_DFFESR_Q_5_R[1]
.sym 17935 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 17936 io_ctrl_ins.o_data_out_SB_DFFESR_Q_5_R[3]
.sym 17944 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 17945 w_clock_sys
.sym 17946 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 17948 io_ctrl_ins.pmod_dir_state[6]
.sym 17949 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 17950 io_ctrl_ins.pmod_dir_state[5]
.sym 17953 io_ctrl_ins.pmod_dir_state[7]
.sym 17954 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 17962 spi_if_ins.w_rx_data[6]
.sym 17963 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 17964 w_rx_data[6]
.sym 17966 spi_if_ins.w_rx_data[4]
.sym 17968 spi_if_ins.w_rx_data[0]
.sym 17970 w_rx_data[7]
.sym 17972 w_tx_data_io[5]
.sym 17973 w_rx_data[1]
.sym 17974 w_tx_data_io[6]
.sym 17975 w_rx_data[3]
.sym 17976 io_ctrl_ins.o_data_out_SB_DFFESR_Q_5_R[2]
.sym 17978 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 17982 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 17988 w_ioc[0]
.sym 17989 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 17990 io_ctrl_ins.o_data_out_SB_DFFESR_Q_5_E
.sym 17991 w_rx_data[1]
.sym 17992 io_ctrl_ins.o_data_out_SB_DFFESR_Q_5_R[2]
.sym 17995 i_button_SB_LUT4_I0_I1[0]
.sym 17996 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 17997 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 18000 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 18001 io_ctrl_ins.rx_h_state_SB_LUT4_I1_O[3]
.sym 18002 io_ctrl_ins.o_pmod[2]
.sym 18003 w_soft_reset
.sym 18006 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[0]
.sym 18009 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 18010 io_ctrl_ins.pmod_dir_state[7]
.sym 18011 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[2]
.sym 18017 i_button$SB_IO_IN
.sym 18018 io_ctrl_ins.rx_h_state_SB_LUT4_I1_O[2]
.sym 18019 o_shdn_tx_lna$SB_IO_OUT
.sym 18022 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 18023 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[0]
.sym 18024 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[2]
.sym 18033 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 18034 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 18035 w_soft_reset
.sym 18039 w_rx_data[1]
.sym 18045 io_ctrl_ins.rx_h_state_SB_LUT4_I1_O[3]
.sym 18046 io_ctrl_ins.rx_h_state_SB_LUT4_I1_O[2]
.sym 18047 i_button$SB_IO_IN
.sym 18048 i_button_SB_LUT4_I0_I1[0]
.sym 18051 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 18052 w_ioc[0]
.sym 18053 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 18057 io_ctrl_ins.pmod_dir_state[7]
.sym 18060 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 18063 io_ctrl_ins.o_pmod[2]
.sym 18064 w_ioc[0]
.sym 18065 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 18066 o_shdn_tx_lna$SB_IO_OUT
.sym 18067 io_ctrl_ins.o_data_out_SB_DFFESR_Q_5_E
.sym 18068 w_clock_sys
.sym 18069 io_ctrl_ins.o_data_out_SB_DFFESR_Q_5_R[2]
.sym 18071 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[2]
.sym 18072 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[0]
.sym 18073 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18074 io_ctrl_ins.debug_mode[0]
.sym 18075 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18077 io_ctrl_ins.debug_mode[1]
.sym 18083 w_soft_reset
.sym 18089 io_ctrl_ins.rx_h_state_SB_LUT4_I1_O[3]
.sym 18093 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 18096 io_ctrl_ins.pmod_dir_state[5]
.sym 18103 i_config[1]$SB_IO_IN
.sym 18105 o_shdn_tx_lna$SB_IO_OUT
.sym 18116 w_ioc[0]
.sym 18118 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 18119 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 18121 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 18123 w_rx_data[0]
.sym 18126 w_ioc[1]
.sym 18127 w_rx_data[4]
.sym 18131 io_ctrl_ins.o_data_out_SB_DFFESR_Q_5_R[3]
.sym 18133 w_rx_data[1]
.sym 18135 w_rx_data[3]
.sym 18138 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 18145 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 18146 io_ctrl_ins.o_data_out_SB_DFFESR_Q_5_R[3]
.sym 18147 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 18153 w_rx_data[1]
.sym 18159 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 18162 w_rx_data[0]
.sym 18169 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 18170 w_ioc[1]
.sym 18171 w_ioc[0]
.sym 18175 w_rx_data[4]
.sym 18183 w_rx_data[3]
.sym 18186 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 18187 w_ioc[1]
.sym 18188 w_ioc[0]
.sym 18190 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 18191 w_clock_sys
.sym 18193 w_tx_data_io[5]
.sym 18194 w_tx_data_io[6]
.sym 18196 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[2]
.sym 18197 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 18198 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 18205 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 18215 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 18238 io_ctrl_ins.debug_mode[0]
.sym 18240 o_led0$SB_IO_OUT
.sym 18241 i_button_SB_LUT4_I0_I1[0]
.sym 18243 io_ctrl_ins.pmod_dir_state[1]
.sym 18245 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18246 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 18247 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18249 io_ctrl_ins.debug_mode[1]
.sym 18252 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 18254 io_ctrl_ins.rf_pin_state[1]
.sym 18255 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 18259 i_config[0]$SB_IO_IN
.sym 18260 io_ctrl_ins.rf_pin_state[2]
.sym 18262 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 18263 i_config[1]$SB_IO_IN
.sym 18267 io_ctrl_ins.debug_mode[1]
.sym 18268 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 18269 io_ctrl_ins.pmod_dir_state[1]
.sym 18270 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 18273 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 18274 i_config[1]$SB_IO_IN
.sym 18275 i_button_SB_LUT4_I0_I1[0]
.sym 18276 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18285 io_ctrl_ins.rf_pin_state[2]
.sym 18286 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18287 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 18288 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18297 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 18298 io_ctrl_ins.debug_mode[0]
.sym 18299 i_button_SB_LUT4_I0_I1[0]
.sym 18300 o_led0$SB_IO_OUT
.sym 18303 io_ctrl_ins.rf_pin_state[1]
.sym 18304 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 18305 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18309 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 18310 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18311 i_button_SB_LUT4_I0_I1[0]
.sym 18312 i_config[0]$SB_IO_IN
.sym 18313 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 18314 w_clock_sys
.sym 18333 io_ctrl_ins.mixer_en_state
.sym 18335 i_config[3]$SB_IO_IN
.sym 18337 io_ctrl_ins.o_data_out_SB_DFFESR_Q_5_E
.sym 18463 i_button_SB_LUT4_I0_I1[1]
.sym 18562 i_config[1]$SB_IO_IN
.sym 18564 i_button_SB_LUT4_I0_I1[1]
.sym 18591 i_config[1]$SB_IO_IN
.sym 18636 io_smi_data[4]$SB_IO_OUT
.sym 18641 i_smi_a3$SB_IO_IN
.sym 18645 i_smi_a3$SB_IO_IN
.sym 18658 io_smi_data[4]$SB_IO_OUT
.sym 18694 io_smi_data[5]$SB_IO_OUT
.sym 18785 i_smi_soe_se$SB_IO_IN
.sym 18830 w_smi_data_output[4]
.sym 18887 w_smi_data_output[4]
.sym 18890 i_smi_a3$SB_IO_IN
.sym 18900 w_smi_data_output[4]
.sym 18902 i_smi_a3$SB_IO_IN
.sym 18973 rx_24_fifo.rd_addr[1]
.sym 18976 i_smi_a3$SB_IO_IN
.sym 18977 $PACKER_VCC_NET
.sym 18983 rx_24_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 19097 rx_24_fifo.rd_addr[5]
.sym 19100 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 19102 rx_24_fifo.rd_addr[3]
.sym 19103 rx_24_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 19104 rx_24_fifo.rd_addr[4]
.sym 19106 rx_24_fifo.wr_addr[7]
.sym 19123 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 19141 r_tx_data[3]
.sym 19176 r_tx_data[3]
.sym 19191 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 19192 w_clock_sys
.sym 19194 w_rx_24_fifo_pulled_data[0]
.sym 19196 w_rx_24_fifo_pulled_data[1]
.sym 19198 w_rx_24_fifo_pulled_data[2]
.sym 19200 w_rx_24_fifo_pulled_data[3]
.sym 19208 spi_if_ins.r_tx_byte[3]
.sym 19215 spi_if_ins.r_tx_byte[1]
.sym 19219 rx_24_fifo.rd_addr[8]
.sym 19226 w_rx_24_fifo_pulled_data[5]
.sym 19237 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 19240 sys_ctrl_ins.reset_count[0]
.sym 19245 sys_ctrl_ins.reset_count[2]
.sym 19248 sys_ctrl_ins.reset_count[0]
.sym 19254 sys_ctrl_ins.reset_count[3]
.sym 19255 sys_ctrl_ins.reset_cmd
.sym 19257 sys_ctrl_ins.reset_count[1]
.sym 19258 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 19266 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 19267 $nextpnr_ICESTORM_LC_17$O
.sym 19270 sys_ctrl_ins.reset_count[0]
.sym 19273 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 19275 sys_ctrl_ins.reset_count[1]
.sym 19279 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 19280 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 19281 sys_ctrl_ins.reset_count[2]
.sym 19283 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 19286 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 19288 sys_ctrl_ins.reset_count[3]
.sym 19289 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 19293 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 19294 sys_ctrl_ins.reset_cmd
.sym 19299 sys_ctrl_ins.reset_count[0]
.sym 19304 sys_ctrl_ins.reset_count[1]
.sym 19306 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 19307 sys_ctrl_ins.reset_count[0]
.sym 19310 sys_ctrl_ins.reset_count[3]
.sym 19311 sys_ctrl_ins.reset_count[1]
.sym 19312 sys_ctrl_ins.reset_count[2]
.sym 19313 sys_ctrl_ins.reset_count[0]
.sym 19314 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 19315 w_clock_sys
.sym 19316 sys_ctrl_ins.reset_cmd
.sym 19317 w_rx_24_fifo_pulled_data[4]
.sym 19319 w_rx_24_fifo_pulled_data[5]
.sym 19321 w_rx_24_fifo_pulled_data[6]
.sym 19323 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 19333 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 19334 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 19341 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19342 w_rx_24_fifo_pulled_data[12]
.sym 19343 w_rx_24_fifo_data[18]
.sym 19345 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 19347 w_rx_24_fifo_data[31]
.sym 19349 w_rx_24_fifo_pulled_data[9]
.sym 19350 w_rx_24_fifo_pulled_data[4]
.sym 19352 w_rx_24_fifo_data[25]
.sym 19363 spi_if_ins.spi.r2_rx_done
.sym 19364 spi_if_ins.spi.r_rx_done
.sym 19378 w_rx_24_fifo_data[28]
.sym 19382 spi_if_ins.spi.r3_rx_done
.sym 19394 spi_if_ins.spi.r2_rx_done
.sym 19400 w_rx_24_fifo_data[28]
.sym 19416 spi_if_ins.spi.r2_rx_done
.sym 19418 spi_if_ins.spi.r3_rx_done
.sym 19422 spi_if_ins.spi.r_rx_done
.sym 19438 w_clock_sys
.sym 19440 w_rx_24_fifo_pulled_data[8]
.sym 19442 w_rx_24_fifo_pulled_data[9]
.sym 19444 w_rx_24_fifo_pulled_data[10]
.sym 19446 w_rx_24_fifo_pulled_data[11]
.sym 19460 rx_24_fifo.rd_addr[6]
.sym 19462 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 19464 rx_24_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 19465 rx_24_fifo.rd_addr[1]
.sym 19466 rx_24_fifo.rd_addr[1]
.sym 19467 rx_24_fifo.rd_addr[6]
.sym 19468 spi_if_ins.r_tx_byte[6]
.sym 19469 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19471 rx_24_fifo.mem_i.0.0.0_RCLKE
.sym 19472 spi_if_ins.r_tx_byte[4]
.sym 19473 w_rx_24_fifo_data[22]
.sym 19475 rx_24_fifo.wr_addr[5]
.sym 19481 r_tx_data[6]
.sym 19483 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 19491 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 19497 r_tx_data[4]
.sym 19502 r_tx_data[7]
.sym 19508 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 19510 r_tx_data[5]
.sym 19516 r_tx_data[4]
.sym 19520 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 19523 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 19533 r_tx_data[5]
.sym 19552 r_tx_data[6]
.sym 19556 r_tx_data[7]
.sym 19560 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 19561 w_clock_sys
.sym 19563 w_rx_24_fifo_pulled_data[12]
.sym 19565 w_rx_24_fifo_pulled_data[13]
.sym 19567 w_rx_24_fifo_pulled_data[14]
.sym 19569 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 19576 $PACKER_VCC_NET
.sym 19577 w_rx_24_fifo_data[17]
.sym 19579 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 19585 r_tx_data[6]
.sym 19588 w_rx_24_fifo_pulled_data[14]
.sym 19589 rx_24_fifo.wr_addr[7]
.sym 19592 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 19594 w_rx_24_fifo_data[19]
.sym 19598 w_rx_24_fifo_data[20]
.sym 19608 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[1]
.sym 19609 spi_if_ins.state_if[1]
.sym 19610 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 19615 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 19617 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 19618 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[2]
.sym 19621 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[3]
.sym 19624 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 19625 spi_if_ins.state_if[0]
.sym 19627 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 19629 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 19643 spi_if_ins.state_if[0]
.sym 19645 spi_if_ins.state_if[1]
.sym 19646 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 19649 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 19650 spi_if_ins.state_if[0]
.sym 19652 spi_if_ins.state_if[1]
.sym 19661 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 19667 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 19668 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 19670 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 19673 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 19675 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 19679 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[2]
.sym 19680 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[1]
.sym 19681 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[3]
.sym 19682 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 19683 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 19684 w_clock_sys
.sym 19685 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 19700 spi_if_ins.w_rx_data[1]
.sym 19704 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[1]
.sym 19706 spi_if_ins.w_rx_data[3]
.sym 19707 w_rx_24_fifo_data[23]
.sym 19708 spi_if_ins.w_rx_data[5]
.sym 19717 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 19727 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[1]
.sym 19728 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 19730 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 19731 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 19732 spi_if_ins.state_if[0]
.sym 19736 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 19739 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 19740 spi_if_ins.state_if[1]
.sym 19754 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 19772 spi_if_ins.state_if[1]
.sym 19773 spi_if_ins.state_if[0]
.sym 19774 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 19775 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 19790 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 19791 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[1]
.sym 19792 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 19793 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 19796 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 19797 spi_if_ins.state_if[0]
.sym 19798 spi_if_ins.state_if[1]
.sym 19799 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 19806 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 19807 w_clock_sys
.sym 19824 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19826 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 19827 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 19834 w_rx_data[0]
.sym 19835 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 19838 w_rx_data[4]
.sym 19840 w_rx_data[2]
.sym 19844 w_rx_data[1]
.sym 19854 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 19858 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 19860 w_tx_data_io[6]
.sym 19861 spi_if_ins.o_cs_SB_LUT4_I3_O[2]
.sym 19863 w_tx_data_io[5]
.sym 19867 w_tx_data_io[7]
.sym 19868 r_tx_data_SB_DFFE_Q_E
.sym 19872 w_soft_reset
.sym 19876 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 19883 spi_if_ins.o_cs_SB_LUT4_I3_O[2]
.sym 19885 w_tx_data_io[5]
.sym 19886 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 19908 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 19909 spi_if_ins.o_cs_SB_LUT4_I3_O[2]
.sym 19910 w_tx_data_io[7]
.sym 19915 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 19916 w_soft_reset
.sym 19925 w_tx_data_io[6]
.sym 19927 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 19929 r_tx_data_SB_DFFE_Q_E
.sym 19930 w_clock_sys
.sym 19931 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 19948 w_tx_data_io[6]
.sym 19951 w_tx_data_io[5]
.sym 19956 w_rx_data[3]
.sym 19958 spi_if_ins.w_rx_data[2]
.sym 19960 w_rx_data[0]
.sym 19963 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 19964 w_rx_data[4]
.sym 19966 w_rx_data[2]
.sym 19974 spi_if_ins.w_rx_data[1]
.sym 19975 spi_if_ins.w_rx_data[0]
.sym 19976 spi_if_ins.w_rx_data[3]
.sym 19979 spi_if_ins.w_rx_data[6]
.sym 19980 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[1]
.sym 19981 spi_if_ins.w_rx_data[4]
.sym 19984 spi_if_ins.w_rx_data[2]
.sym 19988 spi_if_ins.w_rx_data[5]
.sym 19991 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 20007 spi_if_ins.w_rx_data[4]
.sym 20013 spi_if_ins.w_rx_data[2]
.sym 20021 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[1]
.sym 20024 spi_if_ins.w_rx_data[1]
.sym 20031 spi_if_ins.w_rx_data[3]
.sym 20037 spi_if_ins.w_rx_data[5]
.sym 20044 spi_if_ins.w_rx_data[0]
.sym 20049 spi_if_ins.w_rx_data[6]
.sym 20052 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 20053 w_clock_sys
.sym 20069 w_rx_data[5]
.sym 20077 w_rx_data[3]
.sym 20088 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[0]
.sym 20089 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 20090 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20098 w_rx_data[7]
.sym 20105 w_rx_data[2]
.sym 20109 w_rx_data[5]
.sym 20111 w_rx_data[6]
.sym 20114 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 20116 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 20123 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 20136 w_rx_data[6]
.sym 20141 w_rx_data[2]
.sym 20148 w_rx_data[5]
.sym 20167 w_rx_data[7]
.sym 20172 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 20174 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 20175 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 20176 w_clock_sys
.sym 20220 io_ctrl_ins.pmod_dir_state[6]
.sym 20223 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 20227 w_rx_data[3]
.sym 20232 w_rx_data[0]
.sym 20233 w_rx_data[1]
.sym 20236 w_rx_data[4]
.sym 20237 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 20238 w_rx_data[2]
.sym 20259 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 20260 io_ctrl_ins.pmod_dir_state[6]
.sym 20265 w_rx_data[2]
.sym 20270 w_rx_data[3]
.sym 20276 w_rx_data[0]
.sym 20282 w_rx_data[4]
.sym 20294 w_rx_data[1]
.sym 20298 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 20299 w_clock_sys
.sym 20300 w_soft_reset_$glb_sr
.sym 20317 w_rx_data[5]
.sym 20327 o_led1$SB_IO_OUT
.sym 20343 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[2]
.sym 20344 io_ctrl_ins.o_data_out_SB_DFFESR_Q_5_E
.sym 20345 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20346 io_ctrl_ins.o_data_out_SB_DFFESR_Q_5_R[2]
.sym 20348 io_ctrl_ins.pmod_dir_state[5]
.sym 20349 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[3]
.sym 20350 i_config[3]$SB_IO_IN
.sym 20353 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[3]
.sym 20354 io_ctrl_ins.debug_mode[0]
.sym 20355 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20356 i_button_SB_LUT4_I0_I1[1]
.sym 20357 io_ctrl_ins.debug_mode[1]
.sym 20361 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[2]
.sym 20362 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 20373 i_button_SB_LUT4_I0_I1[0]
.sym 20375 io_ctrl_ins.pmod_dir_state[5]
.sym 20376 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[3]
.sym 20377 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 20378 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[2]
.sym 20381 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[2]
.sym 20382 i_button_SB_LUT4_I0_I1[0]
.sym 20383 i_config[3]$SB_IO_IN
.sym 20384 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[3]
.sym 20394 i_button_SB_LUT4_I0_I1[0]
.sym 20395 i_button_SB_LUT4_I0_I1[1]
.sym 20401 io_ctrl_ins.debug_mode[1]
.sym 20402 io_ctrl_ins.debug_mode[0]
.sym 20405 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20406 io_ctrl_ins.debug_mode[1]
.sym 20407 io_ctrl_ins.debug_mode[0]
.sym 20408 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20421 io_ctrl_ins.o_data_out_SB_DFFESR_Q_5_E
.sym 20422 w_clock_sys
.sym 20423 io_ctrl_ins.o_data_out_SB_DFFESR_Q_5_R[2]
.sym 20438 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 20439 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[3]
.sym 20444 i_button_SB_LUT4_I0_I1[1]
.sym 20445 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[3]
.sym 20446 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20579 i_config[0]$SB_IO_IN
.sym 20672 i_config[0]$SB_IO_IN
.sym 20748 io_smi_data[5]$SB_IO_OUT
.sym 20759 io_smi_data[5]$SB_IO_OUT
.sym 20772 o_miso_$_TBUF__Y_E
.sym 20775 i_ss$SB_IO_IN
.sym 20777 spi_if_ins.spi.r_rx_done
.sym 20844 i_mosi$SB_IO_IN
.sym 20846 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O[2]
.sym 20849 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 20851 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_I2[2]
.sym 20852 int_miso
.sym 20853 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 20890 $PACKER_VCC_NET
.sym 20918 int_miso
.sym 20919 spi_if_ins.r_tx_data_valid
.sym 20920 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 20924 spi_if_ins.r_tx_byte[7]
.sym 20986 spi_if_ins.spi.r_tx_bit_count[2]
.sym 20987 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 20988 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O[1]
.sym 20989 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 20990 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0[3]
.sym 20991 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 21039 $PACKER_VCC_NET
.sym 21086 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 21087 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 21088 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0[0]
.sym 21089 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0[2]
.sym 21090 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0[1]
.sym 21091 spi_if_ins.spi.r_tx_byte[7]
.sym 21092 spi_if_ins.spi.r_tx_byte[1]
.sym 21093 spi_if_ins.spi.r_tx_byte[3]
.sym 21141 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O[2]
.sym 21144 w_rx_24_fifo_data[27]
.sym 21188 spi_if_ins.spi.r_tx_byte[6]
.sym 21190 spi_if_ins.spi.r_tx_byte[5]
.sym 21192 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 21194 spi_if_ins.spi.r_tx_byte[2]
.sym 21195 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 21242 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 21245 spi_if_ins.r_tx_data_valid
.sym 21247 rx_24_fifo.wr_addr[3]
.sym 21249 spi_if_ins.r_tx_byte[7]
.sym 21250 spi_if_ins.r_tx_byte[2]
.sym 21252 spi_if_ins.r_tx_byte[0]
.sym 21259 rx_24_fifo.wr_addr[5]
.sym 21260 rx_24_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 21262 $PACKER_VCC_NET
.sym 21265 rx_24_fifo.wr_addr[7]
.sym 21267 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 21268 w_rx_24_fifo_data[24]
.sym 21269 rx_24_fifo.wr_addr[6]
.sym 21270 rx_24_fifo.wr_addr[3]
.sym 21272 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 21273 rx_24_fifo.wr_addr[8]
.sym 21276 rx_24_fifo.mem_i.0.0.0_WCLKE
.sym 21278 rx_24_fifo.wr_addr[4]
.sym 21281 w_rx_24_fifo_data[25]
.sym 21282 w_rx_24_fifo_data[27]
.sym 21284 w_rx_24_fifo_data[26]
.sym 21290 spi_if_ins.spi.r_rx_byte[5]
.sym 21291 spi_if_ins.spi.r_rx_byte[6]
.sym 21292 spi_if_ins.spi.r_rx_byte[0]
.sym 21293 spi_if_ins.spi.r_rx_byte[4]
.sym 21294 spi_if_ins.spi.r_rx_byte[1]
.sym 21295 spi_if_ins.spi.r_rx_byte[7]
.sym 21296 spi_if_ins.spi.r_rx_byte[3]
.sym 21297 spi_if_ins.spi.r_rx_byte[2]
.sym 21306 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 21307 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 21309 rx_24_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 21310 rx_24_fifo.wr_addr[3]
.sym 21311 rx_24_fifo.wr_addr[4]
.sym 21312 rx_24_fifo.wr_addr[5]
.sym 21313 rx_24_fifo.wr_addr[6]
.sym 21314 rx_24_fifo.wr_addr[7]
.sym 21315 rx_24_fifo.wr_addr[8]
.sym 21317 lvds_clock_$glb_clk
.sym 21318 rx_24_fifo.mem_i.0.0.0_WCLKE
.sym 21319 w_rx_24_fifo_data[24]
.sym 21321 w_rx_24_fifo_data[25]
.sym 21323 w_rx_24_fifo_data[26]
.sym 21325 w_rx_24_fifo_data[27]
.sym 21327 $PACKER_VCC_NET
.sym 21332 w_rx_24_fifo_pulled_data[0]
.sym 21333 rx_24_fifo.wr_addr[5]
.sym 21334 spi_if_ins.r_tx_byte[6]
.sym 21336 w_rx_24_fifo_data[24]
.sym 21337 rx_24_fifo.wr_addr[6]
.sym 21338 w_rx_24_fifo_pulled_data[1]
.sym 21341 rx_24_fifo.wr_addr[8]
.sym 21343 spi_if_ins.r_tx_byte[4]
.sym 21345 w_rx_24_fifo_pulled_data[11]
.sym 21349 w_rx_24_fifo_pulled_data[8]
.sym 21351 rx_24_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 21353 w_rx_24_fifo_pulled_data[3]
.sym 21355 rx_24_fifo.rd_addr[8]
.sym 21360 rx_24_fifo.rd_addr[4]
.sym 21361 w_rx_24_fifo_data[28]
.sym 21363 rx_24_fifo.rd_addr[5]
.sym 21365 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 21369 rx_24_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 21371 rx_24_fifo.rd_addr[6]
.sym 21373 rx_24_fifo.rd_addr[8]
.sym 21374 rx_24_fifo.rd_addr[3]
.sym 21380 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 21381 rx_24_fifo.rd_addr[1]
.sym 21383 w_rx_24_fifo_data[31]
.sym 21387 rx_24_fifo.mem_i.0.0.0_RCLKE
.sym 21388 w_rx_24_fifo_data[29]
.sym 21389 $PACKER_VCC_NET
.sym 21390 w_rx_24_fifo_data[30]
.sym 21393 spi_if_ins.r_tx_data_valid
.sym 21408 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 21409 rx_24_fifo.rd_addr[1]
.sym 21411 rx_24_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 21412 rx_24_fifo.rd_addr[3]
.sym 21413 rx_24_fifo.rd_addr[4]
.sym 21414 rx_24_fifo.rd_addr[5]
.sym 21415 rx_24_fifo.rd_addr[6]
.sym 21416 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 21417 rx_24_fifo.rd_addr[8]
.sym 21419 w_clock_sys
.sym 21420 rx_24_fifo.mem_i.0.0.0_RCLKE
.sym 21421 $PACKER_VCC_NET
.sym 21422 w_rx_24_fifo_data[29]
.sym 21424 w_rx_24_fifo_data[30]
.sym 21426 w_rx_24_fifo_data[31]
.sym 21428 w_rx_24_fifo_data[28]
.sym 21444 w_rx_24_fifo_pulled_data[6]
.sym 21446 spi_if_ins.spi.r_rx_byte[0]
.sym 21449 rx_24_fifo.rd_addr[3]
.sym 21450 rx_24_fifo.rd_addr[5]
.sym 21452 spi_if_ins.spi.r_rx_byte[7]
.sym 21454 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 21455 $PACKER_VCC_NET
.sym 21457 rx_24_fifo.rd_addr[4]
.sym 21466 $PACKER_VCC_NET
.sym 21469 w_rx_24_fifo_data[17]
.sym 21476 w_rx_24_fifo_data[18]
.sym 21479 rx_24_fifo.wr_addr[3]
.sym 21480 rx_24_fifo.mem_i.0.0.0_WCLKE
.sym 21481 w_rx_24_fifo_data[19]
.sym 21484 rx_24_fifo.wr_addr[6]
.sym 21486 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 21487 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 21488 rx_24_fifo.wr_addr[5]
.sym 21489 rx_24_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 21490 w_rx_24_fifo_data[16]
.sym 21491 rx_24_fifo.wr_addr[4]
.sym 21492 rx_24_fifo.wr_addr[7]
.sym 21493 rx_24_fifo.wr_addr[8]
.sym 21494 spi_if_ins.w_rx_data[5]
.sym 21495 spi_if_ins.w_rx_data[1]
.sym 21496 spi_if_ins.w_rx_data[4]
.sym 21497 spi_if_ins.w_rx_data[0]
.sym 21499 spi_if_ins.w_rx_data[6]
.sym 21500 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[1]
.sym 21501 spi_if_ins.w_rx_data[3]
.sym 21510 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 21511 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 21513 rx_24_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 21514 rx_24_fifo.wr_addr[3]
.sym 21515 rx_24_fifo.wr_addr[4]
.sym 21516 rx_24_fifo.wr_addr[5]
.sym 21517 rx_24_fifo.wr_addr[6]
.sym 21518 rx_24_fifo.wr_addr[7]
.sym 21519 rx_24_fifo.wr_addr[8]
.sym 21521 lvds_clock_$glb_clk
.sym 21522 rx_24_fifo.mem_i.0.0.0_WCLKE
.sym 21523 w_rx_24_fifo_data[16]
.sym 21525 w_rx_24_fifo_data[17]
.sym 21527 w_rx_24_fifo_data[18]
.sym 21529 w_rx_24_fifo_data[19]
.sym 21531 $PACKER_VCC_NET
.sym 21544 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 21552 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 21555 spi_if_ins.w_rx_data[3]
.sym 21556 spi_if_ins.w_rx_data[2]
.sym 21558 w_rx_24_fifo_data[21]
.sym 21559 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 21568 rx_24_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 21569 w_rx_24_fifo_data[22]
.sym 21574 w_rx_24_fifo_data[23]
.sym 21575 rx_24_fifo.mem_i.0.0.0_RCLKE
.sym 21577 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 21578 rx_24_fifo.rd_addr[1]
.sym 21579 rx_24_fifo.rd_addr[6]
.sym 21582 rx_24_fifo.rd_addr[8]
.sym 21583 w_rx_24_fifo_data[21]
.sym 21587 rx_24_fifo.rd_addr[3]
.sym 21588 rx_24_fifo.rd_addr[5]
.sym 21590 w_rx_24_fifo_data[20]
.sym 21592 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 21593 $PACKER_VCC_NET
.sym 21595 rx_24_fifo.rd_addr[4]
.sym 21598 spi_if_ins.w_rx_data[2]
.sym 21612 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 21613 rx_24_fifo.rd_addr[1]
.sym 21615 rx_24_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 21616 rx_24_fifo.rd_addr[3]
.sym 21617 rx_24_fifo.rd_addr[4]
.sym 21618 rx_24_fifo.rd_addr[5]
.sym 21619 rx_24_fifo.rd_addr[6]
.sym 21620 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 21621 rx_24_fifo.rd_addr[8]
.sym 21623 w_clock_sys
.sym 21624 rx_24_fifo.mem_i.0.0.0_RCLKE
.sym 21625 $PACKER_VCC_NET
.sym 21626 w_rx_24_fifo_data[21]
.sym 21628 w_rx_24_fifo_data[22]
.sym 21630 w_rx_24_fifo_data[23]
.sym 21632 w_rx_24_fifo_data[20]
.sym 21647 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 21661 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 21700 w_tx_data_sys[0]
.sym 21746 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 21751 spi_if_ins.w_rx_data[2]
.sym 21800 $PACKER_GND_NET
.sym 21802 io_ctrl_ins.o_pmod[7]
.sym 21803 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 21807 io_ctrl_ins.o_pmod[3]
.sym 21856 i_button_SB_LUT4_I0_I1[0]
.sym 21903 o_led0$SB_IO_OUT
.sym 21904 o_led1$SB_IO_OUT
.sym 21906 io_ctrl_ins.rx_h_state_SB_LUT4_I1_O[3]
.sym 21907 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 21908 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 21961 o_rx_h_tx_l$SB_IO_OUT
.sym 21966 io_ctrl_ins.o_pmod[3]
.sym 21967 o_led0$SB_IO_OUT
.sym 22006 io_ctrl_ins.rf_pin_state[0]
.sym 22008 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 22009 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 22011 io_ctrl_ins.rf_pin_state[7]
.sym 22048 w_rx_data[4]
.sym 22051 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 22052 w_rx_data[1]
.sym 22054 w_rx_data[0]
.sym 22057 o_led1$SB_IO_OUT
.sym 22058 o_led1$SB_IO_OUT
.sym 22063 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 22064 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 22108 o_rx_h_tx_l$SB_IO_OUT
.sym 22109 io_ctrl_ins.mixer_en_state
.sym 22110 o_tr_vc2$SB_IO_OUT
.sym 22111 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 22112 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 22113 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 22148 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 22149 w_rx_data[3]
.sym 22155 w_rx_data[0]
.sym 22159 w_rx_data[4]
.sym 22251 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 22253 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 22256 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 22260 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[0]
.sym 22268 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 22481 o_led1$SB_IO_OUT
.sym 22487 o_led1$SB_IO_OUT
.sym 22507 o_led1$SB_IO_OUT
.sym 22517 int_miso
.sym 22519 o_miso_$_TBUF__Y_E
.sym 22535 int_miso
.sym 22536 o_miso_$_TBUF__Y_E
.sym 22542 spi_if_ins.spi.SCKr[1]
.sym 22546 spi_if_ins.spi.SCKr[0]
.sym 22554 i_mosi$SB_IO_IN
.sym 22561 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O[2]
.sym 22576 i_mosi$SB_IO_IN
.sym 22586 i_ss$SB_IO_IN
.sym 22603 i_ss_SB_LUT4_I1_O[0]
.sym 22604 i_ss$SB_IO_IN
.sym 22611 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 22629 i_ss$SB_IO_IN
.sym 22648 i_ss$SB_IO_IN
.sym 22661 i_ss_SB_LUT4_I1_O[0]
.sym 22663 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 22664 w_clock_sys
.sym 22665 i_ss$SB_IO_IN
.sym 22666 i_sck$SB_IO_IN
.sym 22668 i_ss$SB_IO_IN
.sym 22672 spi_if_ins.spi.r_rx_bit_count[2]
.sym 22673 i_ss_SB_LUT4_I1_O[0]
.sym 22674 i_ss_SB_LUT4_I1_O[1]
.sym 22675 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_I2[1]
.sym 22676 spi_if_ins.spi.r_rx_bit_count[1]
.sym 22677 spi_if_ins.spi.r_rx_bit_count[0]
.sym 22698 i_ss$SB_IO_IN
.sym 22701 spi_if_ins.spi.r_rx_done
.sym 22707 i_ss$SB_IO_IN
.sym 22709 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_I2[2]
.sym 22719 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 22720 spi_if_ins.spi.SCKr[1]
.sym 22733 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O[2]
.sym 22747 spi_if_ins.spi.SCKr[1]
.sym 22750 spi_if_ins.r_tx_byte[7]
.sym 22759 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O[1]
.sym 22760 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_I2[2]
.sym 22762 spi_if_ins.r_tx_data_valid
.sym 22763 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O[2]
.sym 22764 i_ss$SB_IO_IN
.sym 22765 spi_if_ins.spi.SCKr[2]
.sym 22768 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_I2[1]
.sym 22774 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 22780 spi_if_ins.r_tx_data_valid
.sym 22781 i_ss$SB_IO_IN
.sym 22799 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_I2[2]
.sym 22801 spi_if_ins.r_tx_data_valid
.sym 22811 spi_if_ins.spi.SCKr[1]
.sym 22812 i_ss$SB_IO_IN
.sym 22813 spi_if_ins.spi.SCKr[2]
.sym 22816 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O[2]
.sym 22817 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O[1]
.sym 22819 spi_if_ins.r_tx_byte[7]
.sym 22822 i_ss$SB_IO_IN
.sym 22823 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_I2[2]
.sym 22824 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_I2[1]
.sym 22826 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 22827 w_clock_sys
.sym 22831 spi_if_ins.spi.SCKr[2]
.sym 22841 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O[2]
.sym 22855 i_ss_SB_LUT4_I1_O[0]
.sym 22857 i_ss_SB_LUT4_I1_O[1]
.sym 22859 $PACKER_VCC_NET
.sym 22860 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 22872 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0[0]
.sym 22873 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0[2]
.sym 22876 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0[3]
.sym 22878 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O[2]
.sym 22880 spi_if_ins.spi.r_tx_bit_count[2]
.sym 22881 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 22882 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0[1]
.sym 22885 $PACKER_VCC_NET
.sym 22886 spi_if_ins.spi.SCKr[1]
.sym 22888 spi_if_ins.spi.SCKr[2]
.sym 22893 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 22894 $PACKER_VCC_NET
.sym 22899 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 22902 $nextpnr_ICESTORM_LC_16$O
.sym 22904 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 22908 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 22910 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0[3]
.sym 22911 $PACKER_VCC_NET
.sym 22915 $PACKER_VCC_NET
.sym 22916 spi_if_ins.spi.r_tx_bit_count[2]
.sym 22918 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 22921 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O[2]
.sym 22927 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0[3]
.sym 22928 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0[1]
.sym 22929 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0[0]
.sym 22930 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0[2]
.sym 22933 spi_if_ins.spi.r_tx_bit_count[2]
.sym 22934 spi_if_ins.spi.SCKr[1]
.sym 22935 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 22936 spi_if_ins.spi.SCKr[2]
.sym 22940 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 22941 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0[3]
.sym 22942 $PACKER_VCC_NET
.sym 22945 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 22949 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 22950 w_clock_sys
.sym 22951 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 22964 w_smi_read_req
.sym 22972 i_smi_a3$SB_IO_IN
.sym 22979 i_ss_SB_LUT4_I1_O[1]
.sym 22987 spi_if_ins.spi.r_rx_done
.sym 22995 spi_if_ins.spi.r_tx_bit_count[2]
.sym 22997 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 22998 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 22999 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0[3]
.sym 23000 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 23001 spi_if_ins.spi.r_tx_byte[6]
.sym 23003 spi_if_ins.spi.r_tx_byte[5]
.sym 23007 spi_if_ins.spi.r_tx_byte[2]
.sym 23008 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 23010 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O[2]
.sym 23011 spi_if_ins.r_tx_byte[3]
.sym 23012 spi_if_ins.r_tx_byte[7]
.sym 23013 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O[2]
.sym 23014 spi_if_ins.spi.r_tx_byte[7]
.sym 23016 spi_if_ins.spi.r_tx_byte[3]
.sym 23017 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 23020 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 23023 spi_if_ins.spi.r_tx_byte[1]
.sym 23024 spi_if_ins.r_tx_byte[1]
.sym 23026 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 23027 spi_if_ins.spi.r_tx_byte[1]
.sym 23028 spi_if_ins.spi.r_tx_bit_count[2]
.sym 23029 spi_if_ins.spi.r_tx_byte[5]
.sym 23032 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O[2]
.sym 23034 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 23035 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0[3]
.sym 23038 spi_if_ins.spi.r_tx_bit_count[2]
.sym 23039 spi_if_ins.spi.r_tx_byte[3]
.sym 23040 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 23041 spi_if_ins.spi.r_tx_byte[7]
.sym 23044 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 23045 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 23046 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 23047 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 23050 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 23051 spi_if_ins.spi.r_tx_byte[2]
.sym 23052 spi_if_ins.spi.r_tx_bit_count[2]
.sym 23053 spi_if_ins.spi.r_tx_byte[6]
.sym 23058 spi_if_ins.r_tx_byte[7]
.sym 23062 spi_if_ins.r_tx_byte[1]
.sym 23071 spi_if_ins.r_tx_byte[3]
.sym 23072 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 23073 w_clock_sys
.sym 23074 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O[2]
.sym 23077 spi_if_ins.spi.r_rx_byte_SB_DFFE_Q_E
.sym 23078 r_counter
.sym 23079 spi_if_ins.spi.r_rx_byte_SB_DFFE_Q_E
.sym 23109 spi_if_ins.r_tx_byte[5]
.sym 23116 spi_if_ins.r_tx_byte[5]
.sym 23128 spi_if_ins.r_tx_byte[4]
.sym 23129 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O[2]
.sym 23131 spi_if_ins.r_tx_byte[6]
.sym 23135 spi_if_ins.r_tx_byte[0]
.sym 23141 spi_if_ins.r_tx_byte[2]
.sym 23143 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 23149 spi_if_ins.r_tx_byte[6]
.sym 23163 spi_if_ins.r_tx_byte[5]
.sym 23174 spi_if_ins.r_tx_byte[0]
.sym 23187 spi_if_ins.r_tx_byte[2]
.sym 23191 spi_if_ins.r_tx_byte[4]
.sym 23195 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 23196 w_clock_sys
.sym 23197 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O[2]
.sym 23199 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 23200 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 23201 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 23202 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 23203 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 23204 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 23205 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 23222 spi_if_ins.spi.r_rx_byte[1]
.sym 23224 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 23227 i_glob_clock$SB_IO_IN
.sym 23230 spi_if_ins.spi.r_rx_byte[5]
.sym 23232 spi_if_ins.spi.r_rx_byte[6]
.sym 23241 spi_if_ins.spi.r_rx_byte_SB_DFFE_Q_E
.sym 23258 i_mosi$SB_IO_IN
.sym 23262 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 23264 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 23265 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 23266 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 23267 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 23268 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 23269 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 23274 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 23280 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 23287 i_mosi$SB_IO_IN
.sym 23292 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 23298 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 23303 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 23311 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 23316 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 23318 spi_if_ins.spi.r_rx_byte_SB_DFFE_Q_E
.sym 23319 w_clock_sys
.sym 23333 i_mosi$SB_IO_IN
.sym 23346 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[1]
.sym 23347 $PACKER_VCC_NET
.sym 23348 spi_if_ins.spi.r_rx_byte[4]
.sym 23352 r_counter
.sym 23354 spi_if_ins.spi.r_rx_byte[3]
.sym 23356 spi_if_ins.spi.r_rx_byte[2]
.sym 23373 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 23382 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 23384 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 23404 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 23441 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 23442 w_clock_sys
.sym 23443 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 23448 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 23478 spi_if_ins.w_rx_data[1]
.sym 23487 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 23489 spi_if_ins.spi.r_rx_byte[0]
.sym 23494 spi_if_ins.spi.r_rx_byte[1]
.sym 23495 spi_if_ins.spi.r_rx_byte[7]
.sym 23502 spi_if_ins.spi.r_rx_byte[5]
.sym 23504 spi_if_ins.spi.r_rx_byte[6]
.sym 23508 spi_if_ins.spi.r_rx_byte[4]
.sym 23514 spi_if_ins.spi.r_rx_byte[3]
.sym 23521 spi_if_ins.spi.r_rx_byte[5]
.sym 23527 spi_if_ins.spi.r_rx_byte[1]
.sym 23531 spi_if_ins.spi.r_rx_byte[4]
.sym 23539 spi_if_ins.spi.r_rx_byte[0]
.sym 23548 spi_if_ins.spi.r_rx_byte[6]
.sym 23555 spi_if_ins.spi.r_rx_byte[7]
.sym 23563 spi_if_ins.spi.r_rx_byte[3]
.sym 23564 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 23565 w_clock_sys
.sym 23570 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 23586 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 23592 spi_if_ins.w_rx_data[4]
.sym 23594 spi_if_ins.w_rx_data[0]
.sym 23598 spi_if_ins.w_rx_data[6]
.sym 23626 spi_if_ins.spi.r_rx_byte[2]
.sym 23635 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 23655 spi_if_ins.spi.r_rx_byte[2]
.sym 23687 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 23688 w_clock_sys
.sym 23700 o_led0$SB_IO_OUT
.sym 23719 $PACKER_GND_NET
.sym 23724 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 23733 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 23760 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 23776 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 23810 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 23811 w_clock_sys
.sym 23818 w_rx_data[5]
.sym 23831 w_tx_data_sys[0]
.sym 23842 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 23846 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 23847 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 23856 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 23860 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 23878 w_rx_data[3]
.sym 23882 w_rx_data[7]
.sym 23902 w_rx_data[7]
.sym 23908 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 23929 w_rx_data[3]
.sym 23933 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 23934 w_clock_sys
.sym 23937 io_ctrl_ins.o_pmod[4]
.sym 23938 io_ctrl_ins.o_pmod[5]
.sym 23941 io_ctrl_ins.o_pmod[6]
.sym 23948 $PACKER_GND_NET
.sym 23961 w_ioc[0]
.sym 23964 w_ioc[0]
.sym 23971 io_ctrl_ins.o_pmod[4]
.sym 23978 w_rx_data[1]
.sym 23980 w_rx_data[0]
.sym 23983 i_button_SB_LUT4_I0_I1[0]
.sym 23987 io_ctrl_ins.o_pmod[7]
.sym 23988 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 23990 w_ioc[0]
.sym 23991 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 23994 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 23997 o_rx_h_tx_l$SB_IO_OUT
.sym 24000 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 24002 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 24005 w_soft_reset
.sym 24018 w_rx_data[0]
.sym 24023 w_rx_data[1]
.sym 24034 w_ioc[0]
.sym 24035 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 24036 o_rx_h_tx_l$SB_IO_OUT
.sym 24037 io_ctrl_ins.o_pmod[7]
.sym 24040 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 24042 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 24046 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 24048 i_button_SB_LUT4_I0_I1[0]
.sym 24049 w_soft_reset
.sym 24056 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 24057 w_clock_sys
.sym 24058 w_soft_reset_$glb_sr
.sym 24062 io_ctrl_ins.rf_pin_state[6]
.sym 24063 io_ctrl_ins.rf_pin_state[5]
.sym 24064 io_ctrl_ins.rf_pin_state[4]
.sym 24083 io_ctrl_ins.o_pmod[5]
.sym 24085 w_rx_data[6]
.sym 24086 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 24089 io_ctrl_ins.o_pmod[6]
.sym 24091 w_rx_data[7]
.sym 24102 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 24104 w_rx_data[3]
.sym 24108 w_rx_data[0]
.sym 24110 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 24113 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 24117 w_rx_data[7]
.sym 24124 w_ioc[0]
.sym 24148 w_rx_data[0]
.sym 24159 w_rx_data[3]
.sym 24163 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 24164 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 24165 w_ioc[0]
.sym 24177 w_rx_data[7]
.sym 24179 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 24180 w_clock_sys
.sym 24182 o_tr_vc1_b$SB_IO_OUT
.sym 24184 o_rx_h_tx_l_b$SB_IO_OUT
.sym 24186 o_tr_vc1$SB_IO_OUT
.sym 24187 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[3]
.sym 24188 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 24189 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[3]
.sym 24196 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 24225 io_ctrl_ins.rf_pin_state[0]
.sym 24227 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 24230 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 24231 w_ioc[0]
.sym 24232 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 24234 io_ctrl_ins.o_pmod[3]
.sym 24236 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[0]
.sym 24238 io_ctrl_ins.rf_pin_state[7]
.sym 24241 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 24243 o_tr_vc2$SB_IO_OUT
.sym 24246 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 24247 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 24249 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 24269 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 24270 io_ctrl_ins.rf_pin_state[7]
.sym 24271 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 24274 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 24275 io_ctrl_ins.rf_pin_state[0]
.sym 24276 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 24277 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 24280 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 24281 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 24282 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 24283 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 24286 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 24287 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 24288 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 24289 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[0]
.sym 24292 io_ctrl_ins.o_pmod[3]
.sym 24293 w_ioc[0]
.sym 24294 o_tr_vc2$SB_IO_OUT
.sym 24295 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 24298 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 24299 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[0]
.sym 24300 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 24301 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 24302 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 24303 w_clock_sys
.sym 24318 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 24327 o_tr_vc2$SB_IO_OUT
.sym 24330 o_rx_h_tx_l$SB_IO_OUT
.sym 24596 o_led0$SB_IO_OUT
.sym 24614 o_led0$SB_IO_OUT
.sym 24689 i_sck$SB_IO_IN
.sym 24697 spi_if_ins.spi.SCKr[0]
.sym 24721 spi_if_ins.spi.SCKr[0]
.sym 24744 i_sck$SB_IO_IN
.sym 24765 w_clock_sys
.sym 24858 spi_if_ins.spi.r_rx_bit_count[1]
.sym 24859 spi_if_ins.spi.r_rx_bit_count[0]
.sym 24860 spi_if_ins.spi.SCKr[1]
.sym 24861 i_ss$SB_IO_IN
.sym 24862 spi_if_ins.spi.SCKr[2]
.sym 24863 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_I2[2]
.sym 24870 spi_if_ins.spi.r_rx_bit_count[2]
.sym 24881 i_ss$SB_IO_IN
.sym 24884 $nextpnr_ICESTORM_LC_15$O
.sym 24886 spi_if_ins.spi.r_rx_bit_count[0]
.sym 24890 spi_if_ins.spi.r_rx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 24892 spi_if_ins.spi.r_rx_bit_count[1]
.sym 24897 spi_if_ins.spi.r_rx_bit_count[2]
.sym 24900 spi_if_ins.spi.r_rx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 24903 spi_if_ins.spi.r_rx_bit_count[0]
.sym 24904 spi_if_ins.spi.r_rx_bit_count[1]
.sym 24906 spi_if_ins.spi.r_rx_bit_count[2]
.sym 24910 spi_if_ins.spi.SCKr[2]
.sym 24911 i_ss$SB_IO_IN
.sym 24912 spi_if_ins.spi.SCKr[1]
.sym 24916 spi_if_ins.spi.r_rx_bit_count[2]
.sym 24917 spi_if_ins.spi.r_rx_bit_count[0]
.sym 24918 spi_if_ins.spi.r_rx_bit_count[1]
.sym 24923 spi_if_ins.spi.r_rx_bit_count[1]
.sym 24924 spi_if_ins.spi.r_rx_bit_count[0]
.sym 24929 spi_if_ins.spi.r_rx_bit_count[0]
.sym 24931 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_I2[2]
.sym 24932 w_clock_sys
.sym 24933 i_ss$SB_IO_IN
.sym 24952 i_ss_SB_LUT4_I1_O[1]
.sym 25015 spi_if_ins.spi.SCKr[1]
.sym 25055 spi_if_ins.spi.SCKr[1]
.sym 25087 w_clock_sys
.sym 25320 r_counter
.sym 25322 i_ss_SB_LUT4_I1_O[1]
.sym 25328 i_ss_SB_LUT4_I1_O[0]
.sym 25337 spi_if_ins.spi.r_rx_byte_SB_DFFE_Q_E
.sym 25342 i_glob_clock$SB_IO_IN
.sym 25364 spi_if_ins.spi.r_rx_byte_SB_DFFE_Q_E
.sym 25370 r_counter
.sym 25375 i_ss_SB_LUT4_I1_O[1]
.sym 25376 i_ss_SB_LUT4_I1_O[0]
.sym 25397 i_glob_clock$SB_IO_IN
.sym 25415 r_counter
.sym 25474 i_ss_SB_LUT4_I1_O[1]
.sym 25477 i_mosi$SB_IO_IN
.sym 25478 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 25482 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 25485 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 25491 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 25492 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 25503 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 25512 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 25519 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 25523 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 25529 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 25535 i_mosi$SB_IO_IN
.sym 25544 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 25550 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 25551 i_ss_SB_LUT4_I1_O[1]
.sym 25552 w_clock_sys
.sym 25711 i_glob_clock$SB_IO_IN
.sym 25785 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 25842 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 25878 i_glob_clock$SB_IO_IN
.sym 25957 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 25989 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 26017 w_clock_sys
.sym 26027 r_counter
.sym 26038 $PACKER_VCC_NET
.sym 26270 w_rx_data[5]
.sym 26312 w_rx_data[5]
.sym 26413 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 26415 w_rx_data[5]
.sym 26420 w_rx_data[4]
.sym 26424 w_rx_data[6]
.sym 26442 w_rx_data[4]
.sym 26449 w_rx_data[5]
.sym 26468 w_rx_data[6]
.sym 26481 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 26482 w_clock_sys
.sym 26498 $PACKER_GND_NET
.sym 26568 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 26574 w_rx_data[4]
.sym 26584 w_rx_data[6]
.sym 26588 w_rx_data[5]
.sym 26609 w_rx_data[6]
.sym 26614 w_rx_data[5]
.sym 26620 w_rx_data[4]
.sym 26636 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 26637 w_clock_sys
.sym 26654 o_rx_h_tx_l$SB_IO_OUT
.sym 26714 io_ctrl_ins.o_pmod[4]
.sym 26716 io_ctrl_ins.rf_pin_state[5]
.sym 26717 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 26719 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 26720 w_ioc[0]
.sym 26722 io_ctrl_ins.o_pmod[6]
.sym 26723 io_ctrl_ins.rf_pin_state[6]
.sym 26724 io_ctrl_ins.o_pmod[5]
.sym 26725 io_ctrl_ins.rf_pin_state[4]
.sym 26727 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 26730 o_rx_h_tx_l_b$SB_IO_OUT
.sym 26732 o_tr_vc1$SB_IO_OUT
.sym 26733 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 26736 o_tr_vc1_b$SB_IO_OUT
.sym 26739 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 26746 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 26747 io_ctrl_ins.rf_pin_state[4]
.sym 26748 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 26757 io_ctrl_ins.rf_pin_state[6]
.sym 26758 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 26760 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 26770 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 26771 io_ctrl_ins.rf_pin_state[5]
.sym 26772 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 26775 w_ioc[0]
.sym 26776 o_tr_vc1$SB_IO_OUT
.sym 26777 io_ctrl_ins.o_pmod[5]
.sym 26778 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 26781 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 26782 o_tr_vc1_b$SB_IO_OUT
.sym 26783 io_ctrl_ins.o_pmod[4]
.sym 26784 w_ioc[0]
.sym 26787 w_ioc[0]
.sym 26788 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 26789 io_ctrl_ins.o_pmod[6]
.sym 26790 o_rx_h_tx_l_b$SB_IO_OUT
.sym 26791 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 26792 w_clock_sys
.sym 27277 i_mosi$SB_IO_IN
.sym 27283 w_smi_read_req
.sym 27285 i_smi_a3$SB_IO_IN
.sym 27294 w_smi_read_req
.sym 27300 i_smi_a3$SB_IO_IN
.sym 27429 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 27447 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 27459 r_counter
.sym 27460 $PACKER_VCC_NET
.sym 27477 r_counter
.sym 27478 $PACKER_VCC_NET
.sym 27552 $PACKER_GND_NET
.sym 27570 $PACKER_GND_NET
.sym 27582 o_rx_h_tx_l$SB_IO_OUT
.sym 27593 o_rx_h_tx_l$SB_IO_OUT
.sym 27605 o_tr_vc1$SB_IO_OUT
.sym 27608 o_tr_vc2$SB_IO_OUT
.sym 27618 o_tr_vc1$SB_IO_OUT
.sym 27619 o_tr_vc2$SB_IO_OUT
.sym 27631 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27634 o_tr_vc1_b$SB_IO_OUT
.sym 27642 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27648 o_tr_vc1_b$SB_IO_OUT
.sym 27746 lvds_rx_09_inst.r_data[9]
.sym 27750 lvds_rx_09_inst.r_data[13]
.sym 27754 lvds_rx_09_inst.r_data[10]
.sym 27758 lvds_rx_09_inst.r_data[4]
.sym 27762 lvds_rx_09_inst.r_data[7]
.sym 27766 lvds_rx_09_inst.r_data[8]
.sym 27770 lvds_rx_09_inst.r_data[6]
.sym 27774 lvds_rx_09_inst.r_data[11]
.sym 27778 lvds_rx_09_inst.r_data[12]
.sym 27782 lvds_rx_09_inst.r_data[20]
.sym 27790 lvds_rx_09_inst.r_data[15]
.sym 27794 lvds_rx_09_inst.r_data[5]
.sym 27798 lvds_rx_09_inst.r_data[19]
.sym 27802 lvds_rx_09_inst.r_data[17]
.sym 27810 lvds_rx_09_inst.r_data[18]
.sym 27814 lvds_rx_09_inst.r_data[3]
.sym 27822 lvds_rx_09_inst.r_data[14]
.sym 27830 lvds_rx_09_inst.r_data[16]
.sym 27838 lvds_rx_09_inst.r_data[2]
.sym 27846 lvds_rx_09_inst.r_data[1]
.sym 27854 lvds_rx_09_inst.r_data[0]
.sym 27882 lvds_rx_24_inst.r_data[1]
.sym 27886 lvds_rx_24_inst.r_data[4]
.sym 27890 lvds_rx_24_inst.r_data[6]
.sym 27918 lvds_rx_24_inst.r_data[2]
.sym 27926 lvds_rx_24_inst.r_data[4]
.sym 27934 lvds_rx_24_inst.r_data[6]
.sym 27938 lvds_rx_24_inst.r_data[5]
.sym 27946 w_soft_reset
.sym 27947 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 27948 lvds_rx_24_inst.o_debug_state[1]
.sym 27949 lvds_rx_24_inst.o_debug_state[0]
.sym 27958 lvds_rx_24_inst.r_data[7]
.sym 27962 lvds_rx_24_inst.r_data[3]
.sym 27982 w_lvds_rx_09_d1
.sym 27994 w_lvds_rx_09_d0
.sym 28002 w_lvds_rx_09_d1
.sym 28003 w_lvds_rx_09_d0
.sym 28004 lvds_rx_09_inst.o_debug_state[0]
.sym 28005 lvds_rx_09_inst.o_debug_state[1]
.sym 28006 w_lvds_rx_09_d1
.sym 28028 w_lvds_rx_09_d0
.sym 28029 w_lvds_rx_09_d1
.sym 28030 w_lvds_rx_09_d0
.sym 28034 lvds_rx_24_inst.o_debug_state[1]
.sym 28035 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 28036 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[1]
.sym 28037 lvds_rx_24_inst.o_debug_state[0]
.sym 28039 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[0]
.sym 28040 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3
.sym 28041 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 28042 lvds_rx_24_inst.o_debug_state[1]
.sym 28043 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 28044 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[2]
.sym 28045 lvds_rx_24_inst.o_debug_state[0]
.sym 28046 lvds_rx_09_inst.o_debug_state[0]
.sym 28047 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 28048 w_soft_reset
.sym 28049 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 28050 lvds_rx_24_inst.o_debug_state[1]
.sym 28051 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 28052 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[0]
.sym 28053 lvds_rx_24_inst.o_debug_state[0]
.sym 28054 lvds_rx_24_inst.o_debug_state[1]
.sym 28055 lvds_rx_24_inst.o_debug_state[0]
.sym 28056 w_lvds_rx_24_d0
.sym 28057 w_lvds_rx_24_d1
.sym 28058 lvds_rx_24_inst.o_debug_state[1]
.sym 28059 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 28060 w_soft_reset
.sym 28061 lvds_rx_24_inst.o_debug_state[0]
.sym 28062 lvds_rx_24_inst.o_debug_state[1]
.sym 28063 w_lvds_rx_24_d1
.sym 28064 w_lvds_rx_24_d0
.sym 28065 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 28067 lvds_rx_24_inst.r_phase_count[0]
.sym 28071 lvds_rx_24_inst.r_phase_count[1]
.sym 28072 $PACKER_VCC_NET
.sym 28073 lvds_rx_24_inst.r_phase_count[0]
.sym 28074 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 28076 $PACKER_VCC_NET
.sym 28077 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q_SB_LUT4_O_I3[2]
.sym 28081 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[0]
.sym 28086 lvds_rx_09_inst.o_debug_state[1]
.sym 28087 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 28088 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[0]
.sym 28089 lvds_rx_09_inst.o_debug_state[0]
.sym 28097 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3
.sym 28194 lvds_rx_09_inst.r_data[23]
.sym 28198 lvds_rx_09_inst.r_data[22]
.sym 28202 lvds_rx_09_inst.r_data[28]
.sym 28206 lvds_rx_09_inst.r_data[24]
.sym 28214 lvds_rx_09_inst.r_data[25]
.sym 28218 lvds_rx_09_inst.r_data[26]
.sym 28230 lvds_rx_09_inst.r_data[21]
.sym 28234 lvds_rx_09_inst.r_data[24]
.sym 28238 lvds_rx_09_inst.r_data[23]
.sym 28242 lvds_rx_09_inst.r_data[26]
.sym 28246 lvds_rx_09_inst.r_data[22]
.sym 28250 lvds_rx_09_inst.r_data[25]
.sym 28258 lvds_rx_09_inst.r_data[12]
.sym 28262 lvds_rx_09_inst.r_data[7]
.sym 28266 lvds_rx_09_inst.r_data[9]
.sym 28270 lvds_rx_09_inst.r_data[11]
.sym 28274 lvds_rx_09_inst.r_data[6]
.sym 28278 lvds_rx_09_inst.r_data[8]
.sym 28282 lvds_rx_09_inst.r_data[13]
.sym 28286 lvds_rx_09_inst.r_data[10]
.sym 28294 lvds_rx_09_inst.r_data[19]
.sym 28298 lvds_rx_09_inst.r_data[15]
.sym 28306 lvds_rx_09_inst.r_data[21]
.sym 28310 lvds_rx_09_inst.r_data[17]
.sym 28322 lvds_rx_09_inst.r_data[14]
.sym 28326 lvds_rx_09_inst.r_data[2]
.sym 28330 lvds_rx_09_inst.r_data[3]
.sym 28334 lvds_rx_09_inst.r_data[20]
.sym 28338 lvds_rx_09_inst.r_data[16]
.sym 28342 lvds_rx_09_inst.r_data[5]
.sym 28350 lvds_rx_09_inst.r_data[18]
.sym 28355 w_rx_24_fifo_full
.sym 28356 lvds_rx_24_inst.o_debug_state[0]
.sym 28357 lvds_rx_24_inst.o_debug_state[1]
.sym 28386 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 28387 w_soft_reset
.sym 28388 lvds_rx_24_inst.o_debug_state[1]
.sym 28389 lvds_rx_24_inst.o_debug_state[0]
.sym 28390 lvds_rx_24_inst.r_data[8]
.sym 28394 lvds_rx_24_inst.r_data[0]
.sym 28398 w_rx_24_fifo_pulled_data[5]
.sym 28399 w_rx_24_fifo_pulled_data[13]
.sym 28400 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 28401 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 28402 w_rx_24_fifo_pulled_data[22]
.sym 28403 w_rx_24_fifo_pulled_data[30]
.sym 28404 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 28405 smi_ctrl_ins.int_cnt_24[3]
.sym 28406 w_rx_24_fifo_pulled_data[18]
.sym 28407 w_rx_24_fifo_pulled_data[26]
.sym 28408 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 28409 smi_ctrl_ins.int_cnt_24[3]
.sym 28418 w_rx_24_fifo_pulled_data[19]
.sym 28419 w_rx_24_fifo_pulled_data[27]
.sym 28420 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 28421 smi_ctrl_ins.int_cnt_24[3]
.sym 28422 w_rx_24_fifo_pulled_data[17]
.sym 28423 w_rx_24_fifo_pulled_data[25]
.sym 28424 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 28425 smi_ctrl_ins.int_cnt_24[3]
.sym 28426 w_rx_24_fifo_pulled_data[21]
.sym 28427 w_rx_24_fifo_pulled_data[29]
.sym 28428 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 28429 smi_ctrl_ins.int_cnt_24[3]
.sym 28430 w_rx_24_fifo_pulled_data[20]
.sym 28431 w_rx_24_fifo_pulled_data[28]
.sym 28432 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 28433 smi_ctrl_ins.int_cnt_24[3]
.sym 28434 w_rx_24_fifo_pulled_data[23]
.sym 28435 w_rx_24_fifo_pulled_data[31]
.sym 28436 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 28437 smi_ctrl_ins.int_cnt_24[3]
.sym 28440 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 28441 smi_ctrl_ins.int_cnt_24[3]
.sym 28445 smi_ctrl_ins.int_cnt_24[3]
.sym 28446 w_rx_24_fifo_pulled_data[16]
.sym 28447 w_rx_24_fifo_pulled_data[24]
.sym 28448 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 28449 smi_ctrl_ins.int_cnt_24[3]
.sym 28450 lvds_rx_24_inst.r_data[3]
.sym 28454 lvds_rx_24_inst.r_data[1]
.sym 28458 w_lvds_rx_24_d1
.sym 28462 lvds_rx_24_inst.r_data[0]
.sym 28474 lvds_rx_24_inst.r_data[5]
.sym 28478 w_lvds_rx_24_d0
.sym 28482 w_lvds_rx_24_d1
.sym 28486 w_lvds_rx_24_d0
.sym 28518 lvds_rx_09_inst.o_debug_state[1]
.sym 28519 w_lvds_rx_09_d1
.sym 28520 w_lvds_rx_09_d0
.sym 28521 lvds_rx_09_inst.o_debug_state[0]
.sym 28522 lvds_rx_09_inst.o_debug_state[1]
.sym 28523 w_lvds_rx_09_d1
.sym 28524 w_lvds_rx_09_d0
.sym 28525 lvds_rx_09_inst.o_debug_state[0]
.sym 28526 lvds_rx_09_inst.o_debug_state[1]
.sym 28527 lvds_rx_09_inst.o_debug_state[0]
.sym 28528 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 28529 w_soft_reset
.sym 28531 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 28532 lvds_rx_09_inst.o_debug_state[0]
.sym 28533 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 28546 lvds_rx_24_inst.o_debug_state[1]
.sym 28547 w_lvds_rx_24_d1
.sym 28548 lvds_rx_24_inst.o_debug_state[0]
.sym 28549 w_lvds_rx_24_d0
.sym 28554 lvds_rx_24_inst.o_debug_state[0]
.sym 28555 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 28556 w_soft_reset
.sym 28557 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 28561 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 28562 lvds_rx_24_inst.o_debug_state[1]
.sym 28563 w_lvds_rx_24_d1
.sym 28564 w_lvds_rx_24_d0
.sym 28565 lvds_rx_24_inst.o_debug_state[0]
.sym 28579 lvds_rx_09_inst.r_phase_count[0]
.sym 28583 lvds_rx_09_inst.r_phase_count[1]
.sym 28584 $PACKER_VCC_NET
.sym 28585 lvds_rx_09_inst.r_phase_count[0]
.sym 28586 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_I3[2]
.sym 28588 $PACKER_VCC_NET
.sym 28589 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q_SB_LUT4_O_I3[2]
.sym 28593 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[0]
.sym 28595 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[0]
.sym 28596 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3
.sym 28597 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_I3[2]
.sym 28598 lvds_rx_09_inst.o_debug_state[1]
.sym 28599 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 28600 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[1]
.sym 28601 lvds_rx_09_inst.o_debug_state[0]
.sym 28605 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3
.sym 28606 lvds_rx_09_inst.o_debug_state[1]
.sym 28607 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 28608 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[2]
.sym 28609 lvds_rx_09_inst.o_debug_state[0]
.sym 28708 i_smi_a3$SB_IO_IN
.sym 28709 w_smi_data_output[6]
.sym 28718 lvds_rx_09_inst.r_data[29]
.sym 28734 lvds_rx_09_inst.r_data[27]
.sym 28738 w_rx_09_fifo_pulled_data[4]
.sym 28739 w_rx_09_fifo_pulled_data[20]
.sym 28740 smi_ctrl_ins.int_cnt_09[3]
.sym 28741 smi_ctrl_ins.int_cnt_09[4]
.sym 28754 w_rx_09_fifo_pulled_data[1]
.sym 28755 w_rx_09_fifo_pulled_data[17]
.sym 28756 smi_ctrl_ins.int_cnt_09[3]
.sym 28757 smi_ctrl_ins.int_cnt_09[4]
.sym 28758 lvds_rx_09_inst.r_data[27]
.sym 28770 w_rx_09_fifo_pulled_data[2]
.sym 28771 w_rx_09_fifo_pulled_data[18]
.sym 28772 smi_ctrl_ins.int_cnt_09[3]
.sym 28773 smi_ctrl_ins.int_cnt_09[4]
.sym 28774 w_rx_09_fifo_pulled_data[3]
.sym 28775 w_rx_09_fifo_pulled_data[19]
.sym 28776 smi_ctrl_ins.int_cnt_09[3]
.sym 28777 smi_ctrl_ins.int_cnt_09[4]
.sym 28782 w_rx_09_fifo_pulled_data[8]
.sym 28783 w_rx_09_fifo_pulled_data[24]
.sym 28784 smi_ctrl_ins.int_cnt_09[4]
.sym 28785 smi_ctrl_ins.int_cnt_09[3]
.sym 28786 w_rx_09_fifo_pulled_data[0]
.sym 28787 w_rx_09_fifo_pulled_data[16]
.sym 28788 smi_ctrl_ins.int_cnt_09[3]
.sym 28789 smi_ctrl_ins.int_cnt_09[4]
.sym 28790 w_rx_09_fifo_pulled_data[6]
.sym 28791 w_rx_09_fifo_pulled_data[22]
.sym 28792 smi_ctrl_ins.int_cnt_09[3]
.sym 28793 smi_ctrl_ins.int_cnt_09[4]
.sym 28794 w_rx_09_fifo_pulled_data[5]
.sym 28795 w_rx_09_fifo_pulled_data[21]
.sym 28796 smi_ctrl_ins.int_cnt_09[3]
.sym 28797 smi_ctrl_ins.int_cnt_09[4]
.sym 28798 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[0]
.sym 28799 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 28800 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 28801 i_smi_a2_SB_LUT4_I1_O[3]
.sym 28802 w_rx_09_fifo_pulled_data[9]
.sym 28803 w_rx_09_fifo_pulled_data[25]
.sym 28804 smi_ctrl_ins.int_cnt_09[4]
.sym 28805 smi_ctrl_ins.int_cnt_09[3]
.sym 28810 w_rx_09_fifo_pulled_data[11]
.sym 28811 w_rx_09_fifo_pulled_data[27]
.sym 28812 smi_ctrl_ins.int_cnt_09[4]
.sym 28813 smi_ctrl_ins.int_cnt_09[3]
.sym 28814 w_rx_09_fifo_pulled_data[12]
.sym 28815 w_rx_09_fifo_pulled_data[28]
.sym 28816 smi_ctrl_ins.int_cnt_09[4]
.sym 28817 smi_ctrl_ins.int_cnt_09[3]
.sym 28818 w_rx_09_fifo_pulled_data[7]
.sym 28819 w_rx_09_fifo_pulled_data[23]
.sym 28820 smi_ctrl_ins.int_cnt_09[3]
.sym 28821 smi_ctrl_ins.int_cnt_09[4]
.sym 28822 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[0]
.sym 28823 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[1]
.sym 28824 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[2]
.sym 28825 i_smi_a2_SB_LUT4_I1_O[3]
.sym 28826 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[0]
.sym 28827 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[1]
.sym 28828 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[2]
.sym 28829 i_smi_a2_SB_LUT4_I1_O[3]
.sym 28830 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[0]
.sym 28831 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[1]
.sym 28832 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[2]
.sym 28833 i_smi_a2_SB_LUT4_I1_O[3]
.sym 28834 w_rx_09_fifo_pulled_data[10]
.sym 28835 w_rx_09_fifo_pulled_data[26]
.sym 28836 smi_ctrl_ins.int_cnt_09[4]
.sym 28837 smi_ctrl_ins.int_cnt_09[3]
.sym 28838 w_rx_09_fifo_pulled_data[15]
.sym 28839 w_rx_09_fifo_pulled_data[31]
.sym 28840 smi_ctrl_ins.int_cnt_09[4]
.sym 28841 smi_ctrl_ins.int_cnt_09[3]
.sym 28842 w_rx_09_fifo_pulled_data[14]
.sym 28843 w_rx_09_fifo_pulled_data[30]
.sym 28844 smi_ctrl_ins.int_cnt_09[4]
.sym 28845 smi_ctrl_ins.int_cnt_09[3]
.sym 28848 i_smi_a2_SB_LUT4_I1_O[3]
.sym 28849 w_soft_reset
.sym 28852 smi_ctrl_ins.int_cnt_09[4]
.sym 28853 smi_ctrl_ins.int_cnt_09[3]
.sym 28857 smi_ctrl_ins.int_cnt_09[3]
.sym 28858 w_rx_24_fifo_pulled_data[2]
.sym 28859 w_rx_24_fifo_pulled_data[10]
.sym 28860 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 28861 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 28862 w_rx_09_fifo_pulled_data[13]
.sym 28863 w_rx_09_fifo_pulled_data[29]
.sym 28864 smi_ctrl_ins.int_cnt_09[4]
.sym 28865 smi_ctrl_ins.int_cnt_09[3]
.sym 28878 lvds_rx_24_inst.r_data[16]
.sym 28882 lvds_rx_24_inst.r_data[14]
.sym 28902 lvds_rx_09_inst.r_data[4]
.sym 28906 w_soft_reset
.sym 28907 i_smi_a1$SB_IO_IN
.sym 28908 i_smi_a2$SB_IO_IN
.sym 28909 i_smi_a3$SB_IO_IN
.sym 28913 w_rx_24_fifo_data[15]
.sym 28914 lvds_rx_09_inst.r_data[0]
.sym 28919 i_smi_a2$SB_IO_IN
.sym 28920 i_smi_a1$SB_IO_IN
.sym 28921 i_smi_a3$SB_IO_IN
.sym 28922 lvds_rx_09_inst.r_data[1]
.sym 28930 i_smi_a1$SB_IO_IN
.sym 28931 i_smi_a3$SB_IO_IN
.sym 28932 i_smi_a2$SB_IO_IN
.sym 28933 w_soft_reset
.sym 28942 lvds_rx_24_inst.r_data[9]
.sym 28946 lvds_rx_24_inst.r_data[8]
.sym 28954 lvds_rx_24_inst.r_data[7]
.sym 28962 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[6]
.sym 28968 w_soft_reset
.sym 28969 w_rx_09_fifo_push
.sym 28992 w_soft_reset
.sym 28993 w_rx_09_fifo_push
.sym 28995 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 29000 rx_09_fifo.wr_addr[2]
.sym 29001 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 29004 rx_09_fifo.wr_addr[3]
.sym 29005 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 29008 rx_09_fifo.wr_addr[4]
.sym 29009 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 29012 rx_09_fifo.wr_addr[5]
.sym 29013 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[4]
.sym 29016 rx_09_fifo.wr_addr[6]
.sym 29017 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[5]
.sym 29020 rx_09_fifo.wr_addr[7]
.sym 29021 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[6]
.sym 29024 rx_09_fifo.wr_addr[8]
.sym 29025 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[7]
.sym 29029 $nextpnr_ICESTORM_LC_5$I3
.sym 29030 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0[0]
.sym 29031 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0[1]
.sym 29032 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0[2]
.sym 29033 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0[3]
.sym 29034 rx_09_fifo.full_o_SB_LUT4_I2_I3[0]
.sym 29035 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 29036 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 29037 rx_09_fifo.rd_addr[1]
.sym 29038 rx_09_fifo.full_o_SB_LUT4_I2_O[0]
.sym 29039 rx_09_fifo.full_o_SB_LUT4_I2_O[1]
.sym 29040 rx_09_fifo.full_o_SB_LUT4_I2_O[2]
.sym 29041 w_rx_09_fifo_push
.sym 29042 rx_09_fifo.rd_addr[5]
.sym 29043 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I2[4]
.sym 29044 rx_09_fifo.rd_addr[6]
.sym 29045 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I2[5]
.sym 29046 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[8]
.sym 29047 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 29048 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 29049 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[3]
.sym 29050 rx_09_fifo.rd_addr[7]
.sym 29051 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I2[6]
.sym 29052 rx_09_fifo.rd_addr[8]
.sym 29053 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I2[7]
.sym 29054 rx_09_fifo.rd_addr[2]
.sym 29055 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 29056 rx_09_fifo.rd_addr[3]
.sym 29057 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 29059 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 29064 rx_09_fifo.rd_addr[1]
.sym 29068 rx_09_fifo.rd_addr[2]
.sym 29069 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 29072 rx_09_fifo.rd_addr[3]
.sym 29073 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 29076 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 29077 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 29080 rx_09_fifo.rd_addr[5]
.sym 29081 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 29084 rx_09_fifo.rd_addr[6]
.sym 29085 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 29088 rx_09_fifo.rd_addr[7]
.sym 29089 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 29092 rx_09_fifo.rd_addr[8]
.sym 29093 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 29240 i_smi_a3$SB_IO_IN
.sym 29241 w_smi_data_output[3]
.sym 29252 i_smi_a3$SB_IO_IN
.sym 29253 w_smi_data_output[1]
.sym 29256 i_smi_a3$SB_IO_IN
.sym 29257 w_smi_data_output[5]
.sym 29292 i_smi_a3$SB_IO_IN
.sym 29293 w_smi_data_output[2]
.sym 29294 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[0]
.sym 29295 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 29296 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 29297 i_smi_a2_SB_LUT4_I1_O[3]
.sym 29300 w_soft_reset
.sym 29301 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[2]
.sym 29302 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[0]
.sym 29303 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[1]
.sym 29304 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[2]
.sym 29305 i_smi_a2_SB_LUT4_I1_O[3]
.sym 29310 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[0]
.sym 29311 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[1]
.sym 29312 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[2]
.sym 29313 i_smi_a2_SB_LUT4_I1_O[3]
.sym 29314 w_rx_24_fifo_pulled_data[1]
.sym 29315 w_rx_24_fifo_pulled_data[9]
.sym 29316 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 29317 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 29318 w_rx_24_fifo_pulled_data[4]
.sym 29319 w_rx_24_fifo_pulled_data[12]
.sym 29320 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 29321 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 29322 lvds_rx_24_inst.r_data[21]
.sym 29326 lvds_rx_24_inst.r_data[26]
.sym 29330 lvds_rx_24_inst.r_data[27]
.sym 29334 lvds_rx_24_inst.r_data[25]
.sym 29338 lvds_rx_24_inst.r_data[23]
.sym 29342 lvds_rx_24_inst.r_data[19]
.sym 29346 lvds_rx_24_inst.r_data[20]
.sym 29350 lvds_rx_24_inst.r_data[18]
.sym 29354 w_rx_24_fifo_pulled_data[6]
.sym 29355 w_rx_24_fifo_pulled_data[14]
.sym 29356 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 29357 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 29358 lvds_rx_24_inst.r_data[24]
.sym 29362 lvds_rx_24_inst.r_data[22]
.sym 29366 lvds_rx_24_inst.r_data[17]
.sym 29370 lvds_rx_24_inst.r_data[15]
.sym 29378 lvds_rx_24_inst.r_data[16]
.sym 29382 lvds_rx_24_inst.r_data[21]
.sym 29390 lvds_rx_24_inst.r_data[22]
.sym 29394 lvds_rx_24_inst.r_data[13]
.sym 29398 lvds_rx_24_inst.r_data[12]
.sym 29402 lvds_rx_24_inst.r_data[15]
.sym 29414 lvds_rx_24_inst.r_data[12]
.sym 29418 lvds_rx_24_inst.r_data[10]
.sym 29426 lvds_rx_24_inst.r_data[13]
.sym 29430 lvds_rx_24_inst.r_data[11]
.sym 29446 lvds_rx_24_inst.r_data[10]
.sym 29453 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 29454 lvds_rx_24_inst.r_data[11]
.sym 29458 lvds_rx_24_inst.r_data[9]
.sym 29466 lvds_rx_24_inst.r_data[2]
.sym 29475 rx_09_fifo.full_o_SB_LUT4_I2_I3[0]
.sym 29480 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 29481 rx_09_fifo.full_o_SB_LUT4_I2_I3[0]
.sym 29484 rx_09_fifo.wr_addr[2]
.sym 29485 rx_09_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 29488 rx_09_fifo.wr_addr[3]
.sym 29489 rx_09_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 29492 rx_09_fifo.wr_addr[4]
.sym 29493 rx_09_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 29496 rx_09_fifo.wr_addr[5]
.sym 29497 rx_09_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 29500 rx_09_fifo.wr_addr[6]
.sym 29501 rx_09_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 29504 rx_09_fifo.wr_addr[7]
.sym 29505 rx_09_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 29508 rx_09_fifo.wr_addr[8]
.sym 29509 rx_09_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 29510 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 29514 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[4]
.sym 29518 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[2]
.sym 29522 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[5]
.sym 29526 rx_09_fifo.rd_addr[1]
.sym 29527 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 29528 rx_09_fifo.rd_addr[3]
.sym 29529 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[3]
.sym 29530 rx_09_fifo.wr_addr[6]
.sym 29531 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 29532 rx_09_fifo.wr_addr[7]
.sym 29533 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 29534 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[3]
.sym 29539 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 29544 rx_09_fifo.rd_addr[1]
.sym 29545 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 29548 rx_09_fifo.rd_addr[2]
.sym 29549 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 29552 rx_09_fifo.rd_addr[3]
.sym 29553 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 29556 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 29557 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 29560 rx_09_fifo.rd_addr[5]
.sym 29561 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 29564 rx_09_fifo.rd_addr[6]
.sym 29565 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 29568 rx_09_fifo.rd_addr[7]
.sym 29569 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 29571 $PACKER_VCC_NET
.sym 29573 $nextpnr_ICESTORM_LC_8$I3
.sym 29576 rx_09_fifo.rd_addr[8]
.sym 29581 $nextpnr_ICESTORM_LC_9$I3
.sym 29584 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[2]
.sym 29585 w_soft_reset
.sym 29589 w_rx_09_fifo_full
.sym 29593 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 29594 rx_09_fifo.full_o_SB_LUT4_I2_I3[0]
.sym 29595 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 29596 w_rx_09_fifo_full
.sym 29597 rx_09_fifo.full_o_SB_LUT4_I2_I3[3]
.sym 29598 rx_09_fifo.rd_addr[2]
.sym 29599 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[2]
.sym 29600 rx_09_fifo.rd_addr[8]
.sym 29601 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[8]
.sym 29614 lvds_rx_09_inst.r_push
.sym 29732 rx_24_fifo.rd_addr[1]
.sym 29733 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 29744 i_smi_a3$SB_IO_IN
.sym 29745 w_smi_data_output[7]
.sym 29761 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 29763 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 29768 rx_24_fifo.rd_addr[1]
.sym 29772 rx_24_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 29773 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 29776 rx_24_fifo.rd_addr[3]
.sym 29777 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 29780 rx_24_fifo.rd_addr[4]
.sym 29781 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 29784 rx_24_fifo.rd_addr[5]
.sym 29785 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 29788 rx_24_fifo.rd_addr[6]
.sym 29789 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 29792 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 29793 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 29796 rx_24_fifo.rd_addr[8]
.sym 29797 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 29800 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[0]
.sym 29801 w_soft_reset
.sym 29804 rx_24_fifo.rd_addr[1]
.sym 29805 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 29807 smi_ctrl_ins.r_fifo_09_pull_1
.sym 29808 w_rx_09_fifo_empty
.sym 29809 smi_ctrl_ins.r_fifo_09_pull
.sym 29813 i_smi_a3$SB_IO_IN
.sym 29818 rx_24_fifo.wr_addr[7]
.sym 29819 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 29820 rx_24_fifo.wr_addr[8]
.sym 29821 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 29822 rx_24_fifo.wr_addr[5]
.sym 29823 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 29824 rx_24_fifo.wr_addr[6]
.sym 29825 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 29830 lvds_rx_24_inst.r_data[29]
.sym 29834 w_rx_24_fifo_pulled_data[3]
.sym 29835 w_rx_24_fifo_pulled_data[11]
.sym 29836 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 29837 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 29838 w_rx_24_fifo_pulled_data[0]
.sym 29839 w_rx_24_fifo_pulled_data[8]
.sym 29840 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 29841 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 29842 lvds_rx_24_inst.r_data[27]
.sym 29846 lvds_rx_24_inst.r_data[23]
.sym 29850 lvds_rx_24_inst.r_data[28]
.sym 29854 lvds_rx_24_inst.r_data[25]
.sym 29858 rx_24_fifo.full_o_SB_LUT4_I3_I2[6]
.sym 29862 rx_24_fifo.full_o_SB_LUT4_I3_I2[1]
.sym 29866 rx_24_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 29873 rx_24_fifo.wr_addr_SB_DFFESR_Q_E
.sym 29878 rx_24_fifo.full_o_SB_LUT4_I3_I2[5]
.sym 29890 rx_24_fifo.full_o_SB_LUT4_I3_I2[3]
.sym 29894 rx_24_fifo.rd_addr[4]
.sym 29895 rx_24_fifo.full_o_SB_LUT4_I3_I2[4]
.sym 29896 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 29897 rx_24_fifo.full_o_SB_LUT4_I3_I2[7]
.sym 29901 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 29902 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 29903 rx_24_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 29904 rx_24_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 29905 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 29906 rx_24_fifo.rd_addr[1]
.sym 29907 rx_24_fifo.full_o_SB_LUT4_I3_I2[1]
.sym 29908 rx_24_fifo.rd_addr[3]
.sym 29909 rx_24_fifo.full_o_SB_LUT4_I3_I2[3]
.sym 29910 rx_24_fifo.full_o_SB_LUT4_I3_I2[7]
.sym 29914 rx_24_fifo.full_o_SB_LUT4_I3_I2[4]
.sym 29918 rx_24_fifo.full_o_SB_LUT4_I3_I2[8]
.sym 29923 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 29928 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 29929 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 29932 rx_24_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 29933 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 29936 rx_24_fifo.wr_addr[3]
.sym 29937 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[3]
.sym 29940 rx_24_fifo.wr_addr[4]
.sym 29941 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[4]
.sym 29944 rx_24_fifo.wr_addr[5]
.sym 29945 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[5]
.sym 29948 rx_24_fifo.wr_addr[6]
.sym 29949 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[6]
.sym 29952 rx_24_fifo.wr_addr[7]
.sym 29953 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[7]
.sym 29956 rx_24_fifo.wr_addr[8]
.sym 29957 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[8]
.sym 29962 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 29977 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 29986 rx_09_fifo.rd_addr[3]
.sym 29987 rx_09_fifo.wr_addr[3]
.sym 29988 rx_09_fifo.rd_addr[5]
.sym 29989 rx_09_fifo.wr_addr[5]
.sym 29990 rx_09_fifo.wr_addr[7]
.sym 29991 rx_09_fifo.rd_addr[7]
.sym 29992 rx_09_fifo.rd_addr[8]
.sym 29993 rx_09_fifo.wr_addr[8]
.sym 30002 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[7]
.sym 30008 w_soft_reset
.sym 30009 lvds_rx_09_inst.o_debug_state[0]
.sym 30010 rx_09_fifo.rd_addr[5]
.sym 30011 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[5]
.sym 30012 rx_09_fifo.rd_addr[7]
.sym 30013 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[7]
.sym 30018 rx_09_fifo.rd_addr[2]
.sym 30019 rx_09_fifo.wr_addr[2]
.sym 30020 rx_09_fifo.rd_addr[6]
.sym 30021 rx_09_fifo.wr_addr[6]
.sym 30022 rx_09_fifo.full_o_SB_LUT4_I2_I3[0]
.sym 30023 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 30024 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 30025 rx_09_fifo.rd_addr[1]
.sym 30027 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 30028 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 30029 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 30033 rx_09_fifo.full_o_SB_LUT4_I2_I3[0]
.sym 30034 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 30035 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[4]
.sym 30036 rx_09_fifo.rd_addr[6]
.sym 30037 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[6]
.sym 30038 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 30039 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 30040 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 30041 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 30042 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[8]
.sym 30046 rx_09_fifo.rd_addr[7]
.sym 30047 rx_09_fifo.wr_addr[7]
.sym 30048 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 30049 rx_09_fifo.wr_addr[4]
.sym 30051 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 30052 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 30053 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 30054 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 30055 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 30056 w_rx_09_fifo_empty
.sym 30057 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 30058 rx_09_fifo.wr_addr[3]
.sym 30059 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 30060 rx_09_fifo.wr_addr[5]
.sym 30061 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 30062 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[0]
.sym 30063 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[1]
.sym 30064 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[2]
.sym 30065 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[3]
.sym 30066 rx_09_fifo.full_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 30067 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 30068 rx_09_fifo.wr_addr[2]
.sym 30069 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 30070 rx_09_fifo.full_o_SB_LUT4_I2_I3[0]
.sym 30071 rx_09_fifo.wr_addr[4]
.sym 30072 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 30073 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 30074 w_soft_reset
.sym 30075 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 30076 lvds_rx_09_inst.o_debug_state[1]
.sym 30077 lvds_rx_09_inst.o_debug_state[0]
.sym 30078 rx_09_fifo.wr_addr[8]
.sym 30079 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 30080 rx_09_fifo.rd_addr[8]
.sym 30081 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 30086 $PACKER_VCC_NET
.sym 30092 rx_09_fifo.rd_addr[1]
.sym 30093 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 30113 w_cs[0]
.sym 30134 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 30135 w_soft_reset
.sym 30136 lvds_rx_09_inst.o_debug_state[1]
.sym 30137 lvds_rx_09_inst.o_debug_state[0]
.sym 30139 w_rx_09_fifo_full
.sym 30140 lvds_rx_09_inst.o_debug_state[0]
.sym 30141 lvds_rx_09_inst.o_debug_state[1]
.sym 30255 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 30256 smi_ctrl_ins.int_cnt_24[3]
.sym 30257 w_rx_24_fifo_empty
.sym 30265 w_soft_reset
.sym 30271 smi_ctrl_ins.int_cnt_09[4]
.sym 30272 smi_ctrl_ins.int_cnt_09[3]
.sym 30273 w_rx_09_fifo_empty
.sym 30275 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 30280 rx_24_fifo.rd_addr[1]
.sym 30284 rx_24_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 30285 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 30288 rx_24_fifo.rd_addr[3]
.sym 30289 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 30292 rx_24_fifo.rd_addr[4]
.sym 30293 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[4]
.sym 30296 rx_24_fifo.rd_addr[5]
.sym 30297 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[5]
.sym 30300 rx_24_fifo.rd_addr[6]
.sym 30301 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[6]
.sym 30304 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 30305 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[7]
.sym 30308 rx_24_fifo.rd_addr[8]
.sym 30309 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[8]
.sym 30313 $nextpnr_ICESTORM_LC_14$I3
.sym 30316 w_rx_24_fifo_empty
.sym 30317 w_rx_09_fifo_empty
.sym 30318 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[0]
.sym 30319 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[1]
.sym 30320 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[2]
.sym 30321 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[3]
.sym 30322 rx_24_fifo.rd_addr[4]
.sym 30323 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[3]
.sym 30324 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[2]
.sym 30325 rx_24_fifo.rd_addr[3]
.sym 30326 smi_ctrl_ins.r_fifo_09_pull
.sym 30331 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[0]
.sym 30332 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 30333 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[2]
.sym 30334 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[9]
.sym 30335 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 30336 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 30337 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 30338 w_rx_24_fifo_empty
.sym 30342 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 30343 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 30344 rx_24_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 30345 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 30346 w_rx_09_fifo_full
.sym 30353 rx_24_fifo.wr_addr[5]
.sym 30354 w_rx_09_fifo_empty
.sym 30358 rx_24_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 30359 rx_24_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 30360 w_rx_24_fifo_empty
.sym 30361 rx_24_fifo.empty_o_SB_LUT4_I2_I3[3]
.sym 30365 rx_24_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 30366 w_rx_24_fifo_full
.sym 30372 w_soft_reset
.sym 30373 w_rx_24_fifo_push
.sym 30374 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 30375 rx_24_fifo.wr_addr[7]
.sym 30376 rx_24_fifo.rd_addr[8]
.sym 30377 rx_24_fifo.wr_addr[8]
.sym 30378 i_smi_a2_SB_LUT4_I1_O[0]
.sym 30379 i_smi_a2_SB_LUT4_I1_O[1]
.sym 30380 i_smi_a2_SB_LUT4_I1_O[2]
.sym 30381 i_smi_a2_SB_LUT4_I1_O[3]
.sym 30382 rx_24_fifo.rd_addr[3]
.sym 30383 rx_24_fifo.wr_addr[3]
.sym 30384 rx_24_fifo.rd_addr[4]
.sym 30385 rx_24_fifo.wr_addr[4]
.sym 30386 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 30387 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 30388 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 30389 rx_24_fifo.rd_addr[1]
.sym 30390 rx_24_fifo.empty_o_SB_LUT4_I2_I3_SB_LUT4_O_I0[0]
.sym 30391 rx_24_fifo.empty_o_SB_LUT4_I2_I3_SB_LUT4_O_I0[1]
.sym 30392 rx_24_fifo.empty_o_SB_LUT4_I2_I3_SB_LUT4_O_I0[2]
.sym 30393 rx_24_fifo.empty_o_SB_LUT4_I2_I3_SB_LUT4_O_I0[3]
.sym 30394 rx_24_fifo.rd_addr[5]
.sym 30395 rx_24_fifo.wr_addr[5]
.sym 30396 rx_24_fifo.rd_addr[6]
.sym 30397 rx_24_fifo.wr_addr[6]
.sym 30398 rx_24_fifo.wr_addr[3]
.sym 30399 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 30400 rx_24_fifo.wr_addr[4]
.sym 30401 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 30402 lvds_rx_24_inst.r_data[18]
.sym 30406 lvds_rx_24_inst.r_data[14]
.sym 30410 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 30411 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 30412 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 30413 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 30414 lvds_rx_24_inst.r_data[19]
.sym 30418 w_rx_24_fifo_push
.sym 30419 rx_24_fifo.rd_addr[5]
.sym 30420 rx_24_fifo.full_o_SB_LUT4_I3_I2[5]
.sym 30421 w_rx_24_fifo_full
.sym 30422 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 30423 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 30424 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 30425 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 30426 lvds_rx_24_inst.r_data[17]
.sym 30432 w_soft_reset
.sym 30433 w_rx_24_fifo_push
.sym 30436 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 30437 w_tx_data_io[4]
.sym 30438 rx_24_fifo.rd_addr[6]
.sym 30439 rx_24_fifo.full_o_SB_LUT4_I3_I2[6]
.sym 30440 rx_24_fifo.rd_addr[8]
.sym 30441 rx_24_fifo.full_o_SB_LUT4_I3_I2[8]
.sym 30443 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 30444 w_tx_data_smi[2]
.sym 30445 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[2]
.sym 30450 w_tx_data_smi[3]
.sym 30451 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 30452 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 30453 w_tx_data_io[3]
.sym 30454 w_tx_data_smi[1]
.sym 30455 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 30456 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 30457 w_tx_data_io[1]
.sym 30466 w_cs[0]
.sym 30467 w_cs[2]
.sym 30468 w_cs[1]
.sym 30469 w_cs[3]
.sym 30472 spi_if_ins.w_rx_data[6]
.sym 30473 spi_if_ins.w_rx_data[5]
.sym 30476 spi_if_ins.w_rx_data[5]
.sym 30477 spi_if_ins.w_rx_data[6]
.sym 30478 w_cs[0]
.sym 30479 w_cs[1]
.sym 30480 w_cs[3]
.sym 30481 w_cs[2]
.sym 30484 spi_if_ins.w_rx_data[5]
.sym 30485 spi_if_ins.w_rx_data[6]
.sym 30488 spi_if_ins.w_rx_data[5]
.sym 30489 spi_if_ins.w_rx_data[6]
.sym 30490 w_cs[0]
.sym 30491 w_cs[2]
.sym 30492 w_cs[3]
.sym 30493 w_cs[1]
.sym 30494 w_tx_data_smi[0]
.sym 30495 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 30496 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 30497 w_tx_data_io[0]
.sym 30502 w_cs[0]
.sym 30503 w_cs[2]
.sym 30504 w_cs[1]
.sym 30505 w_cs[3]
.sym 30510 w_tx_data_sys[0]
.sym 30511 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 30512 spi_if_ins.o_cs_SB_LUT4_I3_O[2]
.sym 30513 spi_if_ins.o_cs_SB_LUT4_I3_O[3]
.sym 30514 w_cs[2]
.sym 30515 w_cs[1]
.sym 30516 w_cs[3]
.sym 30517 w_cs[0]
.sym 30518 w_soft_reset
.sym 30519 io_ctrl_ins.o_data_out_SB_DFFESR_Q_5_R[1]
.sym 30520 w_cs[2]
.sym 30521 w_fetch
.sym 30527 w_tx_data_io[2]
.sym 30528 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 30529 spi_if_ins.o_cs_SB_LUT4_I3_O[2]
.sym 30536 w_ioc[1]
.sym 30537 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 30539 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 30540 w_cs[0]
.sym 30541 w_fetch
.sym 30558 $PACKER_GND_NET
.sym 30569 sys_ctrl_ins.reset_cmd
.sym 30572 w_ioc[0]
.sym 30573 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 30574 w_fetch
.sym 30575 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 30576 w_load
.sym 30577 w_cs[0]
.sym 30587 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 30588 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 30589 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 30602 w_rx_data[0]
.sym 30610 w_rx_data[1]
.sym 30618 w_rx_data[2]
.sym 30634 w_rx_data[2]
.sym 30642 w_rx_data[1]
.sym 30647 w_ioc[1]
.sym 30648 w_ioc[0]
.sym 30649 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 30655 w_ioc[1]
.sym 30656 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 30657 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 30658 io_ctrl_ins.o_pmod[1]
.sym 30659 o_shdn_rx_lna$SB_IO_OUT
.sym 30660 w_ioc[0]
.sym 30661 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 30662 io_ctrl_ins.o_pmod[0]
.sym 30663 io_ctrl_ins.mixer_en_state
.sym 30664 w_ioc[0]
.sym 30665 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 30666 o_led1$SB_IO_OUT
.sym 30667 i_button_SB_LUT4_I0_I1[0]
.sym 30668 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[2]
.sym 30669 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[3]
.sym 30670 io_ctrl_ins.pmod_dir_state[3]
.sym 30671 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 30672 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 30673 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 30674 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 30675 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 30676 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 30677 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 30678 io_ctrl_ins.pmod_dir_state[4]
.sym 30679 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 30680 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 30681 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 30732 w_soft_reset
.sym 30733 lvds_rx_24_inst.o_debug_state[0]
.sym 30768 w_soft_reset
.sym 30769 i_smi_soe_se$SB_IO_IN
.sym 30786 smi_ctrl_ins.r_fifo_24_pull
.sym 30791 smi_ctrl_ins.r_fifo_24_pull_1
.sym 30792 w_rx_24_fifo_empty
.sym 30793 smi_ctrl_ins.r_fifo_24_pull
.sym 30798 smi_ctrl_ins.w_fifo_09_pull_trigger
.sym 30806 smi_ctrl_ins.w_fifo_24_pull_trigger
.sym 30819 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 30824 rx_24_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 30825 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 30828 rx_24_fifo.wr_addr[3]
.sym 30829 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[2]
.sym 30832 rx_24_fifo.wr_addr[4]
.sym 30833 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[3]
.sym 30836 rx_24_fifo.wr_addr[5]
.sym 30837 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[4]
.sym 30840 rx_24_fifo.wr_addr[6]
.sym 30841 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[5]
.sym 30844 rx_24_fifo.wr_addr[7]
.sym 30845 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[6]
.sym 30848 rx_24_fifo.wr_addr[8]
.sym 30849 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[7]
.sym 30853 $nextpnr_ICESTORM_LC_2$I3
.sym 30854 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 30855 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 30856 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 30857 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 30858 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[8]
.sym 30859 rx_24_fifo.rd_addr[8]
.sym 30860 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[7]
.sym 30861 w_rx_24_fifo_push
.sym 30862 rx_24_fifo.rd_addr[3]
.sym 30863 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[2]
.sym 30864 rx_24_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 30865 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 30866 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[5]
.sym 30867 rx_24_fifo.rd_addr[6]
.sym 30868 rx_24_fifo.rd_addr[5]
.sym 30869 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[4]
.sym 30870 rx_24_fifo.rd_addr[6]
.sym 30871 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[5]
.sym 30872 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[3]
.sym 30873 rx_24_fifo.rd_addr[4]
.sym 30878 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 30879 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 30880 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 30881 rx_24_fifo.rd_addr[1]
.sym 30882 lvds_rx_24_inst.r_data[20]
.sym 30886 lvds_rx_24_inst.r_data[24]
.sym 30898 lvds_rx_24_inst.r_data[26]
.sym 30902 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 30903 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[6]
.sym 30904 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[2]
.sym 30905 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[3]
.sym 30912 w_soft_reset
.sym 30913 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[0]
.sym 30914 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 30915 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 30916 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 30917 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 30930 lvds_rx_24_inst.r_push
.sym 30954 r_tx_data[2]
.sym 30958 r_tx_data[0]
.sym 30974 r_tx_data[1]
.sym 30988 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30989 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 30993 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 31008 spi_if_ins.state_if[0]
.sym 31009 spi_if_ins.state_if[1]
.sym 31013 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 31016 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 31017 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 31019 w_fetch
.sym 31020 w_cs[1]
.sym 31021 w_load
.sym 31022 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 31023 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 31024 spi_if_ins.state_if[0]
.sym 31025 spi_if_ins.state_if[1]
.sym 31027 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 31028 spi_if_ins.state_if[0]
.sym 31029 spi_if_ins.state_if[1]
.sym 31030 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 31035 w_soft_reset
.sym 31036 w_cs[1]
.sym 31037 w_fetch
.sym 31040 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 31041 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[3]
.sym 31042 spi_if_ins.w_rx_data[0]
.sym 31046 spi_if_ins.w_rx_data[1]
.sym 31050 spi_if_ins.w_rx_data[2]
.sym 31061 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 31062 spi_if_ins.w_rx_data[4]
.sym 31066 spi_if_ins.w_rx_data[3]
.sym 31075 w_ioc[2]
.sym 31076 w_ioc[4]
.sym 31077 w_ioc[3]
.sym 31078 w_ioc[1]
.sym 31079 w_ioc[4]
.sym 31080 w_ioc[3]
.sym 31081 w_ioc[2]
.sym 31082 w_ioc[0]
.sym 31083 io_ctrl_ins.o_data_out_SB_DFFESR_Q_5_R[1]
.sym 31084 io_ctrl_ins.o_data_out_SB_DFFESR_Q_5_R[2]
.sym 31085 io_ctrl_ins.o_data_out_SB_DFFESR_Q_5_R[3]
.sym 31091 w_ioc[1]
.sym 31092 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 31093 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 31094 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 31099 io_ctrl_ins.o_data_out_SB_DFFESR_Q_5_R[1]
.sym 31100 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 31101 io_ctrl_ins.o_data_out_SB_DFFESR_Q_5_R[3]
.sym 31107 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[0]
.sym 31108 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 31109 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[2]
.sym 31115 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 31116 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 31117 w_soft_reset
.sym 31121 w_rx_data[1]
.sym 31122 i_button$SB_IO_IN
.sym 31123 i_button_SB_LUT4_I0_I1[0]
.sym 31124 io_ctrl_ins.rx_h_state_SB_LUT4_I1_O[2]
.sym 31125 io_ctrl_ins.rx_h_state_SB_LUT4_I1_O[3]
.sym 31127 w_ioc[0]
.sym 31128 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 31129 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 31132 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31133 io_ctrl_ins.pmod_dir_state[7]
.sym 31134 io_ctrl_ins.o_pmod[2]
.sym 31135 o_shdn_tx_lna$SB_IO_OUT
.sym 31136 w_ioc[0]
.sym 31137 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 31139 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 31140 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 31141 io_ctrl_ins.o_data_out_SB_DFFESR_Q_5_R[3]
.sym 31142 w_rx_data[1]
.sym 31149 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 31150 w_rx_data[0]
.sym 31155 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 31156 w_ioc[0]
.sym 31157 w_ioc[1]
.sym 31158 w_rx_data[4]
.sym 31162 w_rx_data[3]
.sym 31167 w_ioc[0]
.sym 31168 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 31169 w_ioc[1]
.sym 31170 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31171 io_ctrl_ins.pmod_dir_state[1]
.sym 31172 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 31173 io_ctrl_ins.debug_mode[1]
.sym 31174 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 31175 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31176 i_button_SB_LUT4_I0_I1[0]
.sym 31177 i_config[1]$SB_IO_IN
.sym 31182 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31183 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31184 io_ctrl_ins.rf_pin_state[2]
.sym 31185 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31190 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 31191 io_ctrl_ins.debug_mode[0]
.sym 31192 i_button_SB_LUT4_I0_I1[0]
.sym 31193 o_led0$SB_IO_OUT
.sym 31195 io_ctrl_ins.rf_pin_state[1]
.sym 31196 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31197 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31198 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 31199 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31200 i_button_SB_LUT4_I0_I1[0]
.sym 31201 i_config[0]$SB_IO_IN
.sym 31300 i_smi_a3$SB_IO_IN
.sym 31301 w_smi_data_output[4]
.sym 31382 r_tx_data[3]
.sym 31395 sys_ctrl_ins.reset_count[0]
.sym 31400 sys_ctrl_ins.reset_count[1]
.sym 31402 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 31404 sys_ctrl_ins.reset_count[2]
.sym 31405 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 31406 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 31408 sys_ctrl_ins.reset_count[3]
.sym 31409 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 31412 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 31413 sys_ctrl_ins.reset_cmd
.sym 31417 sys_ctrl_ins.reset_count[0]
.sym 31418 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 31420 sys_ctrl_ins.reset_count[1]
.sym 31421 sys_ctrl_ins.reset_count[0]
.sym 31422 sys_ctrl_ins.reset_count[3]
.sym 31423 sys_ctrl_ins.reset_count[1]
.sym 31424 sys_ctrl_ins.reset_count[2]
.sym 31425 sys_ctrl_ins.reset_count[0]
.sym 31426 spi_if_ins.spi.r2_rx_done
.sym 31433 w_rx_24_fifo_data[28]
.sym 31444 spi_if_ins.spi.r3_rx_done
.sym 31445 spi_if_ins.spi.r2_rx_done
.sym 31446 spi_if_ins.spi.r_rx_done
.sym 31458 r_tx_data[4]
.sym 31464 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 31465 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 31470 r_tx_data[5]
.sym 31482 r_tx_data[6]
.sym 31486 r_tx_data[7]
.sym 31495 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 31496 spi_if_ins.state_if[1]
.sym 31497 spi_if_ins.state_if[0]
.sym 31499 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 31500 spi_if_ins.state_if[0]
.sym 31501 spi_if_ins.state_if[1]
.sym 31506 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 31511 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 31512 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 31513 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 31516 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 31517 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 31518 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 31519 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[1]
.sym 31520 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[2]
.sym 31521 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[3]
.sym 31530 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 31531 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 31532 spi_if_ins.state_if[0]
.sym 31533 spi_if_ins.state_if[1]
.sym 31542 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 31543 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[1]
.sym 31544 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 31545 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 31546 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 31547 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 31548 spi_if_ins.state_if[0]
.sym 31549 spi_if_ins.state_if[1]
.sym 31555 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 31556 w_tx_data_io[5]
.sym 31557 spi_if_ins.o_cs_SB_LUT4_I3_O[2]
.sym 31571 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 31572 w_tx_data_io[7]
.sym 31573 spi_if_ins.o_cs_SB_LUT4_I3_O[2]
.sym 31576 w_soft_reset
.sym 31577 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 31584 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 31585 w_tx_data_io[6]
.sym 31586 spi_if_ins.w_rx_data[4]
.sym 31590 spi_if_ins.w_rx_data[2]
.sym 31594 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[1]
.sym 31598 spi_if_ins.w_rx_data[1]
.sym 31602 spi_if_ins.w_rx_data[3]
.sym 31606 spi_if_ins.w_rx_data[5]
.sym 31610 spi_if_ins.w_rx_data[0]
.sym 31614 spi_if_ins.w_rx_data[6]
.sym 31622 w_rx_data[6]
.sym 31626 w_rx_data[2]
.sym 31630 w_rx_data[5]
.sym 31642 w_rx_data[7]
.sym 31648 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31649 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 31656 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31657 io_ctrl_ins.pmod_dir_state[6]
.sym 31658 w_rx_data[2]
.sym 31662 w_rx_data[3]
.sym 31666 w_rx_data[0]
.sym 31670 w_rx_data[4]
.sym 31678 w_rx_data[1]
.sym 31682 io_ctrl_ins.pmod_dir_state[5]
.sym 31683 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31684 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[2]
.sym 31685 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[3]
.sym 31686 i_config[3]$SB_IO_IN
.sym 31687 i_button_SB_LUT4_I0_I1[0]
.sym 31688 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[2]
.sym 31689 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[3]
.sym 31696 i_button_SB_LUT4_I0_I1[0]
.sym 31697 i_button_SB_LUT4_I0_I1[1]
.sym 31700 io_ctrl_ins.debug_mode[0]
.sym 31701 io_ctrl_ins.debug_mode[1]
.sym 31702 io_ctrl_ins.debug_mode[0]
.sym 31703 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31704 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31705 io_ctrl_ins.debug_mode[1]
.sym 31789 i_ss$SB_IO_IN
.sym 31801 i_ss$SB_IO_IN
.sym 31806 i_ss_SB_LUT4_I1_O[0]
.sym 31812 i_ss$SB_IO_IN
.sym 31813 spi_if_ins.r_tx_data_valid
.sym 31824 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_I2[2]
.sym 31825 spi_if_ins.r_tx_data_valid
.sym 31831 spi_if_ins.spi.SCKr[2]
.sym 31832 spi_if_ins.spi.SCKr[1]
.sym 31833 i_ss$SB_IO_IN
.sym 31835 spi_if_ins.r_tx_byte[7]
.sym 31836 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O[1]
.sym 31837 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O[2]
.sym 31839 i_ss$SB_IO_IN
.sym 31840 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_I2[1]
.sym 31841 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_I2[2]
.sym 31843 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31847 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0[3]
.sym 31848 $PACKER_VCC_NET
.sym 31851 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31852 $PACKER_VCC_NET
.sym 31853 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 31857 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O[2]
.sym 31858 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0[0]
.sym 31859 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0[1]
.sym 31860 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0[2]
.sym 31861 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0[3]
.sym 31862 spi_if_ins.spi.SCKr[2]
.sym 31863 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31864 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31865 spi_if_ins.spi.SCKr[1]
.sym 31867 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0[3]
.sym 31868 $PACKER_VCC_NET
.sym 31869 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31873 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31874 spi_if_ins.spi.r_tx_byte[1]
.sym 31875 spi_if_ins.spi.r_tx_byte[5]
.sym 31876 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31877 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31879 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0[3]
.sym 31880 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 31881 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O[2]
.sym 31882 spi_if_ins.spi.r_tx_byte[3]
.sym 31883 spi_if_ins.spi.r_tx_byte[7]
.sym 31884 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31885 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31886 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 31887 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 31888 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31889 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 31890 spi_if_ins.spi.r_tx_byte[2]
.sym 31891 spi_if_ins.spi.r_tx_byte[6]
.sym 31892 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31893 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31894 spi_if_ins.r_tx_byte[7]
.sym 31898 spi_if_ins.r_tx_byte[1]
.sym 31902 spi_if_ins.r_tx_byte[3]
.sym 31906 spi_if_ins.r_tx_byte[6]
.sym 31914 spi_if_ins.r_tx_byte[5]
.sym 31922 spi_if_ins.r_tx_byte[0]
.sym 31930 spi_if_ins.r_tx_byte[2]
.sym 31934 spi_if_ins.r_tx_byte[4]
.sym 31938 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 31942 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 31946 i_mosi$SB_IO_IN
.sym 31950 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 31954 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 31958 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 31962 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 31966 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 31974 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 32002 spi_if_ins.spi.r_rx_byte[5]
.sym 32006 spi_if_ins.spi.r_rx_byte[1]
.sym 32010 spi_if_ins.spi.r_rx_byte[4]
.sym 32014 spi_if_ins.spi.r_rx_byte[0]
.sym 32022 spi_if_ins.spi.r_rx_byte[6]
.sym 32026 spi_if_ins.spi.r_rx_byte[7]
.sym 32030 spi_if_ins.spi.r_rx_byte[3]
.sym 32042 spi_if_ins.spi.r_rx_byte[2]
.sym 32074 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 32106 w_rx_data[7]
.sym 32113 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 32126 w_rx_data[3]
.sym 32134 w_rx_data[0]
.sym 32138 w_rx_data[1]
.sym 32146 io_ctrl_ins.o_pmod[7]
.sym 32147 o_rx_h_tx_l$SB_IO_OUT
.sym 32148 w_ioc[0]
.sym 32149 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 32152 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 32153 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 32155 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 32156 i_button_SB_LUT4_I0_I1[0]
.sym 32157 w_soft_reset
.sym 32170 w_rx_data[0]
.sym 32178 w_rx_data[3]
.sym 32183 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 32184 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 32185 w_ioc[0]
.sym 32190 w_rx_data[7]
.sym 32203 io_ctrl_ins.rf_pin_state[7]
.sym 32204 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 32205 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 32206 io_ctrl_ins.rf_pin_state[0]
.sym 32207 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 32208 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 32209 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 32210 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 32211 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 32212 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 32213 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 32214 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[0]
.sym 32215 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 32216 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 32217 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 32218 io_ctrl_ins.o_pmod[3]
.sym 32219 o_tr_vc2$SB_IO_OUT
.sym 32220 w_ioc[0]
.sym 32221 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 32222 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 32223 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[0]
.sym 32224 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 32225 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 32290 spi_if_ins.spi.SCKr[0]
.sym 32306 i_sck$SB_IO_IN
.sym 32323 spi_if_ins.spi.r_rx_bit_count[0]
.sym 32328 spi_if_ins.spi.r_rx_bit_count[1]
.sym 32332 spi_if_ins.spi.r_rx_bit_count[2]
.sym 32333 spi_if_ins.spi.r_rx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 32335 spi_if_ins.spi.r_rx_bit_count[0]
.sym 32336 spi_if_ins.spi.r_rx_bit_count[2]
.sym 32337 spi_if_ins.spi.r_rx_bit_count[1]
.sym 32339 i_ss$SB_IO_IN
.sym 32340 spi_if_ins.spi.SCKr[2]
.sym 32341 spi_if_ins.spi.SCKr[1]
.sym 32343 spi_if_ins.spi.r_rx_bit_count[0]
.sym 32344 spi_if_ins.spi.r_rx_bit_count[2]
.sym 32345 spi_if_ins.spi.r_rx_bit_count[1]
.sym 32348 spi_if_ins.spi.r_rx_bit_count[1]
.sym 32349 spi_if_ins.spi.r_rx_bit_count[0]
.sym 32353 spi_if_ins.spi.r_rx_bit_count[0]
.sym 32362 spi_if_ins.spi.SCKr[1]
.sym 32429 spi_if_ins.spi.r_rx_byte_SB_DFFE_Q_E
.sym 32433 r_counter
.sym 32436 i_ss_SB_LUT4_I1_O[0]
.sym 32437 i_ss_SB_LUT4_I1_O[1]
.sym 32454 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 32458 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 32462 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 32466 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 32470 i_mosi$SB_IO_IN
.sym 32474 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 32478 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 32533 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 32558 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 32633 w_rx_data[5]
.sym 32646 w_rx_data[4]
.sym 32650 w_rx_data[5]
.sym 32662 w_rx_data[6]
.sym 32686 w_rx_data[6]
.sym 32690 w_rx_data[5]
.sym 32694 w_rx_data[4]
.sym 32707 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 32708 io_ctrl_ins.rf_pin_state[4]
.sym 32709 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 32715 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 32716 io_ctrl_ins.rf_pin_state[6]
.sym 32717 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 32723 io_ctrl_ins.rf_pin_state[5]
.sym 32724 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 32725 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 32726 io_ctrl_ins.o_pmod[5]
.sym 32727 o_tr_vc1$SB_IO_OUT
.sym 32728 w_ioc[0]
.sym 32729 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 32730 io_ctrl_ins.o_pmod[4]
.sym 32731 o_tr_vc1_b$SB_IO_OUT
.sym 32732 w_ioc[0]
.sym 32733 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 32734 io_ctrl_ins.o_pmod[6]
.sym 32735 o_rx_h_tx_l_b$SB_IO_OUT
.sym 32736 w_ioc[0]
.sym 32737 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
