#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Sep  5 22:42:20 2024
# Process ID: 179346
# Current directory: /home/thebcwonder/Documents/Verilog
# Command line: vivado
# Log file: /home/thebcwonder/Documents/Verilog/vivado.log
# Journal file: /home/thebcwonder/Documents/Verilog/vivado.jou
# Running On        :pop-os
# Platform          :Pop
# Operating System  :Pop!_OS 22.04 LTS
# Processor Detail  :AMD Ryzen 7 7700X 8-Core Processor
# CPU Frequency     :4385.792 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :32717 MB
# Swap memory       :21474 MB
# Total Virtual     :54191 MB
# Available Virtual :40911 MB
#-----------------------------------------------------------
start_gui
open_project /home/thebcwonder/Documents/Verilog/Calculator/Calculator.xpr
update_compile_order -fileset sources_1
launch_simulation
source fourBitAdder.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top test_display [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_simulation
source test_display.tcl
save_wave_config {/home/thebcwonder/Documents/Verilog/Calculator/Calculator.sim/test_display_behav.wcfg}
add_files -fileset sim_1 -norecurse /home/thebcwonder/Documents/Verilog/Calculator/Calculator.sim/test_display_behav.wcfg
set_property xsim.view /home/thebcwonder/Documents/Verilog/Calculator/Calculator.sim/test_display_behav.wcfg [get_filesets sim_1]
close_sim
close_sim
