{
  "module_name": "mach64.h",
  "hash_id": "cffea4aa14d8a086e4bc9757343d4001c2e3dc264b6d053f9470f1c4c878ed66",
  "original_prompt": "Ingested from linux-6.6.14/include/video/mach64.h",
  "human_readable_source": " \n \n\n \n#ifndef REGMACH64_H\n#define REGMACH64_H\n\n \n\n \n#define CRTC_H_TOTAL_DISP\t0x0000\t \n#define CRTC2_H_TOTAL_DISP\t0x0000\t \n#define CRTC_H_SYNC_STRT_WID\t0x0004\t \n#define CRTC2_H_SYNC_STRT_WID\t0x0004\t \n#define CRTC_H_SYNC_STRT\t0x0004\n#define CRTC2_H_SYNC_STRT\t0x0004\n#define CRTC_H_SYNC_DLY\t\t0x0005\n#define CRTC2_H_SYNC_DLY\t0x0005\n#define CRTC_H_SYNC_WID\t\t0x0006\n#define CRTC2_H_SYNC_WID\t0x0006\n#define CRTC_V_TOTAL_DISP\t0x0008\t \n#define CRTC2_V_TOTAL_DISP\t0x0008\t \n#define CRTC_V_TOTAL\t\t0x0008\n#define CRTC2_V_TOTAL\t\t0x0008\n#define CRTC_V_DISP\t\t0x000A\n#define CRTC2_V_DISP\t\t0x000A\n#define CRTC_V_SYNC_STRT_WID\t0x000C\t \n#define CRTC2_V_SYNC_STRT_WID\t0x000C\t \n#define CRTC_V_SYNC_STRT\t0x000C\n#define CRTC2_V_SYNC_STRT\t0x000C\n#define CRTC_V_SYNC_WID\t\t0x000E\n#define CRTC2_V_SYNC_WID\t0x000E\n#define CRTC_VLINE_CRNT_VLINE\t0x0010\t \n#define CRTC2_VLINE_CRNT_VLINE\t0x0010\t \n#define CRTC_OFF_PITCH\t\t0x0014\t \n#define CRTC_OFFSET\t\t0x0014\n#define CRTC_PITCH\t\t0x0016\n#define CRTC_INT_CNTL\t\t0x0018\t \n#define CRTC_GEN_CNTL\t\t0x001C\t \n#define CRTC_PIX_WIDTH\t\t0x001D\n#define CRTC_FIFO\t\t0x001E\n#define CRTC_EXT_DISP\t\t0x001F\n\n \n#define DSP_CONFIG\t\t0x0020\t \n#define PM_DSP_CONFIG\t\t0x0020\t \n#define DSP_ON_OFF\t\t0x0024\t \n#define PM_DSP_ON_OFF\t\t0x0024\t \n#define TIMER_CONFIG\t\t0x0028\t \n#define MEM_BUF_CNTL\t\t0x002C\t \n#define MEM_ADDR_CONFIG\t\t0x0034\t \n\n \n#define CRT_TRAP\t\t0x0038\t \n\n#define I2C_CNTL_0\t\t0x003C\t \n\n#define DSTN_CONTROL_LG\t\t0x003C\t \n\n \n#define OVR_CLR\t\t\t0x0040\t \n#define OVR2_CLR\t\t0x0040\t \n#define OVR_WID_LEFT_RIGHT\t0x0044\t \n#define OVR2_WID_LEFT_RIGHT\t0x0044\t \n#define OVR_WID_TOP_BOTTOM\t0x0048\t \n#define OVR2_WID_TOP_BOTTOM\t0x0048\t \n\n \n#define VGA_DSP_CONFIG\t\t0x004C\t \n#define PM_VGA_DSP_CONFIG\t0x004C\t \n#define VGA_DSP_ON_OFF\t\t0x0050\t \n#define PM_VGA_DSP_ON_OFF\t0x0050\t \n#define DSP2_CONFIG\t\t0x0054\t \n#define PM_DSP2_CONFIG\t\t0x0054\t \n#define DSP2_ON_OFF\t\t0x0058\t \n#define PM_DSP2_ON_OFF\t\t0x0058\t \n\n \n#define CRTC2_OFF_PITCH\t\t0x005C\t \n\n \n#define CUR_CLR0\t\t0x0060\t \n#define CUR2_CLR0\t\t0x0060\t \n#define CUR_CLR1\t\t0x0064\t \n#define CUR2_CLR1\t\t0x0064\t \n#define CUR_OFFSET\t\t0x0068\t \n#define CUR2_OFFSET\t\t0x0068\t \n#define CUR_HORZ_VERT_POSN\t0x006C\t \n#define CUR2_HORZ_VERT_POSN\t0x006C\t \n#define CUR_HORZ_VERT_OFF\t0x0070\t \n#define CUR2_HORZ_VERT_OFF\t0x0070\t \n\n#define CNFG_PANEL_LG\t\t0x0074\t \n\n \n#define GP_IO\t\t\t0x0078\t \n\n \n#define HW_DEBUG\t\t0x007C\t \n\n \n#define SCRATCH_REG0\t\t0x0080\t \n#define SCRATCH_REG1\t\t0x0084\t \n#define SCRATCH_REG2\t\t0x0088\t \n#define SCRATCH_REG3\t\t0x008C\t \n\n \n#define CLOCK_CNTL\t\t\t0x0090\t \n \n#define CLOCK_SEL\t\t\t0x0f\n#define CLOCK_SEL_INTERNAL\t\t0x03\n#define CLOCK_SEL_EXTERNAL\t\t0x0c\n#define CLOCK_DIV\t\t\t0x30\n#define CLOCK_DIV1\t\t\t0x00\n#define CLOCK_DIV2\t\t\t0x10\n#define CLOCK_DIV4\t\t\t0x20\n#define CLOCK_STROBE\t\t\t0x40\n \n \n#define CLOCK_BIT\t\t\t0x04\t \n#define CLOCK_PULSE\t\t\t0x08\t \n \n#define CLOCK_DATA\t\t\t0x80\n\n \n#define CLOCK_CNTL_ADDR\t\t\tCLOCK_CNTL + 1\n#define PLL_WR_EN\t\t\t0x02\n#define PLL_ADDR\t\t\t0xfc\n#define CLOCK_CNTL_DATA\t\t\tCLOCK_CNTL + 2\n#define PLL_DATA\t\t\t0xff\n \n\n#define CLOCK_SEL_CNTL\t\t0x0090\t \n\n \n#define CNFG_STAT1\t\t0x0094\t \n#define CNFG_STAT2\t\t0x0098\t \n\n \n#define BUS_CNTL\t\t0x00A0\t \n\n#define LCD_INDEX\t\t0x00A4\t \n#define LCD_DATA\t\t0x00A8\t \n\n#define HFB_PITCH_ADDR_LG\t0x00A8\t \n\n \n#define EXT_MEM_CNTL\t\t0x00AC\t \n#define MEM_CNTL\t\t0x00B0\t \n#define MEM_VGA_WP_SEL\t\t0x00B4\t \n#define MEM_VGA_RP_SEL\t\t0x00B8\t \n\n#define I2C_CNTL_1\t\t0x00BC\t \n\n#define LT_GIO_LG\t\t0x00BC\t \n\n \n#define DAC_REGS\t\t0x00C0\t \n#define DAC_W_INDEX\t\t0x00C0\t \n#define DAC_DATA\t\t0x00C1\t \n#define DAC_MASK\t\t0x00C2\t \n#define DAC_R_INDEX\t\t0x00C3\t \n#define DAC_CNTL\t\t0x00C4\t \n\n#define EXT_DAC_REGS\t\t0x00C8\t \n\n#define HORZ_STRETCHING_LG\t0x00C8\t \n#define VERT_STRETCHING_LG\t0x00CC\t \n\n \n#define GEN_TEST_CNTL\t\t0x00D0\t \n\n \n#define CUSTOM_MACRO_CNTL\t0x00D4\t \n\n#define LCD_GEN_CNTL_LG\t\t0x00D4\t \n#define POWER_MANAGEMENT_LG\t0x00D8\t \n\n \n#define CNFG_CNTL\t\t0x00DC\t \n#define CNFG_CHIP_ID\t\t0x00E0\t \n#define CNFG_STAT0\t\t0x00E4\t \n\n \n#define CRC_SIG\t\t\t0x00E8\t \n#define CRC2_SIG\t\t0x00E8\t \n\n\n \n\n \n#define DST_OFF_PITCH\t\t0x0100\t \n#define DST_X\t\t\t0x0104\t \n#define DST_Y\t\t\t0x0108\t \n#define DST_Y_X\t\t\t0x010C\t \n#define DST_WIDTH\t\t0x0110\t \n#define DST_HEIGHT\t\t0x0114\t \n#define DST_HEIGHT_WIDTH\t0x0118\t \n#define DST_X_WIDTH\t\t0x011C\t \n#define DST_BRES_LNTH\t\t0x0120\t \n#define DST_BRES_ERR\t\t0x0124\t \n#define DST_BRES_INC\t\t0x0128\t \n#define DST_BRES_DEC\t\t0x012C\t \n#define DST_CNTL\t\t0x0130\t \n#define DST_Y_X__ALIAS__\t0x0134\t \n#define TRAIL_BRES_ERR\t\t0x0138\t \n#define TRAIL_BRES_INC\t\t0x013C\t \n#define TRAIL_BRES_DEC\t\t0x0140\t \n#define LEAD_BRES_LNTH\t\t0x0144\t \n#define Z_OFF_PITCH\t\t0x0148\t \n#define Z_CNTL\t\t\t0x014C\t \n#define ALPHA_TST_CNTL\t\t0x0150\t \n#define SECONDARY_STW_EXP\t0x0158\t \n#define SECONDARY_S_X_INC\t0x015C\t \n#define SECONDARY_S_Y_INC\t0x0160\t \n#define SECONDARY_S_START\t0x0164\t \n#define SECONDARY_W_X_INC\t0x0168\t \n#define SECONDARY_W_Y_INC\t0x016C\t \n#define SECONDARY_W_START\t0x0170\t \n#define SECONDARY_T_X_INC\t0x0174\t \n#define SECONDARY_T_Y_INC\t0x0178\t \n#define SECONDARY_T_START\t0x017C\t \n\n \n#define SRC_OFF_PITCH\t\t0x0180\t \n#define SRC_X\t\t\t0x0184\t \n#define SRC_Y\t\t\t0x0188\t \n#define SRC_Y_X\t\t\t0x018C\t \n#define SRC_WIDTH1\t\t0x0190\t \n#define SRC_HEIGHT1\t\t0x0194\t \n#define SRC_HEIGHT1_WIDTH1\t0x0198\t \n#define SRC_X_START\t\t0x019C\t \n#define SRC_Y_START\t\t0x01A0\t \n#define SRC_Y_X_START\t\t0x01A4\t \n#define SRC_WIDTH2\t\t0x01A8\t \n#define SRC_HEIGHT2\t\t0x01AC\t \n#define SRC_HEIGHT2_WIDTH2\t0x01B0\t \n#define SRC_CNTL\t\t0x01B4\t \n\n#define SCALE_OFF\t\t0x01C0\t \n#define SECONDARY_SCALE_OFF\t0x01C4\t \n\n#define TEX_0_OFF\t\t0x01C0\t \n#define TEX_1_OFF\t\t0x01C4\t \n#define TEX_2_OFF\t\t0x01C8\t \n#define TEX_3_OFF\t\t0x01CC\t \n#define TEX_4_OFF\t\t0x01D0\t \n#define TEX_5_OFF\t\t0x01D4\t \n#define TEX_6_OFF\t\t0x01D8\t \n#define TEX_7_OFF\t\t0x01DC\t \n\n#define SCALE_WIDTH\t\t0x01DC\t \n#define SCALE_HEIGHT\t\t0x01E0\t \n\n#define TEX_8_OFF\t\t0x01E0\t \n#define TEX_9_OFF\t\t0x01E4\t \n#define TEX_10_OFF\t\t0x01E8\t \n#define S_Y_INC\t\t\t0x01EC\t \n\n#define SCALE_PITCH\t\t0x01EC\t \n#define SCALE_X_INC\t\t0x01F0\t \n\n#define RED_X_INC\t\t0x01F0\t \n#define GREEN_X_INC\t\t0x01F4\t \n\n#define SCALE_Y_INC\t\t0x01F4\t \n#define SCALE_VACC\t\t0x01F8\t \n#define SCALE_3D_CNTL\t\t0x01FC\t \n\n \n#define HOST_DATA0\t\t0x0200\t \n#define HOST_DATA1\t\t0x0204\t \n#define HOST_DATA2\t\t0x0208\t \n#define HOST_DATA3\t\t0x020C\t \n#define HOST_DATA4\t\t0x0210\t \n#define HOST_DATA5\t\t0x0214\t \n#define HOST_DATA6\t\t0x0218\t \n#define HOST_DATA7\t\t0x021C\t \n#define HOST_DATA8\t\t0x0220\t \n#define HOST_DATA9\t\t0x0224\t \n#define HOST_DATAA\t\t0x0228\t \n#define HOST_DATAB\t\t0x022C\t \n#define HOST_DATAC\t\t0x0230\t \n#define HOST_DATAD\t\t0x0234\t \n#define HOST_DATAE\t\t0x0238\t \n#define HOST_DATAF\t\t0x023C\t \n#define HOST_CNTL\t\t0x0240\t \n\n \n#define BM_HOSTDATA\t\t0x0244\t \n#define BM_ADDR\t\t\t0x0248\t \n#define BM_DATA\t\t\t0x0248\t \n#define BM_GUI_TABLE_CMD\t0x024C\t \n\n \n#define PAT_REG0\t\t0x0280\t \n#define PAT_REG1\t\t0x0284\t \n#define PAT_CNTL\t\t0x0288\t \n\n \n#define SC_LEFT\t\t\t0x02A0\t \n#define SC_RIGHT\t\t0x02A4\t \n#define SC_LEFT_RIGHT\t\t0x02A8\t \n#define SC_TOP\t\t\t0x02AC\t \n#define SC_BOTTOM\t\t0x02B0\t \n#define SC_TOP_BOTTOM\t\t0x02B4\t \n\n \n#define USR1_DST_OFF_PITCH\t0x02B8\t \n#define USR2_DST_OFF_PITCH\t0x02BC\t \n#define DP_BKGD_CLR\t\t0x02C0\t \n#define DP_FOG_CLR\t\t0x02C4\t \n#define DP_FRGD_CLR\t\t0x02C4\t \n#define DP_WRITE_MASK\t\t0x02C8\t \n#define DP_CHAIN_MASK\t\t0x02CC\t \n#define DP_PIX_WIDTH\t\t0x02D0\t \n#define DP_MIX\t\t\t0x02D4\t \n#define DP_SRC\t\t\t0x02D8\t \n#define DP_FRGD_CLR_MIX\t\t0x02DC\t \n#define DP_FRGD_BKGD_CLR\t0x02E0\t \n\n \n#define DST_X_Y\t\t\t0x02E8\t \n#define DST_WIDTH_HEIGHT\t0x02EC\t \n\n \n#define USR_DST_PICTH\t\t0x02F0\t \n#define DP_SET_GUI_ENGINE2\t0x02F8\t \n#define DP_SET_GUI_ENGINE\t0x02FC\t \n\n \n#define CLR_CMP_CLR\t\t0x0300\t \n#define CLR_CMP_MASK\t\t0x0304\t \n#define CLR_CMP_CNTL\t\t0x0308\t \n\n \n#define FIFO_STAT\t\t0x0310\t \n\n#define CONTEXT_MASK\t\t0x0320\t \n#define CONTEXT_LOAD_CNTL\t0x032C\t \n\n \n#define GUI_TRAJ_CNTL\t\t0x0330\t \n\n \n#define GUI_STAT\t\t0x0338\t \n\n#define TEX_PALETTE_INDEX\t0x0340\t \n#define STW_EXP\t\t\t0x0344\t \n#define LOG_MAX_INC\t\t0x0348\t \n#define S_X_INC\t\t\t0x034C\t \n#define S_Y_INC__ALIAS__\t0x0350\t \n\n#define SCALE_PITCH__ALIAS__\t0x0350\t \n\n#define S_START\t\t\t0x0354\t \n#define W_X_INC\t\t\t0x0358\t \n#define W_Y_INC\t\t\t0x035C\t \n#define W_START\t\t\t0x0360\t \n#define T_X_INC\t\t\t0x0364\t \n#define T_Y_INC\t\t\t0x0368\t \n\n#define SECONDARY_SCALE_PITCH\t0x0368\t \n\n#define T_START\t\t\t0x036C\t \n#define TEX_SIZE_PITCH\t\t0x0370\t \n#define TEX_CNTL\t\t0x0374\t \n#define SECONDARY_TEX_OFFSET\t0x0378\t \n#define TEX_PALETTE\t\t0x037C\t \n\n#define SCALE_PITCH_BOTH\t0x0380\t \n#define SECONDARY_SCALE_OFF_ACC\t0x0384\t \n#define SCALE_OFF_ACC\t\t0x0388\t \n#define SCALE_DST_Y_X\t\t0x038C\t \n\n \n#define COMPOSITE_SHADOW_ID\t0x0398\t \n\n#define SECONDARY_SCALE_X_INC\t0x039C\t \n\n#define SPECULAR_RED_X_INC\t0x039C\t \n#define SPECULAR_RED_Y_INC\t0x03A0\t \n#define SPECULAR_RED_START\t0x03A4\t \n\n#define SECONDARY_SCALE_HACC\t0x03A4\t \n\n#define SPECULAR_GREEN_X_INC\t0x03A8\t \n#define SPECULAR_GREEN_Y_INC\t0x03AC\t \n#define SPECULAR_GREEN_START\t0x03B0\t \n#define SPECULAR_BLUE_X_INC\t0x03B4\t \n#define SPECULAR_BLUE_Y_INC\t0x03B8\t \n#define SPECULAR_BLUE_START\t0x03BC\t \n\n#define SCALE_X_INC__ALIAS__\t0x03C0\t \n\n#define RED_X_INC__ALIAS__\t0x03C0\t \n#define RED_Y_INC\t\t0x03C4\t \n#define RED_START\t\t0x03C8\t \n\n#define SCALE_HACC\t\t0x03C8\t \n#define SCALE_Y_INC__ALIAS__\t0x03CC\t \n\n#define GREEN_X_INC__ALIAS__\t0x03CC\t \n#define GREEN_Y_INC\t\t0x03D0\t \n\n#define SECONDARY_SCALE_Y_INC\t0x03D0\t \n#define SECONDARY_SCALE_VACC\t0x03D4\t \n\n#define GREEN_START\t\t0x03D4\t \n#define BLUE_X_INC\t\t0x03D8\t \n#define BLUE_Y_INC\t\t0x03DC\t \n#define BLUE_START\t\t0x03E0\t \n#define Z_X_INC\t\t\t0x03E4\t \n#define Z_Y_INC\t\t\t0x03E8\t \n#define Z_START\t\t\t0x03EC\t \n#define ALPHA_X_INC\t\t0x03F0\t \n#define FOG_X_INC\t\t0x03F0\t \n#define ALPHA_Y_INC\t\t0x03F4\t \n#define FOG_Y_INC\t\t0x03F4\t \n#define ALPHA_START\t\t0x03F8\t \n#define FOG_START\t\t0x03F8\t \n\n#define OVERLAY_Y_X_START\t\t0x0400\t \n#define OVERLAY_Y_X_END\t\t\t0x0404\t \n#define OVERLAY_VIDEO_KEY_CLR\t\t0x0408\t \n#define OVERLAY_VIDEO_KEY_MSK\t\t0x040C\t \n#define OVERLAY_GRAPHICS_KEY_CLR\t0x0410\t \n#define OVERLAY_GRAPHICS_KEY_MSK\t0x0414\t \n#define OVERLAY_KEY_CNTL\t\t0x0418\t \n\n#define OVERLAY_SCALE_INC\t0x0420\t \n#define OVERLAY_SCALE_CNTL\t0x0424\t \n#define SCALER_HEIGHT_WIDTH\t0x0428\t \n#define SCALER_TEST\t\t0x042C\t \n#define SCALER_BUF0_OFFSET\t0x0434\t \n#define SCALER_BUF1_OFFSET\t0x0438\t \n#define SCALE_BUF_PITCH\t\t0x043C\t \n\n#define CAPTURE_START_END\t0x0440\t \n#define CAPTURE_X_WIDTH\t\t0x0444\t \n#define VIDEO_FORMAT\t\t0x0448\t \n#define VBI_START_END\t\t0x044C\t \n#define CAPTURE_CONFIG\t\t0x0450\t \n#define TRIG_CNTL\t\t0x0454\t \n\n#define OVERLAY_EXCLUSIVE_HORZ\t0x0458\t \n#define OVERLAY_EXCLUSIVE_VERT\t0x045C\t \n\n#define VAL_WIDTH\t\t0x0460\t \n#define CAPTURE_DEBUG\t\t0x0464\t \n#define VIDEO_SYNC_TEST\t\t0x0468\t \n\n \n#define SNAPSHOT_VH_COUNTS\t0x0470\t \n#define SNAPSHOT_F_COUNT\t0x0474\t \n#define N_VIF_COUNT\t\t0x0478\t \n#define SNAPSHOT_VIF_COUNT\t0x047C\t \n\n#define CAPTURE_BUF0_OFFSET\t0x0480\t \n#define CAPTURE_BUF1_OFFSET\t0x0484\t \n#define CAPTURE_BUF_PITCH\t0x0488\t \n\n \n#define SNAPSHOT2_VH_COUNTS\t0x04B0\t \n#define SNAPSHOT2_F_COUNT\t0x04B4\t \n#define N_VIF2_COUNT\t\t0x04B8\t \n#define SNAPSHOT2_VIF_COUNT\t0x04BC\t \n\n#define MPP_CONFIG\t\t0x04C0\t \n#define MPP_STROBE_SEQ\t\t0x04C4\t \n#define MPP_ADDR\t\t0x04C8\t \n#define MPP_DATA\t\t0x04CC\t \n#define TVO_CNTL\t\t0x0500\t \n\n \n#define CRT_HORZ_VERT_LOAD\t0x0544\t \n\n \n#define AGP_BASE\t\t0x0548\t \n#define AGP_CNTL\t\t0x054C\t \n\n#define SCALER_COLOUR_CNTL\t0x0550\t \n#define SCALER_H_COEFF0\t\t0x0554\t \n#define SCALER_H_COEFF1\t\t0x0558\t \n#define SCALER_H_COEFF2\t\t0x055C\t \n#define SCALER_H_COEFF3\t\t0x0560\t \n#define SCALER_H_COEFF4\t\t0x0564\t \n\n \n#define GUI_CMDFIFO_DEBUG\t0x0570\t \n#define GUI_CMDFIFO_DATA\t0x0574\t \n#define GUI_CNTL\t\t0x0578\t \n\n \n#define BM_FRAME_BUF_OFFSET\t0x0580\t \n#define BM_SYSTEM_MEM_ADDR\t0x0584\t \n#define BM_COMMAND\t\t0x0588\t \n#define BM_STATUS\t\t0x058C\t \n#define BM_GUI_TABLE\t\t0x05B8\t \n#define BM_SYSTEM_TABLE\t\t0x05BC\t \n\n#define SCALER_BUF0_OFFSET_U\t0x05D4\t \n#define SCALER_BUF0_OFFSET_V\t0x05D8\t \n#define SCALER_BUF1_OFFSET_U\t0x05DC\t \n#define SCALER_BUF1_OFFSET_V\t0x05E0\t \n\n \n#define VERTEX_1_S\t\t0x0640\t \n#define VERTEX_1_T\t\t0x0644\t \n#define VERTEX_1_W\t\t0x0648\t \n#define VERTEX_1_SPEC_ARGB\t0x064C\t \n#define VERTEX_1_Z\t\t0x0650\t \n#define VERTEX_1_ARGB\t\t0x0654\t \n#define VERTEX_1_X_Y\t\t0x0658\t \n#define ONE_OVER_AREA\t\t0x065C\t \n#define VERTEX_2_S\t\t0x0660\t \n#define VERTEX_2_T\t\t0x0664\t \n#define VERTEX_2_W\t\t0x0668\t \n#define VERTEX_2_SPEC_ARGB\t0x066C\t \n#define VERTEX_2_Z\t\t0x0670\t \n#define VERTEX_2_ARGB\t\t0x0674\t \n#define VERTEX_2_X_Y\t\t0x0678\t \n#define ONE_OVER_AREA\t\t0x065C\t \n#define VERTEX_3_S\t\t0x0680\t \n#define VERTEX_3_T\t\t0x0684\t \n#define VERTEX_3_W\t\t0x0688\t \n#define VERTEX_3_SPEC_ARGB\t0x068C\t \n#define VERTEX_3_Z\t\t0x0690\t \n#define VERTEX_3_ARGB\t\t0x0694\t \n#define VERTEX_3_X_Y\t\t0x0698\t \n#define ONE_OVER_AREA\t\t0x065C\t \n#define VERTEX_1_S\t\t0x0640\t \n#define VERTEX_1_T\t\t0x0644\t \n#define VERTEX_1_W\t\t0x0648\t \n#define VERTEX_2_S\t\t0x0660\t \n#define VERTEX_2_T\t\t0x0664\t \n#define VERTEX_2_W\t\t0x0668\t \n#define VERTEX_3_SECONDARY_S\t0x06C0\t \n#define VERTEX_3_S\t\t0x0680\t \n#define VERTEX_3_SECONDARY_T\t0x06C4\t \n#define VERTEX_3_T\t\t0x0684\t \n#define VERTEX_3_SECONDARY_W\t0x06C8\t \n#define VERTEX_3_W\t\t0x0688\t \n#define VERTEX_1_SPEC_ARGB\t0x064C\t \n#define VERTEX_2_SPEC_ARGB\t0x066C\t \n#define VERTEX_3_SPEC_ARGB\t0x068C\t \n#define VERTEX_1_Z\t\t0x0650\t \n#define VERTEX_2_Z\t\t0x0670\t \n#define VERTEX_3_Z\t\t0x0690\t \n#define VERTEX_1_ARGB\t\t0x0654\t \n#define VERTEX_2_ARGB\t\t0x0674\t \n#define VERTEX_3_ARGB\t\t0x0694\t \n#define VERTEX_1_X_Y\t\t0x0658\t \n#define VERTEX_2_X_Y\t\t0x0678\t \n#define VERTEX_3_X_Y\t\t0x0698\t \n#define ONE_OVER_AREA_UC\t0x0700\t \n#define SETUP_CNTL\t\t0x0704\t \n#define VERTEX_1_SECONDARY_S\t0x0728\t \n#define VERTEX_1_SECONDARY_T\t0x072C\t \n#define VERTEX_1_SECONDARY_W\t0x0730\t \n#define VERTEX_2_SECONDARY_S\t0x0734\t \n#define VERTEX_2_SECONDARY_T\t0x0738\t \n#define VERTEX_2_SECONDARY_W\t0x073C\t \n\n\n#define GTC_3D_RESET_DELAY\t3\t \n\n \n\n#define CRTC_H_SYNC_NEG\t\t0x00200000\n#define CRTC_V_SYNC_NEG\t\t0x00200000\n\n#define CRTC_DBL_SCAN_EN\t0x00000001\n#define CRTC_INTERLACE_EN\t0x00000002\n#define CRTC_HSYNC_DIS\t\t0x00000004\n#define CRTC_VSYNC_DIS\t\t0x00000008\n#define CRTC_CSYNC_EN\t\t0x00000010\n#define CRTC_PIX_BY_2_EN\t0x00000020\t \n#define CRTC_DISPLAY_DIS\t0x00000040\n#define CRTC_VGA_XOVERSCAN\t0x00000080\n\n#define CRTC_PIX_WIDTH_MASK\t0x00000700\n#define CRTC_PIX_WIDTH_4BPP\t0x00000100\n#define CRTC_PIX_WIDTH_8BPP\t0x00000200\n#define CRTC_PIX_WIDTH_15BPP\t0x00000300\n#define CRTC_PIX_WIDTH_16BPP\t0x00000400\n#define CRTC_PIX_WIDTH_24BPP\t0x00000500\n#define CRTC_PIX_WIDTH_32BPP\t0x00000600\n\n#define CRTC_BYTE_PIX_ORDER\t0x00000800\n#define CRTC_PIX_ORDER_MSN_LSN\t0x00000000\n#define CRTC_PIX_ORDER_LSN_MSN\t0x00000800\n\n#define CRTC_VSYNC_INT_EN\t0x00001000ul\t \n#define CRTC_VSYNC_INT\t\t0x00002000ul\t \n#define CRTC_FIFO_OVERFILL\t0x0000c000ul\t \n#define CRTC2_VSYNC_INT_EN\t0x00004000ul\t \n#define CRTC2_VSYNC_INT\t\t0x00008000ul\t \n\n#define CRTC_FIFO_LWM\t\t0x000f0000\n#define CRTC_HVSYNC_IO_DRIVE\t0x00010000\t \n#define CRTC2_PIX_WIDTH\t\t0x000e0000\t \n\n#define CRTC_VGA_128KAP_PAGING\t0x00100000\n#define CRTC_VFC_SYNC_TRISTATE\t0x00200000\t \n#define CRTC2_EN\t\t0x00200000\t \n#define CRTC_LOCK_REGS\t\t0x00400000\n#define CRTC_SYNC_TRISTATE\t0x00800000\n\n#define CRTC_EXT_DISP_EN\t0x01000000\n#define CRTC_EN\t\t\t0x02000000\n#define CRTC_DISP_REQ_EN\t0x04000000\n#define CRTC_VGA_LINEAR\t\t0x08000000\n#define CRTC_VSYNC_FALL_EDGE\t0x10000000\n#define CRTC_VGA_TEXT_132\t0x20000000\n#define CRTC_CNT_EN\t\t0x40000000\n#define CRTC_CUR_B_TEST\t\t0x80000000\n\n#define CRTC_CRNT_VLINE\t\t0x07f00000\n\n#define CRTC_PRESERVED_MASK\t0x0001f000\n\n#define CRTC_VBLANK\t\t0x00000001\n#define CRTC_VBLANK_INT_EN\t0x00000002\n#define CRTC_VBLANK_INT\t\t0x00000004\n#define CRTC_VBLANK_INT_AK\tCRTC_VBLANK_INT\n#define CRTC_VLINE_INT_EN\t0x00000008\n#define CRTC_VLINE_INT\t\t0x00000010\n#define CRTC_VLINE_INT_AK\tCRTC_VLINE_INT\n#define CRTC_VLINE_SYNC\t\t0x00000020\n#define CRTC_FRAME\t\t0x00000040\n#define SNAPSHOT_INT_EN\t\t0x00000080\n#define SNAPSHOT_INT\t\t0x00000100\n#define SNAPSHOT_INT_AK\t\tSNAPSHOT_INT\n#define I2C_INT_EN\t\t0x00000200\n#define I2C_INT\t\t\t0x00000400\n#define I2C_INT_AK\t\tI2C_INT\n#define CRTC2_VBLANK\t\t0x00000800\n#define CRTC2_VBLANK_INT_EN\t0x00001000\n#define CRTC2_VBLANK_INT\t0x00002000\n#define CRTC2_VBLANK_INT_AK\tCRTC2_VBLANK_INT\n#define CRTC2_VLINE_INT_EN\t0x00004000\n#define CRTC2_VLINE_INT\t\t0x00008000\n#define CRTC2_VLINE_INT_AK\tCRTC2_VLINE_INT\n#define CAPBUF0_INT_EN\t\t0x00010000\n#define CAPBUF0_INT\t\t0x00020000\n#define CAPBUF0_INT_AK\t\tCAPBUF0_INT\n#define CAPBUF1_INT_EN\t\t0x00040000\n#define CAPBUF1_INT\t\t0x00080000\n#define CAPBUF1_INT_AK\t\tCAPBUF1_INT\n#define OVERLAY_EOF_INT_EN\t0x00100000\n#define OVERLAY_EOF_INT\t\t0x00200000\n#define OVERLAY_EOF_INT_AK\tOVERLAY_EOF_INT\n#define ONESHOT_CAP_INT_EN\t0x00400000\n#define ONESHOT_CAP_INT\t\t0x00800000\n#define ONESHOT_CAP_INT_AK\tONESHOT_CAP_INT\n#define BUSMASTER_EOL_INT_EN\t0x01000000\n#define BUSMASTER_EOL_INT\t0x02000000\n#define BUSMASTER_EOL_INT_AK\tBUSMASTER_EOL_INT\n#define GP_INT_EN\t\t0x04000000\n#define GP_INT\t\t\t0x08000000\n#define GP_INT_AK\t\tGP_INT\n#define CRTC2_VLINE_SYNC\t0x10000000\n#define SNAPSHOT2_INT_EN\t0x20000000\n#define SNAPSHOT2_INT\t\t0x40000000\n#define SNAPSHOT2_INT_AK\tSNAPSHOT2_INT\n#define VBLANK_BIT2_INT\t\t0x80000000\n#define VBLANK_BIT2_INT_AK\tVBLANK_BIT2_INT\n\n#define CRTC_INT_EN_MASK\t(CRTC_VBLANK_INT_EN |\t\\\n\t\t\t\t CRTC_VLINE_INT_EN |\t\\\n\t\t\t\t SNAPSHOT_INT_EN |\t\\\n\t\t\t\t I2C_INT_EN |\t\t\\\n\t\t\t\t CRTC2_VBLANK_INT_EN |\t\\\n\t\t\t\t CRTC2_VLINE_INT_EN |\t\\\n\t\t\t\t CAPBUF0_INT_EN |\t\\\n\t\t\t\t CAPBUF1_INT_EN |\t\\\n\t\t\t\t OVERLAY_EOF_INT_EN |\t\\\n\t\t\t\t ONESHOT_CAP_INT_EN |\t\\\n\t\t\t\t BUSMASTER_EOL_INT_EN |\t\\\n\t\t\t\t GP_INT_EN |\t\t\\\n\t\t\t\t SNAPSHOT2_INT_EN)\n\n \n\n#define DAC_EXT_SEL_RS2\t\t0x01\n#define DAC_EXT_SEL_RS3\t\t0x02\n#define DAC_8BIT_EN\t\t0x00000100\n#define DAC_PIX_DLY_MASK\t0x00000600\n#define DAC_PIX_DLY_0NS\t\t0x00000000\n#define DAC_PIX_DLY_2NS\t\t0x00000200\n#define DAC_PIX_DLY_4NS\t\t0x00000400\n#define DAC_BLANK_ADJ_MASK\t0x00001800\n#define DAC_BLANK_ADJ_0\t\t0x00000000\n#define DAC_BLANK_ADJ_1\t\t0x00000800\n#define DAC_BLANK_ADJ_2\t\t0x00001000\n\n \n#define DAC_OUTPUT_MASK         0x00000001   \n#define DAC_MISTERY_BIT         0x00000002   \n#define DAC_BLANKING            0x00000004\n#define DAC_CMP_DISABLE         0x00000008\n#define DAC1_CLK_SEL            0x00000010\n#define PALETTE_ACCESS_CNTL     0x00000020\n#define PALETTE2_SNOOP_EN       0x00000040\n#define DAC_CMP_OUTPUT          0x00000080  \n \n#define CRT_SENSE               0x00000800  \n#define CRT_DETECTION_ON        0x00001000\n#define DAC_VGA_ADR_EN          0x00002000\n#define DAC_FEA_CON_EN          0x00004000\n#define DAC_PDWN                0x00008000\n#define DAC_TYPE_MASK           0x00070000  \n\n\n\n \n\n#define MIX_NOT_DST\t\t0x0000\n#define MIX_0\t\t\t0x0001\n#define MIX_1\t\t\t0x0002\n#define MIX_DST\t\t\t0x0003\n#define MIX_NOT_SRC\t\t0x0004\n#define MIX_XOR\t\t\t0x0005\n#define MIX_XNOR\t\t0x0006\n#define MIX_SRC\t\t\t0x0007\n#define MIX_NAND\t\t0x0008\n#define MIX_NOT_SRC_OR_DST\t0x0009\n#define MIX_SRC_OR_NOT_DST\t0x000a\n#define MIX_OR\t\t\t0x000b\n#define MIX_AND\t\t\t0x000c\n#define MIX_SRC_AND_NOT_DST\t0x000d\n#define MIX_NOT_SRC_AND_DST\t0x000e\n#define MIX_NOR\t\t\t0x000f\n\n \n#define ENGINE_MIN_X\t\t0\n#define ENGINE_MIN_Y\t\t0\n#define ENGINE_MAX_X\t\t4095\n#define ENGINE_MAX_Y\t\t16383\n\n \n\n \n#define BUS_APER_REG_DIS\t0x00000010\n#define BUS_FIFO_ERR_ACK\t0x00200000\n#define BUS_HOST_ERR_ACK\t0x00800000\n\n \n#define GEN_OVR_OUTPUT_EN\t0x20\n#define HWCURSOR_ENABLE\t\t0x80\n#define GUI_ENGINE_ENABLE\t0x100\n#define BLOCK_WRITE_ENABLE\t0x200\n\n \n#define DSP_XCLKS_PER_QW\t0x00003fff\n#define DSP_LOOP_LATENCY\t0x000f0000\n#define DSP_PRECISION\t\t0x00700000\n\n \n#define DSP_OFF\t\t\t0x000007ff\n#define DSP_ON\t\t\t0x07ff0000\n#define VGA_DSP_OFF\t\tDSP_OFF\n#define VGA_DSP_ON\t\tDSP_ON\n#define VGA_DSP_XCLKS_PER_QW\tDSP_XCLKS_PER_QW\n\n \n#define MPLL_CNTL\t\t0x00\n#define PLL_PC_GAIN\t\t0x07\n#define PLL_VC_GAIN\t\t0x18\n#define PLL_DUTY_CYC\t\t0xE0\n#define VPLL_CNTL\t\t0x01\n#define PLL_REF_DIV\t\t0x02\n#define PLL_GEN_CNTL\t\t0x03\n#define PLL_OVERRIDE\t\t0x01\t \n#define PLL_MCLK_RST\t\t0x02\t \n#define OSC_EN\t\t\t0x04\n#define EXT_CLK_EN\t\t0x08\n#define FORCE_DCLK_TRI_STATE\t0x08     \n#define MCLK_SRC_SEL\t\t0x70\n#define EXT_CLK_CNTL\t\t0x80\n#define DLL_PWDN\t\t0x80     \n#define MCLK_FB_DIV\t\t0x04\n#define PLL_VCLK_CNTL\t\t0x05\n#define PLL_VCLK_SRC_SEL\t0x03\n#define PLL_VCLK_RST\t\t0x04\n#define PLL_VCLK_INVERT\t\t0x08\n#define VCLK_POST_DIV\t\t0x06\n#define VCLK0_POST\t\t0x03\n#define VCLK1_POST\t\t0x0C\n#define VCLK2_POST\t\t0x30\n#define VCLK3_POST\t\t0xC0\n#define VCLK0_FB_DIV\t\t0x07\n#define VCLK1_FB_DIV\t\t0x08\n#define VCLK2_FB_DIV\t\t0x09\n#define VCLK3_FB_DIV\t\t0x0A\n#define PLL_EXT_CNTL\t\t0x0B\n#define PLL_XCLK_MCLK_RATIO\t0x03\n#define PLL_XCLK_SRC_SEL\t0x07\n#define PLL_MFB_TIMES_4_2B\t0x08\n#define PLL_VCLK0_XDIV\t\t0x10\n#define PLL_VCLK1_XDIV\t\t0x20\n#define PLL_VCLK2_XDIV\t\t0x40\n#define PLL_VCLK3_XDIV\t\t0x80\n#define DLL_CNTL\t\t0x0C\n#define DLL1_CNTL\t\t0x0C\n#define VFC_CNTL\t\t0x0D\n#define PLL_TEST_CNTL\t\t0x0E\n#define PLL_TEST_COUNT\t\t0x0F\n#define LVDS_CNTL0\t\t0x10\n#define LVDS_CNTL1\t\t0x11\n#define AGP1_CNTL\t\t0x12\n#define AGP2_CNTL\t\t0x13\n#define DLL2_CNTL\t\t0x14\n#define SCLK_FB_DIV\t\t0x15\n#define SPLL_CNTL1\t\t0x16\n#define SPLL_CNTL2\t\t0x17\n#define APLL_STRAPS\t\t0x18\n#define EXT_VPLL_CNTL\t\t0x19\n#define EXT_VPLL_EN\t\t0x04\n#define EXT_VPLL_VGA_EN\t\t0x08\n#define EXT_VPLL_INSYNC\t\t0x10\n#define EXT_VPLL_REF_DIV\t0x1A\n#define EXT_VPLL_FB_DIV\t\t0x1B\n#define EXT_VPLL_MSB\t\t0x1C\n#define HTOTAL_CNTL\t\t0x1D\n#define BYTE_CLK_CNTL\t\t0x1E\n#define TV_PLL_CNTL1\t\t0x1F\n#define TV_PLL_CNTL2\t\t0x20\n#define TV_PLL_CNTL\t\t0x21\n#define EXT_TV_PLL\t\t0x22\n#define V2PLL_CNTL\t\t0x23\n#define PLL_V2CLK_CNTL\t\t0x24\n#define EXT_V2PLL_REF_DIV\t0x25\n#define EXT_V2PLL_FB_DIV\t0x26\n#define EXT_V2PLL_MSB\t\t0x27\n#define HTOTAL2_CNTL\t\t0x28\n#define PLL_YCLK_CNTL\t\t0x29\n#define PM_DYN_CLK_CNTL\t\t0x2A\n\n \n#define APERTURE_4M_ENABLE\t1\n#define APERTURE_8M_ENABLE\t2\n#define VGA_APERTURE_ENABLE\t4\n\n \n#define CFG_BUS_TYPE\t\t0x00000007\n#define CFG_MEM_TYPE\t\t0x00000038\n#define CFG_INIT_DAC_TYPE\t0x00000e00\n\n \n#define CFG_MEM_TYPE_xT\t\t0x00000007\n\n#define ISA\t\t\t0\n#define EISA\t\t\t1\n#define LOCAL_BUS\t\t6\n#define PCI\t\t\t7\n\n \n#define DRAMx4\t\t\t0\n#define VRAMx16\t\t\t1\n#define VRAMx16ssr\t\t2\n#define DRAMx16\t\t\t3\n#define GraphicsDRAMx16\t\t4\n#define EnhancedVRAMx16\t\t5\n#define EnhancedVRAMx16ssr\t6\n\n \n#define DRAM\t\t\t1\n#define EDO\t\t\t2\n#define PSEUDO_EDO\t\t3\n#define SDRAM\t\t\t4\n#define SGRAM\t\t\t5\n#define WRAM\t\t\t6\n#define SDRAM32\t\t\t6\n\n#define DAC_INTERNAL\t\t0x00\n#define DAC_IBMRGB514\t\t0x01\n#define DAC_ATI68875\t\t0x02\n#define DAC_TVP3026_A\t\t0x72\n#define DAC_BT476\t\t0x03\n#define DAC_BT481\t\t0x04\n#define DAC_ATT20C491\t\t0x14\n#define DAC_SC15026\t\t0x24\n#define DAC_MU9C1880\t\t0x34\n#define DAC_IMSG174\t\t0x44\n#define DAC_ATI68860_B\t\t0x05\n#define DAC_ATI68860_C\t\t0x15\n#define DAC_TVP3026_B\t\t0x75\n#define DAC_STG1700\t\t0x06\n#define DAC_ATT498\t\t0x16\n#define DAC_STG1702\t\t0x07\n#define DAC_SC15021\t\t0x17\n#define DAC_ATT21C498\t\t0x27\n#define DAC_STG1703\t\t0x37\n#define DAC_CH8398\t\t0x47\n#define DAC_ATT20C408\t\t0x57\n\n#define CLK_ATI18818_0\t\t0\n#define CLK_ATI18818_1\t\t1\n#define CLK_STG1703\t\t2\n#define CLK_CH8398\t\t3\n#define CLK_INTERNAL\t\t4\n#define CLK_ATT20C408\t\t5\n#define CLK_IBMRGB514\t\t6\n\n \n#define MEM_SIZE_ALIAS\t\t0x00000007\n#define MEM_SIZE_512K\t\t0x00000000\n#define MEM_SIZE_1M\t\t0x00000001\n#define MEM_SIZE_2M\t\t0x00000002\n#define MEM_SIZE_4M\t\t0x00000003\n#define MEM_SIZE_6M\t\t0x00000004\n#define MEM_SIZE_8M\t\t0x00000005\n#define MEM_SIZE_ALIAS_GTB\t0x0000000F\n#define MEM_SIZE_2M_GTB\t\t0x00000003\n#define MEM_SIZE_4M_GTB\t\t0x00000007\n#define MEM_SIZE_6M_GTB\t\t0x00000009\n#define MEM_SIZE_8M_GTB\t\t0x0000000B\n#define MEM_BNDRY\t\t0x00030000\n#define MEM_BNDRY_0K\t\t0x00000000\n#define MEM_BNDRY_256K\t\t0x00010000\n#define MEM_BNDRY_512K\t\t0x00020000\n#define MEM_BNDRY_1M\t\t0x00030000\n#define MEM_BNDRY_EN\t\t0x00040000\n\n#define ONE_MB\t\t\t0x100000\n \n#define PCI_ATI_VENDOR_ID\t0x1002\n\n\n \n#define CFG_CHIP_TYPE\t\t0x0000FFFF\n#define CFG_CHIP_CLASS\t\t0x00FF0000\n#define CFG_CHIP_REV\t\t0xFF000000\n#define CFG_CHIP_MAJOR\t\t0x07000000\n#define CFG_CHIP_FND_ID\t\t0x38000000\n#define CFG_CHIP_MINOR\t\t0xC0000000\n\n\n \n\n \n#define GX_CHIP_ID\t0xD7\t \n#define CX_CHIP_ID\t0x57\t \n\n#define GX_PCI_ID\t0x4758\t \n#define CX_PCI_ID\t0x4358\t \n\n \n#define CT_CHIP_ID\t0x4354\t \n#define ET_CHIP_ID\t0x4554\t \n\n \n#define VT_CHIP_ID\t0x5654\t \n#define VU_CHIP_ID\t0x5655\t \n#define VV_CHIP_ID\t0x5656\t \n\n \n#define LB_CHIP_ID\t0x4c42\t \n#define LD_CHIP_ID\t0x4c44\t \n#define LG_CHIP_ID\t0x4c47\t \n#define LI_CHIP_ID\t0x4c49\t \n#define LP_CHIP_ID\t0x4c50\t \n#define LT_CHIP_ID\t0x4c54\t \n\n \n#define GR_CHIP_ID\t0x4752\t \n#define GS_CHIP_ID\t0x4753\t \n#define GM_CHIP_ID\t0x474d\t \n#define GN_CHIP_ID\t0x474e\t \n#define GO_CHIP_ID\t0x474f\t \n#define GL_CHIP_ID\t0x474c\t \n\n#define IS_XL(id) ((id)==GR_CHIP_ID || (id)==GS_CHIP_ID || \\\n\t\t   (id)==GM_CHIP_ID || (id)==GN_CHIP_ID || \\\n\t\t   (id)==GO_CHIP_ID || (id)==GL_CHIP_ID)\n\n#define GT_CHIP_ID\t0x4754\t \n#define GU_CHIP_ID\t0x4755\t \n#define GV_CHIP_ID\t0x4756\t \n#define GW_CHIP_ID\t0x4757\t \n#define GZ_CHIP_ID\t0x475a\t \n#define GB_CHIP_ID\t0x4742\t \n#define GD_CHIP_ID\t0x4744\t \n#define GI_CHIP_ID\t0x4749\t \n#define GP_CHIP_ID\t0x4750\t \n#define GQ_CHIP_ID\t0x4751\t \n\n#define LM_CHIP_ID\t0x4c4d\t \n#define LN_CHIP_ID\t0x4c4e\t \n#define LR_CHIP_ID\t0x4c52\t \n#define LS_CHIP_ID\t0x4c53\t \n\n#define IS_MOBILITY(id) ((id)==LM_CHIP_ID || (id)==LN_CHIP_ID || \\\n\t\t\t(id)==LR_CHIP_ID || (id)==LS_CHIP_ID)\n \n#define MACH64_ASIC_NEC_VT_A3\t\t0x08\n#define MACH64_ASIC_NEC_VT_A4\t\t0x48\n#define MACH64_ASIC_SGS_VT_A4\t\t0x40\n#define MACH64_ASIC_SGS_VT_B1S1\t\t0x01\n#define MACH64_ASIC_SGS_GT_B1S1\t\t0x01\n#define MACH64_ASIC_SGS_GT_B1S2\t\t0x41\n#define MACH64_ASIC_UMC_GT_B2U1\t\t0x1a\n#define MACH64_ASIC_UMC_GT_B2U2\t\t0x5a\n#define MACH64_ASIC_UMC_VT_B2U3\t\t0x9a\n#define MACH64_ASIC_UMC_GT_B2U3\t\t0x9a\n#define MACH64_ASIC_UMC_R3B_D_P_A1\t0x1b\n#define MACH64_ASIC_UMC_R3B_D_P_A2\t0x5b\n#define MACH64_ASIC_UMC_R3B_D_P_A3\t0x1c\n#define MACH64_ASIC_UMC_R3B_D_P_A4\t0x5c\n\n \n#define MACH64_FND_SGS\t\t0\n#define MACH64_FND_NEC\t\t1\n#define MACH64_FND_UMC\t\t3\n\n \n#define MACH64_UNKNOWN\t\t0\n#define MACH64_GX\t\t1\n#define MACH64_CX\t\t2\n#define MACH64_CT\t\t3Restore\n#define MACH64_ET\t\t4\n#define MACH64_VT\t\t5\n#define MACH64_GT\t\t6\n\n \n#define DST_X_RIGHT_TO_LEFT\t0\n#define DST_X_LEFT_TO_RIGHT\t1\n#define DST_Y_BOTTOM_TO_TOP\t0\n#define DST_Y_TOP_TO_BOTTOM\t2\n#define DST_X_MAJOR\t\t0\n#define DST_Y_MAJOR\t\t4\n#define DST_X_TILE\t\t8\n#define DST_Y_TILE\t\t0x10\n#define DST_LAST_PEL\t\t0x20\n#define DST_POLYGON_ENABLE\t0x40\n#define DST_24_ROTATION_ENABLE\t0x80\n\n \n#define SRC_PATTERN_ENABLE\t\t1\n#define SRC_ROTATION_ENABLE\t\t2\n#define SRC_LINEAR_ENABLE\t\t4\n#define SRC_BYTE_ALIGN\t\t\t8\n#define SRC_LINE_X_RIGHT_TO_LEFT\t0\n#define SRC_LINE_X_LEFT_TO_RIGHT\t0x10\n\n \n#define HOST_BYTE_ALIGN\t\t1\n\n \n#define PAT_MONO_8x8_ENABLE\t0x01000000\n#define PAT_CLR_4x2_ENABLE\t0x02000000\n#define PAT_CLR_8x1_ENABLE\t0x04000000\n\n \n#define DP_CHAIN_4BPP\t\t0x8888\n#define DP_CHAIN_7BPP\t\t0xD2D2\n#define DP_CHAIN_8BPP\t\t0x8080\n#define DP_CHAIN_8BPP_RGB\t0x9292\n#define DP_CHAIN_15BPP\t\t0x4210\n#define DP_CHAIN_16BPP\t\t0x8410\n#define DP_CHAIN_24BPP\t\t0x8080\n#define DP_CHAIN_32BPP\t\t0x8080\n\n \n#define DST_1BPP\t\t0x0\n#define DST_4BPP\t\t0x1\n#define DST_8BPP\t\t0x2\n#define DST_15BPP\t\t0x3\n#define DST_16BPP\t\t0x4\n#define DST_24BPP\t\t0x5\n#define DST_32BPP\t\t0x6\n#define DST_MASK\t\t0xF\n#define SRC_1BPP\t\t0x000\n#define SRC_4BPP\t\t0x100\n#define SRC_8BPP\t\t0x200\n#define SRC_15BPP\t\t0x300\n#define SRC_16BPP\t\t0x400\n#define SRC_24BPP\t\t0x500\n#define SRC_32BPP\t\t0x600\n#define SRC_MASK\t\t0xF00\n#define DP_HOST_TRIPLE_EN\t0x2000\n#define HOST_1BPP\t\t0x00000\n#define HOST_4BPP\t\t0x10000\n#define HOST_8BPP\t\t0x20000\n#define HOST_15BPP\t\t0x30000\n#define HOST_16BPP\t\t0x40000\n#define HOST_24BPP\t\t0x50000\n#define HOST_32BPP\t\t0x60000\n#define HOST_MASK\t\t0xF0000\n#define BYTE_ORDER_MSB_TO_LSB\t0\n#define BYTE_ORDER_LSB_TO_MSB\t0x1000000\n#define BYTE_ORDER_MASK\t\t0x1000000\n\n \n#define BKGD_MIX_NOT_D\t\t\t0\n#define BKGD_MIX_ZERO\t\t\t1\n#define BKGD_MIX_ONE\t\t\t2\n#define BKGD_MIX_D\t\t\t3\n#define BKGD_MIX_NOT_S\t\t\t4\n#define BKGD_MIX_D_XOR_S\t\t5\n#define BKGD_MIX_NOT_D_XOR_S\t\t6\n#define BKGD_MIX_S\t\t\t7\n#define BKGD_MIX_NOT_D_OR_NOT_S\t\t8\n#define BKGD_MIX_D_OR_NOT_S\t\t9\n#define BKGD_MIX_NOT_D_OR_S\t\t10\n#define BKGD_MIX_D_OR_S\t\t\t11\n#define BKGD_MIX_D_AND_S\t\t12\n#define BKGD_MIX_NOT_D_AND_S\t\t13\n#define BKGD_MIX_D_AND_NOT_S\t\t14\n#define BKGD_MIX_NOT_D_AND_NOT_S\t15\n#define BKGD_MIX_D_PLUS_S_DIV2\t\t0x17\n#define FRGD_MIX_NOT_D\t\t\t0\n#define FRGD_MIX_ZERO\t\t\t0x10000\n#define FRGD_MIX_ONE\t\t\t0x20000\n#define FRGD_MIX_D\t\t\t0x30000\n#define FRGD_MIX_NOT_S\t\t\t0x40000\n#define FRGD_MIX_D_XOR_S\t\t0x50000\n#define FRGD_MIX_NOT_D_XOR_S\t\t0x60000\n#define FRGD_MIX_S\t\t\t0x70000\n#define FRGD_MIX_NOT_D_OR_NOT_S\t\t0x80000\n#define FRGD_MIX_D_OR_NOT_S\t\t0x90000\n#define FRGD_MIX_NOT_D_OR_S\t\t0xa0000\n#define FRGD_MIX_D_OR_S\t\t\t0xb0000\n#define FRGD_MIX_D_AND_S\t\t0xc0000\n#define FRGD_MIX_NOT_D_AND_S\t\t0xd0000\n#define FRGD_MIX_D_AND_NOT_S\t\t0xe0000\n#define FRGD_MIX_NOT_D_AND_NOT_S\t0xf0000\n#define FRGD_MIX_D_PLUS_S_DIV2\t\t0x170000\n\n \n#define BKGD_SRC_BKGD_CLR\t0\n#define BKGD_SRC_FRGD_CLR\t1\n#define BKGD_SRC_HOST\t\t2\n#define BKGD_SRC_BLIT\t\t3\n#define BKGD_SRC_PATTERN\t4\n#define FRGD_SRC_BKGD_CLR\t0\n#define FRGD_SRC_FRGD_CLR\t0x100\n#define FRGD_SRC_HOST\t\t0x200\n#define FRGD_SRC_BLIT\t\t0x300\n#define FRGD_SRC_PATTERN\t0x400\n#define MONO_SRC_ONE\t\t0\n#define MONO_SRC_PATTERN\t0x10000\n#define MONO_SRC_HOST\t\t0x20000\n#define MONO_SRC_BLIT\t\t0x30000\n\n \n#define COMPARE_FALSE\t\t0\n#define COMPARE_TRUE\t\t1\n#define COMPARE_NOT_EQUAL\t4\n#define COMPARE_EQUAL\t\t5\n#define COMPARE_DESTINATION\t0\n#define COMPARE_SOURCE\t\t0x1000000\n\n \n#define FIFO_ERR\t\t0x80000000\n\n \n#define CONTEXT_NO_LOAD\t\t\t0\n#define CONTEXT_LOAD\t\t\t0x10000\n#define CONTEXT_LOAD_AND_DO_FILL\t0x20000\n#define CONTEXT_LOAD_AND_DO_LINE\t0x30000\n#define CONTEXT_EXECUTE\t\t\t0\n#define CONTEXT_CMD_DISABLE\t\t0x80000000\n\n \n#define ENGINE_IDLE\t\t\t0\n#define ENGINE_BUSY\t\t\t1\n#define SCISSOR_LEFT_FLAG\t\t0x10\n#define SCISSOR_RIGHT_FLAG\t\t0x20\n#define SCISSOR_TOP_FLAG\t\t0x40\n#define SCISSOR_BOTTOM_FLAG\t\t0x80\n\n \n#define sioATIEXT\t\t0x1ce\n#define bioATIEXT\t\t0x3ce\n\n#define ATI2E\t\t\t0xae\n#define ATI32\t\t\t0xb2\n#define ATI36\t\t\t0xb6\n\n \n#define R_GENMO\t\t\t0x3cc\n#define VGAGRA\t\t\t0x3ce\n#define GRA06\t\t\t0x06\n\n \n#define VGASEQ\t\t\t0x3c4\n#define SEQ02\t\t\t0x02\n#define SEQ04\t\t\t0x04\n\n#define MACH64_MAX_X\t\tENGINE_MAX_X\n#define MACH64_MAX_Y\t\tENGINE_MAX_Y\n\n#define INC_X\t\t\t0x0020\n#define INC_Y\t\t\t0x0080\n\n#define RGB16_555\t\t0x0000\n#define RGB16_565\t\t0x0040\n#define RGB16_655\t\t0x0080\n#define RGB16_664\t\t0x00c0\n\n#define POLY_TEXT_TYPE\t\t0x0001\n#define IMAGE_TEXT_TYPE\t\t0x0002\n#define TEXT_TYPE_8_BIT\t\t0x0004\n#define TEXT_TYPE_16_BIT\t0x0008\n#define POLY_TEXT_TYPE_8\t(POLY_TEXT_TYPE | TEXT_TYPE_8_BIT)\n#define IMAGE_TEXT_TYPE_8\t(IMAGE_TEXT_TYPE | TEXT_TYPE_8_BIT)\n#define POLY_TEXT_TYPE_16\t(POLY_TEXT_TYPE | TEXT_TYPE_16_BIT)\n#define IMAGE_TEXT_TYPE_16\t(IMAGE_TEXT_TYPE | TEXT_TYPE_16_BIT)\n\n#define MACH64_NUM_CLOCKS\t16\n#define MACH64_NUM_FREQS\t50\n\n \n#define PWR_MGT_ON\t\t0x00000001\n#define PWR_MGT_MODE_MASK\t0x00000006\n#define AUTO_PWR_UP\t\t0x00000008\n#define USE_F32KHZ\t\t0x00000400\n#define TRISTATE_MEM_EN\t\t0x00000800\n#define SELF_REFRESH\t\t0x00000080\n#define PWR_BLON\t\t0x02000000\n#define STANDBY_NOW\t\t0x10000000\n#define SUSPEND_NOW\t\t0x20000000\n#define PWR_MGT_STATUS_MASK\t0xC0000000\n#define PWR_MGT_STATUS_SUSPEND\t0x80000000\n\n \n#define PWR_MGT_MODE_PIN\t0x00000000\n#define PWR_MGT_MODE_REG\t0x00000002\n#define PWR_MGT_MODE_TIMER\t0x00000004\n#define PWR_MGT_MODE_PCI\t0x00000006\n\n \n\n \n#define LCD_INDEX_MASK\t\t0x0000003F\n#define LCD_DISPLAY_DIS\t\t0x00000100\n#define LCD_SRC_SEL\t\t0x00000200\n#define CRTC2_DISPLAY_DIS\t0x00000400\n\n \n#define CNFG_PANEL\t\t0x00\n#define LCD_GEN_CNTL\t\t0x01\n#define DSTN_CONTROL\t\t0x02\n#define HFB_PITCH_ADDR\t\t0x03\n#define HORZ_STRETCHING\t\t0x04\n#define VERT_STRETCHING\t\t0x05\n#define EXT_VERT_STRETCH\t0x06\n#define LT_GIO\t\t\t0x07\n#define POWER_MANAGEMENT\t0x08\n#define ZVGPIO\t\t\t0x09\n#define ICON_CLR0\t\t0x0A\n#define ICON_CLR1\t\t0x0B\n#define ICON_OFFSET\t\t0x0C\n#define ICON_HORZ_VERT_POSN\t0x0D\n#define ICON_HORZ_VERT_OFF\t0x0E\n#define ICON2_CLR0\t\t0x0F\n#define ICON2_CLR1\t\t0x10\n#define ICON2_OFFSET\t\t0x11\n#define ICON2_HORZ_VERT_POSN\t0x12\n#define ICON2_HORZ_VERT_OFF\t0x13\n#define LCD_MISC_CNTL\t\t0x14\n#define APC_CNTL\t\t0x1C\n#define POWER_MANAGEMENT_2\t0x1D\n#define ALPHA_BLENDING\t\t0x25\n#define PORTRAIT_GEN_CNTL\t0x26\n#define APC_CTRL_IO\t\t0x27\n#define TEST_IO\t\t\t0x28\n#define TEST_OUTPUTS\t\t0x29\n#define DP1_MEM_ACCESS\t\t0x2A\n#define DP0_MEM_ACCESS\t\t0x2B\n#define DP0_DEBUG_A\t\t0x2C\n#define DP0_DEBUG_B\t\t0x2D\n#define DP1_DEBUG_A\t\t0x2E\n#define DP1_DEBUG_B\t\t0x2F\n#define DPCTRL_DEBUG_A\t\t0x30\n#define DPCTRL_DEBUG_B\t\t0x31\n#define MEMBLK_DEBUG\t\t0x32\n#define APC_LUT_AB\t\t0x33\n#define APC_LUT_CD\t\t0x34\n#define APC_LUT_EF\t\t0x35\n#define APC_LUT_GH\t\t0x36\n#define APC_LUT_IJ\t\t0x37\n#define APC_LUT_KL\t\t0x38\n#define APC_LUT_MN\t\t0x39\n#define APC_LUT_OP\t\t0x3A\n\n \n#define CRT_ON                          0x00000001ul\n#define LCD_ON                          0x00000002ul\n#define HORZ_DIVBY2_EN                  0x00000004ul\n#define DONT_DS_ICON                    0x00000008ul\n#define LOCK_8DOT                       0x00000010ul\n#define ICON_ENABLE                     0x00000020ul\n#define DONT_SHADOW_VPAR                0x00000040ul\n#define V2CLK_PM_EN                     0x00000080ul\n#define RST_FM                          0x00000100ul\n#define DISABLE_PCLK_RESET              0x00000200ul\t \n#define DIS_HOR_CRT_DIVBY2              0x00000400ul\n#define SCLK_SEL                        0x00000800ul\n#define SCLK_DELAY                      0x0000f000ul\n#define TVCLK_PM_EN                     0x00010000ul\n#define VCLK_DAC_PM_EN                  0x00020000ul\n#define VCLK_LCD_OFF                    0x00040000ul\n#define SELECT_WAIT_4MS                 0x00080000ul\n#define XTALIN_PM_EN                    0x00080000ul\t \n#define V2CLK_DAC_PM_EN                 0x00100000ul\n#define LVDS_EN                         0x00200000ul\n#define LVDS_PLL_EN                     0x00400000ul\n#define LVDS_PLL_RESET                  0x00800000ul\n#define LVDS_RESERVED_BITS              0x07000000ul\n#define CRTC_RW_SELECT                  0x08000000ul\t \n#define USE_SHADOWED_VEND               0x10000000ul\n#define USE_SHADOWED_ROWCUR             0x20000000ul\n#define SHADOW_EN                       0x40000000ul\n#define SHADOW_RW_EN                  \t0x80000000ul\n\n#define LCD_SET_PRIMARY_MASK            0x07FFFBFBul\n\n \n#define HORZ_STRETCH_BLEND\t\t0x00000ffful\n#define HORZ_STRETCH_RATIO\t\t0x0000fffful\n#define HORZ_STRETCH_LOOP\t\t0x00070000ul\n#define HORZ_STRETCH_LOOP09\t\t0x00000000ul\n#define HORZ_STRETCH_LOOP11\t\t0x00010000ul\n#define HORZ_STRETCH_LOOP12\t\t0x00020000ul\n#define HORZ_STRETCH_LOOP14\t\t0x00030000ul\n#define HORZ_STRETCH_LOOP15\t\t0x00040000ul\n \n \n \n \n#define HORZ_PANEL_SIZE\t\t\t0x0ff00000ul\t \n \n#define AUTO_HORZ_RATIO\t\t\t0x20000000ul\t \n#define HORZ_STRETCH_MODE\t\t0x40000000ul\n#define HORZ_STRETCH_EN\t\t\t0x80000000ul\n\n \n#define VERT_STRETCH_RATIO0\t\t0x000003fful\n#define VERT_STRETCH_RATIO1\t\t0x000ffc00ul\n#define VERT_STRETCH_RATIO2\t\t0x3ff00000ul\n#define VERT_STRETCH_USE0\t\t0x40000000ul\n#define VERT_STRETCH_EN\t\t\t0x80000000ul\n\n \n#define VERT_STRETCH_RATIO3\t\t0x000003fful\n#define FORCE_DAC_DATA\t\t\t0x000000fful\n#define FORCE_DAC_DATA_SEL\t\t0x00000300ul\n#define VERT_STRETCH_MODE\t\t0x00000400ul\n#define VERT_PANEL_SIZE\t\t\t0x003ff800ul\n#define AUTO_VERT_RATIO\t\t\t0x00400000ul\n#define USE_AUTO_FP_POS\t\t\t0x00800000ul\n#define USE_AUTO_LCD_VSYNC\t\t0x01000000ul\n \n\n \n#define BIAS_MOD_LEVEL_MASK\t\t0x0000ff00\n#define BIAS_MOD_LEVEL_SHIFT\t\t8\n#define BLMOD_EN\t\t\t0x00010000\n#define BIASMOD_EN\t\t\t0x00020000\n\n#endif\t\t\t\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}