{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1730@lxc.liv.ac.uk " "Can't contact license server \"1730@lxc.liv.ac.uk\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Quartus II" 0 -1 1613175850544 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1613175850569 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1613175850570 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 13 00:24:00 2021 " "Processing started: Sat Feb 13 00:24:00 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1613175850570 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1613175850570 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Bcd7seg_0 -c Bcd7seg_0 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Bcd7seg_0 -c Bcd7seg_0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1613175850570 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1613175851009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd7seg_0.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd7seg_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bcd7seg_0 " "Found entity 1: Bcd7seg_0" {  } { { "Bcd7seg_0.v" "" { Text "D:/ELEC373/Assigment_2/Bcd7seg_0/Bcd7seg_0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1613175851063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1613175851063 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Bcd7seg_0 " "Elaborating entity \"Bcd7seg_0\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1613175851110 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "test\[0\] VCC " "Pin \"test\[0\]\" is stuck at VCC" {  } { { "Bcd7seg_0.v" "" { Text "D:/ELEC373/Assigment_2/Bcd7seg_0/Bcd7seg_0.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1613175851441 "|Bcd7seg_0|test[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test\[1\] GND " "Pin \"test\[1\]\" is stuck at GND" {  } { { "Bcd7seg_0.v" "" { Text "D:/ELEC373/Assigment_2/Bcd7seg_0/Bcd7seg_0.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1613175851441 "|Bcd7seg_0|test[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test\[2\] VCC " "Pin \"test\[2\]\" is stuck at VCC" {  } { { "Bcd7seg_0.v" "" { Text "D:/ELEC373/Assigment_2/Bcd7seg_0/Bcd7seg_0.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1613175851441 "|Bcd7seg_0|test[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test\[3\] GND " "Pin \"test\[3\]\" is stuck at GND" {  } { { "Bcd7seg_0.v" "" { Text "D:/ELEC373/Assigment_2/Bcd7seg_0/Bcd7seg_0.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1613175851441 "|Bcd7seg_0|test[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[0\] GND " "Pin \"hex4\[0\]\" is stuck at GND" {  } { { "Bcd7seg_0.v" "" { Text "D:/ELEC373/Assigment_2/Bcd7seg_0/Bcd7seg_0.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1613175851441 "|Bcd7seg_0|hex4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[1\] VCC " "Pin \"hex4\[1\]\" is stuck at VCC" {  } { { "Bcd7seg_0.v" "" { Text "D:/ELEC373/Assigment_2/Bcd7seg_0/Bcd7seg_0.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1613175851441 "|Bcd7seg_0|hex4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[2\] GND " "Pin \"hex4\[2\]\" is stuck at GND" {  } { { "Bcd7seg_0.v" "" { Text "D:/ELEC373/Assigment_2/Bcd7seg_0/Bcd7seg_0.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1613175851441 "|Bcd7seg_0|hex4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[3\] GND " "Pin \"hex4\[3\]\" is stuck at GND" {  } { { "Bcd7seg_0.v" "" { Text "D:/ELEC373/Assigment_2/Bcd7seg_0/Bcd7seg_0.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1613175851441 "|Bcd7seg_0|hex4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[4\] VCC " "Pin \"hex4\[4\]\" is stuck at VCC" {  } { { "Bcd7seg_0.v" "" { Text "D:/ELEC373/Assigment_2/Bcd7seg_0/Bcd7seg_0.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1613175851441 "|Bcd7seg_0|hex4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[5\] GND " "Pin \"hex4\[5\]\" is stuck at GND" {  } { { "Bcd7seg_0.v" "" { Text "D:/ELEC373/Assigment_2/Bcd7seg_0/Bcd7seg_0.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1613175851441 "|Bcd7seg_0|hex4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[6\] GND " "Pin \"hex4\[6\]\" is stuck at GND" {  } { { "Bcd7seg_0.v" "" { Text "D:/ELEC373/Assigment_2/Bcd7seg_0/Bcd7seg_0.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1613175851441 "|Bcd7seg_0|hex4[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1613175851441 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1613175851655 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1613175851655 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[0\] " "No output dependent on input pin \"A\[0\]\"" {  } { { "Bcd7seg_0.v" "" { Text "D:/ELEC373/Assigment_2/Bcd7seg_0/Bcd7seg_0.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1613175851731 "|Bcd7seg_0|A[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[1\] " "No output dependent on input pin \"A\[1\]\"" {  } { { "Bcd7seg_0.v" "" { Text "D:/ELEC373/Assigment_2/Bcd7seg_0/Bcd7seg_0.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1613175851731 "|Bcd7seg_0|A[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[2\] " "No output dependent on input pin \"A\[2\]\"" {  } { { "Bcd7seg_0.v" "" { Text "D:/ELEC373/Assigment_2/Bcd7seg_0/Bcd7seg_0.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1613175851731 "|Bcd7seg_0|A[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[3\] " "No output dependent on input pin \"A\[3\]\"" {  } { { "Bcd7seg_0.v" "" { Text "D:/ELEC373/Assigment_2/Bcd7seg_0/Bcd7seg_0.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1613175851731 "|Bcd7seg_0|A[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1613175851731 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15 " "Implemented 15 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1613175851732 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1613175851732 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1613175851732 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4613 " "Peak virtual memory: 4613 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1613175851782 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 13 00:24:11 2021 " "Processing ended: Sat Feb 13 00:24:11 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1613175851782 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1613175851782 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1613175851782 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1613175851782 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1730@lxc.liv.ac.uk " "Can't contact license server \"1730@lxc.liv.ac.uk\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Quartus II" 0 -1 1613175862703 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1613175863063 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1613175863065 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 13 00:24:12 2021 " "Processing started: Sat Feb 13 00:24:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1613175863065 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1613175863065 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Bcd7seg_0 -c Bcd7seg_0 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Bcd7seg_0 -c Bcd7seg_0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1613175863065 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1613175863192 ""}
{ "Info" "0" "" "Project  = Bcd7seg_0" {  } {  } 0 0 "Project  = Bcd7seg_0" 0 0 "Fitter" 0 0 1613175863193 ""}
{ "Info" "0" "" "Revision = Bcd7seg_0" {  } {  } 0 0 "Revision = Bcd7seg_0" 0 0 "Fitter" 0 0 1613175863193 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1613175863269 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Bcd7seg_0 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"Bcd7seg_0\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1613175863276 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1613175863309 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1613175863309 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1613175863381 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1613175863393 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1613175863888 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1613175863888 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1613175863888 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "d:/elec373/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/elec373/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ELEC373/Assigment_2/Bcd7seg_0/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1613175863889 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "d:/elec373/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/elec373/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ELEC373/Assigment_2/Bcd7seg_0/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1613175863889 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "d:/elec373/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/elec373/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ELEC373/Assigment_2/Bcd7seg_0/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1613175863889 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1613175863889 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "15 15 " "No exact pin location assignment(s) for 15 pins of 15 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[0\] " "Pin A\[0\] not assigned to an exact location on the device" {  } { { "d:/elec373/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/elec373/quartus/bin64/pin_planner.ppl" { A[0] } } } { "Bcd7seg_0.v" "" { Text "D:/ELEC373/Assigment_2/Bcd7seg_0/Bcd7seg_0.v" 2 0 0 } } { "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ELEC373/Assigment_2/Bcd7seg_0/" { { 0 { 0 ""} 0 6 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1613175863979 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[1\] " "Pin A\[1\] not assigned to an exact location on the device" {  } { { "d:/elec373/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/elec373/quartus/bin64/pin_planner.ppl" { A[1] } } } { "Bcd7seg_0.v" "" { Text "D:/ELEC373/Assigment_2/Bcd7seg_0/Bcd7seg_0.v" 2 0 0 } } { "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ELEC373/Assigment_2/Bcd7seg_0/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1613175863979 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[2\] " "Pin A\[2\] not assigned to an exact location on the device" {  } { { "d:/elec373/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/elec373/quartus/bin64/pin_planner.ppl" { A[2] } } } { "Bcd7seg_0.v" "" { Text "D:/ELEC373/Assigment_2/Bcd7seg_0/Bcd7seg_0.v" 2 0 0 } } { "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ELEC373/Assigment_2/Bcd7seg_0/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1613175863979 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[3\] " "Pin A\[3\] not assigned to an exact location on the device" {  } { { "d:/elec373/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/elec373/quartus/bin64/pin_planner.ppl" { A[3] } } } { "Bcd7seg_0.v" "" { Text "D:/ELEC373/Assigment_2/Bcd7seg_0/Bcd7seg_0.v" 2 0 0 } } { "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ELEC373/Assigment_2/Bcd7seg_0/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1613175863979 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test\[0\] " "Pin test\[0\] not assigned to an exact location on the device" {  } { { "d:/elec373/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/elec373/quartus/bin64/pin_planner.ppl" { test[0] } } } { "Bcd7seg_0.v" "" { Text "D:/ELEC373/Assigment_2/Bcd7seg_0/Bcd7seg_0.v" 4 0 0 } } { "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" "" { test[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ELEC373/Assigment_2/Bcd7seg_0/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1613175863979 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test\[1\] " "Pin test\[1\] not assigned to an exact location on the device" {  } { { "d:/elec373/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/elec373/quartus/bin64/pin_planner.ppl" { test[1] } } } { "Bcd7seg_0.v" "" { Text "D:/ELEC373/Assigment_2/Bcd7seg_0/Bcd7seg_0.v" 4 0 0 } } { "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" "" { test[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ELEC373/Assigment_2/Bcd7seg_0/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1613175863979 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test\[2\] " "Pin test\[2\] not assigned to an exact location on the device" {  } { { "d:/elec373/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/elec373/quartus/bin64/pin_planner.ppl" { test[2] } } } { "Bcd7seg_0.v" "" { Text "D:/ELEC373/Assigment_2/Bcd7seg_0/Bcd7seg_0.v" 4 0 0 } } { "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" "" { test[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ELEC373/Assigment_2/Bcd7seg_0/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1613175863979 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test\[3\] " "Pin test\[3\] not assigned to an exact location on the device" {  } { { "d:/elec373/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/elec373/quartus/bin64/pin_planner.ppl" { test[3] } } } { "Bcd7seg_0.v" "" { Text "D:/ELEC373/Assigment_2/Bcd7seg_0/Bcd7seg_0.v" 4 0 0 } } { "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" "" { test[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ELEC373/Assigment_2/Bcd7seg_0/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1613175863979 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex4\[0\] " "Pin hex4\[0\] not assigned to an exact location on the device" {  } { { "d:/elec373/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/elec373/quartus/bin64/pin_planner.ppl" { hex4[0] } } } { "Bcd7seg_0.v" "" { Text "D:/ELEC373/Assigment_2/Bcd7seg_0/Bcd7seg_0.v" 6 0 0 } } { "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ELEC373/Assigment_2/Bcd7seg_0/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1613175863979 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex4\[1\] " "Pin hex4\[1\] not assigned to an exact location on the device" {  } { { "d:/elec373/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/elec373/quartus/bin64/pin_planner.ppl" { hex4[1] } } } { "Bcd7seg_0.v" "" { Text "D:/ELEC373/Assigment_2/Bcd7seg_0/Bcd7seg_0.v" 6 0 0 } } { "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ELEC373/Assigment_2/Bcd7seg_0/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1613175863979 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex4\[2\] " "Pin hex4\[2\] not assigned to an exact location on the device" {  } { { "d:/elec373/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/elec373/quartus/bin64/pin_planner.ppl" { hex4[2] } } } { "Bcd7seg_0.v" "" { Text "D:/ELEC373/Assigment_2/Bcd7seg_0/Bcd7seg_0.v" 6 0 0 } } { "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ELEC373/Assigment_2/Bcd7seg_0/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1613175863979 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex4\[3\] " "Pin hex4\[3\] not assigned to an exact location on the device" {  } { { "d:/elec373/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/elec373/quartus/bin64/pin_planner.ppl" { hex4[3] } } } { "Bcd7seg_0.v" "" { Text "D:/ELEC373/Assigment_2/Bcd7seg_0/Bcd7seg_0.v" 6 0 0 } } { "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ELEC373/Assigment_2/Bcd7seg_0/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1613175863979 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex4\[4\] " "Pin hex4\[4\] not assigned to an exact location on the device" {  } { { "d:/elec373/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/elec373/quartus/bin64/pin_planner.ppl" { hex4[4] } } } { "Bcd7seg_0.v" "" { Text "D:/ELEC373/Assigment_2/Bcd7seg_0/Bcd7seg_0.v" 6 0 0 } } { "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ELEC373/Assigment_2/Bcd7seg_0/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1613175863979 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex4\[5\] " "Pin hex4\[5\] not assigned to an exact location on the device" {  } { { "d:/elec373/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/elec373/quartus/bin64/pin_planner.ppl" { hex4[5] } } } { "Bcd7seg_0.v" "" { Text "D:/ELEC373/Assigment_2/Bcd7seg_0/Bcd7seg_0.v" 6 0 0 } } { "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ELEC373/Assigment_2/Bcd7seg_0/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1613175863979 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex4\[6\] " "Pin hex4\[6\] not assigned to an exact location on the device" {  } { { "d:/elec373/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/elec373/quartus/bin64/pin_planner.ppl" { hex4[6] } } } { "Bcd7seg_0.v" "" { Text "D:/ELEC373/Assigment_2/Bcd7seg_0/Bcd7seg_0.v" 6 0 0 } } { "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/elec373/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ELEC373/Assigment_2/Bcd7seg_0/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1613175863979 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1613175863979 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Bcd7seg_0.sdc " "Synopsys Design Constraints File file not found: 'Bcd7seg_0.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1613175864087 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1613175864088 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1613175864088 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1613175864097 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1613175864098 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1613175864099 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1613175864100 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1613175864101 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1613175864102 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1613175864102 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1613175864102 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1613175864102 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1613175864103 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1613175864103 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1613175864103 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1613175864103 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "15 unused 3.3V 4 11 0 " "Number of I/O pins in group: 15 (unused VREF, 3.3V VCCIO, 4 input, 11 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1613175864105 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1613175864105 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1613175864105 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1613175864106 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1613175864106 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1613175864106 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1613175864106 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1613175864106 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1613175864106 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1613175864106 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1613175864106 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1613175864106 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1613175864106 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1613175864115 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1613175865803 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1613175865866 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1613175865874 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1613175866042 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1613175866042 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1613175866097 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y24 X10_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36" {  } { { "loc" "" { Generic "D:/ELEC373/Assigment_2/Bcd7seg_0/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} 0 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1613175866734 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1613175866734 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1613175866829 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1613175866830 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1613175866830 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1613175866830 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.03 " "Total time spent on timing analysis during the Fitter is 0.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1613175866838 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1613175866840 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "11 " "Found 11 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test\[0\] 0 " "Pin \"test\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1613175866841 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test\[1\] 0 " "Pin \"test\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1613175866841 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test\[2\] 0 " "Pin \"test\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1613175866841 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test\[3\] 0 " "Pin \"test\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1613175866841 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex4\[0\] 0 " "Pin \"hex4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1613175866841 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex4\[1\] 0 " "Pin \"hex4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1613175866841 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex4\[2\] 0 " "Pin \"hex4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1613175866841 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex4\[3\] 0 " "Pin \"hex4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1613175866841 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex4\[4\] 0 " "Pin \"hex4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1613175866841 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex4\[5\] 0 " "Pin \"hex4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1613175866841 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex4\[6\] 0 " "Pin \"hex4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1613175866841 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1613175866841 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1613175866909 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1613175866914 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1613175866979 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1613175867235 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1613175867321 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ELEC373/Assigment_2/Bcd7seg_0/output_files/Bcd7seg_0.fit.smsg " "Generated suppressed messages file D:/ELEC373/Assigment_2/Bcd7seg_0/output_files/Bcd7seg_0.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1613175867405 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4915 " "Peak virtual memory: 4915 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1613175867722 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 13 00:24:27 2021 " "Processing ended: Sat Feb 13 00:24:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1613175867722 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1613175867722 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1613175867722 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1613175867722 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1730@lxc.liv.ac.uk " "Can't contact license server \"1730@lxc.liv.ac.uk\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Fitter" 0 -1 1613175878731 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1613175878758 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1613175878760 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 13 00:24:28 2021 " "Processing started: Sat Feb 13 00:24:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1613175878760 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1613175878760 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Bcd7seg_0 -c Bcd7seg_0 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Bcd7seg_0 -c Bcd7seg_0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1613175878760 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1613175880039 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1613175880106 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4565 " "Peak virtual memory: 4565 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1613175880698 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 13 00:24:40 2021 " "Processing ended: Sat Feb 13 00:24:40 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1613175880698 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1613175880698 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1613175880698 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1613175880698 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1613175881285 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1730@lxc.liv.ac.uk " "Can't contact license server \"1730@lxc.liv.ac.uk\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Assembler" 0 -1 1613175891649 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1613175891936 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1613175891937 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 13 00:24:41 2021 " "Processing started: Sat Feb 13 00:24:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1613175891937 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1613175891937 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Bcd7seg_0 -c Bcd7seg_0 " "Command: quartus_sta Bcd7seg_0 -c Bcd7seg_0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1613175891937 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1613175892098 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1613175892207 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1613175892251 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1613175892251 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Bcd7seg_0.sdc " "Synopsys Design Constraints File file not found: 'Bcd7seg_0.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1613175892346 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1613175892346 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1613175892347 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1613175892347 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1613175892348 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1613175892355 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1613175892361 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1613175892362 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1613175892376 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1613175892380 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1613175892385 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1613175892389 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1613175892393 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1613175892399 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1613175892401 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1613175892406 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1613175892406 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1613175892406 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1613175892411 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1613175892420 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1613175892424 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1613175892429 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1613175892437 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1613175892442 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1613175892463 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1613175892463 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4557 " "Peak virtual memory: 4557 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1613175892535 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 13 00:24:52 2021 " "Processing ended: Sat Feb 13 00:24:52 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1613175892535 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1613175892535 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1613175892535 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1613175892535 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1730@lxc.liv.ac.uk " "Can't contact license server \"1730@lxc.liv.ac.uk\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Quartus II" 0 -1 1613175903544 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1613175903571 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1613175903572 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 13 00:24:53 2021 " "Processing started: Sat Feb 13 00:24:53 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1613175903572 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1613175903572 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Bcd7seg_0 -c Bcd7seg_0 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Bcd7seg_0 -c Bcd7seg_0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1613175903572 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Bcd7seg_0.vo D:/ELEC373/Assigment_2/Bcd7seg_0/simulation/modelsim/ simulation " "Generated file Bcd7seg_0.vo in folder \"D:/ELEC373/Assigment_2/Bcd7seg_0/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1613175903860 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4536 " "Peak virtual memory: 4536 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1613175903935 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 13 00:25:03 2021 " "Processing ended: Sat Feb 13 00:25:03 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1613175903935 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1613175903935 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1613175903935 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1613175903935 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 34 s " "Quartus II Full Compilation was successful. 0 errors, 34 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1613175904548 ""}
