<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-exynos › include › mach › regs-usb-phy.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>regs-usb-phy.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (C) 2011 Samsung Electronics Co.Ltd</span>
<span class="cm"> * Author: Joonyoung Shim &lt;jy0922.shim@samsung.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute  it and/or modify it</span>
<span class="cm"> * under  the terms of  the GNU General  Public License as published by the</span>
<span class="cm"> * Free Software Foundation;  either version 2 of the  License, or (at your</span>
<span class="cm"> * option) any later version.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __PLAT_S5P_REGS_USB_PHY_H</span>
<span class="cp">#define __PLAT_S5P_REGS_USB_PHY_H</span>

<span class="cp">#define EXYNOS4_HSOTG_PHYREG(x)		((x) + S3C_VA_USB_HSPHY)</span>

<span class="cp">#define EXYNOS4_PHYPWR			EXYNOS4_HSOTG_PHYREG(0x00)</span>
<span class="cp">#define PHY1_HSIC_NORMAL_MASK		(0xf &lt;&lt; 9)</span>
<span class="cp">#define PHY1_HSIC1_SLEEP		(1 &lt;&lt; 12)</span>
<span class="cp">#define PHY1_HSIC1_FORCE_SUSPEND	(1 &lt;&lt; 11)</span>
<span class="cp">#define PHY1_HSIC0_SLEEP		(1 &lt;&lt; 10)</span>
<span class="cp">#define PHY1_HSIC0_FORCE_SUSPEND	(1 &lt;&lt; 9)</span>

<span class="cp">#define PHY1_STD_NORMAL_MASK		(0x7 &lt;&lt; 6)</span>
<span class="cp">#define PHY1_STD_SLEEP			(1 &lt;&lt; 8)</span>
<span class="cp">#define PHY1_STD_ANALOG_POWERDOWN	(1 &lt;&lt; 7)</span>
<span class="cp">#define PHY1_STD_FORCE_SUSPEND		(1 &lt;&lt; 6)</span>

<span class="cp">#define PHY0_NORMAL_MASK		(0x39 &lt;&lt; 0)</span>
<span class="cp">#define PHY0_SLEEP			(1 &lt;&lt; 5)</span>
<span class="cp">#define PHY0_OTG_DISABLE		(1 &lt;&lt; 4)</span>
<span class="cp">#define PHY0_ANALOG_POWERDOWN		(1 &lt;&lt; 3)</span>
<span class="cp">#define PHY0_FORCE_SUSPEND		(1 &lt;&lt; 0)</span>

<span class="cp">#define EXYNOS4_PHYCLK			EXYNOS4_HSOTG_PHYREG(0x04)</span>
<span class="cp">#define PHY1_COMMON_ON_N		(1 &lt;&lt; 7)</span>
<span class="cp">#define PHY0_COMMON_ON_N		(1 &lt;&lt; 4)</span>
<span class="cp">#define PHY0_ID_PULLUP			(1 &lt;&lt; 2)</span>
<span class="cp">#define CLKSEL_MASK			(0x3 &lt;&lt; 0)</span>
<span class="cp">#define CLKSEL_SHIFT			(0)</span>
<span class="cp">#define CLKSEL_48M			(0x0 &lt;&lt; 0)</span>
<span class="cp">#define CLKSEL_12M			(0x2 &lt;&lt; 0)</span>
<span class="cp">#define CLKSEL_24M			(0x3 &lt;&lt; 0)</span>

<span class="cp">#define EXYNOS4_RSTCON			EXYNOS4_HSOTG_PHYREG(0x08)</span>
<span class="cp">#define HOST_LINK_PORT_SWRST_MASK	(0xf &lt;&lt; 6)</span>
<span class="cp">#define HOST_LINK_PORT2_SWRST		(1 &lt;&lt; 9)</span>
<span class="cp">#define HOST_LINK_PORT1_SWRST		(1 &lt;&lt; 8)</span>
<span class="cp">#define HOST_LINK_PORT0_SWRST		(1 &lt;&lt; 7)</span>
<span class="cp">#define HOST_LINK_ALL_SWRST		(1 &lt;&lt; 6)</span>

<span class="cp">#define PHY1_SWRST_MASK			(0x7 &lt;&lt; 3)</span>
<span class="cp">#define PHY1_HSIC_SWRST			(1 &lt;&lt; 5)</span>
<span class="cp">#define PHY1_STD_SWRST			(1 &lt;&lt; 4)</span>
<span class="cp">#define PHY1_ALL_SWRST			(1 &lt;&lt; 3)</span>

<span class="cp">#define PHY0_SWRST_MASK			(0x7 &lt;&lt; 0)</span>
<span class="cp">#define PHY0_PHYLINK_SWRST		(1 &lt;&lt; 2)</span>
<span class="cp">#define PHY0_HLINK_SWRST		(1 &lt;&lt; 1)</span>
<span class="cp">#define PHY0_SWRST			(1 &lt;&lt; 0)</span>

<span class="cp">#define EXYNOS4_PHY1CON			EXYNOS4_HSOTG_PHYREG(0x34)</span>
<span class="cp">#define FPENABLEN			(1 &lt;&lt; 0)</span>

<span class="cp">#endif </span><span class="cm">/* __PLAT_S5P_REGS_USB_PHY_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
