/dts-v1/;

/include/ "bcm7362.dtsi"

/ {
	compatible = "brcm,bcm97362svmb", "brcm,bcm7362";
	model = "Broadcom BCM97362SVMB";

	memory@0 {
		device_type = "memory";
		reg = <0x00000000 0x10000000>;
	};

	chosen {
		bootargs = "console=ttyS0,115200";
		stdout-path = &uart0;
	};

	timer {
		compatible = "brcm,brcmstb-timer";
		reg = <0x10406680 0x28>;
	};

	rdb {
		upg_irq0_intc: upg_irq0_intc@406600 {
			compatible = "brcm,bcm7120-l2-intc";
			reg = <0x406600 0x8>;

			brcm,int-map-mask = <0x44>;
			brcm,int-fwd-mask = <0x70000>;

			interrupt-controller;
			#interrupt-cells = <1>;

			interrupt-parent = <&periph_intc>;
			interrupts = <56>;
			interrupt-names = "upg_main";
		};

		upg_aon_irq0_intc: upg_aon_irq0_intc@408b80 {
			compatible = "brcm,bcm7120-l2-intc";
			reg = <0x408b80 0x8>;

			brcm,int-map-mask = <0x40>;
			brcm,int-fwd-mask = <0>;
			brcm,irq-can-wake;

			interrupt-controller;
			#interrupt-cells = <1>;

			interrupt-parent = <&periph_intc>;
			interrupts = <57>;
			interrupt-names = "upg_main_aon";
		};

		sdhci0: sdhci@410000 {
			compatible = "brcm,bcm7425-sdhci";
			reg = <0x410000 0x100>;
			interrupt-parent = <&periph_intc>;
			interrupts = <82>;
			status = "disabled";
		};

		spi_l2_intc: spi_l2_intc@411d00 {
			compatible = "brcm,l2-intc";
			reg = <0x411d00 0x30>;
			interrupt-controller;
			#interrupt-cells = <1>;
			interrupt-parent = <&periph_intc>;
			interrupts = <31>;
		};

		qspi: spi@413000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			compatible = "brcm,qspi-brcmstb";
			reg = <0x410920 0x4 0x413200 0x188 0x413000 0x50>;
			reg-names = "cs_reg", "hif_mspi", "bspi";
			interrupts = <0x6 0x5 0x4 0x3 0x2 0x1 0x0>;
			interrupt-parent = <&spi_l2_intc>;
			interrupt-names = "mspi_halted",
				"mspi_done",
				"spi_lr_overread",
				"spi_lr_session_done",
				"spi_lr_impatient",
				"spi_lr_session_aborted",
				"spi_lr_fullness_reached";
			status = "disabled";
		};

		hif_l2_intc: hif_l2_intc@411000 {
			compatible = "brcm,l2-intc";
			reg = <0x411000 0x30>;
			interrupt-controller;
			#interrupt-cells = <1>;
			interrupt-parent = <&periph_intc>;
			interrupts = <30>;
		};

		nand0: nand@412800 {
			compatible = "brcm,brcmnand-v5.0", "brcm,brcmnand";
			#address-cells = <1>;
			#size-cells = <0>;
			reg-names = "nand";
			reg = <0x412800 0x400>;
			interrupt-parent = <&hif_l2_intc>;
			interrupt-names = "nand_ctlrdy";
			interrupts = <24>;
			status = "disabled";
		};
	};
};

&uart0 {
	status = "okay";
};

&uart1 {
	status = "okay";
};

&uart2 {
	status = "okay";
};

&enet0 {
	status = "okay";
};

&ehci0 {
	status = "okay";
};

&ohci0 {
	status = "okay";
};

&sata {
	status = "okay";
};

&sata_phy {
	status = "okay";
};

&sdhci0 {
	status = "okay";
};

&qspi {
	status = "okay";

	m25p80@0 {
		#size-cells = <0x2>;
		#address-cells = <0x2>;
		compatible = "m25p80";
		reg = <0>;
		spi-max-frequency = <0x2625a00>;
		spi-cpol;
		spi-cpha;
		use-bspi;
		m25p,fast-read;

		flash0.cfe@0 {
			label = "cfe";
			reg = <0x0 0x0 0x0 0xa0000>;
		};

		flash0.nvram@a0000 {
			label = "nvram";
			reg = <0x0 0xa0000 0x0 0x10000>;
		};

		flash0.mac@b0000 {
			label = "mac";
			reg = <0x0 0xb0000 0x0 0x10000>;
		};
	};
};

&nand0 {
	status = "okay";

	nandcs@2 {
		compatible = "brcm,nandcs";
		reg = <2>;
		nand-ecc-step-size = <512>;
		nand-ecc-strength = <4>;
		nand-on-flash-bbt;

		#size-cells = <0x2>;
		#address-cells = <0x2>;

		flash1.kernel@0 {
			label = "kernel";
			reg = <0x0 0x0 0x0 0x800000>;
		};

		flash1.splash@800000 {
			label = "splash";
			reg = <0x0 0x800000 0x0 0x400000>;
		};

		flash1.rootfs@c00000 {
			label = "rootfs";
			reg = <0x0 0xc00000 0x0 0x1f200000>;
		};
	};
};
