# FPGA Image Enhance

### Directories:
+ rtl: RTL Logic
+ tb : Testbench
+ sim: Modelsim and verification files


