# End time: 20:11:46 on Mar 17,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# vsim -modelsimini /home/borg/Desktop/projet1/Z01.1-Hersheys/vunit_out/modelsim/modelsim.ini -wlf /home/borg/Desktop/projet1/Z01.1-Hersheys/vunit_out/test_output/lib.tb_sevenseg.all_410e10e5c811874a9d020109a6e0663fad4fe03d/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_sevenseg(tb) -L vunit_lib -L lib -g/tb_sevenseg/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/borg/Desktop/projet1/Z01.1-Hersheys/vunit_out/test_output/lib.tb_sevenseg.all_410e10e5c811874a9d020109a6e0663fad4fe03d/,tb path : /home/borg/Desktop/projet1/Z01.1-Hersheys/Projetos/B-LogicaCombinacional/testes/,use_color : true" 
# Start time: 20:11:46 on Mar 17,2022
# ** Warning: Design size of 21379 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# Break in Subprogram stop at /home/borg/.local/lib/python3.8/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# Stopped at /home/borg/.local/lib/python3.8/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
