
****** PlanAhead v13.2
  **** Build 131561 by hdbuild on Thu Jun 16 17:01:57 PDT 2011
    ** Copyright 1986-1999, 2001-2011 Xilinx, Inc. All Rights Reserved.

INFO: [Common-78] Attempting to get a license: PlanAhead
INFO: [Common-82] Got a license: PlanAhead
INFO: [Common-86] Your PlanAhead license expires in -457 day(s)
INFO: [ArchReader-0] Loading parts and site information from D:\XilinX\13.2\ISE_DS\PlanAhead\parts\arch.xml
Parsing RTL primitives file [D:\XilinX\13.2\ISE_DS\PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml]
Finished parsing RTL primitives file [D:\XilinX\13.2\ISE_DS\PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml]
start_gui
starting gui ...
source C:/Users/chinna/Desktop/Watermarking/complete_final_serpent/pa.fromNcd.tcl
# create_project -name complete_final_serpent -dir "C:/Users/chinna/Desktop/Watermarking/complete_final_serpent/planAhead_run_1" -part xc6vlx75tlff784-1L
Parsing template File [D:\XilinX\13.2\ISE_DS\ISE\data\projnav\templates\verilog.xml].
Finished parsing template File [D:\XilinX\13.2\ISE_DS\ISE\data\projnav\templates\verilog.xml].
Parsing template File [D:\XilinX\13.2\ISE_DS\ISE\data\projnav\templates\vhdl.xml].
Finished parsing template File [D:\XilinX\13.2\ISE_DS\ISE\data\projnav\templates\vhdl.xml].
Parsing template File [D:\XilinX\13.2\ISE_DS\ISE\data\projnav\templates\ucf.xml].
Finished parsing template File [D:\XilinX\13.2\ISE_DS\ISE\data\projnav\templates\ucf.xml].
create_project: Time (s): 9.342w.  Memory (MB): 364.195p 20.012g
# set srcset [get_property srcset [current_run -impl]]
# set_property design_mode GateLvl $srcset
# set_property edif_top_file "C:/Users/chinna/Desktop/Watermarking/complete_final_serpent/IP_watermarking_serpent.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/chinna/Desktop/Watermarking/complete_final_serpent} {../complete_final_periodic/ipcore_dir} }
# add_files "../complete_final_periodic/ipcore_dir/multiplier.ncf" -fileset [get_property constrset [current_run]]
# set_param project.paUcfFile  "IP_watermarking_serpent.ucf"
# add_files "IP_watermarking_serpent.ucf" -fileset [get_property constrset [current_run]]
# open_netlist_design
INFO: Design is defaulting to active srcset 'sources_1'
INFO: Design is defaulting to active constrset 'constrs_1'
INFO: Design is defaulting to constrset part: xc6vlx75tlff784-1L
Release 13.2 - ngc2edif O.61xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Release 13.2 - ngc2edif O.61xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design IP_watermarking_serpent.ngc ...
WARNING:NetListWriters:298 - No output is written to
   IP_watermarking_serpent.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus crypto_RIJNDAEL/ALG/_n0384<61 : 0> on
   block IP_watermarking_serpent is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus crypto_RIJNDAEL/KEYSCH/_n0983<62 : 0> on
   block IP_watermarking_serpent is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus crypto_RIJNDAEL/KEYSCH/_n0974<63 : 3> on
   block IP_watermarking_serpent is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   crypto_RIJNDAEL/KEYSCH/GEN_NEXT_KEYS/w[-1][0]_GND_46_o_xor_73_OUT<31 : 0> on
   block IP_watermarking_serpent is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   crypto_RIJNDAEL/KEYSCH/GEN_NEXT_KEYS/w[-1][0]_GND_46_o_xor_91_OUT<29 : 2> on
   block IP_watermarking_serpent is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   crypto_RIJNDAEL/KEYSCH/GEN_NEXT_KEYS/w[-1][0]_GND_46_o_xor_85_OUT<18 : 2> on
   block IP_watermarking_serpent is not reconstructed, because there are some
   missing bus signals.
  finished :Prep
Writing EDIF netlist file IP_watermarking_serpent.edif ...
ngc2edif: Total memory usage is 61620 kilobytes

Parsing EDIF File [.\.Xil-PlanAhead-1568-chinna-PC\ngc2edif\IP_watermarking_serpent.edif]
Finished Parsing EDIF File [.\.Xil-PlanAhead-1568-chinna-PC\ngc2edif\IP_watermarking_serpent.edif]
Release 13.2 - ngc2edif O.61xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Release 13.2 - ngc2edif O.61xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design multiplier.ngc ...
WARNING:NetListWriters:298 - No output is written to multiplier.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file multiplier.edif ...
ngc2edif: Total memory usage is 53812 kilobytes

Reading core file 'C:\Users\chinna\Desktop\Watermarking\complete_final_periodic\ipcore_dir\multiplier.ngc' for (cell view 'multiplier', library 'IP_watermarking_serpent_lib', file 'IP_watermarking_serpent.ngc')
Parsing EDIF File [.\.Xil-PlanAhead-1568-chinna-PC\ngc2edif\multiplier.edif]
Finished Parsing EDIF File [.\.Xil-PlanAhead-1568-chinna-PC\ngc2edif\multiplier.edif]
INFO: [Netlist-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist-3] Netlist 'IP_watermarking_serpent' is not ideal for floorplanning, since the cellview 'IP_watermarking_serpent' defined in file 'IP_watermarking_serpent.ngc' contains large number of primitives. Please consider enabling hierarchy in synthesis before floorplan. You can enable hierarchy in XST by setting '-keep_hierarchy=yes' or '-netlist_hierarchy=rebuilt' flags.
INFO: [ArchReader-7] Loading clock regions from D:\XilinX\13.2\ISE_DS\PlanAhead\parts/xilinx/virtex6/virtex6l/xc6vlx75tl/ClockRegion.xml
INFO: [ArchReader-8] Loading clock buffers from D:\XilinX\13.2\ISE_DS\PlanAhead\parts/xilinx/virtex6/virtex6l/xc6vlx75tl/ClockBuffers.xml
INFO: [ArchReader-9] Loading clock placement rules from D:\XilinX\13.2\ISE_DS\PlanAhead\parts\xilinx\virtex6\ClockPlacerRules.xml
INFO: [ArchReader-10] Loading clock capable ios from D:\XilinX\13.2\ISE_DS\PlanAhead\parts\xilinx\virtex6\ClockCapableIOBs.xml
INFO: [ArchReader-13] Loading package pin functions from D:\XilinX\13.2\ISE_DS\PlanAhead\parts\xilinx\virtex6/PinFunctions.xml...
INFO: [ArchReader-3] Loading package from D:\XilinX\13.2\ISE_DS\PlanAhead\parts/xilinx/virtex6/virtex6l/xc6vlx75tl/ff784/Package.xml
INFO: [ArchReader-4] Loading io standards from D:\XilinX\13.2\ISE_DS\PlanAhead\./parts/xilinx/virtex6/IOStandards.xml
INFO: [ArchReader-12] Loading device configuration modes from 
INFO: [GDRC-0] Loading list of drcs for the architecture : D:\XilinX\13.2\ISE_DS\PlanAhead\./parts/xilinx/virtex6/drc.xml
Parsing UCF File [C:\Users\chinna\Desktop\Watermarking\complete_final_periodic\ipcore_dir\multiplier.ncf]
Finished Parsing UCF File [C:\Users\chinna\Desktop\Watermarking\complete_final_periodic\ipcore_dir\multiplier.ncf]
Parsing UCF File [C:\Users\chinna\Desktop\Watermarking\complete_final_serpent\IP_watermarking_serpent.ucf]
Finished Parsing UCF File [C:\Users\chinna\Desktop\Watermarking\complete_final_serpent\IP_watermarking_serpent.ucf]
INFO: [Project-5] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGP => BUFGP (IBUFG, BUFG): 1 instances

open_netlist_design: Time (s): 40.237w.  Memory (MB): 497.145p 123.695g
# read_xdl -file "C:/Users/chinna/Desktop/Watermarking/complete_final_serpent/IP_watermarking_serpent.ncd"
Release 13.2 - xdl O.61xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

WARNING:XDL:213 - The resulting xdl output will not have LUT equation strings or RAM INIT strings.
Loading device for application Rf_Device from file '6vlx75t.nph' in environment D:\XilinX\13.2\ISE_DS\ISE\.
   "IP_watermarking_serpent" is an NCD, version 3.2, device xc6vlx75tl, package ff784, speed -1l
Successfully converted design 'C:\Users\chinna\Desktop\Watermarking\complete_final_serpent\IP_watermarking_serpent.ncd' to 'C:\Users\chinna\Desktop\Watermarking\complete_final_serpent\IP_watermarking_serpent.xdl'.
INFO: [PAR-0] Parsing Placement File : C:/Users/chinna/Desktop/Watermarking/complete_final_serpent/IP_watermarking_serpent.ncd
INFO: [PAR-1] Finished Parsing Placement File : C:/Users/chinna/Desktop/Watermarking/complete_final_serpent/IP_watermarking_serpent.ncd
INFO: [PAR-2] Placed 9819 instances
read_xdl: Time (s): 41.402w.  Memory (MB): 500.441p 3.078g
# if {[catch {read_twx -name results_1 -file "C:/Users/chinna/Desktop/Watermarking/complete_final_serpent/IP_watermarking_serpent.twx"} eInfo]} {
#    puts "WARNING: there was a problem importing \"C:/Users/chinna/Desktop/Watermarking/complete_final_serpent/IP_watermarking_serpent.twx\": $eInfo"
# }
