test_vcfsx_1_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  vcfsx v2, v1, 0
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]

test_vcfsx_2_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  vcfsx v2, v1, 1
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]

test_vcfsx_3_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  vcfsx v2, v1, 2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]

test_vcfsx_4_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  vcfsx v2, v1, 7
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]

test_vcfsx_5_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  vcfsx v2, v1, 0
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [3F800000, 3F800000, 3F800000, 3F800000]

test_vcfsx_6_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  vcfsx v2, v1, 1
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [3F000000, 3F000000, 3F000000, 3F000000]

test_vcfsx_7_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  vcfsx v2, v1, 2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [3E800000, 3E800000, 3E800000, 3E800000]

test_vcfsx_8_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  vcfsx v2, v1, 7
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [3C000000, 3C000000, 3C000000, 3C000000]

test_vcfsx_9_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vcfsx v2, v1, 0
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [477FFF00, C7800000, 00000000, C7800000]

test_vcfsx_10_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vcfsx v2, v1, 1
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [46FFFF00, C7000000, 00000000, C7000000]

test_vcfsx_11_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vcfsx v2, v1, 2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [467FFF00, C6800000, 00000000, C6800000]

test_vcfsx_12_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vcfsx v2, v1, 7
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [43FFFF00, C4000000, 00000000, C4000000]

test_vcfsx_13_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vcfsx v2, v1, 0
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [47810180, 4C80A0C1, 4D0090A1, 4D40D0E1]

test_vcfsx_14_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vcfsx v2, v1, 1
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [47010180, 4C00A0C1, 4C8090A1, 4CC0D0E1]

test_vcfsx_15_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vcfsx v2, v1, 2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [46810180, 4B80A0C1, 4C0090A1, 4C40D0E1]

test_vcfsx_16_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vcfsx v2, v1, 7
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [44010180, 4900A0C1, 498090A1, 49C0D0E1]

test_vcfsx_17_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  vcfsx v2, v1, 0
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [495000D0, 495000D0, 495000D0, 495000D0]

test_vcfsx_18_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  vcfsx v2, v1, 1
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [48D000D0, 48D000D0, 48D000D0, 48D000D0]

test_vcfsx_19_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  vcfsx v2, v1, 2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [485000D0, 485000D0, 485000D0, 485000D0]

test_vcfsx_20_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  vcfsx v2, v1, 7
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [45D000D0, 45D000D0, 45D000D0, 45D000D0]

test_vcfsx_21_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vcfsx v2, v1, 0
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [49891198, 4E88AACD, CEEECCAB, CE4C8844]

test_vcfsx_22_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vcfsx v2, v1, 1
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [49091198, 4E08AACD, CE6ECCAB, CDCC8844]

test_vcfsx_23_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vcfsx v2, v1, 2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [48891198, 4D88AACD, CDEECCAB, CD4C8844]

test_vcfsx_24_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vcfsx v2, v1, 7
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [46091198, 4B08AACD, CB6ECCAB, CACC8844]

test_vcfsx_25_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vcfsx v2, v1, 0
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [4B7FFF00, 477F0000, CB7FFF01, C77F0100]

test_vcfsx_26_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vcfsx v2, v1, 1
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [4AFFFF00, 46FF0000, CAFFFF01, C6FF0100]

test_vcfsx_27_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vcfsx v2, v1, 2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [4A7FFF00, 467F0000, CA7FFF01, C67F0100]

test_vcfsx_28_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vcfsx v2, v1, 7
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [47FFFF00, 43FF0000, C7FFFF01, C3FF0100]

test_vcfsx_29_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  vcfsx v2, v1, 0
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [4C808080, 4C808080, 4C808080, 4C808080]

test_vcfsx_30_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  vcfsx v2, v1, 1
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [4C008080, 4C008080, 4C008080, 4C008080]

test_vcfsx_31_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  vcfsx v2, v1, 2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [4B808080, 4B808080, 4B808080, 4B808080]

test_vcfsx_32_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  vcfsx v2, v1, 7
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [49008080, 49008080, 49008080, 49008080]

test_vcfsx_33_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  vcfsx v2, v1, 0
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [4CE0E0E1, 4CE0E0E1, 4CE0E0E1, 4CE0E0E1]

test_vcfsx_34_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  vcfsx v2, v1, 1
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [4C60E0E1, 4C60E0E1, 4C60E0E1, 4C60E0E1]

test_vcfsx_35_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  vcfsx v2, v1, 2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [4BE0E0E1, 4BE0E0E1, 4BE0E0E1, 4BE0E0E1]

test_vcfsx_36_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  vcfsx v2, v1, 7
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [4960E0E1, 4960E0E1, 4960E0E1, 4960E0E1]

test_vcfsx_37_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  vcfsx v2, v1, 0
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [4D008080, 4D008080, 4D008080, 4D008080]

test_vcfsx_38_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  vcfsx v2, v1, 1
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [4C808080, 4C808080, 4C808080, 4C808080]

test_vcfsx_39_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  vcfsx v2, v1, 2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [4C008080, 4C008080, 4C008080, 4C008080]

test_vcfsx_40_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  vcfsx v2, v1, 7
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [49808080, 49808080, 49808080, 49808080]

test_vcfsx_41_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  vcfsx v2, v1, 0
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [4D909091, 4D909091, 4D909091, 4D909091]

test_vcfsx_42_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  vcfsx v2, v1, 1
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [4D109091, 4D109091, 4D109091, 4D109091]

test_vcfsx_43_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  vcfsx v2, v1, 2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [4C909091, 4C909091, 4C909091, 4C909091]

test_vcfsx_44_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  vcfsx v2, v1, 7
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [4A109091, 4A109091, 4A109091, 4A109091]

test_vcfsx_45_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  vcfsx v2, v1, 0
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [4D91A2B4, CEF1357A, 4D89119A, 4EAACCEF]

test_vcfsx_46_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  vcfsx v2, v1, 1
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [4D11A2B4, CE71357A, 4D09119A, 4E2ACCEF]

test_vcfsx_47_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  vcfsx v2, v1, 2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [4C91A2B4, CDF1357A, 4C89119A, 4DAACCEF]

test_vcfsx_48_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  vcfsx v2, v1, 7
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [4A11A2B4, CB71357A, 4A09119A, 4B2ACCEF]

test_vcfsx_49_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vcfsx v2, v1, 0
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [4E7E0000, 4E7F0000, 4E7E3333, 4E7FCCCD]

test_vcfsx_50_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vcfsx v2, v1, 1
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [4DFE0000, 4DFF0000, 4DFE3333, 4DFFCCCD]

test_vcfsx_51_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vcfsx v2, v1, 2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [4D7E0000, 4D7F0000, 4D7E3333, 4D7FCCCD]

test_vcfsx_52_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vcfsx v2, v1, 7
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [4AFE0000, 4AFF0000, 4AFE3333, 4AFFCCCD]

test_vcfsx_53_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  vcfsx v2, v1, 0
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [4E824000, CE7B8000, 4E82E000, CE7A4000]

test_vcfsx_54_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  vcfsx v2, v1, 1
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [4E024000, CDFB8000, 4E02E000, CDFA4000]

test_vcfsx_55_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  vcfsx v2, v1, 2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [4D824000, CD7B8000, 4D82E000, CD7A4000]

test_vcfsx_56_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  vcfsx v2, v1, 7
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [4B024000, CAFB8000, 4B02E000, CAFA4000]

test_vcfsx_57_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vcfsx v2, v1, 0
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [4EFF0004, 4C80A0C1, 4EFF0014, 4D40D0E1]

test_vcfsx_58_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vcfsx v2, v1, 1
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [4E7F0004, 4C00A0C1, 4E7F0014, 4CC0D0E1]

test_vcfsx_59_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vcfsx v2, v1, 2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [4DFF0004, 4B80A0C1, 4DFF0014, 4C40D0E1]

test_vcfsx_60_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vcfsx v2, v1, 7
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [4B7F0004, 4900A0C1, 4B7F0014, 49C0D0E1]

test_vcfsx_61_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vcfsx v2, v1, 0
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [CEFFEFE0, CEFEE200, 4F000000, CEE00000]

test_vcfsx_62_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vcfsx v2, v1, 1
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [CE7FEFE0, CE7EE200, 4E800000, CE600000]

test_vcfsx_63_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vcfsx v2, v1, 2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [CDFFEFE0, CDFEE200, 4E000000, CDE00000]

test_vcfsx_64_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vcfsx v2, v1, 7
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [CB7FEFE0, CB7EE200, 4B800000, CB600000]

test_vcfsx_65_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vcfsx v2, v1, 0
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [CE810000, CE808000, CE80E666, CE80199A]

test_vcfsx_66_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vcfsx v2, v1, 1
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [CE010000, CE008000, CE00E666, CE00199A]

test_vcfsx_67_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vcfsx v2, v1, 2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [CD810000, CD808000, CD80E666, CD80199A]

test_vcfsx_68_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vcfsx v2, v1, 7
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [CB010000, CB008000, CB00E666, CB00199A]

test_vcfsx_69_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  vcfsx v2, v1, 0
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [CE7B8000, 4E834000, CE798000, 4E83E000]

test_vcfsx_70_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  vcfsx v2, v1, 1
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [CDFB8000, 4E034000, CDF98000, 4E03E000]

test_vcfsx_71_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  vcfsx v2, v1, 2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [CD7B8000, 4D834000, CD798000, 4D83E000]

test_vcfsx_72_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  vcfsx v2, v1, 7
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [CAFB8000, 4B034000, CAF98000, 4B03E000]

test_vcfsx_73_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vcfsx v2, v1, 0
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [CE48C8C9, CE48C8C9, CE48C8C9, 4C802040]

test_vcfsx_74_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vcfsx v2, v1, 1
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [CDC8C8C9, CDC8C8C9, CDC8C8C9, 4C002040]

test_vcfsx_75_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vcfsx v2, v1, 2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [CD48C8C9, CD48C8C9, CD48C8C9, 4B802040]

test_vcfsx_76_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vcfsx v2, v1, 7
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [CAC8C8C9, CAC8C8C9, CAC8C8C9, 49002040]

test_vcfsx_77_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vcfsx v2, v1, 0
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [CCE0C0A1, CC408040, 47810180, 4C80A0C1]

test_vcfsx_78_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vcfsx v2, v1, 1
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [CC60C0A1, CBC08040, 47010180, 4C00A0C1]

test_vcfsx_79_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vcfsx v2, v1, 2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [CBE0C0A1, CB408040, 46810180, 4B80A0C1]

test_vcfsx_80_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vcfsx v2, v1, 7
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [C960C0A1, C8C08040, 44010180, 4900A0C1]

test_vcfsx_81_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vcfsx v2, v1, 0
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [CB808081, CB808081, CB808081, CB808081]

test_vcfsx_82_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vcfsx v2, v1, 1
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [CB008081, CB008081, CB008081, CB008081]

test_vcfsx_83_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vcfsx v2, v1, 2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [CA808081, CA808081, CA808081, CA808081]

test_vcfsx_84_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vcfsx v2, v1, 7
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [C8008081, C8008081, C8008081, C8008081]

test_vcfsx_85_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vcfsx v2, v1, 0
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [C84000C0, C7800080, 3F800000, 480000C0]

test_vcfsx_86_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vcfsx v2, v1, 1
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [C7C000C0, C7000080, 3F000000, 478000C0]

test_vcfsx_87_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vcfsx v2, v1, 2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [C74000C0, C6800080, 3E800000, 470000C0]

test_vcfsx_88_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vcfsx v2, v1, 7
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [C4C000C0, C4000080, 3C000000, 448000C0]

test_vcfsx_89_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vcfsx v2, v1, 0
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [C8002080, 48002040, C84020C0, 48402080]

test_vcfsx_90_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vcfsx v2, v1, 1
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [C7802080, 47802040, C7C020C0, 47C02080]

test_vcfsx_91_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vcfsx v2, v1, 2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [C7002080, 47002040, C74020C0, 47402080]

test_vcfsx_92_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vcfsx v2, v1, 7
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [C4802080, 44802040, C4C020C0, 44C02080]

test_vcfsx_93_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vcfsx v2, v1, 0
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [C77EFF00, 4EE0E200, BF800000, 00000000]

test_vcfsx_94_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vcfsx v2, v1, 1
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [C6FEFF00, 4E60E200, BF000000, 00000000]

test_vcfsx_95_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vcfsx v2, v1, 2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [C67EFF00, 4DE0E200, BE800000, 00000000]

test_vcfsx_96_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vcfsx v2, v1, 7
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [C3FEFF00, 4B60E200, BC000000, 00000000]

test_vcfsx_97_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vcfsx v2, v1, 0
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [C3000000, 42FE0000, C7804080, 47804000]

test_vcfsx_98_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vcfsx v2, v1, 1
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [C2800000, 427E0000, C7004080, 47004000]

test_vcfsx_99_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vcfsx v2, v1, 2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [C2000000, 41FE0000, C6804080, 46804000]

test_vcfsx_100_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vcfsx v2, v1, 7
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [BF800000, 3F7E0000, C4004080, 44004000]

test_vcfsx_101_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vcfsx v2, v1, 0
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [BF800000, BF800000, BF800000, BF800000]

test_vcfsx_102_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vcfsx v2, v1, 1
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [BF000000, BF000000, BF000000, BF000000]

test_vcfsx_103_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vcfsx v2, v1, 2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [BE800000, BE800000, BE800000, BE800000]

test_vcfsx_104_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vcfsx v2, v1, 7
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [BC000000, BC000000, BC000000, BC000000]

