# Generated 27/03/2025 GMT

# Copyright Â© 2025, Microchip Technology Inc. and its subsidiaries ("Microchip")
# All rights reserved.
# 
# This software is developed by Microchip Technology Inc. and its subsidiaries ("Microchip").
# 
# Redistribution and use in source and binary forms, with or without modification, are
# permitted provided that the following conditions are met:
# 
#     1. Redistributions of source code must retain the above copyright notice, this list of
#        conditions and the following disclaimer.
# 
#     2. Redistributions in binary form must reproduce the above copyright notice, this list
#        of conditions and the following disclaimer in the documentation and/or other
#        materials provided with the distribution. Publication is not required when
#        this file is used in an embedded application.
# 
#     3. Microchip's name may not be used to endorse or promote products derived from this
#        software without specific prior written permission.
# 
# THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
# INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
# PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIRECT,
# INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
# PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
# INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
# LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
# THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

#	PICC.INI
#	This file defines the memory sizes and organization
#	of a PIC10/12/16 device
#
#	All values are in hexadecimal unless otherwise stated.
#
#	Fields used are:
#
#	ARCH=<processor_architecture>
#			PIC12, PIC14 or PIC16, corresponding to baseline,
#			midrange and high end respectively
#	PROCID=<id>
#			Microchip processor identifier. This corresponds
#			to the processor field in Microchip COFF output.
#	ROMSIZE=<size_of_rom>
#			Size of program memory (words) in hex
#	BANKS=<num_banks>
#			Number of data memory banks used (for the
#			midrange, this will always be at least 2)
#	RAMBANK=<range_start>,<range_end>
#			This field may appear multiple times and
#			specifies a RAM bank memory range. e.g. A0,BF
#	COMMON=<range_start>,<range_end>
#			Specifies an area of RAM that is mirrored in all
#			banks, i.e. is accessible regardless of RPn settings.
#	ICD1RAM=<range_start>,<range_end>
#			Specifies an area of RAM that is used by
#			MPLAB-ICD
#	ICD2RAM=<range_start>,<range_end>
#			Specifies an area of RAM that is used by
#			MPLAB-ICD2
#	ICD3RAM=<range_start>,<range_end>
#			Specifies an area of RAM that is used by
#			MPLAB-ICD3 and REAL-ICE
#	ICD1ROM=<range_start>,<range_end>
#			Specifies an area of ROM that is used by
#			MPLAB-ICD
#	ICD2ROM=<range_start>,<range_end>
#			Specifies an area of ROM that is used by
#			MPLAB-ICD2
#	ICD3ROM=<range_start>,<range_end>
#			Specifies an area of ROM that is used by
#			MPLAB-ICD3 and REAL-ICE
#	DATABANK=<bank>
#			Identifies which bank the EEDATA/PMDATA register is found.
#			Used for library selection.
#
#	FLASHTYPE=<string>
#			Indicates if and how this midrange processor is capable of reading
#			and how a device can write to its own program memory.
#			READ - Read only
#			READWRITE_1 - Writes one word at a time, erasure is automatic
#			READWRITE_A - Writes done in blocks of words, block erasure automatic
#			READWRITE_B - Writes done in blocks, erasure is separate step
#
#	FLASH_READ=<size>
#			The number of words read in a flash-read operation. Default is zero.
#
#	FLASH_WRITE=<size>
#			The number of words in flash writing block. Default is zero.
#
#	FLASH_ERASE=<size>
#			The number of words in a flash-erase block. Default is FLASH_WRITE size.
#
#	EEPROM=<range_start-range_end>
#			Identifies the range (bytes) of EEPROM available to this device
#
#	FLASHDATA=<range_start-range_end>
#			Defines the range of flash memory used to access EEPROM data
#
#	OSCCAL=<address>
#			The address where the OSCCAL sfr is located.
#
#	OSCCON=<address>
#			The address where the OSCCON sfr is located.
#
#	OSCHOW=<string>
#			How does the device calibrate its oscillator?
#			RETLW - The device's oscillator calibration constant is stored at the top
#			of program memory in a RETLW instruction, the compiler can assign this
#			to the OSCCAL sfr which is located at OSCCAL.
#			CALWORD - The device stores the oscillator constant in a calibration
#			word located in flash program memory.  The word is read from program
#			memory and assigned to OSCCAL.  The compiler does not perform this
#			operation.  It must be done by the user's program.
#
#	CONFIG=<range_start-range_end>
#			Define a new address range for the configuration register region if
#			the address range differs from the traditional range for its
#			architecture type.
#
#	IDLOC=<range_start-range_end>
#			Define a new address range for the user ID location region if
#			the address range differs from the traditional range for its
#			architecture type.
#
#	STACKDEPTH=<limit>
#			This is used set the maximum stack level depth for a processor. If not specified,
#			the default setting will be 2 for baseline PICs, 8 for midrange PICs and 16 for
#			high-end PICs and enhanced mid-range PICs.
#
#	VOLSFRS=<range_start>-<range_end>,...
#			Instructions generated by the compiler that access SFRs in the given memory
#			ranges will won't be optimized by the assembly optimizer
#
#	BANKSIZE=<size>
#			Maximum number of bytes in a RAM bank.
#
#	PAGESIZE=<size>
#			Maximum number of words in a program memory page.
#
#	LINEARBASE=<addr>
#			Base address of the virtual linear data memory, exclusive to enhanced mid-range devices.
#
#   PCBITS=<number of bits>
#           How many implemented bits are there in the PC?
#
#   EEADRBITS=<number of bits>
#           How many bits are available to address data EEPROM, if any.
#
#   BANKSELBITS=<number of bits>
#           Number of bits available for bank-selection.
#
#   EEPROMINT=<EEREG_INT|NVMREG_INT>
#   		Which register interface is used to access the device's EEPROM, if any.
#
#	SFR=<name>,<address>,<bit-width>
#			Describes a SFR of the device.  The address is in hexadecimal, and the bit-width decimal.
#			SFRs are sorted in order of address, and then by bit-width in descending order.  If an SFR duplicates
#			an address, then that SFR is an alias of the first with that address.  An SFR that has a bit-width
#			greater than the next, but the next also shares the same address, then that SFR is a joined SFR
#			of those that follow, but limited by its bit-width.
#
#	SFRFLD=<name>,<address>,<bit-position>,<bit-width>
#			Describes a SFR bit-field of the device.  The address is in hexadecimal, and the bit-width and
#			bit-position are decimal. SFRFLDs are sorted in order of address.
#
#	CONFIGPROG=<num_regs>,<delta>,<alignment>
#	IDLOCPROG=<num_regs>,<delta>,<alignment>
#			These describe the programming characteristics of configuration and user id memory.
#			Where,
#			<num_regs> = the number of registers (equivalent to a CWORD in CFGDATA files) per programming unit.
#			<delta> = the address delta between contiguous registers, i.e. the addresses of a CWORD.
#			<alignment> = the address alignment of programming units, where the address is that of the first CWORD
#							in the programming unit.
#

[12LF1572]
ARCH=PIC14E
BANKS=20
BANKSELBITS=0x5
BANKSIZE=0x80
COMMON=70-7F,F0-FF,170-17F,1F0-1FF,270-27F,2F0-2FF,370-37F,3F0-3FF,470-47F,4F0-4FF,570-57F,5F0-5FF,670-67F,6F0-6FF,770-77F,7F0-7FF,870-87F,8F0-8FF,970-97F,9F0-9FF,A70-A7F,AF0-AFF,B70-B7F,BF0-BFF,C70-C7F,CF0-CFF,D70-D7F,DF0-DFF,E70-E7F,EF0-EFF,F70-F7F,FF0-FFF
CONFIG=8007-8008
CONFIGPROG=1,1,1
DATABANK=3
FLASHTYPE=READWRITE_A
FLASH_ERASE=10
FLASH_READ=1
FLASH_WRITE=10
IDLOC=8000-8003
IDLOCPROG=1,1,1
LINEARBASE=0x2000
MAKE=MICROCHIP
OSCCON=99
PAGESIZE=0x800
PCBITS=0xF
PROCID=A572
RAMBANK=20-7F,A0-EF,120-16F
ROMSIZE=800
SFR=INDF0,0,8
SFR=INDF1,1,8
SFR=PCL,2,8
SFR=STATUS,3,8
SFR=FSR0,4,16
SFR=FSR0L,4,8
SFR=FSR0H,5,8
SFR=FSR1,6,16
SFR=FSR1L,6,8
SFR=FSR1H,7,8
SFR=BSR,8,8
SFR=WREG,9,8
SFR=PCLATH,A,8
SFR=INTCON,B,8
SFR=PORTA,C,8
SFR=PIR1,11,8
SFR=PIR2,12,8
SFR=PIR3,13,8
SFR=TMR0,15,8
SFR=TMR1,16,16
SFR=TMR1L,16,8
SFR=TMR1H,17,8
SFR=T1CON,18,8
SFR=T1GCON,19,8
SFR=TMR2,1A,8
SFR=PR2,1B,8
SFR=T2CON,1C,8
SFR=TRISA,8C,8
SFR=PIE1,91,8
SFR=PIE2,92,8
SFR=PIE3,93,8
SFR=OPTION_REG,95,8
SFR=PCON,96,8
SFR=WDTCON,97,8
SFR=OSCTUNE,98,8
SFR=OSCCON,99,8
SFR=OSCSTAT,9A,8
SFR=ADRES,9B,16
SFR=ADRESL,9B,8
SFR=ADRESH,9C,8
SFR=ADCON0,9D,8
SFR=ADCON1,9E,8
SFR=ADCON2,9F,8
SFR=LATA,10C,8
SFR=CM1CON0,111,8
SFR=CM1CON1,112,8
SFR=CMOUT,115,8
SFR=BORCON,116,8
SFR=FVRCON,117,8
SFR=DACCON0,118,8
SFR=DACCON1,119,8
SFR=APFCON,11D,8
SFR=APFCON0,11D,8
SFR=ANSELA,18C,8
SFR=PMADR,191,16
SFR=PMADRL,191,8
SFR=PMADRH,192,8
SFR=PMDAT,193,16
SFR=PMDATL,193,8
SFR=PMDATH,194,8
SFR=PMCON1,195,8
SFR=PMCON2,196,8
SFR=RCREG,199,8
SFR=TXREG,19A,8
SFR=SPBRG,19B,16
SFR=SPBRGL,19B,8
SFR=SPBRGH,19C,8
SFR=RCSTA,19D,8
SFR=TXSTA,19E,8
SFR=BAUDCON,19F,8
SFR=WPUA,20C,8
SFR=ODCONA,28C,8
SFR=SLRCONA,30C,8
SFR=INLVLA,38C,8
SFR=IOCAP,391,8
SFR=IOCAN,392,8
SFR=IOCAF,393,8
SFR=CWG1DBR,691,8
SFR=CWG1DBF,692,8
SFR=CWG1CON0,693,8
SFR=CWG1CON1,694,8
SFR=CWG1CON2,695,8
SFR=PWMEN,D8E,8
SFR=PWMLD,D8F,8
SFR=PWMOUT,D90,8
SFR=PWM1PH,D91,16
SFR=PWM1PHL,D91,8
SFR=PWM1PHH,D92,8
SFR=PWM1DC,D93,16
SFR=PWM1DCL,D93,8
SFR=PWM1DCH,D94,8
SFR=PWM1PR,D95,16
SFR=PWM1PRL,D95,8
SFR=PWM1PRH,D96,8
SFR=PWM1OF,D97,16
SFR=PWM1OFL,D97,8
SFR=PWM1OFH,D98,8
SFR=PWM1TMR,D99,16
SFR=PWM1TMRL,D99,8
SFR=PWM1TMRH,D9A,8
SFR=PWM1CON,D9B,8
SFR=PWM1INTE,D9C,8
SFR=PWM1INTCON,D9C,8
SFR=PWM1INTF,D9D,8
SFR=PWM1INTFLG,D9D,8
SFR=PWM1CLKCON,D9E,8
SFR=PWM1LDCON,D9F,8
SFR=PWM1OFCON,DA0,8
SFR=PWM2PH,DA1,16
SFR=PWM2PHL,DA1,8
SFR=PWM2PHH,DA2,8
SFR=PWM2DC,DA3,16
SFR=PWM2DCL,DA3,8
SFR=PWM2DCH,DA4,8
SFR=PWM2PR,DA5,16
SFR=PWM2PRL,DA5,8
SFR=PWM2PRH,DA6,8
SFR=PWM2OF,DA7,16
SFR=PWM2OFL,DA7,8
SFR=PWM2OFH,DA8,8
SFR=PWM2TMR,DA9,16
SFR=PWM2TMRL,DA9,8
SFR=PWM2TMRH,DAA,8
SFR=PWM2CON,DAB,8
SFR=PWM2INTE,DAC,8
SFR=PWM2INTCON,DAC,8
SFR=PWM2INTF,DAD,8
SFR=PWM2INTFLG,DAD,8
SFR=PWM2CLKCON,DAE,8
SFR=PWM2LDCON,DAF,8
SFR=PWM2OFCON,DB0,8
SFR=PWM3PH,DB1,16
SFR=PWM3PHL,DB1,8
SFR=PWM3PHH,DB2,8
SFR=PWM3DC,DB3,16
SFR=PWM3DCL,DB3,8
SFR=PWM3DCH,DB4,8
SFR=PWM3PR,DB5,16
SFR=PWM3PRL,DB5,8
SFR=PWM3PRH,DB6,8
SFR=PWM3OF,DB7,16
SFR=PWM3OFL,DB7,8
SFR=PWM3OFH,DB8,8
SFR=PWM3TMR,DB9,16
SFR=PWM3TMRL,DB9,8
SFR=PWM3TMRH,DBA,8
SFR=PWM3CON,DBB,8
SFR=PWM3INTE,DBC,8
SFR=PWM3INTCON,DBC,8
SFR=PWM3INTF,DBD,8
SFR=PWM3INTFLG,DBD,8
SFR=PWM3CLKCON,DBE,8
SFR=PWM3LDCON,DBF,8
SFR=PWM3OFCON,DC0,8
SFR=STATUS_SHAD,FE4,8
SFR=WREG_SHAD,FE5,8
SFR=BSR_SHAD,FE6,8
SFR=PCLATH_SHAD,FE7,8
SFR=FSR0_SHAD,FE8,16
SFR=FSR0L_SHAD,FE8,8
SFR=FSR0H_SHAD,FE9,8
SFR=FSR1_SHAD,FEA,16
SFR=FSR1L_SHAD,FEA,8
SFR=FSR1H_SHAD,FEB,8
SFR=STKPTR,FED,8
SFR=TOS,FEE,16
SFR=TOSL,FEE,8
SFR=TOSH,FEF,8
SFRFLD=INDF0,0,0,8
SFRFLD=INDF1,1,0,8
SFRFLD=PCL,2,0,8
SFRFLD=C,3,0,1
SFRFLD=DC,3,1,1
SFRFLD=Z,3,2,1
SFRFLD=nPD,3,3,1
SFRFLD=nTO,3,4,1
SFRFLD=CARRY,3,0,1
SFRFLD=ZERO,3,2,1
SFRFLD=FSR0L,4,0,8
SFRFLD=FSR0H,5,0,8
SFRFLD=FSR1L,6,0,8
SFRFLD=FSR1H,7,0,8
SFRFLD=BSR0,8,0,1
SFRFLD=BSR1,8,1,1
SFRFLD=BSR2,8,2,1
SFRFLD=BSR3,8,3,1
SFRFLD=BSR4,8,4,1
SFRFLD=BSR,8,0,5
SFRFLD=WREG0,9,0,8
SFRFLD=PCLATH,A,0,7
SFRFLD=IOCIF,B,0,1
SFRFLD=INTF,B,1,1
SFRFLD=TMR0IF,B,2,1
SFRFLD=IOCIE,B,3,1
SFRFLD=INTE,B,4,1
SFRFLD=TMR0IE,B,5,1
SFRFLD=PEIE,B,6,1
SFRFLD=GIE,B,7,1
SFRFLD=T0IF,B,2,1
SFRFLD=T0IE,B,5,1
SFRFLD=RA0,C,0,1
SFRFLD=RA1,C,1,1
SFRFLD=RA2,C,2,1
SFRFLD=RA3,C,3,1
SFRFLD=RA4,C,4,1
SFRFLD=RA5,C,5,1
SFRFLD=PORTA,C,0,6
SFRFLD=TMR1IF,11,0,1
SFRFLD=TMR2IF,11,1,1
SFRFLD=TXIF,11,4,1
SFRFLD=RCIF,11,5,1
SFRFLD=ADIF,11,6,1
SFRFLD=TMR1GIF,11,7,1
SFRFLD=C1IF,12,5,1
SFRFLD=PWM1IF,13,4,1
SFRFLD=PWM2IF,13,5,1
SFRFLD=PWM3IF,13,6,1
SFRFLD=TMR0,15,0,8
SFRFLD=TMR1,16,0,16
SFRFLD=TMR1L,16,0,8
SFRFLD=TMR1H,17,0,8
SFRFLD=TMR1ON,18,0,1
SFRFLD=nT1SYNC,18,2,1
SFRFLD=T1CKPS0,18,4,1
SFRFLD=T1CKPS1,18,5,1
SFRFLD=TMR1CS0,18,6,1
SFRFLD=TMR1CS1,18,7,1
SFRFLD=T1CKPS,18,4,2
SFRFLD=TMR1CS,18,6,2
SFRFLD=T1GSS0,19,0,1
SFRFLD=T1GSS1,19,1,1
SFRFLD=T1GVAL,19,2,1
SFRFLD=T1GGO_nDONE,19,3,1
SFRFLD=T1GSPM,19,4,1
SFRFLD=T1GTM,19,5,1
SFRFLD=T1GPOL,19,6,1
SFRFLD=TMR1GE,19,7,1
SFRFLD=T1GSS,19,0,2
SFRFLD=T1GGO,19,3,1
SFRFLD=TMR2,1A,0,8
SFRFLD=PR2,1B,0,8
SFRFLD=T2CKPS0,1C,0,1
SFRFLD=T2CKPS1,1C,1,1
SFRFLD=T2OUTPS0,1C,3,1
SFRFLD=T2OUTPS1,1C,4,1
SFRFLD=T2OUTPS2,1C,5,1
SFRFLD=T2OUTPS3,1C,6,1
SFRFLD=T2CKPS,1C,0,2
SFRFLD=TMR2ON,1C,2,1
SFRFLD=T2OUTPS,1C,3,4
SFRFLD=TRISA0,8C,0,1
SFRFLD=TRISA1,8C,1,1
SFRFLD=TRISA2,8C,2,1
SFRFLD=TRISA3,8C,3,1
SFRFLD=TRISA4,8C,4,1
SFRFLD=TRISA5,8C,5,1
SFRFLD=TRISA,8C,0,6
SFRFLD=TMR1IE,91,0,1
SFRFLD=TMR2IE,91,1,1
SFRFLD=TXIE,91,4,1
SFRFLD=RCIE,91,5,1
SFRFLD=ADIE,91,6,1
SFRFLD=TMR1GIE,91,7,1
SFRFLD=C1IE,92,5,1
SFRFLD=PWM1IE,93,4,1
SFRFLD=PWM2IE,93,5,1
SFRFLD=PWM3IE,93,6,1
SFRFLD=PS0,95,0,1
SFRFLD=PS1,95,1,1
SFRFLD=PS2,95,2,1
SFRFLD=PSA,95,3,1
SFRFLD=TMR0SE,95,4,1
SFRFLD=TMR0CS,95,5,1
SFRFLD=INTEDG,95,6,1
SFRFLD=nWPUEN,95,7,1
SFRFLD=PS,95,0,3
SFRFLD=T0SE,95,4,1
SFRFLD=T0CS,95,5,1
SFRFLD=nBOR,96,0,1
SFRFLD=nPOR,96,1,1
SFRFLD=nRI,96,2,1
SFRFLD=nRMCLR,96,3,1
SFRFLD=nRWDT,96,4,1
SFRFLD=STKUNF,96,6,1
SFRFLD=STKOVF,96,7,1
SFRFLD=SWDTEN,97,0,1
SFRFLD=WDTPS0,97,1,1
SFRFLD=WDTPS1,97,2,1
SFRFLD=WDTPS2,97,3,1
SFRFLD=WDTPS3,97,4,1
SFRFLD=WDTPS4,97,5,1
SFRFLD=WDTPS,97,1,5
SFRFLD=TUN0,98,0,1
SFRFLD=TUN1,98,1,1
SFRFLD=TUN2,98,2,1
SFRFLD=TUN3,98,3,1
SFRFLD=TUN4,98,4,1
SFRFLD=TUN5,98,5,1
SFRFLD=TUN,98,0,6
SFRFLD=SCS0,99,0,1
SFRFLD=SCS1,99,1,1
SFRFLD=IRCF0,99,3,1
SFRFLD=IRCF1,99,4,1
SFRFLD=IRCF2,99,5,1
SFRFLD=IRCF3,99,6,1
SFRFLD=SPLLEN,99,7,1
SFRFLD=SCS,99,0,2
SFRFLD=IRCF,99,3,4
SFRFLD=HFIOFS,9A,0,1
SFRFLD=LFIOFR,9A,1,1
SFRFLD=MFIOFR,9A,2,1
SFRFLD=HFIOFL,9A,3,1
SFRFLD=HFIOFR,9A,4,1
SFRFLD=OSTS,9A,5,1
SFRFLD=PLLR,9A,6,1
SFRFLD=ADRESL,9B,0,8
SFRFLD=ADRESH,9C,0,8
SFRFLD=ADON,9D,0,1
SFRFLD=GO_nDONE,9D,1,1
SFRFLD=CHS0,9D,2,1
SFRFLD=CHS1,9D,3,1
SFRFLD=CHS2,9D,4,1
SFRFLD=CHS3,9D,5,1
SFRFLD=CHS4,9D,6,1
SFRFLD=ADGO,9D,1,1
SFRFLD=CHS,9D,2,5
SFRFLD=GO,9D,1,1
SFRFLD=nDONE,9D,1,1
SFRFLD=ADPREF0,9E,0,1
SFRFLD=ADPREF1,9E,1,1
SFRFLD=ADCS0,9E,4,1
SFRFLD=ADCS1,9E,5,1
SFRFLD=ADCS2,9E,6,1
SFRFLD=ADFM,9E,7,1
SFRFLD=ADPREF,9E,0,2
SFRFLD=ADCS,9E,4,3
SFRFLD=TRIGSEL0,9F,4,1
SFRFLD=TRIGSEL1,9F,5,1
SFRFLD=TRIGSEL2,9F,6,1
SFRFLD=TRIGSEL3,9F,7,1
SFRFLD=TRIGSEL,9F,4,4
SFRFLD=LATA0,10C,0,1
SFRFLD=LATA1,10C,1,1
SFRFLD=LATA2,10C,2,1
SFRFLD=LATA4,10C,4,1
SFRFLD=LATA5,10C,5,1
SFRFLD=LATA,10C,0,6
SFRFLD=C1SYNC,111,0,1
SFRFLD=C1HYS,111,1,1
SFRFLD=C1SP,111,2,1
SFRFLD=C1POL,111,4,1
SFRFLD=C1OE,111,5,1
SFRFLD=C1OUT,111,6,1
SFRFLD=C1ON,111,7,1
SFRFLD=C1NCH0,112,0,1
SFRFLD=C1NCH1,112,1,1
SFRFLD=C1NCH2,112,2,1
SFRFLD=C1PCH0,112,4,1
SFRFLD=C1PCH1,112,5,1
SFRFLD=C1INTN,112,6,1
SFRFLD=C1INTP,112,7,1
SFRFLD=C1NCH,112,0,3
SFRFLD=C1PCH,112,4,2
SFRFLD=MC1OUT,115,0,1
SFRFLD=BORRDY,116,0,1
SFRFLD=BORFS,116,6,1
SFRFLD=SBOREN,116,7,1
SFRFLD=ADFVR0,117,0,1
SFRFLD=ADFVR1,117,1,1
SFRFLD=CDAFVR0,117,2,1
SFRFLD=CDAFVR1,117,3,1
SFRFLD=TSRNG,117,4,1
SFRFLD=TSEN,117,5,1
SFRFLD=FVRRDY,117,6,1
SFRFLD=FVREN,117,7,1
SFRFLD=ADFVR,117,0,2
SFRFLD=CDAFVR,117,2,2
SFRFLD=DACPSS0,118,2,1
SFRFLD=DACPSS1,118,3,1
SFRFLD=DACOE,118,5,1
SFRFLD=DACLPS,118,6,1
SFRFLD=DACEN,118,7,1
SFRFLD=DACPSS,118,2,2
SFRFLD=DACR0,119,0,1
SFRFLD=DACR1,119,1,1
SFRFLD=DACR2,119,2,1
SFRFLD=DACR3,119,3,1
SFRFLD=DACR4,119,4,1
SFRFLD=DACR,119,0,5
SFRFLD=P1SEL,11D,0,1
SFRFLD=P2SEL,11D,1,1
SFRFLD=TXCKSEL,11D,2,1
SFRFLD=T1GSEL,11D,3,1
SFRFLD=CWGBSEL,11D,5,1
SFRFLD=CWGASEL,11D,6,1
SFRFLD=RXDTSEL,11D,7,1
SFRFLD=ANSA0,18C,0,1
SFRFLD=ANSA1,18C,1,1
SFRFLD=ANSA2,18C,2,1
SFRFLD=ANSA4,18C,4,1
SFRFLD=ANSELA,18C,0,5
SFRFLD=PMADRL,191,0,8
SFRFLD=PMADRH,192,0,7
SFRFLD=PMDATL,193,0,8
SFRFLD=PMDATH,194,0,6
SFRFLD=RD,195,0,1
SFRFLD=WR,195,1,1
SFRFLD=WREN,195,2,1
SFRFLD=WRERR,195,3,1
SFRFLD=FREE,195,4,1
SFRFLD=LWLO,195,5,1
SFRFLD=CFGS,195,6,1
SFRFLD=PMCON2,196,0,8
SFRFLD=RCREG,199,0,8
SFRFLD=TXREG,19A,0,8
SFRFLD=SPBRGL,19B,0,8
SFRFLD=SPBRGH,19C,0,8
SFRFLD=RX9D,19D,0,1
SFRFLD=OERR,19D,1,1
SFRFLD=FERR,19D,2,1
SFRFLD=ADDEN,19D,3,1
SFRFLD=CREN,19D,4,1
SFRFLD=SREN,19D,5,1
SFRFLD=RX9,19D,6,1
SFRFLD=SPEN,19D,7,1
SFRFLD=TX9D,19E,0,1
SFRFLD=TRMT,19E,1,1
SFRFLD=BRGH,19E,2,1
SFRFLD=SENDB,19E,3,1
SFRFLD=SYNC,19E,4,1
SFRFLD=TXEN,19E,5,1
SFRFLD=TX9,19E,6,1
SFRFLD=CSRC,19E,7,1
SFRFLD=ABDEN,19F,0,1
SFRFLD=WUE,19F,1,1
SFRFLD=BRG16,19F,3,1
SFRFLD=SCKP,19F,4,1
SFRFLD=RCIDL,19F,6,1
SFRFLD=ABDOVF,19F,7,1
SFRFLD=WPUA0,20C,0,1
SFRFLD=WPUA1,20C,1,1
SFRFLD=WPUA2,20C,2,1
SFRFLD=WPUA3,20C,3,1
SFRFLD=WPUA4,20C,4,1
SFRFLD=WPUA5,20C,5,1
SFRFLD=WPUA,20C,0,6
SFRFLD=ODA0,28C,0,1
SFRFLD=ODA1,28C,1,1
SFRFLD=ODA2,28C,2,1
SFRFLD=ODA4,28C,4,1
SFRFLD=ODA5,28C,5,1
SFRFLD=ODA,28C,0,6
SFRFLD=SLRA0,30C,0,1
SFRFLD=SLRA1,30C,1,1
SFRFLD=SLRA2,30C,2,1
SFRFLD=SLRA4,30C,4,1
SFRFLD=SLRA5,30C,5,1
SFRFLD=SLRA,30C,0,6
SFRFLD=INLVLA0,38C,0,1
SFRFLD=INLVLA1,38C,1,1
SFRFLD=INLVLA2,38C,2,1
SFRFLD=INLVLA3,38C,3,1
SFRFLD=INLVLA4,38C,4,1
SFRFLD=INLVLA5,38C,5,1
SFRFLD=INLVLA,38C,0,6
SFRFLD=IOCAP0,391,0,1
SFRFLD=IOCAP1,391,1,1
SFRFLD=IOCAP2,391,2,1
SFRFLD=IOCAP3,391,3,1
SFRFLD=IOCAP4,391,4,1
SFRFLD=IOCAP5,391,5,1
SFRFLD=IOCAP,391,0,6
SFRFLD=IOCAN0,392,0,1
SFRFLD=IOCAN1,392,1,1
SFRFLD=IOCAN2,392,2,1
SFRFLD=IOCAN3,392,3,1
SFRFLD=IOCAN4,392,4,1
SFRFLD=IOCAN5,392,5,1
SFRFLD=IOCAN,392,0,6
SFRFLD=IOCAF0,393,0,1
SFRFLD=IOCAF1,393,1,1
SFRFLD=IOCAF2,393,2,1
SFRFLD=IOCAF3,393,3,1
SFRFLD=IOCAF4,393,4,1
SFRFLD=IOCAF5,393,5,1
SFRFLD=IOCAF,393,0,6
SFRFLD=CWG1DBR,691,0,6
SFRFLD=CWG1DBR0,691,0,1
SFRFLD=CWG1DBR1,691,1,1
SFRFLD=CWG1DBR2,691,2,1
SFRFLD=CWG1DBR3,691,3,1
SFRFLD=CWG1DBR4,691,4,1
SFRFLD=CWG1DBR5,691,5,1
SFRFLD=CWG1DBF,692,0,6
SFRFLD=CWG1DBF0,692,0,1
SFRFLD=CWG1DBF1,692,1,1
SFRFLD=CWG1DBF2,692,2,1
SFRFLD=CWG1DBF3,692,3,1
SFRFLD=CWG1DBF4,692,4,1
SFRFLD=CWG1DBF5,692,5,1
SFRFLD=G1CS0,693,0,1
SFRFLD=G1POLA,693,3,1
SFRFLD=G1POLB,693,4,1
SFRFLD=G1OEA,693,5,1
SFRFLD=G1OEB,693,6,1
SFRFLD=G1EN,693,7,1
SFRFLD=G1CS,693,0,2
SFRFLD=G1IS0,694,0,1
SFRFLD=G1IS1,694,1,1
SFRFLD=G1IS2,694,2,1
SFRFLD=G1ASDLA,694,4,2
SFRFLD=G1ASDLB,694,6,2
SFRFLD=G1IS,694,0,4
SFRFLD=G1ASDLA0,694,4,1
SFRFLD=G1ASDLA1,694,5,1
SFRFLD=G1ASDLB0,694,6,1
SFRFLD=G1ASDLB1,694,7,1
SFRFLD=G1ASDSFLT,695,1,1
SFRFLD=G1ASDSC1,695,2,1
SFRFLD=G1ARSEN,695,6,1
SFRFLD=G1ASE,695,7,1
SFRFLD=PWM1EN_A,D8E,0,1
SFRFLD=PWM2EN_A,D8E,1,1
SFRFLD=PWM3EN_A,D8E,2,1
SFRFLD=MPWM1EN,D8E,0,1
SFRFLD=MPWM2EN,D8E,1,1
SFRFLD=MPWM3EN,D8E,2,1
SFRFLD=PWM1LDA_A,D8F,0,1
SFRFLD=PWM2LDA_A,D8F,1,1
SFRFLD=PWM3LDA_A,D8F,2,1
SFRFLD=MPWM1LD,D8F,0,1
SFRFLD=MPWM2LD,D8F,1,1
SFRFLD=MPWM3LD,D8F,2,1
SFRFLD=PWM1OUT_A,D90,0,1
SFRFLD=PWM2OUT_A,D90,1,1
SFRFLD=PWM3OUT_A,D90,2,1
SFRFLD=MPWM1OUT,D90,0,1
SFRFLD=MPWM2OUT,D90,1,1
SFRFLD=MPWM3OUT,D90,2,1
SFRFLD=PH,D91,0,8
SFRFLD=PWM1PHL0,D91,0,1
SFRFLD=PWM1PHL1,D91,1,1
SFRFLD=PWM1PHL2,D91,2,1
SFRFLD=PWM1PHL3,D91,3,1
SFRFLD=PWM1PHL4,D91,4,1
SFRFLD=PWM1PHL5,D91,5,1
SFRFLD=PWM1PHL6,D91,6,1
SFRFLD=PWM1PHL7,D91,7,1
SFRFLD=PWM1PHL,D91,0,8
SFRFLD=PH,D92,0,8
SFRFLD=PWM1PHH0,D92,0,1
SFRFLD=PWM1PHH1,D92,1,1
SFRFLD=PWM1PHH2,D92,2,1
SFRFLD=PWM1PHH3,D92,3,1
SFRFLD=PWM1PHH4,D92,4,1
SFRFLD=PWM1PHH5,D92,5,1
SFRFLD=PWM1PHH6,D92,6,1
SFRFLD=PWM1PHH7,D92,7,1
SFRFLD=PWM1PHH,D92,0,8
SFRFLD=DC,D93,0,8
SFRFLD=PWM1DCL0,D93,0,1
SFRFLD=PWM1DCL1,D93,1,1
SFRFLD=PWM1DCL2,D93,2,1
SFRFLD=PWM1DCL3,D93,3,1
SFRFLD=PWM1DCL4,D93,4,1
SFRFLD=PWM1DCL5,D93,5,1
SFRFLD=PWM1DCL6,D93,6,1
SFRFLD=PWM1DCL7,D93,7,1
SFRFLD=PWM1DCL,D93,0,8
SFRFLD=DC,D94,0,8
SFRFLD=PWM1DCH0,D94,0,1
SFRFLD=PWM1DCH1,D94,1,1
SFRFLD=PWM1DCH2,D94,2,1
SFRFLD=PWM1DCH3,D94,3,1
SFRFLD=PWM1DCH4,D94,4,1
SFRFLD=PWM1DCH5,D94,5,1
SFRFLD=PWM1DCH6,D94,6,1
SFRFLD=PWM1DCH7,D94,7,1
SFRFLD=PWM1DCH,D94,0,8
SFRFLD=PR,D95,0,8
SFRFLD=PWM1PRL0,D95,0,1
SFRFLD=PWM1PRL1,D95,1,1
SFRFLD=PWM1PRL2,D95,2,1
SFRFLD=PWM1PRL3,D95,3,1
SFRFLD=PWM1PRL4,D95,4,1
SFRFLD=PWM1PRL5,D95,5,1
SFRFLD=PWM1PRL6,D95,6,1
SFRFLD=PWM1PRL7,D95,7,1
SFRFLD=PWM1PRL,D95,0,8
SFRFLD=PR,D96,0,8
SFRFLD=PWM1PRH0,D96,0,1
SFRFLD=PWM1PRH1,D96,1,1
SFRFLD=PWM1PRH2,D96,2,1
SFRFLD=PWM1PRH3,D96,3,1
SFRFLD=PWM1PRH4,D96,4,1
SFRFLD=PWM1PRH5,D96,5,1
SFRFLD=PWM1PRH6,D96,6,1
SFRFLD=PWM1PRH7,D96,7,1
SFRFLD=PWM1PRH,D96,0,8
SFRFLD=OF,D97,0,8
SFRFLD=PWM1OFL0,D97,0,1
SFRFLD=PWM1OFL1,D97,1,1
SFRFLD=PWM1OFL2,D97,2,1
SFRFLD=PWM1OFL3,D97,3,1
SFRFLD=PWM1OFL4,D97,4,1
SFRFLD=PWM1OFL5,D97,5,1
SFRFLD=PWM1OFL6,D97,6,1
SFRFLD=PWM1OFL7,D97,7,1
SFRFLD=PWM1OFL,D97,0,8
SFRFLD=OF,D98,0,8
SFRFLD=PWM1OFH0,D98,0,1
SFRFLD=PWM1OFH1,D98,1,1
SFRFLD=PWM1OFH2,D98,2,1
SFRFLD=PWM1OFH3,D98,3,1
SFRFLD=PWM1OFH4,D98,4,1
SFRFLD=PWM1OFH5,D98,5,1
SFRFLD=PWM1OFH6,D98,6,1
SFRFLD=PWM1OFH7,D98,7,1
SFRFLD=PWM1OFH,D98,0,8
SFRFLD=TMR,D99,0,8
SFRFLD=PWM1TMRL0,D99,0,1
SFRFLD=PWM1TMRL1,D99,1,1
SFRFLD=PWM1TMRL2,D99,2,1
SFRFLD=PWM1TMRL3,D99,3,1
SFRFLD=PWM1TMRL4,D99,4,1
SFRFLD=PWM1TMRL5,D99,5,1
SFRFLD=PWM1TMRL6,D99,6,1
SFRFLD=PWM1TMRL7,D99,7,1
SFRFLD=PWM1TMRL,D99,0,8
SFRFLD=TMR,D9A,0,8
SFRFLD=PWM1TMRH0,D9A,0,1
SFRFLD=PWM1TMRH1,D9A,1,1
SFRFLD=PWM1TMRH2,D9A,2,1
SFRFLD=PWM1TMRH3,D9A,3,1
SFRFLD=PWM1TMRH4,D9A,4,1
SFRFLD=PWM1TMRH5,D9A,5,1
SFRFLD=PWM1TMRH6,D9A,6,1
SFRFLD=PWM1TMRH7,D9A,7,1
SFRFLD=PWM1TMRH,D9A,0,8
SFRFLD=MODE,D9B,2,2
SFRFLD=POL,D9B,4,1
SFRFLD=OUT,D9B,5,1
SFRFLD=OE,D9B,6,1
SFRFLD=EN,D9B,7,1
SFRFLD=PWM1MODE0,D9B,2,1
SFRFLD=PWM1MODE1,D9B,3,1
SFRFLD=PWM1MODE,D9B,2,2
SFRFLD=PWM1POL,D9B,4,1
SFRFLD=PWM1OUT,D9B,5,1
SFRFLD=PWM1OE,D9B,6,1
SFRFLD=PWM1EN,D9B,7,1
SFRFLD=MODE0,D9B,2,1
SFRFLD=MODE1,D9B,3,1
SFRFLD=PRIE,D9C,0,1
SFRFLD=DCIE,D9C,1,1
SFRFLD=PHIE,D9C,2,1
SFRFLD=OFIE,D9C,3,1
SFRFLD=PWM1PRIE,D9C,0,1
SFRFLD=PWM1DCIE,D9C,1,1
SFRFLD=PWM1PHIE,D9C,2,1
SFRFLD=PWM1OFIE,D9C,3,1
SFRFLD=PRIF,D9D,0,1
SFRFLD=DCIF,D9D,1,1
SFRFLD=PHIF,D9D,2,1
SFRFLD=OFIF,D9D,3,1
SFRFLD=PWM1PRIF,D9D,0,1
SFRFLD=PWM1DCIF,D9D,1,1
SFRFLD=PWM1PHIF,D9D,2,1
SFRFLD=PWM1OFIF,D9D,3,1
SFRFLD=CS,D9E,0,2
SFRFLD=PS,D9E,4,3
SFRFLD=PWM1CS0,D9E,0,1
SFRFLD=PWM1CS1,D9E,1,1
SFRFLD=PWM1PS0,D9E,4,1
SFRFLD=PWM1PS1,D9E,5,1
SFRFLD=PWM1PS2,D9E,6,1
SFRFLD=PWM1CS,D9E,0,3
SFRFLD=PWM1PS,D9E,4,3
SFRFLD=CS0,D9E,0,1
SFRFLD=CS1,D9E,1,1
SFRFLD=PS0,D9E,4,1
SFRFLD=PS1,D9E,5,1
SFRFLD=PS2,D9E,6,1
SFRFLD=LDS,D9F,0,2
SFRFLD=LDT,D9F,6,1
SFRFLD=LDA,D9F,7,1
SFRFLD=PWM1LDS0,D9F,0,1
SFRFLD=PWM1LDS1,D9F,1,1
SFRFLD=PWM1LDS,D9F,0,2
SFRFLD=PWM1LDM,D9F,6,1
SFRFLD=PWM1LD,D9F,7,1
SFRFLD=LDS0,D9F,0,1
SFRFLD=LDS1,D9F,1,1
SFRFLD=OFS,DA0,0,2
SFRFLD=OFO,DA0,4,1
SFRFLD=OFM,DA0,5,2
SFRFLD=PWM1OFS0,DA0,0,1
SFRFLD=PWM1OFS1,DA0,1,1
SFRFLD=PWM1OFM0,DA0,5,1
SFRFLD=PWM1OFM1,DA0,6,1
SFRFLD=PWM1OFS,DA0,0,2
SFRFLD=PWM1OFMC,DA0,4,1
SFRFLD=PWM1OFM,DA0,5,2
SFRFLD=OFS0,DA0,0,1
SFRFLD=OFS1,DA0,1,1
SFRFLD=OFM0,DA0,5,1
SFRFLD=OFM1,DA0,6,1
SFRFLD=PH,DA1,0,8
SFRFLD=PWM2PHL0,DA1,0,1
SFRFLD=PWM2PHL1,DA1,1,1
SFRFLD=PWM2PHL2,DA1,2,1
SFRFLD=PWM2PHL3,DA1,3,1
SFRFLD=PWM2PHL4,DA1,4,1
SFRFLD=PWM2PHL5,DA1,5,1
SFRFLD=PWM2PHL6,DA1,6,1
SFRFLD=PWM2PHL7,DA1,7,1
SFRFLD=PWM2PHL,DA1,0,8
SFRFLD=PH,DA2,0,8
SFRFLD=PWM2PHH0,DA2,0,1
SFRFLD=PWM2PHH1,DA2,1,1
SFRFLD=PWM2PHH2,DA2,2,1
SFRFLD=PWM2PHH3,DA2,3,1
SFRFLD=PWM2PHH4,DA2,4,1
SFRFLD=PWM2PHH5,DA2,5,1
SFRFLD=PWM2PHH6,DA2,6,1
SFRFLD=PWM2PHH7,DA2,7,1
SFRFLD=PWM2PHH,DA2,0,8
SFRFLD=DC,DA3,0,8
SFRFLD=PWM2DCL0,DA3,0,1
SFRFLD=PWM2DCL1,DA3,1,1
SFRFLD=PWM2DCL2,DA3,2,1
SFRFLD=PWM2DCL3,DA3,3,1
SFRFLD=PWM2DCL4,DA3,4,1
SFRFLD=PWM2DCL5,DA3,5,1
SFRFLD=PWM2DCL6,DA3,6,1
SFRFLD=PWM2DCL7,DA3,7,1
SFRFLD=PWM2DCL,DA3,0,8
SFRFLD=DC,DA4,0,8
SFRFLD=PWM2DCH0,DA4,0,1
SFRFLD=PWM2DCH1,DA4,1,1
SFRFLD=PWM2DCH2,DA4,2,1
SFRFLD=PWM2DCH3,DA4,3,1
SFRFLD=PWM2DCH4,DA4,4,1
SFRFLD=PWM2DCH5,DA4,5,1
SFRFLD=PWM2DCH6,DA4,6,1
SFRFLD=PWM2DCH7,DA4,7,1
SFRFLD=PWM2DCH,DA4,0,8
SFRFLD=PR,DA5,0,8
SFRFLD=PWM2PRL0,DA5,0,1
SFRFLD=PWM2PRL1,DA5,1,1
SFRFLD=PWM2PRL2,DA5,2,1
SFRFLD=PWM2PRL3,DA5,3,1
SFRFLD=PWM2PRL4,DA5,4,1
SFRFLD=PWM2PRL5,DA5,5,1
SFRFLD=PWM2PRL6,DA5,6,1
SFRFLD=PWM2PRL7,DA5,7,1
SFRFLD=PWM2PRL,DA5,0,8
SFRFLD=PR,DA6,0,8
SFRFLD=PWM2PRH0,DA6,0,1
SFRFLD=PWM2PRH1,DA6,1,1
SFRFLD=PWM2PRH2,DA6,2,1
SFRFLD=PWM2PRH3,DA6,3,1
SFRFLD=PWM2PRH4,DA6,4,1
SFRFLD=PWM2PRH5,DA6,5,1
SFRFLD=PWM2PRH6,DA6,6,1
SFRFLD=PWM2PRH7,DA6,7,1
SFRFLD=PWM2PRH,DA6,0,8
SFRFLD=OF,DA7,0,8
SFRFLD=PWM2OFL0,DA7,0,1
SFRFLD=PWM2OFL1,DA7,1,1
SFRFLD=PWM2OFL2,DA7,2,1
SFRFLD=PWM2OFL3,DA7,3,1
SFRFLD=PWM2OFL4,DA7,4,1
SFRFLD=PWM2OFL5,DA7,5,1
SFRFLD=PWM2OFL6,DA7,6,1
SFRFLD=PWM2OFL7,DA7,7,1
SFRFLD=PWM2OFL,DA7,0,8
SFRFLD=OF,DA8,0,8
SFRFLD=PWM2OFH0,DA8,0,1
SFRFLD=PWM2OFH1,DA8,1,1
SFRFLD=PWM2OFH2,DA8,2,1
SFRFLD=PWM2OFH3,DA8,3,1
SFRFLD=PWM2OFH4,DA8,4,1
SFRFLD=PWM2OFH5,DA8,5,1
SFRFLD=PWM2OFH6,DA8,6,1
SFRFLD=PWM2OFH7,DA8,7,1
SFRFLD=PWM2OFH,DA8,0,8
SFRFLD=TMR,DA9,0,8
SFRFLD=PWM2TMRL0,DA9,0,1
SFRFLD=PWM2TMRL1,DA9,1,1
SFRFLD=PWM2TMRL2,DA9,2,1
SFRFLD=PWM2TMRL3,DA9,3,1
SFRFLD=PWM2TMRL4,DA9,4,1
SFRFLD=PWM2TMRL5,DA9,5,1
SFRFLD=PWM2TMRL6,DA9,6,1
SFRFLD=PWM2TMRL7,DA9,7,1
SFRFLD=PWM2TMRL,DA9,0,8
SFRFLD=TMR,DAA,0,8
SFRFLD=PWM2TMRH0,DAA,0,1
SFRFLD=PWM2TMRH1,DAA,1,1
SFRFLD=PWM2TMRH2,DAA,2,1
SFRFLD=PWM2TMRH3,DAA,3,1
SFRFLD=PWM2TMRH4,DAA,4,1
SFRFLD=PWM2TMRH5,DAA,5,1
SFRFLD=PWM2TMRH6,DAA,6,1
SFRFLD=PWM2TMRH7,DAA,7,1
SFRFLD=PWM2TMRH,DAA,0,8
SFRFLD=MODE,DAB,2,2
SFRFLD=POL,DAB,4,1
SFRFLD=OUT,DAB,5,1
SFRFLD=OE,DAB,6,1
SFRFLD=EN,DAB,7,1
SFRFLD=PWM2MODE0,DAB,2,1
SFRFLD=PWM2MODE1,DAB,3,1
SFRFLD=PWM2MODE,DAB,2,2
SFRFLD=PWM2POL,DAB,4,1
SFRFLD=PWM2OUT,DAB,5,1
SFRFLD=PWM2OE,DAB,6,1
SFRFLD=PWM2EN,DAB,7,1
SFRFLD=MODE0,DAB,2,1
SFRFLD=MODE1,DAB,3,1
SFRFLD=PRIE,DAC,0,1
SFRFLD=DCIE,DAC,1,1
SFRFLD=PHIE,DAC,2,1
SFRFLD=OFIE,DAC,3,1
SFRFLD=PWM2PRIE,DAC,0,1
SFRFLD=PWM2DCIE,DAC,1,1
SFRFLD=PWM2PHIE,DAC,2,1
SFRFLD=PWM2OFIE,DAC,3,1
SFRFLD=PRIF,DAD,0,1
SFRFLD=DCIF,DAD,1,1
SFRFLD=PHIF,DAD,2,1
SFRFLD=OFIF,DAD,3,1
SFRFLD=PWM2PRIF,DAD,0,1
SFRFLD=PWM2DCIF,DAD,1,1
SFRFLD=PWM2PHIF,DAD,2,1
SFRFLD=PWM2OFIF,DAD,3,1
SFRFLD=CS,DAE,0,2
SFRFLD=PS,DAE,4,3
SFRFLD=PWM2CS0,DAE,0,1
SFRFLD=PWM2CS1,DAE,1,1
SFRFLD=PWM2PS0,DAE,4,1
SFRFLD=PWM2PS1,DAE,5,1
SFRFLD=PWM2PS2,DAE,6,1
SFRFLD=PWM2CS,DAE,0,3
SFRFLD=PWM2PS,DAE,4,3
SFRFLD=CS0,DAE,0,1
SFRFLD=CS1,DAE,1,1
SFRFLD=PS0,DAE,4,1
SFRFLD=PS1,DAE,5,1
SFRFLD=PS2,DAE,6,1
SFRFLD=LDS,DAF,0,2
SFRFLD=LDT,DAF,6,1
SFRFLD=LDA,DAF,7,1
SFRFLD=PWM2LDS0,DAF,0,1
SFRFLD=PWM2LDS1,DAF,1,1
SFRFLD=PWM2LDS,DAF,0,2
SFRFLD=PWM2LDM,DAF,6,1
SFRFLD=PWM2LD,DAF,7,1
SFRFLD=LDS0,DAF,0,1
SFRFLD=LDS1,DAF,1,1
SFRFLD=OFS,DB0,0,2
SFRFLD=OFO,DB0,4,1
SFRFLD=OFM,DB0,5,2
SFRFLD=PWM2OFS0,DB0,0,1
SFRFLD=PWM2OFS1,DB0,1,1
SFRFLD=PWM2OFM0,DB0,5,1
SFRFLD=PWM2OFM1,DB0,6,1
SFRFLD=PWM2OFS,DB0,0,2
SFRFLD=PWM2OFMC,DB0,4,1
SFRFLD=PWM2OFM,DB0,5,2
SFRFLD=OFS0,DB0,0,1
SFRFLD=OFS1,DB0,1,1
SFRFLD=OFM0,DB0,5,1
SFRFLD=OFM1,DB0,6,1
SFRFLD=PH,DB1,0,8
SFRFLD=PWM3PHL0,DB1,0,1
SFRFLD=PWM3PHL1,DB1,1,1
SFRFLD=PWM3PHL2,DB1,2,1
SFRFLD=PWM3PHL3,DB1,3,1
SFRFLD=PWM3PHL4,DB1,4,1
SFRFLD=PWM3PHL5,DB1,5,1
SFRFLD=PWM3PHL6,DB1,6,1
SFRFLD=PWM3PHL7,DB1,7,1
SFRFLD=PWM3PHL,DB1,0,8
SFRFLD=PH,DB2,0,8
SFRFLD=PWM3PHH0,DB2,0,1
SFRFLD=PWM3PHH1,DB2,1,1
SFRFLD=PWM3PHH2,DB2,2,1
SFRFLD=PWM3PHH3,DB2,3,1
SFRFLD=PWM3PHH4,DB2,4,1
SFRFLD=PWM3PHH5,DB2,5,1
SFRFLD=PWM3PHH6,DB2,6,1
SFRFLD=PWM3PHH7,DB2,7,1
SFRFLD=PWM3PHH,DB2,0,8
SFRFLD=DC,DB3,0,8
SFRFLD=PWM3DCL0,DB3,0,1
SFRFLD=PWM3DCL1,DB3,1,1
SFRFLD=PWM3DCL2,DB3,2,1
SFRFLD=PWM3DCL3,DB3,3,1
SFRFLD=PWM3DCL4,DB3,4,1
SFRFLD=PWM3DCL5,DB3,5,1
SFRFLD=PWM3DCL6,DB3,6,1
SFRFLD=PWM3DCL7,DB3,7,1
SFRFLD=PWM3DCL,DB3,0,8
SFRFLD=DC,DB4,0,8
SFRFLD=PWM3DCH0,DB4,0,1
SFRFLD=PWM3DCH1,DB4,1,1
SFRFLD=PWM3DCH2,DB4,2,1
SFRFLD=PWM3DCH3,DB4,3,1
SFRFLD=PWM3DCH4,DB4,4,1
SFRFLD=PWM3DCH5,DB4,5,1
SFRFLD=PWM3DCH6,DB4,6,1
SFRFLD=PWM3DCH7,DB4,7,1
SFRFLD=PWM3DCH,DB4,0,8
SFRFLD=PR,DB5,0,8
SFRFLD=PWM3PRL0,DB5,0,1
SFRFLD=PWM3PRL1,DB5,1,1
SFRFLD=PWM3PRL2,DB5,2,1
SFRFLD=PWM3PRL3,DB5,3,1
SFRFLD=PWM3PRL4,DB5,4,1
SFRFLD=PWM3PRL5,DB5,5,1
SFRFLD=PWM3PRL6,DB5,6,1
SFRFLD=PWM3PRL7,DB5,7,1
SFRFLD=PWM3PRL,DB5,0,8
SFRFLD=PR,DB6,0,8
SFRFLD=PWM3PRH0,DB6,0,1
SFRFLD=PWM3PRH1,DB6,1,1
SFRFLD=PWM3PRH2,DB6,2,1
SFRFLD=PWM3PRH3,DB6,3,1
SFRFLD=PWM3PRH4,DB6,4,1
SFRFLD=PWM3PRH5,DB6,5,1
SFRFLD=PWM3PRH6,DB6,6,1
SFRFLD=PWM3PRH7,DB6,7,1
SFRFLD=PWM3PRH,DB6,0,8
SFRFLD=OF,DB7,0,8
SFRFLD=PWM3OFL0,DB7,0,1
SFRFLD=PWM3OFL1,DB7,1,1
SFRFLD=PWM3OFL2,DB7,2,1
SFRFLD=PWM3OFL3,DB7,3,1
SFRFLD=PWM3OFL4,DB7,4,1
SFRFLD=PWM3OFL5,DB7,5,1
SFRFLD=PWM3OFL6,DB7,6,1
SFRFLD=PWM3OFL7,DB7,7,1
SFRFLD=PWM3OFL,DB7,0,8
SFRFLD=OF,DB8,0,8
SFRFLD=PWM3OFH0,DB8,0,1
SFRFLD=PWM3OFH1,DB8,1,1
SFRFLD=PWM3OFH2,DB8,2,1
SFRFLD=PWM3OFH3,DB8,3,1
SFRFLD=PWM3OFH4,DB8,4,1
SFRFLD=PWM3OFH5,DB8,5,1
SFRFLD=PWM3OFH6,DB8,6,1
SFRFLD=PWM3OFH7,DB8,7,1
SFRFLD=PWM3OFH,DB8,0,8
SFRFLD=TMR,DB9,0,8
SFRFLD=PWM3TMRL0,DB9,0,1
SFRFLD=PWM3TMRL1,DB9,1,1
SFRFLD=PWM3TMRL2,DB9,2,1
SFRFLD=PWM3TMRL3,DB9,3,1
SFRFLD=PWM3TMRL4,DB9,4,1
SFRFLD=PWM3TMRL5,DB9,5,1
SFRFLD=PWM3TMRL6,DB9,6,1
SFRFLD=PWM3TMRL7,DB9,7,1
SFRFLD=PWM3TMRL,DB9,0,8
SFRFLD=TMR,DBA,0,8
SFRFLD=PWM3TMRH0,DBA,0,1
SFRFLD=PWM3TMRH1,DBA,1,1
SFRFLD=PWM3TMRH2,DBA,2,1
SFRFLD=PWM3TMRH3,DBA,3,1
SFRFLD=PWM3TMRH4,DBA,4,1
SFRFLD=PWM3TMRH5,DBA,5,1
SFRFLD=PWM3TMRH6,DBA,6,1
SFRFLD=PWM3TMRH7,DBA,7,1
SFRFLD=PWM3TMRH,DBA,0,8
SFRFLD=MODE,DBB,2,2
SFRFLD=POL,DBB,4,1
SFRFLD=OUT,DBB,5,1
SFRFLD=OE,DBB,6,1
SFRFLD=EN,DBB,7,1
SFRFLD=PWM3MODE0,DBB,2,1
SFRFLD=PWM3MODE1,DBB,3,1
SFRFLD=PWM3MODE,DBB,2,2
SFRFLD=PWM3POL,DBB,4,1
SFRFLD=PWM3OUT,DBB,5,1
SFRFLD=PWM3OE,DBB,6,1
SFRFLD=PWM3EN,DBB,7,1
SFRFLD=MODE0,DBB,2,1
SFRFLD=MODE1,DBB,3,1
SFRFLD=PRIE,DBC,0,1
SFRFLD=DCIE,DBC,1,1
SFRFLD=PHIE,DBC,2,1
SFRFLD=OFIE,DBC,3,1
SFRFLD=PWM3PRIE,DBC,0,1
SFRFLD=PWM3DCIE,DBC,1,1
SFRFLD=PWM3PHIE,DBC,2,1
SFRFLD=PWM3OFIE,DBC,3,1
SFRFLD=PRIF,DBD,0,1
SFRFLD=DCIF,DBD,1,1
SFRFLD=PHIF,DBD,2,1
SFRFLD=OFIF,DBD,3,1
SFRFLD=PWM3PRIF,DBD,0,1
SFRFLD=PWM3DCIF,DBD,1,1
SFRFLD=PWM3PHIF,DBD,2,1
SFRFLD=PWM3OFIF,DBD,3,1
SFRFLD=CS,DBE,0,2
SFRFLD=PS,DBE,4,3
SFRFLD=PWM3CS0,DBE,0,1
SFRFLD=PWM3CS1,DBE,1,1
SFRFLD=PWM3PS0,DBE,4,1
SFRFLD=PWM3PS1,DBE,5,1
SFRFLD=PWM3PS2,DBE,6,1
SFRFLD=PWM3CS,DBE,0,3
SFRFLD=PWM3PS,DBE,4,3
SFRFLD=CS0,DBE,0,1
SFRFLD=CS1,DBE,1,1
SFRFLD=PS0,DBE,4,1
SFRFLD=PS1,DBE,5,1
SFRFLD=PS2,DBE,6,1
SFRFLD=LDS,DBF,0,2
SFRFLD=LDT,DBF,6,1
SFRFLD=LDA,DBF,7,1
SFRFLD=PWM3LDS0,DBF,0,1
SFRFLD=PWM3LDS1,DBF,1,1
SFRFLD=PWM3LDS,DBF,0,2
SFRFLD=PWM3LDM,DBF,6,1
SFRFLD=PWM3LD,DBF,7,1
SFRFLD=LDS0,DBF,0,1
SFRFLD=LDS1,DBF,1,1
SFRFLD=OFS,DC0,0,2
SFRFLD=OFO,DC0,4,1
SFRFLD=OFM,DC0,5,2
SFRFLD=PWM3OFS0,DC0,0,1
SFRFLD=PWM3OFS1,DC0,1,1
SFRFLD=PWM3OFM0,DC0,5,1
SFRFLD=PWM3OFM1,DC0,6,1
SFRFLD=PWM3OFS,DC0,0,2
SFRFLD=PWM3OFMC,DC0,4,1
SFRFLD=PWM3OFM,DC0,5,2
SFRFLD=OFS0,DC0,0,1
SFRFLD=OFS1,DC0,1,1
SFRFLD=OFM0,DC0,5,1
SFRFLD=OFM1,DC0,6,1
SFRFLD=C_SHAD,FE4,0,1
SFRFLD=DC_SHAD,FE4,1,1
SFRFLD=Z_SHAD,FE4,2,1
SFRFLD=WREG_SHAD,FE5,0,8
SFRFLD=BSR_SHAD,FE6,0,5
SFRFLD=PCLATH_SHAD,FE7,0,7
SFRFLD=FSR0L_SHAD,FE8,0,8
SFRFLD=FSR0H_SHAD,FE9,0,8
SFRFLD=FSR1L_SHAD,FEA,0,8
SFRFLD=FSR1H_SHAD,FEB,0,8
SFRFLD=STKPTR,FED,0,5
SFRFLD=TOSL,FEE,0,8
SFRFLD=TOSH,FEF,0,7
STACKDEPTH=10
VOLSFRS=196-196,F8C-F8E,F90-F91,FE3-FEB,FED-FEF
