# do Lab8.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:54:18 on Dec 16,2022
# vlog -work work Lab8.vo 
# -- Compiling module two_port_ram_test
# 
# Top level modules:
# 	two_port_ram_test
# End time: 12:54:18 on Dec 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:54:18 on Dec 16,2022
# vlog -work work Waveform2.vwf.vt 
# -- Compiling module two_port_ram_test_vlg_vec_tst
# 
# Top level modules:
# 	two_port_ram_test_vlg_vec_tst
# End time: 12:54:18 on Dec 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cycloneiv_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.two_port_ram_test_vlg_vec_tst 
# Start time: 12:54:18 on Dec 16,2022
# Loading work.two_port_ram_test_vlg_vec_tst
# Loading work.two_port_ram_test
# Loading cycloneiv_ver.cycloneiv_io_obuf
# Loading cycloneiv_ver.cycloneiv_io_ibuf
# Loading cycloneiv_ver.cycloneiv_ram_block
# Loading cycloneiv_ver.cycloneiv_ram_register
# Loading cycloneiv_ver.cycloneiv_ram_pulse_generator
# after#25
# ** Note: $finish    : Waveform2.vwf.vt(53)
#    Time: 1 us  Iteration: 0  Instance: /two_port_ram_test_vlg_vec_tst
# End time: 12:54:18 on Dec 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
