## ðŸ“‚ Folder Structure

04 Full Adder
â”‚â”€â”€ design.v        # Design file

â”‚â”€â”€ test bench.v      # Testbench file

â”‚â”€â”€ README.md   # Documentation


## ðŸŸ  Full Adder â€“ Verilog 
## ðŸ“Œ Introduction:
A *Full Adder* is a basic combinational circuit that performs the addition of three single-bit binary numbers.
It has *three inputs (A, B, C)* and *two outputs (Sum, Carry).*

## âš¡ Logic Equations
* *Sum (S) = A âŠ• B âŠ• C*
* *Carry (C) = A â‹… B + B â‹… C + C â‹… A*

## ðŸ“Š Truth Table
-----------------------
| a b c | sum | carry |
-----------------------
| 0 0 0 |  0  |   0   |
| 0 0 1 |  1  |   0   |
| 0 1 0 |  1  |   0   |
| 0 1 1 |  0  |   1   |
| 1 0 0 |  1  |   0   |
| 1 0 1 |  0  |   1   |
| 1 1 0 |  0  |   1   |
| 1 1 1 |  1  |   1   |
-----------------------


## â–¶ How to Run (with ModelSim)
```
step1: "cd {enter the path that file saved}" // with in curly brackets
step2: "vlib work"
step3: "vlog file_name.v" //file name of testbench
step4: "vsim module_name" //module name of Test bench
step5: "run -all"
