

================================================================
== Vitis HLS Report for 'close_timer'
================================================================
* Date:           Sat Mar 18 14:38:57 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  2.080 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.400 ns|  6.400 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      183|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        4|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|       64|    -|
|Register             |        -|     -|      143|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        4|     0|      143|      247|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------------------+-----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory      |                     Module                    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+-----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |closeTimerTable_U  |probe_timer_probeTimerTable_RAM_T2P_BRAM_1R1W  |        4|  0|   0|    0|  1000|   33|     1|        33000|
    +-------------------+-----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total              |                                               |        4|  0|   0|    0|  1000|   33|     1|        33000|
    +-------------------+-----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln885_fu_141_p2                |         +|   0|  0|  23|          16|           1|
    |add_ln886_2_fu_226_p2              |         +|   0|  0|  39|          32|           2|
    |add_ln886_fu_196_p2                |         +|   0|  0|  23|          16|           2|
    |ap_block_pp0                       |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2   |       and|   0|  0|   2|           1|           1|
    |ap_condition_112                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_156                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_289                   |       and|   0|  0|   2|           1|           1|
    |ap_enable_state1_pp0_iter0_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state2_pp0_iter1_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state3_pp0_iter2_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op24_load_state1      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op30_read_state1      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op39_store_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op45_load_state2      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op54_store_state3     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op56_store_state3     |       and|   0|  0|   2|           1|           1|
    |tmp_i_nbreadreq_fu_66_p3           |       and|   0|  0|   2|           1|           0|
    |icmp_ln1064_fu_147_p2              |      icmp|   0|  0|  13|          16|          10|
    |icmp_ln1068_fu_179_p2              |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln1080_fu_220_p2              |      icmp|   0|  0|  20|          32|           1|
    |ap_block_pp0_stage0_01001          |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0   |        or|   0|  0|   2|           1|           1|
    |select_ln93_fu_153_p3              |    select|   0|  0|  16|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 183|         147|          51|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_done                                   |   9|          2|    1|          2|
    |closeTimer2stateTable_releaseState_blk_n  |   9|          2|    1|          2|
    |closeTimerTable_address1                  |  14|          3|   10|         30|
    |closeTimerTable_d0                        |  14|          3|   33|         99|
    |ct_prevSessionID_V                        |   9|          2|   16|         32|
    |rxEng2timer_setCloseTimer_blk_n           |   9|          2|    1|          2|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     |  64|         14|   62|        167|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+----+----+-----+-----------+
    |                      Name                     | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                      |   1|   0|    1|          0|
    |ap_done_reg                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                        |   1|   0|    1|          0|
    |closeTimerTable_addr_1_reg_253                 |  10|   0|   10|          0|
    |closeTimerTable_addr_1_reg_253_pp0_iter1_reg   |  10|   0|   10|          0|
    |ct_currSessionID_V                             |  16|   0|   16|          0|
    |ct_currSessionID_V_load_reg_248                |  16|   0|   16|          0|
    |ct_currSessionID_V_load_reg_248_pp0_iter1_reg  |  16|   0|   16|          0|
    |ct_prevSessionID_V                             |  16|   0|   16|          0|
    |ct_setSessionID_V                              |  16|   0|   16|          0|
    |ct_waitForWrite                                |   1|   0|    1|          0|
    |ct_waitForWrite_load_reg_240                   |   1|   0|    1|          0|
    |ct_waitForWrite_load_reg_240_pp0_iter1_reg     |   1|   0|    1|          0|
    |icmp_ln1080_reg_271                            |   1|   0|    1|          0|
    |tmp_i_reg_244                                  |   1|   0|    1|          0|
    |tmp_i_reg_244_pp0_iter1_reg                    |   1|   0|    1|          0|
    |tmp_reg_262                                    |   1|   0|    1|          0|
    |trunc_ln1080_reg_266                           |  32|   0|   32|          0|
    +-----------------------------------------------+----+----+-----+-----------+
    |Total                                          | 143|   0|  143|          0|
    +-----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------+-----+-----+------------+------------------------------------+--------------+
|                 RTL Ports                 | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+-------------------------------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                                     |   in|    1|  ap_ctrl_hs|                         close_timer|  return value|
|ap_rst                                     |   in|    1|  ap_ctrl_hs|                         close_timer|  return value|
|ap_start                                   |   in|    1|  ap_ctrl_hs|                         close_timer|  return value|
|ap_done                                    |  out|    1|  ap_ctrl_hs|                         close_timer|  return value|
|ap_continue                                |   in|    1|  ap_ctrl_hs|                         close_timer|  return value|
|ap_idle                                    |  out|    1|  ap_ctrl_hs|                         close_timer|  return value|
|ap_ready                                   |  out|    1|  ap_ctrl_hs|                         close_timer|  return value|
|rxEng2timer_setCloseTimer_dout             |   in|   16|     ap_fifo|           rxEng2timer_setCloseTimer|       pointer|
|rxEng2timer_setCloseTimer_empty_n          |   in|    1|     ap_fifo|           rxEng2timer_setCloseTimer|       pointer|
|rxEng2timer_setCloseTimer_read             |  out|    1|     ap_fifo|           rxEng2timer_setCloseTimer|       pointer|
|closeTimer2stateTable_releaseState_din     |  out|   16|     ap_fifo|  closeTimer2stateTable_releaseState|       pointer|
|closeTimer2stateTable_releaseState_full_n  |   in|    1|     ap_fifo|  closeTimer2stateTable_releaseState|       pointer|
|closeTimer2stateTable_releaseState_write   |  out|    1|     ap_fifo|  closeTimer2stateTable_releaseState|       pointer|
+-------------------------------------------+-----+-----+------------+------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.99>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %closeTimer2stateTable_releaseState, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %closeTimer2stateTable_releaseState, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %closeTimer2stateTable_releaseState, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %rxEng2timer_setCloseTimer, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %rxEng2timer_setCloseTimer, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %rxEng2timer_setCloseTimer, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %closeTimer2stateTable_releaseState, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %rxEng2timer_setCloseTimer, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln48 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/close_timer/close_timer.cpp:48]   --->   Operation 12 'specpipeline' 'specpipeline_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln48 = specmemcore void @_ssdm_op_SpecMemCore, i33 %closeTimerTable, i64 666, i64 30, i64 18446744073709551615" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/close_timer/close_timer.cpp:48]   --->   Operation 13 'specmemcore' 'specmemcore_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%ct_waitForWrite_load = load i1 %ct_waitForWrite" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/close_timer/close_timer.cpp:59]   --->   Operation 14 'load' 'ct_waitForWrite_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%ct_setSessionID_V_load = load i16 %ct_setSessionID_V"   --->   Operation 15 'load' 'ct_setSessionID_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%ct_prevSessionID_V_load = load i16 %ct_prevSessionID_V"   --->   Operation 16 'load' 'ct_prevSessionID_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %ct_waitForWrite_load, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/close_timer/close_timer.cpp:59]   --->   Operation 17 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %rxEng2timer_setCloseTimer, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 18 'nbreadreq' 'tmp_i' <Predicate = (!ct_waitForWrite_load)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %tmp_i, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/close_timer/close_timer.cpp:69]   --->   Operation 19 'br' 'br_ln69' <Predicate = (!ct_waitForWrite_load)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%ct_currSessionID_V_load = load i16 %ct_currSessionID_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/close_timer/close_timer.cpp:76]   --->   Operation 20 'load' 'ct_currSessionID_V_load' <Predicate = (!ct_waitForWrite_load & !tmp_i)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln76 = store i16 %ct_currSessionID_V_load, i16 %ct_prevSessionID_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/close_timer/close_timer.cpp:76]   --->   Operation 21 'store' 'store_ln76' <Predicate = (!ct_waitForWrite_load & !tmp_i)> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln587_18 = zext i16 %ct_currSessionID_V_load"   --->   Operation 22 'zext' 'zext_ln587_18' <Predicate = (!ct_waitForWrite_load & !tmp_i)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%closeTimerTable_addr_1 = getelementptr i33 %closeTimerTable, i64 0, i64 %zext_ln587_18" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/close_timer/close_timer.cpp:78]   --->   Operation 23 'getelementptr' 'closeTimerTable_addr_1' <Predicate = (!ct_waitForWrite_load & !tmp_i)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (1.20ns)   --->   "%closeTimerTable_load = load i10 %closeTimerTable_addr_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/close_timer/close_timer.cpp:78]   --->   Operation 24 'load' 'closeTimerTable_load' <Predicate = (!ct_waitForWrite_load & !tmp_i)> <Delay = 1.20> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 33> <Depth = 1000> <RAM>
ST_1 : Operation 25 [1/1] (0.78ns)   --->   "%add_ln885 = add i16 %ct_currSessionID_V_load, i16 1"   --->   Operation 25 'add' 'add_ln885' <Predicate = (!ct_waitForWrite_load & !tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.67ns)   --->   "%icmp_ln1064 = icmp_eq  i16 %add_ln885, i16 1000"   --->   Operation 26 'icmp' 'icmp_ln1064' <Predicate = (!ct_waitForWrite_load & !tmp_i)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.24ns)   --->   "%select_ln93 = select i1 %icmp_ln1064, i16 0, i16 %add_ln885" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/close_timer/close_timer.cpp:93]   --->   Operation 27 'select' 'select_ln93' <Predicate = (!ct_waitForWrite_load & !tmp_i)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%store_ln93 = store i16 %select_ln93, i16 %ct_currSessionID_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/close_timer/close_timer.cpp:93]   --->   Operation 28 'store' 'store_ln93' <Predicate = (!ct_waitForWrite_load & !tmp_i)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 29 'br' 'br_ln0' <Predicate = (!ct_waitForWrite_load & !tmp_i)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.16ns)   --->   "%rxEng2timer_setCloseTimer_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %rxEng2timer_setCloseTimer" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 30 'read' 'rxEng2timer_setCloseTimer_read' <Predicate = (!ct_waitForWrite_load & tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%store_ln144 = store i16 %rxEng2timer_setCloseTimer_read, i16 %ct_setSessionID_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 31 'store' 'store_ln144' <Predicate = (!ct_waitForWrite_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln72 = store i1 1, i1 %ct_waitForWrite" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/close_timer/close_timer.cpp:72]   --->   Operation 32 'store' 'store_ln72' <Predicate = (!ct_waitForWrite_load & tmp_i)> <Delay = 0.38>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln73 = br void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/close_timer/close_timer.cpp:73]   --->   Operation 33 'br' 'br_ln73' <Predicate = (!ct_waitForWrite_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln0 = br void %close_timer.exit"   --->   Operation 34 'br' 'br_ln0' <Predicate = (!ct_waitForWrite_load)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.67ns)   --->   "%icmp_ln1068 = icmp_eq  i16 %ct_setSessionID_V_load, i16 %ct_prevSessionID_V_load"   --->   Operation 35 'icmp' 'icmp_ln1068' <Predicate = (ct_waitForWrite_load)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln1068, void, void %._crit_edge.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/close_timer/close_timer.cpp:61]   --->   Operation 36 'br' 'br_ln61' <Predicate = (ct_waitForWrite_load)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i16 %ct_setSessionID_V_load"   --->   Operation 37 'zext' 'zext_ln587' <Predicate = (ct_waitForWrite_load & !icmp_ln1068)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%closeTimerTable_addr = getelementptr i33 %closeTimerTable, i64 0, i64 %zext_ln587" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/close_timer/close_timer.cpp:63]   --->   Operation 38 'getelementptr' 'closeTimerTable_addr' <Predicate = (ct_waitForWrite_load & !icmp_ln1068)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.20ns)   --->   "%store_ln64 = store i33 4304342297, i10 %closeTimerTable_addr" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/close_timer/close_timer.cpp:64]   --->   Operation 39 'store' 'store_ln64' <Predicate = (ct_waitForWrite_load & !icmp_ln1068)> <Delay = 1.20> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 33> <Depth = 1000> <RAM>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%store_ln65 = store i1 0, i1 %ct_waitForWrite" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/close_timer/close_timer.cpp:65]   --->   Operation 40 'store' 'store_ln65' <Predicate = (ct_waitForWrite_load & !icmp_ln1068)> <Delay = 0.38>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln66 = br void %._crit_edge.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/close_timer/close_timer.cpp:66]   --->   Operation 41 'br' 'br_ln66' <Predicate = (ct_waitForWrite_load & !icmp_ln1068)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.78ns)   --->   "%add_ln886 = add i16 %ct_prevSessionID_V_load, i16 65535"   --->   Operation 42 'add' 'add_ln886' <Predicate = (ct_waitForWrite_load)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.38ns)   --->   "%store_ln886 = store i16 %add_ln886, i16 %ct_prevSessionID_V"   --->   Operation 43 'store' 'store_ln886' <Predicate = (ct_waitForWrite_load)> <Delay = 0.38>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln68 = br void %close_timer.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/close_timer/close_timer.cpp:68]   --->   Operation 44 'br' 'br_ln68' <Predicate = (ct_waitForWrite_load)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.05>
ST_2 : Operation 45 [1/2] (1.20ns)   --->   "%closeTimerTable_load = load i10 %closeTimerTable_addr_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/close_timer/close_timer.cpp:78]   --->   Operation 45 'load' 'closeTimerTable_load' <Predicate = (!ct_waitForWrite_load & !tmp_i)> <Delay = 1.20> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 33> <Depth = 1000> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %closeTimerTable_load, i32 32" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/close_timer/close_timer.cpp:78]   --->   Operation 46 'bitselect' 'tmp' <Predicate = (!ct_waitForWrite_load & !tmp_i)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln78 = br i1 %tmp, void %._crit_edge1.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/close_timer/close_timer.cpp:78]   --->   Operation 47 'br' 'br_ln78' <Predicate = (!ct_waitForWrite_load & !tmp_i)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln1080 = trunc i33 %closeTimerTable_load"   --->   Operation 48 'trunc' 'trunc_ln1080' <Predicate = (!ct_waitForWrite_load & !tmp_i & tmp)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.85ns)   --->   "%icmp_ln1080 = icmp_eq  i32 %trunc_ln1080, i32 0"   --->   Operation 49 'icmp' 'icmp_ln1080' <Predicate = (!ct_waitForWrite_load & !tmp_i & tmp)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln1080, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/close_timer/close_timer.cpp:80]   --->   Operation 50 'br' 'br_ln80' <Predicate = (!ct_waitForWrite_load & !tmp_i & tmp)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln90 = br void %._crit_edge1.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/close_timer/close_timer.cpp:90]   --->   Operation 51 'br' 'br_ln90' <Predicate = (!ct_waitForWrite_load & !tmp_i & tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.08>
ST_3 : Operation 52 [1/1] (0.88ns)   --->   "%add_ln886_2 = add i32 %trunc_ln1080, i32 4294967295"   --->   Operation 52 'add' 'add_ln886_2' <Predicate = (!ct_waitForWrite_load & !tmp_i & tmp & !icmp_ln1080)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%or_ln_i = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 1, i32 %add_ln886_2"   --->   Operation 53 'bitconcatenate' 'or_ln_i' <Predicate = (!ct_waitForWrite_load & !tmp_i & tmp & !icmp_ln1080)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.20ns)   --->   "%store_ln886 = store i33 %or_ln_i, i10 %closeTimerTable_addr_1"   --->   Operation 54 'store' 'store_ln886' <Predicate = (!ct_waitForWrite_load & !tmp_i & tmp & !icmp_ln1080)> <Delay = 1.20> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 33> <Depth = 1000> <RAM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln83 = br void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/close_timer/close_timer.cpp:83]   --->   Operation 55 'br' 'br_ln83' <Predicate = (!ct_waitForWrite_load & !tmp_i & tmp & !icmp_ln1080)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.20ns)   --->   "%store_ln87 = store i33 0, i10 %closeTimerTable_addr_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/close_timer/close_timer.cpp:87]   --->   Operation 56 'store' 'store_ln87' <Predicate = (!ct_waitForWrite_load & !tmp_i & tmp & icmp_ln1080)> <Delay = 1.20> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 33> <Depth = 1000> <RAM>
ST_3 : Operation 57 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %closeTimer2stateTable_releaseState, i16 %ct_currSessionID_V_load" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 57 'write' 'write_ln173' <Predicate = (!ct_waitForWrite_load & !tmp_i & tmp & icmp_ln1080)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 58 'br' 'br_ln0' <Predicate = (!ct_waitForWrite_load & !tmp_i & tmp & icmp_ln1080)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 59 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ct_waitForWrite]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ ct_setSessionID_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ ct_prevSessionID_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ closeTimerTable]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[02]; IO mode=ap_memory:ce=0
Port [ rxEng2timer_setCloseTimer]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ct_currSessionID_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ closeTimer2stateTable_releaseState]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0              (specinterface ) [ 0000]
specinterface_ln0              (specinterface ) [ 0000]
specinterface_ln0              (specinterface ) [ 0000]
specinterface_ln0              (specinterface ) [ 0000]
specinterface_ln0              (specinterface ) [ 0000]
specinterface_ln0              (specinterface ) [ 0000]
specinterface_ln0              (specinterface ) [ 0000]
specinterface_ln0              (specinterface ) [ 0000]
specpipeline_ln48              (specpipeline  ) [ 0000]
specmemcore_ln48               (specmemcore   ) [ 0000]
ct_waitForWrite_load           (load          ) [ 0111]
ct_setSessionID_V_load         (load          ) [ 0000]
ct_prevSessionID_V_load        (load          ) [ 0000]
br_ln59                        (br            ) [ 0000]
tmp_i                          (nbreadreq     ) [ 0111]
br_ln69                        (br            ) [ 0000]
ct_currSessionID_V_load        (load          ) [ 0111]
store_ln76                     (store         ) [ 0000]
zext_ln587_18                  (zext          ) [ 0000]
closeTimerTable_addr_1         (getelementptr ) [ 0111]
add_ln885                      (add           ) [ 0000]
icmp_ln1064                    (icmp          ) [ 0000]
select_ln93                    (select        ) [ 0000]
store_ln93                     (store         ) [ 0000]
br_ln0                         (br            ) [ 0000]
rxEng2timer_setCloseTimer_read (read          ) [ 0000]
store_ln144                    (store         ) [ 0000]
store_ln72                     (store         ) [ 0000]
br_ln73                        (br            ) [ 0000]
br_ln0                         (br            ) [ 0000]
icmp_ln1068                    (icmp          ) [ 0100]
br_ln61                        (br            ) [ 0000]
zext_ln587                     (zext          ) [ 0000]
closeTimerTable_addr           (getelementptr ) [ 0000]
store_ln64                     (store         ) [ 0000]
store_ln65                     (store         ) [ 0000]
br_ln66                        (br            ) [ 0000]
add_ln886                      (add           ) [ 0000]
store_ln886                    (store         ) [ 0000]
br_ln68                        (br            ) [ 0000]
closeTimerTable_load           (load          ) [ 0000]
tmp                            (bitselect     ) [ 0111]
br_ln78                        (br            ) [ 0000]
trunc_ln1080                   (trunc         ) [ 0101]
icmp_ln1080                    (icmp          ) [ 0101]
br_ln80                        (br            ) [ 0000]
br_ln90                        (br            ) [ 0000]
add_ln886_2                    (add           ) [ 0000]
or_ln_i                        (bitconcatenate) [ 0000]
store_ln886                    (store         ) [ 0000]
br_ln83                        (br            ) [ 0000]
store_ln87                     (store         ) [ 0000]
write_ln173                    (write         ) [ 0000]
br_ln0                         (br            ) [ 0000]
ret_ln0                        (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ct_waitForWrite">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ct_waitForWrite"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ct_setSessionID_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ct_setSessionID_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ct_prevSessionID_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ct_prevSessionID_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="closeTimerTable">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="closeTimerTable"/><MemPortTyVec>0 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="rxEng2timer_setCloseTimer">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxEng2timer_setCloseTimer"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ct_currSessionID_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ct_currSessionID_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="closeTimer2stateTable_releaseState">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="closeTimer2stateTable_releaseState"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i33.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i1.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="tmp_i_nbreadreq_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="0" index="1" bw="16" slack="0"/>
<pin id="69" dir="0" index="2" bw="1" slack="0"/>
<pin id="70" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="rxEng2timer_setCloseTimer_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="16" slack="0"/>
<pin id="76" dir="0" index="1" bw="16" slack="0"/>
<pin id="77" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rxEng2timer_setCloseTimer_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="write_ln173_write_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="16" slack="0"/>
<pin id="83" dir="0" index="2" bw="16" slack="2"/>
<pin id="84" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/3 "/>
</bind>
</comp>

<comp id="87" class="1004" name="closeTimerTable_addr_1_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="33" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="16" slack="0"/>
<pin id="91" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="closeTimerTable_addr_1/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="10" slack="2"/>
<pin id="96" dir="0" index="1" bw="33" slack="0"/>
<pin id="97" dir="0" index="2" bw="0" slack="0"/>
<pin id="99" dir="0" index="4" bw="10" slack="0"/>
<pin id="100" dir="0" index="5" bw="33" slack="2147483647"/>
<pin id="101" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="33" slack="2147483647"/>
<pin id="102" dir="1" index="7" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="closeTimerTable_load/1 store_ln64/1 store_ln886/3 store_ln87/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="closeTimerTable_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="33" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="16" slack="0"/>
<pin id="108" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="closeTimerTable_addr/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="ct_waitForWrite_load_load_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ct_waitForWrite_load/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="ct_setSessionID_V_load_load_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="0"/>
<pin id="120" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ct_setSessionID_V_load/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="ct_prevSessionID_V_load_load_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="0"/>
<pin id="124" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ct_prevSessionID_V_load/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="ct_currSessionID_V_load_load_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="16" slack="0"/>
<pin id="128" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ct_currSessionID_V_load/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln76_store_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="0"/>
<pin id="132" dir="0" index="1" bw="16" slack="0"/>
<pin id="133" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="zext_ln587_18_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="0"/>
<pin id="138" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587_18/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="add_ln885_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="16" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln885/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="icmp_ln1064_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="16" slack="0"/>
<pin id="149" dir="0" index="1" bw="16" slack="0"/>
<pin id="150" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1064/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="select_ln93_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="0"/>
<pin id="155" dir="0" index="1" bw="16" slack="0"/>
<pin id="156" dir="0" index="2" bw="16" slack="0"/>
<pin id="157" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln93/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="store_ln93_store_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="16" slack="0"/>
<pin id="163" dir="0" index="1" bw="16" slack="0"/>
<pin id="164" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="store_ln144_store_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="16" slack="0"/>
<pin id="169" dir="0" index="1" bw="16" slack="0"/>
<pin id="170" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln144/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="store_ln72_store_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="icmp_ln1068_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="16" slack="0"/>
<pin id="181" dir="0" index="1" bw="16" slack="0"/>
<pin id="182" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1068/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="zext_ln587_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="16" slack="0"/>
<pin id="187" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln65_store_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="add_ln886_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="16" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln886/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln886_store_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="16" slack="0"/>
<pin id="204" dir="0" index="1" bw="16" slack="0"/>
<pin id="205" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln886/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="33" slack="0"/>
<pin id="211" dir="0" index="2" bw="7" slack="0"/>
<pin id="212" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="trunc_ln1080_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="33" slack="0"/>
<pin id="218" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1080/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="icmp_ln1080_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1080/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="add_ln886_2_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="1"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln886_2/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="or_ln_i_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="33" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="32" slack="0"/>
<pin id="235" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln_i/3 "/>
</bind>
</comp>

<comp id="240" class="1005" name="ct_waitForWrite_load_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="1"/>
<pin id="242" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="ct_waitForWrite_load "/>
</bind>
</comp>

<comp id="244" class="1005" name="tmp_i_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="1"/>
<pin id="246" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="248" class="1005" name="ct_currSessionID_V_load_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="16" slack="2"/>
<pin id="250" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="ct_currSessionID_V_load "/>
</bind>
</comp>

<comp id="253" class="1005" name="closeTimerTable_addr_1_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="10" slack="1"/>
<pin id="255" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="closeTimerTable_addr_1 "/>
</bind>
</comp>

<comp id="262" class="1005" name="tmp_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="1"/>
<pin id="264" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="266" class="1005" name="trunc_ln1080_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="1"/>
<pin id="268" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1080 "/>
</bind>
</comp>

<comp id="271" class="1005" name="icmp_ln1080_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="1"/>
<pin id="273" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1080 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="34" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="8" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="73"><net_src comp="24" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="78"><net_src comp="44" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="64" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="12" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="6" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="36" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="103"><net_src comp="87" pin="3"/><net_sink comp="94" pin=2"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="36" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="48" pin="0"/><net_sink comp="94" pin=4"/></net>

<net id="112"><net_src comp="104" pin="3"/><net_sink comp="94" pin=2"/></net>

<net id="113"><net_src comp="62" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="10" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="139"><net_src comp="126" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="145"><net_src comp="126" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="38" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="141" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="40" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="158"><net_src comp="147" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="42" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="141" pin="2"/><net_sink comp="153" pin=2"/></net>

<net id="165"><net_src comp="153" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="10" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="74" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="2" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="46" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="0" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="118" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="122" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="188"><net_src comp="118" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="194"><net_src comp="50" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="0" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="122" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="52" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="196" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="4" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="213"><net_src comp="54" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="94" pin="7"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="56" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="219"><net_src comp="94" pin="7"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="216" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="18" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="58" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="60" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="46" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="238"><net_src comp="226" pin="2"/><net_sink comp="231" pin=2"/></net>

<net id="239"><net_src comp="231" pin="3"/><net_sink comp="94" pin=1"/></net>

<net id="243"><net_src comp="114" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="66" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="126" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="256"><net_src comp="87" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="258"><net_src comp="253" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="265"><net_src comp="208" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="216" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="274"><net_src comp="220" pin="2"/><net_sink comp="271" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ct_waitForWrite | {1 }
	Port: ct_setSessionID_V | {1 }
	Port: ct_prevSessionID_V | {1 }
	Port: closeTimerTable | {1 3 }
	Port: rxEng2timer_setCloseTimer | {}
	Port: ct_currSessionID_V | {1 }
	Port: closeTimer2stateTable_releaseState | {3 }
 - Input state : 
	Port: close_timer : ct_waitForWrite | {1 }
	Port: close_timer : ct_setSessionID_V | {1 }
	Port: close_timer : ct_prevSessionID_V | {1 }
	Port: close_timer : closeTimerTable | {1 2 }
	Port: close_timer : rxEng2timer_setCloseTimer | {1 }
	Port: close_timer : ct_currSessionID_V | {1 }
	Port: close_timer : closeTimer2stateTable_releaseState | {}
  - Chain level:
	State 1
		br_ln59 : 1
		store_ln76 : 1
		zext_ln587_18 : 1
		closeTimerTable_addr_1 : 2
		closeTimerTable_load : 3
		add_ln885 : 1
		icmp_ln1064 : 2
		select_ln93 : 3
		store_ln93 : 4
		icmp_ln1068 : 1
		br_ln61 : 2
		zext_ln587 : 1
		closeTimerTable_addr : 2
		store_ln64 : 3
		add_ln886 : 1
		store_ln886 : 2
	State 2
		tmp : 1
		br_ln78 : 2
		trunc_ln1080 : 1
		icmp_ln1080 : 2
		br_ln80 : 3
	State 3
		or_ln_i : 1
		store_ln886 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|---------|---------|
| Operation|              Functional Unit              |    FF   |   LUT   |
|----------|-------------------------------------------|---------|---------|
|          |              add_ln885_fu_141             |    0    |    23   |
|    add   |              add_ln886_fu_196             |    0    |    23   |
|          |             add_ln886_2_fu_226            |    0    |    39   |
|----------|-------------------------------------------|---------|---------|
|          |             icmp_ln1064_fu_147            |    0    |    13   |
|   icmp   |             icmp_ln1068_fu_179            |    0    |    13   |
|          |             icmp_ln1080_fu_220            |    0    |    20   |
|----------|-------------------------------------------|---------|---------|
|  select  |             select_ln93_fu_153            |    0    |    16   |
|----------|-------------------------------------------|---------|---------|
| nbreadreq|           tmp_i_nbreadreq_fu_66           |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|   read   | rxEng2timer_setCloseTimer_read_read_fu_74 |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|   write  |          write_ln173_write_fu_80          |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|   zext   |            zext_ln587_18_fu_136           |    0    |    0    |
|          |             zext_ln587_fu_185             |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
| bitselect|                 tmp_fu_208                |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|   trunc  |            trunc_ln1080_fu_216            |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|bitconcatenate|               or_ln_i_fu_231              |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|   Total  |                                           |    0    |   147   |
|----------|-------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
| closeTimerTable_addr_1_reg_253|   10   |
|ct_currSessionID_V_load_reg_248|   16   |
|  ct_waitForWrite_load_reg_240 |    1   |
|      icmp_ln1080_reg_271      |    1   |
|         tmp_i_reg_244         |    1   |
|          tmp_reg_262          |    1   |
|      trunc_ln1080_reg_266     |   32   |
+-------------------------------+--------+
|             Total             |   62   |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_94 |  p1  |   2  |  33  |   66   ||    9    |
| grp_access_fu_94 |  p2  |   3  |   0  |    0   ||    14   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   66   || 0.806857||    23   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   147  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   23   |
|  Register |    -   |   62   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   62   |   170  |
+-----------+--------+--------+--------+
