INFO: [VRFC 10-2263] Analyzing Verilog file "/home/preethi-grace/counters_up_and_down/counters_up_and_down.srcs/sources_1/new/count_up-down.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_up_down
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/preethi-grace/counters_up_and_down/counters_up_and_down.srcs/sim_1/new/countupdown_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countupdown_tb
