INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aquiles/Arquitectura_de_computadoras/TP2_Arquitectura_de_computadoras/TP2_Arquietctura.srcs/sources_1/new/ALU_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aquiles/Arquitectura_de_computadoras/TP2_Arquitectura_de_computadoras/TP2_Arquietctura.srcs/sources_1/new/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aquiles/Arquitectura_de_computadoras/TP2_Arquitectura_de_computadoras/TP2_Arquietctura.srcs/sources_1/new/UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aquiles/Arquitectura_de_computadoras/TP2_Arquitectura_de_computadoras/TP2_Arquietctura.srcs/sources_1/new/UART_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aquiles/Arquitectura_de_computadoras/TP2_Arquitectura_de_computadoras/TP2_Arquietctura.srcs/sources_1/new/UART_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aquiles/Arquitectura_de_computadoras/TP2_Arquitectura_de_computadoras/TP2_Arquietctura.srcs/sources_1/new/baud_rate_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baud_rate_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aquiles/Arquitectura_de_computadoras/TP2_Arquitectura_de_computadoras/TP2_Arquietctura.srcs/sources_1/new/interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interface
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aquiles/Arquitectura_de_computadoras/TP2_Arquitectura_de_computadoras/TP2_Arquietctura.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aquiles/Arquitectura_de_computadoras/TP2_Arquitectura_de_computadoras/TP2_Arquietctura.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
