// Seed: 2016914601
module module_0 (
    output supply0 id_0,
    output wor id_1,
    output wor id_2,
    input supply0 id_3,
    input supply1 module_0,
    output supply1 id_5
);
endmodule
module module_1 (
    input wire id_0,
    output tri id_1,
    output tri1 id_2,
    input tri1 id_3,
    output tri id_4,
    output tri0 id_5,
    output tri id_6,
    output supply1 id_7,
    input wire id_8,
    input tri0 id_9,
    output supply1 id_10,
    output wire id_11,
    input logic id_12,
    output logic id_13
    , id_30,
    input wire id_14,
    output wire id_15,
    output wor id_16,
    output supply1 id_17,
    input tri id_18,
    output uwire id_19,
    input wire id_20,
    input uwire id_21,
    input wor id_22
    , id_31,
    input uwire id_23,
    input wor id_24,
    input supply0 id_25,
    input tri0 id_26,
    output supply0 id_27,
    input wor id_28
);
  always begin
    id_13 <= id_12;
  end
  module_0(
      id_6, id_1, id_5, id_0, id_24, id_2
  );
endmodule
