// Seed: 195518532
module module_0 #(
    parameter id_2 = 32'd28
) ();
  logic id_1 = id_1;
  parameter id_2 = (-1);
  generate
    wire [-1 : id_2] id_3;
  endgenerate
endmodule
module module_1 (
    input  wand id_0,
    input  wire id_1,
    output tri1 id_2
);
  reg [-1 : 1  ||  1] id_4, id_5, id_6, id_7;
  assign id_5 = id_0;
  module_0 modCall_1 ();
  bit id_8;
  assign id_2 = 1;
  logic [-1 : 1] id_9;
  always begin : LABEL_0
    id_7 <= -1;
    id_8 <= -1;
  end
  always
    for (id_4 = id_1; -1; id_7 = id_6)
      if (1) begin : LABEL_1
        for (id_4 = -1; -1; id_8 = id_9) begin : LABEL_2
          if (1)
            if (1) begin : LABEL_3
              id_6 = 1;
            end else id_8 = 1'b0;
          else id_8 = -1;
        end
      end
  final $signed(97);
  ;
  logic id_10;
  parameter id_11 = -1;
endmodule
