strict digraph "" {
	node [label="\N"];
	"259:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fcd1837f2d0>",
		fillcolor=lightcyan,
		label="259:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"259:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd1837f350>",
		fillcolor=cadetblue,
		label="259:BS
byte_sel = BYTE_0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd1837f350>]",
		style=filled,
		typ=BlockingSubstitution];
	"259:CA" -> "259:BS"	 [cond="[]",
		lineno=None];
	"262:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd1837be10>",
		fillcolor=cadetblue,
		label="262:BS
byte_sel = BYTE_3;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd1837be10>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_255:AL"	 [def_var="['byte_sel']",
		label="Leaf_255:AL"];
	"262:BS" -> "Leaf_255:AL"	 [cond="[]",
		lineno=None];
	"255:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fcd1837bf90>",
		clk_sens=False,
		fillcolor=gold,
		label="255:AL",
		sens="['BYTE_1', 'BYTE_0', 'BYTE_3', 'BYTE_2']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['BYTE_1', 'BYTE_0', 'BYTE_3', 'BYTE_2', 'state_byte']"];
	"256:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fcd1837f090>",
		fillcolor=turquoise,
		label="256:BL
byte_sel = 2'b00;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd1837f0d0>]",
		style=filled,
		typ=Block];
	"255:AL" -> "256:BL"	 [cond="[]",
		lineno=None];
	"261:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fcd1837f490>",
		fillcolor=lightcyan,
		label="261:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"261:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd1837f510>",
		fillcolor=cadetblue,
		label="261:BS
byte_sel = BYTE_2;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd1837f510>]",
		style=filled,
		typ=BlockingSubstitution];
	"261:CA" -> "261:BS"	 [cond="[]",
		lineno=None];
	"260:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fcd1837bc10>",
		fillcolor=lightcyan,
		label="260:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"260:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd1837bc90>",
		fillcolor=cadetblue,
		label="260:BS
byte_sel = BYTE_1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd1837bc90>]",
		style=filled,
		typ=BlockingSubstitution];
	"260:CA" -> "260:BS"	 [cond="[]",
		lineno=None];
	"262:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fcd1837f650>",
		fillcolor=lightcyan,
		label="262:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"262:CA" -> "262:BS"	 [cond="[]",
		lineno=None];
	"260:BS" -> "Leaf_255:AL"	 [cond="[]",
		lineno=None];
	"259:BS" -> "Leaf_255:AL"	 [cond="[]",
		lineno=None];
	"258:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7fcd1837f210>",
		fillcolor=linen,
		label="258:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"256:BL" -> "258:CS"	 [cond="[]",
		lineno=None];
	"258:CS" -> "259:CA"	 [cond="['state_byte']",
		label=state_byte,
		lineno=258];
	"258:CS" -> "261:CA"	 [cond="['state_byte']",
		label=state_byte,
		lineno=258];
	"258:CS" -> "260:CA"	 [cond="['state_byte']",
		label=state_byte,
		lineno=258];
	"258:CS" -> "262:CA"	 [cond="['state_byte']",
		label=state_byte,
		lineno=258];
	"261:BS" -> "Leaf_255:AL"	 [cond="[]",
		lineno=None];
}
