// Seed: 927768938
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output tri id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_4 = 1;
endmodule
module module_1 (
    output tri id_0,
    input wand id_1
    , id_18,
    input wand id_2,
    output wand id_3,
    input wire id_4,
    input wor id_5,
    output supply1 id_6,
    output wand id_7,
    output tri0 id_8,
    output wire id_9,
    input wor id_10,
    input wand id_11,
    input tri id_12,
    output uwire id_13,
    output wor id_14,
    output wand id_15,
    input uwire id_16#(
        .id_19(1),
        .id_20(1)
    )
);
  assign id_18 = id_16;
  assign id_9  = 1;
  module_0 modCall_1 (
      id_18,
      id_18,
      id_18,
      id_18
  );
  logic id_21;
  wire  id_22;
  wire  id_23;
endmodule
