
Selected circuits
===================
 - **Circuit**: 8x3-bit unsigned multiplier
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and ep parameters

Parameters of selected circuits
----------------------------

| Circuit name | MAE<sub>%</sub> | WCE<sub>%</sub> | EP<sub>%</sub> | MRE<sub>%</sub> | MSE | Download |
| --- |  --- | --- | --- | --- | --- | --- | 
| mul8x3u_0KE | 0.00 | 0.00 | 0.00 | 0.00 | 0 |  [[Verilog](mul8x3u_0KE.v)]  [[C](mul8x3u_0KE.c)] |
| mul8x3u_1X9 | 0.012 | 0.39 | 3.12 | 0.12 | 2.0 |  [[Verilog](mul8x3u_1X9.v)]  [[C](mul8x3u_1X9.c)] |
| mul8x3u_19K | 0.043 | 0.39 | 10.94 | 0.33 | 7.0 |  [[Verilog](mul8x3u_19K.v)]  [[C](mul8x3u_19K.c)] |
| mul8x3u_1R5 | 0.012 | 0.049 | 25.00 | 0.32 | 0.25 |  [[Verilog](mul8x3u_1R5.v)]  [[C](mul8x3u_1R5.c)] |
| mul8x3u_109 | 0.046 | 0.20 | 42.19 | 0.93 | 2.2 |  [[Verilog](mul8x3u_109.v)]  [[C](mul8x3u_109.c)] |
| mul8x3u_1TK | 0.082 | 0.29 | 56.25 | 1.71 | 6.0 |  [[Verilog](mul8x3u_1TK.v)]  [[C](mul8x3u_1TK.c)] |
| mul8x3u_0F1 | 0.11 | 0.29 | 59.38 | 2.34 | 10 |  [[Verilog](mul8x3u_0F1.v)]  [[C](mul8x3u_0F1.c)] |
| mul8x3u_0BN | 0.29 | 0.98 | 74.22 | 4.60 | 64 |  [[Verilog](mul8x3u_0BN.v)]  [[C](mul8x3u_0BN.c)] |
| mul8x3u_0QB | 21.79 | 87.16 | 87.16 | 100.00 | 380056 |  [[Verilog](mul8x3u_0QB.v)]  [[C](mul8x3u_0QB.c)] |
    
Parameters
--------------
![Parameters figure](fig.png)

References
--------------
   - V. Mrazek, L. Sekanina and Z. Vasicek, "Libraries of Approximate Circuits: Design and Application in CNN Accelerators"

             