{"auto_keywords": [{"score": 0.00481495049065317, "phrase": "cmos_scaling"}, {"score": 0.0034841647157189985, "phrase": "increased_susceptibility"}, {"score": 0.003361069456060196, "phrase": "soft_errors_due_to_strikes"}, {"score": 0.002963390095037466, "phrase": "packaging_materials."}, {"score": 0.0027575842698911173, "phrase": "degraded_reliability"}, {"score": 0.002387758958649797, "phrase": "better_coverage"}, {"score": 0.0021049977753042253, "phrase": "opportunistically_using_redundancy."}], "paper_keywords": [""], "paper_abstract": "CMOS SCALING CONTINUES TO ENABLE FASTER TRANSISTORS AND LOWER SUPPLY VOLTAGE, IMPROVING MICROPROCESSOR PERFORMANCE AND REDUCING PER-TRANSISTOR POWER. THE DOWNSIDE OF SCALING IS INCREASED SUSCEPTIBILITY TO SOFT ERRORS DUE TO STRIKES BY COSMIC PARTICLES AND RADIATION FROM PACKAGING MATERIALS. THE RESULT IS DEGRADED RELIABILITY IN FUTURE COMMODITY MICROPROCESSORS. THE AUTHORS TARGET BETTER COVERAGE WHILE INCURRING MINIMAL PERFORMANCE DEGRADATION BY OPPORTUNISTICALLY USING REDUNDANCY.", "paper_title": "Opportunistic transient-fault detection", "paper_id": "WOS:000235476600012"}