//! GPIO and GPIOTE (task and events) for the nRF51 series.
//!
//! Author: Philip Levis <pal@cs.stanford.edu>
//! Date: August 18, 2016

use chip;
use core::cell::Cell;
use core::mem;
use core::ops::{Index, IndexMut};
use kernel::common::VolatileCell;
use kernel::common::take_cell::TakeCell;
use kernel::hil;
use nvic;
use peripheral_interrupts::NvicIdx;

use peripheral_registers::{GPIO_BASE, GPIO};

/// The nRF51822 doesn't automatically provide GPIO interrupts. Instead,
/// to receive interrupts from a GPIO line, you must allocate a GPIOTE
/// (GPIO Task and Event) channel, and bind the channel to the desired
/// pin. There are 4 channels. This means that requesting an interrupt
/// can fail, if there are already 4 allocated.

struct GpioteRegisters {
    pub out0: VolatileCell<u32>, // 0x0
    pub out1: VolatileCell<u32>, // 0x4
    pub out2: VolatileCell<u32>, // 0x8
    pub out3: VolatileCell<u32>, // 0xC
    _reserved0: [VolatileCell<u8>; 0xF0],
    pub in0: VolatileCell<u32>, // 0x100
    pub in1: VolatileCell<u32>, // 0x104
    pub in2: VolatileCell<u32>, // 0x108
    pub in3: VolatileCell<u32>, // 0x10C
    _reserved1: [VolatileCell<u8>; 0x6C],
    pub port: VolatileCell<u32>, // 0x17C,
    _reserved2: [VolatileCell<u8>; 0x180],
    pub inten: VolatileCell<u32>, // 0x300
    pub intenset: VolatileCell<u32>, // 0x304
    pub intenclr: VolatileCell<u32>, // 0x308
    _reserved3: [VolatileCell<u8>; 0x204],
    pub config0: VolatileCell<u32>, // 0x510
    pub config1: VolatileCell<u32>, // 0x514
    pub config2: VolatileCell<u32>, // 0x518
    pub config3: VolatileCell<u32>, // 0x51C
}

const GPIOTE_BASE: u32 = 0x40006000;

#[allow(non_snake_case)]
fn GPIO() -> &'static GPIO {
    unsafe { mem::transmute(GPIO_BASE as usize) }
}

// Access to the GPIO Task and Event (GPIOTE) registers, for setting
// up interrupts through the nRF51822 task/event system, in chapter 10
// of the reference manual (v3.0).
#[allow(non_snake_case)]
fn GPIOTE() -> &'static GpioteRegisters {
    unsafe { mem::transmute(GPIOTE_BASE as usize) }
}

/// Allocate a GPIOTE channel
fn allocate_channel() -> i8 {
    if GPIOTE().config0.get() & 1 == 0 {
        return 0;
    } else if GPIOTE().config1.get() & 1 == 0 {
        return 1;
    } else if GPIOTE().config2.get() & 1 == 0 {
        return 2;
    } else if GPIOTE().config3.get() & 1 == 0 {
        return 3;
    }
    return -1;
}


/// Return which channel is allocated to a pin, or -1 if none.
fn find_channel(pin: u8) -> i8 {
    if (GPIOTE().config0.get() >> 8) & 0x1F == pin as u32 {
        return 0;
    } else if ((GPIOTE().config1.get() >> 8) & 0x1F) == pin as u32 {
        return 1;
    } else if ((GPIOTE().config2.get() >> 8) & 0x1F) == pin as u32 {
        return 2;
    } else if ((GPIOTE().config3.get() >> 8) & 0x1F) == pin as u32 {
        return 3;
    }
    return -1;
}

pub struct GPIOPin {
    pin: u8,
    client_data: Cell<usize>,
    client: TakeCell<&'static hil::gpio::Client>,
}

impl GPIOPin {
    const fn new(pin: u8) -> GPIOPin {
        GPIOPin {
            pin: pin,
            client_data: Cell::new(0),
            client: TakeCell::empty(),
        }
    }

    pub fn set_client<C: hil::gpio::Client>(&self, client: &'static C) {
        self.client.replace(client);
    }
}

impl hil::gpio::PinCtl for GPIOPin {
    fn set_input_mode(&self, mode: hil::gpio::InputMode) {
        let conf = match mode {
            hil::gpio::InputMode::PullUp => 0x3,
            hil::gpio::InputMode::PullDown => 0x1,
            hil::gpio::InputMode::PullNone => 0,
        };
        let pin_cnf = GPIO().pin_cnf[self.pin as usize];
        pin_cnf.set((pin_cnf.get() & !(0b11 << 2)) | (conf << 2));
    }
}

impl hil::gpio::Pin for GPIOPin {
    fn make_output(&self) {
        GPIO().dirset.set(1 << self.pin);
    }

    // Configuration constants stolen from
    // mynewt/hw/mcu/nordic/nrf51xxx/include/mcu/nrf51_bitfields.h
    fn make_input(&self) {
        GPIO().dirclr.set(1 << self.pin);
    }

    // Not clk
    fn disable(&self) {
        hil::gpio::PinCtl::set_input_mode(self, hil::gpio::InputMode::PullNone);
    }

    fn set(&self) {
        GPIO().outset.set(1 << self.pin);
    }

    fn clear(&self) {
        GPIO().outclr.set(1 << self.pin);
    }

    fn toggle(&self) {
        GPIO().out.set((1 << self.pin) ^ GPIO().out.get());
    }

    fn read(&self) -> bool {
        GPIO().in_.get() & (1 << self.pin) != 0
    }

    fn enable_interrupt(&self, _client_data: usize, _mode: hil::gpio::InterruptMode) {
        self.client_data.set(_client_data);
        let mut mode_bits: u32 = 1; // Event
        mode_bits |= match _mode {
            hil::gpio::InterruptMode::EitherEdge => 3 << 16,
            hil::gpio::InterruptMode::RisingEdge => 1 << 16,
            hil::gpio::InterruptMode::FallingEdge => 2 << 16,
        };
        let pin = self.pin as u32;
        mode_bits |= pin << 8;
        let channel = allocate_channel();
        match channel {
            0 => GPIOTE().config0.set(mode_bits),
            1 => GPIOTE().config1.set(mode_bits),
            2 => GPIOTE().config2.set(mode_bits),
            3 => GPIOTE().config3.set(mode_bits),
            _ => {}
        }
        GPIOTE().intenset.set(1 << channel);
        nvic::enable(NvicIdx::GPIOTE);
    }

    fn disable_interrupt(&self) {
        let channel = find_channel(self.pin);
        match channel {
            0 => GPIOTE().config0.set(0),
            1 => GPIOTE().config1.set(0),
            2 => GPIOTE().config2.set(0),
            3 => GPIOTE().config3.set(0),
            _ => {}
        }
        GPIOTE().intenclr.set(1 << channel);
    }
}

impl GPIOPin {
    pub fn handle_interrupt(&self) {
        self.client.map(|client| {
            client.fired(self.client_data.get());
        });
    }
}

pub struct Port {
    pins: [GPIOPin; 32],
}

impl Index<usize> for Port {
    type Output = GPIOPin;

    fn index(&self, index: usize) -> &GPIOPin {
        &self.pins[index]
    }
}

impl IndexMut<usize> for Port {
    fn index_mut(&mut self, index: usize) -> &mut GPIOPin {
        &mut self.pins[index]
    }
}

impl Port {
    /// GPIOTE interrupt: check each of 4 GPIOTE channels, if any has
    /// fired then trigger its corresponding pin's interrupt handler.
    pub fn handle_interrupt(&self) {
        nvic::clear_pending(NvicIdx::GPIOTE);

        if GPIOTE().in0.get() != 0 {
            GPIOTE().in0.set(0);
            let pin = (GPIOTE().config0.get() >> 8 & 0x1F) as usize;
            self.pins[pin].handle_interrupt();
        }
        if GPIOTE().in1.get() != 0 {
            GPIOTE().in1.set(0);
            let pin = (GPIOTE().config1.get() >> 8 & 0x1F) as usize;
            self.pins[pin].handle_interrupt();
        }
        if GPIOTE().in2.get() != 0 {
            GPIOTE().in2.set(0);
            let pin = (GPIOTE().config2.get() >> 8 & 0x1F) as usize;
            self.pins[pin].handle_interrupt();
        }
        if GPIOTE().in3.get() != 0 {
            GPIOTE().in3.set(0);
            let pin = (GPIOTE().config3.get() >> 8 & 0x1F) as usize;
            self.pins[pin].handle_interrupt();
        }
    }
}

pub static mut PORT: Port = Port {
    pins: [GPIOPin::new(0),
           GPIOPin::new(1),
           GPIOPin::new(2),
           GPIOPin::new(3),
           GPIOPin::new(4),
           GPIOPin::new(5),
           GPIOPin::new(6),
           GPIOPin::new(7),
           GPIOPin::new(8),
           GPIOPin::new(9),
           GPIOPin::new(10),
           GPIOPin::new(11),
           GPIOPin::new(12),
           GPIOPin::new(13),
           GPIOPin::new(14),
           GPIOPin::new(15),
           GPIOPin::new(16),
           GPIOPin::new(17),
           GPIOPin::new(18),
           GPIOPin::new(19),
           GPIOPin::new(20),
           GPIOPin::new(21),
           GPIOPin::new(22),
           GPIOPin::new(23),
           GPIOPin::new(24),
           GPIOPin::new(25),
           GPIOPin::new(26),
           GPIOPin::new(27),
           GPIOPin::new(28),
           GPIOPin::new(29),
           GPIOPin::new(30),
           GPIOPin::new(31)],
};

#[no_mangle]
#[allow(non_snake_case)]
pub unsafe extern "C" fn GPIOTE_Handler() {
    use kernel::common::Queue;
    nvic::disable(NvicIdx::GPIOTE);
    chip::INTERRUPT_QUEUE.as_mut().unwrap().enqueue(NvicIdx::GPIOTE);
}
