Generating HDL for group named EChUnitSelectRegisterat 9/17/2020 10:25:00 AM containing pages: 
	15.55.08.1, 15.55.09.1
No existing test bench file D:\Users\jay\Schematics\IBM1410\VHDL\EChUnitSelectRegister_tb.vhdl, FileNotFoundException , generating default test bench code.
Building lists of signals on 2 pages...
Found 15 signals on page 15.55.08.1
Found 26 signals on page 15.55.09.1
Found 23 unique input signals and 17 unique output signals, (39 total unique signals)
Determining sources for all input signals...
INFO:  Signal -S CONTROL REG DISABLE originates outside the group.
INFO:  Signal -S E CH RESET originates outside the group.
INFO:  Signal +S ASSEMBLY CH 8 BIT originates outside the group.
INFO:  Signal +S ASSEMBLY CH A BIT originates outside the group.
INFO:  Signal +S ASSEMBLY CH B BIT originates outside the group.
INFO:  Signal +S ASSEMBLY CH C CHAR BIT originates outside the group.
INFO:  Signal +S SET E CH UNIT SEL REG originates inside the group.
INFO:  Signal +S LOGIC GATE D 1 originates outside the group.
INFO:  Signal +S I RING 4 TIME originates outside the group.
INFO:  Signal +S I RING 1+1401 AND 3 TIME originates outside the group.
INFO:  Signal +S LAST LOGIC GATE 1 originates outside the group.
INFO:  Signal -S TEST READ E OR F originates outside the group.
INFO:  Signal -S TEST PUNCH ERROR originates outside the group.
INFO:  Signal -S TEST PRINT ERROR originates outside the group.
INFO:  Signal +S E CH STACKER SEL OP CODE originates outside the group.
INFO:  Signal +S E CH FORMS CTRL OP CODE originates outside the group.
INFO:  Signal +S PERCENT OR COML AT originates outside the group.
INFO:  Signal -S 1401 PUNCH originates outside the group.
INFO:  Signal -S 1401 READ originates outside the group.
INFO:  Signal -S 1401 PRINT originates outside the group.
INFO:  Signal +S ASSEMBLY CH 1 BIT originates outside the group.
INFO:  Signal +S ASSEMBLY CH 2 BIT originates outside the group.
INFO:  Signal +S ASSEMBLY CH 4 BIT originates outside the group.
Determining destinations for all output signals...
INFO:  Signal +S E CH U SEL REG NOT 8 BIT is used outside the group.
INFO:  Signal +S E CH U SEL REG NOT B BIT is used outside the group.
INFO:  Signal +S E CH U SEL REG NOT C BIT is used outside the group.
INFO:  Signal +S E CH U SEL REG NOT A BIT is used outside the group.
INFO:  Signal +S E CH U SEL REG A BIT is used outside the group.
INFO:  Signal +S E CH U SEL REG B BIT is used outside the group.
INFO:  Signal +S E CH U SEL REG C BIT is used outside the group.
INFO:  Signal +S E CH U SEL REG 8 BIT is used outside the group.
INFO:  Signal +S E CH U SEL REG NOT 4 BIT is used outside the group.
INFO:  Signal +S E CH U SEL REG NOT 2 BIT is used outside the group.
INFO:  Signal +S E CH U SEL REG 1 BIT is used outside the group.
INFO:  Signal +S E CH U SEL REG 2 BIT is used outside the group.
INFO:  Signal +S E CH U SEL REG NOT 1 BIT is used outside the group.
INFO:  Signal +S E CH U SEL REG 4 BIT is used outside the group.
INFO:  Signal +S SET E CH UNIT SEL REG is used only inside the group.
INFO:  Signal -S E CH FORMS CTRL OP CODE JRJ is used outside the group.
INFO:  Signal -S E CH STACK SEL OP CODE is used outside the group.
Removing 1 output signals that do not have destinations outside the group...
Removing 1 input signals that originate inside the group...
Input Signal +S ASSEMBLY CH 8 BIT replaced by Bus signal +S ASSEMBLY CH BUS
Input Signal +S ASSEMBLY CH A BIT replaced by Bus signal +S ASSEMBLY CH BUS
Input Signal +S ASSEMBLY CH B BIT replaced by Bus signal +S ASSEMBLY CH BUS
Input Signal +S I RING 4 TIME replaced by Bus signal +S I RING HDL BUS
Input Signal +S ASSEMBLY CH 1 BIT replaced by Bus signal +S ASSEMBLY CH BUS
Input Signal +S ASSEMBLY CH 2 BIT replaced by Bus signal +S ASSEMBLY CH BUS
Input Signal +S ASSEMBLY CH 4 BIT replaced by Bus signal +S ASSEMBLY CH BUS
DEBUG: Tentative bus +S E CH U SEL REG NOT BUS identified based on signal +S E CH U SEL REG NOT 8 BIT
DEBUG: Added signal +S E CH U SEL REG NOT B BIT to bus +S E CH U SEL REG NOT BUS
DEBUG: Added signal +S E CH U SEL REG NOT C BIT to bus +S E CH U SEL REG NOT BUS
DEBUG: Added signal +S E CH U SEL REG NOT A BIT to bus +S E CH U SEL REG NOT BUS
DEBUG: Tentative bus +S E CH U SEL REG BUS identified based on signal +S E CH U SEL REG A BIT
DEBUG: Added signal +S E CH U SEL REG B BIT to bus +S E CH U SEL REG BUS
DEBUG: Added signal +S E CH U SEL REG C BIT to bus +S E CH U SEL REG BUS
DEBUG: Added signal +S E CH U SEL REG 8 BIT to bus +S E CH U SEL REG BUS
DEBUG: Added signal +S E CH U SEL REG NOT 4 BIT to bus +S E CH U SEL REG NOT BUS
DEBUG: Added signal +S E CH U SEL REG NOT 2 BIT to bus +S E CH U SEL REG NOT BUS
DEBUG: Added signal +S E CH U SEL REG 1 BIT to bus +S E CH U SEL REG BUS
DEBUG: Added signal +S E CH U SEL REG 2 BIT to bus +S E CH U SEL REG BUS
DEBUG: Added signal +S E CH U SEL REG NOT 1 BIT to bus +S E CH U SEL REG NOT BUS
DEBUG: Added signal +S E CH U SEL REG 4 BIT to bus +S E CH U SEL REG BUS
INFO: Bus +S E CH U SEL REG NOT BUS identified 
INFO: Bus +S E CH U SEL REG BUS identified 
Output signal +S E CH U SEL REG NOT 8 BIT replaced by bus +S E CH U SEL REG NOT BUS
Output signal +S E CH U SEL REG NOT B BIT replaced by bus +S E CH U SEL REG NOT BUS
Output signal +S E CH U SEL REG NOT C BIT replaced by bus +S E CH U SEL REG NOT BUS
Output signal +S E CH U SEL REG NOT A BIT replaced by bus +S E CH U SEL REG NOT BUS
Output signal +S E CH U SEL REG A BIT replaced by bus +S E CH U SEL REG BUS
Output signal +S E CH U SEL REG B BIT replaced by bus +S E CH U SEL REG BUS
Output signal +S E CH U SEL REG C BIT replaced by bus +S E CH U SEL REG BUS
Output signal +S E CH U SEL REG 8 BIT replaced by bus +S E CH U SEL REG BUS
Output signal +S E CH U SEL REG NOT 4 BIT replaced by bus +S E CH U SEL REG NOT BUS
Output signal +S E CH U SEL REG NOT 2 BIT replaced by bus +S E CH U SEL REG NOT BUS
Output signal +S E CH U SEL REG 1 BIT replaced by bus +S E CH U SEL REG BUS
Output signal +S E CH U SEL REG 2 BIT replaced by bus +S E CH U SEL REG BUS
Output signal +S E CH U SEL REG NOT 1 BIT replaced by bus +S E CH U SEL REG NOT BUS
Output signal +S E CH U SEL REG 4 BIT replaced by bus +S E CH U SEL REG BUS
Generating list of internal signals/wires ...
1 internal signals/wires found.
Generating HDL prefixes...
Generating HDL associated with page 15.55.08.1 (E CH UNIT SELECT REGISTER)
Generating HDL associated with page 15.55.09.1 (E CH UNIT SELECT REGISTER)
