Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Tue Dec  9 20:44:27 2025
| Host         : DESKTOP-SL0FT3E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_system_timing_summary_routed.rpt -pb top_system_timing_summary_routed.pb -rpx top_system_timing_summary_routed.rpx -warn_on_violation
| Design       : top_system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
TIMING-20  Warning           Non-clocked latch               5           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1035)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2866)
5. checking no_input_delay (2)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1035)
---------------------------
 There are 1010 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U_RX/FSM_onehot_state_reg_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U_RX/FSM_onehot_state_reg_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U_RX/FSM_onehot_state_reg_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U_RX/FSM_onehot_state_reg_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U_RX/FSM_onehot_state_reg_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2866)
---------------------------------------------------
 There are 2866 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 2875          inf        0.000                      0                 2875           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2875 Endpoints
Min Delay          2875 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_TX/TxD_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            RsTx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.828ns  (logic 3.974ns (40.435%)  route 5.854ns (59.565%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDPE                         0.000     0.000 r  U_TX/TxD_reg/C
    SLICE_X7Y8           FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  U_TX/TxD_reg/Q
                         net (fo=1, routed)           5.854     6.310    RsTx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     9.828 r  RsTx_OBUF_inst/O
                         net (fo=0)                   0.000     9.828    RsTx
    A18                                                               r  RsTx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delay_counter_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            delay_counter_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.313ns  (logic 2.519ns (34.443%)  route 4.794ns (65.557%))
  Logic Levels:           12  (CARRY4=6 FDCE=1 LUT4=3 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE                         0.000     0.000 r  delay_counter_reg[11]/C
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  delay_counter_reg[11]/Q
                         net (fo=3, routed)           0.839     1.295    U_TX/delay_counter_reg[11]
    SLICE_X9Y7           LUT4 (Prop_lut4_I2_O)        0.124     1.419 f  U_TX/FSM_sequential_tx_state[2]_i_9/O
                         net (fo=1, routed)           0.433     1.852    U_TX/FSM_sequential_tx_state[2]_i_9_n_0
    SLICE_X9Y7           LUT6 (Prop_lut6_I5_O)        0.124     1.976 r  U_TX/FSM_sequential_tx_state[2]_i_5/O
                         net (fo=1, routed)           0.812     2.788    U_TX/FSM_sequential_tx_state[2]_i_5_n_0
    SLICE_X9Y8           LUT5 (Prop_lut5_I2_O)        0.124     2.912 r  U_TX/FSM_sequential_tx_state[2]_i_2/O
                         net (fo=3, routed)           0.823     3.735    U_TX_n_3
    SLICE_X8Y10          LUT4 (Prop_lut4_I0_O)        0.152     3.887 r  digit_idx[5]_i_3/O
                         net (fo=25, routed)          1.887     5.774    digit_idx[5]_i_3_n_0
    SLICE_X11Y5          LUT4 (Prop_lut4_I3_O)        0.348     6.122 r  delay_counter[0]_i_4/O
                         net (fo=1, routed)           0.000     6.122    delay_counter[0]_i_4_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.523 r  delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.523    delay_counter_reg[0]_i_2_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.637 r  delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.637    delay_counter_reg[4]_i_1_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.751 r  delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.751    delay_counter_reg[8]_i_1_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.865 r  delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.865    delay_counter_reg[12]_i_1_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.979 r  delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.979    delay_counter_reg[16]_i_1_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.313 r  delay_counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.313    delay_counter_reg[20]_i_1_n_6
    SLICE_X11Y10         FDCE                                         r  delay_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delay_counter_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            delay_counter_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.292ns  (logic 2.498ns (34.254%)  route 4.794ns (65.746%))
  Logic Levels:           12  (CARRY4=6 FDCE=1 LUT4=3 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE                         0.000     0.000 r  delay_counter_reg[11]/C
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  delay_counter_reg[11]/Q
                         net (fo=3, routed)           0.839     1.295    U_TX/delay_counter_reg[11]
    SLICE_X9Y7           LUT4 (Prop_lut4_I2_O)        0.124     1.419 f  U_TX/FSM_sequential_tx_state[2]_i_9/O
                         net (fo=1, routed)           0.433     1.852    U_TX/FSM_sequential_tx_state[2]_i_9_n_0
    SLICE_X9Y7           LUT6 (Prop_lut6_I5_O)        0.124     1.976 r  U_TX/FSM_sequential_tx_state[2]_i_5/O
                         net (fo=1, routed)           0.812     2.788    U_TX/FSM_sequential_tx_state[2]_i_5_n_0
    SLICE_X9Y8           LUT5 (Prop_lut5_I2_O)        0.124     2.912 r  U_TX/FSM_sequential_tx_state[2]_i_2/O
                         net (fo=3, routed)           0.823     3.735    U_TX_n_3
    SLICE_X8Y10          LUT4 (Prop_lut4_I0_O)        0.152     3.887 r  digit_idx[5]_i_3/O
                         net (fo=25, routed)          1.887     5.774    digit_idx[5]_i_3_n_0
    SLICE_X11Y5          LUT4 (Prop_lut4_I3_O)        0.348     6.122 r  delay_counter[0]_i_4/O
                         net (fo=1, routed)           0.000     6.122    delay_counter[0]_i_4_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.523 r  delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.523    delay_counter_reg[0]_i_2_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.637 r  delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.637    delay_counter_reg[4]_i_1_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.751 r  delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.751    delay_counter_reg[8]_i_1_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.865 r  delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.865    delay_counter_reg[12]_i_1_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.979 r  delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.979    delay_counter_reg[16]_i_1_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.292 r  delay_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.292    delay_counter_reg[20]_i_1_n_4
    SLICE_X11Y10         FDCE                                         r  delay_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delay_counter_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            delay_counter_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.218ns  (logic 2.424ns (33.580%)  route 4.794ns (66.420%))
  Logic Levels:           12  (CARRY4=6 FDCE=1 LUT4=3 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE                         0.000     0.000 r  delay_counter_reg[11]/C
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  delay_counter_reg[11]/Q
                         net (fo=3, routed)           0.839     1.295    U_TX/delay_counter_reg[11]
    SLICE_X9Y7           LUT4 (Prop_lut4_I2_O)        0.124     1.419 f  U_TX/FSM_sequential_tx_state[2]_i_9/O
                         net (fo=1, routed)           0.433     1.852    U_TX/FSM_sequential_tx_state[2]_i_9_n_0
    SLICE_X9Y7           LUT6 (Prop_lut6_I5_O)        0.124     1.976 r  U_TX/FSM_sequential_tx_state[2]_i_5/O
                         net (fo=1, routed)           0.812     2.788    U_TX/FSM_sequential_tx_state[2]_i_5_n_0
    SLICE_X9Y8           LUT5 (Prop_lut5_I2_O)        0.124     2.912 r  U_TX/FSM_sequential_tx_state[2]_i_2/O
                         net (fo=3, routed)           0.823     3.735    U_TX_n_3
    SLICE_X8Y10          LUT4 (Prop_lut4_I0_O)        0.152     3.887 r  digit_idx[5]_i_3/O
                         net (fo=25, routed)          1.887     5.774    digit_idx[5]_i_3_n_0
    SLICE_X11Y5          LUT4 (Prop_lut4_I3_O)        0.348     6.122 r  delay_counter[0]_i_4/O
                         net (fo=1, routed)           0.000     6.122    delay_counter[0]_i_4_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.523 r  delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.523    delay_counter_reg[0]_i_2_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.637 r  delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.637    delay_counter_reg[4]_i_1_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.751 r  delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.751    delay_counter_reg[8]_i_1_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.865 r  delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.865    delay_counter_reg[12]_i_1_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.979 r  delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.979    delay_counter_reg[16]_i_1_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.218 r  delay_counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.218    delay_counter_reg[20]_i_1_n_5
    SLICE_X11Y10         FDCE                                         r  delay_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delay_counter_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            delay_counter_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.202ns  (logic 2.408ns (33.433%)  route 4.794ns (66.567%))
  Logic Levels:           12  (CARRY4=6 FDCE=1 LUT4=3 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE                         0.000     0.000 r  delay_counter_reg[11]/C
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  delay_counter_reg[11]/Q
                         net (fo=3, routed)           0.839     1.295    U_TX/delay_counter_reg[11]
    SLICE_X9Y7           LUT4 (Prop_lut4_I2_O)        0.124     1.419 f  U_TX/FSM_sequential_tx_state[2]_i_9/O
                         net (fo=1, routed)           0.433     1.852    U_TX/FSM_sequential_tx_state[2]_i_9_n_0
    SLICE_X9Y7           LUT6 (Prop_lut6_I5_O)        0.124     1.976 r  U_TX/FSM_sequential_tx_state[2]_i_5/O
                         net (fo=1, routed)           0.812     2.788    U_TX/FSM_sequential_tx_state[2]_i_5_n_0
    SLICE_X9Y8           LUT5 (Prop_lut5_I2_O)        0.124     2.912 r  U_TX/FSM_sequential_tx_state[2]_i_2/O
                         net (fo=3, routed)           0.823     3.735    U_TX_n_3
    SLICE_X8Y10          LUT4 (Prop_lut4_I0_O)        0.152     3.887 r  digit_idx[5]_i_3/O
                         net (fo=25, routed)          1.887     5.774    digit_idx[5]_i_3_n_0
    SLICE_X11Y5          LUT4 (Prop_lut4_I3_O)        0.348     6.122 r  delay_counter[0]_i_4/O
                         net (fo=1, routed)           0.000     6.122    delay_counter[0]_i_4_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.523 r  delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.523    delay_counter_reg[0]_i_2_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.637 r  delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.637    delay_counter_reg[4]_i_1_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.751 r  delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.751    delay_counter_reg[8]_i_1_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.865 r  delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.865    delay_counter_reg[12]_i_1_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.979 r  delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.979    delay_counter_reg[16]_i_1_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.202 r  delay_counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.202    delay_counter_reg[20]_i_1_n_7
    SLICE_X11Y10         FDCE                                         r  delay_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delay_counter_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            delay_counter_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.199ns  (logic 2.405ns (33.405%)  route 4.794ns (66.595%))
  Logic Levels:           11  (CARRY4=5 FDCE=1 LUT4=3 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE                         0.000     0.000 r  delay_counter_reg[11]/C
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  delay_counter_reg[11]/Q
                         net (fo=3, routed)           0.839     1.295    U_TX/delay_counter_reg[11]
    SLICE_X9Y7           LUT4 (Prop_lut4_I2_O)        0.124     1.419 f  U_TX/FSM_sequential_tx_state[2]_i_9/O
                         net (fo=1, routed)           0.433     1.852    U_TX/FSM_sequential_tx_state[2]_i_9_n_0
    SLICE_X9Y7           LUT6 (Prop_lut6_I5_O)        0.124     1.976 r  U_TX/FSM_sequential_tx_state[2]_i_5/O
                         net (fo=1, routed)           0.812     2.788    U_TX/FSM_sequential_tx_state[2]_i_5_n_0
    SLICE_X9Y8           LUT5 (Prop_lut5_I2_O)        0.124     2.912 r  U_TX/FSM_sequential_tx_state[2]_i_2/O
                         net (fo=3, routed)           0.823     3.735    U_TX_n_3
    SLICE_X8Y10          LUT4 (Prop_lut4_I0_O)        0.152     3.887 r  digit_idx[5]_i_3/O
                         net (fo=25, routed)          1.887     5.774    digit_idx[5]_i_3_n_0
    SLICE_X11Y5          LUT4 (Prop_lut4_I3_O)        0.348     6.122 r  delay_counter[0]_i_4/O
                         net (fo=1, routed)           0.000     6.122    delay_counter[0]_i_4_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.523 r  delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.523    delay_counter_reg[0]_i_2_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.637 r  delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.637    delay_counter_reg[4]_i_1_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.751 r  delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.751    delay_counter_reg[8]_i_1_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.865 r  delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.865    delay_counter_reg[12]_i_1_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.199 r  delay_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.199    delay_counter_reg[16]_i_1_n_6
    SLICE_X11Y9          FDCE                                         r  delay_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delay_counter_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            delay_counter_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.178ns  (logic 2.384ns (33.210%)  route 4.794ns (66.790%))
  Logic Levels:           11  (CARRY4=5 FDCE=1 LUT4=3 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE                         0.000     0.000 r  delay_counter_reg[11]/C
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  delay_counter_reg[11]/Q
                         net (fo=3, routed)           0.839     1.295    U_TX/delay_counter_reg[11]
    SLICE_X9Y7           LUT4 (Prop_lut4_I2_O)        0.124     1.419 f  U_TX/FSM_sequential_tx_state[2]_i_9/O
                         net (fo=1, routed)           0.433     1.852    U_TX/FSM_sequential_tx_state[2]_i_9_n_0
    SLICE_X9Y7           LUT6 (Prop_lut6_I5_O)        0.124     1.976 r  U_TX/FSM_sequential_tx_state[2]_i_5/O
                         net (fo=1, routed)           0.812     2.788    U_TX/FSM_sequential_tx_state[2]_i_5_n_0
    SLICE_X9Y8           LUT5 (Prop_lut5_I2_O)        0.124     2.912 r  U_TX/FSM_sequential_tx_state[2]_i_2/O
                         net (fo=3, routed)           0.823     3.735    U_TX_n_3
    SLICE_X8Y10          LUT4 (Prop_lut4_I0_O)        0.152     3.887 r  digit_idx[5]_i_3/O
                         net (fo=25, routed)          1.887     5.774    digit_idx[5]_i_3_n_0
    SLICE_X11Y5          LUT4 (Prop_lut4_I3_O)        0.348     6.122 r  delay_counter[0]_i_4/O
                         net (fo=1, routed)           0.000     6.122    delay_counter[0]_i_4_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.523 r  delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.523    delay_counter_reg[0]_i_2_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.637 r  delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.637    delay_counter_reg[4]_i_1_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.751 r  delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.751    delay_counter_reg[8]_i_1_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.865 r  delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.865    delay_counter_reg[12]_i_1_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.178 r  delay_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.178    delay_counter_reg[16]_i_1_n_4
    SLICE_X11Y9          FDCE                                         r  delay_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delay_counter_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            delay_counter_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.104ns  (logic 2.310ns (32.515%)  route 4.794ns (67.485%))
  Logic Levels:           11  (CARRY4=5 FDCE=1 LUT4=3 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE                         0.000     0.000 r  delay_counter_reg[11]/C
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  delay_counter_reg[11]/Q
                         net (fo=3, routed)           0.839     1.295    U_TX/delay_counter_reg[11]
    SLICE_X9Y7           LUT4 (Prop_lut4_I2_O)        0.124     1.419 f  U_TX/FSM_sequential_tx_state[2]_i_9/O
                         net (fo=1, routed)           0.433     1.852    U_TX/FSM_sequential_tx_state[2]_i_9_n_0
    SLICE_X9Y7           LUT6 (Prop_lut6_I5_O)        0.124     1.976 r  U_TX/FSM_sequential_tx_state[2]_i_5/O
                         net (fo=1, routed)           0.812     2.788    U_TX/FSM_sequential_tx_state[2]_i_5_n_0
    SLICE_X9Y8           LUT5 (Prop_lut5_I2_O)        0.124     2.912 r  U_TX/FSM_sequential_tx_state[2]_i_2/O
                         net (fo=3, routed)           0.823     3.735    U_TX_n_3
    SLICE_X8Y10          LUT4 (Prop_lut4_I0_O)        0.152     3.887 r  digit_idx[5]_i_3/O
                         net (fo=25, routed)          1.887     5.774    digit_idx[5]_i_3_n_0
    SLICE_X11Y5          LUT4 (Prop_lut4_I3_O)        0.348     6.122 r  delay_counter[0]_i_4/O
                         net (fo=1, routed)           0.000     6.122    delay_counter[0]_i_4_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.523 r  delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.523    delay_counter_reg[0]_i_2_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.637 r  delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.637    delay_counter_reg[4]_i_1_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.751 r  delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.751    delay_counter_reg[8]_i_1_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.865 r  delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.865    delay_counter_reg[12]_i_1_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.104 r  delay_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.104    delay_counter_reg[16]_i_1_n_5
    SLICE_X11Y9          FDCE                                         r  delay_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delay_counter_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            delay_counter_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.088ns  (logic 2.294ns (32.362%)  route 4.794ns (67.638%))
  Logic Levels:           11  (CARRY4=5 FDCE=1 LUT4=3 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE                         0.000     0.000 r  delay_counter_reg[11]/C
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  delay_counter_reg[11]/Q
                         net (fo=3, routed)           0.839     1.295    U_TX/delay_counter_reg[11]
    SLICE_X9Y7           LUT4 (Prop_lut4_I2_O)        0.124     1.419 f  U_TX/FSM_sequential_tx_state[2]_i_9/O
                         net (fo=1, routed)           0.433     1.852    U_TX/FSM_sequential_tx_state[2]_i_9_n_0
    SLICE_X9Y7           LUT6 (Prop_lut6_I5_O)        0.124     1.976 r  U_TX/FSM_sequential_tx_state[2]_i_5/O
                         net (fo=1, routed)           0.812     2.788    U_TX/FSM_sequential_tx_state[2]_i_5_n_0
    SLICE_X9Y8           LUT5 (Prop_lut5_I2_O)        0.124     2.912 r  U_TX/FSM_sequential_tx_state[2]_i_2/O
                         net (fo=3, routed)           0.823     3.735    U_TX_n_3
    SLICE_X8Y10          LUT4 (Prop_lut4_I0_O)        0.152     3.887 r  digit_idx[5]_i_3/O
                         net (fo=25, routed)          1.887     5.774    digit_idx[5]_i_3_n_0
    SLICE_X11Y5          LUT4 (Prop_lut4_I3_O)        0.348     6.122 r  delay_counter[0]_i_4/O
                         net (fo=1, routed)           0.000     6.122    delay_counter[0]_i_4_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.523 r  delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.523    delay_counter_reg[0]_i_2_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.637 r  delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.637    delay_counter_reg[4]_i_1_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.751 r  delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.751    delay_counter_reg[8]_i_1_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.865 r  delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.865    delay_counter_reg[12]_i_1_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.088 r  delay_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.088    delay_counter_reg[16]_i_1_n_7
    SLICE_X11Y9          FDCE                                         r  delay_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delay_counter_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            delay_counter_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.085ns  (logic 2.291ns (32.334%)  route 4.794ns (67.666%))
  Logic Levels:           10  (CARRY4=4 FDCE=1 LUT4=3 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE                         0.000     0.000 r  delay_counter_reg[11]/C
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  delay_counter_reg[11]/Q
                         net (fo=3, routed)           0.839     1.295    U_TX/delay_counter_reg[11]
    SLICE_X9Y7           LUT4 (Prop_lut4_I2_O)        0.124     1.419 f  U_TX/FSM_sequential_tx_state[2]_i_9/O
                         net (fo=1, routed)           0.433     1.852    U_TX/FSM_sequential_tx_state[2]_i_9_n_0
    SLICE_X9Y7           LUT6 (Prop_lut6_I5_O)        0.124     1.976 r  U_TX/FSM_sequential_tx_state[2]_i_5/O
                         net (fo=1, routed)           0.812     2.788    U_TX/FSM_sequential_tx_state[2]_i_5_n_0
    SLICE_X9Y8           LUT5 (Prop_lut5_I2_O)        0.124     2.912 r  U_TX/FSM_sequential_tx_state[2]_i_2/O
                         net (fo=3, routed)           0.823     3.735    U_TX_n_3
    SLICE_X8Y10          LUT4 (Prop_lut4_I0_O)        0.152     3.887 r  digit_idx[5]_i_3/O
                         net (fo=25, routed)          1.887     5.774    digit_idx[5]_i_3_n_0
    SLICE_X11Y5          LUT4 (Prop_lut4_I3_O)        0.348     6.122 r  delay_counter[0]_i_4/O
                         net (fo=1, routed)           0.000     6.122    delay_counter[0]_i_4_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.523 r  delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.523    delay_counter_reg[0]_i_2_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.637 r  delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.637    delay_counter_reg[4]_i_1_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.751 r  delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.751    delay_counter_reg[8]_i_1_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.085 r  delay_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.085    delay_counter_reg[12]_i_1_n_6
    SLICE_X11Y8          FDCE                                         r  delay_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_PADOVAN/p1_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_PADOVAN/res_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.203ns  (logic 0.141ns (69.517%)  route 0.062ns (30.483%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDCE                         0.000     0.000 r  U_PADOVAN/p1_reg[12]/C
    SLICE_X4Y14          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U_PADOVAN/p1_reg[12]/Q
                         net (fo=2, routed)           0.062     0.203    U_PADOVAN/p1_reg_n_0_[12]
    SLICE_X5Y14          FDRE                                         r  U_PADOVAN/res_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_BCDCONV/bcd_data_reg[106]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bcd_captured_reg[42]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.219ns  (logic 0.141ns (64.352%)  route 0.078ns (35.648%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y20         FDRE                         0.000     0.000 r  U_BCDCONV/bcd_data_reg[106]/C
    SLICE_X15Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U_BCDCONV/bcd_data_reg[106]/Q
                         net (fo=4, routed)           0.078     0.219    bcd_out[42]
    SLICE_X14Y20         FDCE                                         r  bcd_captured_reg[42]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_MOSER/res_buff_reg[49]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_MOSER/res_reg[49]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.227ns  (logic 0.164ns (72.246%)  route 0.063ns (27.754%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE                         0.000     0.000 r  U_MOSER/res_buff_reg[49]/C
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  U_MOSER/res_buff_reg[49]/Q
                         net (fo=3, routed)           0.063     0.227    U_MOSER/res_buff_reg_n_0_[49]
    SLICE_X7Y24          FDRE                                         r  U_MOSER/res_reg[49]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_MOSER/res_buff_reg[57]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_MOSER/res_reg[57]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.227ns  (logic 0.164ns (72.246%)  route 0.063ns (27.754%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          FDRE                         0.000     0.000 r  U_MOSER/res_buff_reg[57]/C
    SLICE_X6Y26          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  U_MOSER/res_buff_reg[57]/Q
                         net (fo=3, routed)           0.063     0.227    U_MOSER/res_buff_reg_n_0_[57]
    SLICE_X7Y26          FDRE                                         r  U_MOSER/res_reg[57]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_MOSER/res_buff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_MOSER/res_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.227ns  (logic 0.164ns (72.246%)  route 0.063ns (27.754%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE                         0.000     0.000 r  U_MOSER/res_buff_reg[5]/C
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  U_MOSER/res_buff_reg[5]/Q
                         net (fo=3, routed)           0.063     0.227    U_MOSER/res_buff_reg_n_0_[5]
    SLICE_X7Y13          FDRE                                         r  U_MOSER/res_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_MOSER/pow_4_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_MOSER/pow_4_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.229ns  (logic 0.128ns (55.941%)  route 0.101ns (44.059%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDRE                         0.000     0.000 r  U_MOSER/pow_4_reg[8]/C
    SLICE_X7Y12          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  U_MOSER/pow_4_reg[8]/Q
                         net (fo=2, routed)           0.101     0.229    U_MOSER/pow_4_reg_n_0_[8]
    SLICE_X7Y12          FDRE                                         r  U_MOSER/pow_4_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_BCDCONV/bcd_data_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_BCDCONV/bcd_data_reg[32]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.237ns  (logic 0.186ns (78.504%)  route 0.051ns (21.496%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE                         0.000     0.000 r  U_BCDCONV/bcd_data_reg[31]/C
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U_BCDCONV/bcd_data_reg[31]/Q
                         net (fo=1, routed)           0.051     0.192    U_BCDCONV/in7[32]
    SLICE_X5Y20          LUT4 (Prop_lut4_I2_O)        0.045     0.237 r  U_BCDCONV/bcd_data[32]_i_1/O
                         net (fo=1, routed)           0.000     0.237    U_BCDCONV/bcd_next0_in[32]
    SLICE_X5Y20          FDRE                                         r  U_BCDCONV/bcd_data_reg[32]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_MOSER/pow_4_reg[38]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_MOSER/pow_4_reg[40]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.141ns (59.042%)  route 0.098ns (40.958%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE                         0.000     0.000 r  U_MOSER/pow_4_reg[38]/C
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U_MOSER/pow_4_reg[38]/Q
                         net (fo=2, routed)           0.098     0.239    U_MOSER/pow_4_reg_n_0_[38]
    SLICE_X5Y22          FDRE                                         r  U_MOSER/pow_4_reg[40]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_RX/FSM_onehot_state_next_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            U_RX/FSM_onehot_state_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.158ns (64.839%)  route 0.086ns (35.161%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           LDCE                         0.000     0.000 r  U_RX/FSM_onehot_state_next_reg[1]/G
    SLICE_X0Y9           LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  U_RX/FSM_onehot_state_next_reg[1]/Q
                         net (fo=1, routed)           0.086     0.244    U_RX/state_next[1]
    SLICE_X1Y9           FDCE                                         r  U_RX/FSM_onehot_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_PADOVAN/p1_reg[59]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_PADOVAN/res_reg[59]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.128ns (51.692%)  route 0.120ns (48.308%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDCE                         0.000     0.000 r  U_PADOVAN/p1_reg[59]/C
    SLICE_X4Y26          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  U_PADOVAN/p1_reg[59]/Q
                         net (fo=2, routed)           0.120     0.248    U_PADOVAN/p1_reg_n_0_[59]
    SLICE_X7Y27          FDRE                                         r  U_PADOVAN/res_reg[59]/D
  -------------------------------------------------------------------    -------------------





