Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu May 30 12:25:00 2019
| Host         : DESKTOP-B76RDHJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_control_sets_placed.rpt
| Design       : TOP
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    15 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      5 |            1 |
|      7 |            1 |
|      8 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              19 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              22 |            7 |
| Yes          | No                    | No                     |              12 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              28 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------+------------------------------------+------------------+----------------+
|  Clock Signal  |            Enable Signal           |          Set/Reset Signal          | Slice Load Count | Bel Load Count |
+----------------+------------------------------------+------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | BCD_disp/conv/index_c[4]_i_1_n_0   |                                    |                2 |              5 |
|  clk_IBUF_BUFG | BCD_disp/conv/int_rg_c[15]_i_2_n_0 |                                    |                1 |              7 |
|  clk_IBUF_BUFG | BCD_disp/conv/int_rg_c[15]_i_2_n_0 | BCD_disp/conv/int_rg_c[15]_i_1_n_0 |                1 |              8 |
|  clk_IBUF_BUFG |                                    |                                    |                7 |             19 |
|  clk_IBUF_BUFG | BCD_disp/conv/get_outputs          | btnC_IBUF                          |                5 |             20 |
|  clk_IBUF_BUFG |                                    | btnC_IBUF                          |                7 |             22 |
+----------------+------------------------------------+------------------------------------+------------------+----------------+


