dist_mem_gen_v8_0.v,verilog,dist_mem_gen_v8_0_13,../../../ipstatic/simulation/dist_mem_gen_v8_0.v,
my_ram.v,verilog,xil_defaultlib,../../../../mycpu1.gen/sources_1/ip/my_ram/sim/my_ram.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
