#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Dec 23 11:17:20 2020
# Process ID: 16968
# Current directory: D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/pro/finalAcc/finalAcc.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/pro/finalAcc/finalAcc.runs/synth_1/top.vds
# Journal file: D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/pro/finalAcc/finalAcc.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7z035ffg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z035'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23468 
WARNING: [Synth 8-1935] empty port in module declaration [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:91]
WARNING: [Synth 8-1935] empty port in module declaration [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe_group2.v:22]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 423.375 ; gain = 116.301
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/top.v:1]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/pro/finalAcc/finalAcc.runs/synth_1/.Xil/Vivado-16968-LAPTOP-PD9C7IFG/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/pro/finalAcc/finalAcc.runs/synth_1/.Xil/Vivado-16968-LAPTOP-PD9C7IFG/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'WLay1ROM' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/pro/finalAcc/finalAcc.runs/synth_1/.Xil/Vivado-16968-LAPTOP-PD9C7IFG/realtime/WLay1ROM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'WLay1ROM' (2#1) [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/pro/finalAcc/finalAcc.runs/synth_1/.Xil/Vivado-16968-LAPTOP-PD9C7IFG/realtime/WLay1ROM_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'BRAM32k' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/pro/finalAcc/finalAcc.runs/synth_1/.Xil/Vivado-16968-LAPTOP-PD9C7IFG/realtime/BRAM32k_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'BRAM32k' (3#1) [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/pro/finalAcc/finalAcc.runs/synth_1/.Xil/Vivado-16968-LAPTOP-PD9C7IFG/realtime/BRAM32k_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'BRAM8K' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/pro/finalAcc/finalAcc.runs/synth_1/.Xil/Vivado-16968-LAPTOP-PD9C7IFG/realtime/BRAM8K_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'BRAM8K' (4#1) [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/pro/finalAcc/finalAcc.runs/synth_1/.Xil/Vivado-16968-LAPTOP-PD9C7IFG/realtime/BRAM8K_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'pe1' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3]
INFO: [Synth 8-638] synthesizing module 'weightROM' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/pro/finalAcc/finalAcc.runs/synth_1/.Xil/Vivado-16968-LAPTOP-PD9C7IFG/realtime/weightROM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'weightROM' (5#1) [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/pro/finalAcc/finalAcc.runs/synth_1/.Xil/Vivado-16968-LAPTOP-PD9C7IFG/realtime/weightROM_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'weightRomLayer4' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/pro/finalAcc/finalAcc.runs/synth_1/.Xil/Vivado-16968-LAPTOP-PD9C7IFG/realtime/weightRomLayer4_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'weightRomLayer4' (6#1) [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/pro/finalAcc/finalAcc.runs/synth_1/.Xil/Vivado-16968-LAPTOP-PD9C7IFG/realtime/weightRomLayer4_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'weightRomLayer3' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/pro/finalAcc/finalAcc.runs/synth_1/.Xil/Vivado-16968-LAPTOP-PD9C7IFG/realtime/weightRomLayer3_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'weightRomLayer3' (7#1) [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/pro/finalAcc/finalAcc.runs/synth_1/.Xil/Vivado-16968-LAPTOP-PD9C7IFG/realtime/weightRomLayer3_stub.v:6]
WARNING: [Synth 8-689] width (12) of port connection 'addra' does not match port width (11) of module 'weightRomLayer3' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:213]
INFO: [Synth 8-638] synthesizing module 'BRAM16K' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/pro/finalAcc/finalAcc.runs/synth_1/.Xil/Vivado-16968-LAPTOP-PD9C7IFG/realtime/BRAM16K_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'BRAM16K' (8#1) [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/pro/finalAcc/finalAcc.runs/synth_1/.Xil/Vivado-16968-LAPTOP-PD9C7IFG/realtime/BRAM16K_stub.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:565]
INFO: [Synth 8-155] case statement is not full and has no default [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:1190]
INFO: [Synth 8-155] case statement is not full and has no default [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:1488]
INFO: [Synth 8-155] case statement is not full and has no default [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:2351]
INFO: [Synth 8-155] case statement is not full and has no default [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:2700]
INFO: [Synth 8-155] case statement is not full and has no default [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:563]
INFO: [Synth 8-638] synthesizing module 'pe_group2' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe_group2.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe_group2.v:131]
WARNING: [Synth 8-308] ignoring empty port [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe_group2.v:24]
INFO: [Synth 8-256] done synthesizing module 'pe_group2' (9#1) [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe_group2.v:1]
WARNING: [Synth 8-350] instance 'pe_group11' of module 'pe_group2' requires 22 connections, but only 21 given [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3319]
WARNING: [Synth 8-350] instance 'pe_group12' of module 'pe_group2' requires 22 connections, but only 21 given [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3385]
WARNING: [Synth 8-350] instance 'pe_group13' of module 'pe_group2' requires 22 connections, but only 21 given [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3452]
WARNING: [Synth 8-350] instance 'pe_group14' of module 'pe_group2' requires 22 connections, but only 21 given [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3518]
WARNING: [Synth 8-350] instance 'pe_group15' of module 'pe_group2' requires 22 connections, but only 21 given [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3586]
WARNING: [Synth 8-350] instance 'pe_group16' of module 'pe_group2' requires 22 connections, but only 21 given [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3650]
WARNING: [Synth 8-350] instance 'pe_group21' of module 'pe_group2' requires 22 connections, but only 21 given [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3718]
WARNING: [Synth 8-350] instance 'pe_group22' of module 'pe_group2' requires 22 connections, but only 21 given [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3786]
WARNING: [Synth 8-350] instance 'pe_group23' of module 'pe_group2' requires 22 connections, but only 21 given [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3854]
WARNING: [Synth 8-350] instance 'pe_group24' of module 'pe_group2' requires 22 connections, but only 21 given [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3922]
WARNING: [Synth 8-350] instance 'pe_group25' of module 'pe_group2' requires 22 connections, but only 21 given [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3989]
WARNING: [Synth 8-350] instance 'pe_group26' of module 'pe_group2' requires 22 connections, but only 21 given [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:4053]
INFO: [Synth 8-638] synthesizing module 'writeback' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/writeback.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/writeback.v:124]
INFO: [Synth 8-155] case statement is not full and has no default [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/writeback.v:115]
INFO: [Synth 8-155] case statement is not full and has no default [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/writeback.v:374]
INFO: [Synth 8-155] case statement is not full and has no default [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/writeback.v:408]
INFO: [Synth 8-155] case statement is not full and has no default [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/writeback.v:442]
INFO: [Synth 8-155] case statement is not full and has no default [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/writeback.v:366]
INFO: [Synth 8-638] synthesizing module 'channelBuf' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:133]
WARNING: [Synth 8-5788] Register registers1_reg[0] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:124]
WARNING: [Synth 8-5788] Register registers1_reg[1] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:124]
WARNING: [Synth 8-5788] Register registers1_reg[2] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:124]
WARNING: [Synth 8-5788] Register registers1_reg[3] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:124]
WARNING: [Synth 8-5788] Register registers1_reg[4] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:124]
WARNING: [Synth 8-5788] Register registers1_reg[5] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:124]
WARNING: [Synth 8-5788] Register registers1_reg[6] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:124]
WARNING: [Synth 8-5788] Register registers1_reg[7] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:124]
WARNING: [Synth 8-5788] Register registers1_reg[8] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:124]
WARNING: [Synth 8-5788] Register registers1_reg[9] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:124]
WARNING: [Synth 8-5788] Register registers1_reg[10] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:124]
WARNING: [Synth 8-5788] Register registers1_reg[11] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:124]
WARNING: [Synth 8-5788] Register registers1_reg[12] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:124]
WARNING: [Synth 8-5788] Register registers1_reg[13] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:124]
WARNING: [Synth 8-5788] Register registers1_reg[14] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:124]
WARNING: [Synth 8-5788] Register registers1_reg[15] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:124]
WARNING: [Synth 8-5788] Register registers1_reg[16] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:124]
WARNING: [Synth 8-5788] Register registers1_reg[17] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:124]
WARNING: [Synth 8-5788] Register registers1_reg[18] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:124]
WARNING: [Synth 8-5788] Register registers1_reg[19] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:124]
WARNING: [Synth 8-5788] Register registers1_reg[20] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:124]
WARNING: [Synth 8-5788] Register registers1_reg[21] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:124]
WARNING: [Synth 8-5788] Register registers1_reg[22] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:124]
WARNING: [Synth 8-5788] Register registers1_reg[23] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:124]
WARNING: [Synth 8-5788] Register registers1_reg[24] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:124]
WARNING: [Synth 8-5788] Register registers1_reg[25] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:124]
WARNING: [Synth 8-5788] Register registers1_reg[26] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:124]
WARNING: [Synth 8-5788] Register registers1_reg[27] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:124]
WARNING: [Synth 8-5788] Register registers1_reg[28] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:124]
WARNING: [Synth 8-5788] Register registers1_reg[29] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:124]
WARNING: [Synth 8-5788] Register registers1_reg[30] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:124]
WARNING: [Synth 8-5788] Register registers1_reg[31] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:124]
WARNING: [Synth 8-5788] Register registers1_reg[32] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:124]
WARNING: [Synth 8-5788] Register registers1_reg[33] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:124]
WARNING: [Synth 8-5788] Register registers1_reg[34] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:124]
WARNING: [Synth 8-5788] Register registers1_reg[35] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:124]
WARNING: [Synth 8-5788] Register registers1_reg[36] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:124]
WARNING: [Synth 8-5788] Register registers1_reg[37] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:124]
WARNING: [Synth 8-5788] Register registers1_reg[38] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:124]
WARNING: [Synth 8-5788] Register registers1_reg[39] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:124]
WARNING: [Synth 8-5788] Register registers1_reg[40] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:124]
WARNING: [Synth 8-5788] Register registers1_reg[41] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:124]
WARNING: [Synth 8-5788] Register registers1_reg[42] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:124]
WARNING: [Synth 8-5788] Register registers1_reg[43] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:124]
WARNING: [Synth 8-5788] Register registers1_reg[44] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:124]
WARNING: [Synth 8-5788] Register registers1_reg[45] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:124]
WARNING: [Synth 8-5788] Register registers1_reg[46] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:124]
WARNING: [Synth 8-5788] Register registers1_reg[47] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:124]
WARNING: [Synth 8-5788] Register registers1_reg[48] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:124]
WARNING: [Synth 8-5788] Register registers1_reg[49] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:124]
WARNING: [Synth 8-5788] Register registers1_reg[50] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:124]
WARNING: [Synth 8-5788] Register registers1_reg[51] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:124]
WARNING: [Synth 8-5788] Register registers1_reg[52] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:124]
WARNING: [Synth 8-5788] Register registers1_reg[53] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:124]
WARNING: [Synth 8-5788] Register registers1_reg[54] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:124]
WARNING: [Synth 8-5788] Register registers1_reg[55] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:124]
WARNING: [Synth 8-5788] Register registers1_reg[56] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:124]
WARNING: [Synth 8-5788] Register registers1_reg[57] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:124]
WARNING: [Synth 8-5788] Register registers1_reg[58] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:124]
WARNING: [Synth 8-5788] Register registers1_reg[59] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:124]
WARNING: [Synth 8-5788] Register registers1_reg[60] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:124]
WARNING: [Synth 8-5788] Register registers1_reg[61] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:124]
WARNING: [Synth 8-5788] Register registers1_reg[62] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:124]
WARNING: [Synth 8-5788] Register registers1_reg[63] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:124]
WARNING: [Synth 8-5788] Register registers2_reg[0] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:125]
WARNING: [Synth 8-5788] Register registers2_reg[1] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:125]
WARNING: [Synth 8-5788] Register registers2_reg[2] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:125]
WARNING: [Synth 8-5788] Register registers2_reg[3] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:125]
WARNING: [Synth 8-5788] Register registers2_reg[4] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:125]
WARNING: [Synth 8-5788] Register registers2_reg[5] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:125]
WARNING: [Synth 8-5788] Register registers2_reg[6] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:125]
WARNING: [Synth 8-5788] Register registers2_reg[7] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:125]
WARNING: [Synth 8-5788] Register registers2_reg[8] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:125]
WARNING: [Synth 8-5788] Register registers2_reg[9] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:125]
WARNING: [Synth 8-5788] Register registers2_reg[10] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:125]
WARNING: [Synth 8-5788] Register registers2_reg[11] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:125]
WARNING: [Synth 8-5788] Register registers2_reg[12] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:125]
WARNING: [Synth 8-5788] Register registers2_reg[13] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:125]
WARNING: [Synth 8-5788] Register registers2_reg[14] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:125]
WARNING: [Synth 8-5788] Register registers2_reg[15] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:125]
WARNING: [Synth 8-5788] Register registers2_reg[16] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:125]
WARNING: [Synth 8-5788] Register registers2_reg[17] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:125]
WARNING: [Synth 8-5788] Register registers2_reg[18] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:125]
WARNING: [Synth 8-5788] Register registers2_reg[19] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:125]
WARNING: [Synth 8-5788] Register registers2_reg[20] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:125]
WARNING: [Synth 8-5788] Register registers2_reg[21] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:125]
WARNING: [Synth 8-5788] Register registers2_reg[22] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:125]
WARNING: [Synth 8-5788] Register registers2_reg[23] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:125]
WARNING: [Synth 8-5788] Register registers2_reg[24] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:125]
WARNING: [Synth 8-5788] Register registers2_reg[25] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:125]
WARNING: [Synth 8-5788] Register registers2_reg[26] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:125]
WARNING: [Synth 8-5788] Register registers2_reg[27] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:125]
WARNING: [Synth 8-5788] Register registers2_reg[28] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:125]
WARNING: [Synth 8-5788] Register registers2_reg[29] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:125]
WARNING: [Synth 8-5788] Register registers2_reg[30] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:125]
WARNING: [Synth 8-5788] Register registers2_reg[31] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:125]
WARNING: [Synth 8-5788] Register registers2_reg[32] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:125]
WARNING: [Synth 8-5788] Register registers2_reg[33] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:125]
WARNING: [Synth 8-5788] Register registers2_reg[34] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:125]
WARNING: [Synth 8-5788] Register registers2_reg[35] in module channelBuf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:125]
INFO: [Common 17-14] Message 'Synth 8-5788' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'channelBuf' (10#1) [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/channelBuf.v:3]
INFO: [Synth 8-638] synthesizing module 'BRAM4k' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/pro/finalAcc/finalAcc.runs/synth_1/.Xil/Vivado-16968-LAPTOP-PD9C7IFG/realtime/BRAM4k_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'BRAM4k' (11#1) [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/pro/finalAcc/finalAcc.runs/synth_1/.Xil/Vivado-16968-LAPTOP-PD9C7IFG/realtime/BRAM4k_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element plusi1_reg was removed.  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/writeback.v:346]
WARNING: [Synth 8-6014] Unused sequential element plusi2_reg was removed.  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/writeback.v:347]
WARNING: [Synth 8-6014] Unused sequential element plusi3_reg was removed.  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/writeback.v:348]
WARNING: [Synth 8-6014] Unused sequential element plusi4_reg was removed.  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/writeback.v:349]
WARNING: [Synth 8-6014] Unused sequential element plusi5_reg was removed.  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/writeback.v:350]
WARNING: [Synth 8-6014] Unused sequential element plusi6_reg was removed.  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/writeback.v:351]
WARNING: [Synth 8-6014] Unused sequential element plusi7_reg was removed.  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/writeback.v:352]
WARNING: [Synth 8-6014] Unused sequential element plusi8_reg was removed.  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/writeback.v:353]
WARNING: [Synth 8-3848] Net addr_BRAMtemp_2 in module/entity writeback does not have driver. [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/writeback.v:510]
WARNING: [Synth 8-3848] Net din_BRAMtemp_2 in module/entity writeback does not have driver. [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/writeback.v:512]
INFO: [Synth 8-256] done synthesizing module 'writeback' (12#1) [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/writeback.v:5]
WARNING: [Synth 8-308] ignoring empty port [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:93]
WARNING: [Synth 8-6014] Unused sequential element ProcessBubble2_reg was removed.  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:533]
WARNING: [Synth 8-6014] Unused sequential element ProcessBubble3_reg was removed.  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:535]
WARNING: [Synth 8-6014] Unused sequential element ProcessBubble4_reg was removed.  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:536]
WARNING: [Synth 8-6014] Unused sequential element ProcessBubble5_reg was removed.  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:537]
WARNING: [Synth 8-6014] Unused sequential element BRAMFLAG_reg was removed.  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:538]
WARNING: [Synth 8-6014] Unused sequential element Trashdata_reg was removed.  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:1037]
INFO: [Synth 8-5837] Detected dual asynchronous set and preset for register FinishFlag_Bub2_reg in module pe1. This is not a recommended register style for Xilinx devices  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:481]
INFO: [Synth 8-5837] Detected dual asynchronous set and preset for register FinishFlag_Bub1_reg in module pe1. This is not a recommended register style for Xilinx devices  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:482]
INFO: [Synth 8-5837] Detected dual asynchronous set and preset for register FinishFlag_reg in module pe1. This is not a recommended register style for Xilinx devices  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:483]
WARNING: [Synth 8-3848] Net din_BRAM4k_1 in module/entity pe1 does not have driver. [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:471]
WARNING: [Synth 8-3848] Net din_BRAM4k_2 in module/entity pe1 does not have driver. [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:472]
WARNING: [Synth 8-3848] Net din_BRAMConv2Arr1_2 in module/entity pe1 does not have driver. [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:104]
WARNING: [Synth 8-3848] Net din_BRAMConv2Arr2_2 in module/entity pe1 does not have driver. [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:116]
INFO: [Synth 8-256] done synthesizing module 'pe1' (13#1) [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3]
WARNING: [Synth 8-350] instance 'PE' of module 'pe1' requires 35 connections, but only 34 given [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/top.v:153]
WARNING: [Synth 8-3848] Net we_BRAM4k in module/entity top does not have driver. [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/top.v:71]
INFO: [Synth 8-256] done synthesizing module 'top' (14#1) [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/top.v:1]
WARNING: [Synth 8-3917] design top has port led driven by constant 1
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_1[63]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_1[62]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_1[61]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_1[60]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_1[59]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_1[58]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_1[57]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_1[56]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_1[55]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_1[54]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_1[53]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_1[52]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_1[51]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_1[50]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_1[49]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_1[48]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_1[47]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_1[46]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_1[45]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_1[44]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_1[43]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_1[42]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_1[41]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_1[40]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_1[39]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_1[38]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_1[37]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_1[36]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_1[35]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_1[34]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_1[33]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_1[32]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_1[31]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_1[30]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_1[29]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_1[28]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_1[27]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_1[26]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_1[25]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_1[24]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_1[23]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_1[22]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_1[21]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_1[20]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_1[19]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_1[18]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_1[17]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_1[16]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_1[15]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_1[14]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_1[13]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_1[12]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_1[11]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_1[10]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_1[9]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_1[8]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_1[7]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_1[6]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_1[5]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_1[4]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_1[3]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_1[2]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_1[1]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_1[0]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_2[63]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_2[62]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_2[61]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_2[60]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_2[59]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_2[58]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_2[57]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_2[56]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_2[55]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_2[54]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_2[53]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_2[52]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_2[51]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_2[50]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_2[49]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_2[48]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_2[47]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_2[46]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_2[45]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_2[44]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_2[43]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_2[42]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_2[41]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_2[40]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_2[39]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_2[38]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_2[37]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_2[36]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_2[35]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_2[34]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_2[33]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_2[32]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_2[31]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_2[30]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_2[29]
WARNING: [Synth 8-3331] design pe1 has unconnected port din_BRAM4k_2[28]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 676.336 ; gain = 369.262
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 676.336 ; gain = 369.262
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z035ffg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/pro/finalAcc/finalAcc.runs/synth_1/.Xil/Vivado-16968-LAPTOP-PD9C7IFG/dcp9/clk_wiz_0_in_context.xdc] for cell 'clk0'
Finished Parsing XDC File [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/pro/finalAcc/finalAcc.runs/synth_1/.Xil/Vivado-16968-LAPTOP-PD9C7IFG/dcp9/clk_wiz_0_in_context.xdc] for cell 'clk0'
Parsing XDC File [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/pro/finalAcc/finalAcc.runs/synth_1/.Xil/Vivado-16968-LAPTOP-PD9C7IFG/dcp10/weightROM_in_context.xdc] for cell 'PE/weightRomlayer5'
Finished Parsing XDC File [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/pro/finalAcc/finalAcc.runs/synth_1/.Xil/Vivado-16968-LAPTOP-PD9C7IFG/dcp10/weightROM_in_context.xdc] for cell 'PE/weightRomlayer5'
Parsing XDC File [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/pro/finalAcc/finalAcc.runs/synth_1/.Xil/Vivado-16968-LAPTOP-PD9C7IFG/dcp11/BRAM4k_in_context.xdc] for cell 'PE/WB/bramtemp'
Finished Parsing XDC File [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/pro/finalAcc/finalAcc.runs/synth_1/.Xil/Vivado-16968-LAPTOP-PD9C7IFG/dcp11/BRAM4k_in_context.xdc] for cell 'PE/WB/bramtemp'
Parsing XDC File [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/pro/finalAcc/finalAcc.runs/synth_1/.Xil/Vivado-16968-LAPTOP-PD9C7IFG/dcp12/BRAM32k_in_context.xdc] for cell 'bram32k'
Finished Parsing XDC File [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/pro/finalAcc/finalAcc.runs/synth_1/.Xil/Vivado-16968-LAPTOP-PD9C7IFG/dcp12/BRAM32k_in_context.xdc] for cell 'bram32k'
Parsing XDC File [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/pro/finalAcc/finalAcc.runs/synth_1/.Xil/Vivado-16968-LAPTOP-PD9C7IFG/dcp13/WLay1ROM_in_context.xdc] for cell 'wLayer1Rom'
Finished Parsing XDC File [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/pro/finalAcc/finalAcc.runs/synth_1/.Xil/Vivado-16968-LAPTOP-PD9C7IFG/dcp13/WLay1ROM_in_context.xdc] for cell 'wLayer1Rom'
Parsing XDC File [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/pro/finalAcc/finalAcc.runs/synth_1/.Xil/Vivado-16968-LAPTOP-PD9C7IFG/dcp14/BRAM8K_in_context.xdc] for cell 'bram4k'
Finished Parsing XDC File [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/pro/finalAcc/finalAcc.runs/synth_1/.Xil/Vivado-16968-LAPTOP-PD9C7IFG/dcp14/BRAM8K_in_context.xdc] for cell 'bram4k'
Parsing XDC File [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/pro/finalAcc/finalAcc.runs/synth_1/.Xil/Vivado-16968-LAPTOP-PD9C7IFG/dcp14/BRAM8K_in_context.xdc] for cell 'BRAMConv2Arr1'
Finished Parsing XDC File [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/pro/finalAcc/finalAcc.runs/synth_1/.Xil/Vivado-16968-LAPTOP-PD9C7IFG/dcp14/BRAM8K_in_context.xdc] for cell 'BRAMConv2Arr1'
Parsing XDC File [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/pro/finalAcc/finalAcc.runs/synth_1/.Xil/Vivado-16968-LAPTOP-PD9C7IFG/dcp14/BRAM8K_in_context.xdc] for cell 'BRAMConv2Arr2'
Finished Parsing XDC File [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/pro/finalAcc/finalAcc.runs/synth_1/.Xil/Vivado-16968-LAPTOP-PD9C7IFG/dcp14/BRAM8K_in_context.xdc] for cell 'BRAMConv2Arr2'
Parsing XDC File [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/pro/finalAcc/finalAcc.runs/synth_1/.Xil/Vivado-16968-LAPTOP-PD9C7IFG/dcp15/BRAM16K_in_context.xdc] for cell 'PE/BRAMConv3Arr1'
Finished Parsing XDC File [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/pro/finalAcc/finalAcc.runs/synth_1/.Xil/Vivado-16968-LAPTOP-PD9C7IFG/dcp15/BRAM16K_in_context.xdc] for cell 'PE/BRAMConv3Arr1'
Parsing XDC File [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/pro/finalAcc/finalAcc.runs/synth_1/.Xil/Vivado-16968-LAPTOP-PD9C7IFG/dcp15/BRAM16K_in_context.xdc] for cell 'PE/BRAMConv3Arr2'
Finished Parsing XDC File [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/pro/finalAcc/finalAcc.runs/synth_1/.Xil/Vivado-16968-LAPTOP-PD9C7IFG/dcp15/BRAM16K_in_context.xdc] for cell 'PE/BRAMConv3Arr2'
Parsing XDC File [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/pro/finalAcc/finalAcc.runs/synth_1/.Xil/Vivado-16968-LAPTOP-PD9C7IFG/dcp15/BRAM16K_in_context.xdc] for cell 'PE/BRAMConv3Arr3'
Finished Parsing XDC File [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/pro/finalAcc/finalAcc.runs/synth_1/.Xil/Vivado-16968-LAPTOP-PD9C7IFG/dcp15/BRAM16K_in_context.xdc] for cell 'PE/BRAMConv3Arr3'
Parsing XDC File [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/pro/finalAcc/finalAcc.runs/synth_1/.Xil/Vivado-16968-LAPTOP-PD9C7IFG/dcp16/weightRomLayer4_in_context.xdc] for cell 'PE/rom4'
Finished Parsing XDC File [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/pro/finalAcc/finalAcc.runs/synth_1/.Xil/Vivado-16968-LAPTOP-PD9C7IFG/dcp16/weightRomLayer4_in_context.xdc] for cell 'PE/rom4'
Parsing XDC File [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/pro/finalAcc/finalAcc.runs/synth_1/.Xil/Vivado-16968-LAPTOP-PD9C7IFG/dcp17/weightRomLayer3_in_context.xdc] for cell 'PE/rom3'
Finished Parsing XDC File [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/pro/finalAcc/finalAcc.runs/synth_1/.Xil/Vivado-16968-LAPTOP-PD9C7IFG/dcp17/weightRomLayer3_in_context.xdc] for cell 'PE/rom3'
Parsing XDC File [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/pro/finalAcc/finalAcc.srcs/io/constraint01.xdc]
Finished Parsing XDC File [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/pro/finalAcc/finalAcc.srcs/io/constraint01.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/pro/finalAcc/finalAcc.srcs/io/constraint01.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1132.684 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'BRAMConv2Arr1' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'BRAMConv2Arr2' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'bram32k' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'bram4k' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'wLayer1Rom' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'PE/BRAMConv3Arr1' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'PE/BRAMConv3Arr2' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'PE/BRAMConv3Arr3' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'PE/rom3' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'PE/rom4' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'PE/weightRomlayer5' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'PE/WB/bramtemp' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1132.684 ; gain = 825.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z035ffg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1132.684 ; gain = 825.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk50MHz. (constraint file  D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/pro/finalAcc/finalAcc.runs/synth_1/.Xil/Vivado-16968-LAPTOP-PD9C7IFG/dcp9/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk50MHz. (constraint file  D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/pro/finalAcc/finalAcc.runs/synth_1/.Xil/Vivado-16968-LAPTOP-PD9C7IFG/dcp9/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for BRAMConv2Arr1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BRAMConv2Arr2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PE/BRAMConv3Arr1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PE/BRAMConv3Arr2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PE/BRAMConv3Arr3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PE/WB/bramtemp. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PE/rom3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PE/rom4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PE/weightRomlayer5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bram32k. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bram4k. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for wLayer1Rom. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1132.684 ; gain = 825.609
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "groupsum_out1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "groupsum_out2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'channelBuf'
INFO: [Synth 8-5546] ROM "registers1_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers1_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers1_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers1_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers1_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers1_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers1_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers1_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers1_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers1_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers1_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers1_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers1_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers1_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers1_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers1_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers1_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers1_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers1_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers1_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers1_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers1_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers1_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers1_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers1_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers1_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers1_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers1_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers1_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers1_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers1_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers1_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers1_reg[32]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers1_reg[33]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers1_reg[34]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers1_reg[35]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers1_reg[36]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers1_reg[37]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers1_reg[38]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers1_reg[39]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers1_reg[40]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers1_reg[41]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers1_reg[42]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers1_reg[43]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers1_reg[44]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers1_reg[45]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers1_reg[46]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers1_reg[47]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers1_reg[48]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers1_reg[49]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers1_reg[50]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers1_reg[51]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers1_reg[52]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers1_reg[53]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers1_reg[54]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers1_reg[55]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers1_reg[56]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers1_reg[57]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers1_reg[58]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers1_reg[59]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers1_reg[60]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers1_reg[61]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers1_reg[62]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers1_reg[63]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "registers11" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registers12" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registers13" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registers14" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registers15" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registers16" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'Zuhe_reg' in module 'writeback'
INFO: [Synth 8-5544] ROM "plusiA" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "we_BRAMtemp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "addr_BRAMtemp_1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "din_BRAMtemp_1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "din_BRAMtemp_11" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "we_CB" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "StateCB" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wdata_CB1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "din_1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Zuhe" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "we_BRAM32k" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "din_BRAM32k_1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Zuhe" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element addr_BRAMtemp_1_reg was removed.  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/writeback.v:112]
INFO: [Synth 8-4471] merging register 'weightA46_reg[7:0]' into 'weightA16_reg[7:0]' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:1606]
INFO: [Synth 8-4471] merging register 'weightA56_reg[7:0]' into 'weightA26_reg[7:0]' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:1612]
INFO: [Synth 8-4471] merging register 'weightA63_reg[7:0]' into 'weightA36_reg[7:0]' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:1615]
INFO: [Synth 8-4471] merging register 'weightA64_reg[7:0]' into 'weightA61_reg[7:0]' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:1616]
INFO: [Synth 8-4471] merging register 'weightA65_reg[7:0]' into 'weightA62_reg[7:0]' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:1617]
INFO: [Synth 8-4471] merging register 'weightA66_reg[7:0]' into 'weightA36_reg[7:0]' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:1618]
INFO: [Synth 8-4471] merging register 'weightB16_reg[7:0]' into 'weightA16_reg[7:0]' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:1625]
INFO: [Synth 8-4471] merging register 'weightB26_reg[7:0]' into 'weightA26_reg[7:0]' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:1631]
INFO: [Synth 8-4471] merging register 'weightB36_reg[7:0]' into 'weightA36_reg[7:0]' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:1637]
INFO: [Synth 8-4471] merging register 'weightB46_reg[7:0]' into 'weightA16_reg[7:0]' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:1643]
INFO: [Synth 8-4471] merging register 'weightB56_reg[7:0]' into 'weightA26_reg[7:0]' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:1649]
INFO: [Synth 8-4471] merging register 'weightB61_reg[7:0]' into 'weightA61_reg[7:0]' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:1650]
INFO: [Synth 8-4471] merging register 'weightB62_reg[7:0]' into 'weightA62_reg[7:0]' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:1651]
INFO: [Synth 8-4471] merging register 'weightB63_reg[7:0]' into 'weightA36_reg[7:0]' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:1652]
INFO: [Synth 8-4471] merging register 'weightB64_reg[7:0]' into 'weightA61_reg[7:0]' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:1653]
INFO: [Synth 8-4471] merging register 'weightB65_reg[7:0]' into 'weightA62_reg[7:0]' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:1654]
INFO: [Synth 8-4471] merging register 'weightB66_reg[7:0]' into 'weightA36_reg[7:0]' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:1655]
WARNING: [Synth 8-6014] Unused sequential element weightA46_reg was removed.  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:1606]
WARNING: [Synth 8-6014] Unused sequential element weightA56_reg was removed.  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:1612]
WARNING: [Synth 8-6014] Unused sequential element weightA63_reg was removed.  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:1615]
WARNING: [Synth 8-6014] Unused sequential element weightA64_reg was removed.  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:1616]
WARNING: [Synth 8-6014] Unused sequential element weightA65_reg was removed.  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:1617]
WARNING: [Synth 8-6014] Unused sequential element weightA66_reg was removed.  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:1618]
WARNING: [Synth 8-6014] Unused sequential element weightB16_reg was removed.  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:1625]
WARNING: [Synth 8-6014] Unused sequential element weightB26_reg was removed.  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:1631]
WARNING: [Synth 8-6014] Unused sequential element weightB36_reg was removed.  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:1637]
WARNING: [Synth 8-6014] Unused sequential element weightB46_reg was removed.  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:1643]
WARNING: [Synth 8-6014] Unused sequential element weightB56_reg was removed.  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:1649]
WARNING: [Synth 8-6014] Unused sequential element weightB61_reg was removed.  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:1650]
WARNING: [Synth 8-6014] Unused sequential element weightB62_reg was removed.  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:1651]
WARNING: [Synth 8-6014] Unused sequential element weightB63_reg was removed.  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:1652]
WARNING: [Synth 8-6014] Unused sequential element weightB64_reg was removed.  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:1653]
WARNING: [Synth 8-6014] Unused sequential element weightB65_reg was removed.  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:1654]
WARNING: [Synth 8-6014] Unused sequential element weightB66_reg was removed.  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:1655]
INFO: [Synth 8-802] inferred FSM for state register 'Layer_reg' in module 'pe1'
INFO: [Synth 8-5546] ROM "ifbuf5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "ifbuf3" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "Process" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Process" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Process" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Process" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_BRAM4k_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Row" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Channel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_BRAMConv2Arr1_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ProcessBubble1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ProcessBubble1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ProcessBubble1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "ProcessBubble1" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "ProcessBubble1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_BRAMConv3Arr2_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "addrbase" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "addrbase" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "addrbase8k" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "weightA11" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_layer3_base_bub" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "we_CB" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "we_CB" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element Channel_reg was removed.  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:518]
WARNING: [Synth 8-6014] Unused sequential element addr_wLayer1_1_reg was removed.  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:519]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                             0001
                 iSTATE0 |                              001 |                             0010
                 iSTATE1 |                              010 |                             0011
                 iSTATE2 |                              011 |                             0100
                 iSTATE3 |                              100 |                             0101
                 iSTATE4 |                              101 |                             0110
                 iSTATE5 |                              110 |                             0111
                 iSTATE6 |                              111 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'channelBuf'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE6 |                             0111 |                             0111
                 iSTATE7 |                             1000 |                             1000
                 iSTATE8 |                             1001 |                             1001
                 iSTATE9 |                             1010 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Zuhe_reg' using encoding 'sequential' in module 'writeback'
WARNING: [Synth 8-327] inferring latch for variable 'ifmapA11_reg' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3287]
WARNING: [Synth 8-327] inferring latch for variable 'ifmapA12_reg' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3288]
WARNING: [Synth 8-327] inferring latch for variable 'ifmapA13_reg' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3289]
WARNING: [Synth 8-327] inferring latch for variable 'ifmapA14_reg' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3290]
WARNING: [Synth 8-327] inferring latch for variable 'ifmapA15_reg' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3291]
WARNING: [Synth 8-327] inferring latch for variable 'ifmapA16_reg' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3299]
WARNING: [Synth 8-327] inferring latch for variable 'ifmapA21_reg' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3354]
WARNING: [Synth 8-327] inferring latch for variable 'ifmapA22_reg' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3355]
WARNING: [Synth 8-327] inferring latch for variable 'ifmapA23_reg' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3356]
WARNING: [Synth 8-327] inferring latch for variable 'ifmapA24_reg' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3357]
WARNING: [Synth 8-327] inferring latch for variable 'ifmapA25_reg' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3358]
WARNING: [Synth 8-327] inferring latch for variable 'ifmapA26_reg' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3366]
WARNING: [Synth 8-327] inferring latch for variable 'ifmapA31_reg' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3421]
WARNING: [Synth 8-327] inferring latch for variable 'ifmapA32_reg' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3422]
WARNING: [Synth 8-327] inferring latch for variable 'ifmapA33_reg' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3423]
WARNING: [Synth 8-327] inferring latch for variable 'ifmapA34_reg' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3424]
WARNING: [Synth 8-327] inferring latch for variable 'ifmapA35_reg' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3425]
WARNING: [Synth 8-327] inferring latch for variable 'ifmapA36_reg' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3433]
WARNING: [Synth 8-327] inferring latch for variable 'ifmapA41_reg' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3487]
WARNING: [Synth 8-327] inferring latch for variable 'ifmapA42_reg' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3488]
WARNING: [Synth 8-327] inferring latch for variable 'ifmapA43_reg' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3489]
WARNING: [Synth 8-327] inferring latch for variable 'ifmapA44_reg' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3490]
WARNING: [Synth 8-327] inferring latch for variable 'ifmapA45_reg' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3491]
WARNING: [Synth 8-327] inferring latch for variable 'ifmapA46_reg' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3499]
WARNING: [Synth 8-327] inferring latch for variable 'ifmapA51_reg' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3555]
WARNING: [Synth 8-327] inferring latch for variable 'ifmapA52_reg' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3556]
WARNING: [Synth 8-327] inferring latch for variable 'ifmapA53_reg' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3557]
WARNING: [Synth 8-327] inferring latch for variable 'ifmapA54_reg' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3558]
WARNING: [Synth 8-327] inferring latch for variable 'ifmapA55_reg' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3559]
WARNING: [Synth 8-327] inferring latch for variable 'ifmapA56_reg' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3567]
WARNING: [Synth 8-327] inferring latch for variable 'ifmapA61_reg' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3626]
WARNING: [Synth 8-327] inferring latch for variable 'ifmapA62_reg' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3627]
WARNING: [Synth 8-327] inferring latch for variable 'ifmapA63_reg' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3628]
WARNING: [Synth 8-327] inferring latch for variable 'ifmapA64_reg' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3629]
WARNING: [Synth 8-327] inferring latch for variable 'ifmapA65_reg' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3630]
WARNING: [Synth 8-327] inferring latch for variable 'ifmapA66_reg' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3631]
WARNING: [Synth 8-327] inferring latch for variable 'ifmapB11_reg' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3687]
WARNING: [Synth 8-327] inferring latch for variable 'ifmapB12_reg' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3688]
WARNING: [Synth 8-327] inferring latch for variable 'ifmapB13_reg' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3689]
WARNING: [Synth 8-327] inferring latch for variable 'ifmapB14_reg' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3690]
WARNING: [Synth 8-327] inferring latch for variable 'ifmapB15_reg' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3691]
WARNING: [Synth 8-327] inferring latch for variable 'ifmapB16_reg' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3699]
WARNING: [Synth 8-327] inferring latch for variable 'ifmapB21_reg' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3755]
WARNING: [Synth 8-327] inferring latch for variable 'ifmapB22_reg' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3756]
WARNING: [Synth 8-327] inferring latch for variable 'ifmapB23_reg' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3757]
WARNING: [Synth 8-327] inferring latch for variable 'ifmapB24_reg' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3758]
WARNING: [Synth 8-327] inferring latch for variable 'ifmapB25_reg' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3759]
WARNING: [Synth 8-327] inferring latch for variable 'ifmapB26_reg' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3767]
WARNING: [Synth 8-327] inferring latch for variable 'ifmapB31_reg' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3823]
WARNING: [Synth 8-327] inferring latch for variable 'ifmapB32_reg' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3824]
WARNING: [Synth 8-327] inferring latch for variable 'ifmapB33_reg' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3825]
WARNING: [Synth 8-327] inferring latch for variable 'ifmapB34_reg' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3826]
WARNING: [Synth 8-327] inferring latch for variable 'ifmapB35_reg' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3827]
WARNING: [Synth 8-327] inferring latch for variable 'ifmapB36_reg' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3835]
WARNING: [Synth 8-327] inferring latch for variable 'ifmapB41_reg' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3891]
WARNING: [Synth 8-327] inferring latch for variable 'ifmapB42_reg' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3892]
WARNING: [Synth 8-327] inferring latch for variable 'ifmapB43_reg' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3893]
WARNING: [Synth 8-327] inferring latch for variable 'ifmapB44_reg' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3894]
WARNING: [Synth 8-327] inferring latch for variable 'ifmapB45_reg' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3895]
WARNING: [Synth 8-327] inferring latch for variable 'ifmapB46_reg' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3903]
WARNING: [Synth 8-327] inferring latch for variable 'ifmapB51_reg' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3958]
WARNING: [Synth 8-327] inferring latch for variable 'ifmapB52_reg' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3959]
WARNING: [Synth 8-327] inferring latch for variable 'ifmapB53_reg' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3960]
WARNING: [Synth 8-327] inferring latch for variable 'ifmapB54_reg' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3961]
WARNING: [Synth 8-327] inferring latch for variable 'ifmapB55_reg' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3962]
WARNING: [Synth 8-327] inferring latch for variable 'ifmapB56_reg' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:3970]
WARNING: [Synth 8-327] inferring latch for variable 'ifmapB61_reg' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:4029]
WARNING: [Synth 8-327] inferring latch for variable 'ifmapB62_reg' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:4030]
WARNING: [Synth 8-327] inferring latch for variable 'ifmapB63_reg' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:4031]
WARNING: [Synth 8-327] inferring latch for variable 'ifmapB64_reg' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:4032]
WARNING: [Synth 8-327] inferring latch for variable 'ifmapB65_reg' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:4033]
WARNING: [Synth 8-327] inferring latch for variable 'ifmapB66_reg' [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:4034]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1132.684 ; gain = 825.609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |channelBuf__GB0 |           1|     17065|
|2     |channelBuf__GB1 |           1|      5190|
|3     |channelBuf__GB2 |           1|      7669|
|4     |channelBuf__GB3 |           1|      8875|
|5     |channelBuf__GB4 |           1|     11322|
|6     |channelBuf__GB5 |           1|     15503|
|7     |writeback__GC0  |           1|      5837|
|8     |pe1__GC0        |           1|     40972|
|9     |top__GC0        |           1|       555|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 8     
	   2 Input     27 Bit       Adders := 16    
	   2 Input     26 Bit       Adders := 32    
	   2 Input     25 Bit       Adders := 64    
	   2 Input     24 Bit       Adders := 128   
	   2 Input     23 Bit       Adders := 256   
	   2 Input     22 Bit       Adders := 16    
	   5 Input     19 Bit       Adders := 2     
	   2 Input     19 Bit       Adders := 12    
	   3 Input     18 Bit       Adders := 24    
	   2 Input     13 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 13    
	   2 Input     11 Bit       Adders := 11    
	   2 Input     10 Bit       Adders := 19    
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 11    
	               28 Bit    Registers := 8     
	               27 Bit    Registers := 16    
	               26 Bit    Registers := 32    
	               25 Bit    Registers := 64    
	               24 Bit    Registers := 128   
	               23 Bit    Registers := 256   
	               22 Bit    Registers := 520   
	               19 Bit    Registers := 24    
	               18 Bit    Registers := 24    
	               15 Bit    Registers := 74    
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 11    
	               11 Bit    Registers := 6     
	               10 Bit    Registers := 7     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 234   
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 75    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 12    
	  11 Input     64 Bit        Muxes := 3     
	   5 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   6 Input     64 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 24    
	   5 Input     19 Bit        Muxes := 12    
	   2 Input     18 Bit        Muxes := 24    
	   2 Input     15 Bit        Muxes := 134   
	   2 Input     13 Bit        Muxes := 2     
	   7 Input     13 Bit        Muxes := 2     
	  11 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 16    
	  15 Input     12 Bit        Muxes := 2     
	   4 Input     12 Bit        Muxes := 1     
	   7 Input     12 Bit        Muxes := 4     
	   6 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 6     
	   7 Input     11 Bit        Muxes := 6     
	   2 Input     10 Bit        Muxes := 6     
	   4 Input     10 Bit        Muxes := 3     
	  15 Input     10 Bit        Muxes := 3     
	   7 Input     10 Bit        Muxes := 5     
	   5 Input     10 Bit        Muxes := 2     
	   6 Input     10 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 257   
	   4 Input      8 Bit        Muxes := 214   
	  15 Input      8 Bit        Muxes := 14    
	   7 Input      8 Bit        Muxes := 33    
	   3 Input      8 Bit        Muxes := 22    
	   6 Input      8 Bit        Muxes := 90    
	  15 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 8     
	   7 Input      7 Bit        Muxes := 2     
	   6 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 5     
	   5 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 2     
	   6 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 22    
	   4 Input      5 Bit        Muxes := 3     
	  15 Input      5 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 4     
	   6 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   5 Input      4 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	  15 Input      3 Bit        Muxes := 2     
	  15 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 211   
	   8 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 31    
	  11 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 72    
	   4 Input      1 Bit        Muxes := 32    
	   7 Input      1 Bit        Muxes := 22    
	  15 Input      1 Bit        Muxes := 13    
	   9 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module channelBuf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 8     
	   2 Input     27 Bit       Adders := 16    
	   2 Input     26 Bit       Adders := 32    
	   2 Input     25 Bit       Adders := 64    
	   2 Input     24 Bit       Adders := 128   
	   2 Input     23 Bit       Adders := 256   
+---Registers : 
	               28 Bit    Registers := 8     
	               27 Bit    Registers := 16    
	               26 Bit    Registers := 32    
	               25 Bit    Registers := 64    
	               24 Bit    Registers := 128   
	               23 Bit    Registers := 256   
	               22 Bit    Registers := 512   
	                8 Bit    Registers := 8     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 16    
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 88    
	   8 Input      1 Bit        Muxes := 16    
Module writeback 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 16    
	   5 Input     19 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 4     
	               22 Bit    Registers := 8     
	               15 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	  11 Input     64 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 5     
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 2     
	  11 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   5 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 29    
	   5 Input      1 Bit        Muxes := 18    
	  11 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module pe_group2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 2     
+---Registers : 
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 2     
	               15 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   5 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 11    
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module pe_group2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 2     
+---Registers : 
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 2     
	               15 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   5 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 11    
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module pe_group2__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 2     
+---Registers : 
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 2     
	               15 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   5 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 11    
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module pe_group2__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 2     
+---Registers : 
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 2     
	               15 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   5 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 11    
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module pe_group2__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 2     
+---Registers : 
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 2     
	               15 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   5 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 11    
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module pe_group2__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 2     
+---Registers : 
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 2     
	               15 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   5 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 11    
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module pe_group2__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 2     
+---Registers : 
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 2     
	               15 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   5 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 11    
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module pe_group2__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 2     
+---Registers : 
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 2     
	               15 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   5 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 11    
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module pe_group2__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 2     
+---Registers : 
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 2     
	               15 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   5 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 11    
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module pe_group2__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 2     
+---Registers : 
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 2     
	               15 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   5 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 11    
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module pe_group2__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 2     
+---Registers : 
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 2     
	               15 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   5 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 11    
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module pe_group2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 2     
+---Registers : 
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 2     
	               15 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   5 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 11    
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module pe1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 9     
	   2 Input     11 Bit       Adders := 11    
	   2 Input     10 Bit       Adders := 19    
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 7     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 9     
	               11 Bit    Registers := 6     
	               10 Bit    Registers := 7     
	                8 Bit    Registers := 226   
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 6     
	   4 Input     64 Bit        Muxes := 1     
	   6 Input     64 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   7 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 16    
	  15 Input     12 Bit        Muxes := 2     
	   4 Input     12 Bit        Muxes := 1     
	   7 Input     12 Bit        Muxes := 4     
	   6 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 6     
	   7 Input     11 Bit        Muxes := 6     
	   2 Input     10 Bit        Muxes := 6     
	   4 Input     10 Bit        Muxes := 3     
	  15 Input     10 Bit        Muxes := 3     
	   7 Input     10 Bit        Muxes := 5     
	   5 Input     10 Bit        Muxes := 2     
	   6 Input     10 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 237   
	   4 Input      8 Bit        Muxes := 214   
	  15 Input      8 Bit        Muxes := 14    
	   7 Input      8 Bit        Muxes := 33    
	   3 Input      8 Bit        Muxes := 22    
	   6 Input      8 Bit        Muxes := 90    
	  15 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 8     
	   7 Input      7 Bit        Muxes := 2     
	   6 Input      7 Bit        Muxes := 2     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 22    
	   4 Input      5 Bit        Muxes := 3     
	  15 Input      5 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 4     
	   6 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	  15 Input      3 Bit        Muxes := 2     
	  15 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 82    
	   4 Input      1 Bit        Muxes := 32    
	   7 Input      1 Bit        Muxes := 22    
	  15 Input      1 Bit        Muxes := 13    
	   6 Input      1 Bit        Muxes := 59    
	   9 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1000 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "addr_BRAMtemp_1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "din_BRAMtemp_11" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element addr_BRAMtemp_1_reg was removed.  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/writeback.v:112]
INFO: [Synth 8-5546] ROM "Process" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_BRAMConv2Arr1_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ProcessBubble1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ProcessBubble1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_BRAMConv3Arr2_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "we_CB" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "we_CB" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element Channel_reg was removed.  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:518]
WARNING: [Synth 8-6014] Unused sequential element addr_wLayer1_1_reg was removed.  [D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/srcs/pe1.v:519]
WARNING: [Synth 8-3917] design top has port led driven by constant 1
INFO: [Synth 8-3886] merging instance 'WBi_6/plusiB_reg[9]' (FDCE) to 'WBi_6/plusiB_reg[14]'
INFO: [Synth 8-3886] merging instance 'WBi_6/plusiB_reg[10]' (FDCE) to 'WBi_6/plusiB_reg[14]'
INFO: [Synth 8-3886] merging instance 'WBi_6/plusiB_reg[11]' (FDCE) to 'WBi_6/plusiB_reg[14]'
INFO: [Synth 8-3886] merging instance 'WBi_6/plusiB_reg[12]' (FDCE) to 'WBi_6/plusiB_reg[14]'
INFO: [Synth 8-3886] merging instance 'WBi_6/plusiB_reg[13]' (FDCE) to 'WBi_6/plusiB_reg[14]'
INFO: [Synth 8-3886] merging instance 'WBi_6/plusiA_reg[9]' (FDCE) to 'WBi_6/plusiA_reg[10]'
INFO: [Synth 8-3886] merging instance 'WBi_6/plusiA_reg[10]' (FDCE) to 'WBi_6/plusiA_reg[11]'
INFO: [Synth 8-3886] merging instance 'WBi_6/plusiA_reg[11]' (FDCE) to 'WBi_6/plusiA_reg[12]'
INFO: [Synth 8-3886] merging instance 'WBi_6/plusiA_reg[12]' (FDCE) to 'WBi_6/plusiA_reg[13]'
INFO: [Synth 8-3886] merging instance 'WBi_6/plusiA_reg[13]' (FDCE) to 'WBi_6/plusiA_reg[14]'
INFO: [Synth 8-3886] merging instance 'WBi_6/StateCB_reg[2]' (FDCE) to 'WBi_6/StateCB_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (WBi_6/\StateCB_reg[3] )
INFO: [Synth 8-3886] merging instance 'WBi_6/wdata_CB8_reg[20]' (FDE) to 'WBi_6/wdata_CB8_reg[21]'
INFO: [Synth 8-3886] merging instance 'WBi_6/wdata_CB7_reg[20]' (FDE) to 'WBi_6/wdata_CB7_reg[21]'
INFO: [Synth 8-3886] merging instance 'WBi_6/wdata_CB6_reg[20]' (FDE) to 'WBi_6/wdata_CB6_reg[21]'
INFO: [Synth 8-3886] merging instance 'WBi_6/wdata_CB5_reg[20]' (FDE) to 'WBi_6/wdata_CB5_reg[21]'
INFO: [Synth 8-3886] merging instance 'WBi_6/wdata_CB4_reg[20]' (FDE) to 'WBi_6/wdata_CB4_reg[21]'
INFO: [Synth 8-3886] merging instance 'WBi_6/wdata_CB3_reg[20]' (FDE) to 'WBi_6/wdata_CB3_reg[21]'
INFO: [Synth 8-3886] merging instance 'WBi_6/wdata_CB2_reg[20]' (FDE) to 'WBi_6/wdata_CB2_reg[21]'
INFO: [Synth 8-3886] merging instance 'WBi_6/wdata_CB1_reg[20]' (FDE) to 'WBi_6/wdata_CB1_reg[21]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/we_CB_bub_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_2_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_2_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_2_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_2_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_2_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_2_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_2_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_2_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_2_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_2_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_2_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_2_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_2_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_2_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_2_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_2_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_2_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_2_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_2_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_2_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_2_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_2_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_2_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_2_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_2_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_2_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_2_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_2_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_2_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_2_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_2_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_2_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_2_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_2_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_2_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_2_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_2_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_2_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_2_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_2_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_2_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_2_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_2_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_2_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_2_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/we_BRAMConv3Arr2_2_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_1_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_1_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_1_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_1_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_1_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PEi_7/\din_BRAMConv3Arr2_1_reg[32] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'PEi_7/pe_group26/half1_reg[16]' (FDC) to 'PEi_7/pe_group26/half1_reg[17]'
INFO: [Synth 8-3886] merging instance 'PEi_7/pe_group26/half2_reg[16]' (FDC) to 'PEi_7/pe_group26/half2_reg[17]'
INFO: [Synth 8-3886] merging instance 'PEi_7/pe_group25/half1_reg[16]' (FDC) to 'PEi_7/pe_group25/half1_reg[17]'
INFO: [Synth 8-3886] merging instance 'PEi_7/pe_group25/half2_reg[16]' (FDC) to 'PEi_7/pe_group25/half2_reg[17]'
INFO: [Synth 8-3886] merging instance 'PEi_7/pe_group24/half1_reg[16]' (FDC) to 'PEi_7/pe_group24/half1_reg[17]'
INFO: [Synth 8-3886] merging instance 'PEi_7/pe_group24/half2_reg[16]' (FDC) to 'PEi_7/pe_group24/half2_reg[17]'
INFO: [Synth 8-3886] merging instance 'PEi_7/pe_group23/half1_reg[16]' (FDC) to 'PEi_7/pe_group23/half1_reg[17]'
INFO: [Synth 8-3886] merging instance 'PEi_7/pe_group23/half2_reg[16]' (FDC) to 'PEi_7/pe_group23/half2_reg[17]'
INFO: [Synth 8-3886] merging instance 'PEi_7/pe_group22/half1_reg[16]' (FDC) to 'PEi_7/pe_group22/half1_reg[17]'
INFO: [Synth 8-3886] merging instance 'PEi_7/pe_group22/half2_reg[16]' (FDC) to 'PEi_7/pe_group22/half2_reg[17]'
INFO: [Synth 8-3886] merging instance 'PEi_7/pe_group21/half1_reg[16]' (FDC) to 'PEi_7/pe_group21/half1_reg[17]'
INFO: [Synth 8-3886] merging instance 'PEi_7/pe_group21/half2_reg[16]' (FDC) to 'PEi_7/pe_group21/half2_reg[17]'
INFO: [Synth 8-3886] merging instance 'PEi_7/pe_group16/half1_reg[16]' (FDC) to 'PEi_7/pe_group16/half1_reg[17]'
INFO: [Synth 8-3886] merging instance 'PEi_7/pe_group16/half2_reg[16]' (FDC) to 'PEi_7/pe_group16/half2_reg[17]'
INFO: [Synth 8-3886] merging instance 'PEi_7/pe_group15/half1_reg[16]' (FDC) to 'PEi_7/pe_group15/half1_reg[17]'
INFO: [Synth 8-3886] merging instance 'PEi_7/pe_group15/half2_reg[16]' (FDC) to 'PEi_7/pe_group15/half2_reg[17]'
INFO: [Synth 8-3886] merging instance 'PEi_7/pe_group14/half1_reg[16]' (FDC) to 'PEi_7/pe_group14/half1_reg[17]'
INFO: [Synth 8-3886] merging instance 'PEi_7/pe_group14/half2_reg[16]' (FDC) to 'PEi_7/pe_group14/half2_reg[17]'
INFO: [Synth 8-3886] merging instance 'PEi_7/pe_group13/half1_reg[16]' (FDC) to 'PEi_7/pe_group13/half1_reg[17]'
INFO: [Synth 8-3886] merging instance 'PEi_7/pe_group13/half2_reg[16]' (FDC) to 'PEi_7/pe_group13/half2_reg[17]'
INFO: [Synth 8-3886] merging instance 'PEi_7/pe_group12/half1_reg[16]' (FDC) to 'PEi_7/pe_group12/half1_reg[17]'
INFO: [Synth 8-3886] merging instance 'PEi_7/pe_group12/half2_reg[16]' (FDC) to 'PEi_7/pe_group12/half2_reg[17]'
INFO: [Synth 8-3886] merging instance 'PEi_7/pe_group11/half1_reg[16]' (FDC) to 'PEi_7/pe_group11/half1_reg[17]'
INFO: [Synth 8-3886] merging instance 'PEi_7/pe_group11/half2_reg[16]' (FDC) to 'PEi_7/pe_group11/half2_reg[17]'
INFO: [Synth 8-3886] merging instance 'PEi_7/pe_group26/groupsum_out2_reg[16]' (FDCE) to 'PEi_7/pe_group26/groupsum_out2_reg[18]'
INFO: [Synth 8-3886] merging instance 'PEi_7/pe_group26/groupsum_out2_reg[17]' (FDCE) to 'PEi_7/pe_group26/groupsum_out2_reg[18]'
INFO: [Synth 8-3886] merging instance 'PEi_7/pe_group25/groupsum_out2_reg[16]' (FDCE) to 'PEi_7/pe_group25/groupsum_out2_reg[18]'
INFO: [Synth 8-3886] merging instance 'PEi_7/pe_group25/groupsum_out2_reg[17]' (FDCE) to 'PEi_7/pe_group25/groupsum_out2_reg[18]'
INFO: [Synth 8-3886] merging instance 'PEi_7/pe_group24/groupsum_out2_reg[16]' (FDCE) to 'PEi_7/pe_group24/groupsum_out2_reg[18]'
INFO: [Synth 8-3886] merging instance 'PEi_7/pe_group24/groupsum_out2_reg[17]' (FDCE) to 'PEi_7/pe_group24/groupsum_out2_reg[18]'
INFO: [Synth 8-3886] merging instance 'PEi_7/pe_group23/groupsum_out2_reg[16]' (FDCE) to 'PEi_7/pe_group23/groupsum_out2_reg[18]'
INFO: [Synth 8-3886] merging instance 'PEi_7/pe_group23/groupsum_out2_reg[17]' (FDCE) to 'PEi_7/pe_group23/groupsum_out2_reg[18]'
INFO: [Synth 8-3886] merging instance 'PEi_7/pe_group22/groupsum_out2_reg[16]' (FDCE) to 'PEi_7/pe_group22/groupsum_out2_reg[18]'
INFO: [Synth 8-3886] merging instance 'PEi_7/pe_group22/groupsum_out2_reg[17]' (FDCE) to 'PEi_7/pe_group22/groupsum_out2_reg[18]'
INFO: [Synth 8-3886] merging instance 'PEi_7/pe_group21/groupsum_out2_reg[16]' (FDCE) to 'PEi_7/pe_group21/groupsum_out2_reg[18]'
INFO: [Synth 8-3886] merging instance 'PEi_7/pe_group21/groupsum_out2_reg[17]' (FDCE) to 'PEi_7/pe_group21/groupsum_out2_reg[18]'
INFO: [Synth 8-3886] merging instance 'PEi_7/pe_group16/groupsum_out2_reg[16]' (FDCE) to 'PEi_7/pe_group16/groupsum_out2_reg[18]'
INFO: [Synth 8-3886] merging instance 'PEi_7/pe_group16/groupsum_out2_reg[17]' (FDCE) to 'PEi_7/pe_group16/groupsum_out2_reg[18]'
INFO: [Synth 8-3886] merging instance 'PEi_7/pe_group15/groupsum_out2_reg[16]' (FDCE) to 'PEi_7/pe_group15/groupsum_out2_reg[18]'
INFO: [Synth 8-3886] merging instance 'PEi_7/pe_group15/groupsum_out2_reg[17]' (FDCE) to 'PEi_7/pe_group15/groupsum_out2_reg[18]'
INFO: [Synth 8-3886] merging instance 'PEi_7/pe_group14/groupsum_out2_reg[16]' (FDCE) to 'PEi_7/pe_group14/groupsum_out2_reg[18]'
INFO: [Synth 8-3886] merging instance 'PEi_7/pe_group14/groupsum_out2_reg[17]' (FDCE) to 'PEi_7/pe_group14/groupsum_out2_reg[18]'
INFO: [Synth 8-3886] merging instance 'PEi_7/pe_group13/groupsum_out2_reg[16]' (FDCE) to 'PEi_7/pe_group13/groupsum_out2_reg[18]'
INFO: [Synth 8-3886] merging instance 'PEi_7/pe_group13/groupsum_out2_reg[17]' (FDCE) to 'PEi_7/pe_group13/groupsum_out2_reg[18]'
INFO: [Synth 8-3886] merging instance 'PEi_7/pe_group12/groupsum_out2_reg[16]' (FDCE) to 'PEi_7/pe_group12/groupsum_out2_reg[18]'
INFO: [Synth 8-3886] merging instance 'PEi_7/pe_group12/groupsum_out2_reg[17]' (FDCE) to 'PEi_7/pe_group12/groupsum_out2_reg[18]'
INFO: [Synth 8-3886] merging instance 'PEi_7/i_592/Layer_reg[2]' (FDCE) to 'PEi_7/i_592/Layer_reg[3]'
INFO: [Synth 8-3886] merging instance 'PEi_7/pe_group11/groupsum_out2_reg[16]' (FDCE) to 'PEi_7/pe_group11/groupsum_out2_reg[18]'
INFO: [Synth 8-3886] merging instance 'PEi_7/pe_group11/groupsum_out2_reg[17]' (FDCE) to 'PEi_7/pe_group11/groupsum_out2_reg[18]'
INFO: [Synth 8-3886] merging instance 'PEi_7/ifmapB61_reg[6]' (LD) to 'PEi_7/ifmapB33_reg[6]'
INFO: [Synth 8-3886] merging instance 'PEi_7/ifmapB61_reg[7]' (LD) to 'PEi_7/ifmapB33_reg[7]'
INFO: [Synth 8-3886] merging instance 'PEi_7/ifmapB61_reg[5]' (LD) to 'PEi_7/ifmapB33_reg[5]'
INFO: [Synth 8-3886] merging instance 'PEi_7/ifmapB61_reg[4]' (LD) to 'PEi_7/ifmapB33_reg[4]'
INFO: [Synth 8-3886] merging instance 'PEi_7/ifmapB61_reg[3]' (LD) to 'PEi_7/ifmapB33_reg[3]'
INFO: [Synth 8-3886] merging instance 'PEi_7/ifmapB61_reg[2]' (LD) to 'PEi_7/ifmapB33_reg[2]'
INFO: [Synth 8-3886] merging instance 'PEi_7/ifmapB61_reg[1]' (LD) to 'PEi_7/ifmapB33_reg[1]'
INFO: [Synth 8-3886] merging instance 'PEi_7/ifmapB61_reg[0]' (LD) to 'PEi_7/ifmapB33_reg[0]'
INFO: [Synth 8-3886] merging instance 'PEi_7/ifmapB63_reg[6]' (LD) to 'PEi_7/ifmapB65_reg[6]'
INFO: [Synth 8-3886] merging instance 'PEi_7/ifmapB63_reg[7]' (LD) to 'PEi_7/ifmapB65_reg[7]'
INFO: [Synth 8-3886] merging instance 'PEi_7/ifmapB63_reg[5]' (LD) to 'PEi_7/ifmapB65_reg[5]'
INFO: [Synth 8-3886] merging instance 'PEi_7/ifmapB63_reg[4]' (LD) to 'PEi_7/ifmapB65_reg[4]'
INFO: [Synth 8-3886] merging instance 'PEi_7/ifmapB63_reg[3]' (LD) to 'PEi_7/ifmapB65_reg[3]'
INFO: [Synth 8-3886] merging instance 'PEi_7/ifmapB63_reg[2]' (LD) to 'PEi_7/ifmapB65_reg[2]'
INFO: [Synth 8-3886] merging instance 'PEi_7/ifmapB63_reg[1]' (LD) to 'PEi_7/ifmapB65_reg[1]'
INFO: [Synth 8-3886] merging instance 'PEi_7/ifmapB63_reg[0]' (LD) to 'PEi_7/ifmapB65_reg[0]'
INFO: [Synth 8-3886] merging instance 'PEi_7/ifmapB62_reg[6]' (LD) to 'PEi_7/ifmapB64_reg[6]'
INFO: [Synth 8-3886] merging instance 'PEi_7/ifmapB62_reg[7]' (LD) to 'PEi_7/ifmapB64_reg[7]'
INFO: [Synth 8-3886] merging instance 'PEi_7/ifmapB62_reg[5]' (LD) to 'PEi_7/ifmapB64_reg[5]'
INFO: [Synth 8-3886] merging instance 'PEi_7/ifmapB62_reg[4]' (LD) to 'PEi_7/ifmapB64_reg[4]'
INFO: [Synth 8-3886] merging instance 'PEi_7/ifmapB62_reg[3]' (LD) to 'PEi_7/ifmapB64_reg[3]'
INFO: [Synth 8-3886] merging instance 'PEi_7/ifmapB62_reg[2]' (LD) to 'PEi_7/ifmapB64_reg[2]'
INFO: [Synth 8-3886] merging instance 'PEi_7/ifmapB62_reg[1]' (LD) to 'PEi_7/ifmapB64_reg[1]'
INFO: [Synth 8-3886] merging instance 'PEi_7/ifmapB62_reg[0]' (LD) to 'PEi_7/ifmapB64_reg[0]'
INFO: [Synth 8-3886] merging instance 'PEi_7/ifmapB64_reg[6]' (LD) to 'PEi_7/ifmapB36_reg[6]'
INFO: [Synth 8-3886] merging instance 'PEi_7/ifmapB64_reg[7]' (LD) to 'PEi_7/ifmapB36_reg[7]'
INFO: [Synth 8-3886] merging instance 'PEi_7/ifmapB64_reg[5]' (LD) to 'PEi_7/ifmapB36_reg[5]'
INFO: [Synth 8-3886] merging instance 'PEi_7/ifmapB64_reg[4]' (LD) to 'PEi_7/ifmapB36_reg[4]'
INFO: [Synth 8-3886] merging instance 'PEi_7/ifmapB64_reg[3]' (LD) to 'PEi_7/ifmapB36_reg[3]'
INFO: [Synth 8-3886] merging instance 'PEi_7/ifmapB64_reg[2]' (LD) to 'PEi_7/ifmapB36_reg[2]'
INFO: [Synth 8-3886] merging instance 'PEi_7/ifmapB64_reg[1]' (LD) to 'PEi_7/ifmapB36_reg[1]'
INFO: [Synth 8-3886] merging instance 'PEi_7/ifmapB64_reg[0]' (LD) to 'PEi_7/ifmapB36_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (wb_en_bub2_reg) is unused and will be removed from module pe_group2__2.
WARNING: [Synth 8-3332] Sequential element (wb_en_bub1_reg) is unused and will be removed from module pe_group2__2.
WARNING: [Synth 8-3332] Sequential element (wb_en_reg) is unused and will be removed from module pe_group2__2.
WARNING: [Synth 8-3332] Sequential element (FinishWB_reg) is unused and will be removed from module pe_group2__2.
WARNING: [Synth 8-3332] Sequential element (wb_en_bub2_reg) is unused and will be removed from module pe_group2__3.
WARNING: [Synth 8-3332] Sequential element (wb_en_bub1_reg) is unused and will be removed from module pe_group2__3.
WARNING: [Synth 8-3332] Sequential element (wb_en_reg) is unused and will be removed from module pe_group2__3.
WARNING: [Synth 8-3332] Sequential element (FinishWB_reg) is unused and will be removed from module pe_group2__3.
WARNING: [Synth 8-3332] Sequential element (wb_en_bub2_reg) is unused and will be removed from module pe_group2__4.
WARNING: [Synth 8-3332] Sequential element (wb_en_bub1_reg) is unused and will be removed from module pe_group2__4.
WARNING: [Synth 8-3332] Sequential element (wb_en_reg) is unused and will be removed from module pe_group2__4.
WARNING: [Synth 8-3332] Sequential element (FinishWB_reg) is unused and will be removed from module pe_group2__4.
WARNING: [Synth 8-3332] Sequential element (wb_en_bub2_reg) is unused and will be removed from module pe_group2__5.
WARNING: [Synth 8-3332] Sequential element (wb_en_bub1_reg) is unused and will be removed from module pe_group2__5.
WARNING: [Synth 8-3332] Sequential element (wb_en_reg) is unused and will be removed from module pe_group2__5.
WARNING: [Synth 8-3332] Sequential element (FinishWB_reg) is unused and will be removed from module pe_group2__5.
WARNING: [Synth 8-3332] Sequential element (wb_en_bub2_reg) is unused and will be removed from module pe_group2__6.
WARNING: [Synth 8-3332] Sequential element (wb_en_bub1_reg) is unused and will be removed from module pe_group2__6.
WARNING: [Synth 8-3332] Sequential element (wb_en_reg) is unused and will be removed from module pe_group2__6.
WARNING: [Synth 8-3332] Sequential element (FinishWB_reg) is unused and will be removed from module pe_group2__6.
WARNING: [Synth 8-3332] Sequential element (wb_en_bub2_reg) is unused and will be removed from module pe_group2__7.
WARNING: [Synth 8-3332] Sequential element (wb_en_bub1_reg) is unused and will be removed from module pe_group2__7.
WARNING: [Synth 8-3332] Sequential element (wb_en_reg) is unused and will be removed from module pe_group2__7.
WARNING: [Synth 8-3332] Sequential element (FinishWB_reg) is unused and will be removed from module pe_group2__7.
WARNING: [Synth 8-3332] Sequential element (wb_en_bub2_reg) is unused and will be removed from module pe_group2__8.
WARNING: [Synth 8-3332] Sequential element (wb_en_bub1_reg) is unused and will be removed from module pe_group2__8.
WARNING: [Synth 8-3332] Sequential element (wb_en_reg) is unused and will be removed from module pe_group2__8.
WARNING: [Synth 8-3332] Sequential element (FinishWB_reg) is unused and will be removed from module pe_group2__8.
WARNING: [Synth 8-3332] Sequential element (wb_en_bub2_reg) is unused and will be removed from module pe_group2__9.
WARNING: [Synth 8-3332] Sequential element (wb_en_bub1_reg) is unused and will be removed from module pe_group2__9.
WARNING: [Synth 8-3332] Sequential element (wb_en_reg) is unused and will be removed from module pe_group2__9.
WARNING: [Synth 8-3332] Sequential element (FinishWB_reg) is unused and will be removed from module pe_group2__9.
WARNING: [Synth 8-3332] Sequential element (wb_en_bub2_reg) is unused and will be removed from module pe_group2__10.
WARNING: [Synth 8-3332] Sequential element (wb_en_bub1_reg) is unused and will be removed from module pe_group2__10.
WARNING: [Synth 8-3332] Sequential element (wb_en_reg) is unused and will be removed from module pe_group2__10.
WARNING: [Synth 8-3332] Sequential element (FinishWB_reg) is unused and will be removed from module pe_group2__10.
WARNING: [Synth 8-3332] Sequential element (wb_en_bub2_reg) is unused and will be removed from module pe_group2__11.
WARNING: [Synth 8-3332] Sequential element (wb_en_bub1_reg) is unused and will be removed from module pe_group2__11.
WARNING: [Synth 8-3332] Sequential element (wb_en_reg) is unused and will be removed from module pe_group2__11.
WARNING: [Synth 8-3332] Sequential element (FinishWB_reg) is unused and will be removed from module pe_group2__11.
WARNING: [Synth 8-3332] Sequential element (wb_en_bub2_reg) is unused and will be removed from module pe_group2.
WARNING: [Synth 8-3332] Sequential element (wb_en_bub1_reg) is unused and will be removed from module pe_group2.
WARNING: [Synth 8-3332] Sequential element (wb_en_reg) is unused and will be removed from module pe_group2.
WARNING: [Synth 8-3332] Sequential element (FinishWB_reg) is unused and will be removed from module pe_group2.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:46 ; elapsed = 00:01:54 . Memory (MB): peak = 1132.684 ; gain = 825.609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |channelBuf__GB0 |           1|      6844|
|2     |channelBuf__GB1 |           1|      2187|
|3     |channelBuf__GB2 |           1|      3610|
|4     |channelBuf__GB3 |           1|      3533|
|5     |channelBuf__GB4 |           1|      4005|
|6     |channelBuf__GB5 |           1|      6216|
|7     |writeback__GC0  |           1|      1019|
|8     |pe1__GC0        |           1|     32347|
|9     |top__GC0        |           1|       555|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk0/clk_out1' to pin 'clk0/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:56 ; elapsed = 00:02:04 . Memory (MB): peak = 1211.617 ; gain = 904.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:01 ; elapsed = 00:02:09 . Memory (MB): peak = 1244.422 ; gain = 937.348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |channelBuf__GB0 |           1|      6844|
|2     |channelBuf__GB1 |           1|      2187|
|3     |channelBuf__GB2 |           1|      3610|
|4     |channelBuf__GB3 |           1|      3534|
|5     |channelBuf__GB4 |           1|      3748|
|6     |channelBuf__GB5 |           1|      6128|
|7     |writeback__GC0  |           1|      1019|
|8     |pe1__GC0        |           1|     32347|
|9     |top__GC0        |           1|       555|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:14 ; elapsed = 00:02:22 . Memory (MB): peak = 1345.859 ; gain = 1038.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PE/WB/bramtemp  has unconnected pin addrb[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PE/WB/bramtemp  has unconnected pin addrb[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PE/WB/bramtemp  has unconnected pin addrb[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PE/WB/bramtemp  has unconnected pin addrb[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PE/WB/bramtemp  has unconnected pin addrb[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PE/WB/bramtemp  has unconnected pin addrb[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PE/WB/bramtemp  has unconnected pin addrb[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PE/WB/bramtemp  has unconnected pin addrb[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PE/WB/bramtemp  has unconnected pin addrb[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PE/WB/bramtemp  has unconnected pin dinb[63]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PE/WB/bramtemp  has unconnected pin dinb[62]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PE/WB/bramtemp  has unconnected pin dinb[61]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PE/WB/bramtemp  has unconnected pin dinb[60]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PE/WB/bramtemp  has unconnected pin dinb[59]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PE/WB/bramtemp  has unconnected pin dinb[58]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PE/WB/bramtemp  has unconnected pin dinb[57]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PE/WB/bramtemp  has unconnected pin dinb[56]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PE/WB/bramtemp  has unconnected pin dinb[55]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PE/WB/bramtemp  has unconnected pin dinb[54]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PE/WB/bramtemp  has unconnected pin dinb[53]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PE/WB/bramtemp  has unconnected pin dinb[52]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PE/WB/bramtemp  has unconnected pin dinb[51]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PE/WB/bramtemp  has unconnected pin dinb[50]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PE/WB/bramtemp  has unconnected pin dinb[49]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PE/WB/bramtemp  has unconnected pin dinb[48]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PE/WB/bramtemp  has unconnected pin dinb[47]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PE/WB/bramtemp  has unconnected pin dinb[46]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PE/WB/bramtemp  has unconnected pin dinb[45]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PE/WB/bramtemp  has unconnected pin dinb[44]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PE/WB/bramtemp  has unconnected pin dinb[43]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PE/WB/bramtemp  has unconnected pin dinb[42]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PE/WB/bramtemp  has unconnected pin dinb[41]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PE/WB/bramtemp  has unconnected pin dinb[40]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PE/WB/bramtemp  has unconnected pin dinb[39]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PE/WB/bramtemp  has unconnected pin dinb[38]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PE/WB/bramtemp  has unconnected pin dinb[37]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PE/WB/bramtemp  has unconnected pin dinb[36]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PE/WB/bramtemp  has unconnected pin dinb[35]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PE/WB/bramtemp  has unconnected pin dinb[34]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PE/WB/bramtemp  has unconnected pin dinb[33]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PE/WB/bramtemp  has unconnected pin dinb[32]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PE/WB/bramtemp  has unconnected pin dinb[31]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PE/WB/bramtemp  has unconnected pin dinb[30]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PE/WB/bramtemp  has unconnected pin dinb[29]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PE/WB/bramtemp  has unconnected pin dinb[28]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PE/WB/bramtemp  has unconnected pin dinb[27]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PE/WB/bramtemp  has unconnected pin dinb[26]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PE/WB/bramtemp  has unconnected pin dinb[25]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PE/WB/bramtemp  has unconnected pin dinb[24]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PE/WB/bramtemp  has unconnected pin dinb[23]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PE/WB/bramtemp  has unconnected pin dinb[22]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PE/WB/bramtemp  has unconnected pin dinb[21]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PE/WB/bramtemp  has unconnected pin dinb[20]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PE/WB/bramtemp  has unconnected pin dinb[19]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PE/WB/bramtemp  has unconnected pin dinb[18]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PE/WB/bramtemp  has unconnected pin dinb[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PE/WB/bramtemp  has unconnected pin dinb[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PE/WB/bramtemp  has unconnected pin dinb[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PE/WB/bramtemp  has unconnected pin dinb[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PE/WB/bramtemp  has unconnected pin dinb[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PE/WB/bramtemp  has unconnected pin dinb[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PE/WB/bramtemp  has unconnected pin dinb[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PE/WB/bramtemp  has unconnected pin dinb[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PE/WB/bramtemp  has unconnected pin dinb[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PE/WB/bramtemp  has unconnected pin dinb[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PE/WB/bramtemp  has unconnected pin dinb[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PE/WB/bramtemp  has unconnected pin dinb[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PE/WB/bramtemp  has unconnected pin dinb[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PE/WB/bramtemp  has unconnected pin dinb[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PE/WB/bramtemp  has unconnected pin dinb[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PE/WB/bramtemp  has unconnected pin dinb[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PE/WB/bramtemp  has unconnected pin dinb[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PE/WB/bramtemp  has unconnected pin dinb[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:16 ; elapsed = 00:02:25 . Memory (MB): peak = 1345.859 ; gain = 1038.785
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:17 ; elapsed = 00:02:25 . Memory (MB): peak = 1345.859 ; gain = 1038.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:20 ; elapsed = 00:02:28 . Memory (MB): peak = 1345.859 ; gain = 1038.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:20 ; elapsed = 00:02:29 . Memory (MB): peak = 1345.859 ; gain = 1038.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:21 ; elapsed = 00:02:29 . Memory (MB): peak = 1345.859 ; gain = 1038.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:21 ; elapsed = 00:02:30 . Memory (MB): peak = 1345.859 ; gain = 1038.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top         | PE/we_CB_o_reg | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+----------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |clk_wiz_0       |         1|
|2     |WLay1ROM        |         1|
|3     |BRAM32k         |         1|
|4     |BRAM8K          |         3|
|5     |weightROM       |         1|
|6     |weightRomLayer4 |         1|
|7     |weightRomLayer3 |         1|
|8     |BRAM16K         |         3|
|9     |BRAM4k          |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BRAM16K         |     1|
|2     |BRAM16K__1      |     1|
|3     |BRAM16K__2      |     1|
|4     |BRAM32k         |     1|
|5     |BRAM4k          |     1|
|6     |BRAM8K          |     1|
|7     |BRAM8K__1       |     1|
|8     |BRAM8K__2       |     1|
|9     |WLay1ROM        |     1|
|10    |clk_wiz_0       |     1|
|11    |weightROM       |     1|
|12    |weightRomLayer3 |     1|
|13    |weightRomLayer4 |     1|
|14    |CARRY4          |  2802|
|15    |LUT1            |   298|
|16    |LUT2            |  9364|
|17    |LUT3            |   957|
|18    |LUT4            |  2213|
|19    |LUT5            |  1235|
|20    |LUT6            |  2379|
|21    |SRL16E          |     1|
|22    |FDCE            |  1999|
|23    |FDPE            |    30|
|24    |FDRE            | 17610|
|25    |FDSE            |    49|
|26    |IBUF            |     1|
|27    |OBUF            |     1|
+------+----------------+------+

Report Instance Areas: 
+------+---------------+-------------+------+
|      |Instance       |Module       |Cells |
+------+---------------+-------------+------+
|1     |top            |             | 40293|
|2     |  PE           |pe1          | 39423|
|3     |    WB         |writeback    | 26072|
|4     |      CB       |channelBuf   | 25600|
|5     |    pe_group11 |pe_group2    |   609|
|6     |    pe_group12 |pe_group2_0  |   524|
|7     |    pe_group13 |pe_group2_1  |   575|
|8     |    pe_group14 |pe_group2_2  |   572|
|9     |    pe_group15 |pe_group2_3  |   522|
|10    |    pe_group16 |pe_group2_4  |   601|
|11    |    pe_group21 |pe_group2_5  |   574|
|12    |    pe_group22 |pe_group2_6  |   523|
|13    |    pe_group23 |pe_group2_7  |   576|
|14    |    pe_group24 |pe_group2_8  |   573|
|15    |    pe_group25 |pe_group2_9  |   524|
|16    |    pe_group26 |pe_group2_10 |   601|
+------+---------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:21 ; elapsed = 00:02:30 . Memory (MB): peak = 1345.859 ; gain = 1038.785
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 73 critical warnings and 140 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:54 ; elapsed = 00:02:17 . Memory (MB): peak = 1345.859 ; gain = 582.438
Synthesis Optimization Complete : Time (s): cpu = 00:02:21 ; elapsed = 00:02:30 . Memory (MB): peak = 1345.859 ; gain = 1038.785
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2803 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
405 Infos, 392 Warnings, 73 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:31 ; elapsed = 00:02:41 . Memory (MB): peak = 1345.859 ; gain = 1050.582
INFO: [Common 17-1381] The checkpoint 'D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/pro/finalAcc/finalAcc.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.380 . Memory (MB): peak = 1345.859 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Dec 23 11:20:11 2020...
