// Seed: 3697695848
module module_0 #(
    parameter id_10 = 32'd10
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  output uwire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  parameter id_5 = 1;
  assign id_4 = -1;
  logic id_6;
  wire  id_7;
  wire  id_8  ,  id_9  ,  _id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ;
  localparam id_23 = 1;
  logic [1 : id_10] id_24;
  ;
endmodule
module module_1 (
    output wor id_0,
    input supply1 id_1,
    output tri1 id_2,
    input uwire id_3,
    output tri1 id_4,
    input tri id_5
);
  id_7 :
  assert property (@(posedge id_3) -1 & id_3)
  else;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7
  );
  assign modCall_1.id_10 = 0;
endmodule
