Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jul  5 18:31:05 2023
| Host         : LAPTOP-N5RR484N running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1171 register/latch pins with no clock driven by root clock pin: sw_i[2] (HIGH)

 There are 132 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_PC/PC_reg[10]/Q (HIGH)

 There are 132 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_PC/PC_reg[11]/Q (HIGH)

 There are 132 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_PC/PC_reg[2]/Q (HIGH)

 There are 132 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_PC/PC_reg[3]/Q (HIGH)

 There are 132 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_PC/PC_reg[4]/Q (HIGH)

 There are 132 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_PC/PC_reg[5]/Q (HIGH)

 There are 132 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_PC/PC_reg[6]/Q (HIGH)

 There are 132 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_PC/PC_reg[7]/Q (HIGH)

 There are 132 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_PC/PC_reg[8]/Q (HIGH)

 There are 132 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_PC/PC_reg[9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: U8_clk_div/clkdiv_reg[10]/Q (HIGH)

 There are 1171 register/latch pins with no clock driven by root clock pin: U8_clk_div/clkdiv_reg[24]/Q (HIGH)

 There are 1171 register/latch pins with no clock driven by root clock pin: U8_clk_div/clkdiv_reg[3]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8_clk_div/clkdiv_reg[6]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3670 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     95.358        0.000                      0                   32        0.104        0.000                      0                   32       49.500        0.000                       0                    84  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        95.358        0.000                      0                   32        0.104        0.000                      0                   32       49.500        0.000                       0                    84  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       95.358ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.358ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 1.978ns (43.643%)  route 2.554ns (56.357%))
  Logic Levels:           8  (BUFG=1 CARRY4=7)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 104.916 - 100.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.630     5.233    U8_clk_div/clk
    SLICE_X59Y95         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDCE (Prop_fdce_C_Q)         0.456     5.689 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.779     6.468    clkdiv[6]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     6.564 r  clkdiv_BUFG[6]_inst/O
                         net (fo=37, routed)          1.774     8.338    U8_clk_div/S[0]
    SLICE_X59Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     8.860 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.860    U8_clk_div/clkdiv_reg[4]_i_1_n_4
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.974 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.974    U8_clk_div/clkdiv_reg[8]_i_1_n_4
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.088 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.088    U8_clk_div/clkdiv_reg[12]_i_1_n_4
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.202 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.202    U8_clk_div/clkdiv_reg[16]_i_1_n_4
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.316 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.317    U8_clk_div/clkdiv_reg[20]_i_1_n_4
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.431 r  U8_clk_div/clkdiv_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.431    U8_clk_div/clkdiv_reg[24]_i_1_n_4
    SLICE_X59Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.765 r  U8_clk_div/clkdiv_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.765    U8_clk_div/clkdiv_reg[28]_i_1_n_10
    SLICE_X59Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.494   104.916    U8_clk_div/clk
    SLICE_X59Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[29]/C
                         clock pessimism              0.180   105.096    
                         clock uncertainty           -0.035   105.061    
    SLICE_X59Y101        FDCE (Setup_fdce_C_D)        0.062   105.123    U8_clk_div/clkdiv_reg[29]
  -------------------------------------------------------------------
                         required time                        105.123    
                         arrival time                          -9.765    
  -------------------------------------------------------------------
                         slack                                 95.358    

Slack (MET) :             95.379ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.511ns  (logic 1.957ns (43.381%)  route 2.554ns (56.619%))
  Logic Levels:           8  (BUFG=1 CARRY4=7)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 104.916 - 100.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.630     5.233    U8_clk_div/clk
    SLICE_X59Y95         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDCE (Prop_fdce_C_Q)         0.456     5.689 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.779     6.468    clkdiv[6]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     6.564 r  clkdiv_BUFG[6]_inst/O
                         net (fo=37, routed)          1.774     8.338    U8_clk_div/S[0]
    SLICE_X59Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     8.860 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.860    U8_clk_div/clkdiv_reg[4]_i_1_n_4
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.974 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.974    U8_clk_div/clkdiv_reg[8]_i_1_n_4
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.088 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.088    U8_clk_div/clkdiv_reg[12]_i_1_n_4
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.202 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.202    U8_clk_div/clkdiv_reg[16]_i_1_n_4
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.316 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.317    U8_clk_div/clkdiv_reg[20]_i_1_n_4
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.431 r  U8_clk_div/clkdiv_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.431    U8_clk_div/clkdiv_reg[24]_i_1_n_4
    SLICE_X59Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.744 r  U8_clk_div/clkdiv_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.744    U8_clk_div/clkdiv_reg[28]_i_1_n_8
    SLICE_X59Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.494   104.916    U8_clk_div/clk
    SLICE_X59Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[31]/C
                         clock pessimism              0.180   105.096    
                         clock uncertainty           -0.035   105.061    
    SLICE_X59Y101        FDCE (Setup_fdce_C_D)        0.062   105.123    U8_clk_div/clkdiv_reg[31]
  -------------------------------------------------------------------
                         required time                        105.123    
                         arrival time                          -9.744    
  -------------------------------------------------------------------
                         slack                                 95.379    

Slack (MET) :             95.453ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.437ns  (logic 1.883ns (42.437%)  route 2.554ns (57.563%))
  Logic Levels:           8  (BUFG=1 CARRY4=7)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 104.916 - 100.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.630     5.233    U8_clk_div/clk
    SLICE_X59Y95         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDCE (Prop_fdce_C_Q)         0.456     5.689 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.779     6.468    clkdiv[6]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     6.564 r  clkdiv_BUFG[6]_inst/O
                         net (fo=37, routed)          1.774     8.338    U8_clk_div/S[0]
    SLICE_X59Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     8.860 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.860    U8_clk_div/clkdiv_reg[4]_i_1_n_4
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.974 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.974    U8_clk_div/clkdiv_reg[8]_i_1_n_4
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.088 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.088    U8_clk_div/clkdiv_reg[12]_i_1_n_4
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.202 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.202    U8_clk_div/clkdiv_reg[16]_i_1_n_4
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.316 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.317    U8_clk_div/clkdiv_reg[20]_i_1_n_4
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.431 r  U8_clk_div/clkdiv_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.431    U8_clk_div/clkdiv_reg[24]_i_1_n_4
    SLICE_X59Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.670 r  U8_clk_div/clkdiv_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.670    U8_clk_div/clkdiv_reg[28]_i_1_n_9
    SLICE_X59Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.494   104.916    U8_clk_div/clk
    SLICE_X59Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[30]/C
                         clock pessimism              0.180   105.096    
                         clock uncertainty           -0.035   105.061    
    SLICE_X59Y101        FDCE (Setup_fdce_C_D)        0.062   105.123    U8_clk_div/clkdiv_reg[30]
  -------------------------------------------------------------------
                         required time                        105.123    
                         arrival time                          -9.670    
  -------------------------------------------------------------------
                         slack                                 95.453    

Slack (MET) :             95.469ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 1.867ns (42.228%)  route 2.554ns (57.772%))
  Logic Levels:           8  (BUFG=1 CARRY4=7)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 104.916 - 100.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.630     5.233    U8_clk_div/clk
    SLICE_X59Y95         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDCE (Prop_fdce_C_Q)         0.456     5.689 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.779     6.468    clkdiv[6]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     6.564 r  clkdiv_BUFG[6]_inst/O
                         net (fo=37, routed)          1.774     8.338    U8_clk_div/S[0]
    SLICE_X59Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     8.860 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.860    U8_clk_div/clkdiv_reg[4]_i_1_n_4
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.974 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.974    U8_clk_div/clkdiv_reg[8]_i_1_n_4
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.088 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.088    U8_clk_div/clkdiv_reg[12]_i_1_n_4
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.202 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.202    U8_clk_div/clkdiv_reg[16]_i_1_n_4
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.316 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.317    U8_clk_div/clkdiv_reg[20]_i_1_n_4
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.431 r  U8_clk_div/clkdiv_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.431    U8_clk_div/clkdiv_reg[24]_i_1_n_4
    SLICE_X59Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.654 r  U8_clk_div/clkdiv_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.654    U8_clk_div/clkdiv_reg[28]_i_1_n_11
    SLICE_X59Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.494   104.916    U8_clk_div/clk
    SLICE_X59Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[28]/C
                         clock pessimism              0.180   105.096    
                         clock uncertainty           -0.035   105.061    
    SLICE_X59Y101        FDCE (Setup_fdce_C_D)        0.062   105.123    U8_clk_div/clkdiv_reg[28]
  -------------------------------------------------------------------
                         required time                        105.123    
                         arrival time                          -9.654    
  -------------------------------------------------------------------
                         slack                                 95.469    

Slack (MET) :             95.472ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.418ns  (logic 1.864ns (42.189%)  route 2.554ns (57.811%))
  Logic Levels:           7  (BUFG=1 CARRY4=6)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 104.916 - 100.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.630     5.233    U8_clk_div/clk
    SLICE_X59Y95         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDCE (Prop_fdce_C_Q)         0.456     5.689 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.779     6.468    clkdiv[6]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     6.564 r  clkdiv_BUFG[6]_inst/O
                         net (fo=37, routed)          1.774     8.338    U8_clk_div/S[0]
    SLICE_X59Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     8.860 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.860    U8_clk_div/clkdiv_reg[4]_i_1_n_4
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.974 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.974    U8_clk_div/clkdiv_reg[8]_i_1_n_4
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.088 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.088    U8_clk_div/clkdiv_reg[12]_i_1_n_4
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.202 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.202    U8_clk_div/clkdiv_reg[16]_i_1_n_4
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.316 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.317    U8_clk_div/clkdiv_reg[20]_i_1_n_4
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.651 r  U8_clk_div/clkdiv_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.651    U8_clk_div/clkdiv_reg[24]_i_1_n_10
    SLICE_X59Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.494   104.916    U8_clk_div/clk
    SLICE_X59Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[25]/C
                         clock pessimism              0.180   105.096    
                         clock uncertainty           -0.035   105.061    
    SLICE_X59Y100        FDCE (Setup_fdce_C_D)        0.062   105.123    U8_clk_div/clkdiv_reg[25]
  -------------------------------------------------------------------
                         required time                        105.123    
                         arrival time                          -9.651    
  -------------------------------------------------------------------
                         slack                                 95.472    

Slack (MET) :             95.493ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.397ns  (logic 1.843ns (41.913%)  route 2.554ns (58.087%))
  Logic Levels:           7  (BUFG=1 CARRY4=6)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 104.916 - 100.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.630     5.233    U8_clk_div/clk
    SLICE_X59Y95         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDCE (Prop_fdce_C_Q)         0.456     5.689 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.779     6.468    clkdiv[6]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     6.564 r  clkdiv_BUFG[6]_inst/O
                         net (fo=37, routed)          1.774     8.338    U8_clk_div/S[0]
    SLICE_X59Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     8.860 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.860    U8_clk_div/clkdiv_reg[4]_i_1_n_4
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.974 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.974    U8_clk_div/clkdiv_reg[8]_i_1_n_4
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.088 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.088    U8_clk_div/clkdiv_reg[12]_i_1_n_4
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.202 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.202    U8_clk_div/clkdiv_reg[16]_i_1_n_4
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.316 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.317    U8_clk_div/clkdiv_reg[20]_i_1_n_4
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.630 r  U8_clk_div/clkdiv_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.630    U8_clk_div/clkdiv_reg[24]_i_1_n_8
    SLICE_X59Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.494   104.916    U8_clk_div/clk
    SLICE_X59Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[27]/C
                         clock pessimism              0.180   105.096    
                         clock uncertainty           -0.035   105.061    
    SLICE_X59Y100        FDCE (Setup_fdce_C_D)        0.062   105.123    U8_clk_div/clkdiv_reg[27]
  -------------------------------------------------------------------
                         required time                        105.123    
                         arrival time                          -9.630    
  -------------------------------------------------------------------
                         slack                                 95.493    

Slack (MET) :             95.567ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.769ns (40.919%)  route 2.554ns (59.081%))
  Logic Levels:           7  (BUFG=1 CARRY4=6)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 104.916 - 100.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.630     5.233    U8_clk_div/clk
    SLICE_X59Y95         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDCE (Prop_fdce_C_Q)         0.456     5.689 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.779     6.468    clkdiv[6]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     6.564 r  clkdiv_BUFG[6]_inst/O
                         net (fo=37, routed)          1.774     8.338    U8_clk_div/S[0]
    SLICE_X59Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     8.860 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.860    U8_clk_div/clkdiv_reg[4]_i_1_n_4
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.974 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.974    U8_clk_div/clkdiv_reg[8]_i_1_n_4
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.088 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.088    U8_clk_div/clkdiv_reg[12]_i_1_n_4
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.202 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.202    U8_clk_div/clkdiv_reg[16]_i_1_n_4
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.316 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.317    U8_clk_div/clkdiv_reg[20]_i_1_n_4
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.556 r  U8_clk_div/clkdiv_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.556    U8_clk_div/clkdiv_reg[24]_i_1_n_9
    SLICE_X59Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.494   104.916    U8_clk_div/clk
    SLICE_X59Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[26]/C
                         clock pessimism              0.180   105.096    
                         clock uncertainty           -0.035   105.061    
    SLICE_X59Y100        FDCE (Setup_fdce_C_D)        0.062   105.123    U8_clk_div/clkdiv_reg[26]
  -------------------------------------------------------------------
                         required time                        105.123    
                         arrival time                          -9.556    
  -------------------------------------------------------------------
                         slack                                 95.567    

Slack (MET) :             95.583ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.307ns  (logic 1.753ns (40.699%)  route 2.554ns (59.301%))
  Logic Levels:           7  (BUFG=1 CARRY4=6)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 104.916 - 100.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.630     5.233    U8_clk_div/clk
    SLICE_X59Y95         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDCE (Prop_fdce_C_Q)         0.456     5.689 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.779     6.468    clkdiv[6]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     6.564 r  clkdiv_BUFG[6]_inst/O
                         net (fo=37, routed)          1.774     8.338    U8_clk_div/S[0]
    SLICE_X59Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     8.860 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.860    U8_clk_div/clkdiv_reg[4]_i_1_n_4
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.974 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.974    U8_clk_div/clkdiv_reg[8]_i_1_n_4
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.088 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.088    U8_clk_div/clkdiv_reg[12]_i_1_n_4
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.202 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.202    U8_clk_div/clkdiv_reg[16]_i_1_n_4
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.316 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.317    U8_clk_div/clkdiv_reg[20]_i_1_n_4
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.540 r  U8_clk_div/clkdiv_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.540    U8_clk_div/clkdiv_reg[24]_i_1_n_11
    SLICE_X59Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.494   104.916    U8_clk_div/clk
    SLICE_X59Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[24]/C
                         clock pessimism              0.180   105.096    
                         clock uncertainty           -0.035   105.061    
    SLICE_X59Y100        FDCE (Setup_fdce_C_D)        0.062   105.123    U8_clk_div/clkdiv_reg[24]
  -------------------------------------------------------------------
                         required time                        105.123    
                         arrival time                          -9.540    
  -------------------------------------------------------------------
                         slack                                 95.583    

Slack (MET) :             95.699ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.304ns  (logic 1.750ns (40.664%)  route 2.554ns (59.335%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 104.933 - 100.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.630     5.233    U8_clk_div/clk
    SLICE_X59Y95         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDCE (Prop_fdce_C_Q)         0.456     5.689 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.779     6.468    clkdiv[6]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     6.564 r  clkdiv_BUFG[6]_inst/O
                         net (fo=37, routed)          1.774     8.338    U8_clk_div/S[0]
    SLICE_X59Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     8.860 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.860    U8_clk_div/clkdiv_reg[4]_i_1_n_4
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.974 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.974    U8_clk_div/clkdiv_reg[8]_i_1_n_4
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.088 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.088    U8_clk_div/clkdiv_reg[12]_i_1_n_4
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.202 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.202    U8_clk_div/clkdiv_reg[16]_i_1_n_4
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.536 r  U8_clk_div/clkdiv_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.536    U8_clk_div/clkdiv_reg[20]_i_1_n_10
    SLICE_X59Y99         FDCE                                         r  U8_clk_div/clkdiv_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.510   104.933    U8_clk_div/clk
    SLICE_X59Y99         FDCE                                         r  U8_clk_div/clkdiv_reg[21]/C
                         clock pessimism              0.276   105.209    
                         clock uncertainty           -0.035   105.173    
    SLICE_X59Y99         FDCE (Setup_fdce_C_D)        0.062   105.235    U8_clk_div/clkdiv_reg[21]
  -------------------------------------------------------------------
                         required time                        105.235    
                         arrival time                          -9.536    
  -------------------------------------------------------------------
                         slack                                 95.699    

Slack (MET) :             95.720ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.283ns  (logic 1.729ns (40.374%)  route 2.554ns (59.626%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 104.933 - 100.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.630     5.233    U8_clk_div/clk
    SLICE_X59Y95         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDCE (Prop_fdce_C_Q)         0.456     5.689 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.779     6.468    clkdiv[6]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     6.564 r  clkdiv_BUFG[6]_inst/O
                         net (fo=37, routed)          1.774     8.338    U8_clk_div/S[0]
    SLICE_X59Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     8.860 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.860    U8_clk_div/clkdiv_reg[4]_i_1_n_4
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.974 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.974    U8_clk_div/clkdiv_reg[8]_i_1_n_4
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.088 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.088    U8_clk_div/clkdiv_reg[12]_i_1_n_4
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.202 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.202    U8_clk_div/clkdiv_reg[16]_i_1_n_4
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.515 r  U8_clk_div/clkdiv_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.515    U8_clk_div/clkdiv_reg[20]_i_1_n_8
    SLICE_X59Y99         FDCE                                         r  U8_clk_div/clkdiv_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.510   104.933    U8_clk_div/clk
    SLICE_X59Y99         FDCE                                         r  U8_clk_div/clkdiv_reg[23]/C
                         clock pessimism              0.276   105.209    
                         clock uncertainty           -0.035   105.173    
    SLICE_X59Y99         FDCE (Setup_fdce_C_D)        0.062   105.235    U8_clk_div/clkdiv_reg[23]
  -------------------------------------------------------------------
                         required time                        105.235    
                         arrival time                          -9.515    
  -------------------------------------------------------------------
                         slack                                 95.720    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.355ns (74.927%)  route 0.119ns (25.073%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.567     1.486    U8_clk_div/clk
    SLICE_X59Y99         FDCE                                         r  U8_clk_div/clkdiv_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  U8_clk_div/clkdiv_reg[23]/Q
                         net (fo=2, routed)           0.118     1.745    U8_clk_div/point_in[22]
    SLICE_X59Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.905 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.906    U8_clk_div/clkdiv_reg[20]_i_1_n_4
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.960 r  U8_clk_div/clkdiv_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.960    U8_clk_div/clkdiv_reg[24]_i_1_n_11
    SLICE_X59Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.997    U8_clk_div/clk
    SLICE_X59Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[24]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X59Y100        FDCE (Hold_fdce_C_D)         0.105     1.856    U8_clk_div/clkdiv_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.366ns (75.496%)  route 0.119ns (24.504%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.567     1.486    U8_clk_div/clk
    SLICE_X59Y99         FDCE                                         r  U8_clk_div/clkdiv_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  U8_clk_div/clkdiv_reg[23]/Q
                         net (fo=2, routed)           0.118     1.745    U8_clk_div/point_in[22]
    SLICE_X59Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.905 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.906    U8_clk_div/clkdiv_reg[20]_i_1_n_4
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.971 r  U8_clk_div/clkdiv_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.971    U8_clk_div/clkdiv_reg[24]_i_1_n_9
    SLICE_X59Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.997    U8_clk_div/clk
    SLICE_X59Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[26]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X59Y100        FDCE (Hold_fdce_C_D)         0.105     1.856    U8_clk_div/clkdiv_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.391ns (76.698%)  route 0.119ns (23.302%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.567     1.486    U8_clk_div/clk
    SLICE_X59Y99         FDCE                                         r  U8_clk_div/clkdiv_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  U8_clk_div/clkdiv_reg[23]/Q
                         net (fo=2, routed)           0.118     1.745    U8_clk_div/point_in[22]
    SLICE_X59Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.905 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.906    U8_clk_div/clkdiv_reg[20]_i_1_n_4
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.996 r  U8_clk_div/clkdiv_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.996    U8_clk_div/clkdiv_reg[24]_i_1_n_10
    SLICE_X59Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.997    U8_clk_div/clk
    SLICE_X59Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[25]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X59Y100        FDCE (Hold_fdce_C_D)         0.105     1.856    U8_clk_div/clkdiv_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.391ns (76.698%)  route 0.119ns (23.302%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.567     1.486    U8_clk_div/clk
    SLICE_X59Y99         FDCE                                         r  U8_clk_div/clkdiv_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  U8_clk_div/clkdiv_reg[23]/Q
                         net (fo=2, routed)           0.118     1.745    U8_clk_div/point_in[22]
    SLICE_X59Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.905 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.906    U8_clk_div/clkdiv_reg[20]_i_1_n_4
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.996 r  U8_clk_div/clkdiv_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.996    U8_clk_div/clkdiv_reg[24]_i_1_n_8
    SLICE_X59Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.997    U8_clk_div/clk
    SLICE_X59Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[27]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X59Y100        FDCE (Hold_fdce_C_D)         0.105     1.856    U8_clk_div/clkdiv_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.394ns (76.834%)  route 0.119ns (23.166%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.567     1.486    U8_clk_div/clk
    SLICE_X59Y99         FDCE                                         r  U8_clk_div/clkdiv_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  U8_clk_div/clkdiv_reg[23]/Q
                         net (fo=2, routed)           0.118     1.745    U8_clk_div/point_in[22]
    SLICE_X59Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.905 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.906    U8_clk_div/clkdiv_reg[20]_i_1_n_4
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.945 r  U8_clk_div/clkdiv_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.945    U8_clk_div/clkdiv_reg[24]_i_1_n_4
    SLICE_X59Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.999 r  U8_clk_div/clkdiv_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.999    U8_clk_div/clkdiv_reg[28]_i_1_n_11
    SLICE_X59Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.997    U8_clk_div/clk
    SLICE_X59Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[28]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X59Y101        FDCE (Hold_fdce_C_D)         0.105     1.856    U8_clk_div/clkdiv_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.405ns (77.321%)  route 0.119ns (22.679%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.567     1.486    U8_clk_div/clk
    SLICE_X59Y99         FDCE                                         r  U8_clk_div/clkdiv_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  U8_clk_div/clkdiv_reg[23]/Q
                         net (fo=2, routed)           0.118     1.745    U8_clk_div/point_in[22]
    SLICE_X59Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.905 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.906    U8_clk_div/clkdiv_reg[20]_i_1_n_4
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.945 r  U8_clk_div/clkdiv_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.945    U8_clk_div/clkdiv_reg[24]_i_1_n_4
    SLICE_X59Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.010 r  U8_clk_div/clkdiv_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.010    U8_clk_div/clkdiv_reg[28]_i_1_n_9
    SLICE_X59Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.997    U8_clk_div/clk
    SLICE_X59Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[30]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X59Y101        FDCE (Hold_fdce_C_D)         0.105     1.856    U8_clk_div/clkdiv_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.430ns (78.354%)  route 0.119ns (21.646%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.567     1.486    U8_clk_div/clk
    SLICE_X59Y99         FDCE                                         r  U8_clk_div/clkdiv_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  U8_clk_div/clkdiv_reg[23]/Q
                         net (fo=2, routed)           0.118     1.745    U8_clk_div/point_in[22]
    SLICE_X59Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.905 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.906    U8_clk_div/clkdiv_reg[20]_i_1_n_4
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.945 r  U8_clk_div/clkdiv_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.945    U8_clk_div/clkdiv_reg[24]_i_1_n_4
    SLICE_X59Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.035 r  U8_clk_div/clkdiv_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.035    U8_clk_div/clkdiv_reg[28]_i_1_n_10
    SLICE_X59Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.997    U8_clk_div/clk
    SLICE_X59Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[29]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X59Y101        FDCE (Hold_fdce_C_D)         0.105     1.856    U8_clk_div/clkdiv_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.430ns (78.354%)  route 0.119ns (21.646%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.567     1.486    U8_clk_div/clk
    SLICE_X59Y99         FDCE                                         r  U8_clk_div/clkdiv_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  U8_clk_div/clkdiv_reg[23]/Q
                         net (fo=2, routed)           0.118     1.745    U8_clk_div/point_in[22]
    SLICE_X59Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.905 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.906    U8_clk_div/clkdiv_reg[20]_i_1_n_4
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.945 r  U8_clk_div/clkdiv_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.945    U8_clk_div/clkdiv_reg[24]_i_1_n_4
    SLICE_X59Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.035 r  U8_clk_div/clkdiv_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.035    U8_clk_div/clkdiv_reg[28]_i_1_n_8
    SLICE_X59Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.997    U8_clk_div/clk
    SLICE_X59Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[31]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X59Y101        FDCE (Hold_fdce_C_D)         0.105     1.856    U8_clk_div/clkdiv_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.567     1.486    U8_clk_div/clk
    SLICE_X59Y99         FDCE                                         r  U8_clk_div/clkdiv_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  U8_clk_div/clkdiv_reg[23]/Q
                         net (fo=2, routed)           0.118     1.745    U8_clk_div/point_in[22]
    SLICE_X59Y99         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.853 r  U8_clk_div/clkdiv_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.853    U8_clk_div/clkdiv_reg[20]_i_1_n_8
    SLICE_X59Y99         FDCE                                         r  U8_clk_div/clkdiv_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.838     2.003    U8_clk_div/clk
    SLICE_X59Y99         FDCE                                         r  U8_clk_div/clkdiv_reg[23]/C
                         clock pessimism             -0.516     1.486    
    SLICE_X59Y99         FDCE (Hold_fdce_C_D)         0.105     1.591    U8_clk_div/clkdiv_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.566     1.485    U8_clk_div/clk
    SLICE_X59Y96         FDCE                                         r  U8_clk_div/clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  U8_clk_div/clkdiv_reg[11]/Q
                         net (fo=2, routed)           0.120     1.747    U8_clk_div/point_in[10]
    SLICE_X59Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.855 r  U8_clk_div/clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.855    U8_clk_div/clkdiv_reg[8]_i_1_n_8
    SLICE_X59Y96         FDCE                                         r  U8_clk_div/clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.837     2.002    U8_clk_div/clk
    SLICE_X59Y96         FDCE                                         r  U8_clk_div/clkdiv_reg[11]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X59Y96         FDCE (Hold_fdce_C_D)         0.105     1.590    U8_clk_div/clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y19    U4_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y19    U4_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y17  clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  U6_SSeg7/clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X59Y94    U8_clk_div/clkdiv_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X59Y96    U8_clk_div/clkdiv_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X59Y96    U8_clk_div/clkdiv_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X59Y97    U8_clk_div/clkdiv_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X59Y97    U8_clk_div/clkdiv_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X59Y97    U8_clk_div/clkdiv_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X62Y103   U6_SSeg7/LES_data_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X64Y101   U6_SSeg7/LES_data_reg[6]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X57Y101   U6_SSeg7/seg_data_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X59Y103   U6_SSeg7/seg_data_reg[15]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X58Y104   U6_SSeg7/seg_data_reg[17]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X58Y104   U6_SSeg7/seg_data_reg[18]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X59Y105   U6_SSeg7/seg_data_reg[20]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X62Y105   U6_SSeg7/seg_data_reg[21]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X59Y105   U6_SSeg7/seg_data_reg[22]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X58Y105   U6_SSeg7/seg_data_reg[23]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X59Y94    U8_clk_div/clkdiv_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X59Y96    U8_clk_div/clkdiv_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X59Y96    U8_clk_div/clkdiv_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X59Y97    U8_clk_div/clkdiv_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X59Y97    U8_clk_div/clkdiv_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X59Y97    U8_clk_div/clkdiv_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X59Y97    U8_clk_div/clkdiv_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X59Y97    U8_clk_div/clkdiv_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X59Y97    U8_clk_div/clkdiv_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X59Y97    U8_clk_div/clkdiv_reg[15]/C



