read -sv run_verilog_mid/adder_32b_10_78_f1616af8bb670e982df10e066ae356b0.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_78_f1616af8bb670e982df10e066ae356b0_yosys.v
