

================================================================
== Vivado HLS Report for 'invertf'
================================================================
* Date:           Sat May 15 17:08:38 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        imageprosseing
* Solution:       invertpipe
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  20003|  20003|  20003|  20003|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+-------+-------+----------+-----------+-----------+-------+----------+
        |           |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name |  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------+-------+-------+----------+-----------+-----------+-------+----------+
        |- row_col  |  20001|  20001|         4|          2|          2|  10000|    yes   |
        +-----------+-------+-------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    128|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     90|    -|
|Register         |        -|      -|     117|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|     117|    218|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |invertf_mac_muladbkb_U1  |invertf_mac_muladbkb  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln324_fu_117_p2       |     +    |      0|  0|  19|          14|           1|
    |i_fu_123_p2               |     +    |      0|  0|  15|           7|           1|
    |j_fu_161_p2               |     +    |      0|  0|  15|           7|           1|
    |bi_d0                     |     -    |      0|  0|  39|           8|          32|
    |icmp_ln324_fu_111_p2      |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln326_fu_129_p2      |   icmp   |      0|  0|  11|           7|           6|
    |select_ln328_1_fu_143_p3  |  select  |      0|  0|   7|           1|           7|
    |select_ln328_fu_135_p3    |  select  |      0|  0|   7|           1|           1|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 128|          60|          65|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_93_p4             |   9|          2|    7|         14|
    |ap_phi_mux_indvar_flatten_phi_fu_82_p4  |   9|          2|   14|         28|
    |ap_phi_mux_j_0_phi_fu_104_p4            |   9|          2|    7|         14|
    |i_0_reg_89                              |   9|          2|    7|         14|
    |indvar_flatten_reg_78                   |   9|          2|   14|         28|
    |j_0_reg_100                             |   9|          2|    7|         14|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  90|         19|   58|        119|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln324_reg_185                 |  14|   0|   14|          0|
    |ai_load_reg_217                   |  32|   0|   32|          0|
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |i_0_reg_89                        |   7|   0|    7|          0|
    |icmp_ln324_reg_181                |   1|   0|    1|          0|
    |icmp_ln324_reg_181_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten_reg_78             |  14|   0|   14|          0|
    |j_0_reg_100                       |   7|   0|    7|          0|
    |j_reg_212                         |   7|   0|    7|          0|
    |select_ln328_1_reg_196            |   7|   0|    7|          0|
    |select_ln328_reg_190              |   7|   0|    7|          0|
    |zext_ln328_2_reg_202              |  14|   0|   64|         50|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 117|   0|  167|         50|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs |    invertf   | return value |
|ap_rst       |  in |    1| ap_ctrl_hs |    invertf   | return value |
|ap_start     |  in |    1| ap_ctrl_hs |    invertf   | return value |
|ap_done      | out |    1| ap_ctrl_hs |    invertf   | return value |
|ap_idle      | out |    1| ap_ctrl_hs |    invertf   | return value |
|ap_ready     | out |    1| ap_ctrl_hs |    invertf   | return value |
|ai_address0  | out |   14|  ap_memory |      ai      |     array    |
|ai_ce0       | out |    1|  ap_memory |      ai      |     array    |
|ai_q0        |  in |   32|  ap_memory |      ai      |     array    |
|bi_address0  | out |   14|  ap_memory |      bi      |     array    |
|bi_ce0       | out |    1|  ap_memory |      bi      |     array    |
|bi_we0       | out |    1|  ap_memory |      bi      |     array    |
|bi_d0        | out |   32|  ap_memory |      bi      |     array    |
+-------------+-----+-----+------------+--------------+--------------+

