{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1675286346091 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1675286346091 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 01 22:19:05 2023 " "Processing started: Wed Feb 01 22:19:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1675286346091 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1675286346091 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off md5-cracker -c md5-cracker " "Command: quartus_map --read_settings_files=on --write_settings_files=off md5-cracker -c md5-cracker" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1675286346091 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1675286346396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "md5.v 1 1 " "Found 1 design units, including 1 entities, in source file md5.v" { { "Info" "ISGN_ENTITY_NAME" "1 md5 " "Found entity 1: md5" {  } { { "md5.v" "" { Text "C:/Users/tjaro/projects/md5-cracker/md5.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675286346444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675286346444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "md5/src/rtl/md5_core.v 1 1 " "Found 1 design units, including 1 entities, in source file md5/src/rtl/md5_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 md5_core " "Found entity 1: md5_core" {  } { { "md5/src/rtl/md5_core.v" "" { Text "C:/Users/tjaro/projects/md5-cracker/md5/src/rtl/md5_core.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675286346444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675286346444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common/rst_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file common/rst_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RST_SYNC-RTL " "Found design unit 1: RST_SYNC-RTL" {  } { { "common/rst_sync.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/common/rst_sync.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675286346774 ""} { "Info" "ISGN_ENTITY_NAME" "1 RST_SYNC " "Found entity 1: RST_SYNC" {  } { { "common/rst_sync.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/common/rst_sync.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675286346774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675286346774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart2wbm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart2wbm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART2WBM-RTL " "Found design unit 1: UART2WBM-RTL" {  } { { "uart2wbm.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/uart2wbm.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675286346774 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART2WBM " "Found entity 1: UART2WBM" {  } { { "uart2wbm.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/uart2wbm.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675286346774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675286346774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart-for-fpga/rtl/uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart-for-fpga/rtl/uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART-RTL " "Found design unit 1: UART-RTL" {  } { { "uart-for-fpga/rtl/uart.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/uart-for-fpga/rtl/uart.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675286346774 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "uart-for-fpga/rtl/uart.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/uart-for-fpga/rtl/uart.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675286346774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675286346774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart-for-fpga/rtl/comp/uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart-for-fpga/rtl/comp/uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX-RTL " "Found design unit 1: UART_TX-RTL" {  } { { "uart-for-fpga/rtl/comp/uart_tx.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/uart-for-fpga/rtl/comp/uart_tx.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675286346791 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "uart-for-fpga/rtl/comp/uart_tx.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/uart-for-fpga/rtl/comp/uart_tx.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675286346791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675286346791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart-for-fpga/rtl/comp/uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart-for-fpga/rtl/comp/uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_RX-RTL " "Found design unit 1: UART_RX-RTL" {  } { { "uart-for-fpga/rtl/comp/uart_rx.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/uart-for-fpga/rtl/comp/uart_rx.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675286346791 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "uart-for-fpga/rtl/comp/uart_rx.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/uart-for-fpga/rtl/comp/uart_rx.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675286346791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675286346791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart-for-fpga/rtl/comp/uart_parity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart-for-fpga/rtl/comp/uart_parity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_PARITY-RTL " "Found design unit 1: UART_PARITY-RTL" {  } { { "uart-for-fpga/rtl/comp/uart_parity.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/uart-for-fpga/rtl/comp/uart_parity.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675286346791 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_PARITY " "Found entity 1: UART_PARITY" {  } { { "uart-for-fpga/rtl/comp/uart_parity.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/uart-for-fpga/rtl/comp/uart_parity.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675286346791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675286346791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart-for-fpga/rtl/comp/uart_debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart-for-fpga/rtl/comp/uart_debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_DEBOUNCER-RTL " "Found design unit 1: UART_DEBOUNCER-RTL" {  } { { "uart-for-fpga/rtl/comp/uart_debouncer.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/uart-for-fpga/rtl/comp/uart_debouncer.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675286346791 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_DEBOUNCER " "Found entity 1: UART_DEBOUNCER" {  } { { "uart-for-fpga/rtl/comp/uart_debouncer.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/uart-for-fpga/rtl/comp/uart_debouncer.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675286346791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675286346791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart-for-fpga/rtl/comp/uart_clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart-for-fpga/rtl/comp/uart_clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_CLK_DIV-RTL " "Found design unit 1: UART_CLK_DIV-RTL" {  } { { "uart-for-fpga/rtl/comp/uart_clk_div.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/uart-for-fpga/rtl/comp/uart_clk_div.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675286346791 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_CLK_DIV " "Found entity 1: UART_CLK_DIV" {  } { { "uart-for-fpga/rtl/comp/uart_clk_div.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/uart-for-fpga/rtl/comp/uart_clk_div.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675286346791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675286346791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_uart2wb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_uart2wb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TOP_UART2WB-RTL " "Found design unit 1: TOP_UART2WB-RTL" {  } { { "top_uart2wb.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/top_uart2wb.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675286346791 ""} { "Info" "ISGN_ENTITY_NAME" "1 TOP_UART2WB " "Found entity 1: TOP_UART2WB" {  } { { "top_uart2wb.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/top_uart2wb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675286346791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675286346791 ""}
{ "Error" "EVRFX_VHDL_ERROR_INDEXED_NAME_TYPE_MISMATCH" "std_ulogic_vector top_uart2wb.vhd(113) " "VHDL Type Mismatch error at top_uart2wb.vhd(113): indexed name returns a value whose type does not match \"std_ulogic_vector\", the type of the target expression" {  } { { "top_uart2wb.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/top_uart2wb.vhd" 113 0 0 } }  } 0 10381 "VHDL Type Mismatch error at %2!s!: indexed name returns a value whose type does not match \"%1!s!\", the type of the target expression" 0 0 "Quartus II" 0 -1 1675286346807 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4629 " "Peak virtual memory: 4629 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1675286346901 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Feb 01 22:19:06 2023 " "Processing ended: Wed Feb 01 22:19:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1675286346901 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1675286346901 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1675286346901 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1675286346901 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus II Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1675286347485 ""}
