<h1 align="center">
Hi, Iâ€™m Ahmed Awad ğŸ‘‹
</h1>

<p align="center">
Aspiring <b>Digital IC Design & Verification Engineer</b>
</p>

<hr>

<pre>
ğŸ“š Background in Digital Design, Computer Architecture, and RTL development.
ğŸ“ Interests: RTL Design, Digital Verification, DSP Accelerators, System-Level Modeling.
ğŸŒŸ Languages: SystemVerilog, Verilog, C, C++, Python, MATLAB.
ğŸ¤” Open to internships and junior/full-time job opportunities.
</pre>

<hr>

## ğŸ”§ Tech Stack

- ğŸ’» **EDA & Tools**  
  QuestaSim, ModelSim, Vivado, MATLAB

- ğŸ§ª **Languages & Methodologies**  
  SystemVerilog, UVM, Verilog, C, C++, Python, Tcl

- ğŸ”§ **Development**  
  Git, GitHub

- ğŸ¨ **Documentation & Diagrams**  
  Markdown, draw.io, WaveDrom, Lucidchart

---

## ğŸ“« Connect with Me

<p align="center">
  <a href="mailto:YOUR_EMAIL@gmail.com">
    <img src="https://img.shields.io/badge/Gmail-D14836?style=flat&logo=gmail&logoColor=white"/>
  </a>
  <a href="https://www.linkedin.com/in/YOUR_LINKEDIN/">
    <img src="https://img.shields.io/badge/LinkedIn-0077B5?style=flat&logo=linkedin&logoColor=white"/>
  </a>
</p>

---

## ğŸ GitHub Contribution Graph

<div align="center">
  <picture>
    <source media="(prefers-color-scheme: dark)"
      srcset="https://raw.githubusercontent.com/AhmedAwad17-5-2002/AhmedAwad17-5-2002/main/output/github-contribution-grid-snake-dark.svg"/>
    <img
      src="https://raw.githubusercontent.com/AhmedAwad17-5-2002/AhmedAwad17-5-2002/main/output/github-contribution-grid-snake.svg"
      alt="GitHub Contribution Snake"/>
  </picture>
</div>


---

## ğŸ”¥ GitHub Activity Streak

<div align="center">
  <picture>
    <source media="(prefers-color-scheme: dark)"
      srcset="https://streak-stats.demolab.com?user=AhmedAwad17-5-2002&theme=dracula"/>
    <img
      src="https://streak-stats.demolab.com?user=AhmedAwad17-5-2002&theme=default"
      height="150"
      alt="GitHub Streak"/>
  </picture>
</div>


---

## ğŸ“Œ Pinned Projects

Check out my pinned repositories for projects in:
- RTL & Digital Design
- Verification (UVM/Testbenches)
- DSP & Accelerator Architectures

