set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {HienThiDem10Led7Doan.vo HienThiDem10Led7Doan_v.sdo}}
	{{"Fast Model"} {HienThiDem10Led7Doan_fast.vo HienThiDem10Led7Doan_v_fast.sdo}}
}
