{"core": {
  "data": [
    {"id": "node0","text":"Virtuoso NC-Verilog Environment User Guide","parent":"#","href":"ncveruserTOC.html","pdfref":"ncveruser.pdf","type":"User Guide","state":{"selected":false,"opened":false}},
        {"id":"preface.html#pgfId-1016409","text":"Preface","parent":"node0","href":"preface.html#pgfId-1016409","state":{"selected":false,"opened":false}},
            {"id":"preface.html#pgfId-1019148","text":"Scope","parent":"preface.html#pgfId-1016409","href":"preface.html#pgfId-1019148","state":{"selected":false,"opened":false}},
            {"id":"preface.html#pgfId-1019168","text":"Licensing Requirements","parent":"preface.html#pgfId-1016409","href":"preface.html#pgfId-1019168","state":{"selected":false,"opened":false}},
            {"id":"preface.html#pgfId-1017716","text":"Related Documentation","parent":"preface.html#pgfId-1016409","href":"preface.html#pgfId-1017716","state":{"selected":false,"opened":false}},
                {"id":"preface.html#pgfId-1020057","text":"What&#8217;s New and KPNS","parent":"preface.html#pgfId-1017716","href":"preface.html#pgfId-1020057","state":{"selected":false,"opened":false}},
                {"id":"preface.html#pgfId-1020062","text":"Installation, Environment, and Infrastructure","parent":"preface.html#pgfId-1017716","href":"preface.html#pgfId-1020062","state":{"selected":false,"opened":false}},
                {"id":"preface.html#pgfId-1020071","text":"Technology Information","parent":"preface.html#pgfId-1017716","href":"preface.html#pgfId-1020071","state":{"selected":false,"opened":false}},
                {"id":"preface.html#pgfId-1020094","text":"Virtuoso Tools","parent":"preface.html#pgfId-1017716","href":"preface.html#pgfId-1020094","state":{"selected":false,"opened":false}},
            {"id":"preface.html#pgfId-1019394","text":"Additional Learning Resources","parent":"preface.html#pgfId-1016409","href":"preface.html#pgfId-1019394","state":{"selected":false,"opened":false}},
                {"id":"preface.html#pgfId-1019395","text":"Video Library","parent":"preface.html#pgfId-1019394","href":"preface.html#pgfId-1019395","state":{"selected":false,"opened":false}},
                {"id":"preface.html#pgfId-1019400","text":"Virtuoso Videos Book","parent":"preface.html#pgfId-1019394","href":"preface.html#pgfId-1019400","state":{"selected":false,"opened":false}},
                {"id":"preface.html#pgfId-1019403","text":"Rapid Adoption Kits","parent":"preface.html#pgfId-1019394","href":"preface.html#pgfId-1019403","state":{"selected":false,"opened":false}},
                {"id":"preface.html#pgfId-1019428","text":"Help and Support Facilities","parent":"preface.html#pgfId-1019394","href":"preface.html#pgfId-1019428","state":{"selected":false,"opened":false}},
            {"id":"preface.html#pgfId-1019438","text":"Customer Support","parent":"preface.html#pgfId-1016409","href":"preface.html#pgfId-1019438","state":{"selected":false,"opened":false}},
            {"id":"preface.html#pgfId-1019447","text":"Feedback about Documentation","parent":"preface.html#pgfId-1016409","href":"preface.html#pgfId-1019447","state":{"selected":false,"opened":false}},
            {"id":"preface.html#pgfId-1019458","text":"Typographic and Syntax Conventions","parent":"preface.html#pgfId-1016409","href":"preface.html#pgfId-1019458","state":{"selected":false,"opened":false}},
        {"id":"chap1.html#pgfId-1011663","text":"About the NC-Verilog Integration Environment","parent":"node0","href":"chap1.html#pgfId-1011663","state":{"selected":false,"opened":false}},
            {"id":"chap1.html#pgfId-1018020","text":"NC-Verilog Integration Tools","parent":"chap1.html#pgfId-1011663","href":"chap1.html#pgfId-1018020","state":{"selected":false,"opened":false}},
            {"id":"chap1.html#pgfId-1018902","text":"Entering the Environment","parent":"chap1.html#pgfId-1011663","href":"chap1.html#pgfId-1018902","state":{"selected":false,"opened":false}},
                {"id":"chap1.html#pgfId-1020569","text":"Entering the Environment from CIW","parent":"chap1.html#pgfId-1018902","href":"chap1.html#pgfId-1020569","state":{"selected":false,"opened":false}},
                {"id":"chap1.html#pgfId-1019588","text":"Entering the Environment from a Schematic View","parent":"chap1.html#pgfId-1018902","href":"chap1.html#pgfId-1019588","state":{"selected":false,"opened":false}},
            {"id":"chap1.html#pgfId-1018904","text":"Main NC-Verilog Window","parent":"chap1.html#pgfId-1011663","href":"chap1.html#pgfId-1018904","state":{"selected":false,"opened":false}},
            {"id":"chap1.html#pgfId-1014861","text":"SimVision Window","parent":"chap1.html#pgfId-1011663","href":"chap1.html#pgfId-1014861","state":{"selected":false,"opened":false}},
            {"id":"chap1.html#pgfId-1015674","text":"SimCompare","parent":"chap1.html#pgfId-1011663","href":"chap1.html#pgfId-1015674","state":{"selected":false,"opened":false}},
            {"id":"chap1.html#pgfId-1018346","text":"Managing the Run Directory","parent":"chap1.html#pgfId-1011663","href":"chap1.html#pgfId-1018346","state":{"selected":false,"opened":false}},
                {"id":"chap1.html#pgfId-1018289","text":"Test Fixture Files","parent":"chap1.html#pgfId-1018346","href":"chap1.html#pgfId-1018289","state":{"selected":false,"opened":false}},
            {"id":"chap1.html#pgfId-1020123","text":"Using Command Line Interface","parent":"chap1.html#pgfId-1011663","href":"chap1.html#pgfId-1020123","state":{"selected":false,"opened":false}},
                {"id":"chap1.html#pgfId-1020515","text":"Queuing Verilog Netlist Processes","parent":"chap1.html#pgfId-1020123","href":"chap1.html#pgfId-1020515","state":{"selected":false,"opened":false}},
        {"id":"chap2.html#pgfId-1017519","text":"NC-Verilog Integration Control Commands","parent":"node0","href":"chap2.html#pgfId-1017519","state":{"selected":false,"opened":false}},
            {"id":"chap2.html#pgfId-1027738","text":"About the Main NC-Verilog Window","parent":"chap2.html#pgfId-1017519","href":"chap2.html#pgfId-1027738","state":{"selected":false,"opened":false}},
                {"id":"chap2.html#pgfId-1014445","text":"Status Line","parent":"chap2.html#pgfId-1027738","href":"chap2.html#pgfId-1014445","state":{"selected":false,"opened":false}},
                {"id":"chap2.html#pgfId-1014499","text":"Menu Banner","parent":"chap2.html#pgfId-1027738","href":"chap2.html#pgfId-1014499","state":{"selected":false,"opened":false}},
                {"id":"chap2.html#pgfId-1028082","text":"Fixed Menu","parent":"chap2.html#pgfId-1027738","href":"chap2.html#pgfId-1028082","state":{"selected":false,"opened":false}},
                {"id":"chap2.html#pgfId-1028091","text":"Run Directory","parent":"chap2.html#pgfId-1027738","href":"chap2.html#pgfId-1028091","state":{"selected":false,"opened":false}},
                {"id":"chap2.html#pgfId-1014548","text":"Top Level Design Options","parent":"chap2.html#pgfId-1027738","href":"chap2.html#pgfId-1014548","state":{"selected":false,"opened":false}},
                {"id":"chap2.html#pgfId-1014739","text":"Simulate Options","parent":"chap2.html#pgfId-1027738","href":"chap2.html#pgfId-1014739","state":{"selected":false,"opened":false}},
            {"id":"chap2.html#pgfId-1036458","text":"Commands Menu","parent":"chap2.html#pgfId-1017519","href":"chap2.html#pgfId-1036458","state":{"selected":false,"opened":false}},
            {"id":"chap2.html#pgfId-1014588","text":"Setup Menu","parent":"chap2.html#pgfId-1017519","href":"chap2.html#pgfId-1014588","state":{"selected":false,"opened":false}},
                {"id":"chap2.html#pgfId-1014598","text":"SDF Delay Annotation","parent":"chap2.html#pgfId-1014588","href":"chap2.html#pgfId-1014598","state":{"selected":false,"opened":false}},
                {"id":"chap2.html#pgfId-1020725","text":"Setting the Delay Annotation Options","parent":"chap2.html#pgfId-1014588","href":"chap2.html#pgfId-1020725","state":{"selected":false,"opened":false}},
                {"id":"chap2.html#pgfId-1014599","text":"Netlist","parent":"chap2.html#pgfId-1014588","href":"chap2.html#pgfId-1014599","state":{"selected":false,"opened":false}},
                {"id":"chap2.html#pgfId-1030537","text":"Record Signals","parent":"chap2.html#pgfId-1014588","href":"chap2.html#pgfId-1030537","state":{"selected":false,"opened":false}},
                {"id":"chap2.html#pgfId-1014601","text":"Simulation","parent":"chap2.html#pgfId-1014588","href":"chap2.html#pgfId-1014601","state":{"selected":false,"opened":false}},
                {"id":"chap2.html#pgfId-1015462","text":"Simulation Compare","parent":"chap2.html#pgfId-1014588","href":"chap2.html#pgfId-1015462","state":{"selected":false,"opened":false}},
                {"id":"chap2.html#pgfId-1026974","text":"Cross Selection Setup","parent":"chap2.html#pgfId-1014588","href":"chap2.html#pgfId-1026974","state":{"selected":false,"opened":false}},
            {"id":"chap2.html#pgfId-1014604","text":"Results Menu","parent":"chap2.html#pgfId-1017519","href":"chap2.html#pgfId-1014604","state":{"selected":false,"opened":false}},
                {"id":"chap2.html#pgfId-1014627","text":"Netlist","parent":"chap2.html#pgfId-1014604","href":"chap2.html#pgfId-1014627","state":{"selected":false,"opened":false}},
                {"id":"chap2.html#pgfId-1027283","text":"Job Monitor","parent":"chap2.html#pgfId-1014604","href":"chap2.html#pgfId-1027283","state":{"selected":false,"opened":false}},
            {"id":"chap2.html#pgfId-1036078","text":"Help Menu","parent":"chap2.html#pgfId-1017519","href":"chap2.html#pgfId-1036078","state":{"selected":false,"opened":false}},
            {"id":"chap2.html#pgfId-1014629","text":"Fixed Menu","parent":"chap2.html#pgfId-1017519","href":"chap2.html#pgfId-1014629","state":{"selected":false,"opened":false}},
            {"id":"chap2.html#pgfId-1020210","text":"Customizing Command Form Options","parent":"chap2.html#pgfId-1017519","href":"chap2.html#pgfId-1020210","state":{"selected":false,"opened":false}},
        {"id":"chap3.html#pgfId-1014240","text":"Setting Up the Simulation Environment","parent":"node0","href":"chap3.html#pgfId-1014240","state":{"selected":false,"opened":false}},
            {"id":"chap3.html#pgfId-1016822","text":"Simulation Process Flowchart","parent":"chap3.html#pgfId-1014240","href":"chap3.html#pgfId-1016822","state":{"selected":false,"opened":false}},
            {"id":"chap3.html#pgfId-1016825","text":"Selecting a Design","parent":"chap3.html#pgfId-1014240","href":"chap3.html#pgfId-1016825","state":{"selected":false,"opened":false}},
            {"id":"chap3.html#pgfId-1014292","text":"Initializing a Design","parent":"chap3.html#pgfId-1014240","href":"chap3.html#pgfId-1014292","state":{"selected":false,"opened":false}},
            {"id":"chap3.html#pgfId-1020382","text":"Netlisting a Design","parent":"chap3.html#pgfId-1014240","href":"chap3.html#pgfId-1020382","state":{"selected":false,"opened":false}},
                {"id":"chap3.html#pgfId-1020359","text":"Specify Netlisting Options","parent":"chap3.html#pgfId-1020382","href":"chap3.html#pgfId-1020359","state":{"selected":false,"opened":false}},
                {"id":"chap3.html#pgfId-1020461","text":"Run Hierarchical Netlister","parent":"chap3.html#pgfId-1020382","href":"chap3.html#pgfId-1020461","state":{"selected":false,"opened":false}},
            {"id":"chap3.html#pgfId-1014483","text":"Creating Stimulus Template File","parent":"chap3.html#pgfId-1014240","href":"chap3.html#pgfId-1014483","state":{"selected":false,"opened":false}},
        {"id":"chap4.html#pgfId-1022316","text":"Running the Simulation","parent":"node0","href":"chap4.html#pgfId-1022316","state":{"selected":false,"opened":false}},
            {"id":"chap4.html#pgfId-1022368","text":"Simulation Process Flowchart","parent":"chap4.html#pgfId-1022316","href":"chap4.html#pgfId-1022368","state":{"selected":false,"opened":false}},
            {"id":"chap4.html#pgfId-1026345","text":"Introduction","parent":"chap4.html#pgfId-1022316","href":"chap4.html#pgfId-1026345","state":{"selected":false,"opened":false}},
            {"id":"chap4.html#pgfId-1014265","text":"Setting SDF Delay Annotation","parent":"chap4.html#pgfId-1022316","href":"chap4.html#pgfId-1014265","state":{"selected":false,"opened":false}},
                {"id":"chap4.html#pgfId-1014343","text":"Setting the Delay Annotation Options","parent":"chap4.html#pgfId-1014265","href":"chap4.html#pgfId-1014343","state":{"selected":false,"opened":false}},
            {"id":"chap4.html#pgfId-1014463","text":"Setting Simulation Setup Options","parent":"chap4.html#pgfId-1022316","href":"chap4.html#pgfId-1014463","state":{"selected":false,"opened":false}},
            {"id":"chap4.html#pgfId-1014777","text":"Simulating a Design","parent":"chap4.html#pgfId-1022316","href":"chap4.html#pgfId-1014777","state":{"selected":false,"opened":false}},
            {"id":"chap4.html#pgfId-1027628","text":"Cross-Selecting Design Objects","parent":"chap4.html#pgfId-1022316","href":"chap4.html#pgfId-1027628","state":{"selected":false,"opened":false}},
                {"id":"chap4.html#pgfId-1028873","text":"Cross-Selecting Objects during Interactive Simulation","parent":"chap4.html#pgfId-1027628","href":"chap4.html#pgfId-1028873","state":{"selected":false,"opened":false}},
                {"id":"chap4.html#pgfId-1029319","text":"Cross-Selecting Objects Using Simulation Data","parent":"chap4.html#pgfId-1027628","href":"chap4.html#pgfId-1029319","state":{"selected":false,"opened":false}},
                {"id":"chap4.html#pgfId-1033557","text":"Cross-Selecting Iterated Instances","parent":"chap4.html#pgfId-1027628","href":"chap4.html#pgfId-1033557","state":{"selected":false,"opened":false}},
            {"id":"chap4.html#pgfId-1014792","text":"Running a Batch Simulation","parent":"chap4.html#pgfId-1022316","href":"chap4.html#pgfId-1014792","state":{"selected":false,"opened":false}},
                {"id":"chap4.html#pgfId-1014842","text":"Monitoring Batch Simulations","parent":"chap4.html#pgfId-1014792","href":"chap4.html#pgfId-1014842","state":{"selected":false,"opened":false}},
            {"id":"chap4.html#pgfId-1014994","text":"Comparing Simulation Results","parent":"chap4.html#pgfId-1022316","href":"chap4.html#pgfId-1014994","state":{"selected":false,"opened":false}},
        {"id":"chap5.html#pgfId-1023402","text":"Netlisting","parent":"node0","href":"chap5.html#pgfId-1023402","state":{"selected":false,"opened":false}},
            {"id":"chap5.html#pgfId-1048678","text":"Simulation Process Flowchart","parent":"chap5.html#pgfId-1023402","href":"chap5.html#pgfId-1048678","state":{"selected":false,"opened":false}},
            {"id":"chap5.html#pgfId-1048480","text":"Netlister Inputs and Outputs","parent":"chap5.html#pgfId-1023402","href":"chap5.html#pgfId-1048480","state":{"selected":false,"opened":false}},
            {"id":"chap5.html#pgfId-1014471","text":"Property Types","parent":"chap5.html#pgfId-1023402","href":"chap5.html#pgfId-1014471","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1014479","text":"Verilog Properties","parent":"chap5.html#pgfId-1014471","href":"chap5.html#pgfId-1014479","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1014483","text":"Timing Delays and Drive Strengths","parent":"chap5.html#pgfId-1014471","href":"chap5.html#pgfId-1014483","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1014485","text":"Verilog Views","parent":"chap5.html#pgfId-1014471","href":"chap5.html#pgfId-1014485","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1014495","text":"Netlister Actions","parent":"chap5.html#pgfId-1014471","href":"chap5.html#pgfId-1014495","state":{"selected":false,"opened":false}},
            {"id":"chap5.html#pgfId-1014499","text":"Inherited Connection Support","parent":"chap5.html#pgfId-1023402","href":"chap5.html#pgfId-1014499","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1014518","text":"Features","parent":"chap5.html#pgfId-1014499","href":"chap5.html#pgfId-1014518","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1014522","text":"Limitations","parent":"chap5.html#pgfId-1014499","href":"chap5.html#pgfId-1014522","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1014528","text":"Design Example","parent":"chap5.html#pgfId-1014499","href":"chap5.html#pgfId-1014528","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1014703","text":"Netlist Example","parent":"chap5.html#pgfId-1014499","href":"chap5.html#pgfId-1014703","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1023640","text":"Enhanced Support for Inherited Connections","parent":"chap5.html#pgfId-1014499","href":"chap5.html#pgfId-1023640","state":{"selected":false,"opened":false}},
            {"id":"chap5.html#pgfId-1061236","text":"Using a Verilog File Reference","parent":"chap5.html#pgfId-1023402","href":"chap5.html#pgfId-1061236","state":{"selected":false,"opened":false}},
            {"id":"chap5.html#pgfId-1061250","text":"Iterated Instances Support","parent":"chap5.html#pgfId-1023402","href":"chap5.html#pgfId-1061250","state":{"selected":false,"opened":false}},
            {"id":"chap5.html#pgfId-1023712","text":"Controlling Netlister Actions","parent":"chap5.html#pgfId-1023402","href":"chap5.html#pgfId-1023712","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1014942","text":"Using View Lists","parent":"chap5.html#pgfId-1023712","href":"chap5.html#pgfId-1014942","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1014949","text":"Using Stop Lists","parent":"chap5.html#pgfId-1023712","href":"chap5.html#pgfId-1014949","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1014957","text":"Starting the Netlister","parent":"chap5.html#pgfId-1023712","href":"chap5.html#pgfId-1014957","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1014968","text":"User Messages","parent":"chap5.html#pgfId-1023712","href":"chap5.html#pgfId-1014968","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1014978","text":"Global Nets Not Power or Ground","parent":"chap5.html#pgfId-1023712","href":"chap5.html#pgfId-1014978","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1038528","text":"Synchronizing Terminals","parent":"chap5.html#pgfId-1023712","href":"chap5.html#pgfId-1038528","state":{"selected":false,"opened":false}},
            {"id":"chap5.html#pgfId-1038653","text":"Adding Simulation Properties","parent":"chap5.html#pgfId-1023402","href":"chap5.html#pgfId-1038653","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1015017","text":"Properties Added for Imported Modules","parent":"chap5.html#pgfId-1038653","href":"chap5.html#pgfId-1015017","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1062303","text":"Adding Verilog Properties","parent":"chap5.html#pgfId-1038653","href":"chap5.html#pgfId-1062303","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1015237","text":"Adding Delay Properties","parent":"chap5.html#pgfId-1038653","href":"chap5.html#pgfId-1015237","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1015362","text":"Adding Drive Strength Properties","parent":"chap5.html#pgfId-1038653","href":"chap5.html#pgfId-1015362","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1015444","text":"Adding nlAction Properties","parent":"chap5.html#pgfId-1038653","href":"chap5.html#pgfId-1015444","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1015536","text":"Adding Ancillary Data Files","parent":"chap5.html#pgfId-1038653","href":"chap5.html#pgfId-1015536","state":{"selected":false,"opened":false}},
            {"id":"chap5.html#pgfId-1015825","text":"Netlisting Switch-RC Cells","parent":"chap5.html#pgfId-1023402","href":"chap5.html#pgfId-1015825","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1015828","text":"Setting the RC Data Variable","parent":"chap5.html#pgfId-1015825","href":"chap5.html#pgfId-1015828","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1015838","text":"Entering Switch-RC Properties","parent":"chap5.html#pgfId-1015825","href":"chap5.html#pgfId-1015838","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1015842","text":"Formatting Functions for MOS Cells","parent":"chap5.html#pgfId-1015825","href":"chap5.html#pgfId-1015842","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1062358","text":"Switch-RC Instance Properties","parent":"chap5.html#pgfId-1015825","href":"chap5.html#pgfId-1062358","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1068301","text":"Switch-RC Net Properties","parent":"chap5.html#pgfId-1015825","href":"chap5.html#pgfId-1068301","state":{"selected":false,"opened":false}},
            {"id":"chap5.html#pgfId-1016421","text":"Using CDF Properties","parent":"chap5.html#pgfId-1023402","href":"chap5.html#pgfId-1016421","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1074820","text":"Printing CDF Parameters in Inline Explicit Format","parent":"chap5.html#pgfId-1016421","href":"chap5.html#pgfId-1074820","state":{"selected":false,"opened":false}},
            {"id":"chap5.html#pgfId-1073489","text":"Formatting Netlists","parent":"chap5.html#pgfId-1023402","href":"chap5.html#pgfId-1073489","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1072853","text":"hnlVerilogFormatInst Property","parent":"chap5.html#pgfId-1073489","href":"chap5.html#pgfId-1072853","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1073075","text":"verilogFormatProc Property","parent":"chap5.html#pgfId-1073489","href":"chap5.html#pgfId-1073075","state":{"selected":false,"opened":false}},
            {"id":"chap5.html#pgfId-1072887","text":"Netlisting AutoLayout Views","parent":"chap5.html#pgfId-1023402","href":"chap5.html#pgfId-1072887","state":{"selected":false,"opened":false}},
            {"id":"chap5.html#pgfId-1016601","text":"Customizing Test Fixture Variables","parent":"chap5.html#pgfId-1023402","href":"chap5.html#pgfId-1016601","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1016603","text":"Modifying the Test Module Name","parent":"chap5.html#pgfId-1016601","href":"chap5.html#pgfId-1016603","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1016605","text":"Modifying the Test Fixture Template Name","parent":"chap5.html#pgfId-1016601","href":"chap5.html#pgfId-1016605","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1016607","text":"Saving the Template File","parent":"chap5.html#pgfId-1016601","href":"chap5.html#pgfId-1016607","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1016610","text":"Accessing the Map Table in the Stimulus File","parent":"chap5.html#pgfId-1016601","href":"chap5.html#pgfId-1016610","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1016612","text":"Adding Design Kits to the Test Fixture File","parent":"chap5.html#pgfId-1016601","href":"chap5.html#pgfId-1016612","state":{"selected":false,"opened":false}},
            {"id":"chap5.html#pgfId-1016621","text":"Customizing the Netlisting Variables","parent":"chap5.html#pgfId-1023402","href":"chap5.html#pgfId-1016621","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1048280","text":"Variables for Netlist Setup Form Controls","parent":"chap5.html#pgfId-1016621","href":"chap5.html#pgfId-1048280","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1048443","text":"Other Variables used by Verilog Formatter","parent":"chap5.html#pgfId-1016621","href":"chap5.html#pgfId-1048443","state":{"selected":false,"opened":false}},
            {"id":"chap5.html#pgfId-1023419","text":"File Structure Created by the Netlister ","parent":"chap5.html#pgfId-1023402","href":"chap5.html#pgfId-1023419","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1016733","text":"Directories","parent":"chap5.html#pgfId-1023419","href":"chap5.html#pgfId-1016733","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1016792","text":"Files","parent":"chap5.html#pgfId-1023419","href":"chap5.html#pgfId-1016792","state":{"selected":false,"opened":false}},
            {"id":"chap5.html#pgfId-1020247","text":"Split Bus","parent":"chap5.html#pgfId-1023402","href":"chap5.html#pgfId-1020247","state":{"selected":false,"opened":false}},
            {"id":"chap5.html#pgfId-1025181","text":"Support for Verilog IEEE 1364-2001","parent":"chap5.html#pgfId-1023402","href":"chap5.html#pgfId-1025181","state":{"selected":false,"opened":false}},
        {"id":"chap6.html#pgfId-1029064","text":"Working with the Stimulus","parent":"node0","href":"chap6.html#pgfId-1029064","state":{"selected":false,"opened":false}},
            {"id":"chap6.html#pgfId-1025637","text":"Simulation Process Flowchart","parent":"chap6.html#pgfId-1029064","href":"chap6.html#pgfId-1025637","state":{"selected":false,"opened":false}},
            {"id":"chap6.html#pgfId-1025250","text":"Specifying the Test Fixture","parent":"chap6.html#pgfId-1029064","href":"chap6.html#pgfId-1025250","state":{"selected":false,"opened":false}},
                {"id":"chap6.html#pgfId-1025345","text":"Using Default Test Fixture Files","parent":"chap6.html#pgfId-1025250","href":"chap6.html#pgfId-1025345","state":{"selected":false,"opened":false}},
                {"id":"chap6.html#pgfId-1023612","text":"Editing an Existing Test Fixture","parent":"chap6.html#pgfId-1025250","href":"chap6.html#pgfId-1023612","state":{"selected":false,"opened":false}},
            {"id":"chap6.html#pgfId-1025668","text":"Working with Test Fixture Files","parent":"chap6.html#pgfId-1029064","href":"chap6.html#pgfId-1025668","state":{"selected":false,"opened":false}},
        {"id":"appA.html#pgfId-1018097","text":"Customizing Your Environment","parent":"node0","href":"appA.html#pgfId-1018097","state":{"selected":false,"opened":false}},
            {"id":"appA.html#pgfId-1019825","text":"Customizing Command Form Option Settings","parent":"appA.html#pgfId-1018097","href":"appA.html#pgfId-1019825","state":{"selected":false,"opened":false}},
                {"id":"appA.html#pgfId-1017909","text":"Form Options and SKILL Variables","parent":"appA.html#pgfId-1019825","href":"appA.html#pgfId-1017909","state":{"selected":false,"opened":false}},
            {"id":"appA.html#pgfId-1019763","text":"Specifying an Editor for Text Files","parent":"appA.html#pgfId-1018097","href":"appA.html#pgfId-1019763","state":{"selected":false,"opened":false}},
            {"id":"appA.html#pgfId-1031789","text":"Generating Logical Verilog Netlists of Designs","parent":"appA.html#pgfId-1018097","href":"appA.html#pgfId-1031789","state":{"selected":false,"opened":false}},
                {"id":"appA.html#pgfId-1025299","text":"Overview","parent":"appA.html#pgfId-1031789","href":"appA.html#pgfId-1025299","state":{"selected":false,"opened":false}},
                {"id":"appA.html#pgfId-1021567","text":"Terminology","parent":"appA.html#pgfId-1031789","href":"appA.html#pgfId-1021567","state":{"selected":false,"opened":false}},
                {"id":"appA.html#pgfId-1028058","text":"Generating a Logical Verilog Netlist","parent":"appA.html#pgfId-1031789","href":"appA.html#pgfId-1028058","state":{"selected":false,"opened":false}},
                {"id":"appA.html#pgfId-1029672","text":"Comparison Between a Regular and a Logical Verilog Netlist","parent":"appA.html#pgfId-1031789","href":"appA.html#pgfId-1029672","state":{"selected":false,"opened":false}},
        {"id":"appB.html#pgfId-1036168","text":"Running Simulations with Xcelium","parent":"node0","href":"appB.html#pgfId-1036168","state":{"selected":false,"opened":false}}
  ]
 }
}