/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  reg [27:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [17:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [8:0] celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [14:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [26:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire [2:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [11:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [10:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [14:0] celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_4z;
  wire [23:0] celloutsig_0_50z;
  reg [3:0] celloutsig_0_51z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_13z;
  wire [2:0] celloutsig_1_14z;
  wire [29:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [18:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_31z = celloutsig_0_13z[4] ? celloutsig_0_22z : celloutsig_0_7z;
  assign celloutsig_0_11z = celloutsig_0_10z ? in_data[60] : celloutsig_0_1z;
  assign celloutsig_0_24z = celloutsig_0_23z[10] ? celloutsig_0_4z : celloutsig_0_1z;
  assign celloutsig_0_32z = ~(celloutsig_0_19z[0] | celloutsig_0_18z[4]);
  assign celloutsig_0_38z = ~(celloutsig_0_25z | celloutsig_0_35z);
  assign celloutsig_1_3z = ~(celloutsig_1_2z[1] | in_data[120]);
  assign celloutsig_1_4z = ~(in_data[152] | in_data[182]);
  assign celloutsig_1_7z = ~(celloutsig_1_6z | celloutsig_1_3z);
  assign celloutsig_0_5z = ~(in_data[31] | celloutsig_0_2z);
  assign celloutsig_1_13z = ~(celloutsig_1_8z[8] | celloutsig_1_8z[12]);
  assign celloutsig_0_14z = ~(celloutsig_0_13z[6] | celloutsig_0_9z[2]);
  assign celloutsig_0_22z = ~((celloutsig_0_17z | in_data[39]) & celloutsig_0_15z);
  assign celloutsig_0_28z = celloutsig_0_4z | celloutsig_0_7z;
  assign celloutsig_0_35z = celloutsig_0_29z[1] | celloutsig_0_6z;
  assign celloutsig_1_19z = celloutsig_1_17z[5] | celloutsig_1_17z[1];
  assign celloutsig_0_8z = celloutsig_0_5z | celloutsig_0_2z;
  assign celloutsig_0_17z = celloutsig_0_3z | celloutsig_0_0z[0];
  assign celloutsig_0_20z = celloutsig_0_7z | celloutsig_0_19z[0];
  assign celloutsig_0_21z = celloutsig_0_20z | celloutsig_0_4z;
  assign celloutsig_1_17z = { celloutsig_1_8z[17:0], celloutsig_1_14z, celloutsig_1_5z } & in_data[160:131];
  assign celloutsig_0_12z = { in_data[35], celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_0z } & { celloutsig_0_9z[0], celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_1z };
  assign celloutsig_0_29z = celloutsig_0_26z[10:8] % { 1'h1, celloutsig_0_0z[1:0] };
  assign celloutsig_0_37z = in_data[54:44] % { 1'h1, celloutsig_0_12z[3:2], celloutsig_0_0z, celloutsig_0_21z, celloutsig_0_34z, celloutsig_0_14z };
  assign celloutsig_0_42z = { celloutsig_0_3z, celloutsig_0_38z, celloutsig_0_30z, celloutsig_0_24z } % { 1'h1, celloutsig_0_0z[3:0], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[154:150] % { 1'h1, in_data[156:153] };
  assign celloutsig_1_2z = celloutsig_1_0z[4:1] % { 1'h1, in_data[117:115] };
  assign celloutsig_0_16z = { celloutsig_0_12z[4:0], celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_6z } % { 1'h1, celloutsig_0_13z[13:7], celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_7z };
  assign celloutsig_0_23z = { celloutsig_0_18z[5:4], celloutsig_0_17z, celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_18z } % { 1'h1, celloutsig_0_13z[19:6] };
  assign celloutsig_1_5z = celloutsig_1_0z[4] ? in_data[142:134] : in_data[130:122];
  assign celloutsig_1_8z = celloutsig_1_6z ? in_data[117:99] : { in_data[145:129], celloutsig_1_3z, 1'h0 };
  assign celloutsig_1_14z = celloutsig_1_13z ? { celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_7z } : { celloutsig_1_5z[6:5], celloutsig_1_4z };
  assign celloutsig_0_19z = celloutsig_0_15z ? celloutsig_0_0z[4:2] : { celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_8z };
  assign celloutsig_0_43z = { in_data[84:82], celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_31z, celloutsig_0_21z, celloutsig_0_38z } !== { celloutsig_0_30z[6:0], celloutsig_0_2z, celloutsig_0_42z, celloutsig_0_28z, celloutsig_0_15z, celloutsig_0_24z };
  assign celloutsig_1_6z = in_data[158:148] !== in_data[167:157];
  assign celloutsig_1_18z = { celloutsig_1_9z, celloutsig_1_13z, celloutsig_1_14z } !== in_data[150:146];
  assign celloutsig_0_10z = { celloutsig_0_9z[0], celloutsig_0_9z[3:1], celloutsig_0_9z[2:0], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_7z } !== { celloutsig_0_9z[3:2], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_9z[1:0], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_30z = { in_data[63:57], celloutsig_0_0z } >>> { celloutsig_0_0z[0], celloutsig_0_9z, celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_21z };
  assign celloutsig_0_50z = { celloutsig_0_13z[16:8], celloutsig_0_37z, celloutsig_0_35z, celloutsig_0_43z, celloutsig_0_22z, celloutsig_0_34z } >>> { celloutsig_0_37z[7:3], celloutsig_0_16z, celloutsig_0_15z };
  assign celloutsig_0_9z = { celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_3z } >>> { celloutsig_0_0z[4:2], celloutsig_0_7z };
  assign celloutsig_0_0z = in_data[22:18] ^ in_data[49:45];
  assign celloutsig_0_18z = { celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_8z } ^ { celloutsig_0_12z[5:3], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_26z = { in_data[73:55], celloutsig_0_19z, celloutsig_0_9z, celloutsig_0_22z } ^ { in_data[33:12], celloutsig_0_0z };
  assign celloutsig_0_3z = ~((in_data[31] & celloutsig_0_2z) | celloutsig_0_2z);
  assign celloutsig_1_9z = ~((celloutsig_1_8z[10] & celloutsig_1_5z[1]) | celloutsig_1_0z[1]);
  assign celloutsig_0_1z = ~((celloutsig_0_0z[1] & celloutsig_0_0z[4]) | in_data[6]);
  assign celloutsig_0_15z = ~((celloutsig_0_10z & celloutsig_0_4z) | celloutsig_0_14z);
  assign celloutsig_0_2z = ~((celloutsig_0_1z & celloutsig_0_0z[1]) | celloutsig_0_1z);
  assign celloutsig_0_25z = ~((celloutsig_0_6z & celloutsig_0_2z) | celloutsig_0_11z);
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_51z = 4'h0;
    else if (!clkin_data[32]) celloutsig_0_51z = celloutsig_0_18z[4:1];
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_13z = 28'h0000000;
    else if (clkin_data[0]) celloutsig_0_13z = { in_data[13:12], celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_9z };
  assign celloutsig_0_34z = ~((celloutsig_0_10z & celloutsig_0_32z) | (celloutsig_0_5z & celloutsig_0_20z));
  assign celloutsig_0_4z = ~((in_data[74] & celloutsig_0_1z) | (in_data[72] & celloutsig_0_0z[3]));
  assign celloutsig_1_1z = ~((celloutsig_1_0z[1] & celloutsig_1_0z[1]) | (in_data[180] & celloutsig_1_0z[2]));
  assign celloutsig_0_6z = ~((celloutsig_0_4z & celloutsig_0_0z[0]) | (celloutsig_0_4z & celloutsig_0_5z));
  assign celloutsig_0_7z = ~((celloutsig_0_0z[0] & celloutsig_0_2z) | (celloutsig_0_5z & celloutsig_0_0z[1]));
  assign { out_data[128], out_data[96], out_data[55:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_50z, celloutsig_0_51z };
endmodule
