Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Wed Jun 13 22:11:08 2018
| Host         : DESKTOP-O4D08CK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file busloader_control_sets_placed.rpt
| Design       : busloader
| Device       : xc7a35ti
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    48 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      3 |            6 |
|      4 |            4 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              22 |           10 |
| No           | No                    | Yes                    |               3 |            1 |
| No           | Yes                   | No                     |             147 |           63 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              12 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+----------------------------+-------------------+------------------+----------------+
|     Clock Signal     |        Enable Signal       |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------+----------------------------+-------------------+------------------+----------------+
|  DB0/out[0]          |                            |                   |                1 |              3 |
|  DB0/next_state      |                            |                   |                1 |              3 |
|  DB1/next_state      |                            |                   |                1 |              3 |
|  DB2/func[0]         |                            |                   |                2 |              3 |
|  DB2/next_state      |                            |                   |                2 |              3 |
|  DB3/next_state      |                            |                   |                1 |              3 |
|  CLK100MHZ_IBUF_BUFG |                            |                   |                2 |              4 |
|  CLK100MHZ_IBUF_BUFG | RegCtrl1/store_reg[3][0]   | n_rst_reg_inv_n_0 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | RegCtrl1/E[0]              | n_rst_reg_inv_n_0 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | RegCtrl1/store_reg[3]_0[0] | n_rst_reg_inv_n_0 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG |                            | n_rst_reg_inv_n_0 |               64 |            150 |
+----------------------+----------------------------+-------------------+------------------+----------------+


