{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1359323946063 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1359323946063 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 27 19:59:05 2013 " "Processing started: Sun Jan 27 19:59:05 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1359323946063 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1359323946063 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off timer_ctl -c timer_ctl " "Command: quartus_map --read_settings_files=on --write_settings_files=off timer_ctl -c timer_ctl" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1359323946063 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1359323946750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/mestrado/sistemasvlsi/clk_converter/clk_converter_60hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /workspace/mestrado/sistemasvlsi/clk_converter/clk_converter_60hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_converter_60hz-behaviour_clk_converter " "Found design unit 1: clk_converter_60hz-behaviour_clk_converter" {  } { { "../clk_converter/clk_converter_60hz.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/clk_converter/clk_converter_60hz.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1359323947860 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_converter_60hz " "Found entity 1: clk_converter_60hz" {  } { { "../clk_converter/clk_converter_60hz.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/clk_converter/clk_converter_60hz.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359323947860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359323947860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_ctl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer_ctl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer_ctl-timer_behaviour " "Found design unit 1: timer_ctl-timer_behaviour" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1359323947891 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer_ctl " "Found entity 1: timer_ctl" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359323947891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359323947891 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "timer_ctl " "Elaborating entity \"timer_ctl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1359323948000 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "short_interval_tmp timer_ctl.vhd(48) " "VHDL Process Statement warning at timer_ctl.vhd(48): inferring latch(es) for signal or variable \"short_interval_tmp\", which holds its previous value in one or more paths through the process" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1359323948000 "|timer_ctl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "long_interval_tmp timer_ctl.vhd(48) " "VHDL Process Statement warning at timer_ctl.vhd(48): inferring latch(es) for signal or variable \"long_interval_tmp\", which holds its previous value in one or more paths through the process" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1359323948000 "|timer_ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "always:long_interval_tmp timer_ctl.vhd(62) " "Inferred latch for \"always:long_interval_tmp\" at timer_ctl.vhd(62)" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359323948000 "|timer_ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "always:short_interval_tmp timer_ctl.vhd(62) " "Inferred latch for \"always:short_interval_tmp\" at timer_ctl.vhd(62)" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359323948000 "|timer_ctl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_converter_60hz clk_converter_60hz:clk_converter_ports " "Elaborating entity \"clk_converter_60hz\" for hierarchy \"clk_converter_60hz:clk_converter_ports\"" {  } { { "timer_ctl.vhd" "clk_converter_ports" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1359323948016 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "short_interval VCC " "Pin \"short_interval\" is stuck at VCC" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1359323950250 "|timer_ctl|short_interval"} { "Warning" "WMLS_MLS_STUCK_PIN" "long_interval VCC " "Pin \"long_interval\" is stuck at VCC" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1359323950250 "|timer_ctl|long_interval"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1359323950250 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1359323950641 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1359323950641 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "start " "No output dependent on input pin \"start\"" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1359323950782 "|timer_ctl|start"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1359323950782 "|timer_ctl|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1359323950782 "|timer_ctl|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1359323950782 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5 " "Implemented 5 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1359323950782 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1359323950782 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1359323950782 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "331 " "Peak virtual memory: 331 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1359323950844 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 27 19:59:10 2013 " "Processing ended: Sun Jan 27 19:59:10 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1359323950844 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1359323950844 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1359323950844 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1359323950844 ""}
