INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/verilog/16bit_PISO_register/16bit_PISO_register.srcs/sources_1/new/16bit_PISO_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sixteen_bit_PISO_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/verilog/16bit_PISO_register/16bit_PISO_register.srcs/sim_1/new/16_bit_PISO_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sixteen_bit_PISO_tb
