{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1488966694166 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1488966694166 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 08 17:51:33 2017 " "Processing started: Wed Mar 08 17:51:33 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1488966694166 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1488966694166 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off AddSub4 -c AddSub4 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off AddSub4 -c AddSub4" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1488966694166 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "AddSub4_8l_1000mv_100c_slow.vho D:/WER150018/Week4/T4_Q1/simulation/modelsim/ simulation " "Generated file AddSub4_8l_1000mv_100c_slow.vho in folder \"D:/WER150018/Week4/T4_Q1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1488966695048 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "AddSub4_8l_1000mv_-40c_slow.vho D:/WER150018/Week4/T4_Q1/simulation/modelsim/ simulation " "Generated file AddSub4_8l_1000mv_-40c_slow.vho in folder \"D:/WER150018/Week4/T4_Q1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1488966695079 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "AddSub4_min_1000mv_-40c_fast.vho D:/WER150018/Week4/T4_Q1/simulation/modelsim/ simulation " "Generated file AddSub4_min_1000mv_-40c_fast.vho in folder \"D:/WER150018/Week4/T4_Q1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1488966695110 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "AddSub4.vho D:/WER150018/Week4/T4_Q1/simulation/modelsim/ simulation " "Generated file AddSub4.vho in folder \"D:/WER150018/Week4/T4_Q1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1488966695142 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "AddSub4_8l_1000mv_100c_vhd_slow.sdo D:/WER150018/Week4/T4_Q1/simulation/modelsim/ simulation " "Generated file AddSub4_8l_1000mv_100c_vhd_slow.sdo in folder \"D:/WER150018/Week4/T4_Q1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1488966695188 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "AddSub4_8l_1000mv_-40c_vhd_slow.sdo D:/WER150018/Week4/T4_Q1/simulation/modelsim/ simulation " "Generated file AddSub4_8l_1000mv_-40c_vhd_slow.sdo in folder \"D:/WER150018/Week4/T4_Q1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1488966695220 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "AddSub4_min_1000mv_-40c_vhd_fast.sdo D:/WER150018/Week4/T4_Q1/simulation/modelsim/ simulation " "Generated file AddSub4_min_1000mv_-40c_vhd_fast.sdo in folder \"D:/WER150018/Week4/T4_Q1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1488966695266 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "AddSub4_vhd.sdo D:/WER150018/Week4/T4_Q1/simulation/modelsim/ simulation " "Generated file AddSub4_vhd.sdo in folder \"D:/WER150018/Week4/T4_Q1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1488966695298 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "711 " "Peak virtual memory: 711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1488966695391 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 08 17:51:35 2017 " "Processing ended: Wed Mar 08 17:51:35 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1488966695391 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1488966695391 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1488966695391 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1488966695391 ""}
