

================================================================
== Vivado HLS Report for 'tanh'
================================================================
* Date:           Tue May 22 02:47:22 2018

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        tkmu_proj0
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      3.67|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   10|   10|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 11
* Pipeline: 1
  Pipeline-0: II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
* FSM state operations: 

 <State 1>: 1.54ns
ST_1: data_V_read_1 (3)  [1/1] 0.00ns
_ifconv:0  %data_V_read_1 = call i13 @_ssdm_op_Read.ap_auto.i13(i13 %data_V_read)

ST_1: tmp (5)  [1/1] 0.00ns
_ifconv:2  %tmp = call i26 @_ssdm_op_BitConcatenate.i26.i13.i13(i13 %data_V_read_1, i13 0)

ST_1: sext_cast (6)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:439
_ifconv:3  %sext_cast = sext i26 %tmp to i55

ST_1: mul (7)  [7/7] 1.54ns  loc: src/tk-mu_simple.h:439
_ifconv:4  %mul = mul i55 178956971, %sext_cast

ST_1: tmp_224 (9)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:439
_ifconv:6  %tmp_224 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %data_V_read_1, i32 12)


 <State 2>: 1.54ns
ST_2: mul (7)  [6/7] 1.54ns  loc: src/tk-mu_simple.h:439
_ifconv:4  %mul = mul i55 178956971, %sext_cast


 <State 3>: 1.54ns
ST_3: mul (7)  [5/7] 1.54ns  loc: src/tk-mu_simple.h:439
_ifconv:4  %mul = mul i55 178956971, %sext_cast


 <State 4>: 1.54ns
ST_4: mul (7)  [4/7] 1.54ns  loc: src/tk-mu_simple.h:439
_ifconv:4  %mul = mul i55 178956971, %sext_cast


 <State 5>: 1.54ns
ST_5: mul (7)  [3/7] 1.54ns  loc: src/tk-mu_simple.h:439
_ifconv:4  %mul = mul i55 178956971, %sext_cast


 <State 6>: 1.54ns
ST_6: mul (7)  [2/7] 1.54ns  loc: src/tk-mu_simple.h:439
_ifconv:4  %mul = mul i55 178956971, %sext_cast


 <State 7>: 1.54ns
ST_7: mul (7)  [1/7] 1.54ns  loc: src/tk-mu_simple.h:439
_ifconv:4  %mul = mul i55 178956971, %sext_cast

ST_7: tmp_226 (11)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:439
_ifconv:8  %tmp_226 = call i26 @_ssdm_op_PartSelect.i26.i55.i32.i32(i55 %mul, i32 29, i32 54)


 <State 8>: 3.56ns
ST_8: neg_mul (8)  [1/1] 1.99ns  loc: src/tk-mu_simple.h:439
_ifconv:5  %neg_mul = sub i55 0, %mul

ST_8: tmp_225 (10)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:439 (grouped into LUT with out node neg_ti)
_ifconv:7  %tmp_225 = call i26 @_ssdm_op_PartSelect.i26.i55.i32.i32(i55 %neg_mul, i32 29, i32 54)

ST_8: p_v_v (12)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:439 (grouped into LUT with out node neg_ti)
_ifconv:9  %p_v_v = select i1 %tmp_224, i26 %tmp_225, i26 %tmp_226

ST_8: neg_ti (13)  [1/1] 1.57ns  loc: src/tk-mu_simple.h:439 (out node of the LUT)
_ifconv:10  %neg_ti = sub i26 0, %p_v_v


 <State 9>: 3.67ns
ST_9: tmp_194 (14)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:439 (grouped into LUT with out node r_V)
_ifconv:11  %tmp_194 = select i1 %tmp_224, i26 %neg_ti, i26 %tmp_226

ST_9: r_V (15)  [1/1] 1.57ns  loc: src/tk-mu_simple.h:439 (out node of the LUT)
_ifconv:12  %r_V = sub i26 8388608, %tmp_194

ST_9: tmp_193 (16)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:439
_ifconv:13  %tmp_193 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V, i32 10, i32 25)

ST_9: ret_V_cast (17)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:439
_ifconv:14  %ret_V_cast = sext i16 %tmp_193 to i17

ST_9: tmp_227 (18)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:439 (grouped into LUT with out node index)
_ifconv:15  %tmp_227 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %r_V, i32 25)

ST_9: tmp_228 (19)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:439
_ifconv:16  %tmp_228 = trunc i26 %r_V to i10

ST_9: tmp_s (20)  [1/1] 1.23ns  loc: src/tk-mu_simple.h:439
_ifconv:17  %tmp_s = icmp eq i10 %tmp_228, 0

ST_9: ret_V (21)  [1/1] 1.39ns  loc: src/tk-mu_simple.h:439
_ifconv:18  %ret_V = add i17 1, %ret_V_cast

ST_9: tmp_195 (22)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:439
_ifconv:19  %tmp_195 = sext i16 %tmp_193 to i32

ST_9: tmp_196 (23)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:439 (grouped into LUT with out node index)
_ifconv:20  %tmp_196 = sext i17 %ret_V to i32

ST_9: tmp_198 (24)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:439 (grouped into LUT with out node index)
_ifconv:21  %tmp_198 = select i1 %tmp_s, i32 %tmp_195, i32 %tmp_196

ST_9: index (25)  [1/1] 0.71ns  loc: src/tk-mu_simple.h:439 (out node of the LUT)
_ifconv:22  %index = select i1 %tmp_227, i32 %tmp_198, i32 %tmp_195

ST_9: tmp_229 (26)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:441
_ifconv:23  %tmp_229 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %index, i32 31)

ST_9: tmp_230 (27)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:442
_ifconv:24  %tmp_230 = call i19 @_ssdm_op_PartSelect.i19.i32.i32.i32(i32 %index, i32 13, i32 31)


 <State 10>: 2.39ns
ST_10: icmp (28)  [1/1] 1.31ns  loc: src/tk-mu_simple.h:442
_ifconv:25  %icmp = icmp sgt i19 %tmp_230, 0

ST_10: tmp_192 (29)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:443
_ifconv:26  %tmp_192 = zext i32 %index to i64

ST_10: tanh_table2_addr (30)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:443
_ifconv:27  %tanh_table2_addr = getelementptr [8192 x i10]* @tanh_table2, i64 0, i64 %tmp_192

ST_10: tanh_table2_load (31)  [2/2] 2.39ns  loc: src/tk-mu_simple.h:443
_ifconv:28  %tanh_table2_load = load i10* %tanh_table2_addr, align 2


 <State 11>: 3.10ns
ST_11: StgValue_46 (4)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:436
_ifconv:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_11: tanh_table2_load (31)  [1/2] 2.39ns  loc: src/tk-mu_simple.h:443
_ifconv:28  %tanh_table2_load = load i10* %tanh_table2_addr, align 2

ST_11: sel_tmp1 (32)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:441 (grouped into LUT with out node sel_tmp2)
_ifconv:29  %sel_tmp1 = xor i1 %tmp_229, true

ST_11: sel_tmp2 (33)  [1/1] 0.71ns  loc: src/tk-mu_simple.h:442 (out node of the LUT)
_ifconv:30  %sel_tmp2 = and i1 %icmp, %sel_tmp1

ST_11: sel_tmp_cast (34)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:443 (grouped into LUT with out node ssdm_int_V_write_ass)
_ifconv:31  %sel_tmp_cast = select i1 %sel_tmp2, i10 0, i10 -6

ST_11: tmp_197 (35)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:443 (grouped into LUT with out node ssdm_int_V_write_ass)
_ifconv:32  %tmp_197 = or i1 %sel_tmp2, %tmp_229

ST_11: ssdm_int_V_write_ass (36)  [1/1] 0.71ns  loc: src/tk-mu_simple.h:443 (out node of the LUT)
_ifconv:33  %ssdm_int_V_write_ass = select i1 %tmp_197, i10 %sel_tmp_cast, i10 %tanh_table2_load

ST_11: StgValue_53 (37)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:445
_ifconv:34  ret i10 %ssdm_int_V_write_ass



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tanh_table2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_V_read_1        (read          ) [ 000000000000]
tmp                  (bitconcatenate) [ 000000000000]
sext_cast            (sext          ) [ 011111110000]
tmp_224              (bitselect     ) [ 011111111100]
mul                  (mul           ) [ 010000001000]
tmp_226              (partselect    ) [ 010000001100]
neg_mul              (sub           ) [ 000000000000]
tmp_225              (partselect    ) [ 000000000000]
p_v_v                (select        ) [ 000000000000]
neg_ti               (sub           ) [ 010000000100]
tmp_194              (select        ) [ 000000000000]
r_V                  (sub           ) [ 000000000000]
tmp_193              (partselect    ) [ 000000000000]
ret_V_cast           (sext          ) [ 000000000000]
tmp_227              (bitselect     ) [ 000000000000]
tmp_228              (trunc         ) [ 000000000000]
tmp_s                (icmp          ) [ 000000000000]
ret_V                (add           ) [ 000000000000]
tmp_195              (sext          ) [ 000000000000]
tmp_196              (sext          ) [ 000000000000]
tmp_198              (select        ) [ 000000000000]
index                (select        ) [ 010000000010]
tmp_229              (bitselect     ) [ 010000000011]
tmp_230              (partselect    ) [ 010000000010]
icmp                 (icmp          ) [ 010000000001]
tmp_192              (zext          ) [ 000000000000]
tanh_table2_addr     (getelementptr ) [ 010000000001]
StgValue_46          (specpipeline  ) [ 000000000000]
tanh_table2_load     (load          ) [ 000000000000]
sel_tmp1             (xor           ) [ 000000000000]
sel_tmp2             (and           ) [ 000000000000]
sel_tmp_cast         (select        ) [ 000000000000]
tmp_197              (or            ) [ 000000000000]
ssdm_int_V_write_ass (select        ) [ 000000000000]
StgValue_53          (ret           ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tanh_table2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tanh_table2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i13"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i13.i13"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i13.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i26.i55.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i26.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i19.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="data_V_read_1_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="13" slack="0"/>
<pin id="68" dir="0" index="1" bw="13" slack="0"/>
<pin id="69" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_V_read_1/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="tanh_table2_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="10" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="17" slack="0"/>
<pin id="76" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tanh_table2_addr/10 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="13" slack="0"/>
<pin id="81" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="82" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tanh_table2_load/10 "/>
</bind>
</comp>

<comp id="84" class="1004" name="tmp_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="26" slack="0"/>
<pin id="86" dir="0" index="1" bw="13" slack="0"/>
<pin id="87" dir="0" index="2" bw="1" slack="0"/>
<pin id="88" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="sext_cast_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="26" slack="0"/>
<pin id="94" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_cast/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="29" slack="0"/>
<pin id="98" dir="0" index="1" bw="26" slack="0"/>
<pin id="99" dir="1" index="2" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_224_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="13" slack="0"/>
<pin id="105" dir="0" index="2" bw="5" slack="0"/>
<pin id="106" dir="1" index="3" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_224/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="tmp_226_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="26" slack="0"/>
<pin id="112" dir="0" index="1" bw="55" slack="0"/>
<pin id="113" dir="0" index="2" bw="6" slack="0"/>
<pin id="114" dir="0" index="3" bw="7" slack="0"/>
<pin id="115" dir="1" index="4" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_226/7 "/>
</bind>
</comp>

<comp id="120" class="1004" name="neg_mul_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="55" slack="1"/>
<pin id="123" dir="1" index="2" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_mul/8 "/>
</bind>
</comp>

<comp id="125" class="1004" name="tmp_225_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="26" slack="0"/>
<pin id="127" dir="0" index="1" bw="55" slack="0"/>
<pin id="128" dir="0" index="2" bw="6" slack="0"/>
<pin id="129" dir="0" index="3" bw="7" slack="0"/>
<pin id="130" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_225/8 "/>
</bind>
</comp>

<comp id="135" class="1004" name="p_v_v_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="7"/>
<pin id="137" dir="0" index="1" bw="26" slack="0"/>
<pin id="138" dir="0" index="2" bw="26" slack="1"/>
<pin id="139" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_v_v/8 "/>
</bind>
</comp>

<comp id="141" class="1004" name="neg_ti_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="26" slack="0"/>
<pin id="144" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_ti/8 "/>
</bind>
</comp>

<comp id="147" class="1004" name="tmp_194_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="8"/>
<pin id="149" dir="0" index="1" bw="26" slack="1"/>
<pin id="150" dir="0" index="2" bw="26" slack="2"/>
<pin id="151" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_194/9 "/>
</bind>
</comp>

<comp id="152" class="1004" name="r_V_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="25" slack="0"/>
<pin id="154" dir="0" index="1" bw="26" slack="0"/>
<pin id="155" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V/9 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_193_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="0"/>
<pin id="160" dir="0" index="1" bw="26" slack="0"/>
<pin id="161" dir="0" index="2" bw="5" slack="0"/>
<pin id="162" dir="0" index="3" bw="6" slack="0"/>
<pin id="163" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_193/9 "/>
</bind>
</comp>

<comp id="168" class="1004" name="ret_V_cast_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="16" slack="0"/>
<pin id="170" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="ret_V_cast/9 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_227_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="26" slack="0"/>
<pin id="175" dir="0" index="2" bw="6" slack="0"/>
<pin id="176" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_227/9 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_228_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="26" slack="0"/>
<pin id="182" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_228/9 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_s_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="10" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/9 "/>
</bind>
</comp>

<comp id="190" class="1004" name="ret_V_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="16" slack="0"/>
<pin id="193" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/9 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_195_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="16" slack="0"/>
<pin id="198" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_195/9 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_196_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="17" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_196/9 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_198_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="16" slack="0"/>
<pin id="207" dir="0" index="2" bw="17" slack="0"/>
<pin id="208" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_198/9 "/>
</bind>
</comp>

<comp id="212" class="1004" name="index_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="17" slack="0"/>
<pin id="215" dir="0" index="2" bw="16" slack="0"/>
<pin id="216" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="index/9 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_229_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="17" slack="0"/>
<pin id="223" dir="0" index="2" bw="6" slack="0"/>
<pin id="224" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_229/9 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_230_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="19" slack="0"/>
<pin id="230" dir="0" index="1" bw="17" slack="0"/>
<pin id="231" dir="0" index="2" bw="5" slack="0"/>
<pin id="232" dir="0" index="3" bw="6" slack="0"/>
<pin id="233" dir="1" index="4" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_230/9 "/>
</bind>
</comp>

<comp id="238" class="1004" name="icmp_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="19" slack="1"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/10 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_192_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="17" slack="1"/>
<pin id="245" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_192/10 "/>
</bind>
</comp>

<comp id="247" class="1004" name="sel_tmp1_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="2"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp1/11 "/>
</bind>
</comp>

<comp id="252" class="1004" name="sel_tmp2_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="1"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp2/11 "/>
</bind>
</comp>

<comp id="257" class="1004" name="sel_tmp_cast_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="4" slack="0"/>
<pin id="261" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp_cast/11 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_197_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="2"/>
<pin id="268" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_197/11 "/>
</bind>
</comp>

<comp id="270" class="1004" name="ssdm_int_V_write_ass_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="4" slack="0"/>
<pin id="273" dir="0" index="2" bw="10" slack="0"/>
<pin id="274" dir="1" index="3" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ssdm_int_V_write_ass/11 "/>
</bind>
</comp>

<comp id="278" class="1005" name="sext_cast_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="55" slack="1"/>
<pin id="280" dir="1" index="1" bw="55" slack="1"/>
</pin_list>
<bind>
<opset="sext_cast "/>
</bind>
</comp>

<comp id="283" class="1005" name="tmp_224_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="7"/>
<pin id="285" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="tmp_224 "/>
</bind>
</comp>

<comp id="289" class="1005" name="mul_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="55" slack="1"/>
<pin id="291" dir="1" index="1" bw="55" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="294" class="1005" name="tmp_226_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="26" slack="1"/>
<pin id="296" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="tmp_226 "/>
</bind>
</comp>

<comp id="300" class="1005" name="neg_ti_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="26" slack="1"/>
<pin id="302" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="neg_ti "/>
</bind>
</comp>

<comp id="305" class="1005" name="index_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="1"/>
<pin id="307" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="index "/>
</bind>
</comp>

<comp id="310" class="1005" name="tmp_229_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="2"/>
<pin id="312" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_229 "/>
</bind>
</comp>

<comp id="316" class="1005" name="tmp_230_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="19" slack="1"/>
<pin id="318" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="tmp_230 "/>
</bind>
</comp>

<comp id="321" class="1005" name="icmp_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="1"/>
<pin id="323" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="326" class="1005" name="tanh_table2_addr_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="13" slack="1"/>
<pin id="328" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tanh_table2_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="70"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="50" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="66" pin="2"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="95"><net_src comp="84" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="10" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="92" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="12" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="66" pin="2"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="14" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="116"><net_src comp="16" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="96" pin="2"/><net_sink comp="110" pin=1"/></net>

<net id="118"><net_src comp="18" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="119"><net_src comp="20" pin="0"/><net_sink comp="110" pin=3"/></net>

<net id="124"><net_src comp="22" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="132"><net_src comp="120" pin="2"/><net_sink comp="125" pin=1"/></net>

<net id="133"><net_src comp="18" pin="0"/><net_sink comp="125" pin=2"/></net>

<net id="134"><net_src comp="20" pin="0"/><net_sink comp="125" pin=3"/></net>

<net id="140"><net_src comp="125" pin="4"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="24" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="135" pin="3"/><net_sink comp="141" pin=1"/></net>

<net id="156"><net_src comp="26" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="147" pin="3"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="28" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="152" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="166"><net_src comp="30" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="167"><net_src comp="32" pin="0"/><net_sink comp="158" pin=3"/></net>

<net id="171"><net_src comp="158" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="177"><net_src comp="34" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="152" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="32" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="183"><net_src comp="152" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="180" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="36" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="38" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="168" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="199"><net_src comp="158" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="190" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="209"><net_src comp="184" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="196" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="200" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="217"><net_src comp="172" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="204" pin="3"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="196" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="225"><net_src comp="40" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="212" pin="3"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="42" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="234"><net_src comp="44" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="212" pin="3"/><net_sink comp="228" pin=1"/></net>

<net id="236"><net_src comp="46" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="237"><net_src comp="42" pin="0"/><net_sink comp="228" pin=3"/></net>

<net id="242"><net_src comp="48" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="246"><net_src comp="243" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="251"><net_src comp="62" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="256"><net_src comp="247" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="252" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="36" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="264"><net_src comp="64" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="269"><net_src comp="252" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="265" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="257" pin="3"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="79" pin="2"/><net_sink comp="270" pin=2"/></net>

<net id="281"><net_src comp="92" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="286"><net_src comp="102" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="288"><net_src comp="283" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="292"><net_src comp="96" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="297"><net_src comp="110" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="299"><net_src comp="294" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="303"><net_src comp="141" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="308"><net_src comp="212" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="313"><net_src comp="220" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="315"><net_src comp="310" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="319"><net_src comp="228" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="324"><net_src comp="238" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="329"><net_src comp="72" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="79" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: tanh : data_V_read | {1 }
	Port: tanh : tanh_table2 | {10 11 }
  - Chain level:
	State 1
		sext_cast : 1
		mul : 2
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
		tmp_226 : 1
	State 8
		tmp_225 : 1
		p_v_v : 2
		neg_ti : 3
	State 9
		r_V : 1
		tmp_193 : 2
		ret_V_cast : 3
		tmp_227 : 2
		tmp_228 : 2
		tmp_s : 3
		ret_V : 4
		tmp_195 : 3
		tmp_196 : 5
		tmp_198 : 6
		index : 7
		tmp_229 : 8
		tmp_230 : 8
	State 10
		tanh_table2_addr : 1
		tanh_table2_load : 2
	State 11
		StgValue_53 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |        neg_mul_fu_120       |    0    |    0    |    55   |
|    sub   |        neg_ti_fu_141        |    0    |    0    |    26   |
|          |          r_V_fu_152         |    0    |    0    |    26   |
|----------|-----------------------------|---------|---------|---------|
|          |         p_v_v_fu_135        |    0    |    0    |    26   |
|          |        tmp_194_fu_147       |    0    |    0    |    26   |
|  select  |        tmp_198_fu_204       |    0    |    0    |    17   |
|          |         index_fu_212        |    0    |    0    |    17   |
|          |     sel_tmp_cast_fu_257     |    0    |    0    |    4    |
|          | ssdm_int_V_write_ass_fu_270 |    0    |    0    |    10   |
|----------|-----------------------------|---------|---------|---------|
|    add   |         ret_V_fu_190        |    0    |    0    |    16   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |         tmp_s_fu_184        |    0    |    0    |    4    |
|          |         icmp_fu_238         |    0    |    0    |    7    |
|----------|-----------------------------|---------|---------|---------|
|    mul   |          grp_fu_96          |    4    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|    xor   |       sel_tmp1_fu_247       |    0    |    0    |    1    |
|----------|-----------------------------|---------|---------|---------|
|    and   |       sel_tmp2_fu_252       |    0    |    0    |    1    |
|----------|-----------------------------|---------|---------|---------|
|    or    |        tmp_197_fu_265       |    0    |    0    |    1    |
|----------|-----------------------------|---------|---------|---------|
|   read   |   data_V_read_1_read_fu_66  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|bitconcatenate|          tmp_fu_84          |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       sext_cast_fu_92       |    0    |    0    |    0    |
|   sext   |      ret_V_cast_fu_168      |    0    |    0    |    0    |
|          |        tmp_195_fu_196       |    0    |    0    |    0    |
|          |        tmp_196_fu_200       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_224_fu_102       |    0    |    0    |    0    |
| bitselect|        tmp_227_fu_172       |    0    |    0    |    0    |
|          |        tmp_229_fu_220       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_226_fu_110       |    0    |    0    |    0    |
|partselect|        tmp_225_fu_125       |    0    |    0    |    0    |
|          |        tmp_193_fu_158       |    0    |    0    |    0    |
|          |        tmp_230_fu_228       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |        tmp_228_fu_180       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   zext   |        tmp_192_fu_243       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    4    |    0    |   237   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|      icmp_reg_321      |    1   |
|      index_reg_305     |   32   |
|       mul_reg_289      |   55   |
|     neg_ti_reg_300     |   26   |
|    sext_cast_reg_278   |   55   |
|tanh_table2_addr_reg_326|   13   |
|     tmp_224_reg_283    |    1   |
|     tmp_226_reg_294    |   26   |
|     tmp_229_reg_310    |    1   |
|     tmp_230_reg_316    |   19   |
+------------------------+--------+
|          Total         |   229  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_79 |  p0  |   2  |  13  |   26   ||    13   |
|     grp_fu_96    |  p1  |   2  |  26  |   52   ||    26   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   78   ||  1.784  ||    39   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |   237  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   39   |
|  Register |    -   |    -   |   229  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    1   |   229  |   276  |
+-----------+--------+--------+--------+--------+
