<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: AMDGPUIntrinsicInfo.h File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.6 -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_4d9c1978b5f07b6adb33a8870a898946.html">llvm3.6</a></li><li class="navelem"><a class="el" href="dir_5fa7ecd8d95c317b32615506984470d8.html">lib</a></li><li class="navelem"><a class="el" href="dir_e05b01359e968234de0369341286fe1b.html">Target</a></li><li class="navelem"><a class="el" href="dir_425160c7594ba0b571d934f7a8c32ff5.html">R600</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#namespaces">Namespaces</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a>  </div>
  <div class="headertitle">
<div class="title">AMDGPUIntrinsicInfo.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Interface for the AMDGPU Implementation of the Intrinsic Info class.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="Intrinsics_8h_source.html">llvm/IR/Intrinsics.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="TargetIntrinsicInfo_8h_source.html">llvm/Target/TargetIntrinsicInfo.h</a>&quot;</code><br/>
<code>#include &quot;AMDGPUGenIntrinsics.inc&quot;</code><br/>
</div><div class="textblock"><div class="dynheader">
Include dependency graph for AMDGPUIntrinsicInfo.h:</div>
<div class="dyncontent">
<div class="center"><img src="AMDGPUIntrinsicInfo_8h__incl.png" border="0" usemap="#AMDGPUIntrinsicInfo_8h" alt=""/></div>
<map name="AMDGPUIntrinsicInfo_8h" id="AMDGPUIntrinsicInfo_8h">
<area shape="rect" id="node2" href="Intrinsics_8h.html" title="llvm/IR/Intrinsics.h" alt="" coords="1144,87,1279,114"/><area shape="rect" id="node29" href="TargetIntrinsicInfo_8h.html" title="llvm/Target/TargetIntrinsic\lInfo.h" alt="" coords="1303,80,1486,121"/><area shape="rect" id="node3" href="ArrayRef_8h.html" title="llvm/ADT/ArrayRef.h" alt="" coords="809,169,956,196"/><area shape="rect" id="node4" href="None_8h.html" title="llvm/ADT/None.h" alt="" coords="938,244,1066,271"/><area shape="rect" id="node5" href="STLExtras_8h.html" title="llvm/ADT/STLExtras.h" alt="" coords="161,244,318,271"/><area shape="rect" id="node14" href="SmallVector_8h.html" title="llvm/ADT/SmallVector.h" alt="" coords="656,244,826,271"/><area shape="rect" id="node6" href="Compiler_8h.html" title="llvm/Support/Compiler.h" alt="" coords="964,468,1139,495"/><area shape="rect" id="node15" href="iterator__range_8h.html" title="llvm/ADT/iterator_range.h" alt="" coords="728,319,914,345"/><area shape="rect" id="node16" href="AlignOf_8h.html" title="llvm/Support/AlignOf.h" alt="" coords="562,393,725,420"/><area shape="rect" id="node17" href="MathExtras_8h.html" title="llvm/Support/MathExtras.h" alt="" coords="1251,319,1442,345"/><area shape="rect" id="node24" href="type__traits_8h.html" title="llvm/Support/type_traits.h" alt="" coords="938,319,1125,345"/><area shape="rect" id="node18" href="SwapByteOrder_8h.html" title="llvm/Support/SwapByteOrder.h" alt="" coords="1284,393,1502,420"/></map>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="AMDGPUIntrinsicInfo_8h__dep__incl.png" border="0" usemap="#AMDGPUIntrinsicInfo_8hdep" alt=""/></div>
<map name="AMDGPUIntrinsicInfo_8hdep" id="AMDGPUIntrinsicInfo_8hdep">
<area shape="rect" id="node2" href="AMDGPUSubtarget_8h.html" title="AMDGPU specific subclass of TargetSubtarget. " alt="" coords="3032,80,3188,107"/><area shape="rect" id="node4" href="AMDGPUTargetMachine_8h.html" title="The AMDGPU TargetMachine interface definition for hw codgen targets. " alt="" coords="710,155,894,181"/><area shape="rect" id="node14" href="AMDGPUIntrinsicInfo_8cpp.html" title="AMDGPU Implementation of the IntrinsicInfo class. " alt="" coords="918,155,1097,181"/><area shape="rect" id="node16" href="AMDGPUISelLowering_8cpp.html" title="This is the parent TargetLowering class for hardware code gen targets. " alt="" coords="1121,155,1307,181"/><area shape="rect" id="node24" href="R600ISelLowering_8cpp.html" title="Custom DAG lowering for R600. " alt="" coords="5669,155,5829,181"/><area shape="rect" id="node31" href="SIISelLowering_8cpp.html" title="Custom DAG lowering for SI. " alt="" coords="5853,155,5993,181"/><area shape="rect" id="node3" href="AMDGPUAsmPrinter_8cpp.html" title="AMDGPUAsmPrinter.cpp" alt="" coords="2644,155,2821,181"/><area shape="rect" id="node10" href="R600InstrInfo_8cpp.html" title="R600 Implementation of TargetInstrInfo. " alt="" coords="2152,229,2284,256"/><area shape="rect" id="node15" href="AMDGPUISelDAGToDAG_8cpp.html" title="Defines an instruction selector for the AMDGPU target. " alt="" coords="2897,155,3099,181"/><area shape="rect" id="node17" href="AMDGPUPromoteAlloca_8cpp.html" title="AMDGPUPromoteAlloca.cpp" alt="" coords="3123,155,3323,181"/><area shape="rect" id="node18" href="AMDGPUSubtarget_8cpp.html" title="Implements the AMDGPU specific subclass of TargetSubtarget. " alt="" coords="3347,155,3518,181"/><area shape="rect" id="node19" href="AMDILCFGStructurizer_8cpp.html" title="AMDILCFGStructurizer.cpp" alt="" coords="3542,155,3731,181"/><area shape="rect" id="node20" href="R600ClauseMergePass_8cpp.html" title="R600ClauseMergePass.cpp" alt="" coords="3756,155,3949,181"/><area shape="rect" id="node21" href="R600ControlFlowFinalizer_8cpp.html" title="R600ControlFlowFinalizer.cpp" alt="" coords="3973,155,4177,181"/><area shape="rect" id="node22" href="R600EmitClauseMarkers_8cpp.html" title="R600EmitClauseMarkers.cpp" alt="" coords="4201,155,4405,181"/><area shape="rect" id="node23" href="R600ExpandSpecialInstrs_8cpp.html" title="R600ExpandSpecialInstrs.cpp" alt="" coords="4429,155,4639,181"/><area shape="rect" id="node25" href="R600MachineScheduler_8cpp.html" title="R600 Machine Scheduler interface. " alt="" coords="4663,155,4861,181"/><area shape="rect" id="node26" href="R600OptimizeVectorRegisters_8cpp.html" title="R600OptimizeVectorRegisters.cpp" alt="" coords="4885,155,5122,181"/><area shape="rect" id="node27" href="R600Packetizer_8cpp.html" title="R600Packetizer.cpp" alt="" coords="5147,155,5292,181"/><area shape="rect" id="node28" href="SIFixSGPRCopies_8cpp.html" title="SIFixSGPRCopies.cpp" alt="" coords="5317,155,5471,181"/><area shape="rect" id="node29" href="SIFoldOperands_8cpp.html" title="SIFoldOperands.cpp" alt="" coords="5495,155,5645,181"/><area shape="rect" id="node30" href="SIInsertWaits_8cpp.html" title="Insert wait instructions for memory reads and writes. " alt="" coords="1331,155,1462,181"/><area shape="rect" id="node32" href="SILowerControlFlow_8cpp.html" title="This pass lowers the pseudo control flow instructions to real machine instructions. " alt="" coords="1486,155,1657,181"/><area shape="rect" id="node33" href="SILowerI1Copies_8cpp.html" title="SILowerI1Copies.cpp" alt="" coords="1681,155,1833,181"/><area shape="rect" id="node34" href="SIMachineFunctionInfo_8cpp.html" title="SIMachineFunctionInfo.cpp" alt="" coords="1857,155,2048,181"/><area shape="rect" id="node35" href="SIPrepareScratchRegs_8cpp.html" title="SIPrepareScratchRegs.cpp" alt="" coords="2072,155,2263,181"/><area shape="rect" id="node36" href="SIRegisterInfo_8cpp.html" title="SI implementation of the TargetRegisterInfo class. " alt="" coords="2287,155,2421,181"/><area shape="rect" id="node37" href="SIShrinkInstructions_8cpp.html" title="SIShrinkInstructions.cpp" alt="" coords="2445,155,2620,181"/><area shape="rect" id="node5" href="AMDGPUInstrInfo_8cpp.html" title="Implementation of the TargetInstrInfo class that is common to all AMD GPUs. " alt="" coords="993,229,1152,256"/><area shape="rect" id="node6" href="AMDGPUMCInstLower_8cpp.html" title="Code to lower AMDGPU MachineInstrs to their corresponding MCInst. " alt="" coords="1177,229,1363,256"/><area shape="rect" id="node7" href="AMDGPURegisterInfo_8cpp.html" title="Parent TargetRegisterInfo class common to all hw codegen targets. " alt="" coords="1387,229,1569,256"/><area shape="rect" id="node8" href="AMDGPUTargetMachine_8cpp.html" title="The AMDGPU target machine contains all of the hardware specific information needed to emit code for R..." alt="" coords="5,229,204,256"/><area shape="rect" id="node9" href="AMDGPUTargetTransformInfo_8cpp.html" title="AMDGPUTargetTransformInfo.cpp" alt="" coords="229,229,461,256"/><area shape="rect" id="node11" href="R600RegisterInfo_8cpp.html" title="R600 implementation of the TargetRegisterInfo class. " alt="" coords="485,229,639,256"/><area shape="rect" id="node12" href="SIInstrInfo_8cpp.html" title="SI Implementation of TargetInstrInfo. " alt="" coords="663,229,775,256"/><area shape="rect" id="node13" href="AMDGPUTargetInfo_8cpp.html" title="AMDGPUTargetInfo.cpp" alt="" coords="800,229,969,256"/></map>
</div>
</div>
<p><a href="AMDGPUIntrinsicInfo_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUIntrinsicInfo.html">llvm::AMDGPUIntrinsicInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespacellvm"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html">llvm</a></td></tr>
<tr class="memdesc:namespacellvm"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of target independent CodeGen pass IDs. <br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1AMDGPUIntrinsic"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPUIntrinsic.html">llvm::AMDGPUIntrinsic</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ab286b8910816c71118758f716c5cd1e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUIntrinsicInfo_8h.html#ab286b8910816c71118758f716c5cd1e7">GET_INTRINSIC_ENUM_VALUES</a></td></tr>
<tr class="separator:ab286b8910816c71118758f716c5cd1e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:a1bf5a7a727b2896a4255bb24a8195539"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPUIntrinsic.html#a1bf5a7a727b2896a4255bb24a8195539">llvm::AMDGPUIntrinsic::ID</a> { <a class="el" href="namespacellvm_1_1AMDGPUIntrinsic.html#a1bf5a7a727b2896a4255bb24a8195539a4a46bc852233747d26f1c0f7cfa38c49">llvm::AMDGPUIntrinsic::last_non_AMDGPU_intrinsic</a> = Intrinsic::num_intrinsics - 1, 
<a class="el" href="namespacellvm_1_1AMDGPUIntrinsic.html#a1bf5a7a727b2896a4255bb24a8195539a2f71330b59ac0a46cd5462e099158c1d">llvm::AMDGPUIntrinsic::num_AMDGPU_intrinsics</a>
 }</td></tr>
<tr class="separator:a1bf5a7a727b2896a4255bb24a8195539"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Interface for the AMDGPU Implementation of the Intrinsic Info class. </p>

<p>Definition in file <a class="el" href="AMDGPUIntrinsicInfo_8h_source.html">AMDGPUIntrinsicInfo.h</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ab286b8910816c71118758f716c5cd1e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_INTRINSIC_ENUM_VALUES</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUIntrinsicInfo_8h_source.html#l00026">26</a> of file <a class="el" href="AMDGPUIntrinsicInfo_8h_source.html">AMDGPUIntrinsicInfo.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<hr>
<p class="footer">
Generated on Tue Dec 8 2015 00:59:46 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.6</a><br>
Copyright &copy; 2003-2014 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
