{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573490822325 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573490822336 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 10:47:01 2019 " "Processing started: Mon Nov 11 10:47:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573490822336 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573490822336 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573490822336 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1573490835104 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1573490835105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.sv 0 0 " "Found 0 design units, including 0 entities, in source file processor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573490892723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMem " "Found entity 1: instructionMem" {  } { { "instructionMem.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/instructionMem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573490892794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573490892794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file regdecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regDecoder " "Found entity 1: regDecoder" {  } { { "regDecoder.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/regDecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573490892935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573490892935 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "bitextender.sv(11) " "Verilog HDL warning at bitextender.sv(11): extended using \"x\" or \"z\"" {  } { { "bitextender.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/bitextender.sv" 11 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1573490893038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitextender.sv 1 1 " "Found 1 design units, including 1 entities, in source file bitextender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bitextender " "Found entity 1: bitextender" {  } { { "bitextender.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/bitextender.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573490893041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573490893041 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(43) " "Verilog HDL warning at decoder.sv(43): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/decoder.sv" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1573490893374 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(72) " "Verilog HDL warning at decoder.sv(72): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/decoder.sv" 72 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1573490893375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573490893378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573490893378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dataPath " "Found entity 1: dataPath" {  } { { "datapath.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573490893464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573490893464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.sv 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/fulladder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573490893603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573490893603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_nbits.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1_nbits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_nBits " "Found entity 1: mux2x1_nBits" {  } { { "mux2x1_nBits.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/mux2x1_nBits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573490893729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573490893729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/mux2x1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573490893864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573490893864 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "n N ALU.sv(1) " "Verilog HDL Declaration information at ALU.sv(1): object \"n\" differs only in case from object \"N\" in the same scope" {  } { { "ALU.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/ALU.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1573490894012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573490894022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573490894022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file and_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate " "Found entity 1: and_gate" {  } { { "and_gate.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/and_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573490894166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573490894166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_not.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_not.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_not " "Found entity 1: mux_not" {  } { { "mux_not.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/mux_not.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573490894247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573490894247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_result.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_result.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_result " "Found entity 1: mux_result" {  } { { "mux_result.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/mux_result.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573490894352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573490894352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_gate " "Found entity 1: or_gate" {  } { { "or_gate.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/or_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573490894390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573490894390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sar.sv 1 1 " "Found 1 design units, including 1 entities, in source file sar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sar " "Found entity 1: sar" {  } { { "sar.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/sar.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573490894447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573490894447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc.sv 1 1 " "Found 1 design units, including 1 entities, in source file sc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sc " "Found entity 1: sc" {  } { { "sc.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/sc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573490894468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573490894468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll.sv 1 1 " "Found 1 design units, including 1 entities, in source file sll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sll " "Found entity 1: sll" {  } { { "sll.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/sll.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573490894512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573490894512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slr.sv 1 1 " "Found 1 design units, including 1 entities, in source file slr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slr " "Found entity 1: slr" {  } { { "slr.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/slr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573490894586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573490894586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_gate " "Found entity 1: xor_gate" {  } { { "xor_gate.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/xor_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573490894868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573490894868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.sv 1 1 " "Found 1 design units, including 1 entities, in source file flipflop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FlipFlop " "Found entity 1: FlipFlop" {  } { { "FlipFlop.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/FlipFlop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573490895033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573490895033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bankreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file bankreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bankReg " "Found entity 1: bankReg" {  } { { "bankReg.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/bankReg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573490895195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573490895195 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "instructionMem " "Elaborating entity \"instructionMem\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1573490896446 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "ram instructionMem.sv(5) " "Verilog HDL warning at instructionMem.sv(5): object ram used but never assigned" {  } { { "instructionMem.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/instructionMem.sv" 5 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1573490896949 "|instructionMem"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[0\] GND " "Pin \"instruction\[0\]\" is stuck at GND" {  } { { "instructionMem.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/instructionMem.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573490904568 "|instructionMem|instruction[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[1\] GND " "Pin \"instruction\[1\]\" is stuck at GND" {  } { { "instructionMem.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/instructionMem.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573490904568 "|instructionMem|instruction[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[2\] GND " "Pin \"instruction\[2\]\" is stuck at GND" {  } { { "instructionMem.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/instructionMem.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573490904568 "|instructionMem|instruction[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[3\] GND " "Pin \"instruction\[3\]\" is stuck at GND" {  } { { "instructionMem.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/instructionMem.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573490904568 "|instructionMem|instruction[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[4\] GND " "Pin \"instruction\[4\]\" is stuck at GND" {  } { { "instructionMem.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/instructionMem.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573490904568 "|instructionMem|instruction[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[5\] GND " "Pin \"instruction\[5\]\" is stuck at GND" {  } { { "instructionMem.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/instructionMem.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573490904568 "|instructionMem|instruction[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[6\] GND " "Pin \"instruction\[6\]\" is stuck at GND" {  } { { "instructionMem.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/instructionMem.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573490904568 "|instructionMem|instruction[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[7\] GND " "Pin \"instruction\[7\]\" is stuck at GND" {  } { { "instructionMem.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/instructionMem.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573490904568 "|instructionMem|instruction[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[8\] GND " "Pin \"instruction\[8\]\" is stuck at GND" {  } { { "instructionMem.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/instructionMem.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573490904568 "|instructionMem|instruction[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[9\] GND " "Pin \"instruction\[9\]\" is stuck at GND" {  } { { "instructionMem.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/instructionMem.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573490904568 "|instructionMem|instruction[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[10\] GND " "Pin \"instruction\[10\]\" is stuck at GND" {  } { { "instructionMem.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/instructionMem.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573490904568 "|instructionMem|instruction[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[11\] GND " "Pin \"instruction\[11\]\" is stuck at GND" {  } { { "instructionMem.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/instructionMem.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573490904568 "|instructionMem|instruction[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[12\] GND " "Pin \"instruction\[12\]\" is stuck at GND" {  } { { "instructionMem.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/instructionMem.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573490904568 "|instructionMem|instruction[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[13\] GND " "Pin \"instruction\[13\]\" is stuck at GND" {  } { { "instructionMem.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/instructionMem.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573490904568 "|instructionMem|instruction[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[14\] GND " "Pin \"instruction\[14\]\" is stuck at GND" {  } { { "instructionMem.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/instructionMem.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573490904568 "|instructionMem|instruction[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[15\] GND " "Pin \"instruction\[15\]\" is stuck at GND" {  } { { "instructionMem.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/instructionMem.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573490904568 "|instructionMem|instruction[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[16\] GND " "Pin \"instruction\[16\]\" is stuck at GND" {  } { { "instructionMem.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/instructionMem.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573490904568 "|instructionMem|instruction[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[17\] GND " "Pin \"instruction\[17\]\" is stuck at GND" {  } { { "instructionMem.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/instructionMem.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573490904568 "|instructionMem|instruction[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[18\] GND " "Pin \"instruction\[18\]\" is stuck at GND" {  } { { "instructionMem.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/instructionMem.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573490904568 "|instructionMem|instruction[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[19\] GND " "Pin \"instruction\[19\]\" is stuck at GND" {  } { { "instructionMem.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/instructionMem.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573490904568 "|instructionMem|instruction[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[20\] GND " "Pin \"instruction\[20\]\" is stuck at GND" {  } { { "instructionMem.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/instructionMem.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573490904568 "|instructionMem|instruction[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[21\] GND " "Pin \"instruction\[21\]\" is stuck at GND" {  } { { "instructionMem.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/instructionMem.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573490904568 "|instructionMem|instruction[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[22\] GND " "Pin \"instruction\[22\]\" is stuck at GND" {  } { { "instructionMem.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/instructionMem.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573490904568 "|instructionMem|instruction[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[23\] GND " "Pin \"instruction\[23\]\" is stuck at GND" {  } { { "instructionMem.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/instructionMem.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573490904568 "|instructionMem|instruction[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[24\] GND " "Pin \"instruction\[24\]\" is stuck at GND" {  } { { "instructionMem.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/instructionMem.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573490904568 "|instructionMem|instruction[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[25\] GND " "Pin \"instruction\[25\]\" is stuck at GND" {  } { { "instructionMem.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/instructionMem.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573490904568 "|instructionMem|instruction[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[26\] GND " "Pin \"instruction\[26\]\" is stuck at GND" {  } { { "instructionMem.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/instructionMem.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573490904568 "|instructionMem|instruction[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[27\] GND " "Pin \"instruction\[27\]\" is stuck at GND" {  } { { "instructionMem.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/instructionMem.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573490904568 "|instructionMem|instruction[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[28\] GND " "Pin \"instruction\[28\]\" is stuck at GND" {  } { { "instructionMem.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/instructionMem.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573490904568 "|instructionMem|instruction[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[29\] GND " "Pin \"instruction\[29\]\" is stuck at GND" {  } { { "instructionMem.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/instructionMem.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573490904568 "|instructionMem|instruction[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[30\] GND " "Pin \"instruction\[30\]\" is stuck at GND" {  } { { "instructionMem.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/instructionMem.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573490904568 "|instructionMem|instruction[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[31\] GND " "Pin \"instruction\[31\]\" is stuck at GND" {  } { { "instructionMem.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/instructionMem.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573490904568 "|instructionMem|instruction[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1573490904568 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/Processor/output_files/Processor.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/Processor/output_files/Processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573490906530 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1573490909388 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573490909388 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "33 " "Design contains 33 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC\[0\] " "No output dependent on input pin \"PC\[0\]\"" {  } { { "instructionMem.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/instructionMem.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573490920457 "|instructionMem|PC[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC\[1\] " "No output dependent on input pin \"PC\[1\]\"" {  } { { "instructionMem.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/instructionMem.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573490920457 "|instructionMem|PC[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC\[2\] " "No output dependent on input pin \"PC\[2\]\"" {  } { { "instructionMem.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/instructionMem.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573490920457 "|instructionMem|PC[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC\[3\] " "No output dependent on input pin \"PC\[3\]\"" {  } { { "instructionMem.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/instructionMem.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573490920457 "|instructionMem|PC[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC\[4\] " "No output dependent on input pin \"PC\[4\]\"" {  } { { "instructionMem.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/instructionMem.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573490920457 "|instructionMem|PC[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC\[5\] " "No output dependent on input pin \"PC\[5\]\"" {  } { { "instructionMem.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/instructionMem.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573490920457 "|instructionMem|PC[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC\[6\] " "No output dependent on input pin \"PC\[6\]\"" {  } { { "instructionMem.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/instructionMem.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573490920457 "|instructionMem|PC[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC\[7\] " "No output dependent on input pin \"PC\[7\]\"" {  } { { "instructionMem.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/instructionMem.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573490920457 "|instructionMem|PC[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC\[8\] " "No output dependent on input pin \"PC\[8\]\"" {  } { { "instructionMem.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/instructionMem.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573490920457 "|instructionMem|PC[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC\[9\] " "No output dependent on input pin \"PC\[9\]\"" {  } { { "instructionMem.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/instructionMem.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573490920457 "|instructionMem|PC[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC\[10\] " "No output dependent on input pin \"PC\[10\]\"" {  } { { "instructionMem.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/instructionMem.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573490920457 "|instructionMem|PC[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC\[11\] " "No output dependent on input pin \"PC\[11\]\"" {  } { { "instructionMem.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/instructionMem.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573490920457 "|instructionMem|PC[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC\[12\] " "No output dependent on input pin \"PC\[12\]\"" {  } { { "instructionMem.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/instructionMem.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573490920457 "|instructionMem|PC[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC\[13\] " "No output dependent on input pin \"PC\[13\]\"" {  } { { "instructionMem.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/instructionMem.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573490920457 "|instructionMem|PC[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC\[14\] " "No output dependent on input pin \"PC\[14\]\"" {  } { { "instructionMem.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/instructionMem.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573490920457 "|instructionMem|PC[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC\[15\] " "No output dependent on input pin \"PC\[15\]\"" {  } { { "instructionMem.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/instructionMem.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573490920457 "|instructionMem|PC[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC\[16\] " "No output dependent on input pin \"PC\[16\]\"" {  } { { "instructionMem.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/instructionMem.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573490920457 "|instructionMem|PC[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC\[17\] " "No output dependent on input pin \"PC\[17\]\"" {  } { { "instructionMem.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/instructionMem.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573490920457 "|instructionMem|PC[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC\[18\] " "No output dependent on input pin \"PC\[18\]\"" {  } { { "instructionMem.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/instructionMem.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573490920457 "|instructionMem|PC[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC\[19\] " "No output dependent on input pin \"PC\[19\]\"" {  } { { "instructionMem.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/instructionMem.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573490920457 "|instructionMem|PC[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC\[20\] " "No output dependent on input pin \"PC\[20\]\"" {  } { { "instructionMem.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/instructionMem.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573490920457 "|instructionMem|PC[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC\[21\] " "No output dependent on input pin \"PC\[21\]\"" {  } { { "instructionMem.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/instructionMem.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573490920457 "|instructionMem|PC[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC\[22\] " "No output dependent on input pin \"PC\[22\]\"" {  } { { "instructionMem.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/instructionMem.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573490920457 "|instructionMem|PC[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC\[23\] " "No output dependent on input pin \"PC\[23\]\"" {  } { { "instructionMem.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/instructionMem.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573490920457 "|instructionMem|PC[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC\[24\] " "No output dependent on input pin \"PC\[24\]\"" {  } { { "instructionMem.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/instructionMem.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573490920457 "|instructionMem|PC[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC\[25\] " "No output dependent on input pin \"PC\[25\]\"" {  } { { "instructionMem.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/instructionMem.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573490920457 "|instructionMem|PC[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC\[26\] " "No output dependent on input pin \"PC\[26\]\"" {  } { { "instructionMem.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/instructionMem.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573490920457 "|instructionMem|PC[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC\[27\] " "No output dependent on input pin \"PC\[27\]\"" {  } { { "instructionMem.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/instructionMem.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573490920457 "|instructionMem|PC[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC\[28\] " "No output dependent on input pin \"PC\[28\]\"" {  } { { "instructionMem.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/instructionMem.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573490920457 "|instructionMem|PC[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC\[29\] " "No output dependent on input pin \"PC\[29\]\"" {  } { { "instructionMem.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/instructionMem.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573490920457 "|instructionMem|PC[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC\[30\] " "No output dependent on input pin \"PC\[30\]\"" {  } { { "instructionMem.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/instructionMem.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573490920457 "|instructionMem|PC[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC\[31\] " "No output dependent on input pin \"PC\[31\]\"" {  } { { "instructionMem.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/instructionMem.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573490920457 "|instructionMem|PC[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "instructionMem.sv" "" { Text "C:/intelFPGA_lite/18.1/Processor/instructionMem.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573490920457 "|instructionMem|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1573490920457 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "65 " "Implemented 65 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1573490920632 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1573490920632 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1573490920632 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 69 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "654 " "Peak virtual memory: 654 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573490921928 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 10:48:41 2019 " "Processing ended: Mon Nov 11 10:48:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573490921928 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:40 " "Elapsed time: 00:01:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573490921928 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:12 " "Total CPU time (on all processors): 00:01:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573490921928 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1573490921928 ""}
