{"Source Block": ["serv/rtl/serv_regfile.v@56:66@HdlIdDef", "      end\n\n      if (i_rs_en)\n        raddr <= raddr + 1;\n   end\n   wire [4:0] raddr2 = raddr & {5{i_rs_en}};\n\n   assign o_rs1 = (|i_rs1_addr) ? rs[i_rs1_addr] : 1'b0;\n   assign o_rs2 = (|i_rs2_addr) ? rs[i_rs2_addr] : 1'b0;\n\nendmodule\n"], "Clone Blocks": [["serv/rtl/serv_regfile.v@59:66", "        raddr <= raddr + 1;\n   end\n   wire [4:0] raddr2 = raddr & {5{i_rs_en}};\n\n   assign o_rs1 = (|i_rs1_addr) ? rs[i_rs1_addr] : 1'b0;\n   assign o_rs2 = (|i_rs2_addr) ? rs[i_rs2_addr] : 1'b0;\n\nendmodule\n"], ["serv/rtl/serv_regfile.v@58:66", "      if (i_rs_en)\n        raddr <= raddr + 1;\n   end\n   wire [4:0] raddr2 = raddr & {5{i_rs_en}};\n\n   assign o_rs1 = (|i_rs1_addr) ? rs[i_rs1_addr] : 1'b0;\n   assign o_rs2 = (|i_rs2_addr) ? rs[i_rs2_addr] : 1'b0;\n\nendmodule\n"]], "Diff Content": {"Delete": [[61, "   wire [4:0] raddr2 = raddr & {5{i_rs_en}};\n"]], "Add": []}}