{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1584115555199 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1584115555202 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 13 16:05:55 2020 " "Processing started: Fri Mar 13 16:05:55 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1584115555202 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584115555202 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 2DECA5 -c 2DECA5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off 2DECA5 -c 2DECA5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584115555202 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1584115556167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "L:/2DECA5/ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584115564678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584115564678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mu0cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mu0cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MU0CPU " "Found entity 1: MU0CPU" {  } { { "MU0CPU.bdf" "" { Schematic "L:/2DECA5/MU0CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584115564686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584115564686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlpath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file controlpath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ControlPath " "Found entity 1: ControlPath" {  } { { "ControlPath.bdf" "" { Schematic "L:/2DECA5/ControlPath.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584115564695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584115564695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.bdf 1 1 " "Found 1 design units, including 1 entities, in source file regfile.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.bdf" "" { Schematic "L:/2DECA5/regfile.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584115564704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584115564704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dff3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DFF3 " "Found entity 1: DFF3" {  } { { "DFF3.bdf" "" { Schematic "L:/2DECA5/DFF3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584115564712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584115564712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.bdf" "" { Schematic "L:/2DECA5/top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584115564721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584115564721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statemchn.bdf 1 1 " "Found 1 design units, including 1 entities, in source file statemchn.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 StateMchn " "Found entity 1: StateMchn" {  } { { "StateMchn.bdf" "" { Schematic "L:/2DECA5/StateMchn.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584115564730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584115564730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.bdf" "" { Schematic "L:/2DECA5/Datapath.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584115564739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584115564739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "converter.v 1 1 " "Found 1 design units, including 1 entities, in source file converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 converter " "Found entity 1: converter" {  } { { "converter.v" "" { Text "L:/2DECA5/converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584115564745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584115564745 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "cc CC alu.v(28) " "Verilog HDL Declaration information at alu.v(28): object \"cc\" differs only in case from object \"CC\" in the same scope" {  } { { "alu.v" "" { Text "L:/2DECA5/alu.v" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1584115564753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "L:/2DECA5/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584115564753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584115564753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datadecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file datadecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 datadecoder " "Found entity 1: datadecoder" {  } { { "datadecoder.v" "" { Text "L:/2DECA5/datadecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584115564761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584115564761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mieq.v 1 1 " "Found 1 design units, including 1 entities, in source file mieq.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIEQ " "Found entity 1: MIEQ" {  } { { "MIEQ.v" "" { Text "L:/2DECA5/MIEQ.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584115564768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584115564768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controldecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file controldecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 controldecoder " "Found entity 1: controldecoder" {  } { { "controldecoder.v" "" { Text "L:/2DECA5/controldecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584115564775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584115564775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file statemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 StateMachine " "Found entity 1: StateMachine" {  } { { "StateMachine.v" "" { Text "L:/2DECA5/StateMachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584115564784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584115564784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ldi.v 1 1 " "Found 1 design units, including 1 entities, in source file ldi.v" { { "Info" "ISGN_ENTITY_NAME" "1 LDI " "Found entity 1: LDI" {  } { { "LDI.v" "" { Text "L:/2DECA5/LDI.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584115564790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584115564790 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "alucout alu.v(63) " "Verilog HDL Implicit Net warning at alu.v(63): created implicit net for \"alucout\"" {  } { { "alu.v" "" { Text "L:/2DECA5/alu.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584115564791 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "arm controldecoder.v(32) " "Verilog HDL Implicit Net warning at controldecoder.v(32): created implicit net for \"arm\"" {  } { { "controldecoder.v" "" { Text "L:/2DECA5/controldecoder.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584115564791 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MU0CPU " "Elaborating entity \"MU0CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1584115565015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlPath ControlPath:inst7 " "Elaborating entity \"ControlPath\" for hierarchy \"ControlPath:inst7\"" {  } { { "MU0CPU.bdf" "inst7" { Schematic "L:/2DECA5/MU0CPU.bdf" { { 328 432 664 520 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584115565024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controldecoder ControlPath:inst7\|controldecoder:inst5 " "Elaborating entity \"controldecoder\" for hierarchy \"ControlPath:inst7\|controldecoder:inst5\"" {  } { { "ControlPath.bdf" "inst5" { Schematic "L:/2DECA5/ControlPath.bdf" { { 144 912 1080 320 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584115565032 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stp controldecoder.v(19) " "Verilog HDL or VHDL warning at controldecoder.v(19): object \"stp\" assigned a value but never read" {  } { { "controldecoder.v" "" { Text "L:/2DECA5/controldecoder.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1584115565039 "|MU0CPU|ControlPath:inst7|controldecoder:inst5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fetch controldecoder.v(35) " "Verilog HDL or VHDL warning at controldecoder.v(35): object \"fetch\" assigned a value but never read" {  } { { "controldecoder.v" "" { Text "L:/2DECA5/controldecoder.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1584115565039 "|MU0CPU|ControlPath:inst7|controldecoder:inst5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "exec2 controldecoder.v(35) " "Verilog HDL or VHDL warning at controldecoder.v(35): object \"exec2\" assigned a value but never read" {  } { { "controldecoder.v" "" { Text "L:/2DECA5/controldecoder.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1584115565039 "|MU0CPU|ControlPath:inst7|controldecoder:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX ControlPath:inst7\|BUSMUX:MUX2 " "Elaborating entity \"BUSMUX\" for hierarchy \"ControlPath:inst7\|BUSMUX:MUX2\"" {  } { { "ControlPath.bdf" "MUX2" { Schematic "L:/2DECA5/ControlPath.bdf" { { 312 672 760 424 "MUX2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584115565114 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlPath:inst7\|BUSMUX:MUX2 " "Elaborated megafunction instantiation \"ControlPath:inst7\|BUSMUX:MUX2\"" {  } { { "ControlPath.bdf" "" { Schematic "L:/2DECA5/ControlPath.bdf" { { 312 672 760 424 "MUX2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584115565123 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlPath:inst7\|BUSMUX:MUX2 " "Instantiated megafunction \"ControlPath:inst7\|BUSMUX:MUX2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584115565124 ""}  } { { "ControlPath.bdf" "" { Schematic "L:/2DECA5/ControlPath.bdf" { { 312 672 760 424 "MUX2" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1584115565124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux ControlPath:inst7\|BUSMUX:MUX2\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"ControlPath:inst7\|BUSMUX:MUX2\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584115565196 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ControlPath:inst7\|BUSMUX:MUX2\|lpm_mux:\$00000 ControlPath:inst7\|BUSMUX:MUX2 " "Elaborated megafunction instantiation \"ControlPath:inst7\|BUSMUX:MUX2\|lpm_mux:\$00000\", which is child of megafunction instantiation \"ControlPath:inst7\|BUSMUX:MUX2\"" {  } { { "busmux.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "ControlPath.bdf" "" { Schematic "L:/2DECA5/ControlPath.bdf" { { 312 672 760 424 "MUX2" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584115565206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_flc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_flc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_flc " "Found entity 1: mux_flc" {  } { { "db/mux_flc.tdf" "" { Text "L:/2DECA5/db/mux_flc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584115565280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584115565280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_flc ControlPath:inst7\|BUSMUX:MUX2\|lpm_mux:\$00000\|mux_flc:auto_generated " "Elaborating entity \"mux_flc\" for hierarchy \"ControlPath:inst7\|BUSMUX:MUX2\|lpm_mux:\$00000\|mux_flc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584115565280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF ControlPath:inst7\|LPM_FF:IR " "Elaborating entity \"LPM_FF\" for hierarchy \"ControlPath:inst7\|LPM_FF:IR\"" {  } { { "ControlPath.bdf" "IR" { Schematic "L:/2DECA5/ControlPath.bdf" { { 464 624 800 608 "IR" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584115565352 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlPath:inst7\|LPM_FF:IR " "Elaborated megafunction instantiation \"ControlPath:inst7\|LPM_FF:IR\"" {  } { { "ControlPath.bdf" "" { Schematic "L:/2DECA5/ControlPath.bdf" { { 464 624 800 608 "IR" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584115565360 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlPath:inst7\|LPM_FF:IR " "Instantiated megafunction \"ControlPath:inst7\|LPM_FF:IR\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584115565361 ""}  } { { "ControlPath.bdf" "" { Schematic "L:/2DECA5/ControlPath.bdf" { { 464 624 800 608 "IR" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1584115565361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StateMchn ControlPath:inst7\|StateMchn:inst4 " "Elaborating entity \"StateMchn\" for hierarchy \"ControlPath:inst7\|StateMchn:inst4\"" {  } { { "ControlPath.bdf" "inst4" { Schematic "L:/2DECA5/ControlPath.bdf" { { 184 488 624 280 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584115565363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "converter ControlPath:inst7\|StateMchn:inst4\|converter:inst3 " "Elaborating entity \"converter\" for hierarchy \"ControlPath:inst7\|StateMchn:inst4\|converter:inst3\"" {  } { { "StateMchn.bdf" "inst3" { Schematic "L:/2DECA5/StateMchn.bdf" { { 232 728 880 312 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584115565371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF ControlPath:inst7\|StateMchn:inst4\|LPM_FF:inst1 " "Elaborating entity \"LPM_FF\" for hierarchy \"ControlPath:inst7\|StateMchn:inst4\|LPM_FF:inst1\"" {  } { { "StateMchn.bdf" "inst1" { Schematic "L:/2DECA5/StateMchn.bdf" { { 176 528 704 320 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584115565381 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlPath:inst7\|StateMchn:inst4\|LPM_FF:inst1 " "Elaborated megafunction instantiation \"ControlPath:inst7\|StateMchn:inst4\|LPM_FF:inst1\"" {  } { { "StateMchn.bdf" "" { Schematic "L:/2DECA5/StateMchn.bdf" { { 176 528 704 320 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584115565390 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlPath:inst7\|StateMchn:inst4\|LPM_FF:inst1 " "Instantiated megafunction \"ControlPath:inst7\|StateMchn:inst4\|LPM_FF:inst1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584115565390 ""}  } { { "StateMchn.bdf" "" { Schematic "L:/2DECA5/StateMchn.bdf" { { 176 528 704 320 "inst1" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1584115565390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StateMachine ControlPath:inst7\|StateMchn:inst4\|StateMachine:inst " "Elaborating entity \"StateMachine\" for hierarchy \"ControlPath:inst7\|StateMchn:inst4\|StateMachine:inst\"" {  } { { "StateMchn.bdf" "inst" { Schematic "L:/2DECA5/StateMchn.bdf" { { 216 344 504 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584115565390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX ControlPath:inst7\|BUSMUX:MUX1 " "Elaborating entity \"BUSMUX\" for hierarchy \"ControlPath:inst7\|BUSMUX:MUX1\"" {  } { { "ControlPath.bdf" "MUX1" { Schematic "L:/2DECA5/ControlPath.bdf" { { -8 520 632 80 "MUX1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584115565400 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlPath:inst7\|BUSMUX:MUX1 " "Elaborated megafunction instantiation \"ControlPath:inst7\|BUSMUX:MUX1\"" {  } { { "ControlPath.bdf" "" { Schematic "L:/2DECA5/ControlPath.bdf" { { -8 520 632 80 "MUX1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584115565408 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlPath:inst7\|BUSMUX:MUX1 " "Instantiated megafunction \"ControlPath:inst7\|BUSMUX:MUX1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 12 " "Parameter \"WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584115565409 ""}  } { { "ControlPath.bdf" "" { Schematic "L:/2DECA5/ControlPath.bdf" { { -8 520 632 80 "MUX1" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1584115565409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux ControlPath:inst7\|BUSMUX:MUX1\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"ControlPath:inst7\|BUSMUX:MUX1\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584115565432 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ControlPath:inst7\|BUSMUX:MUX1\|lpm_mux:\$00000 ControlPath:inst7\|BUSMUX:MUX1 " "Elaborated megafunction instantiation \"ControlPath:inst7\|BUSMUX:MUX1\|lpm_mux:\$00000\", which is child of megafunction instantiation \"ControlPath:inst7\|BUSMUX:MUX1\"" {  } { { "busmux.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "ControlPath.bdf" "" { Schematic "L:/2DECA5/ControlPath.bdf" { { -8 520 632 80 "MUX1" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584115565442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_blc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_blc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_blc " "Found entity 1: mux_blc" {  } { { "db/mux_blc.tdf" "" { Text "L:/2DECA5/db/mux_blc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584115565513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584115565513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_blc ControlPath:inst7\|BUSMUX:MUX1\|lpm_mux:\$00000\|mux_blc:auto_generated " "Elaborating entity \"mux_blc\" for hierarchy \"ControlPath:inst7\|BUSMUX:MUX1\|lpm_mux:\$00000\|mux_blc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584115565513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER ControlPath:inst7\|LPM_COUNTER:PC " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"ControlPath:inst7\|LPM_COUNTER:PC\"" {  } { { "ControlPath.bdf" "PC" { Schematic "L:/2DECA5/ControlPath.bdf" { { -72 248 384 128 "PC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584115565614 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlPath:inst7\|LPM_COUNTER:PC " "Elaborated megafunction instantiation \"ControlPath:inst7\|LPM_COUNTER:PC\"" {  } { { "ControlPath.bdf" "" { Schematic "L:/2DECA5/ControlPath.bdf" { { -72 248 384 128 "PC" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584115565623 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlPath:inst7\|LPM_COUNTER:PC " "Instantiated megafunction \"ControlPath:inst7\|LPM_COUNTER:PC\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584115565623 ""}  } { { "ControlPath.bdf" "" { Schematic "L:/2DECA5/ControlPath.bdf" { { -72 248 384 128 "PC" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1584115565623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0gh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0gh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0gh " "Found entity 1: cntr_0gh" {  } { { "db/cntr_0gh.tdf" "" { Text "L:/2DECA5/db/cntr_0gh.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584115565707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584115565707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0gh ControlPath:inst7\|LPM_COUNTER:PC\|cntr_0gh:auto_generated " "Elaborating entity \"cntr_0gh\" for hierarchy \"ControlPath:inst7\|LPM_COUNTER:PC\|cntr_0gh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584115565707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:inst6 " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:inst6\"" {  } { { "MU0CPU.bdf" "inst6" { Schematic "L:/2DECA5/MU0CPU.bdf" { { 104 464 688 264 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584115565718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top Datapath:inst6\|top:REGFILE " "Elaborating entity \"top\" for hierarchy \"Datapath:inst6\|top:REGFILE\"" {  } { { "Datapath.bdf" "REGFILE" { Schematic "L:/2DECA5/Datapath.bdf" { { 184 904 1112 344 "REGFILE" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584115565726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF Datapath:inst6\|top:REGFILE\|LPM_FF:SKIP " "Elaborating entity \"LPM_FF\" for hierarchy \"Datapath:inst6\|top:REGFILE\|LPM_FF:SKIP\"" {  } { { "top.bdf" "SKIP" { Schematic "L:/2DECA5/top.bdf" { { 464 1056 1232 608 "SKIP" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584115565735 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst6\|top:REGFILE\|LPM_FF:SKIP " "Elaborated megafunction instantiation \"Datapath:inst6\|top:REGFILE\|LPM_FF:SKIP\"" {  } { { "top.bdf" "" { Schematic "L:/2DECA5/top.bdf" { { 464 1056 1232 608 "SKIP" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584115565745 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:inst6\|top:REGFILE\|LPM_FF:SKIP " "Instantiated megafunction \"Datapath:inst6\|top:REGFILE\|LPM_FF:SKIP\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584115565745 ""}  } { { "top.bdf" "" { Schematic "L:/2DECA5/top.bdf" { { 464 1056 1232 608 "SKIP" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1584115565745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu Datapath:inst6\|top:REGFILE\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"Datapath:inst6\|top:REGFILE\|alu:ALU\"" {  } { { "top.bdf" "ALU" { Schematic "L:/2DECA5/top.bdf" { { 216 744 952 360 "ALU" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584115565745 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cwinstr alu.v(22) " "Verilog HDL or VHDL warning at alu.v(22): object \"cwinstr\" assigned a value but never read" {  } { { "alu.v" "" { Text "L:/2DECA5/alu.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1584115565776 "|alu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "condinstr alu.v(23) " "Verilog HDL or VHDL warning at alu.v(23): object \"condinstr\" assigned a value but never read" {  } { { "alu.v" "" { Text "L:/2DECA5/alu.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1584115565776 "|alu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cininstr alu.v(24) " "Verilog HDL or VHDL warning at alu.v(24): object \"cininstr\" assigned a value but never read" {  } { { "alu.v" "" { Text "L:/2DECA5/alu.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1584115565781 "|alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(74) " "Verilog HDL assignment warning at alu.v(74): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "L:/2DECA5/alu.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1584115565781 "|alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(78) " "Verilog HDL assignment warning at alu.v(78): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "L:/2DECA5/alu.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1584115565781 "|alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile Datapath:inst6\|top:REGFILE\|regfile:REGFILE " "Elaborating entity \"regfile\" for hierarchy \"Datapath:inst6\|top:REGFILE\|regfile:REGFILE\"" {  } { { "top.bdf" "REGFILE" { Schematic "L:/2DECA5/top.bdf" { { 216 240 472 376 "REGFILE" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584115565783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Datapath:inst6\|top:REGFILE\|regfile:REGFILE\|lpm_mux:MUX4A " "Elaborating entity \"lpm_mux\" for hierarchy \"Datapath:inst6\|top:REGFILE\|regfile:REGFILE\|lpm_mux:MUX4A\"" {  } { { "regfile.bdf" "MUX4A" { Schematic "L:/2DECA5/regfile.bdf" { { 216 720 832 312 "MUX4A" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584115565807 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst6\|top:REGFILE\|regfile:REGFILE\|lpm_mux:MUX4A " "Elaborated megafunction instantiation \"Datapath:inst6\|top:REGFILE\|regfile:REGFILE\|lpm_mux:MUX4A\"" {  } { { "regfile.bdf" "" { Schematic "L:/2DECA5/regfile.bdf" { { 216 720 832 312 "MUX4A" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584115565815 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:inst6\|top:REGFILE\|regfile:REGFILE\|lpm_mux:MUX4A " "Instantiated megafunction \"Datapath:inst6\|top:REGFILE\|regfile:REGFILE\|lpm_mux:MUX4A\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584115565815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584115565815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584115565815 ""}  } { { "regfile.bdf" "" { Schematic "L:/2DECA5/regfile.bdf" { { 216 720 832 312 "MUX4A" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1584115565815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ilc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ilc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ilc " "Found entity 1: mux_ilc" {  } { { "db/mux_ilc.tdf" "" { Text "L:/2DECA5/db/mux_ilc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584115565888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584115565888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ilc Datapath:inst6\|top:REGFILE\|regfile:REGFILE\|lpm_mux:MUX4A\|mux_ilc:auto_generated " "Elaborating entity \"mux_ilc\" for hierarchy \"Datapath:inst6\|top:REGFILE\|regfile:REGFILE\|lpm_mux:MUX4A\|mux_ilc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584115565890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF Datapath:inst6\|top:REGFILE\|regfile:REGFILE\|LPM_FF:R1 " "Elaborating entity \"LPM_FF\" for hierarchy \"Datapath:inst6\|top:REGFILE\|regfile:REGFILE\|LPM_FF:R1\"" {  } { { "regfile.bdf" "R1" { Schematic "L:/2DECA5/regfile.bdf" { { 232 336 512 376 "R1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584115565916 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst6\|top:REGFILE\|regfile:REGFILE\|LPM_FF:R1 " "Elaborated megafunction instantiation \"Datapath:inst6\|top:REGFILE\|regfile:REGFILE\|LPM_FF:R1\"" {  } { { "regfile.bdf" "" { Schematic "L:/2DECA5/regfile.bdf" { { 232 336 512 376 "R1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584115565926 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:inst6\|top:REGFILE\|regfile:REGFILE\|LPM_FF:R1 " "Instantiated megafunction \"Datapath:inst6\|top:REGFILE\|regfile:REGFILE\|LPM_FF:R1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584115565926 ""}  } { { "regfile.bdf" "" { Schematic "L:/2DECA5/regfile.bdf" { { 232 336 512 376 "R1" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1584115565926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_DECODE Datapath:inst6\|top:REGFILE\|regfile:REGFILE\|LPM_DECODE:DEMUX4 " "Elaborating entity \"LPM_DECODE\" for hierarchy \"Datapath:inst6\|top:REGFILE\|regfile:REGFILE\|LPM_DECODE:DEMUX4\"" {  } { { "regfile.bdf" "DEMUX4" { Schematic "L:/2DECA5/regfile.bdf" { { 312 16 136 424 "DEMUX4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584115565998 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst6\|top:REGFILE\|regfile:REGFILE\|LPM_DECODE:DEMUX4 " "Elaborated megafunction instantiation \"Datapath:inst6\|top:REGFILE\|regfile:REGFILE\|LPM_DECODE:DEMUX4\"" {  } { { "regfile.bdf" "" { Schematic "L:/2DECA5/regfile.bdf" { { 312 16 136 424 "DEMUX4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584115566007 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:inst6\|top:REGFILE\|regfile:REGFILE\|LPM_DECODE:DEMUX4 " "Instantiated megafunction \"Datapath:inst6\|top:REGFILE\|regfile:REGFILE\|LPM_DECODE:DEMUX4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DECODES 4 " "Parameter \"LPM_DECODES\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584115566007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 2 " "Parameter \"LPM_WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584115566007 ""}  } { { "regfile.bdf" "" { Schematic "L:/2DECA5/regfile.bdf" { { 312 16 136 424 "DEMUX4" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1584115566007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_2of.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_2of.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_2of " "Found entity 1: decode_2of" {  } { { "db/decode_2of.tdf" "" { Text "L:/2DECA5/db/decode_2of.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584115566080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584115566080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_2of Datapath:inst6\|top:REGFILE\|regfile:REGFILE\|LPM_DECODE:DEMUX4\|decode_2of:auto_generated " "Elaborating entity \"decode_2of\" for hierarchy \"Datapath:inst6\|top:REGFILE\|regfile:REGFILE\|LPM_DECODE:DEMUX4\|decode_2of:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.tdf" 77 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584115566081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datadecoder Datapath:inst6\|datadecoder:inst4 " "Elaborating entity \"datadecoder\" for hierarchy \"Datapath:inst6\|datadecoder:inst4\"" {  } { { "Datapath.bdf" "inst4" { Schematic "L:/2DECA5/Datapath.bdf" { { 224 1224 1392 336 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584115566110 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sta datadecoder.v(14) " "Verilog HDL or VHDL warning at datadecoder.v(14): object \"sta\" assigned a value but never read" {  } { { "datadecoder.v" "" { Text "L:/2DECA5/datadecoder.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1584115566119 "|MU0CPU|Datapath:inst6|datadecoder:inst4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jmp datadecoder.v(14) " "Verilog HDL or VHDL warning at datadecoder.v(14): object \"jmp\" assigned a value but never read" {  } { { "datadecoder.v" "" { Text "L:/2DECA5/datadecoder.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1584115566119 "|MU0CPU|Datapath:inst6|datadecoder:inst4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jmi datadecoder.v(14) " "Verilog HDL or VHDL warning at datadecoder.v(14): object \"jmi\" assigned a value but never read" {  } { { "datadecoder.v" "" { Text "L:/2DECA5/datadecoder.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1584115566119 "|MU0CPU|Datapath:inst6|datadecoder:inst4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jeq datadecoder.v(14) " "Verilog HDL or VHDL warning at datadecoder.v(14): object \"jeq\" assigned a value but never read" {  } { { "datadecoder.v" "" { Text "L:/2DECA5/datadecoder.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1584115566119 "|MU0CPU|Datapath:inst6|datadecoder:inst4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stp datadecoder.v(14) " "Verilog HDL or VHDL warning at datadecoder.v(14): object \"stp\" assigned a value but never read" {  } { { "datadecoder.v" "" { Text "L:/2DECA5/datadecoder.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1584115566119 "|MU0CPU|Datapath:inst6|datadecoder:inst4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fetch datadecoder.v(28) " "Verilog HDL or VHDL warning at datadecoder.v(28): object \"fetch\" assigned a value but never read" {  } { { "datadecoder.v" "" { Text "L:/2DECA5/datadecoder.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1584115566119 "|MU0CPU|Datapath:inst6|datadecoder:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Datapath:inst6\|LPM_ADD_SUB:ALU " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Datapath:inst6\|LPM_ADD_SUB:ALU\"" {  } { { "Datapath.bdf" "ALU" { Schematic "L:/2DECA5/Datapath.bdf" { { 264 288 448 432 "ALU" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584115566197 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst6\|LPM_ADD_SUB:ALU " "Elaborated megafunction instantiation \"Datapath:inst6\|LPM_ADD_SUB:ALU\"" {  } { { "Datapath.bdf" "" { Schematic "L:/2DECA5/Datapath.bdf" { { 264 288 448 432 "ALU" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584115566207 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:inst6\|LPM_ADD_SUB:ALU " "Instantiated megafunction \"Datapath:inst6\|LPM_ADD_SUB:ALU\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584115566207 ""}  } { { "Datapath.bdf" "" { Schematic "L:/2DECA5/Datapath.bdf" { { 264 288 448 432 "ALU" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1584115566207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i1b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i1b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i1b " "Found entity 1: add_sub_i1b" {  } { { "db/add_sub_i1b.tdf" "" { Text "L:/2DECA5/db/add_sub_i1b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584115566290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584115566290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_i1b Datapath:inst6\|LPM_ADD_SUB:ALU\|add_sub_i1b:auto_generated " "Elaborating entity \"add_sub_i1b\" for hierarchy \"Datapath:inst6\|LPM_ADD_SUB:ALU\|add_sub_i1b:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584115566291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LDI LDI:inst5 " "Elaborating entity \"LDI\" for hierarchy \"LDI:inst5\"" {  } { { "MU0CPU.bdf" "inst5" { Schematic "L:/2DECA5/MU0CPU.bdf" { { 136 264 424 216 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584115566300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:inst2 " "Elaborating entity \"ram\" for hierarchy \"ram:inst2\"" {  } { { "MU0CPU.bdf" "inst2" { Schematic "L:/2DECA5/MU0CPU.bdf" { { 152 776 992 280 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584115566314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:inst2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram:inst2\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "altsyncram_component" { Text "L:/2DECA5/ram.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584115566411 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:inst2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram:inst2\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "" { Text "L:/2DECA5/ram.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584115566419 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:inst2\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram:inst2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584115566419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584115566419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file test1b.mif " "Parameter \"init_file\" = \"test1b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584115566419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584115566419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584115566419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584115566419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584115566419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584115566419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584115566419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584115566419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584115566419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584115566419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584115566419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584115566419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584115566419 ""}  } { { "ram.v" "" { Text "L:/2DECA5/ram.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1584115566419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ogo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ogo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ogo1 " "Found entity 1: altsyncram_ogo1" {  } { { "db/altsyncram_ogo1.tdf" "" { Text "L:/2DECA5/db/altsyncram_ogo1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584115566511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584115566511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ogo1 ram:inst2\|altsyncram:altsyncram_component\|altsyncram_ogo1:auto_generated " "Elaborating entity \"altsyncram_ogo1\" for hierarchy \"ram:inst2\|altsyncram:altsyncram_component\|altsyncram_ogo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584115566511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIEQ MIEQ:inst4 " "Elaborating entity \"MIEQ\" for hierarchy \"MIEQ:inst4\"" {  } { { "MU0CPU.bdf" "inst4" { Schematic "L:/2DECA5/MU0CPU.bdf" { { 512 256 408 592 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584115566522 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1584115567618 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "L:/2DECA5/output_files/2DECA5.map.smsg " "Generated suppressed messages file L:/2DECA5/output_files/2DECA5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584115568021 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1584115568402 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584115568402 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "401 " "Implemented 401 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1584115569231 ""} { "Info" "ICUT_CUT_TM_OPINS" "109 " "Implemented 109 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1584115569231 ""} { "Info" "ICUT_CUT_TM_LCELLS" "275 " "Implemented 275 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1584115569231 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1584115569231 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1584115569231 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5055 " "Peak virtual memory: 5055 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1584115569374 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 13 16:06:09 2020 " "Processing ended: Fri Mar 13 16:06:09 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1584115569374 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1584115569374 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1584115569374 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1584115569374 ""}
