URL: ftp://ftp.cs.washington.edu/tr/1991/10/UW-CSE-91-10-01.PS.Z
Refering-URL: http://www.cs.washington.edu/research/tr/tr-by-date.html
Root-URL: http://www.cs.washington.edu
Title: Optimizing synchronous circuitry by retiming. In Retiming synchronous Retiming and resynthesis: Optimizing sequential networks with
Author: [] C. E. Leiserson, F. Rose, and J. B. Saxe. [] C. E. Leiserson and J. B. Saxe. [] S. Malik, E. M. Sentovich, and R. K. Brayton. [] N. Megiddo. [] C. H. Papadimitriou and K. Steiglitz. ity. [] K. A. Sakallah, T. N. Mudge, and O. A. Olukotun. [] K. A. Sakallah, T. N. Mudge, and O. A. Olukotun. [] J. B. Saxe. [] N. Shenoy, R. K. Brayton, and A. L. Sangiovanni-Vincentelli. 
Address: Englewood Cliffs, New Jersey, 1982.  
Affiliation: Prentice-Hall Inc,  
Web: MIT/LCS/TM-372.  
Date: Mar. 1983.  Jan. 1990.  552-555, Nov. 1990.  Aug. 1985.  
Note: Proc. of the 3rd Caltech Conference on VLSI,  circuitry. Algorithmica, 6(1):5-35, 1991. Also available as  In Proc. of the 23rd Hawaii Int. Conf. on System Sciences, Kailua-Kona, HI,  In Proc. of the 1990 IEEE International Conf on CAD, pages  PhD thesis, Carnegie-Mellon University,  at MCNC, North Carolina, May 1991. MCNC. 39  
Abstract-found: 0
Intro-found: 1
Reference: [1] <author> K. Bartlett, G. Boriello, and S. Raju. </author> <title> Timing optimization of multiphase sequential logic. </title> <journal> IEEE Transactions on Computer-Aided Design, </journal> <volume> 10(1) </volume> <pages> 51-62, </pages> <month> Jan. </month> <year> 1991. </year>
Reference: [2] <author> S. Burns. </author> <title> Performance Analysis and Optimization of Asynchronous Circuits. </title> <type> PhD thesis, </type> <institution> California Institute of Technology, </institution> <year> 1991. </year> <month> Caltech-CS-TR-91-01. </month>
Reference: [3] <author> T. Corman, C. E. Leiserson, and R. Rivest. </author> <title> Introduction to Algorithms. </title> <publisher> The MIT Press, </publisher> <year> 1990. </year> <note> Chapter 25. </note>
Reference: [4] <author> G. De Micheli. </author> <title> Synchronous logic synthesis: Algorithms for cycle-time minimization. </title> <journal> IEEE Transactions on Computer-Aided Design, </journal> <volume> 10(1) </volume> <pages> 63-73, </pages> <month> Jan. </month> <year> 1991. </year>
Reference: [5] <author> M. Hartmann and J. Orlin. </author> <title> Finding minimum cost to time ratio cycles with small integral transit times. </title> <type> Technical Report UNC/OR/TR/91-19, </type> <institution> University of North Carolina, Chapel Hill, </institution> <month> Oct. </month> <year> 1991. </year>
Reference: [6] <author> A. T. Ishii. </author> <title> Timing in Level-Clocked Circuits. </title> <type> PhD thesis, </type> <institution> Massachusetts Institute of Technology, </institution> <year> 1991. </year> <note> Available as MIT/LCS/TR-522. </note>
Reference: [7] <author> A. T. Ishii and C. E. Leiserson. </author> <title> A timing analysis of level-clocked circuitry. </title> <booktitle> In Advanced Research in VLSI: Proc. of the 6th MIT Conference, </booktitle> <pages> pages 113-130, </pages> <year> 1990. </year>
Reference: [8] <author> A. T. Ishii, C. E. Leiserson, and M. C. Papaefthymiou. </author> <title> Optimizing two-phase, </title> <booktitle> level-clocked circuitry. In Adv Research in VLSI and Parallel Systems: Proc. of the Brown/MIT Conference, </booktitle> <year> 1992. </year>

References-found: 8

