--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Software\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1163983 paths analyzed, 211 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.176ns.
--------------------------------------------------------------------------------
Slack:                  0.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_13 (FF)
  Destination:          test/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.496ns (Levels of Logic = 6)
  Clock Path Skew:      -0.645ns (0.717 - 1.362)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_13 to test/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y2.Q4      Tickq                 1.778   io_dip_21_IBUF
                                                       M_a_q_13
    SLICE_X16Y23.A2      net (fanout=1)        2.665   M_a_q[13]
    SLICE_X16Y23.A       Tilo                  0.254   test/M_alu_a[11]
                                                       test/Mmux_M_alu_a51
    DSP48_X0Y8.B13       net (fanout=18)       1.859   test/M_alu_a[13]
    DSP48_X0Y8.M12       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0022
                                                       test/alu/adder/Mmult_n0022
    SLICE_X12Y34.B2      net (fanout=2)        1.664   test/alu/n0022[12]
    SLICE_X12Y34.B       Tilo                  0.254   test/alu/N27
                                                       test/alu/Mmux_out59
    SLICE_X10Y33.C2      net (fanout=4)        1.190   M_alu_out[12]
    SLICE_X10Y33.C       Tilo                  0.235   test/N3
                                                       test/GND_3_o_GND_3_o_equal_19_o<15>1_SW0
    SLICE_X7Y32.C1       net (fanout=4)        1.054   test/N3
    SLICE_X7Y32.C        Tilo                  0.259   test/M_state_q_FSM_FFd5-In5
                                                       test/GND_3_o_GND_3_o_equal_19_o<15>1
    SLICE_X15Y37.A4      net (fanout=8)        1.523   test/GND_3_o_GND_3_o_equal_19_o<15>1
    SLICE_X15Y37.A       Tilo                  0.259   test/M_state_q_FSM_FFd2_4
                                                       test/M_state_q_FSM_FFd2-In4
    SLICE_X8Y32.BX       net (fanout=4)        1.523   test/M_state_q_FSM_FFd2-In
    SLICE_X8Y32.CLK      Tdick                 0.085   test/M_state_q_FSM_FFd3
                                                       test/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     18.496ns (7.018ns logic, 11.478ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack:                  1.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_11 (FF)
  Destination:          test/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.308ns (Levels of Logic = 6)
  Clock Path Skew:      -0.644ns (0.717 - 1.361)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_11 to test/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y4.Q4      Tickq                 1.778   io_dip_19_IBUF
                                                       M_a_q_11
    SLICE_X16Y23.B3      net (fanout=1)        2.214   M_a_q[11]
    SLICE_X16Y23.B       Tilo                  0.254   test/M_alu_a[11]
                                                       test/Mmux_M_alu_a31
    DSP48_X0Y8.B11       net (fanout=18)       2.122   test/M_alu_a[11]
    DSP48_X0Y8.M12       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0022
                                                       test/alu/adder/Mmult_n0022
    SLICE_X12Y34.B2      net (fanout=2)        1.664   test/alu/n0022[12]
    SLICE_X12Y34.B       Tilo                  0.254   test/alu/N27
                                                       test/alu/Mmux_out59
    SLICE_X10Y33.C2      net (fanout=4)        1.190   M_alu_out[12]
    SLICE_X10Y33.C       Tilo                  0.235   test/N3
                                                       test/GND_3_o_GND_3_o_equal_19_o<15>1_SW0
    SLICE_X7Y32.C1       net (fanout=4)        1.054   test/N3
    SLICE_X7Y32.C        Tilo                  0.259   test/M_state_q_FSM_FFd5-In5
                                                       test/GND_3_o_GND_3_o_equal_19_o<15>1
    SLICE_X15Y37.A4      net (fanout=8)        1.523   test/GND_3_o_GND_3_o_equal_19_o<15>1
    SLICE_X15Y37.A       Tilo                  0.259   test/M_state_q_FSM_FFd2_4
                                                       test/M_state_q_FSM_FFd2-In4
    SLICE_X8Y32.BX       net (fanout=4)        1.523   test/M_state_q_FSM_FFd2-In
    SLICE_X8Y32.CLK      Tdick                 0.085   test/M_state_q_FSM_FFd3
                                                       test/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     18.308ns (7.018ns logic, 11.290ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack:                  1.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_13 (FF)
  Destination:          test/M_state_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.305ns (Levels of Logic = 7)
  Clock Path Skew:      -0.641ns (0.721 - 1.362)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_13 to test/M_state_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y2.Q4      Tickq                 1.778   io_dip_21_IBUF
                                                       M_a_q_13
    SLICE_X16Y23.A2      net (fanout=1)        2.665   M_a_q[13]
    SLICE_X16Y23.A       Tilo                  0.254   test/M_alu_a[11]
                                                       test/Mmux_M_alu_a51
    DSP48_X0Y8.B13       net (fanout=18)       1.859   test/M_alu_a[13]
    DSP48_X0Y8.M12       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0022
                                                       test/alu/adder/Mmult_n0022
    SLICE_X12Y34.B2      net (fanout=2)        1.664   test/alu/n0022[12]
    SLICE_X12Y34.B       Tilo                  0.254   test/alu/N27
                                                       test/alu/Mmux_out59
    SLICE_X10Y33.C2      net (fanout=4)        1.190   M_alu_out[12]
    SLICE_X10Y33.C       Tilo                  0.235   test/N3
                                                       test/GND_3_o_GND_3_o_equal_19_o<15>1_SW0
    SLICE_X6Y30.C1       net (fanout=4)        1.292   test/N3
    SLICE_X6Y30.C        Tilo                  0.235   test/N98
                                                       test/GND_3_o_GND_3_o_equal_77_o<15>1
    SLICE_X4Y33.D1       net (fanout=2)        1.080   test/GND_3_o_GND_3_o_equal_77_o
    SLICE_X4Y33.D        Tilo                  0.254   test/M_state_q_FSM_FFd5-In3
                                                       test/M_state_q_FSM_FFd5-In3
    SLICE_X6Y33.A2       net (fanout=1)        0.700   test/M_state_q_FSM_FFd5-In3
    SLICE_X6Y33.A        Tilo                  0.235   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5-In16
    SLICE_X7Y35.BX       net (fanout=2)        0.602   test/M_state_q_FSM_FFd5-In
    SLICE_X7Y35.CLK      Tdick                 0.114   test/M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                     18.305ns (7.253ns logic, 11.052ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack:                  1.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_13 (FF)
  Destination:          test/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.240ns (Levels of Logic = 6)
  Clock Path Skew:      -0.645ns (0.717 - 1.362)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_13 to test/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y2.Q4      Tickq                 1.778   io_dip_21_IBUF
                                                       M_a_q_13
    SLICE_X16Y23.A2      net (fanout=1)        2.665   M_a_q[13]
    SLICE_X16Y23.A       Tilo                  0.254   test/M_alu_a[11]
                                                       test/Mmux_M_alu_a51
    DSP48_X0Y8.B13       net (fanout=18)       1.859   test/M_alu_a[13]
    DSP48_X0Y8.M12       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0022
                                                       test/alu/adder/Mmult_n0022
    SLICE_X12Y34.B2      net (fanout=2)        1.664   test/alu/n0022[12]
    SLICE_X12Y34.B       Tilo                  0.254   test/alu/N27
                                                       test/alu/Mmux_out59
    SLICE_X10Y33.C2      net (fanout=4)        1.190   M_alu_out[12]
    SLICE_X10Y33.C       Tilo                  0.235   test/N3
                                                       test/GND_3_o_GND_3_o_equal_19_o<15>1_SW0
    SLICE_X7Y32.C1       net (fanout=4)        1.054   test/N3
    SLICE_X7Y32.C        Tilo                  0.259   test/M_state_q_FSM_FFd5-In5
                                                       test/GND_3_o_GND_3_o_equal_19_o<15>1
    SLICE_X16Y33.A1      net (fanout=8)        1.522   test/GND_3_o_GND_3_o_equal_19_o<15>1
    SLICE_X16Y33.A       Tilo                  0.254   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1-In3
    SLICE_X8Y32.AX       net (fanout=4)        1.273   test/M_state_q_FSM_FFd1-In
    SLICE_X8Y32.CLK      Tdick                 0.085   test/M_state_q_FSM_FFd3
                                                       test/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     18.240ns (7.013ns logic, 11.227ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack:                  1.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_13 (FF)
  Destination:          test/M_state_q_FSM_FFd5_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.176ns (Levels of Logic = 7)
  Clock Path Skew:      -0.638ns (0.724 - 1.362)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_13 to test/M_state_q_FSM_FFd5_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y2.Q4      Tickq                 1.778   io_dip_21_IBUF
                                                       M_a_q_13
    SLICE_X16Y23.A2      net (fanout=1)        2.665   M_a_q[13]
    SLICE_X16Y23.A       Tilo                  0.254   test/M_alu_a[11]
                                                       test/Mmux_M_alu_a51
    DSP48_X0Y8.B13       net (fanout=18)       1.859   test/M_alu_a[13]
    DSP48_X0Y8.M12       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0022
                                                       test/alu/adder/Mmult_n0022
    SLICE_X12Y34.B2      net (fanout=2)        1.664   test/alu/n0022[12]
    SLICE_X12Y34.B       Tilo                  0.254   test/alu/N27
                                                       test/alu/Mmux_out59
    SLICE_X10Y33.C2      net (fanout=4)        1.190   M_alu_out[12]
    SLICE_X10Y33.C       Tilo                  0.235   test/N3
                                                       test/GND_3_o_GND_3_o_equal_19_o<15>1_SW0
    SLICE_X6Y30.C1       net (fanout=4)        1.292   test/N3
    SLICE_X6Y30.C        Tilo                  0.235   test/N98
                                                       test/GND_3_o_GND_3_o_equal_77_o<15>1
    SLICE_X4Y33.D1       net (fanout=2)        1.080   test/GND_3_o_GND_3_o_equal_77_o
    SLICE_X4Y33.D        Tilo                  0.254   test/M_state_q_FSM_FFd5-In3
                                                       test/M_state_q_FSM_FFd5-In3
    SLICE_X6Y33.A2       net (fanout=1)        0.700   test/M_state_q_FSM_FFd5-In3
    SLICE_X6Y33.A        Tilo                  0.235   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5-In16
    SLICE_X6Y33.BX       net (fanout=2)        0.473   test/M_state_q_FSM_FFd5-In
    SLICE_X6Y33.CLK      Tdick                 0.114   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5_2
    -------------------------------------------------  ---------------------------
    Total                                     18.176ns (7.253ns logic, 10.923ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack:                  1.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_11 (FF)
  Destination:          test/M_state_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.117ns (Levels of Logic = 7)
  Clock Path Skew:      -0.640ns (0.721 - 1.361)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_11 to test/M_state_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y4.Q4      Tickq                 1.778   io_dip_19_IBUF
                                                       M_a_q_11
    SLICE_X16Y23.B3      net (fanout=1)        2.214   M_a_q[11]
    SLICE_X16Y23.B       Tilo                  0.254   test/M_alu_a[11]
                                                       test/Mmux_M_alu_a31
    DSP48_X0Y8.B11       net (fanout=18)       2.122   test/M_alu_a[11]
    DSP48_X0Y8.M12       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0022
                                                       test/alu/adder/Mmult_n0022
    SLICE_X12Y34.B2      net (fanout=2)        1.664   test/alu/n0022[12]
    SLICE_X12Y34.B       Tilo                  0.254   test/alu/N27
                                                       test/alu/Mmux_out59
    SLICE_X10Y33.C2      net (fanout=4)        1.190   M_alu_out[12]
    SLICE_X10Y33.C       Tilo                  0.235   test/N3
                                                       test/GND_3_o_GND_3_o_equal_19_o<15>1_SW0
    SLICE_X6Y30.C1       net (fanout=4)        1.292   test/N3
    SLICE_X6Y30.C        Tilo                  0.235   test/N98
                                                       test/GND_3_o_GND_3_o_equal_77_o<15>1
    SLICE_X4Y33.D1       net (fanout=2)        1.080   test/GND_3_o_GND_3_o_equal_77_o
    SLICE_X4Y33.D        Tilo                  0.254   test/M_state_q_FSM_FFd5-In3
                                                       test/M_state_q_FSM_FFd5-In3
    SLICE_X6Y33.A2       net (fanout=1)        0.700   test/M_state_q_FSM_FFd5-In3
    SLICE_X6Y33.A        Tilo                  0.235   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5-In16
    SLICE_X7Y35.BX       net (fanout=2)        0.602   test/M_state_q_FSM_FFd5-In
    SLICE_X7Y35.CLK      Tdick                 0.114   test/M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                     18.117ns (7.253ns logic, 10.864ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack:                  1.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_11 (FF)
  Destination:          test/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.052ns (Levels of Logic = 6)
  Clock Path Skew:      -0.644ns (0.717 - 1.361)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_11 to test/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y4.Q4      Tickq                 1.778   io_dip_19_IBUF
                                                       M_a_q_11
    SLICE_X16Y23.B3      net (fanout=1)        2.214   M_a_q[11]
    SLICE_X16Y23.B       Tilo                  0.254   test/M_alu_a[11]
                                                       test/Mmux_M_alu_a31
    DSP48_X0Y8.B11       net (fanout=18)       2.122   test/M_alu_a[11]
    DSP48_X0Y8.M12       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0022
                                                       test/alu/adder/Mmult_n0022
    SLICE_X12Y34.B2      net (fanout=2)        1.664   test/alu/n0022[12]
    SLICE_X12Y34.B       Tilo                  0.254   test/alu/N27
                                                       test/alu/Mmux_out59
    SLICE_X10Y33.C2      net (fanout=4)        1.190   M_alu_out[12]
    SLICE_X10Y33.C       Tilo                  0.235   test/N3
                                                       test/GND_3_o_GND_3_o_equal_19_o<15>1_SW0
    SLICE_X7Y32.C1       net (fanout=4)        1.054   test/N3
    SLICE_X7Y32.C        Tilo                  0.259   test/M_state_q_FSM_FFd5-In5
                                                       test/GND_3_o_GND_3_o_equal_19_o<15>1
    SLICE_X16Y33.A1      net (fanout=8)        1.522   test/GND_3_o_GND_3_o_equal_19_o<15>1
    SLICE_X16Y33.A       Tilo                  0.254   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1-In3
    SLICE_X8Y32.AX       net (fanout=4)        1.273   test/M_state_q_FSM_FFd1-In
    SLICE_X8Y32.CLK      Tdick                 0.085   test/M_state_q_FSM_FFd3
                                                       test/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     18.052ns (7.013ns logic, 11.039ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack:                  1.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_13 (FF)
  Destination:          test/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.019ns (Levels of Logic = 6)
  Clock Path Skew:      -0.645ns (0.717 - 1.362)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_13 to test/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y2.Q4      Tickq                 1.778   io_dip_21_IBUF
                                                       M_a_q_13
    SLICE_X16Y23.A2      net (fanout=1)        2.665   M_a_q[13]
    SLICE_X16Y23.A       Tilo                  0.254   test/M_alu_a[11]
                                                       test/Mmux_M_alu_a51
    DSP48_X0Y8.B13       net (fanout=18)       1.859   test/M_alu_a[13]
    DSP48_X0Y8.M14       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0022
                                                       test/alu/adder/Mmult_n0022
    SLICE_X15Y33.A5      net (fanout=2)        1.456   test/alu/n0022[14]
    SLICE_X15Y33.A       Tilo                  0.259   test/alu/N30
                                                       test/alu/Mmux_out77
    SLICE_X10Y33.C3      net (fanout=4)        0.916   M_alu_out[14]
    SLICE_X10Y33.C       Tilo                  0.235   test/N3
                                                       test/GND_3_o_GND_3_o_equal_19_o<15>1_SW0
    SLICE_X7Y32.C1       net (fanout=4)        1.054   test/N3
    SLICE_X7Y32.C        Tilo                  0.259   test/M_state_q_FSM_FFd5-In5
                                                       test/GND_3_o_GND_3_o_equal_19_o<15>1
    SLICE_X15Y37.A4      net (fanout=8)        1.523   test/GND_3_o_GND_3_o_equal_19_o<15>1
    SLICE_X15Y37.A       Tilo                  0.259   test/M_state_q_FSM_FFd2_4
                                                       test/M_state_q_FSM_FFd2-In4
    SLICE_X8Y32.BX       net (fanout=4)        1.523   test/M_state_q_FSM_FFd2-In
    SLICE_X8Y32.CLK      Tdick                 0.085   test/M_state_q_FSM_FFd3
                                                       test/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     18.019ns (7.023ns logic, 10.996ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack:                  1.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_0 (FF)
  Destination:          test/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.989ns (Levels of Logic = 6)
  Clock Path Skew:      -0.640ns (0.629 - 1.269)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_0 to test/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y61.Q4     Tickq                 1.778   io_dip_8_IBUF
                                                       M_a_q_0
    SLICE_X16Y37.B2      net (fanout=1)        2.518   M_a_q[0]
    SLICE_X16Y37.B       Tilo                  0.254   test/M_alu_a[0]
                                                       test/Mmux_M_alu_a11
    DSP48_X0Y8.B0        net (fanout=15)       1.499   test/M_alu_a[0]
    DSP48_X0Y8.M12       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0022
                                                       test/alu/adder/Mmult_n0022
    SLICE_X12Y34.B2      net (fanout=2)        1.664   test/alu/n0022[12]
    SLICE_X12Y34.B       Tilo                  0.254   test/alu/N27
                                                       test/alu/Mmux_out59
    SLICE_X10Y33.C2      net (fanout=4)        1.190   M_alu_out[12]
    SLICE_X10Y33.C       Tilo                  0.235   test/N3
                                                       test/GND_3_o_GND_3_o_equal_19_o<15>1_SW0
    SLICE_X7Y32.C1       net (fanout=4)        1.054   test/N3
    SLICE_X7Y32.C        Tilo                  0.259   test/M_state_q_FSM_FFd5-In5
                                                       test/GND_3_o_GND_3_o_equal_19_o<15>1
    SLICE_X15Y37.A4      net (fanout=8)        1.523   test/GND_3_o_GND_3_o_equal_19_o<15>1
    SLICE_X15Y37.A       Tilo                  0.259   test/M_state_q_FSM_FFd2_4
                                                       test/M_state_q_FSM_FFd2-In4
    SLICE_X8Y32.BX       net (fanout=4)        1.523   test/M_state_q_FSM_FFd2-In
    SLICE_X8Y32.CLK      Tdick                 0.085   test/M_state_q_FSM_FFd3
                                                       test/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     17.989ns (7.018ns logic, 10.971ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack:                  1.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_11 (FF)
  Destination:          test/M_state_q_FSM_FFd5_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.988ns (Levels of Logic = 7)
  Clock Path Skew:      -0.637ns (0.724 - 1.361)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_11 to test/M_state_q_FSM_FFd5_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y4.Q4      Tickq                 1.778   io_dip_19_IBUF
                                                       M_a_q_11
    SLICE_X16Y23.B3      net (fanout=1)        2.214   M_a_q[11]
    SLICE_X16Y23.B       Tilo                  0.254   test/M_alu_a[11]
                                                       test/Mmux_M_alu_a31
    DSP48_X0Y8.B11       net (fanout=18)       2.122   test/M_alu_a[11]
    DSP48_X0Y8.M12       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0022
                                                       test/alu/adder/Mmult_n0022
    SLICE_X12Y34.B2      net (fanout=2)        1.664   test/alu/n0022[12]
    SLICE_X12Y34.B       Tilo                  0.254   test/alu/N27
                                                       test/alu/Mmux_out59
    SLICE_X10Y33.C2      net (fanout=4)        1.190   M_alu_out[12]
    SLICE_X10Y33.C       Tilo                  0.235   test/N3
                                                       test/GND_3_o_GND_3_o_equal_19_o<15>1_SW0
    SLICE_X6Y30.C1       net (fanout=4)        1.292   test/N3
    SLICE_X6Y30.C        Tilo                  0.235   test/N98
                                                       test/GND_3_o_GND_3_o_equal_77_o<15>1
    SLICE_X4Y33.D1       net (fanout=2)        1.080   test/GND_3_o_GND_3_o_equal_77_o
    SLICE_X4Y33.D        Tilo                  0.254   test/M_state_q_FSM_FFd5-In3
                                                       test/M_state_q_FSM_FFd5-In3
    SLICE_X6Y33.A2       net (fanout=1)        0.700   test/M_state_q_FSM_FFd5-In3
    SLICE_X6Y33.A        Tilo                  0.235   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5-In16
    SLICE_X6Y33.BX       net (fanout=2)        0.473   test/M_state_q_FSM_FFd5-In
    SLICE_X6Y33.CLK      Tdick                 0.114   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5_2
    -------------------------------------------------  ---------------------------
    Total                                     17.988ns (7.253ns logic, 10.735ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack:                  1.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_3 (FF)
  Destination:          test/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.924ns (Levels of Logic = 6)
  Clock Path Skew:      -0.639ns (0.629 - 1.268)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_3 to test/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y58.Q4     Tickq                 1.778   io_dip_11_IBUF
                                                       M_a_q_3
    SLICE_X16Y34.B1      net (fanout=1)        2.775   M_a_q[3]
    SLICE_X16Y34.B       Tilo                  0.254   test/M_alu_a[3]
                                                       test/Mmux_M_alu_a111
    DSP48_X0Y8.B3        net (fanout=17)       1.177   test/M_alu_a[3]
    DSP48_X0Y8.M12       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0022
                                                       test/alu/adder/Mmult_n0022
    SLICE_X12Y34.B2      net (fanout=2)        1.664   test/alu/n0022[12]
    SLICE_X12Y34.B       Tilo                  0.254   test/alu/N27
                                                       test/alu/Mmux_out59
    SLICE_X10Y33.C2      net (fanout=4)        1.190   M_alu_out[12]
    SLICE_X10Y33.C       Tilo                  0.235   test/N3
                                                       test/GND_3_o_GND_3_o_equal_19_o<15>1_SW0
    SLICE_X7Y32.C1       net (fanout=4)        1.054   test/N3
    SLICE_X7Y32.C        Tilo                  0.259   test/M_state_q_FSM_FFd5-In5
                                                       test/GND_3_o_GND_3_o_equal_19_o<15>1
    SLICE_X15Y37.A4      net (fanout=8)        1.523   test/GND_3_o_GND_3_o_equal_19_o<15>1
    SLICE_X15Y37.A       Tilo                  0.259   test/M_state_q_FSM_FFd2_4
                                                       test/M_state_q_FSM_FFd2-In4
    SLICE_X8Y32.BX       net (fanout=4)        1.523   test/M_state_q_FSM_FFd2-In
    SLICE_X8Y32.CLK      Tdick                 0.085   test/M_state_q_FSM_FFd3
                                                       test/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     17.924ns (7.018ns logic, 10.906ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack:                  1.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_2 (FF)
  Destination:          test/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.897ns (Levels of Logic = 6)
  Clock Path Skew:      -0.639ns (0.629 - 1.268)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_2 to test/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y59.Q4     Tickq                 1.778   io_dip_10_IBUF
                                                       M_a_q_2
    SLICE_X16Y37.A1      net (fanout=1)        2.587   M_a_q[2]
    SLICE_X16Y37.A       Tilo                  0.254   test/M_alu_a[0]
                                                       test/Mmux_M_alu_a101
    DSP48_X0Y8.B2        net (fanout=16)       1.338   test/M_alu_a[2]
    DSP48_X0Y8.M12       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0022
                                                       test/alu/adder/Mmult_n0022
    SLICE_X12Y34.B2      net (fanout=2)        1.664   test/alu/n0022[12]
    SLICE_X12Y34.B       Tilo                  0.254   test/alu/N27
                                                       test/alu/Mmux_out59
    SLICE_X10Y33.C2      net (fanout=4)        1.190   M_alu_out[12]
    SLICE_X10Y33.C       Tilo                  0.235   test/N3
                                                       test/GND_3_o_GND_3_o_equal_19_o<15>1_SW0
    SLICE_X7Y32.C1       net (fanout=4)        1.054   test/N3
    SLICE_X7Y32.C        Tilo                  0.259   test/M_state_q_FSM_FFd5-In5
                                                       test/GND_3_o_GND_3_o_equal_19_o<15>1
    SLICE_X15Y37.A4      net (fanout=8)        1.523   test/GND_3_o_GND_3_o_equal_19_o<15>1
    SLICE_X15Y37.A       Tilo                  0.259   test/M_state_q_FSM_FFd2_4
                                                       test/M_state_q_FSM_FFd2-In4
    SLICE_X8Y32.BX       net (fanout=4)        1.523   test/M_state_q_FSM_FFd2-In
    SLICE_X8Y32.CLK      Tdick                 0.085   test/M_state_q_FSM_FFd3
                                                       test/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     17.897ns (7.018ns logic, 10.879ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack:                  1.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_14 (FF)
  Destination:          test/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.883ns (Levels of Logic = 6)
  Clock Path Skew:      -0.640ns (0.717 - 1.357)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_14 to test/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y3.Q4       Tickq                 1.778   io_dip_22_IBUF
                                                       M_a_q_14
    SLICE_X16Y33.D3      net (fanout=1)        2.528   M_a_q[14]
    SLICE_X16Y33.D       Tilo                  0.254   test/M_state_q_FSM_FFd1_4
                                                       test/Mmux_M_alu_a61
    DSP48_X0Y8.B14       net (fanout=17)       1.383   test/M_alu_a[14]
    DSP48_X0Y8.M12       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0022
                                                       test/alu/adder/Mmult_n0022
    SLICE_X12Y34.B2      net (fanout=2)        1.664   test/alu/n0022[12]
    SLICE_X12Y34.B       Tilo                  0.254   test/alu/N27
                                                       test/alu/Mmux_out59
    SLICE_X10Y33.C2      net (fanout=4)        1.190   M_alu_out[12]
    SLICE_X10Y33.C       Tilo                  0.235   test/N3
                                                       test/GND_3_o_GND_3_o_equal_19_o<15>1_SW0
    SLICE_X7Y32.C1       net (fanout=4)        1.054   test/N3
    SLICE_X7Y32.C        Tilo                  0.259   test/M_state_q_FSM_FFd5-In5
                                                       test/GND_3_o_GND_3_o_equal_19_o<15>1
    SLICE_X15Y37.A4      net (fanout=8)        1.523   test/GND_3_o_GND_3_o_equal_19_o<15>1
    SLICE_X15Y37.A       Tilo                  0.259   test/M_state_q_FSM_FFd2_4
                                                       test/M_state_q_FSM_FFd2-In4
    SLICE_X8Y32.BX       net (fanout=4)        1.523   test/M_state_q_FSM_FFd2-In
    SLICE_X8Y32.CLK      Tdick                 0.085   test/M_state_q_FSM_FFd3
                                                       test/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     17.883ns (7.018ns logic, 10.865ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack:                  1.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_1 (FF)
  Destination:          test/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.865ns (Levels of Logic = 6)
  Clock Path Skew:      -0.640ns (0.629 - 1.269)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_1 to test/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y60.Q4     Tickq                 1.778   io_dip_9_IBUF
                                                       M_a_q_1
    SLICE_X15Y37.D5      net (fanout=1)        2.270   M_a_q[1]
    SLICE_X15Y37.D       Tilo                  0.259   test/M_state_q_FSM_FFd2_4
                                                       test/Mmux_M_alu_a91
    DSP48_X0Y8.B1        net (fanout=16)       1.618   test/M_alu_a[1]
    DSP48_X0Y8.M12       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0022
                                                       test/alu/adder/Mmult_n0022
    SLICE_X12Y34.B2      net (fanout=2)        1.664   test/alu/n0022[12]
    SLICE_X12Y34.B       Tilo                  0.254   test/alu/N27
                                                       test/alu/Mmux_out59
    SLICE_X10Y33.C2      net (fanout=4)        1.190   M_alu_out[12]
    SLICE_X10Y33.C       Tilo                  0.235   test/N3
                                                       test/GND_3_o_GND_3_o_equal_19_o<15>1_SW0
    SLICE_X7Y32.C1       net (fanout=4)        1.054   test/N3
    SLICE_X7Y32.C        Tilo                  0.259   test/M_state_q_FSM_FFd5-In5
                                                       test/GND_3_o_GND_3_o_equal_19_o<15>1
    SLICE_X15Y37.A4      net (fanout=8)        1.523   test/GND_3_o_GND_3_o_equal_19_o<15>1
    SLICE_X15Y37.A       Tilo                  0.259   test/M_state_q_FSM_FFd2_4
                                                       test/M_state_q_FSM_FFd2-In4
    SLICE_X8Y32.BX       net (fanout=4)        1.523   test/M_state_q_FSM_FFd2-In
    SLICE_X8Y32.CLK      Tdick                 0.085   test/M_state_q_FSM_FFd3
                                                       test/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     17.865ns (7.023ns logic, 10.842ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack:                  1.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_11 (FF)
  Destination:          test/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.831ns (Levels of Logic = 6)
  Clock Path Skew:      -0.644ns (0.717 - 1.361)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_11 to test/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y4.Q4      Tickq                 1.778   io_dip_19_IBUF
                                                       M_a_q_11
    SLICE_X16Y23.B3      net (fanout=1)        2.214   M_a_q[11]
    SLICE_X16Y23.B       Tilo                  0.254   test/M_alu_a[11]
                                                       test/Mmux_M_alu_a31
    DSP48_X0Y8.B11       net (fanout=18)       2.122   test/M_alu_a[11]
    DSP48_X0Y8.M14       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0022
                                                       test/alu/adder/Mmult_n0022
    SLICE_X15Y33.A5      net (fanout=2)        1.456   test/alu/n0022[14]
    SLICE_X15Y33.A       Tilo                  0.259   test/alu/N30
                                                       test/alu/Mmux_out77
    SLICE_X10Y33.C3      net (fanout=4)        0.916   M_alu_out[14]
    SLICE_X10Y33.C       Tilo                  0.235   test/N3
                                                       test/GND_3_o_GND_3_o_equal_19_o<15>1_SW0
    SLICE_X7Y32.C1       net (fanout=4)        1.054   test/N3
    SLICE_X7Y32.C        Tilo                  0.259   test/M_state_q_FSM_FFd5-In5
                                                       test/GND_3_o_GND_3_o_equal_19_o<15>1
    SLICE_X15Y37.A4      net (fanout=8)        1.523   test/GND_3_o_GND_3_o_equal_19_o<15>1
    SLICE_X15Y37.A       Tilo                  0.259   test/M_state_q_FSM_FFd2_4
                                                       test/M_state_q_FSM_FFd2-In4
    SLICE_X8Y32.BX       net (fanout=4)        1.523   test/M_state_q_FSM_FFd2-In
    SLICE_X8Y32.CLK      Tdick                 0.085   test/M_state_q_FSM_FFd3
                                                       test/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     17.831ns (7.023ns logic, 10.808ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack:                  1.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_13 (FF)
  Destination:          test/M_state_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.828ns (Levels of Logic = 7)
  Clock Path Skew:      -0.641ns (0.721 - 1.362)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_13 to test/M_state_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y2.Q4      Tickq                 1.778   io_dip_21_IBUF
                                                       M_a_q_13
    SLICE_X16Y23.A2      net (fanout=1)        2.665   M_a_q[13]
    SLICE_X16Y23.A       Tilo                  0.254   test/M_alu_a[11]
                                                       test/Mmux_M_alu_a51
    DSP48_X0Y8.B13       net (fanout=18)       1.859   test/M_alu_a[13]
    DSP48_X0Y8.M14       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0022
                                                       test/alu/adder/Mmult_n0022
    SLICE_X15Y33.A5      net (fanout=2)        1.456   test/alu/n0022[14]
    SLICE_X15Y33.A       Tilo                  0.259   test/alu/N30
                                                       test/alu/Mmux_out77
    SLICE_X10Y33.C3      net (fanout=4)        0.916   M_alu_out[14]
    SLICE_X10Y33.C       Tilo                  0.235   test/N3
                                                       test/GND_3_o_GND_3_o_equal_19_o<15>1_SW0
    SLICE_X6Y30.C1       net (fanout=4)        1.292   test/N3
    SLICE_X6Y30.C        Tilo                  0.235   test/N98
                                                       test/GND_3_o_GND_3_o_equal_77_o<15>1
    SLICE_X4Y33.D1       net (fanout=2)        1.080   test/GND_3_o_GND_3_o_equal_77_o
    SLICE_X4Y33.D        Tilo                  0.254   test/M_state_q_FSM_FFd5-In3
                                                       test/M_state_q_FSM_FFd5-In3
    SLICE_X6Y33.A2       net (fanout=1)        0.700   test/M_state_q_FSM_FFd5-In3
    SLICE_X6Y33.A        Tilo                  0.235   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5-In16
    SLICE_X7Y35.BX       net (fanout=2)        0.602   test/M_state_q_FSM_FFd5-In
    SLICE_X7Y35.CLK      Tdick                 0.114   test/M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                     17.828ns (7.258ns logic, 10.570ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack:                  1.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_0 (FF)
  Destination:          test/M_state_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.798ns (Levels of Logic = 7)
  Clock Path Skew:      -0.636ns (0.633 - 1.269)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_0 to test/M_state_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y61.Q4     Tickq                 1.778   io_dip_8_IBUF
                                                       M_a_q_0
    SLICE_X16Y37.B2      net (fanout=1)        2.518   M_a_q[0]
    SLICE_X16Y37.B       Tilo                  0.254   test/M_alu_a[0]
                                                       test/Mmux_M_alu_a11
    DSP48_X0Y8.B0        net (fanout=15)       1.499   test/M_alu_a[0]
    DSP48_X0Y8.M12       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0022
                                                       test/alu/adder/Mmult_n0022
    SLICE_X12Y34.B2      net (fanout=2)        1.664   test/alu/n0022[12]
    SLICE_X12Y34.B       Tilo                  0.254   test/alu/N27
                                                       test/alu/Mmux_out59
    SLICE_X10Y33.C2      net (fanout=4)        1.190   M_alu_out[12]
    SLICE_X10Y33.C       Tilo                  0.235   test/N3
                                                       test/GND_3_o_GND_3_o_equal_19_o<15>1_SW0
    SLICE_X6Y30.C1       net (fanout=4)        1.292   test/N3
    SLICE_X6Y30.C        Tilo                  0.235   test/N98
                                                       test/GND_3_o_GND_3_o_equal_77_o<15>1
    SLICE_X4Y33.D1       net (fanout=2)        1.080   test/GND_3_o_GND_3_o_equal_77_o
    SLICE_X4Y33.D        Tilo                  0.254   test/M_state_q_FSM_FFd5-In3
                                                       test/M_state_q_FSM_FFd5-In3
    SLICE_X6Y33.A2       net (fanout=1)        0.700   test/M_state_q_FSM_FFd5-In3
    SLICE_X6Y33.A        Tilo                  0.235   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5-In16
    SLICE_X7Y35.BX       net (fanout=2)        0.602   test/M_state_q_FSM_FFd5-In
    SLICE_X7Y35.CLK      Tdick                 0.114   test/M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                     17.798ns (7.253ns logic, 10.545ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack:                  1.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_13 (FF)
  Destination:          test/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.763ns (Levels of Logic = 6)
  Clock Path Skew:      -0.645ns (0.717 - 1.362)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_13 to test/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y2.Q4      Tickq                 1.778   io_dip_21_IBUF
                                                       M_a_q_13
    SLICE_X16Y23.A2      net (fanout=1)        2.665   M_a_q[13]
    SLICE_X16Y23.A       Tilo                  0.254   test/M_alu_a[11]
                                                       test/Mmux_M_alu_a51
    DSP48_X0Y8.B13       net (fanout=18)       1.859   test/M_alu_a[13]
    DSP48_X0Y8.M14       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0022
                                                       test/alu/adder/Mmult_n0022
    SLICE_X15Y33.A5      net (fanout=2)        1.456   test/alu/n0022[14]
    SLICE_X15Y33.A       Tilo                  0.259   test/alu/N30
                                                       test/alu/Mmux_out77
    SLICE_X10Y33.C3      net (fanout=4)        0.916   M_alu_out[14]
    SLICE_X10Y33.C       Tilo                  0.235   test/N3
                                                       test/GND_3_o_GND_3_o_equal_19_o<15>1_SW0
    SLICE_X7Y32.C1       net (fanout=4)        1.054   test/N3
    SLICE_X7Y32.C        Tilo                  0.259   test/M_state_q_FSM_FFd5-In5
                                                       test/GND_3_o_GND_3_o_equal_19_o<15>1
    SLICE_X16Y33.A1      net (fanout=8)        1.522   test/GND_3_o_GND_3_o_equal_19_o<15>1
    SLICE_X16Y33.A       Tilo                  0.254   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1-In3
    SLICE_X8Y32.AX       net (fanout=4)        1.273   test/M_state_q_FSM_FFd1-In
    SLICE_X8Y32.CLK      Tdick                 0.085   test/M_state_q_FSM_FFd3
                                                       test/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     17.763ns (7.018ns logic, 10.745ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack:                  1.586ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_15 (FF)
  Destination:          test/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.739ns (Levels of Logic = 6)
  Clock Path Skew:      -0.640ns (0.717 - 1.357)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_15 to test/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y2.Q4       Tickq                 1.778   io_dip_23_IBUF
                                                       M_a_q_15
    SLICE_X12Y25.A4      net (fanout=2)        2.429   M_a_q[15]
    SLICE_X12Y25.A       Tilo                  0.254   test/Mmux_M_alu_a7
                                                       test/Mmux_M_alu_a7_1
    DSP48_X0Y8.B15       net (fanout=1)        1.338   test/Mmux_M_alu_a7
    DSP48_X0Y8.M12       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0022
                                                       test/alu/adder/Mmult_n0022
    SLICE_X12Y34.B2      net (fanout=2)        1.664   test/alu/n0022[12]
    SLICE_X12Y34.B       Tilo                  0.254   test/alu/N27
                                                       test/alu/Mmux_out59
    SLICE_X10Y33.C2      net (fanout=4)        1.190   M_alu_out[12]
    SLICE_X10Y33.C       Tilo                  0.235   test/N3
                                                       test/GND_3_o_GND_3_o_equal_19_o<15>1_SW0
    SLICE_X7Y32.C1       net (fanout=4)        1.054   test/N3
    SLICE_X7Y32.C        Tilo                  0.259   test/M_state_q_FSM_FFd5-In5
                                                       test/GND_3_o_GND_3_o_equal_19_o<15>1
    SLICE_X15Y37.A4      net (fanout=8)        1.523   test/GND_3_o_GND_3_o_equal_19_o<15>1
    SLICE_X15Y37.A       Tilo                  0.259   test/M_state_q_FSM_FFd2_4
                                                       test/M_state_q_FSM_FFd2-In4
    SLICE_X8Y32.BX       net (fanout=4)        1.523   test/M_state_q_FSM_FFd2-In
    SLICE_X8Y32.CLK      Tdick                 0.085   test/M_state_q_FSM_FFd3
                                                       test/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     17.739ns (7.018ns logic, 10.721ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack:                  1.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_0 (FF)
  Destination:          test/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.733ns (Levels of Logic = 6)
  Clock Path Skew:      -0.640ns (0.629 - 1.269)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_0 to test/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y61.Q4     Tickq                 1.778   io_dip_8_IBUF
                                                       M_a_q_0
    SLICE_X16Y37.B2      net (fanout=1)        2.518   M_a_q[0]
    SLICE_X16Y37.B       Tilo                  0.254   test/M_alu_a[0]
                                                       test/Mmux_M_alu_a11
    DSP48_X0Y8.B0        net (fanout=15)       1.499   test/M_alu_a[0]
    DSP48_X0Y8.M12       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0022
                                                       test/alu/adder/Mmult_n0022
    SLICE_X12Y34.B2      net (fanout=2)        1.664   test/alu/n0022[12]
    SLICE_X12Y34.B       Tilo                  0.254   test/alu/N27
                                                       test/alu/Mmux_out59
    SLICE_X10Y33.C2      net (fanout=4)        1.190   M_alu_out[12]
    SLICE_X10Y33.C       Tilo                  0.235   test/N3
                                                       test/GND_3_o_GND_3_o_equal_19_o<15>1_SW0
    SLICE_X7Y32.C1       net (fanout=4)        1.054   test/N3
    SLICE_X7Y32.C        Tilo                  0.259   test/M_state_q_FSM_FFd5-In5
                                                       test/GND_3_o_GND_3_o_equal_19_o<15>1
    SLICE_X16Y33.A1      net (fanout=8)        1.522   test/GND_3_o_GND_3_o_equal_19_o<15>1
    SLICE_X16Y33.A       Tilo                  0.254   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1-In3
    SLICE_X8Y32.AX       net (fanout=4)        1.273   test/M_state_q_FSM_FFd1-In
    SLICE_X8Y32.CLK      Tdick                 0.085   test/M_state_q_FSM_FFd3
                                                       test/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     17.733ns (7.013ns logic, 10.720ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack:                  1.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_12 (FF)
  Destination:          test/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.724ns (Levels of Logic = 6)
  Clock Path Skew:      -0.645ns (0.717 - 1.362)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_12 to test/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y3.Q4      Tickq                 1.778   io_dip_20_IBUF
                                                       M_a_q_12
    SLICE_X16Y31.A4      net (fanout=1)        2.564   M_a_q[12]
    SLICE_X16Y31.A       Tilo                  0.254   test/M_alu_a[4]
                                                       test/Mmux_M_alu_a41
    DSP48_X0Y8.B12       net (fanout=19)       1.188   test/M_alu_a[12]
    DSP48_X0Y8.M12       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0022
                                                       test/alu/adder/Mmult_n0022
    SLICE_X12Y34.B2      net (fanout=2)        1.664   test/alu/n0022[12]
    SLICE_X12Y34.B       Tilo                  0.254   test/alu/N27
                                                       test/alu/Mmux_out59
    SLICE_X10Y33.C2      net (fanout=4)        1.190   M_alu_out[12]
    SLICE_X10Y33.C       Tilo                  0.235   test/N3
                                                       test/GND_3_o_GND_3_o_equal_19_o<15>1_SW0
    SLICE_X7Y32.C1       net (fanout=4)        1.054   test/N3
    SLICE_X7Y32.C        Tilo                  0.259   test/M_state_q_FSM_FFd5-In5
                                                       test/GND_3_o_GND_3_o_equal_19_o<15>1
    SLICE_X15Y37.A4      net (fanout=8)        1.523   test/GND_3_o_GND_3_o_equal_19_o<15>1
    SLICE_X15Y37.A       Tilo                  0.259   test/M_state_q_FSM_FFd2_4
                                                       test/M_state_q_FSM_FFd2-In4
    SLICE_X8Y32.BX       net (fanout=4)        1.523   test/M_state_q_FSM_FFd2-In
    SLICE_X8Y32.CLK      Tdick                 0.085   test/M_state_q_FSM_FFd3
                                                       test/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     17.724ns (7.018ns logic, 10.706ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack:                  1.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_3 (FF)
  Destination:          test/M_state_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.733ns (Levels of Logic = 7)
  Clock Path Skew:      -0.635ns (0.633 - 1.268)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_3 to test/M_state_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y58.Q4     Tickq                 1.778   io_dip_11_IBUF
                                                       M_a_q_3
    SLICE_X16Y34.B1      net (fanout=1)        2.775   M_a_q[3]
    SLICE_X16Y34.B       Tilo                  0.254   test/M_alu_a[3]
                                                       test/Mmux_M_alu_a111
    DSP48_X0Y8.B3        net (fanout=17)       1.177   test/M_alu_a[3]
    DSP48_X0Y8.M12       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0022
                                                       test/alu/adder/Mmult_n0022
    SLICE_X12Y34.B2      net (fanout=2)        1.664   test/alu/n0022[12]
    SLICE_X12Y34.B       Tilo                  0.254   test/alu/N27
                                                       test/alu/Mmux_out59
    SLICE_X10Y33.C2      net (fanout=4)        1.190   M_alu_out[12]
    SLICE_X10Y33.C       Tilo                  0.235   test/N3
                                                       test/GND_3_o_GND_3_o_equal_19_o<15>1_SW0
    SLICE_X6Y30.C1       net (fanout=4)        1.292   test/N3
    SLICE_X6Y30.C        Tilo                  0.235   test/N98
                                                       test/GND_3_o_GND_3_o_equal_77_o<15>1
    SLICE_X4Y33.D1       net (fanout=2)        1.080   test/GND_3_o_GND_3_o_equal_77_o
    SLICE_X4Y33.D        Tilo                  0.254   test/M_state_q_FSM_FFd5-In3
                                                       test/M_state_q_FSM_FFd5-In3
    SLICE_X6Y33.A2       net (fanout=1)        0.700   test/M_state_q_FSM_FFd5-In3
    SLICE_X6Y33.A        Tilo                  0.235   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5-In16
    SLICE_X7Y35.BX       net (fanout=2)        0.602   test/M_state_q_FSM_FFd5-In
    SLICE_X7Y35.CLK      Tdick                 0.114   test/M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                     17.733ns (7.253ns logic, 10.480ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack:                  1.600ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_13 (FF)
  Destination:          test/M_state_q_FSM_FFd2_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.684ns (Levels of Logic = 6)
  Clock Path Skew:      -0.681ns (0.681 - 1.362)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_13 to test/M_state_q_FSM_FFd2_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y2.Q4      Tickq                 1.778   io_dip_21_IBUF
                                                       M_a_q_13
    SLICE_X16Y23.A2      net (fanout=1)        2.665   M_a_q[13]
    SLICE_X16Y23.A       Tilo                  0.254   test/M_alu_a[11]
                                                       test/Mmux_M_alu_a51
    DSP48_X0Y8.B13       net (fanout=18)       1.859   test/M_alu_a[13]
    DSP48_X0Y8.M12       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0022
                                                       test/alu/adder/Mmult_n0022
    SLICE_X12Y34.B2      net (fanout=2)        1.664   test/alu/n0022[12]
    SLICE_X12Y34.B       Tilo                  0.254   test/alu/N27
                                                       test/alu/Mmux_out59
    SLICE_X10Y33.C2      net (fanout=4)        1.190   M_alu_out[12]
    SLICE_X10Y33.C       Tilo                  0.235   test/N3
                                                       test/GND_3_o_GND_3_o_equal_19_o<15>1_SW0
    SLICE_X7Y32.C1       net (fanout=4)        1.054   test/N3
    SLICE_X7Y32.C        Tilo                  0.259   test/M_state_q_FSM_FFd5-In5
                                                       test/GND_3_o_GND_3_o_equal_19_o<15>1
    SLICE_X15Y37.A4      net (fanout=8)        1.523   test/GND_3_o_GND_3_o_equal_19_o<15>1
    SLICE_X15Y37.A       Tilo                  0.259   test/M_state_q_FSM_FFd2_4
                                                       test/M_state_q_FSM_FFd2-In4
    SLICE_X15Y37.DX      net (fanout=4)        0.682   test/M_state_q_FSM_FFd2-In
    SLICE_X15Y37.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd2_4
                                                       test/M_state_q_FSM_FFd2_4
    -------------------------------------------------  ---------------------------
    Total                                     17.684ns (7.047ns logic, 10.637ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack:                  1.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_13 (FF)
  Destination:          test/M_state_q_FSM_FFd1_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.684ns (Levels of Logic = 6)
  Clock Path Skew:      -0.674ns (0.688 - 1.362)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_13 to test/M_state_q_FSM_FFd1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y2.Q4      Tickq                 1.778   io_dip_21_IBUF
                                                       M_a_q_13
    SLICE_X16Y23.A2      net (fanout=1)        2.665   M_a_q[13]
    SLICE_X16Y23.A       Tilo                  0.254   test/M_alu_a[11]
                                                       test/Mmux_M_alu_a51
    DSP48_X0Y8.B13       net (fanout=18)       1.859   test/M_alu_a[13]
    DSP48_X0Y8.M12       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0022
                                                       test/alu/adder/Mmult_n0022
    SLICE_X12Y34.B2      net (fanout=2)        1.664   test/alu/n0022[12]
    SLICE_X12Y34.B       Tilo                  0.254   test/alu/N27
                                                       test/alu/Mmux_out59
    SLICE_X10Y33.C2      net (fanout=4)        1.190   M_alu_out[12]
    SLICE_X10Y33.C       Tilo                  0.235   test/N3
                                                       test/GND_3_o_GND_3_o_equal_19_o<15>1_SW0
    SLICE_X7Y32.C1       net (fanout=4)        1.054   test/N3
    SLICE_X7Y32.C        Tilo                  0.259   test/M_state_q_FSM_FFd5-In5
                                                       test/GND_3_o_GND_3_o_equal_19_o<15>1
    SLICE_X16Y33.A1      net (fanout=8)        1.522   test/GND_3_o_GND_3_o_equal_19_o<15>1
    SLICE_X16Y33.A       Tilo                  0.254   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1-In3
    SLICE_X16Y33.DX      net (fanout=4)        0.717   test/M_state_q_FSM_FFd1-In
    SLICE_X16Y33.CLK     Tdick                 0.085   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_4
    -------------------------------------------------  ---------------------------
    Total                                     17.684ns (7.013ns logic, 10.671ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack:                  1.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_10 (FF)
  Destination:          test/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.707ns (Levels of Logic = 6)
  Clock Path Skew:      -0.644ns (0.717 - 1.361)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_10 to test/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y5.Q4      Tickq                 1.778   io_dip_18_IBUF
                                                       M_a_q_10
    SLICE_X14Y27.B3      net (fanout=1)        2.637   M_a_q[10]
    SLICE_X14Y27.B       Tilo                  0.235   test/M_alu_a[10]
                                                       test/Mmux_M_alu_a21
    DSP48_X0Y8.B10       net (fanout=19)       1.117   test/M_alu_a[10]
    DSP48_X0Y8.M12       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0022
                                                       test/alu/adder/Mmult_n0022
    SLICE_X12Y34.B2      net (fanout=2)        1.664   test/alu/n0022[12]
    SLICE_X12Y34.B       Tilo                  0.254   test/alu/N27
                                                       test/alu/Mmux_out59
    SLICE_X10Y33.C2      net (fanout=4)        1.190   M_alu_out[12]
    SLICE_X10Y33.C       Tilo                  0.235   test/N3
                                                       test/GND_3_o_GND_3_o_equal_19_o<15>1_SW0
    SLICE_X7Y32.C1       net (fanout=4)        1.054   test/N3
    SLICE_X7Y32.C        Tilo                  0.259   test/M_state_q_FSM_FFd5-In5
                                                       test/GND_3_o_GND_3_o_equal_19_o<15>1
    SLICE_X15Y37.A4      net (fanout=8)        1.523   test/GND_3_o_GND_3_o_equal_19_o<15>1
    SLICE_X15Y37.A       Tilo                  0.259   test/M_state_q_FSM_FFd2_4
                                                       test/M_state_q_FSM_FFd2-In4
    SLICE_X8Y32.BX       net (fanout=4)        1.523   test/M_state_q_FSM_FFd2-In
    SLICE_X8Y32.CLK      Tdick                 0.085   test/M_state_q_FSM_FFd3
                                                       test/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     17.707ns (6.999ns logic, 10.708ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack:                  1.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_13 (FF)
  Destination:          test/M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.703ns (Levels of Logic = 7)
  Clock Path Skew:      -0.638ns (0.724 - 1.362)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_13 to test/M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y2.Q4      Tickq                 1.778   io_dip_21_IBUF
                                                       M_a_q_13
    SLICE_X16Y23.A2      net (fanout=1)        2.665   M_a_q[13]
    SLICE_X16Y23.A       Tilo                  0.254   test/M_alu_a[11]
                                                       test/Mmux_M_alu_a51
    DSP48_X0Y8.B13       net (fanout=18)       1.859   test/M_alu_a[13]
    DSP48_X0Y8.M12       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0022
                                                       test/alu/adder/Mmult_n0022
    SLICE_X12Y34.B2      net (fanout=2)        1.664   test/alu/n0022[12]
    SLICE_X12Y34.B       Tilo                  0.254   test/alu/N27
                                                       test/alu/Mmux_out59
    SLICE_X10Y33.C2      net (fanout=4)        1.190   M_alu_out[12]
    SLICE_X10Y33.C       Tilo                  0.235   test/N3
                                                       test/GND_3_o_GND_3_o_equal_19_o<15>1_SW0
    SLICE_X6Y30.C1       net (fanout=4)        1.292   test/N3
    SLICE_X6Y30.C        Tilo                  0.235   test/N98
                                                       test/GND_3_o_GND_3_o_equal_77_o<15>1
    SLICE_X4Y33.D1       net (fanout=2)        1.080   test/GND_3_o_GND_3_o_equal_77_o
    SLICE_X4Y33.D        Tilo                  0.254   test/M_state_q_FSM_FFd5-In3
                                                       test/M_state_q_FSM_FFd5-In3
    SLICE_X6Y33.A2       net (fanout=1)        0.700   test/M_state_q_FSM_FFd5-In3
    SLICE_X6Y33.CLK      Tas                   0.349   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5-In16
                                                       test/M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     17.703ns (7.253ns logic, 10.450ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack:                  1.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_2 (FF)
  Destination:          test/M_state_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.706ns (Levels of Logic = 7)
  Clock Path Skew:      -0.635ns (0.633 - 1.268)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_2 to test/M_state_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y59.Q4     Tickq                 1.778   io_dip_10_IBUF
                                                       M_a_q_2
    SLICE_X16Y37.A1      net (fanout=1)        2.587   M_a_q[2]
    SLICE_X16Y37.A       Tilo                  0.254   test/M_alu_a[0]
                                                       test/Mmux_M_alu_a101
    DSP48_X0Y8.B2        net (fanout=16)       1.338   test/M_alu_a[2]
    DSP48_X0Y8.M12       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0022
                                                       test/alu/adder/Mmult_n0022
    SLICE_X12Y34.B2      net (fanout=2)        1.664   test/alu/n0022[12]
    SLICE_X12Y34.B       Tilo                  0.254   test/alu/N27
                                                       test/alu/Mmux_out59
    SLICE_X10Y33.C2      net (fanout=4)        1.190   M_alu_out[12]
    SLICE_X10Y33.C       Tilo                  0.235   test/N3
                                                       test/GND_3_o_GND_3_o_equal_19_o<15>1_SW0
    SLICE_X6Y30.C1       net (fanout=4)        1.292   test/N3
    SLICE_X6Y30.C        Tilo                  0.235   test/N98
                                                       test/GND_3_o_GND_3_o_equal_77_o<15>1
    SLICE_X4Y33.D1       net (fanout=2)        1.080   test/GND_3_o_GND_3_o_equal_77_o
    SLICE_X4Y33.D        Tilo                  0.254   test/M_state_q_FSM_FFd5-In3
                                                       test/M_state_q_FSM_FFd5-In3
    SLICE_X6Y33.A2       net (fanout=1)        0.700   test/M_state_q_FSM_FFd5-In3
    SLICE_X6Y33.A        Tilo                  0.235   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5-In16
    SLICE_X7Y35.BX       net (fanout=2)        0.602   test/M_state_q_FSM_FFd5-In
    SLICE_X7Y35.CLK      Tdick                 0.114   test/M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                     17.706ns (7.253ns logic, 10.453ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack:                  1.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_13 (FF)
  Destination:          test/M_state_q_FSM_FFd2_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.656ns (Levels of Logic = 6)
  Clock Path Skew:      -0.681ns (0.681 - 1.362)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_13 to test/M_state_q_FSM_FFd2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y2.Q4      Tickq                 1.778   io_dip_21_IBUF
                                                       M_a_q_13
    SLICE_X16Y23.A2      net (fanout=1)        2.665   M_a_q[13]
    SLICE_X16Y23.A       Tilo                  0.254   test/M_alu_a[11]
                                                       test/Mmux_M_alu_a51
    DSP48_X0Y8.B13       net (fanout=18)       1.859   test/M_alu_a[13]
    DSP48_X0Y8.M12       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0022
                                                       test/alu/adder/Mmult_n0022
    SLICE_X12Y34.B2      net (fanout=2)        1.664   test/alu/n0022[12]
    SLICE_X12Y34.B       Tilo                  0.254   test/alu/N27
                                                       test/alu/Mmux_out59
    SLICE_X10Y33.C2      net (fanout=4)        1.190   M_alu_out[12]
    SLICE_X10Y33.C       Tilo                  0.235   test/N3
                                                       test/GND_3_o_GND_3_o_equal_19_o<15>1_SW0
    SLICE_X7Y32.C1       net (fanout=4)        1.054   test/N3
    SLICE_X7Y32.C        Tilo                  0.259   test/M_state_q_FSM_FFd5-In5
                                                       test/GND_3_o_GND_3_o_equal_19_o<15>1
    SLICE_X15Y37.A4      net (fanout=8)        1.523   test/GND_3_o_GND_3_o_equal_19_o<15>1
    SLICE_X15Y37.A       Tilo                  0.259   test/M_state_q_FSM_FFd2_4
                                                       test/M_state_q_FSM_FFd2-In4
    SLICE_X15Y37.CX      net (fanout=4)        0.654   test/M_state_q_FSM_FFd2-In
    SLICE_X15Y37.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd2_4
                                                       test/M_state_q_FSM_FFd2_3
    -------------------------------------------------  ---------------------------
    Total                                     17.656ns (7.047ns logic, 10.609ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack:                  1.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_13 (FF)
  Destination:          test/M_state_q_FSM_FFd5_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.699ns (Levels of Logic = 7)
  Clock Path Skew:      -0.638ns (0.724 - 1.362)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_13 to test/M_state_q_FSM_FFd5_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y2.Q4      Tickq                 1.778   io_dip_21_IBUF
                                                       M_a_q_13
    SLICE_X16Y23.A2      net (fanout=1)        2.665   M_a_q[13]
    SLICE_X16Y23.A       Tilo                  0.254   test/M_alu_a[11]
                                                       test/Mmux_M_alu_a51
    DSP48_X0Y8.B13       net (fanout=18)       1.859   test/M_alu_a[13]
    DSP48_X0Y8.M14       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0022
                                                       test/alu/adder/Mmult_n0022
    SLICE_X15Y33.A5      net (fanout=2)        1.456   test/alu/n0022[14]
    SLICE_X15Y33.A       Tilo                  0.259   test/alu/N30
                                                       test/alu/Mmux_out77
    SLICE_X10Y33.C3      net (fanout=4)        0.916   M_alu_out[14]
    SLICE_X10Y33.C       Tilo                  0.235   test/N3
                                                       test/GND_3_o_GND_3_o_equal_19_o<15>1_SW0
    SLICE_X6Y30.C1       net (fanout=4)        1.292   test/N3
    SLICE_X6Y30.C        Tilo                  0.235   test/N98
                                                       test/GND_3_o_GND_3_o_equal_77_o<15>1
    SLICE_X4Y33.D1       net (fanout=2)        1.080   test/GND_3_o_GND_3_o_equal_77_o
    SLICE_X4Y33.D        Tilo                  0.254   test/M_state_q_FSM_FFd5-In3
                                                       test/M_state_q_FSM_FFd5-In3
    SLICE_X6Y33.A2       net (fanout=1)        0.700   test/M_state_q_FSM_FFd5-In3
    SLICE_X6Y33.A        Tilo                  0.235   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5-In16
    SLICE_X6Y33.BX       net (fanout=2)        0.473   test/M_state_q_FSM_FFd5-In
    SLICE_X6Y33.CLK      Tdick                 0.114   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5_2
    -------------------------------------------------  ---------------------------
    Total                                     17.699ns (7.258ns logic, 10.441ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack:                  1.636ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_13 (FF)
  Destination:          test/M_state_q_FSM_FFd1_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.655ns (Levels of Logic = 6)
  Clock Path Skew:      -0.674ns (0.688 - 1.362)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_13 to test/M_state_q_FSM_FFd1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y2.Q4      Tickq                 1.778   io_dip_21_IBUF
                                                       M_a_q_13
    SLICE_X16Y23.A2      net (fanout=1)        2.665   M_a_q[13]
    SLICE_X16Y23.A       Tilo                  0.254   test/M_alu_a[11]
                                                       test/Mmux_M_alu_a51
    DSP48_X0Y8.B13       net (fanout=18)       1.859   test/M_alu_a[13]
    DSP48_X0Y8.M12       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0022
                                                       test/alu/adder/Mmult_n0022
    SLICE_X12Y34.B2      net (fanout=2)        1.664   test/alu/n0022[12]
    SLICE_X12Y34.B       Tilo                  0.254   test/alu/N27
                                                       test/alu/Mmux_out59
    SLICE_X10Y33.C2      net (fanout=4)        1.190   M_alu_out[12]
    SLICE_X10Y33.C       Tilo                  0.235   test/N3
                                                       test/GND_3_o_GND_3_o_equal_19_o<15>1_SW0
    SLICE_X7Y32.C1       net (fanout=4)        1.054   test/N3
    SLICE_X7Y32.C        Tilo                  0.259   test/M_state_q_FSM_FFd5-In5
                                                       test/GND_3_o_GND_3_o_equal_19_o<15>1
    SLICE_X16Y33.A1      net (fanout=8)        1.522   test/GND_3_o_GND_3_o_equal_19_o<15>1
    SLICE_X16Y33.A       Tilo                  0.254   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1-In3
    SLICE_X16Y33.CX      net (fanout=4)        0.688   test/M_state_q_FSM_FFd1-In
    SLICE_X16Y33.CLK     Tdick                 0.085   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_3
    -------------------------------------------------  ---------------------------
    Total                                     17.655ns (7.013ns logic, 10.642ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_8_IBUF/CLK0
  Logical resource: M_a_q_0/CLK0
  Location pin: ILOGIC_X11Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_8_IBUF/SR
  Logical resource: M_a_q_0/SR
  Location pin: ILOGIC_X11Y61.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_9_IBUF/CLK0
  Logical resource: M_a_q_1/CLK0
  Location pin: ILOGIC_X11Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_9_IBUF/SR
  Logical resource: M_a_q_1/SR
  Location pin: ILOGIC_X11Y60.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_10_IBUF/CLK0
  Logical resource: M_a_q_2/CLK0
  Location pin: ILOGIC_X12Y59.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_10_IBUF/SR
  Logical resource: M_a_q_2/SR
  Location pin: ILOGIC_X12Y59.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_11_IBUF/CLK0
  Logical resource: M_a_q_3/CLK0
  Location pin: ILOGIC_X12Y58.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_11_IBUF/SR
  Logical resource: M_a_q_3/SR
  Location pin: ILOGIC_X12Y58.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_12_IBUF/CLK0
  Logical resource: M_a_q_4/CLK0
  Location pin: ILOGIC_X12Y51.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_12_IBUF/SR
  Logical resource: M_a_q_4/SR
  Location pin: ILOGIC_X12Y51.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_20_IBUF/CLK0
  Logical resource: M_a_q_12/CLK0
  Location pin: ILOGIC_X11Y3.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_20_IBUF/SR
  Logical resource: M_a_q_12/SR
  Location pin: ILOGIC_X11Y3.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_13_IBUF/CLK0
  Logical resource: M_a_q_5/CLK0
  Location pin: ILOGIC_X12Y50.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_13_IBUF/SR
  Logical resource: M_a_q_5/SR
  Location pin: ILOGIC_X12Y50.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_21_IBUF/CLK0
  Logical resource: M_a_q_13/CLK0
  Location pin: ILOGIC_X11Y2.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_21_IBUF/SR
  Logical resource: M_a_q_13/SR
  Location pin: ILOGIC_X11Y2.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_14_IBUF/CLK0
  Logical resource: M_a_q_6/CLK0
  Location pin: ILOGIC_X12Y49.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_14_IBUF/SR
  Logical resource: M_a_q_6/SR
  Location pin: ILOGIC_X12Y49.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_22_IBUF/CLK0
  Logical resource: M_a_q_14/CLK0
  Location pin: ILOGIC_X9Y3.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_22_IBUF/SR
  Logical resource: M_a_q_14/SR
  Location pin: ILOGIC_X9Y3.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_15_IBUF/CLK0
  Logical resource: M_a_q_7/CLK0
  Location pin: ILOGIC_X12Y48.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_15_IBUF/SR
  Logical resource: M_a_q_7/SR
  Location pin: ILOGIC_X12Y48.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_23_IBUF/CLK0
  Logical resource: M_a_q_15/CLK0
  Location pin: ILOGIC_X9Y2.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_23_IBUF/SR
  Logical resource: M_a_q_15/SR
  Location pin: ILOGIC_X9Y2.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_16_IBUF/CLK0
  Logical resource: M_a_q_8/CLK0
  Location pin: ILOGIC_X12Y21.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_16_IBUF/SR
  Logical resource: M_a_q_8/SR
  Location pin: ILOGIC_X12Y21.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_17_IBUF/CLK0
  Logical resource: M_a_q_9/CLK0
  Location pin: ILOGIC_X12Y20.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_17_IBUF/SR
  Logical resource: M_a_q_9/SR
  Location pin: ILOGIC_X12Y20.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_18_IBUF/CLK0
  Logical resource: M_a_q_10/CLK0
  Location pin: ILOGIC_X12Y5.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.176|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1163983 paths, 0 nets, and 2004 connections

Design statistics:
   Minimum period:  19.176ns{1}   (Maximum frequency:  52.149MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov 07 16:59:49 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 170 MB



