#ifndef __HWIO_9X45_H__
#define __HWIO_9X45_H__
/*
===========================================================================
*/
/**
  @file hwio_9x45.h
  @brief Auto-generated HWIO interface include file.

  This file contains HWIO register definitions for the following modules:
    SDC1_SDCC5
    SDC1_SDCC5_HC
    SDC1_SDCC5_HC_SCM
    TLMM_CSR
    GCC_CLK_CTL_REG

  'Include' filters applied: 
  'Exclude' filters applied: RESERVED DUMMY 
*/
/*
  ===========================================================================

  Copyright (c) 2014 Qualcomm Technologies Incorporated.
  All Rights Reserved.
  Qualcomm Confidential and Proprietary

  Export of this technology or software is regulated by the U.S. Government.
  Diversion contrary to U.S. law prohibited.

  All ideas, data and information contained in or disclosed by
  this document are confidential and proprietary information of
  Qualcomm Technologies Incorporated and all rights therein are expressly reserved.
  By accepting this material the recipient agrees that this material
  and the information contained therein are held in confidence and in
  trust and will not be used, copied, reproduced in whole or in part,
  nor its contents revealed in any manner to others without the express
  written permission of Qualcomm Technologies Incorporated.

  ===========================================================================

  $Header: //components/rel/boot.bf/3.1.2.c3/boot_images/core/storage/sdcc/src/hal/sdcc_hwio_9x45.h#1 $
  $DateTime: 2015/09/01 00:30:35 $
  $Author: pwbldsvc $

  ===========================================================================
*/
#include "msmhwiobase.h"
/*----------------------------------------------------------------------------
 * MODULE: SDC1_SDCC5
 *--------------------------------------------------------------------------*/

#define SDC1_SDCC5_REG_BASE                                                   (SDC1_SDCC5_TOP_BASE      + 0x00024000)
#define SDC1_SDCC5_REG_BASE_PHYS                                              (SDC1_SDCC5_TOP_BASE_PHYS + 0x00024000)
#define SDC1_SDCC5_REG_BASE_OFFS                                               0x00024000

#define HWIO_SDC1_MCI_POWER_ADDR                                              (SDC1_SDCC5_REG_BASE      + 0x00000000)
#define HWIO_SDC1_MCI_POWER_PHYS                                              (SDC1_SDCC5_REG_BASE_PHYS + 0x00000000)
#define HWIO_SDC1_MCI_POWER_OFFS                                              (SDC1_SDCC5_REG_BASE_OFFS + 0x00000000)
#define HWIO_SDC1_MCI_POWER_RMSK                                                   0xfc1
#define HWIO_SDC1_MCI_POWER_IN          \
        in_dword_masked(HWIO_SDC1_MCI_POWER_ADDR, HWIO_SDC1_MCI_POWER_RMSK)
#define HWIO_SDC1_MCI_POWER_INM(m)      \
        in_dword_masked(HWIO_SDC1_MCI_POWER_ADDR, m)
#define HWIO_SDC1_MCI_POWER_OUT(v)      \
        out_dword(HWIO_SDC1_MCI_POWER_ADDR,v)
#define HWIO_SDC1_MCI_POWER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_MCI_POWER_ADDR,m,v,HWIO_SDC1_MCI_POWER_IN)
#define HWIO_SDC1_MCI_POWER_DML_SW_RST_WAIT_IDLE_DIS_BMSK                          0x800
#define HWIO_SDC1_MCI_POWER_DML_SW_RST_WAIT_IDLE_DIS_SHFT                            0xb
#define HWIO_SDC1_MCI_POWER_SW_RST_WAIT_IDLE_DIS_BMSK                              0x400
#define HWIO_SDC1_MCI_POWER_SW_RST_WAIT_IDLE_DIS_SHFT                                0xa
#define HWIO_SDC1_MCI_POWER_SW_RST_REQ_BMSK                                        0x200
#define HWIO_SDC1_MCI_POWER_SW_RST_REQ_SHFT                                          0x9
#define HWIO_SDC1_MCI_POWER_SW_RST_CONFIG_BMSK                                     0x100
#define HWIO_SDC1_MCI_POWER_SW_RST_CONFIG_SHFT                                       0x8
#define HWIO_SDC1_MCI_POWER_SW_RST_BMSK                                             0x80
#define HWIO_SDC1_MCI_POWER_SW_RST_SHFT                                              0x7
#define HWIO_SDC1_MCI_POWER_OPEN_DRAIN_BMSK                                         0x40
#define HWIO_SDC1_MCI_POWER_OPEN_DRAIN_SHFT                                          0x6
#define HWIO_SDC1_MCI_POWER_CONTROL_BMSK                                             0x1
#define HWIO_SDC1_MCI_POWER_CONTROL_SHFT                                             0x0

#define HWIO_SDC1_MCI_CLK_ADDR                                                (SDC1_SDCC5_REG_BASE      + 0x00000004)
#define HWIO_SDC1_MCI_CLK_PHYS                                                (SDC1_SDCC5_REG_BASE_PHYS + 0x00000004)
#define HWIO_SDC1_MCI_CLK_OFFS                                                (SDC1_SDCC5_REG_BASE_OFFS + 0x00000004)
#define HWIO_SDC1_MCI_CLK_RMSK                                                0xffffff00
#define HWIO_SDC1_MCI_CLK_IN          \
        in_dword_masked(HWIO_SDC1_MCI_CLK_ADDR, HWIO_SDC1_MCI_CLK_RMSK)
#define HWIO_SDC1_MCI_CLK_INM(m)      \
        in_dword_masked(HWIO_SDC1_MCI_CLK_ADDR, m)
#define HWIO_SDC1_MCI_CLK_OUT(v)      \
        out_dword(HWIO_SDC1_MCI_CLK_ADDR,v)
#define HWIO_SDC1_MCI_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_MCI_CLK_ADDR,m,v,HWIO_SDC1_MCI_CLK_IN)
#define HWIO_SDC1_MCI_CLK_PWRSAVE_DLL_BMSK                                    0x80000000
#define HWIO_SDC1_MCI_CLK_PWRSAVE_DLL_SHFT                                          0x1f
#define HWIO_SDC1_MCI_CLK_SDIO_TRANS_BMSK                                     0x40000000
#define HWIO_SDC1_MCI_CLK_SDIO_TRANS_SHFT                                           0x1e
#define HWIO_SDC1_MCI_CLK_HCLK_IDLE_GATING_BMSK                               0x20000000
#define HWIO_SDC1_MCI_CLK_HCLK_IDLE_GATING_SHFT                                     0x1d
#define HWIO_SDC1_MCI_CLK_MCLK_IDLE_GATING_BMSK                               0x10000000
#define HWIO_SDC1_MCI_CLK_MCLK_IDLE_GATING_SHFT                                     0x1c
#define HWIO_SDC1_MCI_CLK_INT_MCLK_ON_BMSK                                     0x8000000
#define HWIO_SDC1_MCI_CLK_INT_MCLK_ON_SHFT                                          0x1b
#define HWIO_SDC1_MCI_CLK_CLK_EXT_EN_BMSK                                 0x4000000
#define HWIO_SDC1_MCI_CLK_CLK_EXT_EN_SHFT                                      0x1a
#define HWIO_SDC1_MCI_CLK_RX_FLOW_TIMING_BMSK                                  0x2000000
#define HWIO_SDC1_MCI_CLK_RX_FLOW_TIMING_SHFT                                       0x19
#define HWIO_SDC1_MCI_CLK_SDC4_MCLK_SEL_BMSK                                   0x1800000
#define HWIO_SDC1_MCI_CLK_SDC4_MCLK_SEL_SHFT                                        0x17
#define HWIO_SDC1_MCI_CLK_CLK_INV_BMSK                                          0x400000
#define HWIO_SDC1_MCI_CLK_CLK_INV_SHFT                                              0x16
#define HWIO_SDC1_MCI_CLK_IO_PAD_PWR_SWITCH_BMSK                                0x200000
#define HWIO_SDC1_MCI_CLK_IO_PAD_PWR_SWITCH_SHFT                                    0x15
#define HWIO_SDC1_MCI_CLK_CLK_FB_DLY_SEL_BMSK                                   0x100000
#define HWIO_SDC1_MCI_CLK_CLK_FB_DLY_SEL_SHFT                                       0x14
#define HWIO_SDC1_MCI_CLK_SD_DEV_SEL_BMSK                                        0xc0000
#define HWIO_SDC1_MCI_CLK_SD_DEV_SEL_SHFT                                           0x12
#define HWIO_SDC1_MCI_CLK_HCLKON_SW_EN_BMSK                                      0x20000
#define HWIO_SDC1_MCI_CLK_HCLKON_SW_EN_SHFT                                         0x11
#define HWIO_SDC1_MCI_CLK_SELECT_IN_BMSK                                         0x1c000
#define HWIO_SDC1_MCI_CLK_SELECT_IN_SHFT                                             0xe
#define HWIO_SDC1_MCI_CLK_INVERT_OUT_BMSK                                         0x2000
#define HWIO_SDC1_MCI_CLK_INVERT_OUT_SHFT                                            0xd
#define HWIO_SDC1_MCI_CLK_FLOW_ENA_BMSK                                           0x1000
#define HWIO_SDC1_MCI_CLK_FLOW_ENA_SHFT                                              0xc
#define HWIO_SDC1_MCI_CLK_WIDEBUS_BMSK                                             0xc00
#define HWIO_SDC1_MCI_CLK_WIDEBUS_SHFT                                               0xa
#define HWIO_SDC1_MCI_CLK_PWRSAVE_BMSK                                             0x200
#define HWIO_SDC1_MCI_CLK_PWRSAVE_SHFT                                               0x9
#define HWIO_SDC1_MCI_CLK_ENABLE_BMSK                                              0x100
#define HWIO_SDC1_MCI_CLK_ENABLE_SHFT                                                0x8

#define HWIO_SDC1_MCI_ARGUMENT_ADDR                                           (SDC1_SDCC5_REG_BASE      + 0x00000008)
#define HWIO_SDC1_MCI_ARGUMENT_PHYS                                           (SDC1_SDCC5_REG_BASE_PHYS + 0x00000008)
#define HWIO_SDC1_MCI_ARGUMENT_OFFS                                           (SDC1_SDCC5_REG_BASE_OFFS + 0x00000008)
#define HWIO_SDC1_MCI_ARGUMENT_RMSK                                           0xffffffff
#define HWIO_SDC1_MCI_ARGUMENT_IN          \
        in_dword_masked(HWIO_SDC1_MCI_ARGUMENT_ADDR, HWIO_SDC1_MCI_ARGUMENT_RMSK)
#define HWIO_SDC1_MCI_ARGUMENT_INM(m)      \
        in_dword_masked(HWIO_SDC1_MCI_ARGUMENT_ADDR, m)
#define HWIO_SDC1_MCI_ARGUMENT_OUT(v)      \
        out_dword(HWIO_SDC1_MCI_ARGUMENT_ADDR,v)
#define HWIO_SDC1_MCI_ARGUMENT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_MCI_ARGUMENT_ADDR,m,v,HWIO_SDC1_MCI_ARGUMENT_IN)
#define HWIO_SDC1_MCI_ARGUMENT_CMD_ARG_BMSK                                   0xffffffff
#define HWIO_SDC1_MCI_ARGUMENT_CMD_ARG_SHFT                                          0x0

#define HWIO_SDC1_MCI_CMD_ADDR                                                (SDC1_SDCC5_REG_BASE      + 0x0000000c)
#define HWIO_SDC1_MCI_CMD_PHYS                                                (SDC1_SDCC5_REG_BASE_PHYS + 0x0000000c)
#define HWIO_SDC1_MCI_CMD_OFFS                                                (SDC1_SDCC5_REG_BASE_OFFS + 0x0000000c)
#define HWIO_SDC1_MCI_CMD_RMSK                                                   0x3ffff
#define HWIO_SDC1_MCI_CMD_IN          \
        in_dword_masked(HWIO_SDC1_MCI_CMD_ADDR, HWIO_SDC1_MCI_CMD_RMSK)
#define HWIO_SDC1_MCI_CMD_INM(m)      \
        in_dword_masked(HWIO_SDC1_MCI_CMD_ADDR, m)
#define HWIO_SDC1_MCI_CMD_OUT(v)      \
        out_dword(HWIO_SDC1_MCI_CMD_ADDR,v)
#define HWIO_SDC1_MCI_CMD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_MCI_CMD_ADDR,m,v,HWIO_SDC1_MCI_CMD_IN)
#define HWIO_SDC1_MCI_CMD_AUTO_CMD21_BMSK                                        0x20000
#define HWIO_SDC1_MCI_CMD_AUTO_CMD21_SHFT                                           0x11
#define HWIO_SDC1_MCI_CMD_AUTO_CMD19_BMSK                                        0x10000
#define HWIO_SDC1_MCI_CMD_AUTO_CMD19_SHFT                                           0x10
#define HWIO_SDC1_MCI_CMD_CCS_DISABLE_BMSK                                        0x8000
#define HWIO_SDC1_MCI_CMD_CCS_DISABLE_SHFT                                           0xf
#define HWIO_SDC1_MCI_CMD_CCS_ENABLE_BMSK                                         0x4000
#define HWIO_SDC1_MCI_CMD_CCS_ENABLE_SHFT                                            0xe
#define HWIO_SDC1_MCI_CMD_MCIABORT_BMSK                                           0x2000
#define HWIO_SDC1_MCI_CMD_MCIABORT_SHFT                                              0xd
#define HWIO_SDC1_MCI_CMD_DAT_CMD_BMSK                                            0x1000
#define HWIO_SDC1_MCI_CMD_DAT_CMD_SHFT                                               0xc
#define HWIO_SDC1_MCI_CMD_PROG_ENA_BMSK                                            0x800
#define HWIO_SDC1_MCI_CMD_PROG_ENA_SHFT                                              0xb
#define HWIO_SDC1_MCI_CMD_ENABLE_BMSK                                              0x400
#define HWIO_SDC1_MCI_CMD_ENABLE_SHFT                                                0xa
#define HWIO_SDC1_MCI_CMD_PENDING_BMSK                                             0x200
#define HWIO_SDC1_MCI_CMD_PENDING_SHFT                                               0x9
#define HWIO_SDC1_MCI_CMD_INTERRUPT_BMSK                                           0x100
#define HWIO_SDC1_MCI_CMD_INTERRUPT_SHFT                                             0x8
#define HWIO_SDC1_MCI_CMD_LONGRSP_BMSK                                              0x80
#define HWIO_SDC1_MCI_CMD_LONGRSP_SHFT                                               0x7
#define HWIO_SDC1_MCI_CMD_RESPONSE_BMSK                                             0x40
#define HWIO_SDC1_MCI_CMD_RESPONSE_SHFT                                              0x6
#define HWIO_SDC1_MCI_CMD_CMD_INDEX_BMSK                                            0x3f
#define HWIO_SDC1_MCI_CMD_CMD_INDEX_SHFT                                             0x0

#define HWIO_SDC1_MCI_RESP_CMD_ADDR                                           (SDC1_SDCC5_REG_BASE      + 0x00000010)
#define HWIO_SDC1_MCI_RESP_CMD_PHYS                                           (SDC1_SDCC5_REG_BASE_PHYS + 0x00000010)
#define HWIO_SDC1_MCI_RESP_CMD_OFFS                                           (SDC1_SDCC5_REG_BASE_OFFS + 0x00000010)
#define HWIO_SDC1_MCI_RESP_CMD_RMSK                                                 0x3f
#define HWIO_SDC1_MCI_RESP_CMD_IN          \
        in_dword_masked(HWIO_SDC1_MCI_RESP_CMD_ADDR, HWIO_SDC1_MCI_RESP_CMD_RMSK)
#define HWIO_SDC1_MCI_RESP_CMD_INM(m)      \
        in_dword_masked(HWIO_SDC1_MCI_RESP_CMD_ADDR, m)
#define HWIO_SDC1_MCI_RESP_CMD_RESPCMD_BMSK                                         0x3f
#define HWIO_SDC1_MCI_RESP_CMD_RESPCMD_SHFT                                          0x0

#define HWIO_SDC1_MCI_RESPn_ADDR(n)                                           (SDC1_SDCC5_REG_BASE      + 0x00000014 + 0x4 * (n))
#define HWIO_SDC1_MCI_RESPn_PHYS(n)                                           (SDC1_SDCC5_REG_BASE_PHYS + 0x00000014 + 0x4 * (n))
#define HWIO_SDC1_MCI_RESPn_OFFS(n)                                           (SDC1_SDCC5_REG_BASE_OFFS + 0x00000014 + 0x4 * (n))
#define HWIO_SDC1_MCI_RESPn_RMSK                                              0xffffffff
#define HWIO_SDC1_MCI_RESPn_MAXn                                                       3
#define HWIO_SDC1_MCI_RESPn_INI(n)        \
        in_dword_masked(HWIO_SDC1_MCI_RESPn_ADDR(n), HWIO_SDC1_MCI_RESPn_RMSK)
#define HWIO_SDC1_MCI_RESPn_INMI(n,mask)    \
        in_dword_masked(HWIO_SDC1_MCI_RESPn_ADDR(n), mask)
#define HWIO_SDC1_MCI_RESPn_STATUS_BMSK                                       0xffffffff
#define HWIO_SDC1_MCI_RESPn_STATUS_SHFT                                              0x0

#define HWIO_SDC1_MCI_DATA_TIMER_ADDR                                         (SDC1_SDCC5_REG_BASE      + 0x00000024)
#define HWIO_SDC1_MCI_DATA_TIMER_PHYS                                         (SDC1_SDCC5_REG_BASE_PHYS + 0x00000024)
#define HWIO_SDC1_MCI_DATA_TIMER_OFFS                                         (SDC1_SDCC5_REG_BASE_OFFS + 0x00000024)
#define HWIO_SDC1_MCI_DATA_TIMER_RMSK                                         0xffffffff
#define HWIO_SDC1_MCI_DATA_TIMER_IN          \
        in_dword_masked(HWIO_SDC1_MCI_DATA_TIMER_ADDR, HWIO_SDC1_MCI_DATA_TIMER_RMSK)
#define HWIO_SDC1_MCI_DATA_TIMER_INM(m)      \
        in_dword_masked(HWIO_SDC1_MCI_DATA_TIMER_ADDR, m)
#define HWIO_SDC1_MCI_DATA_TIMER_OUT(v)      \
        out_dword(HWIO_SDC1_MCI_DATA_TIMER_ADDR,v)
#define HWIO_SDC1_MCI_DATA_TIMER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_MCI_DATA_TIMER_ADDR,m,v,HWIO_SDC1_MCI_DATA_TIMER_IN)
#define HWIO_SDC1_MCI_DATA_TIMER_DATA_TIME_BMSK                               0xffffffff
#define HWIO_SDC1_MCI_DATA_TIMER_DATA_TIME_SHFT                                      0x0

#define HWIO_SDC1_MCI_DATA_LENGTH_ADDR                                        (SDC1_SDCC5_REG_BASE      + 0x00000028)
#define HWIO_SDC1_MCI_DATA_LENGTH_PHYS                                        (SDC1_SDCC5_REG_BASE_PHYS + 0x00000028)
#define HWIO_SDC1_MCI_DATA_LENGTH_OFFS                                        (SDC1_SDCC5_REG_BASE_OFFS + 0x00000028)
#define HWIO_SDC1_MCI_DATA_LENGTH_RMSK                                         0x1ffffff
#define HWIO_SDC1_MCI_DATA_LENGTH_IN          \
        in_dword_masked(HWIO_SDC1_MCI_DATA_LENGTH_ADDR, HWIO_SDC1_MCI_DATA_LENGTH_RMSK)
#define HWIO_SDC1_MCI_DATA_LENGTH_INM(m)      \
        in_dword_masked(HWIO_SDC1_MCI_DATA_LENGTH_ADDR, m)
#define HWIO_SDC1_MCI_DATA_LENGTH_OUT(v)      \
        out_dword(HWIO_SDC1_MCI_DATA_LENGTH_ADDR,v)
#define HWIO_SDC1_MCI_DATA_LENGTH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_MCI_DATA_LENGTH_ADDR,m,v,HWIO_SDC1_MCI_DATA_LENGTH_IN)
#define HWIO_SDC1_MCI_DATA_LENGTH_DATALENGTH_BMSK                              0x1ffffff
#define HWIO_SDC1_MCI_DATA_LENGTH_DATALENGTH_SHFT                                    0x0

#define HWIO_SDC1_MCI_DATA_CTL_ADDR                                           (SDC1_SDCC5_REG_BASE      + 0x0000002c)
#define HWIO_SDC1_MCI_DATA_CTL_PHYS                                           (SDC1_SDCC5_REG_BASE_PHYS + 0x0000002c)
#define HWIO_SDC1_MCI_DATA_CTL_OFFS                                           (SDC1_SDCC5_REG_BASE_OFFS + 0x0000002c)
#define HWIO_SDC1_MCI_DATA_CTL_RMSK                                             0x3fffff
#define HWIO_SDC1_MCI_DATA_CTL_IN          \
        in_dword_masked(HWIO_SDC1_MCI_DATA_CTL_ADDR, HWIO_SDC1_MCI_DATA_CTL_RMSK)
#define HWIO_SDC1_MCI_DATA_CTL_INM(m)      \
        in_dword_masked(HWIO_SDC1_MCI_DATA_CTL_ADDR, m)
#define HWIO_SDC1_MCI_DATA_CTL_OUT(v)      \
        out_dword(HWIO_SDC1_MCI_DATA_CTL_ADDR,v)
#define HWIO_SDC1_MCI_DATA_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_MCI_DATA_CTL_ADDR,m,v,HWIO_SDC1_MCI_DATA_CTL_IN)
#define HWIO_SDC1_MCI_DATA_CTL_SW_SDC4_CMD19_BMSK                               0x200000
#define HWIO_SDC1_MCI_DATA_CTL_SW_SDC4_CMD19_SHFT                                   0x15
#define HWIO_SDC1_MCI_DATA_CTL_RX_DATA_PEND_BMSK                                0x100000
#define HWIO_SDC1_MCI_DATA_CTL_RX_DATA_PEND_SHFT                                    0x14
#define HWIO_SDC1_MCI_DATA_CTL_AUTO_PROG_DONE_BMSK                               0x80000
#define HWIO_SDC1_MCI_DATA_CTL_AUTO_PROG_DONE_SHFT                                  0x13
#define HWIO_SDC1_MCI_DATA_CTL_INFINITE_TRANSFER_BMSK                            0x40000
#define HWIO_SDC1_MCI_DATA_CTL_INFINITE_TRANSFER_SHFT                               0x12
#define HWIO_SDC1_MCI_DATA_CTL_DATA_PEND_BMSK                                    0x20000
#define HWIO_SDC1_MCI_DATA_CTL_DATA_PEND_SHFT                                       0x11
#define HWIO_SDC1_MCI_DATA_CTL_BLOCKSIZE_BMSK                                    0x1fff0
#define HWIO_SDC1_MCI_DATA_CTL_BLOCKSIZE_SHFT                                        0x4
#define HWIO_SDC1_MCI_DATA_CTL_DM_ENABLE_BMSK                                        0x8
#define HWIO_SDC1_MCI_DATA_CTL_DM_ENABLE_SHFT                                        0x3
#define HWIO_SDC1_MCI_DATA_CTL_MODE_BMSK                                             0x4
#define HWIO_SDC1_MCI_DATA_CTL_MODE_SHFT                                             0x2
#define HWIO_SDC1_MCI_DATA_CTL_DIRECTION_BMSK                                        0x2
#define HWIO_SDC1_MCI_DATA_CTL_DIRECTION_SHFT                                        0x1
#define HWIO_SDC1_MCI_DATA_CTL_ENABLE_BMSK                                           0x1
#define HWIO_SDC1_MCI_DATA_CTL_ENABLE_SHFT                                           0x0

#define HWIO_SDC1_MCI_DATA_COUNT_ADDR                                         (SDC1_SDCC5_REG_BASE      + 0x00000030)
#define HWIO_SDC1_MCI_DATA_COUNT_PHYS                                         (SDC1_SDCC5_REG_BASE_PHYS + 0x00000030)
#define HWIO_SDC1_MCI_DATA_COUNT_OFFS                                         (SDC1_SDCC5_REG_BASE_OFFS + 0x00000030)
#define HWIO_SDC1_MCI_DATA_COUNT_RMSK                                          0x1ffffff
#define HWIO_SDC1_MCI_DATA_COUNT_IN          \
        in_dword_masked(HWIO_SDC1_MCI_DATA_COUNT_ADDR, HWIO_SDC1_MCI_DATA_COUNT_RMSK)
#define HWIO_SDC1_MCI_DATA_COUNT_INM(m)      \
        in_dword_masked(HWIO_SDC1_MCI_DATA_COUNT_ADDR, m)
#define HWIO_SDC1_MCI_DATA_COUNT_DATACOUNT_BMSK                                0x1ffffff
#define HWIO_SDC1_MCI_DATA_COUNT_DATACOUNT_SHFT                                      0x0

#define HWIO_SDC1_MCI_STATUS_ADDR                                             (SDC1_SDCC5_REG_BASE      + 0x00000034)
#define HWIO_SDC1_MCI_STATUS_PHYS                                             (SDC1_SDCC5_REG_BASE_PHYS + 0x00000034)
#define HWIO_SDC1_MCI_STATUS_OFFS                                             (SDC1_SDCC5_REG_BASE_OFFS + 0x00000034)
#define HWIO_SDC1_MCI_STATUS_RMSK                                             0xffffffff
#define HWIO_SDC1_MCI_STATUS_IN          \
        in_dword_masked(HWIO_SDC1_MCI_STATUS_ADDR, HWIO_SDC1_MCI_STATUS_RMSK)
#define HWIO_SDC1_MCI_STATUS_INM(m)      \
        in_dword_masked(HWIO_SDC1_MCI_STATUS_ADDR, m)
#define HWIO_SDC1_MCI_STATUS_STATUS2_INT_BMSK                                 0x80000000
#define HWIO_SDC1_MCI_STATUS_STATUS2_INT_SHFT                                       0x1f
#define HWIO_SDC1_MCI_STATUS_AUTO_CMD19_TIMEOUT_BMSK                          0x40000000
#define HWIO_SDC1_MCI_STATUS_AUTO_CMD19_TIMEOUT_SHFT                                0x1e
#define HWIO_SDC1_MCI_STATUS_BOOT_TIMEOUT_BMSK                                0x20000000
#define HWIO_SDC1_MCI_STATUS_BOOT_TIMEOUT_SHFT                                      0x1d
#define HWIO_SDC1_MCI_STATUS_BOOT_ACK_ERR_BMSK                                0x10000000
#define HWIO_SDC1_MCI_STATUS_BOOT_ACK_ERR_SHFT                                      0x1c
#define HWIO_SDC1_MCI_STATUS_BOOT_ACK_REC_BMSK                                 0x8000000
#define HWIO_SDC1_MCI_STATUS_BOOT_ACK_REC_SHFT                                      0x1b
#define HWIO_SDC1_MCI_STATUS_CCS_TIMEOUT_BMSK                                  0x4000000
#define HWIO_SDC1_MCI_STATUS_CCS_TIMEOUT_SHFT                                       0x1a
#define HWIO_SDC1_MCI_STATUS_SDIO_INTR_OPER_BMSK                               0x2000000
#define HWIO_SDC1_MCI_STATUS_SDIO_INTR_OPER_SHFT                                    0x19
#define HWIO_SDC1_MCI_STATUS_ATA_CMD_COMPL_BMSK                                0x1000000
#define HWIO_SDC1_MCI_STATUS_ATA_CMD_COMPL_SHFT                                     0x18
#define HWIO_SDC1_MCI_STATUS_PROG_DONE_BMSK                                     0x800000
#define HWIO_SDC1_MCI_STATUS_PROG_DONE_SHFT                                         0x17
#define HWIO_SDC1_MCI_STATUS_SDIO_INTR_BMSK                                     0x400000
#define HWIO_SDC1_MCI_STATUS_SDIO_INTR_SHFT                                         0x16
#define HWIO_SDC1_MCI_STATUS_RXDATA_AVLBL_BMSK                                  0x200000
#define HWIO_SDC1_MCI_STATUS_RXDATA_AVLBL_SHFT                                      0x15
#define HWIO_SDC1_MCI_STATUS_TXDATA_AVLBL_BMSK                                  0x100000
#define HWIO_SDC1_MCI_STATUS_TXDATA_AVLBL_SHFT                                      0x14
#define HWIO_SDC1_MCI_STATUS_RXFIFO_EMPTY_BMSK                                   0x80000
#define HWIO_SDC1_MCI_STATUS_RXFIFO_EMPTY_SHFT                                      0x13
#define HWIO_SDC1_MCI_STATUS_TXFIFO_EMPTY_BMSK                                   0x40000
#define HWIO_SDC1_MCI_STATUS_TXFIFO_EMPTY_SHFT                                      0x12
#define HWIO_SDC1_MCI_STATUS_RXFIFO_FULL_BMSK                                    0x20000
#define HWIO_SDC1_MCI_STATUS_RXFIFO_FULL_SHFT                                       0x11
#define HWIO_SDC1_MCI_STATUS_TXFIFO_FULL_BMSK                                    0x10000
#define HWIO_SDC1_MCI_STATUS_TXFIFO_FULL_SHFT                                       0x10
#define HWIO_SDC1_MCI_STATUS_RXFIFO_HALF_FULL_BMSK                                0x8000
#define HWIO_SDC1_MCI_STATUS_RXFIFO_HALF_FULL_SHFT                                   0xf
#define HWIO_SDC1_MCI_STATUS_TXFIFO_HALF_FULL_BMSK                                0x4000
#define HWIO_SDC1_MCI_STATUS_TXFIFO_HALF_FULL_SHFT                                   0xe
#define HWIO_SDC1_MCI_STATUS_RXACTIVE_BMSK                                        0x2000
#define HWIO_SDC1_MCI_STATUS_RXACTIVE_SHFT                                           0xd
#define HWIO_SDC1_MCI_STATUS_TXACTIVE_BMSK                                        0x1000
#define HWIO_SDC1_MCI_STATUS_TXACTIVE_SHFT                                           0xc
#define HWIO_SDC1_MCI_STATUS_CMD_ACTIVE_BMSK                                       0x800
#define HWIO_SDC1_MCI_STATUS_CMD_ACTIVE_SHFT                                         0xb
#define HWIO_SDC1_MCI_STATUS_DATA_BLK_END_BMSK                                     0x400
#define HWIO_SDC1_MCI_STATUS_DATA_BLK_END_SHFT                                       0xa
#define HWIO_SDC1_MCI_STATUS_START_BIT_ERR_BMSK                                    0x200
#define HWIO_SDC1_MCI_STATUS_START_BIT_ERR_SHFT                                      0x9
#define HWIO_SDC1_MCI_STATUS_DATAEND_BMSK                                          0x100
#define HWIO_SDC1_MCI_STATUS_DATAEND_SHFT                                            0x8
#define HWIO_SDC1_MCI_STATUS_CMD_SENT_BMSK                                          0x80
#define HWIO_SDC1_MCI_STATUS_CMD_SENT_SHFT                                           0x7
#define HWIO_SDC1_MCI_STATUS_CMD_RESPONSE_END_BMSK                                  0x40
#define HWIO_SDC1_MCI_STATUS_CMD_RESPONSE_END_SHFT                                   0x6
#define HWIO_SDC1_MCI_STATUS_RX_OVERRUN_BMSK                                        0x20
#define HWIO_SDC1_MCI_STATUS_RX_OVERRUN_SHFT                                         0x5
#define HWIO_SDC1_MCI_STATUS_TX_UNDERRUN_BMSK                                       0x10
#define HWIO_SDC1_MCI_STATUS_TX_UNDERRUN_SHFT                                        0x4
#define HWIO_SDC1_MCI_STATUS_DATA_TIMEOUT_BMSK                                       0x8
#define HWIO_SDC1_MCI_STATUS_DATA_TIMEOUT_SHFT                                       0x3
#define HWIO_SDC1_MCI_STATUS_CMD_TIMEOUT_BMSK                                        0x4
#define HWIO_SDC1_MCI_STATUS_CMD_TIMEOUT_SHFT                                        0x2
#define HWIO_SDC1_MCI_STATUS_DATA_CRC_FAIL_BMSK                                      0x2
#define HWIO_SDC1_MCI_STATUS_DATA_CRC_FAIL_SHFT                                      0x1
#define HWIO_SDC1_MCI_STATUS_CMD_CRC_FAIL_BMSK                                       0x1
#define HWIO_SDC1_MCI_STATUS_CMD_CRC_FAIL_SHFT                                       0x0

#define HWIO_SDC1_MCI_CLEAR_ADDR                                              (SDC1_SDCC5_REG_BASE      + 0x00000038)
#define HWIO_SDC1_MCI_CLEAR_PHYS                                              (SDC1_SDCC5_REG_BASE_PHYS + 0x00000038)
#define HWIO_SDC1_MCI_CLEAR_OFFS                                              (SDC1_SDCC5_REG_BASE_OFFS + 0x00000038)
#define HWIO_SDC1_MCI_CLEAR_RMSK                                              0x7dc007ff
#define HWIO_SDC1_MCI_CLEAR_OUT(v)      \
        out_dword(HWIO_SDC1_MCI_CLEAR_ADDR,v)
#define HWIO_SDC1_MCI_CLEAR_AUTO_CMD19_TIMEOUT_CLR_BMSK                       0x40000000
#define HWIO_SDC1_MCI_CLEAR_AUTO_CMD19_TIMEOUT_CLR_SHFT                             0x1e
#define HWIO_SDC1_MCI_CLEAR_BOOT_TIMEOUT_CLR_BMSK                             0x20000000
#define HWIO_SDC1_MCI_CLEAR_BOOT_TIMEOUT_CLR_SHFT                                   0x1d
#define HWIO_SDC1_MCI_CLEAR_BOOT_ACK_ERR_CLR_BMSK                             0x10000000
#define HWIO_SDC1_MCI_CLEAR_BOOT_ACK_ERR_CLR_SHFT                                   0x1c
#define HWIO_SDC1_MCI_CLEAR_BOOT_ACK_REC_CLR_BMSK                              0x8000000
#define HWIO_SDC1_MCI_CLEAR_BOOT_ACK_REC_CLR_SHFT                                   0x1b
#define HWIO_SDC1_MCI_CLEAR_CCS_TIMEOUT_CLR_BMSK                               0x4000000
#define HWIO_SDC1_MCI_CLEAR_CCS_TIMEOUT_CLR_SHFT                                    0x1a
#define HWIO_SDC1_MCI_CLEAR_ATA_CMD_COMPL_CLR_BMSK                             0x1000000
#define HWIO_SDC1_MCI_CLEAR_ATA_CMD_COMPL_CLR_SHFT                                  0x18
#define HWIO_SDC1_MCI_CLEAR_PROG_DONE_CLR_BMSK                                  0x800000
#define HWIO_SDC1_MCI_CLEAR_PROG_DONE_CLR_SHFT                                      0x17
#define HWIO_SDC1_MCI_CLEAR_SDIO_INTR_CLR_BMSK                                  0x400000
#define HWIO_SDC1_MCI_CLEAR_SDIO_INTR_CLR_SHFT                                      0x16
#define HWIO_SDC1_MCI_CLEAR_DATA_BLK_END_CLR_BMSK                                  0x400
#define HWIO_SDC1_MCI_CLEAR_DATA_BLK_END_CLR_SHFT                                    0xa
#define HWIO_SDC1_MCI_CLEAR_START_BIT_ERR_CLR_BMSK                                 0x200
#define HWIO_SDC1_MCI_CLEAR_START_BIT_ERR_CLR_SHFT                                   0x9
#define HWIO_SDC1_MCI_CLEAR_DATA_END_CLR_BMSK                                      0x100
#define HWIO_SDC1_MCI_CLEAR_DATA_END_CLR_SHFT                                        0x8
#define HWIO_SDC1_MCI_CLEAR_CMD_SENT_CLR_BMSK                                       0x80
#define HWIO_SDC1_MCI_CLEAR_CMD_SENT_CLR_SHFT                                        0x7
#define HWIO_SDC1_MCI_CLEAR_CMD_RESP_END_CLT_BMSK                                   0x40
#define HWIO_SDC1_MCI_CLEAR_CMD_RESP_END_CLT_SHFT                                    0x6
#define HWIO_SDC1_MCI_CLEAR_RX_OVERRUN_CLR_BMSK                                     0x20
#define HWIO_SDC1_MCI_CLEAR_RX_OVERRUN_CLR_SHFT                                      0x5
#define HWIO_SDC1_MCI_CLEAR_TX_UNDERRUN_CLR_BMSK                                    0x10
#define HWIO_SDC1_MCI_CLEAR_TX_UNDERRUN_CLR_SHFT                                     0x4
#define HWIO_SDC1_MCI_CLEAR_DATA_TIMEOUT_CLR_BMSK                                    0x8
#define HWIO_SDC1_MCI_CLEAR_DATA_TIMEOUT_CLR_SHFT                                    0x3
#define HWIO_SDC1_MCI_CLEAR_CMD_TIMOUT_CLR_BMSK                                      0x4
#define HWIO_SDC1_MCI_CLEAR_CMD_TIMOUT_CLR_SHFT                                      0x2
#define HWIO_SDC1_MCI_CLEAR_DATA_CRC_FAIL_CLR_BMSK                                   0x2
#define HWIO_SDC1_MCI_CLEAR_DATA_CRC_FAIL_CLR_SHFT                                   0x1
#define HWIO_SDC1_MCI_CLEAR_CMD_CRC_FAIL_CLR_BMSK                                    0x1
#define HWIO_SDC1_MCI_CLEAR_CMD_CRC_FAIL_CLR_SHFT                                    0x0

#define HWIO_SDC1_MCI_INT_MASKn_ADDR(n)                                       (SDC1_SDCC5_REG_BASE      + 0x0000003c + 0x4 * (n))
#define HWIO_SDC1_MCI_INT_MASKn_PHYS(n)                                       (SDC1_SDCC5_REG_BASE_PHYS + 0x0000003c + 0x4 * (n))
#define HWIO_SDC1_MCI_INT_MASKn_OFFS(n)                                       (SDC1_SDCC5_REG_BASE_OFFS + 0x0000003c + 0x4 * (n))
#define HWIO_SDC1_MCI_INT_MASKn_RMSK                                          0xffffffff
#define HWIO_SDC1_MCI_INT_MASKn_MAXn                                                   1
#define HWIO_SDC1_MCI_INT_MASKn_INI(n)        \
        in_dword_masked(HWIO_SDC1_MCI_INT_MASKn_ADDR(n), HWIO_SDC1_MCI_INT_MASKn_RMSK)
#define HWIO_SDC1_MCI_INT_MASKn_INMI(n,mask)    \
        in_dword_masked(HWIO_SDC1_MCI_INT_MASKn_ADDR(n), mask)
#define HWIO_SDC1_MCI_INT_MASKn_OUTI(n,val)    \
        out_dword(HWIO_SDC1_MCI_INT_MASKn_ADDR(n),val)
#define HWIO_SDC1_MCI_INT_MASKn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_SDC1_MCI_INT_MASKn_ADDR(n),mask,val,HWIO_SDC1_MCI_INT_MASKn_INI(n))
#define HWIO_SDC1_MCI_INT_MASKn_MASK31_BMSK                                   0x80000000
#define HWIO_SDC1_MCI_INT_MASKn_MASK31_SHFT                                         0x1f
#define HWIO_SDC1_MCI_INT_MASKn_MASK30_BMSK                                   0x40000000
#define HWIO_SDC1_MCI_INT_MASKn_MASK30_SHFT                                         0x1e
#define HWIO_SDC1_MCI_INT_MASKn_MASK29_BMSK                                   0x20000000
#define HWIO_SDC1_MCI_INT_MASKn_MASK29_SHFT                                         0x1d
#define HWIO_SDC1_MCI_INT_MASKn_MASK28_BMSK                                   0x10000000
#define HWIO_SDC1_MCI_INT_MASKn_MASK28_SHFT                                         0x1c
#define HWIO_SDC1_MCI_INT_MASKn_MASK27_BMSK                                    0x8000000
#define HWIO_SDC1_MCI_INT_MASKn_MASK27_SHFT                                         0x1b
#define HWIO_SDC1_MCI_INT_MASKn_MASK26_BMSK                                    0x4000000
#define HWIO_SDC1_MCI_INT_MASKn_MASK26_SHFT                                         0x1a
#define HWIO_SDC1_MCI_INT_MASKn_MASK25_BMSK                                    0x2000000
#define HWIO_SDC1_MCI_INT_MASKn_MASK25_SHFT                                         0x19
#define HWIO_SDC1_MCI_INT_MASKn_MASK24_BMSK                                    0x1000000
#define HWIO_SDC1_MCI_INT_MASKn_MASK24_SHFT                                         0x18
#define HWIO_SDC1_MCI_INT_MASKn_MASK23_BMSK                                     0x800000
#define HWIO_SDC1_MCI_INT_MASKn_MASK23_SHFT                                         0x17
#define HWIO_SDC1_MCI_INT_MASKn_MASK22_BMSK                                     0x400000
#define HWIO_SDC1_MCI_INT_MASKn_MASK22_SHFT                                         0x16
#define HWIO_SDC1_MCI_INT_MASKn_MASK21_BMSK                                     0x200000
#define HWIO_SDC1_MCI_INT_MASKn_MASK21_SHFT                                         0x15
#define HWIO_SDC1_MCI_INT_MASKn_MASK20_BMSK                                     0x100000
#define HWIO_SDC1_MCI_INT_MASKn_MASK20_SHFT                                         0x14
#define HWIO_SDC1_MCI_INT_MASKn_MASK19_BMSK                                      0x80000
#define HWIO_SDC1_MCI_INT_MASKn_MASK19_SHFT                                         0x13
#define HWIO_SDC1_MCI_INT_MASKn_MASK18_BMSK                                      0x40000
#define HWIO_SDC1_MCI_INT_MASKn_MASK18_SHFT                                         0x12
#define HWIO_SDC1_MCI_INT_MASKn_MASK17_BMSK                                      0x20000
#define HWIO_SDC1_MCI_INT_MASKn_MASK17_SHFT                                         0x11
#define HWIO_SDC1_MCI_INT_MASKn_MASK16_BMSK                                      0x10000
#define HWIO_SDC1_MCI_INT_MASKn_MASK16_SHFT                                         0x10
#define HWIO_SDC1_MCI_INT_MASKn_MASK15_BMSK                                       0x8000
#define HWIO_SDC1_MCI_INT_MASKn_MASK15_SHFT                                          0xf
#define HWIO_SDC1_MCI_INT_MASKn_MASK14_BMSK                                       0x4000
#define HWIO_SDC1_MCI_INT_MASKn_MASK14_SHFT                                          0xe
#define HWIO_SDC1_MCI_INT_MASKn_MASK13_BMSK                                       0x2000
#define HWIO_SDC1_MCI_INT_MASKn_MASK13_SHFT                                          0xd
#define HWIO_SDC1_MCI_INT_MASKn_MASK12_BMSK                                       0x1000
#define HWIO_SDC1_MCI_INT_MASKn_MASK12_SHFT                                          0xc
#define HWIO_SDC1_MCI_INT_MASKn_MASK11_BMSK                                        0x800
#define HWIO_SDC1_MCI_INT_MASKn_MASK11_SHFT                                          0xb
#define HWIO_SDC1_MCI_INT_MASKn_MASK10_BMSK                                        0x400
#define HWIO_SDC1_MCI_INT_MASKn_MASK10_SHFT                                          0xa
#define HWIO_SDC1_MCI_INT_MASKn_MASK9_BMSK                                         0x200
#define HWIO_SDC1_MCI_INT_MASKn_MASK9_SHFT                                           0x9
#define HWIO_SDC1_MCI_INT_MASKn_MASK8_BMSK                                         0x100
#define HWIO_SDC1_MCI_INT_MASKn_MASK8_SHFT                                           0x8
#define HWIO_SDC1_MCI_INT_MASKn_MASK7_BMSK                                          0x80
#define HWIO_SDC1_MCI_INT_MASKn_MASK7_SHFT                                           0x7
#define HWIO_SDC1_MCI_INT_MASKn_MASK6_BMSK                                          0x40
#define HWIO_SDC1_MCI_INT_MASKn_MASK6_SHFT                                           0x6
#define HWIO_SDC1_MCI_INT_MASKn_MASK5_BMSK                                          0x20
#define HWIO_SDC1_MCI_INT_MASKn_MASK5_SHFT                                           0x5
#define HWIO_SDC1_MCI_INT_MASKn_MASK4_BMSK                                          0x10
#define HWIO_SDC1_MCI_INT_MASKn_MASK4_SHFT                                           0x4
#define HWIO_SDC1_MCI_INT_MASKn_MASK3_BMSK                                           0x8
#define HWIO_SDC1_MCI_INT_MASKn_MASK3_SHFT                                           0x3
#define HWIO_SDC1_MCI_INT_MASKn_MASK2_BMSK                                           0x4
#define HWIO_SDC1_MCI_INT_MASKn_MASK2_SHFT                                           0x2
#define HWIO_SDC1_MCI_INT_MASKn_MASK1_BMSK                                           0x2
#define HWIO_SDC1_MCI_INT_MASKn_MASK1_SHFT                                           0x1
#define HWIO_SDC1_MCI_INT_MASKn_MASK0_BMSK                                           0x1
#define HWIO_SDC1_MCI_INT_MASKn_MASK0_SHFT                                           0x0

#define HWIO_SDC1_MCI_FIFO_COUNT_ADDR                                         (SDC1_SDCC5_REG_BASE      + 0x00000044)
#define HWIO_SDC1_MCI_FIFO_COUNT_PHYS                                         (SDC1_SDCC5_REG_BASE_PHYS + 0x00000044)
#define HWIO_SDC1_MCI_FIFO_COUNT_OFFS                                         (SDC1_SDCC5_REG_BASE_OFFS + 0x00000044)
#define HWIO_SDC1_MCI_FIFO_COUNT_RMSK                                           0xffffff
#define HWIO_SDC1_MCI_FIFO_COUNT_IN          \
        in_dword_masked(HWIO_SDC1_MCI_FIFO_COUNT_ADDR, HWIO_SDC1_MCI_FIFO_COUNT_RMSK)
#define HWIO_SDC1_MCI_FIFO_COUNT_INM(m)      \
        in_dword_masked(HWIO_SDC1_MCI_FIFO_COUNT_ADDR, m)
#define HWIO_SDC1_MCI_FIFO_COUNT_DATA_COUNT_BMSK                                0xffffff
#define HWIO_SDC1_MCI_FIFO_COUNT_DATA_COUNT_SHFT                                     0x0

#define HWIO_SDC1_MCI_BOOT_ADDR                                               (SDC1_SDCC5_REG_BASE      + 0x00000048)
#define HWIO_SDC1_MCI_BOOT_PHYS                                               (SDC1_SDCC5_REG_BASE_PHYS + 0x00000048)
#define HWIO_SDC1_MCI_BOOT_OFFS                                               (SDC1_SDCC5_REG_BASE_OFFS + 0x00000048)
#define HWIO_SDC1_MCI_BOOT_RMSK                                                      0xf
#define HWIO_SDC1_MCI_BOOT_IN          \
        in_dword_masked(HWIO_SDC1_MCI_BOOT_ADDR, HWIO_SDC1_MCI_BOOT_RMSK)
#define HWIO_SDC1_MCI_BOOT_INM(m)      \
        in_dword_masked(HWIO_SDC1_MCI_BOOT_ADDR, m)
#define HWIO_SDC1_MCI_BOOT_OUT(v)      \
        out_dword(HWIO_SDC1_MCI_BOOT_ADDR,v)
#define HWIO_SDC1_MCI_BOOT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_MCI_BOOT_ADDR,m,v,HWIO_SDC1_MCI_BOOT_IN)
#define HWIO_SDC1_MCI_BOOT_EARLY_ASSERT_CMD_LINE_BMSK                                0x8
#define HWIO_SDC1_MCI_BOOT_EARLY_ASSERT_CMD_LINE_SHFT                                0x3
#define HWIO_SDC1_MCI_BOOT_BOOT_ACK_EN_BMSK                                          0x4
#define HWIO_SDC1_MCI_BOOT_BOOT_ACK_EN_SHFT                                          0x2
#define HWIO_SDC1_MCI_BOOT_BOOT_EN_BMSK                                              0x2
#define HWIO_SDC1_MCI_BOOT_BOOT_EN_SHFT                                              0x1
#define HWIO_SDC1_MCI_BOOT_BOOT_MODE_BMSK                                            0x1
#define HWIO_SDC1_MCI_BOOT_BOOT_MODE_SHFT                                            0x0

#define HWIO_SDC1_MCI_BOOT_ACK_TIMER_ADDR                                     (SDC1_SDCC5_REG_BASE      + 0x0000004c)
#define HWIO_SDC1_MCI_BOOT_ACK_TIMER_PHYS                                     (SDC1_SDCC5_REG_BASE_PHYS + 0x0000004c)
#define HWIO_SDC1_MCI_BOOT_ACK_TIMER_OFFS                                     (SDC1_SDCC5_REG_BASE_OFFS + 0x0000004c)
#define HWIO_SDC1_MCI_BOOT_ACK_TIMER_RMSK                                     0xffffffff
#define HWIO_SDC1_MCI_BOOT_ACK_TIMER_IN          \
        in_dword_masked(HWIO_SDC1_MCI_BOOT_ACK_TIMER_ADDR, HWIO_SDC1_MCI_BOOT_ACK_TIMER_RMSK)
#define HWIO_SDC1_MCI_BOOT_ACK_TIMER_INM(m)      \
        in_dword_masked(HWIO_SDC1_MCI_BOOT_ACK_TIMER_ADDR, m)
#define HWIO_SDC1_MCI_BOOT_ACK_TIMER_OUT(v)      \
        out_dword(HWIO_SDC1_MCI_BOOT_ACK_TIMER_ADDR,v)
#define HWIO_SDC1_MCI_BOOT_ACK_TIMER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_MCI_BOOT_ACK_TIMER_ADDR,m,v,HWIO_SDC1_MCI_BOOT_ACK_TIMER_IN)
#define HWIO_SDC1_MCI_BOOT_ACK_TIMER_BOOT_ACK_TIMER_BMSK                      0xffffffff
#define HWIO_SDC1_MCI_BOOT_ACK_TIMER_BOOT_ACK_TIMER_SHFT                             0x0

#define HWIO_SDC1_MCI_VERSION_ADDR                                            (SDC1_SDCC5_REG_BASE      + 0x00000050)
#define HWIO_SDC1_MCI_VERSION_PHYS                                            (SDC1_SDCC5_REG_BASE_PHYS + 0x00000050)
#define HWIO_SDC1_MCI_VERSION_OFFS                                            (SDC1_SDCC5_REG_BASE_OFFS + 0x00000050)
#define HWIO_SDC1_MCI_VERSION_RMSK                                            0xffffffff
#define HWIO_SDC1_MCI_VERSION_IN          \
        in_dword_masked(HWIO_SDC1_MCI_VERSION_ADDR, HWIO_SDC1_MCI_VERSION_RMSK)
#define HWIO_SDC1_MCI_VERSION_INM(m)      \
        in_dword_masked(HWIO_SDC1_MCI_VERSION_ADDR, m)
#define HWIO_SDC1_MCI_VERSION_MCI_VERSION_BMSK                                0xffffffff
#define HWIO_SDC1_MCI_VERSION_MCI_VERSION_SHFT                                       0x0

#define HWIO_SDC1_MCI_EMULATION_DLY_LINE_ADDR                                 (SDC1_SDCC5_REG_BASE      + 0x00000054)
#define HWIO_SDC1_MCI_EMULATION_DLY_LINE_PHYS                                 (SDC1_SDCC5_REG_BASE_PHYS + 0x00000054)
#define HWIO_SDC1_MCI_EMULATION_DLY_LINE_OFFS                                 (SDC1_SDCC5_REG_BASE_OFFS + 0x00000054)
#define HWIO_SDC1_MCI_EMULATION_DLY_LINE_RMSK                                 0xf00000ff
#define HWIO_SDC1_MCI_EMULATION_DLY_LINE_IN          \
        in_dword_masked(HWIO_SDC1_MCI_EMULATION_DLY_LINE_ADDR, HWIO_SDC1_MCI_EMULATION_DLY_LINE_RMSK)
#define HWIO_SDC1_MCI_EMULATION_DLY_LINE_INM(m)      \
        in_dword_masked(HWIO_SDC1_MCI_EMULATION_DLY_LINE_ADDR, m)
#define HWIO_SDC1_MCI_EMULATION_DLY_LINE_OUT(v)      \
        out_dword(HWIO_SDC1_MCI_EMULATION_DLY_LINE_ADDR,v)
#define HWIO_SDC1_MCI_EMULATION_DLY_LINE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_MCI_EMULATION_DLY_LINE_ADDR,m,v,HWIO_SDC1_MCI_EMULATION_DLY_LINE_IN)
#define HWIO_SDC1_MCI_EMULATION_DLY_LINE_DCM_DONE_BMSK                        0x80000000
#define HWIO_SDC1_MCI_EMULATION_DLY_LINE_DCM_DONE_SHFT                              0x1f
#define HWIO_SDC1_MCI_EMULATION_DLY_LINE_DCM_START_BMSK                       0x40000000
#define HWIO_SDC1_MCI_EMULATION_DLY_LINE_DCM_START_SHFT                             0x1e
#define HWIO_SDC1_MCI_EMULATION_DLY_LINE_DCM_LOCKED_BMSK                      0x20000000
#define HWIO_SDC1_MCI_EMULATION_DLY_LINE_DCM_LOCKED_SHFT                            0x1d
#define HWIO_SDC1_MCI_EMULATION_DLY_LINE_DCM_RESET_BMSK                       0x10000000
#define HWIO_SDC1_MCI_EMULATION_DLY_LINE_DCM_RESET_SHFT                             0x1c
#define HWIO_SDC1_MCI_EMULATION_DLY_LINE_SD_CLK_DLY_CTRL_BMSK                       0xff
#define HWIO_SDC1_MCI_EMULATION_DLY_LINE_SD_CLK_DLY_CTRL_SHFT                        0x0

#define HWIO_SDC1_MCI_CCS_TIMER_ADDR                                          (SDC1_SDCC5_REG_BASE      + 0x00000058)
#define HWIO_SDC1_MCI_CCS_TIMER_PHYS                                          (SDC1_SDCC5_REG_BASE_PHYS + 0x00000058)
#define HWIO_SDC1_MCI_CCS_TIMER_OFFS                                          (SDC1_SDCC5_REG_BASE_OFFS + 0x00000058)
#define HWIO_SDC1_MCI_CCS_TIMER_RMSK                                          0xffffffff
#define HWIO_SDC1_MCI_CCS_TIMER_IN          \
        in_dword_masked(HWIO_SDC1_MCI_CCS_TIMER_ADDR, HWIO_SDC1_MCI_CCS_TIMER_RMSK)
#define HWIO_SDC1_MCI_CCS_TIMER_INM(m)      \
        in_dword_masked(HWIO_SDC1_MCI_CCS_TIMER_ADDR, m)
#define HWIO_SDC1_MCI_CCS_TIMER_OUT(v)      \
        out_dword(HWIO_SDC1_MCI_CCS_TIMER_ADDR,v)
#define HWIO_SDC1_MCI_CCS_TIMER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_MCI_CCS_TIMER_ADDR,m,v,HWIO_SDC1_MCI_CCS_TIMER_IN)
#define HWIO_SDC1_MCI_CCS_TIMER_CCS_TIMER_BMSK                                0xffffffff
#define HWIO_SDC1_MCI_CCS_TIMER_CCS_TIMER_SHFT                                       0x0

#define HWIO_SDC1_MCI_RESPONSE_MASK_ADDR                                      (SDC1_SDCC5_REG_BASE      + 0x0000005c)
#define HWIO_SDC1_MCI_RESPONSE_MASK_PHYS                                      (SDC1_SDCC5_REG_BASE_PHYS + 0x0000005c)
#define HWIO_SDC1_MCI_RESPONSE_MASK_OFFS                                      (SDC1_SDCC5_REG_BASE_OFFS + 0x0000005c)
#define HWIO_SDC1_MCI_RESPONSE_MASK_RMSK                                      0xffffffff
#define HWIO_SDC1_MCI_RESPONSE_MASK_IN          \
        in_dword_masked(HWIO_SDC1_MCI_RESPONSE_MASK_ADDR, HWIO_SDC1_MCI_RESPONSE_MASK_RMSK)
#define HWIO_SDC1_MCI_RESPONSE_MASK_INM(m)      \
        in_dword_masked(HWIO_SDC1_MCI_RESPONSE_MASK_ADDR, m)
#define HWIO_SDC1_MCI_RESPONSE_MASK_OUT(v)      \
        out_dword(HWIO_SDC1_MCI_RESPONSE_MASK_ADDR,v)
#define HWIO_SDC1_MCI_RESPONSE_MASK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_MCI_RESPONSE_MASK_ADDR,m,v,HWIO_SDC1_MCI_RESPONSE_MASK_IN)
#define HWIO_SDC1_MCI_RESPONSE_MASK_RESPONSE_MASK_BMSK                        0xffffffff
#define HWIO_SDC1_MCI_RESPONSE_MASK_RESPONSE_MASK_SHFT                               0x0

#define HWIO_SDC1_MCI_DLL_CONFIG_ADDR                                         (SDC1_SDCC5_REG_BASE      + 0x00000060)
#define HWIO_SDC1_MCI_DLL_CONFIG_PHYS                                         (SDC1_SDCC5_REG_BASE_PHYS + 0x00000060)
#define HWIO_SDC1_MCI_DLL_CONFIG_OFFS                                         (SDC1_SDCC5_REG_BASE_OFFS + 0x00000060)
#define HWIO_SDC1_MCI_DLL_CONFIG_RMSK                                         0xffffff01
#define HWIO_SDC1_MCI_DLL_CONFIG_IN          \
        in_dword_masked(HWIO_SDC1_MCI_DLL_CONFIG_ADDR, HWIO_SDC1_MCI_DLL_CONFIG_RMSK)
#define HWIO_SDC1_MCI_DLL_CONFIG_INM(m)      \
        in_dword_masked(HWIO_SDC1_MCI_DLL_CONFIG_ADDR, m)
#define HWIO_SDC1_MCI_DLL_CONFIG_OUT(v)      \
        out_dword(HWIO_SDC1_MCI_DLL_CONFIG_ADDR,v)
#define HWIO_SDC1_MCI_DLL_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_MCI_DLL_CONFIG_ADDR,m,v,HWIO_SDC1_MCI_DLL_CONFIG_IN)
#define HWIO_SDC1_MCI_DLL_CONFIG_SDC4_DIS_DOUT_BMSK                           0x80000000
#define HWIO_SDC1_MCI_DLL_CONFIG_SDC4_DIS_DOUT_SHFT                                 0x1f
#define HWIO_SDC1_MCI_DLL_CONFIG_DLL_RST_BMSK                                 0x40000000
#define HWIO_SDC1_MCI_DLL_CONFIG_DLL_RST_SHFT                                       0x1e
#define HWIO_SDC1_MCI_DLL_CONFIG_PDN_BMSK                                     0x20000000
#define HWIO_SDC1_MCI_DLL_CONFIG_PDN_SHFT                                           0x1d
#define HWIO_SDC1_MCI_DLL_CONFIG_CK_INTP_SEL_BMSK                             0x10000000
#define HWIO_SDC1_MCI_DLL_CONFIG_CK_INTP_SEL_SHFT                                   0x1c
#define HWIO_SDC1_MCI_DLL_CONFIG_CK_INTP_EN_BMSK                               0x8000000
#define HWIO_SDC1_MCI_DLL_CONFIG_CK_INTP_EN_SHFT                                    0x1b
#define HWIO_SDC1_MCI_DLL_CONFIG_MCLK_FREQ_BMSK                                0x7000000
#define HWIO_SDC1_MCI_DLL_CONFIG_MCLK_FREQ_SHFT                                     0x18
#define HWIO_SDC1_MCI_DLL_CONFIG_CDR_SELEXT_BMSK                                0xf00000
#define HWIO_SDC1_MCI_DLL_CONFIG_CDR_SELEXT_SHFT                                    0x14
#define HWIO_SDC1_MCI_DLL_CONFIG_CDR_EXT_EN_BMSK                                 0x80000
#define HWIO_SDC1_MCI_DLL_CONFIG_CDR_EXT_EN_SHFT                                    0x13
#define HWIO_SDC1_MCI_DLL_CONFIG_CK_OUT_EN_BMSK                                  0x40000
#define HWIO_SDC1_MCI_DLL_CONFIG_CK_OUT_EN_SHFT                                     0x12
#define HWIO_SDC1_MCI_DLL_CONFIG_CDR_EN_BMSK                                     0x20000
#define HWIO_SDC1_MCI_DLL_CONFIG_CDR_EN_SHFT                                        0x11
#define HWIO_SDC1_MCI_DLL_CONFIG_DLL_EN_BMSK                                     0x10000
#define HWIO_SDC1_MCI_DLL_CONFIG_DLL_EN_SHFT                                        0x10
#define HWIO_SDC1_MCI_DLL_CONFIG_CDR_UPD_RATE_BMSK                                0xc000
#define HWIO_SDC1_MCI_DLL_CONFIG_CDR_UPD_RATE_SHFT                                   0xe
#define HWIO_SDC1_MCI_DLL_CONFIG_DLL_UPD_RATE_BMSK                                0x3000
#define HWIO_SDC1_MCI_DLL_CONFIG_DLL_UPD_RATE_SHFT                                   0xc
#define HWIO_SDC1_MCI_DLL_CONFIG_DLL_PHASE_DET_BMSK                                0xc00
#define HWIO_SDC1_MCI_DLL_CONFIG_DLL_PHASE_DET_SHFT                                  0xa
#define HWIO_SDC1_MCI_DLL_CONFIG_CDR_ALGORITHM_SEL_BMSK                            0x200
#define HWIO_SDC1_MCI_DLL_CONFIG_CDR_ALGORITHM_SEL_SHFT                              0x9
#define HWIO_SDC1_MCI_DLL_CONFIG_DLY_LINE_SWITCH_CLK_BMSK                          0x100
#define HWIO_SDC1_MCI_DLL_CONFIG_DLY_LINE_SWITCH_CLK_SHFT                            0x8
#define HWIO_SDC1_MCI_DLL_CONFIG_CMD_DAT_TRACK_SEL_BMSK                              0x1
#define HWIO_SDC1_MCI_DLL_CONFIG_CMD_DAT_TRACK_SEL_SHFT                              0x0

#define HWIO_SDC1_MCI_DLL_TEST_CTL_ADDR                                       (SDC1_SDCC5_REG_BASE      + 0x00000064)
#define HWIO_SDC1_MCI_DLL_TEST_CTL_PHYS                                       (SDC1_SDCC5_REG_BASE_PHYS + 0x00000064)
#define HWIO_SDC1_MCI_DLL_TEST_CTL_OFFS                                       (SDC1_SDCC5_REG_BASE_OFFS + 0x00000064)
#define HWIO_SDC1_MCI_DLL_TEST_CTL_RMSK                                       0xffffffff
#define HWIO_SDC1_MCI_DLL_TEST_CTL_IN          \
        in_dword_masked(HWIO_SDC1_MCI_DLL_TEST_CTL_ADDR, HWIO_SDC1_MCI_DLL_TEST_CTL_RMSK)
#define HWIO_SDC1_MCI_DLL_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_SDC1_MCI_DLL_TEST_CTL_ADDR, m)
#define HWIO_SDC1_MCI_DLL_TEST_CTL_OUT(v)      \
        out_dword(HWIO_SDC1_MCI_DLL_TEST_CTL_ADDR,v)
#define HWIO_SDC1_MCI_DLL_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_MCI_DLL_TEST_CTL_ADDR,m,v,HWIO_SDC1_MCI_DLL_TEST_CTL_IN)
#define HWIO_SDC1_MCI_DLL_TEST_CTL_SDC4_DLL_TEST_CTL_BMSK                     0xffffffff
#define HWIO_SDC1_MCI_DLL_TEST_CTL_SDC4_DLL_TEST_CTL_SHFT                            0x0

#define HWIO_SDC1_MCI_DLL_STATUS_ADDR                                         (SDC1_SDCC5_REG_BASE      + 0x00000068)
#define HWIO_SDC1_MCI_DLL_STATUS_PHYS                                         (SDC1_SDCC5_REG_BASE_PHYS + 0x00000068)
#define HWIO_SDC1_MCI_DLL_STATUS_OFFS                                         (SDC1_SDCC5_REG_BASE_OFFS + 0x00000068)
#define HWIO_SDC1_MCI_DLL_STATUS_RMSK                                             0x1ffd
#define HWIO_SDC1_MCI_DLL_STATUS_IN          \
        in_dword_masked(HWIO_SDC1_MCI_DLL_STATUS_ADDR, HWIO_SDC1_MCI_DLL_STATUS_RMSK)
#define HWIO_SDC1_MCI_DLL_STATUS_INM(m)      \
        in_dword_masked(HWIO_SDC1_MCI_DLL_STATUS_ADDR, m)
#define HWIO_SDC1_MCI_DLL_STATUS_SDC4_DTEST_MUXSEL_BMSK                           0x1000
#define HWIO_SDC1_MCI_DLL_STATUS_SDC4_DTEST_MUXSEL_SHFT                              0xc
#define HWIO_SDC1_MCI_DLL_STATUS_DDR_DLL_LOCK_JDR_BMSK                             0x800
#define HWIO_SDC1_MCI_DLL_STATUS_DDR_DLL_LOCK_JDR_SHFT                               0xb
#define HWIO_SDC1_MCI_DLL_STATUS_SDC4_DLL_DTEST_OUT_ATPG_BMSK                      0x600
#define HWIO_SDC1_MCI_DLL_STATUS_SDC4_DLL_DTEST_OUT_ATPG_SHFT                        0x9
#define HWIO_SDC1_MCI_DLL_STATUS_SDC4_DLL_LOCK_ATPG_BMSK                           0x100
#define HWIO_SDC1_MCI_DLL_STATUS_SDC4_DLL_LOCK_ATPG_SHFT                             0x8
#define HWIO_SDC1_MCI_DLL_STATUS_DLL_LOCK_BMSK                                      0x80
#define HWIO_SDC1_MCI_DLL_STATUS_DLL_LOCK_SHFT                                       0x7
#define HWIO_SDC1_MCI_DLL_STATUS_CDR_PHASE_BMSK                                     0x78
#define HWIO_SDC1_MCI_DLL_STATUS_CDR_PHASE_SHFT                                      0x3
#define HWIO_SDC1_MCI_DLL_STATUS_DDLL_COARSE_CAL_BMSK                                0x4
#define HWIO_SDC1_MCI_DLL_STATUS_DDLL_COARSE_CAL_SHFT                                0x2
#define HWIO_SDC1_MCI_DLL_STATUS_DDR_DLL_LOCK_BMSK                                   0x1
#define HWIO_SDC1_MCI_DLL_STATUS_DDR_DLL_LOCK_SHFT                                   0x0

#define HWIO_SDC1_MCI_STATUS2_ADDR                                            (SDC1_SDCC5_REG_BASE      + 0x0000006c)
#define HWIO_SDC1_MCI_STATUS2_PHYS                                            (SDC1_SDCC5_REG_BASE_PHYS + 0x0000006c)
#define HWIO_SDC1_MCI_STATUS2_OFFS                                            (SDC1_SDCC5_REG_BASE_OFFS + 0x0000006c)
#define HWIO_SDC1_MCI_STATUS2_RMSK                                                 0x1ff
#define HWIO_SDC1_MCI_STATUS2_IN          \
        in_dword_masked(HWIO_SDC1_MCI_STATUS2_ADDR, HWIO_SDC1_MCI_STATUS2_RMSK)
#define HWIO_SDC1_MCI_STATUS2_INM(m)      \
        in_dword_masked(HWIO_SDC1_MCI_STATUS2_ADDR, m)
#define HWIO_SDC1_MCI_STATUS2_BAM_AXI_MASTER_ERR_BMSK                              0x100
#define HWIO_SDC1_MCI_STATUS2_BAM_AXI_MASTER_ERR_SHFT                                0x8
#define HWIO_SDC1_MCI_STATUS2_AUTO_CDC_SW_CALIB_ERR_BMSK                            0x80
#define HWIO_SDC1_MCI_STATUS2_AUTO_CDC_SW_CALIB_ERR_SHFT                             0x7
#define HWIO_SDC1_MCI_STATUS2_AUTO_CDC_SW_CALIB_TOUT_BMSK                           0x40
#define HWIO_SDC1_MCI_STATUS2_AUTO_CDC_SW_CALIB_TOUT_SHFT                            0x6
#define HWIO_SDC1_MCI_STATUS2_DATA_AXI_MASTER_ERR_BMSK                              0x20
#define HWIO_SDC1_MCI_STATUS2_DATA_AXI_MASTER_ERR_SHFT                               0x5
#define HWIO_SDC1_MCI_STATUS2_DATA_END_BIT_ERROR_BMSK                               0x10
#define HWIO_SDC1_MCI_STATUS2_DATA_END_BIT_ERROR_SHFT                                0x4
#define HWIO_SDC1_MCI_STATUS2_CMD_END_BIT_ERROR_BMSK                                 0x8
#define HWIO_SDC1_MCI_STATUS2_CMD_END_BIT_ERROR_SHFT                                 0x3
#define HWIO_SDC1_MCI_STATUS2_FIFO_EMPTY_ERROR_BMSK                                  0x4
#define HWIO_SDC1_MCI_STATUS2_FIFO_EMPTY_ERROR_SHFT                                  0x2
#define HWIO_SDC1_MCI_STATUS2_FIFO_FULL_ERROR_BMSK                                   0x2
#define HWIO_SDC1_MCI_STATUS2_FIFO_FULL_ERROR_SHFT                                   0x1
#define HWIO_SDC1_MCI_STATUS2_MCLK_REG_WR_ACTIVE_BMSK                                0x1
#define HWIO_SDC1_MCI_STATUS2_MCLK_REG_WR_ACTIVE_SHFT                                0x0

#define HWIO_SDC1_MCI_GENERICS_ADDR                                           (SDC1_SDCC5_REG_BASE      + 0x00000070)
#define HWIO_SDC1_MCI_GENERICS_PHYS                                           (SDC1_SDCC5_REG_BASE_PHYS + 0x00000070)
#define HWIO_SDC1_MCI_GENERICS_OFFS                                           (SDC1_SDCC5_REG_BASE_OFFS + 0x00000070)
#define HWIO_SDC1_MCI_GENERICS_RMSK                                           0x3fffffff
#define HWIO_SDC1_MCI_GENERICS_IN          \
        in_dword_masked(HWIO_SDC1_MCI_GENERICS_ADDR, HWIO_SDC1_MCI_GENERICS_RMSK)
#define HWIO_SDC1_MCI_GENERICS_INM(m)      \
        in_dword_masked(HWIO_SDC1_MCI_GENERICS_ADDR, m)
#define HWIO_SDC1_MCI_GENERICS_SWITCHABLE_SIGNALING_VOLTAGE_BMSK              0x20000000
#define HWIO_SDC1_MCI_GENERICS_SWITCHABLE_SIGNALING_VOLTAGE_SHFT                    0x1d
#define HWIO_SDC1_MCI_GENERICS_BUS_18V_SUPPORT_BMSK                           0x10000000
#define HWIO_SDC1_MCI_GENERICS_BUS_18V_SUPPORT_SHFT                                 0x1c
#define HWIO_SDC1_MCI_GENERICS_BUS_30V_SUPPORT_BMSK                            0x8000000
#define HWIO_SDC1_MCI_GENERICS_BUS_30V_SUPPORT_SHFT                                 0x1b
#define HWIO_SDC1_MCI_GENERICS_SD_DATA_WIDTH_BMSK                              0x7800000
#define HWIO_SDC1_MCI_GENERICS_SD_DATA_WIDTH_SHFT                                   0x17
#define HWIO_SDC1_MCI_GENERICS_RAM_SIZE_BMSK                                    0x7ffc00
#define HWIO_SDC1_MCI_GENERICS_RAM_SIZE_SHFT                                         0xa
#define HWIO_SDC1_MCI_GENERICS_USE_SPS_BMSK                                        0x200
#define HWIO_SDC1_MCI_GENERICS_USE_SPS_SHFT                                          0x9
#define HWIO_SDC1_MCI_GENERICS_NUM_OF_DEV_BMSK                                     0x1c0
#define HWIO_SDC1_MCI_GENERICS_NUM_OF_DEV_SHFT                                       0x6
#define HWIO_SDC1_MCI_GENERICS_MAX_PIPES_BMSK                                       0x3e
#define HWIO_SDC1_MCI_GENERICS_MAX_PIPES_SHFT                                        0x1
#define HWIO_SDC1_MCI_GENERICS_USE_DLL_SDC4_BMSK                                     0x1
#define HWIO_SDC1_MCI_GENERICS_USE_DLL_SDC4_SHFT                                     0x0

#define HWIO_SDC1_MCI_FIFO_STATUS_ADDR                                        (SDC1_SDCC5_REG_BASE      + 0x00000074)
#define HWIO_SDC1_MCI_FIFO_STATUS_PHYS                                        (SDC1_SDCC5_REG_BASE_PHYS + 0x00000074)
#define HWIO_SDC1_MCI_FIFO_STATUS_OFFS                                        (SDC1_SDCC5_REG_BASE_OFFS + 0x00000074)
#define HWIO_SDC1_MCI_FIFO_STATUS_RMSK                                           0x7ffff
#define HWIO_SDC1_MCI_FIFO_STATUS_IN          \
        in_dword_masked(HWIO_SDC1_MCI_FIFO_STATUS_ADDR, HWIO_SDC1_MCI_FIFO_STATUS_RMSK)
#define HWIO_SDC1_MCI_FIFO_STATUS_INM(m)      \
        in_dword_masked(HWIO_SDC1_MCI_FIFO_STATUS_ADDR, m)
#define HWIO_SDC1_MCI_FIFO_STATUS_RX_FIFO_512_BMSK                               0x40000
#define HWIO_SDC1_MCI_FIFO_STATUS_RX_FIFO_512_SHFT                                  0x12
#define HWIO_SDC1_MCI_FIFO_STATUS_RX_FIFO_256_BMSK                               0x20000
#define HWIO_SDC1_MCI_FIFO_STATUS_RX_FIFO_256_SHFT                                  0x11
#define HWIO_SDC1_MCI_FIFO_STATUS_RX_FIFO_128_BMSK                               0x10000
#define HWIO_SDC1_MCI_FIFO_STATUS_RX_FIFO_128_SHFT                                  0x10
#define HWIO_SDC1_MCI_FIFO_STATUS_RX_FIFO_64_BMSK                                 0x8000
#define HWIO_SDC1_MCI_FIFO_STATUS_RX_FIFO_64_SHFT                                    0xf
#define HWIO_SDC1_MCI_FIFO_STATUS_TX_FIFO_512_BMSK                                0x4000
#define HWIO_SDC1_MCI_FIFO_STATUS_TX_FIFO_512_SHFT                                   0xe
#define HWIO_SDC1_MCI_FIFO_STATUS_TX_FIFO_256_BMSK                                0x2000
#define HWIO_SDC1_MCI_FIFO_STATUS_TX_FIFO_256_SHFT                                   0xd
#define HWIO_SDC1_MCI_FIFO_STATUS_TX_FIFO_128_BMSK                                0x1000
#define HWIO_SDC1_MCI_FIFO_STATUS_TX_FIFO_128_SHFT                                   0xc
#define HWIO_SDC1_MCI_FIFO_STATUS_TX_FIFO_64_BMSK                                  0x800
#define HWIO_SDC1_MCI_FIFO_STATUS_TX_FIFO_64_SHFT                                    0xb
#define HWIO_SDC1_MCI_FIFO_STATUS_FIFO_FILL_LEVEL_BMSK                             0x7ff
#define HWIO_SDC1_MCI_FIFO_STATUS_FIFO_FILL_LEVEL_SHFT                               0x0

#define HWIO_SDC1_MCI_HC_MODE_ADDR                                            (SDC1_SDCC5_REG_BASE      + 0x00000078)
#define HWIO_SDC1_MCI_HC_MODE_PHYS                                            (SDC1_SDCC5_REG_BASE_PHYS + 0x00000078)
#define HWIO_SDC1_MCI_HC_MODE_OFFS                                            (SDC1_SDCC5_REG_BASE_OFFS + 0x00000078)
#define HWIO_SDC1_MCI_HC_MODE_RMSK                                              0x3fffff
#define HWIO_SDC1_MCI_HC_MODE_IN          \
        in_dword_masked(HWIO_SDC1_MCI_HC_MODE_ADDR, HWIO_SDC1_MCI_HC_MODE_RMSK)
#define HWIO_SDC1_MCI_HC_MODE_INM(m)      \
        in_dword_masked(HWIO_SDC1_MCI_HC_MODE_ADDR, m)
#define HWIO_SDC1_MCI_HC_MODE_OUT(v)      \
        out_dword(HWIO_SDC1_MCI_HC_MODE_ADDR,v)
#define HWIO_SDC1_MCI_HC_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_MCI_HC_MODE_ADDR,m,v,HWIO_SDC1_MCI_HC_MODE_IN)
#define HWIO_SDC1_MCI_HC_MODE_PROGDONE_WO_CMD_RESP_BMSK                         0x200000
#define HWIO_SDC1_MCI_HC_MODE_PROGDONE_WO_CMD_RESP_SHFT                             0x15
#define HWIO_SDC1_MCI_HC_MODE_AUTO_CMD12_CLR_CMDACTIVE_BMSK                     0x100000
#define HWIO_SDC1_MCI_HC_MODE_AUTO_CMD12_CLR_CMDACTIVE_SHFT                         0x14
#define HWIO_SDC1_MCI_HC_MODE_WRAP_ERROR_BMSK                                    0x80000
#define HWIO_SDC1_MCI_HC_MODE_WRAP_ERROR_SHFT                                       0x13
#define HWIO_SDC1_MCI_HC_MODE_BUSY_CHECK_VALID_PERIOD_BMSK                       0x60000
#define HWIO_SDC1_MCI_HC_MODE_BUSY_CHECK_VALID_PERIOD_SHFT                          0x11
#define HWIO_SDC1_MCI_HC_MODE_BUSY_CHECK_VALID_ALWAYS_BMSK                       0x10000
#define HWIO_SDC1_MCI_HC_MODE_BUSY_CHECK_VALID_ALWAYS_SHFT                          0x10
#define HWIO_SDC1_MCI_HC_MODE_BAM_ERR_EN_BMSK                                     0x8000
#define HWIO_SDC1_MCI_HC_MODE_BAM_ERR_EN_SHFT                                        0xf
#define HWIO_SDC1_MCI_HC_MODE_DIS_RST_AFTER_CRC_TOKEN_DDR200_BMSK                 0x4000
#define HWIO_SDC1_MCI_HC_MODE_DIS_RST_AFTER_CRC_TOKEN_DDR200_SHFT                    0xe
#define HWIO_SDC1_MCI_HC_MODE_FF_CLK_SW_RST_DIS_BMSK                              0x2000
#define HWIO_SDC1_MCI_HC_MODE_FF_CLK_SW_RST_DIS_SHFT                                 0xd
#define HWIO_SDC1_MCI_HC_MODE_IO_MACRO_SW_RST_PERIOD_BMSK                         0x1000
#define HWIO_SDC1_MCI_HC_MODE_IO_MACRO_SW_RST_PERIOD_SHFT                            0xc
#define HWIO_SDC1_MCI_HC_MODE_CLOCK_AFTER_EOB_DIS_BMSK                             0x800
#define HWIO_SDC1_MCI_HC_MODE_CLOCK_AFTER_EOB_DIS_SHFT                               0xb
#define HWIO_SDC1_MCI_HC_MODE_ADMA_INT_DATA_BMSK                                   0x400
#define HWIO_SDC1_MCI_HC_MODE_ADMA_INT_DATA_SHFT                                     0xa
#define HWIO_SDC1_MCI_HC_MODE_BAM_CLK_EN_ACT_BMSK                                  0x200
#define HWIO_SDC1_MCI_HC_MODE_BAM_CLK_EN_ACT_SHFT                                    0x9
#define HWIO_SDC1_MCI_HC_MODE_ADMA_HPROT_DIS_BMSK                                  0x100
#define HWIO_SDC1_MCI_HC_MODE_ADMA_HPROT_DIS_SHFT                                    0x8
#define HWIO_SDC1_MCI_HC_MODE_ADMA_NON_WRD_ALIGN_DIS_BMSK                           0x80
#define HWIO_SDC1_MCI_HC_MODE_ADMA_NON_WRD_ALIGN_DIS_SHFT                            0x7
#define HWIO_SDC1_MCI_HC_MODE_DEASSERT_HREADY_DAT_DIS_BMSK                          0x40
#define HWIO_SDC1_MCI_HC_MODE_DEASSERT_HREADY_DAT_DIS_SHFT                           0x6
#define HWIO_SDC1_MCI_HC_MODE_DEASSERT_HREADY_CMD_DIS_BMSK                          0x20
#define HWIO_SDC1_MCI_HC_MODE_DEASSERT_HREADY_CMD_DIS_SHFT                           0x5
#define HWIO_SDC1_MCI_HC_MODE_IRQ_PCLK_DIS_BMSK                                     0x10
#define HWIO_SDC1_MCI_HC_MODE_IRQ_PCLK_DIS_SHFT                                      0x4
#define HWIO_SDC1_MCI_HC_MODE_SINGLE_NON32_ERROR_BMSK                                0x8
#define HWIO_SDC1_MCI_HC_MODE_SINGLE_NON32_ERROR_SHFT                                0x3
#define HWIO_SDC1_MCI_HC_MODE_WAIT_DLL_LOCK_BMSK                                     0x4
#define HWIO_SDC1_MCI_HC_MODE_WAIT_DLL_LOCK_SHFT                                     0x2
#define HWIO_SDC1_MCI_HC_MODE_CYCLES_AFTER_EOB_DIS_BMSK                              0x2
#define HWIO_SDC1_MCI_HC_MODE_CYCLES_AFTER_EOB_DIS_SHFT                              0x1
#define HWIO_SDC1_MCI_HC_MODE_HC_MODE_EN_BMSK                                        0x1
#define HWIO_SDC1_MCI_HC_MODE_HC_MODE_EN_SHFT                                        0x0

#define HWIO_SDC1_MCI_FIFOn_ADDR(n)                                           (SDC1_SDCC5_REG_BASE      + 0x00000080 + 0x4 * (n))
#define HWIO_SDC1_MCI_FIFOn_PHYS(n)                                           (SDC1_SDCC5_REG_BASE_PHYS + 0x00000080 + 0x4 * (n))
#define HWIO_SDC1_MCI_FIFOn_OFFS(n)                                           (SDC1_SDCC5_REG_BASE_OFFS + 0x00000080 + 0x4 * (n))
#define HWIO_SDC1_MCI_FIFOn_RMSK                                              0xffffffff
#define HWIO_SDC1_MCI_FIFOn_MAXn                                                      15
#define HWIO_SDC1_MCI_FIFOn_INI(n)        \
        in_dword_masked(HWIO_SDC1_MCI_FIFOn_ADDR(n), HWIO_SDC1_MCI_FIFOn_RMSK)
#define HWIO_SDC1_MCI_FIFOn_INMI(n,mask)    \
        in_dword_masked(HWIO_SDC1_MCI_FIFOn_ADDR(n), mask)
#define HWIO_SDC1_MCI_FIFOn_OUTI(n,val)    \
        out_dword(HWIO_SDC1_MCI_FIFOn_ADDR(n),val)
#define HWIO_SDC1_MCI_FIFOn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_SDC1_MCI_FIFOn_ADDR(n),mask,val,HWIO_SDC1_MCI_FIFOn_INI(n))
#define HWIO_SDC1_MCI_FIFOn_DATA_BMSK                                         0xffffffff
#define HWIO_SDC1_MCI_FIFOn_DATA_SHFT                                                0x0

#define HWIO_SDC1_MCI_TESTBUS_CONFIG_ADDR                                     (SDC1_SDCC5_REG_BASE      + 0x000000cc)
#define HWIO_SDC1_MCI_TESTBUS_CONFIG_PHYS                                     (SDC1_SDCC5_REG_BASE_PHYS + 0x000000cc)
#define HWIO_SDC1_MCI_TESTBUS_CONFIG_OFFS                                     (SDC1_SDCC5_REG_BASE_OFFS + 0x000000cc)
#define HWIO_SDC1_MCI_TESTBUS_CONFIG_RMSK                                          0x7ff
#define HWIO_SDC1_MCI_TESTBUS_CONFIG_IN          \
        in_dword_masked(HWIO_SDC1_MCI_TESTBUS_CONFIG_ADDR, HWIO_SDC1_MCI_TESTBUS_CONFIG_RMSK)
#define HWIO_SDC1_MCI_TESTBUS_CONFIG_INM(m)      \
        in_dword_masked(HWIO_SDC1_MCI_TESTBUS_CONFIG_ADDR, m)
#define HWIO_SDC1_MCI_TESTBUS_CONFIG_OUT(v)      \
        out_dword(HWIO_SDC1_MCI_TESTBUS_CONFIG_ADDR,v)
#define HWIO_SDC1_MCI_TESTBUS_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_MCI_TESTBUS_CONFIG_ADDR,m,v,HWIO_SDC1_MCI_TESTBUS_CONFIG_IN)
#define HWIO_SDC1_MCI_TESTBUS_CONFIG_CDC_DLL_TESTBUS_ATPG_BMSK                     0x400
#define HWIO_SDC1_MCI_TESTBUS_CONFIG_CDC_DLL_TESTBUS_ATPG_SHFT                       0xa
#define HWIO_SDC1_MCI_TESTBUS_CONFIG_HW_EVENTS_EN_BMSK                             0x200
#define HWIO_SDC1_MCI_TESTBUS_CONFIG_HW_EVENTS_EN_SHFT                               0x9
#define HWIO_SDC1_MCI_TESTBUS_CONFIG_SW_EVENTS_EN_BMSK                             0x100
#define HWIO_SDC1_MCI_TESTBUS_CONFIG_SW_EVENTS_EN_SHFT                               0x8
#define HWIO_SDC1_MCI_TESTBUS_CONFIG_TESTBUS_SEL2_BMSK                              0xf0
#define HWIO_SDC1_MCI_TESTBUS_CONFIG_TESTBUS_SEL2_SHFT                               0x4
#define HWIO_SDC1_MCI_TESTBUS_CONFIG_TESTBUS_ENA_BMSK                                0x8
#define HWIO_SDC1_MCI_TESTBUS_CONFIG_TESTBUS_ENA_SHFT                                0x3
#define HWIO_SDC1_MCI_TESTBUS_CONFIG_TESTBUS_ENA_DISABLE_FVAL                        0x0
#define HWIO_SDC1_MCI_TESTBUS_CONFIG_TESTBUS_ENA_ENABLE_FVAL                         0x1
#define HWIO_SDC1_MCI_TESTBUS_CONFIG_TESTBUS_SEL_BMSK                                0x7
#define HWIO_SDC1_MCI_TESTBUS_CONFIG_TESTBUS_SEL_SHFT                                0x0

#define HWIO_SDC1_MCI_TEST_CTL_ADDR                                           (SDC1_SDCC5_REG_BASE      + 0x000000d0)
#define HWIO_SDC1_MCI_TEST_CTL_PHYS                                           (SDC1_SDCC5_REG_BASE_PHYS + 0x000000d0)
#define HWIO_SDC1_MCI_TEST_CTL_OFFS                                           (SDC1_SDCC5_REG_BASE_OFFS + 0x000000d0)
#define HWIO_SDC1_MCI_TEST_CTL_RMSK                                                  0x9
#define HWIO_SDC1_MCI_TEST_CTL_IN          \
        in_dword_masked(HWIO_SDC1_MCI_TEST_CTL_ADDR, HWIO_SDC1_MCI_TEST_CTL_RMSK)
#define HWIO_SDC1_MCI_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_SDC1_MCI_TEST_CTL_ADDR, m)
#define HWIO_SDC1_MCI_TEST_CTL_OUT(v)      \
        out_dword(HWIO_SDC1_MCI_TEST_CTL_ADDR,v)
#define HWIO_SDC1_MCI_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_MCI_TEST_CTL_ADDR,m,v,HWIO_SDC1_MCI_TEST_CTL_IN)
#define HWIO_SDC1_MCI_TEST_CTL_REGTEST_BMSK                                          0x8
#define HWIO_SDC1_MCI_TEST_CTL_REGTEST_SHFT                                          0x3
#define HWIO_SDC1_MCI_TEST_CTL_ITEN_BMSK                                             0x1
#define HWIO_SDC1_MCI_TEST_CTL_ITEN_SHFT                                             0x0

#define HWIO_SDC1_MCI_TEST_INPUT_ADDR                                         (SDC1_SDCC5_REG_BASE      + 0x000000d4)
#define HWIO_SDC1_MCI_TEST_INPUT_PHYS                                         (SDC1_SDCC5_REG_BASE_PHYS + 0x000000d4)
#define HWIO_SDC1_MCI_TEST_INPUT_OFFS                                         (SDC1_SDCC5_REG_BASE_OFFS + 0x000000d4)
#define HWIO_SDC1_MCI_TEST_INPUT_RMSK                                              0x3fe
#define HWIO_SDC1_MCI_TEST_INPUT_IN          \
        in_dword_masked(HWIO_SDC1_MCI_TEST_INPUT_ADDR, HWIO_SDC1_MCI_TEST_INPUT_RMSK)
#define HWIO_SDC1_MCI_TEST_INPUT_INM(m)      \
        in_dword_masked(HWIO_SDC1_MCI_TEST_INPUT_ADDR, m)
#define HWIO_SDC1_MCI_TEST_INPUT_MCIDATIN_7_4_BMSK                                 0x3c0
#define HWIO_SDC1_MCI_TEST_INPUT_MCIDATIN_7_4_SHFT                                   0x6
#define HWIO_SDC1_MCI_TEST_INPUT_MCICMDIN_BMSK                                      0x20
#define HWIO_SDC1_MCI_TEST_INPUT_MCICMDIN_SHFT                                       0x5
#define HWIO_SDC1_MCI_TEST_INPUT_MCIDATIN_3_0_BMSK                                  0x1e
#define HWIO_SDC1_MCI_TEST_INPUT_MCIDATIN_3_0_SHFT                                   0x1

#define HWIO_SDC1_MCI_TEST_OUT_ADDR                                           (SDC1_SDCC5_REG_BASE      + 0x000000d8)
#define HWIO_SDC1_MCI_TEST_OUT_PHYS                                           (SDC1_SDCC5_REG_BASE_PHYS + 0x000000d8)
#define HWIO_SDC1_MCI_TEST_OUT_OFFS                                           (SDC1_SDCC5_REG_BASE_OFFS + 0x000000d8)
#define HWIO_SDC1_MCI_TEST_OUT_RMSK                                               0xf7c3
#define HWIO_SDC1_MCI_TEST_OUT_IN          \
        in_dword_masked(HWIO_SDC1_MCI_TEST_OUT_ADDR, HWIO_SDC1_MCI_TEST_OUT_RMSK)
#define HWIO_SDC1_MCI_TEST_OUT_INM(m)      \
        in_dword_masked(HWIO_SDC1_MCI_TEST_OUT_ADDR, m)
#define HWIO_SDC1_MCI_TEST_OUT_OUT(v)      \
        out_dword(HWIO_SDC1_MCI_TEST_OUT_ADDR,v)
#define HWIO_SDC1_MCI_TEST_OUT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_MCI_TEST_OUT_ADDR,m,v,HWIO_SDC1_MCI_TEST_OUT_IN)
#define HWIO_SDC1_MCI_TEST_OUT_MCIDATOUT_7_4_BMSK                                 0xf000
#define HWIO_SDC1_MCI_TEST_OUT_MCIDATOUT_7_4_SHFT                                    0xc
#define HWIO_SDC1_MCI_TEST_OUT_MCICMDOUT_BMSK                                      0x400
#define HWIO_SDC1_MCI_TEST_OUT_MCICMDOUT_SHFT                                        0xa
#define HWIO_SDC1_MCI_TEST_OUT_MCIDATOUT_3_0_BMSK                                  0x3c0
#define HWIO_SDC1_MCI_TEST_OUT_MCIDATOUT_3_0_SHFT                                    0x6
#define HWIO_SDC1_MCI_TEST_OUT_MCIINTR1_BMSK                                         0x2
#define HWIO_SDC1_MCI_TEST_OUT_MCIINTR1_SHFT                                         0x1
#define HWIO_SDC1_MCI_TEST_OUT_MCIINTR0_BMSK                                         0x1
#define HWIO_SDC1_MCI_TEST_OUT_MCIINTR0_SHFT                                         0x0

#define HWIO_SDC1_MCI_PWRCTL_STATUS_REG_ADDR                                  (SDC1_SDCC5_REG_BASE      + 0x000000dc)
#define HWIO_SDC1_MCI_PWRCTL_STATUS_REG_PHYS                                  (SDC1_SDCC5_REG_BASE_PHYS + 0x000000dc)
#define HWIO_SDC1_MCI_PWRCTL_STATUS_REG_OFFS                                  (SDC1_SDCC5_REG_BASE_OFFS + 0x000000dc)
#define HWIO_SDC1_MCI_PWRCTL_STATUS_REG_RMSK                                         0xf
#define HWIO_SDC1_MCI_PWRCTL_STATUS_REG_IN          \
        in_dword_masked(HWIO_SDC1_MCI_PWRCTL_STATUS_REG_ADDR, HWIO_SDC1_MCI_PWRCTL_STATUS_REG_RMSK)
#define HWIO_SDC1_MCI_PWRCTL_STATUS_REG_INM(m)      \
        in_dword_masked(HWIO_SDC1_MCI_PWRCTL_STATUS_REG_ADDR, m)
#define HWIO_SDC1_MCI_PWRCTL_STATUS_REG_IO_HIGH_V_BMSK                               0x8
#define HWIO_SDC1_MCI_PWRCTL_STATUS_REG_IO_HIGH_V_SHFT                               0x3
#define HWIO_SDC1_MCI_PWRCTL_STATUS_REG_IO_LOW_V_BMSK                                0x4
#define HWIO_SDC1_MCI_PWRCTL_STATUS_REG_IO_LOW_V_SHFT                                0x2
#define HWIO_SDC1_MCI_PWRCTL_STATUS_REG_BUS_ON_BMSK                                  0x2
#define HWIO_SDC1_MCI_PWRCTL_STATUS_REG_BUS_ON_SHFT                                  0x1
#define HWIO_SDC1_MCI_PWRCTL_STATUS_REG_BUS_OFF_BMSK                                 0x1
#define HWIO_SDC1_MCI_PWRCTL_STATUS_REG_BUS_OFF_SHFT                                 0x0

#define HWIO_SDC1_MCI_PWRCTL_MASK_REG_ADDR                                    (SDC1_SDCC5_REG_BASE      + 0x000000e0)
#define HWIO_SDC1_MCI_PWRCTL_MASK_REG_PHYS                                    (SDC1_SDCC5_REG_BASE_PHYS + 0x000000e0)
#define HWIO_SDC1_MCI_PWRCTL_MASK_REG_OFFS                                    (SDC1_SDCC5_REG_BASE_OFFS + 0x000000e0)
#define HWIO_SDC1_MCI_PWRCTL_MASK_REG_RMSK                                           0xf
#define HWIO_SDC1_MCI_PWRCTL_MASK_REG_IN          \
        in_dword_masked(HWIO_SDC1_MCI_PWRCTL_MASK_REG_ADDR, HWIO_SDC1_MCI_PWRCTL_MASK_REG_RMSK)
#define HWIO_SDC1_MCI_PWRCTL_MASK_REG_INM(m)      \
        in_dword_masked(HWIO_SDC1_MCI_PWRCTL_MASK_REG_ADDR, m)
#define HWIO_SDC1_MCI_PWRCTL_MASK_REG_OUT(v)      \
        out_dword(HWIO_SDC1_MCI_PWRCTL_MASK_REG_ADDR,v)
#define HWIO_SDC1_MCI_PWRCTL_MASK_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_MCI_PWRCTL_MASK_REG_ADDR,m,v,HWIO_SDC1_MCI_PWRCTL_MASK_REG_IN)
#define HWIO_SDC1_MCI_PWRCTL_MASK_REG_IO_HIGH_V_BMSK                                 0x8
#define HWIO_SDC1_MCI_PWRCTL_MASK_REG_IO_HIGH_V_SHFT                                 0x3
#define HWIO_SDC1_MCI_PWRCTL_MASK_REG_IO_LOW_V_BMSK                                  0x4
#define HWIO_SDC1_MCI_PWRCTL_MASK_REG_IO_LOW_V_SHFT                                  0x2
#define HWIO_SDC1_MCI_PWRCTL_MASK_REG_BUS_ON_BMSK                                    0x2
#define HWIO_SDC1_MCI_PWRCTL_MASK_REG_BUS_ON_SHFT                                    0x1
#define HWIO_SDC1_MCI_PWRCTL_MASK_REG_BUS_OFF_BMSK                                   0x1
#define HWIO_SDC1_MCI_PWRCTL_MASK_REG_BUS_OFF_SHFT                                   0x0

#define HWIO_SDC1_MCI_PWRCTL_CLEAR_REG_ADDR                                   (SDC1_SDCC5_REG_BASE      + 0x000000e4)
#define HWIO_SDC1_MCI_PWRCTL_CLEAR_REG_PHYS                                   (SDC1_SDCC5_REG_BASE_PHYS + 0x000000e4)
#define HWIO_SDC1_MCI_PWRCTL_CLEAR_REG_OFFS                                   (SDC1_SDCC5_REG_BASE_OFFS + 0x000000e4)
#define HWIO_SDC1_MCI_PWRCTL_CLEAR_REG_RMSK                                          0xf
#define HWIO_SDC1_MCI_PWRCTL_CLEAR_REG_OUT(v)      \
        out_dword(HWIO_SDC1_MCI_PWRCTL_CLEAR_REG_ADDR,v)
#define HWIO_SDC1_MCI_PWRCTL_CLEAR_REG_IO_HIGH_V_BMSK                                0x8
#define HWIO_SDC1_MCI_PWRCTL_CLEAR_REG_IO_HIGH_V_SHFT                                0x3
#define HWIO_SDC1_MCI_PWRCTL_CLEAR_REG_IO_LOW_V_BMSK                                 0x4
#define HWIO_SDC1_MCI_PWRCTL_CLEAR_REG_IO_LOW_V_SHFT                                 0x2
#define HWIO_SDC1_MCI_PWRCTL_CLEAR_REG_BUS_ON_BMSK                                   0x2
#define HWIO_SDC1_MCI_PWRCTL_CLEAR_REG_BUS_ON_SHFT                                   0x1
#define HWIO_SDC1_MCI_PWRCTL_CLEAR_REG_BUS_OFF_BMSK                                  0x1
#define HWIO_SDC1_MCI_PWRCTL_CLEAR_REG_BUS_OFF_SHFT                                  0x0

#define HWIO_SDC1_MCI_PWRCTL_CTL_REG_ADDR                                     (SDC1_SDCC5_REG_BASE      + 0x000000e8)
#define HWIO_SDC1_MCI_PWRCTL_CTL_REG_PHYS                                     (SDC1_SDCC5_REG_BASE_PHYS + 0x000000e8)
#define HWIO_SDC1_MCI_PWRCTL_CTL_REG_OFFS                                     (SDC1_SDCC5_REG_BASE_OFFS + 0x000000e8)
#define HWIO_SDC1_MCI_PWRCTL_CTL_REG_RMSK                                          0x3ff
#define HWIO_SDC1_MCI_PWRCTL_CTL_REG_IN          \
        in_dword_masked(HWIO_SDC1_MCI_PWRCTL_CTL_REG_ADDR, HWIO_SDC1_MCI_PWRCTL_CTL_REG_RMSK)
#define HWIO_SDC1_MCI_PWRCTL_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_SDC1_MCI_PWRCTL_CTL_REG_ADDR, m)
#define HWIO_SDC1_MCI_PWRCTL_CTL_REG_OUT(v)      \
        out_dword(HWIO_SDC1_MCI_PWRCTL_CTL_REG_ADDR,v)
#define HWIO_SDC1_MCI_PWRCTL_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_MCI_PWRCTL_CTL_REG_ADDR,m,v,HWIO_SDC1_MCI_PWRCTL_CTL_REG_IN)
#define HWIO_SDC1_MCI_PWRCTL_CTL_REG_HC_CARD_STATE_STABLE_BMSK                     0x200
#define HWIO_SDC1_MCI_PWRCTL_CTL_REG_HC_CARD_STATE_STABLE_SHFT                       0x9
#define HWIO_SDC1_MCI_PWRCTL_CTL_REG_RST_NOT_WAIT_PWRCTL_REG_BMSK                  0x100
#define HWIO_SDC1_MCI_PWRCTL_CTL_REG_RST_NOT_WAIT_PWRCTL_REG_SHFT                    0x8
#define HWIO_SDC1_MCI_PWRCTL_CTL_REG_HC_WRITE_PROTECT_PAD_BMSK                      0xc0
#define HWIO_SDC1_MCI_PWRCTL_CTL_REG_HC_WRITE_PROTECT_PAD_SHFT                       0x6
#define HWIO_SDC1_MCI_PWRCTL_CTL_REG_CARD_DETECT_PIN_LEVEL_BMSK                     0x20
#define HWIO_SDC1_MCI_PWRCTL_CTL_REG_CARD_DETECT_PIN_LEVEL_SHFT                      0x5
#define HWIO_SDC1_MCI_PWRCTL_CTL_REG_HC_WRITE_PROTECT_BMSK                          0x10
#define HWIO_SDC1_MCI_PWRCTL_CTL_REG_HC_WRITE_PROTECT_SHFT                           0x4
#define HWIO_SDC1_MCI_PWRCTL_CTL_REG_IO_SIG_SWITCH_FAIL_BMSK                         0x8
#define HWIO_SDC1_MCI_PWRCTL_CTL_REG_IO_SIG_SWITCH_FAIL_SHFT                         0x3
#define HWIO_SDC1_MCI_PWRCTL_CTL_REG_IO_SIG_SWITCH_SUCCESS_BMSK                      0x4
#define HWIO_SDC1_MCI_PWRCTL_CTL_REG_IO_SIG_SWITCH_SUCCESS_SHFT                      0x2
#define HWIO_SDC1_MCI_PWRCTL_CTL_REG_BUS_ON_OFF_FAIL_BMSK                            0x2
#define HWIO_SDC1_MCI_PWRCTL_CTL_REG_BUS_ON_OFF_FAIL_SHFT                            0x1
#define HWIO_SDC1_MCI_PWRCTL_CTL_REG_BUS_ON_OFF_SUCCESS_BMSK                         0x1
#define HWIO_SDC1_MCI_PWRCTL_CTL_REG_BUS_ON_OFF_SUCCESS_SHFT                         0x0

#define HWIO_SDC1_MCI_CLEAR2_ADDR                                             (SDC1_SDCC5_REG_BASE      + 0x000000ec)
#define HWIO_SDC1_MCI_CLEAR2_PHYS                                             (SDC1_SDCC5_REG_BASE_PHYS + 0x000000ec)
#define HWIO_SDC1_MCI_CLEAR2_OFFS                                             (SDC1_SDCC5_REG_BASE_OFFS + 0x000000ec)
#define HWIO_SDC1_MCI_CLEAR2_RMSK                                                  0x1fe
#define HWIO_SDC1_MCI_CLEAR2_OUT(v)      \
        out_dword(HWIO_SDC1_MCI_CLEAR2_ADDR,v)
#define HWIO_SDC1_MCI_CLEAR2_BAM_AXI_MASTER_ERR_CLR_BMSK                           0x100
#define HWIO_SDC1_MCI_CLEAR2_BAM_AXI_MASTER_ERR_CLR_SHFT                             0x8
#define HWIO_SDC1_MCI_CLEAR2_AUTO_CDC_SW_CALIB_ERR_CLR_BMSK                         0x80
#define HWIO_SDC1_MCI_CLEAR2_AUTO_CDC_SW_CALIB_ERR_CLR_SHFT                          0x7
#define HWIO_SDC1_MCI_CLEAR2_AUTO_CDC_SW_CALIB_TOUT_CLR_BMSK                        0x40
#define HWIO_SDC1_MCI_CLEAR2_AUTO_CDC_SW_CALIB_TOUT_CLR_SHFT                         0x6
#define HWIO_SDC1_MCI_CLEAR2_DATA_AXI_MASTER_ERR_CLR_BMSK                           0x20
#define HWIO_SDC1_MCI_CLEAR2_DATA_AXI_MASTER_ERR_CLR_SHFT                            0x5
#define HWIO_SDC1_MCI_CLEAR2_DATA_END_BIT_ERROR_CLR_BMSK                            0x10
#define HWIO_SDC1_MCI_CLEAR2_DATA_END_BIT_ERROR_CLR_SHFT                             0x4
#define HWIO_SDC1_MCI_CLEAR2_CMD_END_BIT_ERROR_CLR_BMSK                              0x8
#define HWIO_SDC1_MCI_CLEAR2_CMD_END_BIT_ERROR_CLR_SHFT                              0x3
#define HWIO_SDC1_MCI_CLEAR2_FIFO_EMPTY_ERROR_CLR_BMSK                               0x4
#define HWIO_SDC1_MCI_CLEAR2_FIFO_EMPTY_ERROR_CLR_SHFT                               0x2
#define HWIO_SDC1_MCI_CLEAR2_FIFO_FULL_ERROR_CLR_BMSK                                0x2
#define HWIO_SDC1_MCI_CLEAR2_FIFO_FULL_ERROR_CLR_SHFT                                0x1

#define HWIO_SDC1_MCI_INT_MASKINT2_n_ADDR(n)                                  (SDC1_SDCC5_REG_BASE      + 0x000000f0 + 0x4 * (n))
#define HWIO_SDC1_MCI_INT_MASKINT2_n_PHYS(n)                                  (SDC1_SDCC5_REG_BASE_PHYS + 0x000000f0 + 0x4 * (n))
#define HWIO_SDC1_MCI_INT_MASKINT2_n_OFFS(n)                                  (SDC1_SDCC5_REG_BASE_OFFS + 0x000000f0 + 0x4 * (n))
#define HWIO_SDC1_MCI_INT_MASKINT2_n_RMSK                                          0x1fe
#define HWIO_SDC1_MCI_INT_MASKINT2_n_MAXn                                              1
#define HWIO_SDC1_MCI_INT_MASKINT2_n_INI(n)        \
        in_dword_masked(HWIO_SDC1_MCI_INT_MASKINT2_n_ADDR(n), HWIO_SDC1_MCI_INT_MASKINT2_n_RMSK)
#define HWIO_SDC1_MCI_INT_MASKINT2_n_INMI(n,mask)    \
        in_dword_masked(HWIO_SDC1_MCI_INT_MASKINT2_n_ADDR(n), mask)
#define HWIO_SDC1_MCI_INT_MASKINT2_n_OUTI(n,val)    \
        out_dword(HWIO_SDC1_MCI_INT_MASKINT2_n_ADDR(n),val)
#define HWIO_SDC1_MCI_INT_MASKINT2_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_SDC1_MCI_INT_MASKINT2_n_ADDR(n),mask,val,HWIO_SDC1_MCI_INT_MASKINT2_n_INI(n))
#define HWIO_SDC1_MCI_INT_MASKINT2_n_MASK8_BMSK                                    0x100
#define HWIO_SDC1_MCI_INT_MASKINT2_n_MASK8_SHFT                                      0x8
#define HWIO_SDC1_MCI_INT_MASKINT2_n_MASK7_BMSK                                     0x80
#define HWIO_SDC1_MCI_INT_MASKINT2_n_MASK7_SHFT                                      0x7
#define HWIO_SDC1_MCI_INT_MASKINT2_n_MASK6_BMSK                                     0x40
#define HWIO_SDC1_MCI_INT_MASKINT2_n_MASK6_SHFT                                      0x6
#define HWIO_SDC1_MCI_INT_MASKINT2_n_MASK5_BMSK                                     0x20
#define HWIO_SDC1_MCI_INT_MASKINT2_n_MASK5_SHFT                                      0x5
#define HWIO_SDC1_MCI_INT_MASKINT2_n_MASK4_BMSK                                     0x10
#define HWIO_SDC1_MCI_INT_MASKINT2_n_MASK4_SHFT                                      0x4
#define HWIO_SDC1_MCI_INT_MASKINT2_n_MASK3_BMSK                                      0x8
#define HWIO_SDC1_MCI_INT_MASKINT2_n_MASK3_SHFT                                      0x3
#define HWIO_SDC1_MCI_INT_MASKINT2_n_MASK2_BMSK                                      0x4
#define HWIO_SDC1_MCI_INT_MASKINT2_n_MASK2_SHFT                                      0x2
#define HWIO_SDC1_MCI_INT_MASKINT2_n_MASK1_BMSK                                      0x2
#define HWIO_SDC1_MCI_INT_MASKINT2_n_MASK1_SHFT                                      0x1

#define HWIO_SDC1_CHAR_CFG_ADDR                                               (SDC1_SDCC5_REG_BASE      + 0x000000fc)
#define HWIO_SDC1_CHAR_CFG_PHYS                                               (SDC1_SDCC5_REG_BASE_PHYS + 0x000000fc)
#define HWIO_SDC1_CHAR_CFG_OFFS                                               (SDC1_SDCC5_REG_BASE_OFFS + 0x000000fc)
#define HWIO_SDC1_CHAR_CFG_RMSK                                                   0xff11
#define HWIO_SDC1_CHAR_CFG_IN          \
        in_dword_masked(HWIO_SDC1_CHAR_CFG_ADDR, HWIO_SDC1_CHAR_CFG_RMSK)
#define HWIO_SDC1_CHAR_CFG_INM(m)      \
        in_dword_masked(HWIO_SDC1_CHAR_CFG_ADDR, m)
#define HWIO_SDC1_CHAR_CFG_OUT(v)      \
        out_dword(HWIO_SDC1_CHAR_CFG_ADDR,v)
#define HWIO_SDC1_CHAR_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_CHAR_CFG_ADDR,m,v,HWIO_SDC1_CHAR_CFG_IN)
#define HWIO_SDC1_CHAR_CFG_CHAR_MODE_BMSK                                         0xf000
#define HWIO_SDC1_CHAR_CFG_CHAR_MODE_SHFT                                            0xc
#define HWIO_SDC1_CHAR_CFG_CHAR_STATUS_BMSK                                        0xf00
#define HWIO_SDC1_CHAR_CFG_CHAR_STATUS_SHFT                                          0x8
#define HWIO_SDC1_CHAR_CFG_DIRECTION_BMSK                                           0x10
#define HWIO_SDC1_CHAR_CFG_DIRECTION_SHFT                                            0x4
#define HWIO_SDC1_CHAR_CFG_ENABLE_BMSK                                               0x1
#define HWIO_SDC1_CHAR_CFG_ENABLE_SHFT                                               0x0

#define HWIO_SDC1_CHAR_CMD_ADDR                                               (SDC1_SDCC5_REG_BASE      + 0x00000100)
#define HWIO_SDC1_CHAR_CMD_PHYS                                               (SDC1_SDCC5_REG_BASE_PHYS + 0x00000100)
#define HWIO_SDC1_CHAR_CMD_OFFS                                               (SDC1_SDCC5_REG_BASE_OFFS + 0x00000100)
#define HWIO_SDC1_CHAR_CMD_RMSK                                                   0xffff
#define HWIO_SDC1_CHAR_CMD_IN          \
        in_dword_masked(HWIO_SDC1_CHAR_CMD_ADDR, HWIO_SDC1_CHAR_CMD_RMSK)
#define HWIO_SDC1_CHAR_CMD_INM(m)      \
        in_dword_masked(HWIO_SDC1_CHAR_CMD_ADDR, m)
#define HWIO_SDC1_CHAR_CMD_OUT(v)      \
        out_dword(HWIO_SDC1_CHAR_CMD_ADDR,v)
#define HWIO_SDC1_CHAR_CMD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_CHAR_CMD_ADDR,m,v,HWIO_SDC1_CHAR_CMD_IN)
#define HWIO_SDC1_CHAR_CMD_CMDIN_ACTUAL_BMSK                                      0xff00
#define HWIO_SDC1_CHAR_CMD_CMDIN_ACTUAL_SHFT                                         0x8
#define HWIO_SDC1_CHAR_CMD_CMDOUT_DATA_DIN_EXP_BMSK                                 0xff
#define HWIO_SDC1_CHAR_CMD_CMDOUT_DATA_DIN_EXP_SHFT                                  0x0

#define HWIO_SDC1_CHAR_DATA_n_ADDR(n)                                         (SDC1_SDCC5_REG_BASE      + 0x00000104 + 0x4 * (n))
#define HWIO_SDC1_CHAR_DATA_n_PHYS(n)                                         (SDC1_SDCC5_REG_BASE_PHYS + 0x00000104 + 0x4 * (n))
#define HWIO_SDC1_CHAR_DATA_n_OFFS(n)                                         (SDC1_SDCC5_REG_BASE_OFFS + 0x00000104 + 0x4 * (n))
#define HWIO_SDC1_CHAR_DATA_n_RMSK                                                0xffff
#define HWIO_SDC1_CHAR_DATA_n_MAXn                                                     7
#define HWIO_SDC1_CHAR_DATA_n_INI(n)        \
        in_dword_masked(HWIO_SDC1_CHAR_DATA_n_ADDR(n), HWIO_SDC1_CHAR_DATA_n_RMSK)
#define HWIO_SDC1_CHAR_DATA_n_INMI(n,mask)    \
        in_dword_masked(HWIO_SDC1_CHAR_DATA_n_ADDR(n), mask)
#define HWIO_SDC1_CHAR_DATA_n_OUTI(n,val)    \
        out_dword(HWIO_SDC1_CHAR_DATA_n_ADDR(n),val)
#define HWIO_SDC1_CHAR_DATA_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_SDC1_CHAR_DATA_n_ADDR(n),mask,val,HWIO_SDC1_CHAR_DATA_n_INI(n))
#define HWIO_SDC1_CHAR_DATA_n_DIN_ACTUAL_BMSK                                     0xff00
#define HWIO_SDC1_CHAR_DATA_n_DIN_ACTUAL_SHFT                                        0x8
#define HWIO_SDC1_CHAR_DATA_n_DOUT_DATA_DIN_EXP_BMSK                                0xff
#define HWIO_SDC1_CHAR_DATA_n_DOUT_DATA_DIN_EXP_SHFT                                 0x0

#define HWIO_SDC1_DEBUG_REG_ADDR                                              (SDC1_SDCC5_REG_BASE      + 0x00000124)
#define HWIO_SDC1_DEBUG_REG_PHYS                                              (SDC1_SDCC5_REG_BASE_PHYS + 0x00000124)
#define HWIO_SDC1_DEBUG_REG_OFFS                                              (SDC1_SDCC5_REG_BASE_OFFS + 0x00000124)
#define HWIO_SDC1_DEBUG_REG_RMSK                                              0xffffffff
#define HWIO_SDC1_DEBUG_REG_IN          \
        in_dword_masked(HWIO_SDC1_DEBUG_REG_ADDR, HWIO_SDC1_DEBUG_REG_RMSK)
#define HWIO_SDC1_DEBUG_REG_INM(m)      \
        in_dword_masked(HWIO_SDC1_DEBUG_REG_ADDR, m)
#define HWIO_SDC1_DEBUG_REG_TEST_BUS_BMSK                                     0xffffffff
#define HWIO_SDC1_DEBUG_REG_TEST_BUS_SHFT                                            0x0

#define HWIO_SDC1_IP_CATALOG_ADDR                                             (SDC1_SDCC5_REG_BASE      + 0x00000128)
#define HWIO_SDC1_IP_CATALOG_PHYS                                             (SDC1_SDCC5_REG_BASE_PHYS + 0x00000128)
#define HWIO_SDC1_IP_CATALOG_OFFS                                             (SDC1_SDCC5_REG_BASE_OFFS + 0x00000128)
#define HWIO_SDC1_IP_CATALOG_RMSK                                             0xffffffff
#define HWIO_SDC1_IP_CATALOG_IN          \
        in_dword_masked(HWIO_SDC1_IP_CATALOG_ADDR, HWIO_SDC1_IP_CATALOG_RMSK)
#define HWIO_SDC1_IP_CATALOG_INM(m)      \
        in_dword_masked(HWIO_SDC1_IP_CATALOG_ADDR, m)
#define HWIO_SDC1_IP_CATALOG_MAJOR_BMSK                                       0xf0000000
#define HWIO_SDC1_IP_CATALOG_MAJOR_SHFT                                             0x1c
#define HWIO_SDC1_IP_CATALOG_MINOR_BMSK                                        0xfff0000
#define HWIO_SDC1_IP_CATALOG_MINOR_SHFT                                             0x10
#define HWIO_SDC1_IP_CATALOG_STEP_BMSK                                            0xffff
#define HWIO_SDC1_IP_CATALOG_STEP_SHFT                                               0x0

#define HWIO_SDC1_QSB_VALUES_ADDR                                             (SDC1_SDCC5_REG_BASE      + 0x0000012c)
#define HWIO_SDC1_QSB_VALUES_PHYS                                             (SDC1_SDCC5_REG_BASE_PHYS + 0x0000012c)
#define HWIO_SDC1_QSB_VALUES_OFFS                                             (SDC1_SDCC5_REG_BASE_OFFS + 0x0000012c)
#define HWIO_SDC1_QSB_VALUES_RMSK                                                 0xffff
#define HWIO_SDC1_QSB_VALUES_IN          \
        in_dword_masked(HWIO_SDC1_QSB_VALUES_ADDR, HWIO_SDC1_QSB_VALUES_RMSK)
#define HWIO_SDC1_QSB_VALUES_INM(m)      \
        in_dword_masked(HWIO_SDC1_QSB_VALUES_ADDR, m)
#define HWIO_SDC1_QSB_VALUES_NON_BUF_BAM_BLOCK_END_BMSK                           0x8000
#define HWIO_SDC1_QSB_VALUES_NON_BUF_BAM_BLOCK_END_SHFT                              0xf
#define HWIO_SDC1_QSB_VALUES_NOALLOCATE_VALUE_BMSK                                0x4000
#define HWIO_SDC1_QSB_VALUES_NOALLOCATE_VALUE_SHFT                                   0xe
#define HWIO_SDC1_QSB_VALUES_NOALLOCATE_VALUE_EN_BMSK                             0x2000
#define HWIO_SDC1_QSB_VALUES_NOALLOCATE_VALUE_EN_SHFT                                0xd
#define HWIO_SDC1_QSB_VALUES_HPROT_VALUE_EN_BMSK                                  0x1000
#define HWIO_SDC1_QSB_VALUES_HPROT_VALUE_EN_SHFT                                     0xc
#define HWIO_SDC1_QSB_VALUES_HPROT_FOR_RDATA_BMSK                                  0xf00
#define HWIO_SDC1_QSB_VALUES_HPROT_FOR_RDATA_SHFT                                    0x8
#define HWIO_SDC1_QSB_VALUES_HPROT_FOR_WDATA_BMSK                                   0xf0
#define HWIO_SDC1_QSB_VALUES_HPROT_FOR_WDATA_SHFT                                    0x4
#define HWIO_SDC1_QSB_VALUES_HPROT_FOR_LAST_WDATA_BMSK                               0xf
#define HWIO_SDC1_QSB_VALUES_HPROT_FOR_LAST_WDATA_SHFT                               0x0

#define HWIO_SDC1_QSB_AXI_VALUES_ADDR                                         (SDC1_SDCC5_REG_BASE      + 0x00000130)
#define HWIO_SDC1_QSB_AXI_VALUES_PHYS                                         (SDC1_SDCC5_REG_BASE_PHYS + 0x00000130)
#define HWIO_SDC1_QSB_AXI_VALUES_OFFS                                         (SDC1_SDCC5_REG_BASE_OFFS + 0x00000130)
#define HWIO_SDC1_QSB_AXI_VALUES_RMSK                                         0x3fffffff
#define HWIO_SDC1_QSB_AXI_VALUES_IN          \
        in_dword_masked(HWIO_SDC1_QSB_AXI_VALUES_ADDR, HWIO_SDC1_QSB_AXI_VALUES_RMSK)
#define HWIO_SDC1_QSB_AXI_VALUES_INM(m)      \
        in_dword_masked(HWIO_SDC1_QSB_AXI_VALUES_ADDR, m)
#define HWIO_SDC1_QSB_AXI_VALUES_OUT(v)      \
        out_dword(HWIO_SDC1_QSB_AXI_VALUES_ADDR,v)
#define HWIO_SDC1_QSB_AXI_VALUES_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_QSB_AXI_VALUES_ADDR,m,v,HWIO_SDC1_QSB_AXI_VALUES_IN)
#define HWIO_SDC1_QSB_AXI_VALUES_QSB_AXI_ABURST_BMSK                          0x20000000
#define HWIO_SDC1_QSB_AXI_VALUES_QSB_AXI_ABURST_SHFT                                0x1d
#define HWIO_SDC1_QSB_AXI_VALUES_NUM_OUTSTANDING_DATA_BMSK                    0x1c000000
#define HWIO_SDC1_QSB_AXI_VALUES_NUM_OUTSTANDING_DATA_SHFT                          0x1a
#define HWIO_SDC1_QSB_AXI_VALUES_PROCEED_AXI_AFTER_ERR_BMSK                    0x2000000
#define HWIO_SDC1_QSB_AXI_VALUES_PROCEED_AXI_AFTER_ERR_SHFT                         0x19
#define HWIO_SDC1_QSB_AXI_VALUES_QSB_AXI_AFULL_CALC_BMSK                       0x1000000
#define HWIO_SDC1_QSB_AXI_VALUES_QSB_AXI_AFULL_CALC_SHFT                            0x18
#define HWIO_SDC1_QSB_AXI_VALUES_ONE_MID_SUPPORT_BMSK                           0x800000
#define HWIO_SDC1_QSB_AXI_VALUES_ONE_MID_SUPPORT_SHFT                               0x17
#define HWIO_SDC1_QSB_AXI_VALUES_QSB_AXI_READ_MEMTYPE_BMSK                      0x700000
#define HWIO_SDC1_QSB_AXI_VALUES_QSB_AXI_READ_MEMTYPE_SHFT                          0x14
#define HWIO_SDC1_QSB_AXI_VALUES_SDCC5_HALT_REQ_BMSK                             0x80000
#define HWIO_SDC1_QSB_AXI_VALUES_SDCC5_HALT_REQ_SHFT                                0x13
#define HWIO_SDC1_QSB_AXI_VALUES_SDCC5_HALT_ACK_BMSK                             0x40000
#define HWIO_SDC1_QSB_AXI_VALUES_SDCC5_HALT_ACK_SHFT                                0x12
#define HWIO_SDC1_QSB_AXI_VALUES_SDCC5_M_IDLE_BMSK                               0x20000
#define HWIO_SDC1_QSB_AXI_VALUES_SDCC5_M_IDLE_SHFT                                  0x11
#define HWIO_SDC1_QSB_AXI_VALUES_SDCC5_HALT_ACK_SW_EN_BMSK                       0x10000
#define HWIO_SDC1_QSB_AXI_VALUES_SDCC5_HALT_ACK_SW_EN_SHFT                          0x10
#define HWIO_SDC1_QSB_AXI_VALUES_SDCC5_HALT_ACK_SW_BMSK                           0x8000
#define HWIO_SDC1_QSB_AXI_VALUES_SDCC5_HALT_ACK_SW_SHFT                              0xf
#define HWIO_SDC1_QSB_AXI_VALUES_SDCC5_M_IDLE_DIS_BMSK                            0x4000
#define HWIO_SDC1_QSB_AXI_VALUES_SDCC5_M_IDLE_DIS_SHFT                               0xe
#define HWIO_SDC1_QSB_AXI_VALUES_QSB_AXI_INTERLEAVING_EN_BMSK                     0x2000
#define HWIO_SDC1_QSB_AXI_VALUES_QSB_AXI_INTERLEAVING_EN_SHFT                        0xd
#define HWIO_SDC1_QSB_AXI_VALUES_QSB_AXI_TRANSIENT_BMSK                           0x1000
#define HWIO_SDC1_QSB_AXI_VALUES_QSB_AXI_TRANSIENT_SHFT                              0xc
#define HWIO_SDC1_QSB_AXI_VALUES_QSB_AXI_PROTNS_BMSK                               0x800
#define HWIO_SDC1_QSB_AXI_VALUES_QSB_AXI_PROTNS_SHFT                                 0xb
#define HWIO_SDC1_QSB_AXI_VALUES_QSB_AXI_REQPRIORITY_BMSK                          0x600
#define HWIO_SDC1_QSB_AXI_VALUES_QSB_AXI_REQPRIORITY_SHFT                            0x9
#define HWIO_SDC1_QSB_AXI_VALUES_QSB_AXI_MEMTYPE_BMSK                              0x1c0
#define HWIO_SDC1_QSB_AXI_VALUES_QSB_AXI_MEMTYPE_SHFT                                0x6
#define HWIO_SDC1_QSB_AXI_VALUES_QSB_AXI_NOALLOCATE_BMSK                            0x20
#define HWIO_SDC1_QSB_AXI_VALUES_QSB_AXI_NOALLOCATE_SHFT                             0x5
#define HWIO_SDC1_QSB_AXI_VALUES_QSB_AXI_INNERSHARED_BMSK                           0x10
#define HWIO_SDC1_QSB_AXI_VALUES_QSB_AXI_INNERSHARED_SHFT                            0x4
#define HWIO_SDC1_QSB_AXI_VALUES_QSB_AXI_SHARED_BMSK                                 0x8
#define HWIO_SDC1_QSB_AXI_VALUES_QSB_AXI_SHARED_SHFT                                 0x3
#define HWIO_SDC1_QSB_AXI_VALUES_QSB_AXI_OOOWR_BMSK                                  0x4
#define HWIO_SDC1_QSB_AXI_VALUES_QSB_AXI_OOOWR_SHFT                                  0x2
#define HWIO_SDC1_QSB_AXI_VALUES_QSB_AXI_OOORD_BMSK                                  0x2
#define HWIO_SDC1_QSB_AXI_VALUES_QSB_AXI_OOORD_SHFT                                  0x1
#define HWIO_SDC1_QSB_AXI_VALUES_QSB_AXI_AFULL_BMSK                                  0x1
#define HWIO_SDC1_QSB_AXI_VALUES_QSB_AXI_AFULL_SHFT                                  0x0

#define HWIO_SDC1_AXI_DATA_ERR_DBUG_ADDR                                      (SDC1_SDCC5_REG_BASE      + 0x00000134)
#define HWIO_SDC1_AXI_DATA_ERR_DBUG_PHYS                                      (SDC1_SDCC5_REG_BASE_PHYS + 0x00000134)
#define HWIO_SDC1_AXI_DATA_ERR_DBUG_OFFS                                      (SDC1_SDCC5_REG_BASE_OFFS + 0x00000134)
#define HWIO_SDC1_AXI_DATA_ERR_DBUG_RMSK                                      0xffffffff
#define HWIO_SDC1_AXI_DATA_ERR_DBUG_IN          \
        in_dword_masked(HWIO_SDC1_AXI_DATA_ERR_DBUG_ADDR, HWIO_SDC1_AXI_DATA_ERR_DBUG_RMSK)
#define HWIO_SDC1_AXI_DATA_ERR_DBUG_INM(m)      \
        in_dword_masked(HWIO_SDC1_AXI_DATA_ERR_DBUG_ADDR, m)
#define HWIO_SDC1_AXI_DATA_ERR_DBUG_RESP_ERR_WR_BMSK                          0x80000000
#define HWIO_SDC1_AXI_DATA_ERR_DBUG_RESP_ERR_WR_SHFT                                0x1f
#define HWIO_SDC1_AXI_DATA_ERR_DBUG_RESP_ERR_TID_BMSK                         0x70000000
#define HWIO_SDC1_AXI_DATA_ERR_DBUG_RESP_ERR_TID_SHFT                               0x1c
#define HWIO_SDC1_AXI_DATA_ERR_DBUG_DESC_ADDR_35_21_BMSK                       0xfffe000
#define HWIO_SDC1_AXI_DATA_ERR_DBUG_DESC_ADDR_35_21_SHFT                             0xd
#define HWIO_SDC1_AXI_DATA_ERR_DBUG_DESC_ADDR_12_0_BMSK                           0x1fff
#define HWIO_SDC1_AXI_DATA_ERR_DBUG_DESC_ADDR_12_0_SHFT                              0x0

#define HWIO_SDC1_T4_DLY_CTRL_ADDR                                            (SDC1_SDCC5_REG_BASE      + 0x00000138)
#define HWIO_SDC1_T4_DLY_CTRL_PHYS                                            (SDC1_SDCC5_REG_BASE_PHYS + 0x00000138)
#define HWIO_SDC1_T4_DLY_CTRL_OFFS                                            (SDC1_SDCC5_REG_BASE_OFFS + 0x00000138)
#define HWIO_SDC1_T4_DLY_CTRL_RMSK                                                0xffff
#define HWIO_SDC1_T4_DLY_CTRL_IN          \
        in_dword_masked(HWIO_SDC1_T4_DLY_CTRL_ADDR, HWIO_SDC1_T4_DLY_CTRL_RMSK)
#define HWIO_SDC1_T4_DLY_CTRL_INM(m)      \
        in_dword_masked(HWIO_SDC1_T4_DLY_CTRL_ADDR, m)
#define HWIO_SDC1_T4_DLY_CTRL_OUT(v)      \
        out_dword(HWIO_SDC1_T4_DLY_CTRL_ADDR,v)
#define HWIO_SDC1_T4_DLY_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_T4_DLY_CTRL_ADDR,m,v,HWIO_SDC1_T4_DLY_CTRL_IN)
#define HWIO_SDC1_T4_DLY_CTRL_T4_DLY_SPARE_CTL_BMSK                               0xc000
#define HWIO_SDC1_T4_DLY_CTRL_T4_DLY_SPARE_CTL_SHFT                                  0xe
#define HWIO_SDC1_T4_DLY_CTRL_T4_DLY_POWERDOWN_EN_BMSK                            0x2000
#define HWIO_SDC1_T4_DLY_CTRL_T4_DLY_POWERDOWN_EN_SHFT                               0xd
#define HWIO_SDC1_T4_DLY_CTRL_T4_DLY_TESTOUT_SEL_BMSK                             0x1800
#define HWIO_SDC1_T4_DLY_CTRL_T4_DLY_TESTOUT_SEL_SHFT                                0xb
#define HWIO_SDC1_T4_DLY_CTRL_T4_DLY_BYPASS_EN_BMSK                                0x400
#define HWIO_SDC1_T4_DLY_CTRL_T4_DLY_BYPASS_EN_SHFT                                  0xa
#define HWIO_SDC1_T4_DLY_CTRL_T4_DLY_CAL_START_BMSK                                0x200
#define HWIO_SDC1_T4_DLY_CTRL_T4_DLY_CAL_START_SHFT                                  0x9
#define HWIO_SDC1_T4_DLY_CTRL_T4_DLY_CAL_OVERRIDE_BMSK                             0x100
#define HWIO_SDC1_T4_DLY_CTRL_T4_DLY_CAL_OVERRIDE_SHFT                               0x8
#define HWIO_SDC1_T4_DLY_CTRL_T4_DLY_TARGET_CODE_BMSK                               0xff
#define HWIO_SDC1_T4_DLY_CTRL_T4_DLY_TARGET_CODE_SHFT                                0x0

#define HWIO_SDC1_T4_DLY_STAT_ADDR                                            (SDC1_SDCC5_REG_BASE      + 0x0000013c)
#define HWIO_SDC1_T4_DLY_STAT_PHYS                                            (SDC1_SDCC5_REG_BASE_PHYS + 0x0000013c)
#define HWIO_SDC1_T4_DLY_STAT_OFFS                                            (SDC1_SDCC5_REG_BASE_OFFS + 0x0000013c)
#define HWIO_SDC1_T4_DLY_STAT_RMSK                                                0xffff
#define HWIO_SDC1_T4_DLY_STAT_IN          \
        in_dword_masked(HWIO_SDC1_T4_DLY_STAT_ADDR, HWIO_SDC1_T4_DLY_STAT_RMSK)
#define HWIO_SDC1_T4_DLY_STAT_INM(m)      \
        in_dword_masked(HWIO_SDC1_T4_DLY_STAT_ADDR, m)
#define HWIO_SDC1_T4_DLY_STAT_T4_DLY_SPARE_OUT_BMSK                               0xc000
#define HWIO_SDC1_T4_DLY_STAT_T4_DLY_SPARE_OUT_SHFT                                  0xe
#define HWIO_SDC1_T4_DLY_STAT_T4_DLY_CAL_DLY_CODE_FAST_RANGE_BMSK                 0x2000
#define HWIO_SDC1_T4_DLY_STAT_T4_DLY_CAL_DLY_CODE_FAST_RANGE_SHFT                    0xd
#define HWIO_SDC1_T4_DLY_STAT_T4_DLY_CAL_DLY_CODE_ISEL_BMSK                       0x1fc0
#define HWIO_SDC1_T4_DLY_STAT_T4_DLY_CAL_DLY_CODE_ISEL_SHFT                          0x6
#define HWIO_SDC1_T4_DLY_STAT_T4_DLY_CAL_DLY_CODE_RSEL_BMSK                         0x30
#define HWIO_SDC1_T4_DLY_STAT_T4_DLY_CAL_DLY_CODE_RSEL_SHFT                          0x4
#define HWIO_SDC1_T4_DLY_STAT_T4_DLY_STATE_DESC_BMSK                                 0xf
#define HWIO_SDC1_T4_DLY_STAT_T4_DLY_STATE_DESC_SHFT                                 0x0

#define HWIO_SDC1_CSR_CDC_CTLR_CFG0_ADDR                                      (SDC1_SDCC5_REG_BASE      + 0x00000140)
#define HWIO_SDC1_CSR_CDC_CTLR_CFG0_PHYS                                      (SDC1_SDCC5_REG_BASE_PHYS + 0x00000140)
#define HWIO_SDC1_CSR_CDC_CTLR_CFG0_OFFS                                      (SDC1_SDCC5_REG_BASE_OFFS + 0x00000140)
#define HWIO_SDC1_CSR_CDC_CTLR_CFG0_RMSK                                       0x3ff37ff
#define HWIO_SDC1_CSR_CDC_CTLR_CFG0_IN          \
        in_dword_masked(HWIO_SDC1_CSR_CDC_CTLR_CFG0_ADDR, HWIO_SDC1_CSR_CDC_CTLR_CFG0_RMSK)
#define HWIO_SDC1_CSR_CDC_CTLR_CFG0_INM(m)      \
        in_dword_masked(HWIO_SDC1_CSR_CDC_CTLR_CFG0_ADDR, m)
#define HWIO_SDC1_CSR_CDC_CTLR_CFG0_OUT(v)      \
        out_dword(HWIO_SDC1_CSR_CDC_CTLR_CFG0_ADDR,v)
#define HWIO_SDC1_CSR_CDC_CTLR_CFG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_CSR_CDC_CTLR_CFG0_ADDR,m,v,HWIO_SDC1_CSR_CDC_CTLR_CFG0_IN)
#define HWIO_SDC1_CSR_CDC_CTLR_CFG0_STAGGER_CAL_ENA_BMSK                       0x2000000
#define HWIO_SDC1_CSR_CDC_CTLR_CFG0_STAGGER_CAL_ENA_SHFT                            0x19
#define HWIO_SDC1_CSR_CDC_CTLR_CFG0_TRACKING_CAL_ENA_BMSK                      0x1000000
#define HWIO_SDC1_CSR_CDC_CTLR_CFG0_TRACKING_CAL_ENA_SHFT                           0x18
#define HWIO_SDC1_CSR_CDC_CTLR_CFG0_OSC_COUNT_ERR_TOLERANCE_BMSK                0xf00000
#define HWIO_SDC1_CSR_CDC_CTLR_CFG0_OSC_COUNT_ERR_TOLERANCE_SHFT                    0x14
#define HWIO_SDC1_CSR_CDC_CTLR_CFG0_TRACK_CALIB_MODE_BMSK                        0x80000
#define HWIO_SDC1_CSR_CDC_CTLR_CFG0_TRACK_CALIB_MODE_SHFT                           0x13
#define HWIO_SDC1_CSR_CDC_CTLR_CFG0_FULL_DELAY_BMSK                              0x40000
#define HWIO_SDC1_CSR_CDC_CTLR_CFG0_FULL_DELAY_SHFT                                 0x12
#define HWIO_SDC1_CSR_CDC_CTLR_CFG0_HW_AUTOCAL_ENA_BMSK                          0x20000
#define HWIO_SDC1_CSR_CDC_CTLR_CFG0_HW_AUTOCAL_ENA_SHFT                             0x11
#define HWIO_SDC1_CSR_CDC_CTLR_CFG0_SW_TRIG_FULL_CALIB_BMSK                      0x10000
#define HWIO_SDC1_CSR_CDC_CTLR_CFG0_SW_TRIG_FULL_CALIB_SHFT                         0x10
#define HWIO_SDC1_CSR_CDC_CTLR_CFG0_OSC_PRE_DIV_BMSK                              0x3000
#define HWIO_SDC1_CSR_CDC_CTLR_CFG0_OSC_PRE_DIV_SHFT                                 0xc
#define HWIO_SDC1_CSR_CDC_CTLR_CFG0_TMUX_CHAR_BMSK                                 0x7ff
#define HWIO_SDC1_CSR_CDC_CTLR_CFG0_TMUX_CHAR_SHFT                                   0x0

#define HWIO_SDC1_CSR_CDC_CTLR_CFG1_ADDR                                      (SDC1_SDCC5_REG_BASE      + 0x00000144)
#define HWIO_SDC1_CSR_CDC_CTLR_CFG1_PHYS                                      (SDC1_SDCC5_REG_BASE_PHYS + 0x00000144)
#define HWIO_SDC1_CSR_CDC_CTLR_CFG1_OFFS                                      (SDC1_SDCC5_REG_BASE_OFFS + 0x00000144)
#define HWIO_SDC1_CSR_CDC_CTLR_CFG1_RMSK                                       0x7f77777
#define HWIO_SDC1_CSR_CDC_CTLR_CFG1_IN          \
        in_dword_masked(HWIO_SDC1_CSR_CDC_CTLR_CFG1_ADDR, HWIO_SDC1_CSR_CDC_CTLR_CFG1_RMSK)
#define HWIO_SDC1_CSR_CDC_CTLR_CFG1_INM(m)      \
        in_dword_masked(HWIO_SDC1_CSR_CDC_CTLR_CFG1_ADDR, m)
#define HWIO_SDC1_CSR_CDC_CTLR_CFG1_OUT(v)      \
        out_dword(HWIO_SDC1_CSR_CDC_CTLR_CFG1_ADDR,v)
#define HWIO_SDC1_CSR_CDC_CTLR_CFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_CSR_CDC_CTLR_CFG1_ADDR,m,v,HWIO_SDC1_CSR_CDC_CTLR_CFG1_IN)
#define HWIO_SDC1_CSR_CDC_CTLR_CFG1_OSC_COUNT_DELAY_BMSK                       0x7000000
#define HWIO_SDC1_CSR_CDC_CTLR_CFG1_OSC_COUNT_DELAY_SHFT                            0x18
#define HWIO_SDC1_CSR_CDC_CTLR_CFG1_STANDBY_DELAY_BMSK                          0xf00000
#define HWIO_SDC1_CSR_CDC_CTLR_CFG1_STANDBY_DELAY_SHFT                              0x14
#define HWIO_SDC1_CSR_CDC_CTLR_CFG1_DEL_MODE_DELAY_BMSK                          0x70000
#define HWIO_SDC1_CSR_CDC_CTLR_CFG1_DEL_MODE_DELAY_SHFT                             0x10
#define HWIO_SDC1_CSR_CDC_CTLR_CFG1_OSC_MODE_DELAY_BMSK                           0x7000
#define HWIO_SDC1_CSR_CDC_CTLR_CFG1_OSC_MODE_DELAY_SHFT                              0xc
#define HWIO_SDC1_CSR_CDC_CTLR_CFG1_DECODER_DELAY_BMSK                             0x700
#define HWIO_SDC1_CSR_CDC_CTLR_CFG1_DECODER_DELAY_SHFT                               0x8
#define HWIO_SDC1_CSR_CDC_CTLR_CFG1_DIVIDER_DELAY_BMSK                              0x70
#define HWIO_SDC1_CSR_CDC_CTLR_CFG1_DIVIDER_DELAY_SHFT                               0x4
#define HWIO_SDC1_CSR_CDC_CTLR_CFG1_MULTIPLIER_DELAY_BMSK                            0x7
#define HWIO_SDC1_CSR_CDC_CTLR_CFG1_MULTIPLIER_DELAY_SHFT                            0x0

#define HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG0_ADDR                                 (SDC1_SDCC5_REG_BASE      + 0x00000148)
#define HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG0_PHYS                                 (SDC1_SDCC5_REG_BASE_PHYS + 0x00000148)
#define HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG0_OFFS                                 (SDC1_SDCC5_REG_BASE_OFFS + 0x00000148)
#define HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG0_RMSK                                  0x1f1ffff
#define HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG0_IN          \
        in_dword_masked(HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG0_ADDR, HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG0_RMSK)
#define HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG0_INM(m)      \
        in_dword_masked(HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG0_ADDR, m)
#define HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG0_OUT(v)      \
        out_dword(HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG0_ADDR,v)
#define HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG0_ADDR,m,v,HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG0_IN)
#define HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG0_INVALID_TIMER_ENA_BMSK                0x1000000
#define HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG0_INVALID_TIMER_ENA_SHFT                     0x18
#define HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG0_INVALID_TIMER_VAL_BMSK                 0xf00000
#define HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG0_INVALID_TIMER_VAL_SHFT                     0x14
#define HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG0_TIMER_ENA_BMSK                          0x10000
#define HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG0_TIMER_ENA_SHFT                             0x10
#define HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG0_TIMER_VAL_BMSK                           0xffff
#define HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG0_TIMER_VAL_SHFT                              0x0

#define HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG1_ADDR                                 (SDC1_SDCC5_REG_BASE      + 0x0000014c)
#define HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG1_PHYS                                 (SDC1_SDCC5_REG_BASE_PHYS + 0x0000014c)
#define HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG1_OFFS                                 (SDC1_SDCC5_REG_BASE_OFFS + 0x0000014c)
#define HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG1_RMSK                                     0x13ff
#define HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG1_IN          \
        in_dword_masked(HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG1_ADDR, HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG1_RMSK)
#define HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG1_INM(m)      \
        in_dword_masked(HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG1_ADDR, m)
#define HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG1_OUT(v)      \
        out_dword(HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG1_ADDR,v)
#define HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG1_ADDR,m,v,HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG1_IN)
#define HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG1_FF_TIMER_ENA_BMSK                        0x1000
#define HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG1_FF_TIMER_ENA_SHFT                           0xc
#define HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG1_FF_TIMER_VAL_BMSK                         0x3ff
#define HWIO_SDC1_CSR_CDC_CAL_TIMER_CFG1_FF_TIMER_VAL_SHFT                           0x0

#define HWIO_SDC1_CSR_CDC_REFCOUNT_CFG_ADDR                                   (SDC1_SDCC5_REG_BASE      + 0x00000150)
#define HWIO_SDC1_CSR_CDC_REFCOUNT_CFG_PHYS                                   (SDC1_SDCC5_REG_BASE_PHYS + 0x00000150)
#define HWIO_SDC1_CSR_CDC_REFCOUNT_CFG_OFFS                                   (SDC1_SDCC5_REG_BASE_OFFS + 0x00000150)
#define HWIO_SDC1_CSR_CDC_REFCOUNT_CFG_RMSK                                   0xffff3f3f
#define HWIO_SDC1_CSR_CDC_REFCOUNT_CFG_IN          \
        in_dword_masked(HWIO_SDC1_CSR_CDC_REFCOUNT_CFG_ADDR, HWIO_SDC1_CSR_CDC_REFCOUNT_CFG_RMSK)
#define HWIO_SDC1_CSR_CDC_REFCOUNT_CFG_INM(m)      \
        in_dword_masked(HWIO_SDC1_CSR_CDC_REFCOUNT_CFG_ADDR, m)
#define HWIO_SDC1_CSR_CDC_REFCOUNT_CFG_OUT(v)      \
        out_dword(HWIO_SDC1_CSR_CDC_REFCOUNT_CFG_ADDR,v)
#define HWIO_SDC1_CSR_CDC_REFCOUNT_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_CSR_CDC_REFCOUNT_CFG_ADDR,m,v,HWIO_SDC1_CSR_CDC_REFCOUNT_CFG_IN)
#define HWIO_SDC1_CSR_CDC_REFCOUNT_CFG_TREF_BMSK                              0xffff0000
#define HWIO_SDC1_CSR_CDC_REFCOUNT_CFG_TREF_SHFT                                    0x10
#define HWIO_SDC1_CSR_CDC_REFCOUNT_CFG_CCAL_REF_COUNT_BMSK                        0x3f00
#define HWIO_SDC1_CSR_CDC_REFCOUNT_CFG_CCAL_REF_COUNT_SHFT                           0x8
#define HWIO_SDC1_CSR_CDC_REFCOUNT_CFG_FCAL_REF_COUNT_BMSK                          0x3f
#define HWIO_SDC1_CSR_CDC_REFCOUNT_CFG_FCAL_REF_COUNT_SHFT                           0x0

#define HWIO_SDC1_CSR_CDC_COARSE_CAL_CFG_ADDR                                 (SDC1_SDCC5_REG_BASE      + 0x00000154)
#define HWIO_SDC1_CSR_CDC_COARSE_CAL_CFG_PHYS                                 (SDC1_SDCC5_REG_BASE_PHYS + 0x00000154)
#define HWIO_SDC1_CSR_CDC_COARSE_CAL_CFG_OFFS                                 (SDC1_SDCC5_REG_BASE_OFFS + 0x00000154)
#define HWIO_SDC1_CSR_CDC_COARSE_CAL_CFG_RMSK                                     0x1f3f
#define HWIO_SDC1_CSR_CDC_COARSE_CAL_CFG_IN          \
        in_dword_masked(HWIO_SDC1_CSR_CDC_COARSE_CAL_CFG_ADDR, HWIO_SDC1_CSR_CDC_COARSE_CAL_CFG_RMSK)
#define HWIO_SDC1_CSR_CDC_COARSE_CAL_CFG_INM(m)      \
        in_dword_masked(HWIO_SDC1_CSR_CDC_COARSE_CAL_CFG_ADDR, m)
#define HWIO_SDC1_CSR_CDC_COARSE_CAL_CFG_OUT(v)      \
        out_dword(HWIO_SDC1_CSR_CDC_COARSE_CAL_CFG_ADDR,v)
#define HWIO_SDC1_CSR_CDC_COARSE_CAL_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_CSR_CDC_COARSE_CAL_CFG_ADDR,m,v,HWIO_SDC1_CSR_CDC_COARSE_CAL_CFG_IN)
#define HWIO_SDC1_CSR_CDC_COARSE_CAL_CFG_CCAL_SUBUNIT_CAPS_BMSK                   0x1f00
#define HWIO_SDC1_CSR_CDC_COARSE_CAL_CFG_CCAL_SUBUNIT_CAPS_SHFT                      0x8
#define HWIO_SDC1_CSR_CDC_COARSE_CAL_CFG_CCAL_UNITSTEPS_BMSK                        0x3f
#define HWIO_SDC1_CSR_CDC_COARSE_CAL_CFG_CCAL_UNITSTEPS_SHFT                         0x0

#define HWIO_SDC1_CSR_CDC_RSVD_CFG_ADDR                                       (SDC1_SDCC5_REG_BASE      + 0x00000158)
#define HWIO_SDC1_CSR_CDC_RSVD_CFG_PHYS                                       (SDC1_SDCC5_REG_BASE_PHYS + 0x00000158)
#define HWIO_SDC1_CSR_CDC_RSVD_CFG_OFFS                                       (SDC1_SDCC5_REG_BASE_OFFS + 0x00000158)
#define HWIO_SDC1_CSR_CDC_RSVD_CFG_RMSK                                           0xffff
#define HWIO_SDC1_CSR_CDC_RSVD_CFG_IN          \
        in_dword_masked(HWIO_SDC1_CSR_CDC_RSVD_CFG_ADDR, HWIO_SDC1_CSR_CDC_RSVD_CFG_RMSK)
#define HWIO_SDC1_CSR_CDC_RSVD_CFG_INM(m)      \
        in_dword_masked(HWIO_SDC1_CSR_CDC_RSVD_CFG_ADDR, m)
#define HWIO_SDC1_CSR_CDC_RSVD_CFG_OUT(v)      \
        out_dword(HWIO_SDC1_CSR_CDC_RSVD_CFG_ADDR,v)
#define HWIO_SDC1_CSR_CDC_RSVD_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_CSR_CDC_RSVD_CFG_ADDR,m,v,HWIO_SDC1_CSR_CDC_RSVD_CFG_IN)
#define HWIO_SDC1_CSR_CDC_RSVD_CFG_TEMP_FIELD_BMSK                                0xffff
#define HWIO_SDC1_CSR_CDC_RSVD_CFG_TEMP_FIELD_SHFT                                   0x0

#define HWIO_SDC1_CSR_CDC_OFFSET_CFG_ADDR                                     (SDC1_SDCC5_REG_BASE      + 0x0000015c)
#define HWIO_SDC1_CSR_CDC_OFFSET_CFG_PHYS                                     (SDC1_SDCC5_REG_BASE_PHYS + 0x0000015c)
#define HWIO_SDC1_CSR_CDC_OFFSET_CFG_OFFS                                     (SDC1_SDCC5_REG_BASE_OFFS + 0x0000015c)
#define HWIO_SDC1_CSR_CDC_OFFSET_CFG_RMSK                                       0x19f1bf
#define HWIO_SDC1_CSR_CDC_OFFSET_CFG_IN          \
        in_dword_masked(HWIO_SDC1_CSR_CDC_OFFSET_CFG_ADDR, HWIO_SDC1_CSR_CDC_OFFSET_CFG_RMSK)
#define HWIO_SDC1_CSR_CDC_OFFSET_CFG_INM(m)      \
        in_dword_masked(HWIO_SDC1_CSR_CDC_OFFSET_CFG_ADDR, m)
#define HWIO_SDC1_CSR_CDC_OFFSET_CFG_OUT(v)      \
        out_dword(HWIO_SDC1_CSR_CDC_OFFSET_CFG_ADDR,v)
#define HWIO_SDC1_CSR_CDC_OFFSET_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_CSR_CDC_OFFSET_CFG_ADDR,m,v,HWIO_SDC1_CSR_CDC_OFFSET_CFG_IN)
#define HWIO_SDC1_CSR_CDC_OFFSET_CFG_SUBUNIT_OFFSET_MODE_BMSK                   0x100000
#define HWIO_SDC1_CSR_CDC_OFFSET_CFG_SUBUNIT_OFFSET_MODE_SHFT                       0x14
#define HWIO_SDC1_CSR_CDC_OFFSET_CFG_SUBUNIT_OFFSET_SIGN_BMSK                    0x80000
#define HWIO_SDC1_CSR_CDC_OFFSET_CFG_SUBUNIT_OFFSET_SIGN_SHFT                       0x13
#define HWIO_SDC1_CSR_CDC_OFFSET_CFG_SUBUNIT_OFFSET_BMSK                         0x1f000
#define HWIO_SDC1_CSR_CDC_OFFSET_CFG_SUBUNIT_OFFSET_SHFT                             0xc
#define HWIO_SDC1_CSR_CDC_OFFSET_CFG_UNIT_OFFSET_MODE_BMSK                         0x100
#define HWIO_SDC1_CSR_CDC_OFFSET_CFG_UNIT_OFFSET_MODE_SHFT                           0x8
#define HWIO_SDC1_CSR_CDC_OFFSET_CFG_UNIT_OFFSET_SIGN_BMSK                          0x80
#define HWIO_SDC1_CSR_CDC_OFFSET_CFG_UNIT_OFFSET_SIGN_SHFT                           0x7
#define HWIO_SDC1_CSR_CDC_OFFSET_CFG_UNIT_OFFSET_BMSK                               0x3f
#define HWIO_SDC1_CSR_CDC_OFFSET_CFG_UNIT_OFFSET_SHFT                                0x0

#define HWIO_SDC1_CSR_CDC_DELAY_CFG_ADDR                                      (SDC1_SDCC5_REG_BASE      + 0x00000160)
#define HWIO_SDC1_CSR_CDC_DELAY_CFG_PHYS                                      (SDC1_SDCC5_REG_BASE_PHYS + 0x00000160)
#define HWIO_SDC1_CSR_CDC_DELAY_CFG_OFFS                                      (SDC1_SDCC5_REG_BASE_OFFS + 0x00000160)
#define HWIO_SDC1_CSR_CDC_DELAY_CFG_RMSK                                      0x1fff0fff
#define HWIO_SDC1_CSR_CDC_DELAY_CFG_IN          \
        in_dword_masked(HWIO_SDC1_CSR_CDC_DELAY_CFG_ADDR, HWIO_SDC1_CSR_CDC_DELAY_CFG_RMSK)
#define HWIO_SDC1_CSR_CDC_DELAY_CFG_INM(m)      \
        in_dword_masked(HWIO_SDC1_CSR_CDC_DELAY_CFG_ADDR, m)
#define HWIO_SDC1_CSR_CDC_DELAY_CFG_OUT(v)      \
        out_dword(HWIO_SDC1_CSR_CDC_DELAY_CFG_ADDR,v)
#define HWIO_SDC1_CSR_CDC_DELAY_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_CSR_CDC_DELAY_CFG_ADDR,m,v,HWIO_SDC1_CSR_CDC_DELAY_CFG_IN)
#define HWIO_SDC1_CSR_CDC_DELAY_CFG_TARGET_COUNT_ENA_BMSK                     0x10000000
#define HWIO_SDC1_CSR_CDC_DELAY_CFG_TARGET_COUNT_ENA_SHFT                           0x1c
#define HWIO_SDC1_CSR_CDC_DELAY_CFG_TARGET_COUNT_BMSK                          0xfff0000
#define HWIO_SDC1_CSR_CDC_DELAY_CFG_TARGET_COUNT_SHFT                               0x10
#define HWIO_SDC1_CSR_CDC_DELAY_CFG_DELAY_VAL_BMSK                                 0xfff
#define HWIO_SDC1_CSR_CDC_DELAY_CFG_DELAY_VAL_SHFT                                   0x0

#define HWIO_SDC1_CSR_CDC_SW_MODE_CFG_ADDR                                    (SDC1_SDCC5_REG_BASE      + 0x00000164)
#define HWIO_SDC1_CSR_CDC_SW_MODE_CFG_PHYS                                    (SDC1_SDCC5_REG_BASE_PHYS + 0x00000164)
#define HWIO_SDC1_CSR_CDC_SW_MODE_CFG_OFFS                                    (SDC1_SDCC5_REG_BASE_OFFS + 0x00000164)
#define HWIO_SDC1_CSR_CDC_SW_MODE_CFG_RMSK                                           0xf
#define HWIO_SDC1_CSR_CDC_SW_MODE_CFG_IN          \
        in_dword_masked(HWIO_SDC1_CSR_CDC_SW_MODE_CFG_ADDR, HWIO_SDC1_CSR_CDC_SW_MODE_CFG_RMSK)
#define HWIO_SDC1_CSR_CDC_SW_MODE_CFG_INM(m)      \
        in_dword_masked(HWIO_SDC1_CSR_CDC_SW_MODE_CFG_ADDR, m)
#define HWIO_SDC1_CSR_CDC_SW_MODE_CFG_OUT(v)      \
        out_dword(HWIO_SDC1_CSR_CDC_SW_MODE_CFG_ADDR,v)
#define HWIO_SDC1_CSR_CDC_SW_MODE_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_CSR_CDC_SW_MODE_CFG_ADDR,m,v,HWIO_SDC1_CSR_CDC_SW_MODE_CFG_IN)
#define HWIO_SDC1_CSR_CDC_SW_MODE_CFG_SW_DEL_MODE_BMSK                               0x8
#define HWIO_SDC1_CSR_CDC_SW_MODE_CFG_SW_DEL_MODE_SHFT                               0x3
#define HWIO_SDC1_CSR_CDC_SW_MODE_CFG_SW_OSC_MODE_BMSK                               0x4
#define HWIO_SDC1_CSR_CDC_SW_MODE_CFG_SW_OSC_MODE_SHFT                               0x2
#define HWIO_SDC1_CSR_CDC_SW_MODE_CFG_SW_DA_SEL_BMSK                                 0x2
#define HWIO_SDC1_CSR_CDC_SW_MODE_CFG_SW_DA_SEL_SHFT                                 0x1
#define HWIO_SDC1_CSR_CDC_SW_MODE_CFG_SW_LOAD_BMSK                                   0x1
#define HWIO_SDC1_CSR_CDC_SW_MODE_CFG_SW_LOAD_SHFT                                   0x0

#define HWIO_SDC1_CSR_CDC_TEST_CFG_ADDR                                       (SDC1_SDCC5_REG_BASE      + 0x00000168)
#define HWIO_SDC1_CSR_CDC_TEST_CFG_PHYS                                       (SDC1_SDCC5_REG_BASE_PHYS + 0x00000168)
#define HWIO_SDC1_CSR_CDC_TEST_CFG_OFFS                                       (SDC1_SDCC5_REG_BASE_OFFS + 0x00000168)
#define HWIO_SDC1_CSR_CDC_TEST_CFG_RMSK                                              0xf
#define HWIO_SDC1_CSR_CDC_TEST_CFG_IN          \
        in_dword_masked(HWIO_SDC1_CSR_CDC_TEST_CFG_ADDR, HWIO_SDC1_CSR_CDC_TEST_CFG_RMSK)
#define HWIO_SDC1_CSR_CDC_TEST_CFG_INM(m)      \
        in_dword_masked(HWIO_SDC1_CSR_CDC_TEST_CFG_ADDR, m)
#define HWIO_SDC1_CSR_CDC_TEST_CFG_OUT(v)      \
        out_dword(HWIO_SDC1_CSR_CDC_TEST_CFG_ADDR,v)
#define HWIO_SDC1_CSR_CDC_TEST_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_CSR_CDC_TEST_CFG_ADDR,m,v,HWIO_SDC1_CSR_CDC_TEST_CFG_IN)
#define HWIO_SDC1_CSR_CDC_TEST_CFG_CDC_SEL_DDA_TEST_BMSK                             0x8
#define HWIO_SDC1_CSR_CDC_TEST_CFG_CDC_SEL_DDA_TEST_SHFT                             0x3
#define HWIO_SDC1_CSR_CDC_TEST_CFG_CDC_OSC_TEST_EN_BMSK                              0x4
#define HWIO_SDC1_CSR_CDC_TEST_CFG_CDC_OSC_TEST_EN_SHFT                              0x2
#define HWIO_SDC1_CSR_CDC_TEST_CFG_CDC_TEST_EN_BMSK                                  0x2
#define HWIO_SDC1_CSR_CDC_TEST_CFG_CDC_TEST_EN_SHFT                                  0x1
#define HWIO_SDC1_CSR_CDC_TEST_CFG_CDC_OUT_ONTEST2_BMSK                              0x1
#define HWIO_SDC1_CSR_CDC_TEST_CFG_CDC_OUT_ONTEST2_SHFT                              0x0

#define HWIO_SDC1_CSR_CDC_SW_OVRD_CFG_ADDR                                    (SDC1_SDCC5_REG_BASE      + 0x0000016c)
#define HWIO_SDC1_CSR_CDC_SW_OVRD_CFG_PHYS                                    (SDC1_SDCC5_REG_BASE_PHYS + 0x0000016c)
#define HWIO_SDC1_CSR_CDC_SW_OVRD_CFG_OFFS                                    (SDC1_SDCC5_REG_BASE_OFFS + 0x0000016c)
#define HWIO_SDC1_CSR_CDC_SW_OVRD_CFG_RMSK                                       0x10f0f
#define HWIO_SDC1_CSR_CDC_SW_OVRD_CFG_IN          \
        in_dword_masked(HWIO_SDC1_CSR_CDC_SW_OVRD_CFG_ADDR, HWIO_SDC1_CSR_CDC_SW_OVRD_CFG_RMSK)
#define HWIO_SDC1_CSR_CDC_SW_OVRD_CFG_INM(m)      \
        in_dword_masked(HWIO_SDC1_CSR_CDC_SW_OVRD_CFG_ADDR, m)
#define HWIO_SDC1_CSR_CDC_SW_OVRD_CFG_OUT(v)      \
        out_dword(HWIO_SDC1_CSR_CDC_SW_OVRD_CFG_ADDR,v)
#define HWIO_SDC1_CSR_CDC_SW_OVRD_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_CSR_CDC_SW_OVRD_CFG_ADDR,m,v,HWIO_SDC1_CSR_CDC_SW_OVRD_CFG_IN)
#define HWIO_SDC1_CSR_CDC_SW_OVRD_CFG_SW_REF_GATE_BMSK                           0x10000
#define HWIO_SDC1_CSR_CDC_SW_OVRD_CFG_SW_REF_GATE_SHFT                              0x10
#define HWIO_SDC1_CSR_CDC_SW_OVRD_CFG_SW_OVRD_DA1_OSC_EN_BMSK                      0x800
#define HWIO_SDC1_CSR_CDC_SW_OVRD_CFG_SW_OVRD_DA1_OSC_EN_SHFT                        0xb
#define HWIO_SDC1_CSR_CDC_SW_OVRD_CFG_SW_OVRD_DA1_IN_EN_BMSK                       0x400
#define HWIO_SDC1_CSR_CDC_SW_OVRD_CFG_SW_OVRD_DA1_IN_EN_SHFT                         0xa
#define HWIO_SDC1_CSR_CDC_SW_OVRD_CFG_SW_OVRD_DA0_OSC_EN_BMSK                      0x200
#define HWIO_SDC1_CSR_CDC_SW_OVRD_CFG_SW_OVRD_DA0_OSC_EN_SHFT                        0x9
#define HWIO_SDC1_CSR_CDC_SW_OVRD_CFG_SW_OVRD_DA0_IN_EN_BMSK                       0x100
#define HWIO_SDC1_CSR_CDC_SW_OVRD_CFG_SW_OVRD_DA0_IN_EN_SHFT                         0x8
#define HWIO_SDC1_CSR_CDC_SW_OVRD_CFG_SW_OVRD_CDC_COUNTER_RST_BMSK                   0x8
#define HWIO_SDC1_CSR_CDC_SW_OVRD_CFG_SW_OVRD_CDC_COUNTER_RST_SHFT                   0x3
#define HWIO_SDC1_CSR_CDC_SW_OVRD_CFG_SW_OVRD_LOAD_DA_SEL_BMSK                       0x4
#define HWIO_SDC1_CSR_CDC_SW_OVRD_CFG_SW_OVRD_LOAD_DA_SEL_SHFT                       0x2
#define HWIO_SDC1_CSR_CDC_SW_OVRD_CFG_SW_OVRD_ACTV_DA_SEL_BMSK                       0x2
#define HWIO_SDC1_CSR_CDC_SW_OVRD_CFG_SW_OVRD_ACTV_DA_SEL_SHFT                       0x1
#define HWIO_SDC1_CSR_CDC_SW_OVRD_CFG_SW_OVRD_ENA_BMSK                               0x1
#define HWIO_SDC1_CSR_CDC_SW_OVRD_CFG_SW_OVRD_ENA_SHFT                               0x0

#define HWIO_SDC1_CSR_CDC_SLAVE_DDA_CFG_ADDR                                  (SDC1_SDCC5_REG_BASE      + 0x00000170)
#define HWIO_SDC1_CSR_CDC_SLAVE_DDA_CFG_PHYS                                  (SDC1_SDCC5_REG_BASE_PHYS + 0x00000170)
#define HWIO_SDC1_CSR_CDC_SLAVE_DDA_CFG_OFFS                                  (SDC1_SDCC5_REG_BASE_OFFS + 0x00000170)
#define HWIO_SDC1_CSR_CDC_SLAVE_DDA_CFG_RMSK                                     0x3f7ff
#define HWIO_SDC1_CSR_CDC_SLAVE_DDA_CFG_IN          \
        in_dword_masked(HWIO_SDC1_CSR_CDC_SLAVE_DDA_CFG_ADDR, HWIO_SDC1_CSR_CDC_SLAVE_DDA_CFG_RMSK)
#define HWIO_SDC1_CSR_CDC_SLAVE_DDA_CFG_INM(m)      \
        in_dword_masked(HWIO_SDC1_CSR_CDC_SLAVE_DDA_CFG_ADDR, m)
#define HWIO_SDC1_CSR_CDC_SLAVE_DDA_CFG_OUT(v)      \
        out_dword(HWIO_SDC1_CSR_CDC_SLAVE_DDA_CFG_ADDR,v)
#define HWIO_SDC1_CSR_CDC_SLAVE_DDA_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_CSR_CDC_SLAVE_DDA_CFG_ADDR,m,v,HWIO_SDC1_CSR_CDC_SLAVE_DDA_CFG_IN)
#define HWIO_SDC1_CSR_CDC_SLAVE_DDA_CFG_SLAV_DDA_OFFSET_MODE_BMSK                0x20000
#define HWIO_SDC1_CSR_CDC_SLAVE_DDA_CFG_SLAV_DDA_OFFSET_MODE_SHFT                   0x11
#define HWIO_SDC1_CSR_CDC_SLAVE_DDA_CFG_SLAV_DDA_OFFSET_SIGN_BMSK                0x10000
#define HWIO_SDC1_CSR_CDC_SLAVE_DDA_CFG_SLAV_DDA_OFFSET_SIGN_SHFT                   0x10
#define HWIO_SDC1_CSR_CDC_SLAVE_DDA_CFG_SLAVE_DDA_OFFSET_BMSK                     0xf000
#define HWIO_SDC1_CSR_CDC_SLAVE_DDA_CFG_SLAVE_DDA_OFFSET_SHFT                        0xc
#define HWIO_SDC1_CSR_CDC_SLAVE_DDA_CFG_SLAVE_DDA_DELAY_BMSK                       0x7ff
#define HWIO_SDC1_CSR_CDC_SLAVE_DDA_CFG_SLAVE_DDA_DELAY_SHFT                         0x0

#define HWIO_SDC1_CSR_CDC_STATUS0_ADDR                                        (SDC1_SDCC5_REG_BASE      + 0x00000174)
#define HWIO_SDC1_CSR_CDC_STATUS0_PHYS                                        (SDC1_SDCC5_REG_BASE_PHYS + 0x00000174)
#define HWIO_SDC1_CSR_CDC_STATUS0_OFFS                                        (SDC1_SDCC5_REG_BASE_OFFS + 0x00000174)
#define HWIO_SDC1_CSR_CDC_STATUS0_RMSK                                         0x7ffffff
#define HWIO_SDC1_CSR_CDC_STATUS0_IN          \
        in_dword_masked(HWIO_SDC1_CSR_CDC_STATUS0_ADDR, HWIO_SDC1_CSR_CDC_STATUS0_RMSK)
#define HWIO_SDC1_CSR_CDC_STATUS0_INM(m)      \
        in_dword_masked(HWIO_SDC1_CSR_CDC_STATUS0_ADDR, m)
#define HWIO_SDC1_CSR_CDC_STATUS0_CDC_ERROR_CODE_BMSK                          0x7000000
#define HWIO_SDC1_CSR_CDC_STATUS0_CDC_ERROR_CODE_SHFT                               0x18
#define HWIO_SDC1_CSR_CDC_STATUS0_SW_REF_GATE_COUNT_BMSK                        0xff0000
#define HWIO_SDC1_CSR_CDC_STATUS0_SW_REF_GATE_COUNT_SHFT                            0x10
#define HWIO_SDC1_CSR_CDC_STATUS0_OSC_COUNT_BMSK                                  0xfff0
#define HWIO_SDC1_CSR_CDC_STATUS0_OSC_COUNT_SHFT                                     0x4
#define HWIO_SDC1_CSR_CDC_STATUS0_CURR_SEL_DA_BMSK                                   0x8
#define HWIO_SDC1_CSR_CDC_STATUS0_CURR_SEL_DA_SHFT                                   0x3
#define HWIO_SDC1_CSR_CDC_STATUS0_CTLR_SM_IDLE_BMSK                                  0x4
#define HWIO_SDC1_CSR_CDC_STATUS0_CTLR_SM_IDLE_SHFT                                  0x2
#define HWIO_SDC1_CSR_CDC_STATUS0_OSC_DONE_BMSK                                      0x2
#define HWIO_SDC1_CSR_CDC_STATUS0_OSC_DONE_SHFT                                      0x1
#define HWIO_SDC1_CSR_CDC_STATUS0_CALIBRATION_DONE_BMSK                              0x1
#define HWIO_SDC1_CSR_CDC_STATUS0_CALIBRATION_DONE_SHFT                              0x0

#define HWIO_SDC1_CSR_CDC_STATUS1_ADDR                                        (SDC1_SDCC5_REG_BASE      + 0x00000178)
#define HWIO_SDC1_CSR_CDC_STATUS1_PHYS                                        (SDC1_SDCC5_REG_BASE_PHYS + 0x00000178)
#define HWIO_SDC1_CSR_CDC_STATUS1_OFFS                                        (SDC1_SDCC5_REG_BASE_OFFS + 0x00000178)
#define HWIO_SDC1_CSR_CDC_STATUS1_RMSK                                         0xfff0fff
#define HWIO_SDC1_CSR_CDC_STATUS1_IN          \
        in_dword_masked(HWIO_SDC1_CSR_CDC_STATUS1_ADDR, HWIO_SDC1_CSR_CDC_STATUS1_RMSK)
#define HWIO_SDC1_CSR_CDC_STATUS1_INM(m)      \
        in_dword_masked(HWIO_SDC1_CSR_CDC_STATUS1_ADDR, m)
#define HWIO_SDC1_CSR_CDC_STATUS1_CURR_DELAY_VALUE_BMSK                        0xfff0000
#define HWIO_SDC1_CSR_CDC_STATUS1_CURR_DELAY_VALUE_SHFT                             0x10
#define HWIO_SDC1_CSR_CDC_STATUS1_CURR_TMUX_DELAY_BMSK                             0xfff
#define HWIO_SDC1_CSR_CDC_STATUS1_CURR_TMUX_DELAY_SHFT                               0x0

#define HWIO_SDC1_CSR_CDC_STATUS2_ADDR                                        (SDC1_SDCC5_REG_BASE      + 0x0000017c)
#define HWIO_SDC1_CSR_CDC_STATUS2_PHYS                                        (SDC1_SDCC5_REG_BASE_PHYS + 0x0000017c)
#define HWIO_SDC1_CSR_CDC_STATUS2_OFFS                                        (SDC1_SDCC5_REG_BASE_OFFS + 0x0000017c)
#define HWIO_SDC1_CSR_CDC_STATUS2_RMSK                                        0x1f3f1f3f
#define HWIO_SDC1_CSR_CDC_STATUS2_IN          \
        in_dword_masked(HWIO_SDC1_CSR_CDC_STATUS2_ADDR, HWIO_SDC1_CSR_CDC_STATUS2_RMSK)
#define HWIO_SDC1_CSR_CDC_STATUS2_INM(m)      \
        in_dword_masked(HWIO_SDC1_CSR_CDC_STATUS2_ADDR, m)
#define HWIO_SDC1_CSR_CDC_STATUS2_DA1_SUBUNITS_BMSK                           0x1f000000
#define HWIO_SDC1_CSR_CDC_STATUS2_DA1_SUBUNITS_SHFT                                 0x18
#define HWIO_SDC1_CSR_CDC_STATUS2_DA1_UNITSTEPS_BMSK                            0x3f0000
#define HWIO_SDC1_CSR_CDC_STATUS2_DA1_UNITSTEPS_SHFT                                0x10
#define HWIO_SDC1_CSR_CDC_STATUS2_DA0_SUBUNITS_BMSK                               0x1f00
#define HWIO_SDC1_CSR_CDC_STATUS2_DA0_SUBUNITS_SHFT                                  0x8
#define HWIO_SDC1_CSR_CDC_STATUS2_DA0_UNITSTEPS_BMSK                                0x3f
#define HWIO_SDC1_CSR_CDC_STATUS2_DA0_UNITSTEPS_SHFT                                 0x0

#define HWIO_SDC1_CSR_CDC_STATUS3_ADDR                                        (SDC1_SDCC5_REG_BASE      + 0x00000180)
#define HWIO_SDC1_CSR_CDC_STATUS3_PHYS                                        (SDC1_SDCC5_REG_BASE_PHYS + 0x00000180)
#define HWIO_SDC1_CSR_CDC_STATUS3_OFFS                                        (SDC1_SDCC5_REG_BASE_OFFS + 0x00000180)
#define HWIO_SDC1_CSR_CDC_STATUS3_RMSK                                        0xffffffff
#define HWIO_SDC1_CSR_CDC_STATUS3_IN          \
        in_dword_masked(HWIO_SDC1_CSR_CDC_STATUS3_ADDR, HWIO_SDC1_CSR_CDC_STATUS3_RMSK)
#define HWIO_SDC1_CSR_CDC_STATUS3_INM(m)      \
        in_dword_masked(HWIO_SDC1_CSR_CDC_STATUS3_ADDR, m)
#define HWIO_SDC1_CSR_CDC_STATUS3_NUM_OF_OSC_ITER_BMSK                        0xff000000
#define HWIO_SDC1_CSR_CDC_STATUS3_NUM_OF_OSC_ITER_SHFT                              0x18
#define HWIO_SDC1_CSR_CDC_STATUS3_COUNT_ERROR_BMSK                              0xfff000
#define HWIO_SDC1_CSR_CDC_STATUS3_COUNT_ERROR_SHFT                                   0xc
#define HWIO_SDC1_CSR_CDC_STATUS3_CURR_TARGET_COUNT_BMSK                           0xfff
#define HWIO_SDC1_CSR_CDC_STATUS3_CURR_TARGET_COUNT_SHFT                             0x0

#define HWIO_SDC1_CSR_CDC_STATUS4_ADDR                                        (SDC1_SDCC5_REG_BASE      + 0x00000184)
#define HWIO_SDC1_CSR_CDC_STATUS4_PHYS                                        (SDC1_SDCC5_REG_BASE_PHYS + 0x00000184)
#define HWIO_SDC1_CSR_CDC_STATUS4_OFFS                                        (SDC1_SDCC5_REG_BASE_OFFS + 0x00000184)
#define HWIO_SDC1_CSR_CDC_STATUS4_RMSK                                              0xff
#define HWIO_SDC1_CSR_CDC_STATUS4_IN          \
        in_dword_masked(HWIO_SDC1_CSR_CDC_STATUS4_ADDR, HWIO_SDC1_CSR_CDC_STATUS4_RMSK)
#define HWIO_SDC1_CSR_CDC_STATUS4_INM(m)      \
        in_dword_masked(HWIO_SDC1_CSR_CDC_STATUS4_ADDR, m)
#define HWIO_SDC1_CSR_CDC_STATUS4_SLAVE_DDA_DA1_TAPS_BMSK                           0xf0
#define HWIO_SDC1_CSR_CDC_STATUS4_SLAVE_DDA_DA1_TAPS_SHFT                            0x4
#define HWIO_SDC1_CSR_CDC_STATUS4_SLAVE_DDA_DA0_TAPS_BMSK                            0xf
#define HWIO_SDC1_CSR_CDC_STATUS4_SLAVE_DDA_DA0_TAPS_SHFT                            0x0

#define HWIO_SDC1_CSR_CDC_GEN_CFG_ADDR                                        (SDC1_SDCC5_REG_BASE      + 0x00000188)
#define HWIO_SDC1_CSR_CDC_GEN_CFG_PHYS                                        (SDC1_SDCC5_REG_BASE_PHYS + 0x00000188)
#define HWIO_SDC1_CSR_CDC_GEN_CFG_OFFS                                        (SDC1_SDCC5_REG_BASE_OFFS + 0x00000188)
#define HWIO_SDC1_CSR_CDC_GEN_CFG_RMSK                                               0x7
#define HWIO_SDC1_CSR_CDC_GEN_CFG_IN          \
        in_dword_masked(HWIO_SDC1_CSR_CDC_GEN_CFG_ADDR, HWIO_SDC1_CSR_CDC_GEN_CFG_RMSK)
#define HWIO_SDC1_CSR_CDC_GEN_CFG_INM(m)      \
        in_dword_masked(HWIO_SDC1_CSR_CDC_GEN_CFG_ADDR, m)
#define HWIO_SDC1_CSR_CDC_GEN_CFG_OUT(v)      \
        out_dword(HWIO_SDC1_CSR_CDC_GEN_CFG_ADDR,v)
#define HWIO_SDC1_CSR_CDC_GEN_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_CSR_CDC_GEN_CFG_ADDR,m,v,HWIO_SDC1_CSR_CDC_GEN_CFG_IN)
#define HWIO_SDC1_CSR_CDC_GEN_CFG_CDC_SDDA_EN_BMSK                                   0x4
#define HWIO_SDC1_CSR_CDC_GEN_CFG_CDC_SDDA_EN_SHFT                                   0x2
#define HWIO_SDC1_CSR_CDC_GEN_CFG_CDC_SWITCH_RC_EN_BMSK                              0x2
#define HWIO_SDC1_CSR_CDC_GEN_CFG_CDC_SWITCH_RC_EN_SHFT                              0x1
#define HWIO_SDC1_CSR_CDC_GEN_CFG_CDC_SWITCH_BYPASS_OFF_BMSK                         0x1
#define HWIO_SDC1_CSR_CDC_GEN_CFG_CDC_SWITCH_BYPASS_OFF_SHFT                         0x0

#define HWIO_SDC1_CDC_AUTO_SW_CAL_CFG_ADDR                                    (SDC1_SDCC5_REG_BASE      + 0x0000018c)
#define HWIO_SDC1_CDC_AUTO_SW_CAL_CFG_PHYS                                    (SDC1_SDCC5_REG_BASE_PHYS + 0x0000018c)
#define HWIO_SDC1_CDC_AUTO_SW_CAL_CFG_OFFS                                    (SDC1_SDCC5_REG_BASE_OFFS + 0x0000018c)
#define HWIO_SDC1_CDC_AUTO_SW_CAL_CFG_RMSK                                     0x3ffffff
#define HWIO_SDC1_CDC_AUTO_SW_CAL_CFG_IN          \
        in_dword_masked(HWIO_SDC1_CDC_AUTO_SW_CAL_CFG_ADDR, HWIO_SDC1_CDC_AUTO_SW_CAL_CFG_RMSK)
#define HWIO_SDC1_CDC_AUTO_SW_CAL_CFG_INM(m)      \
        in_dword_masked(HWIO_SDC1_CDC_AUTO_SW_CAL_CFG_ADDR, m)
#define HWIO_SDC1_CDC_AUTO_SW_CAL_CFG_OUT(v)      \
        out_dword(HWIO_SDC1_CDC_AUTO_SW_CAL_CFG_ADDR,v)
#define HWIO_SDC1_CDC_AUTO_SW_CAL_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_CDC_AUTO_SW_CAL_CFG_ADDR,m,v,HWIO_SDC1_CDC_AUTO_SW_CAL_CFG_IN)
#define HWIO_SDC1_CDC_AUTO_SW_CAL_CFG_CDC_CAL_TIMEOUT_ENABLE_BMSK              0x2000000
#define HWIO_SDC1_CDC_AUTO_SW_CAL_CFG_CDC_CAL_TIMEOUT_ENABLE_SHFT                   0x19
#define HWIO_SDC1_CDC_AUTO_SW_CAL_CFG_CDC_AUTO_SW_CAL_ENABLE_BMSK              0x1000000
#define HWIO_SDC1_CDC_AUTO_SW_CAL_CFG_CDC_AUTO_SW_CAL_ENABLE_SHFT                   0x18
#define HWIO_SDC1_CDC_AUTO_SW_CAL_CFG_CDC_CAL_TIMEOUT_THRESHOLD_BMSK            0xff0000
#define HWIO_SDC1_CDC_AUTO_SW_CAL_CFG_CDC_CAL_TIMEOUT_THRESHOLD_SHFT                0x10
#define HWIO_SDC1_CDC_AUTO_SW_CAL_CFG_AUTO_TRIG_INTERVAL_BMSK                     0xffff
#define HWIO_SDC1_CDC_AUTO_SW_CAL_CFG_AUTO_TRIG_INTERVAL_SHFT                        0x0

#define HWIO_SDC1_DDR200_STAT_ADDR                                            (SDC1_SDCC5_REG_BASE      + 0x00000190)
#define HWIO_SDC1_DDR200_STAT_PHYS                                            (SDC1_SDCC5_REG_BASE_PHYS + 0x00000190)
#define HWIO_SDC1_DDR200_STAT_OFFS                                            (SDC1_SDCC5_REG_BASE_OFFS + 0x00000190)
#define HWIO_SDC1_DDR200_STAT_RMSK                                                   0x1
#define HWIO_SDC1_DDR200_STAT_IN          \
        in_dword_masked(HWIO_SDC1_DDR200_STAT_ADDR, HWIO_SDC1_DDR200_STAT_RMSK)
#define HWIO_SDC1_DDR200_STAT_INM(m)      \
        in_dword_masked(HWIO_SDC1_DDR200_STAT_ADDR, m)
#define HWIO_SDC1_DDR200_STAT_CDC_CAL_VALID_BMSK                                     0x1
#define HWIO_SDC1_DDR200_STAT_CDC_CAL_VALID_SHFT                                     0x0

#define HWIO_SDC1_DDR200_CFG_ADDR                                             (SDC1_SDCC5_REG_BASE      + 0x00000194)
#define HWIO_SDC1_DDR200_CFG_PHYS                                             (SDC1_SDCC5_REG_BASE_PHYS + 0x00000194)
#define HWIO_SDC1_DDR200_CFG_OFFS                                             (SDC1_SDCC5_REG_BASE_OFFS + 0x00000194)
#define HWIO_SDC1_DDR200_CFG_RMSK                                                  0x7ff
#define HWIO_SDC1_DDR200_CFG_IN          \
        in_dword_masked(HWIO_SDC1_DDR200_CFG_ADDR, HWIO_SDC1_DDR200_CFG_RMSK)
#define HWIO_SDC1_DDR200_CFG_INM(m)      \
        in_dword_masked(HWIO_SDC1_DDR200_CFG_ADDR, m)
#define HWIO_SDC1_DDR200_CFG_OUT(v)      \
        out_dword(HWIO_SDC1_DDR200_CFG_ADDR,v)
#define HWIO_SDC1_DDR200_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_DDR200_CFG_ADDR,m,v,HWIO_SDC1_DDR200_CFG_IN)
#define HWIO_SDC1_DDR200_CFG_FF_CLK_DIS_BMSK                                       0x400
#define HWIO_SDC1_DDR200_CFG_FF_CLK_DIS_SHFT                                         0xa
#define HWIO_SDC1_DDR200_CFG_VOLTAGE_MUX_SEL_BMSK                                  0x200
#define HWIO_SDC1_DDR200_CFG_VOLTAGE_MUX_SEL_SHFT                                    0x9
#define HWIO_SDC1_DDR200_CFG_CDC_TRAFFIC_SEL_BMSK                                  0x180
#define HWIO_SDC1_DDR200_CFG_CDC_TRAFFIC_SEL_SHFT                                    0x7
#define HWIO_SDC1_DDR200_CFG_START_CDC_TRAFFIC_BMSK                                 0x40
#define HWIO_SDC1_DDR200_CFG_START_CDC_TRAFFIC_SHFT                                  0x6
#define HWIO_SDC1_DDR200_CFG_CRC_TOKEN_SAMPL_FALL_EDGE_BMSK                         0x20
#define HWIO_SDC1_DDR200_CFG_CRC_TOKEN_SAMPL_FALL_EDGE_SHFT                          0x5
#define HWIO_SDC1_DDR200_CFG_DATIN_SAMPL_FALL_EDGE_BMSK                             0x10
#define HWIO_SDC1_DDR200_CFG_DATIN_SAMPL_FALL_EDGE_SHFT                              0x4
#define HWIO_SDC1_DDR200_CFG_CDC_T4_TEST_OUT_SEL_BMSK                                0x8
#define HWIO_SDC1_DDR200_CFG_CDC_T4_TEST_OUT_SEL_SHFT                                0x3
#define HWIO_SDC1_DDR200_CFG_CMDIN_EDGE_SEL_BMSK                                     0x4
#define HWIO_SDC1_DDR200_CFG_CMDIN_EDGE_SEL_SHFT                                     0x2
#define HWIO_SDC1_DDR200_CFG_CMDIN_RCLK_EN_BMSK                                      0x2
#define HWIO_SDC1_DDR200_CFG_CMDIN_RCLK_EN_SHFT                                      0x1
#define HWIO_SDC1_DDR200_CFG_CDC_T4_DLY_SEL_BMSK                                     0x1
#define HWIO_SDC1_DDR200_CFG_CDC_T4_DLY_SEL_SHFT                                     0x0

#define HWIO_SDC1_TIME_COUNT_CTRL_ADDR                                        (SDC1_SDCC5_REG_BASE      + 0x00000198)
#define HWIO_SDC1_TIME_COUNT_CTRL_PHYS                                        (SDC1_SDCC5_REG_BASE_PHYS + 0x00000198)
#define HWIO_SDC1_TIME_COUNT_CTRL_OFFS                                        (SDC1_SDCC5_REG_BASE_OFFS + 0x00000198)
#define HWIO_SDC1_TIME_COUNT_CTRL_RMSK                                               0x3
#define HWIO_SDC1_TIME_COUNT_CTRL_IN          \
        in_dword_masked(HWIO_SDC1_TIME_COUNT_CTRL_ADDR, HWIO_SDC1_TIME_COUNT_CTRL_RMSK)
#define HWIO_SDC1_TIME_COUNT_CTRL_INM(m)      \
        in_dword_masked(HWIO_SDC1_TIME_COUNT_CTRL_ADDR, m)
#define HWIO_SDC1_TIME_COUNT_CTRL_OUT(v)      \
        out_dword(HWIO_SDC1_TIME_COUNT_CTRL_ADDR,v)
#define HWIO_SDC1_TIME_COUNT_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_TIME_COUNT_CTRL_ADDR,m,v,HWIO_SDC1_TIME_COUNT_CTRL_IN)
#define HWIO_SDC1_TIME_COUNT_CTRL_CMD_PERIOD_BMSK                                    0x2
#define HWIO_SDC1_TIME_COUNT_CTRL_CMD_PERIOD_SHFT                                    0x1
#define HWIO_SDC1_TIME_COUNT_CTRL_ENABLE_BMSK                                        0x1
#define HWIO_SDC1_TIME_COUNT_CTRL_ENABLE_SHFT                                        0x0

#define HWIO_SDC1_FLOW_CTRL_TIME_COUNT_ADDR                                   (SDC1_SDCC5_REG_BASE      + 0x0000019c)
#define HWIO_SDC1_FLOW_CTRL_TIME_COUNT_PHYS                                   (SDC1_SDCC5_REG_BASE_PHYS + 0x0000019c)
#define HWIO_SDC1_FLOW_CTRL_TIME_COUNT_OFFS                                   (SDC1_SDCC5_REG_BASE_OFFS + 0x0000019c)
#define HWIO_SDC1_FLOW_CTRL_TIME_COUNT_RMSK                                   0xffffffff
#define HWIO_SDC1_FLOW_CTRL_TIME_COUNT_IN          \
        in_dword_masked(HWIO_SDC1_FLOW_CTRL_TIME_COUNT_ADDR, HWIO_SDC1_FLOW_CTRL_TIME_COUNT_RMSK)
#define HWIO_SDC1_FLOW_CTRL_TIME_COUNT_INM(m)      \
        in_dword_masked(HWIO_SDC1_FLOW_CTRL_TIME_COUNT_ADDR, m)
#define HWIO_SDC1_FLOW_CTRL_TIME_COUNT_FLOW_CTRL_TIME_BMSK                    0xffffffff
#define HWIO_SDC1_FLOW_CTRL_TIME_COUNT_FLOW_CTRL_TIME_SHFT                           0x0

#define HWIO_SDC1_BUSY_TIME_COUNT_ADDR                                        (SDC1_SDCC5_REG_BASE      + 0x000001a0)
#define HWIO_SDC1_BUSY_TIME_COUNT_PHYS                                        (SDC1_SDCC5_REG_BASE_PHYS + 0x000001a0)
#define HWIO_SDC1_BUSY_TIME_COUNT_OFFS                                        (SDC1_SDCC5_REG_BASE_OFFS + 0x000001a0)
#define HWIO_SDC1_BUSY_TIME_COUNT_RMSK                                        0xffffffff
#define HWIO_SDC1_BUSY_TIME_COUNT_IN          \
        in_dword_masked(HWIO_SDC1_BUSY_TIME_COUNT_ADDR, HWIO_SDC1_BUSY_TIME_COUNT_RMSK)
#define HWIO_SDC1_BUSY_TIME_COUNT_INM(m)      \
        in_dword_masked(HWIO_SDC1_BUSY_TIME_COUNT_ADDR, m)
#define HWIO_SDC1_BUSY_TIME_COUNT_BUSY_TIME_BMSK                              0xffffffff
#define HWIO_SDC1_BUSY_TIME_COUNT_BUSY_TIME_SHFT                                     0x0

#define HWIO_SDC1_DATA_TIME_COUNT_ADDR                                        (SDC1_SDCC5_REG_BASE      + 0x000001a4)
#define HWIO_SDC1_DATA_TIME_COUNT_PHYS                                        (SDC1_SDCC5_REG_BASE_PHYS + 0x000001a4)
#define HWIO_SDC1_DATA_TIME_COUNT_OFFS                                        (SDC1_SDCC5_REG_BASE_OFFS + 0x000001a4)
#define HWIO_SDC1_DATA_TIME_COUNT_RMSK                                        0xffffffff
#define HWIO_SDC1_DATA_TIME_COUNT_IN          \
        in_dword_masked(HWIO_SDC1_DATA_TIME_COUNT_ADDR, HWIO_SDC1_DATA_TIME_COUNT_RMSK)
#define HWIO_SDC1_DATA_TIME_COUNT_INM(m)      \
        in_dword_masked(HWIO_SDC1_DATA_TIME_COUNT_ADDR, m)
#define HWIO_SDC1_DATA_TIME_COUNT_DATA_TIME_CNT_BMSK                          0xffffffff
#define HWIO_SDC1_DATA_TIME_COUNT_DATA_TIME_CNT_SHFT                                 0x0

#define HWIO_SDC1_CMD_TIME_COUNT_ADDR                                         (SDC1_SDCC5_REG_BASE      + 0x000001a8)
#define HWIO_SDC1_CMD_TIME_COUNT_PHYS                                         (SDC1_SDCC5_REG_BASE_PHYS + 0x000001a8)
#define HWIO_SDC1_CMD_TIME_COUNT_OFFS                                         (SDC1_SDCC5_REG_BASE_OFFS + 0x000001a8)
#define HWIO_SDC1_CMD_TIME_COUNT_RMSK                                         0xffffffff
#define HWIO_SDC1_CMD_TIME_COUNT_IN          \
        in_dword_masked(HWIO_SDC1_CMD_TIME_COUNT_ADDR, HWIO_SDC1_CMD_TIME_COUNT_RMSK)
#define HWIO_SDC1_CMD_TIME_COUNT_INM(m)      \
        in_dword_masked(HWIO_SDC1_CMD_TIME_COUNT_ADDR, m)
#define HWIO_SDC1_CMD_TIME_COUNT_CMD_TIME_BMSK                                0xffffffff
#define HWIO_SDC1_CMD_TIME_COUNT_CMD_TIME_SHFT                                       0x0

#define HWIO_SDC1_MCI_DLL_CONFIG_2_ADDR                                       (SDC1_SDCC5_REG_BASE      + 0x000001ac)
#define HWIO_SDC1_MCI_DLL_CONFIG_2_PHYS                                       (SDC1_SDCC5_REG_BASE_PHYS + 0x000001ac)
#define HWIO_SDC1_MCI_DLL_CONFIG_2_OFFS                                       (SDC1_SDCC5_REG_BASE_OFFS + 0x000001ac)
#define HWIO_SDC1_MCI_DLL_CONFIG_2_RMSK                                              0xf
#define HWIO_SDC1_MCI_DLL_CONFIG_2_IN          \
        in_dword_masked(HWIO_SDC1_MCI_DLL_CONFIG_2_ADDR, HWIO_SDC1_MCI_DLL_CONFIG_2_RMSK)
#define HWIO_SDC1_MCI_DLL_CONFIG_2_INM(m)      \
        in_dword_masked(HWIO_SDC1_MCI_DLL_CONFIG_2_ADDR, m)
#define HWIO_SDC1_MCI_DLL_CONFIG_2_OUT(v)      \
        out_dword(HWIO_SDC1_MCI_DLL_CONFIG_2_ADDR,v)
#define HWIO_SDC1_MCI_DLL_CONFIG_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_MCI_DLL_CONFIG_2_ADDR,m,v,HWIO_SDC1_MCI_DLL_CONFIG_2_IN)
#define HWIO_SDC1_MCI_DLL_CONFIG_2_DDR_TRAFFIC_INIT_SEL_BMSK                         0xc
#define HWIO_SDC1_MCI_DLL_CONFIG_2_DDR_TRAFFIC_INIT_SEL_SHFT                         0x2
#define HWIO_SDC1_MCI_DLL_CONFIG_2_DDR_TRAFFIC_INIT_SW_BMSK                          0x2
#define HWIO_SDC1_MCI_DLL_CONFIG_2_DDR_TRAFFIC_INIT_SW_SHFT                          0x1
#define HWIO_SDC1_MCI_DLL_CONFIG_2_DDR_CAL_EN_BMSK                                   0x1
#define HWIO_SDC1_MCI_DLL_CONFIG_2_DDR_CAL_EN_SHFT                                   0x0

#define HWIO_SDC1_MCI_DDR_CONFIG_ADDR                                         (SDC1_SDCC5_REG_BASE      + 0x000001b0)
#define HWIO_SDC1_MCI_DDR_CONFIG_PHYS                                         (SDC1_SDCC5_REG_BASE_PHYS + 0x000001b0)
#define HWIO_SDC1_MCI_DDR_CONFIG_OFFS                                         (SDC1_SDCC5_REG_BASE_OFFS + 0x000001b0)
#define HWIO_SDC1_MCI_DDR_CONFIG_RMSK                                         0xffffffff
#define HWIO_SDC1_MCI_DDR_CONFIG_IN          \
        in_dword_masked(HWIO_SDC1_MCI_DDR_CONFIG_ADDR, HWIO_SDC1_MCI_DDR_CONFIG_RMSK)
#define HWIO_SDC1_MCI_DDR_CONFIG_INM(m)      \
        in_dword_masked(HWIO_SDC1_MCI_DDR_CONFIG_ADDR, m)
#define HWIO_SDC1_MCI_DDR_CONFIG_OUT(v)      \
        out_dword(HWIO_SDC1_MCI_DDR_CONFIG_ADDR,v)
#define HWIO_SDC1_MCI_DDR_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_MCI_DDR_CONFIG_ADDR,m,v,HWIO_SDC1_MCI_DDR_CONFIG_IN)
#define HWIO_SDC1_MCI_DDR_CONFIG_PRG_DLY_EN_BMSK                              0x80000000
#define HWIO_SDC1_MCI_DDR_CONFIG_PRG_DLY_EN_SHFT                                    0x1f
#define HWIO_SDC1_MCI_DDR_CONFIG_EXT_PRG_RCLK_DLY_EN_BMSK                     0x40000000
#define HWIO_SDC1_MCI_DDR_CONFIG_EXT_PRG_RCLK_DLY_EN_SHFT                           0x1e
#define HWIO_SDC1_MCI_DDR_CONFIG_EXT_PRG_RCLK_DLY_CODE_BMSK                   0x38000000
#define HWIO_SDC1_MCI_DDR_CONFIG_EXT_PRG_RCLK_DLY_CODE_SHFT                         0x1b
#define HWIO_SDC1_MCI_DDR_CONFIG_EXT_PRG_RCLK_DLY_BMSK                         0x7e00000
#define HWIO_SDC1_MCI_DDR_CONFIG_EXT_PRG_RCLK_DLY_SHFT                              0x15
#define HWIO_SDC1_MCI_DDR_CONFIG_TCXO_CYCLES_DLY_LINE_BMSK                      0x1ff000
#define HWIO_SDC1_MCI_DDR_CONFIG_TCXO_CYCLES_DLY_LINE_SHFT                           0xc
#define HWIO_SDC1_MCI_DDR_CONFIG_TCXO_CYCLES_CNT_BMSK                              0xe00
#define HWIO_SDC1_MCI_DDR_CONFIG_TCXO_CYCLES_CNT_SHFT                                0x9
#define HWIO_SDC1_MCI_DDR_CONFIG_PRG_RCLK_DLY_BMSK                                 0x1ff
#define HWIO_SDC1_MCI_DDR_CONFIG_PRG_RCLK_DLY_SHFT                                   0x0

#define HWIO_SDC1_DML_SW_RESET_ADDR                                           (SDC1_SDCC5_REG_BASE      + 0x000001b4)
#define HWIO_SDC1_DML_SW_RESET_PHYS                                           (SDC1_SDCC5_REG_BASE_PHYS + 0x000001b4)
#define HWIO_SDC1_DML_SW_RESET_OFFS                                           (SDC1_SDCC5_REG_BASE_OFFS + 0x000001b4)
#define HWIO_SDC1_DML_SW_RESET_RMSK                                           0xffffffff
#define HWIO_SDC1_DML_SW_RESET_OUT(v)      \
        out_dword(HWIO_SDC1_DML_SW_RESET_ADDR,v)
#define HWIO_SDC1_DML_SW_RESET_DML_SW_RESET_WO_BMSK                           0xffffffff
#define HWIO_SDC1_DML_SW_RESET_DML_SW_RESET_WO_SHFT                                  0x0

#define HWIO_SDC1_MCI_FIFO_ALTn_ADDR(n)                                       (SDC1_SDCC5_REG_BASE      + 0x00000400 + 0x4 * (n))
#define HWIO_SDC1_MCI_FIFO_ALTn_PHYS(n)                                       (SDC1_SDCC5_REG_BASE_PHYS + 0x00000400 + 0x4 * (n))
#define HWIO_SDC1_MCI_FIFO_ALTn_OFFS(n)                                       (SDC1_SDCC5_REG_BASE_OFFS + 0x00000400 + 0x4 * (n))
#define HWIO_SDC1_MCI_FIFO_ALTn_RMSK                                          0xffffffff
#define HWIO_SDC1_MCI_FIFO_ALTn_MAXn                                                 255
#define HWIO_SDC1_MCI_FIFO_ALTn_INI(n)        \
        in_dword_masked(HWIO_SDC1_MCI_FIFO_ALTn_ADDR(n), HWIO_SDC1_MCI_FIFO_ALTn_RMSK)
#define HWIO_SDC1_MCI_FIFO_ALTn_INMI(n,mask)    \
        in_dword_masked(HWIO_SDC1_MCI_FIFO_ALTn_ADDR(n), mask)
#define HWIO_SDC1_MCI_FIFO_ALTn_OUTI(n,val)    \
        out_dword(HWIO_SDC1_MCI_FIFO_ALTn_ADDR(n),val)
#define HWIO_SDC1_MCI_FIFO_ALTn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_SDC1_MCI_FIFO_ALTn_ADDR(n),mask,val,HWIO_SDC1_MCI_FIFO_ALTn_INI(n))
#define HWIO_SDC1_MCI_FIFO_ALTn_DATA_BMSK                                     0xffffffff
#define HWIO_SDC1_MCI_FIFO_ALTn_DATA_SHFT                                            0x0

/*----------------------------------------------------------------------------
 * MODULE: SDC1_SDCC5_HC
 *--------------------------------------------------------------------------*/

#define SDC1_SDCC5_HC_REG_BASE                                                                          (SDC1_SDCC5_TOP_BASE      + 0x00024900)
#define SDC1_SDCC5_HC_REG_BASE_PHYS                                                                     (SDC1_SDCC5_TOP_BASE_PHYS + 0x00024900)
#define SDC1_SDCC5_HC_REG_BASE_OFFS                                                                     0x00024900

#define HWIO_SDC1_HC_REG_0_2_ADDR                                                                       (SDC1_SDCC5_HC_REG_BASE      + 0x00000000)
#define HWIO_SDC1_HC_REG_0_2_PHYS                                                                       (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x00000000)
#define HWIO_SDC1_HC_REG_0_2_OFFS                                                                       (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x00000000)
#define HWIO_SDC1_HC_REG_0_2_RMSK                                                                       0xffffffff
#define HWIO_SDC1_HC_REG_0_2_IN          \
        in_dword_masked(HWIO_SDC1_HC_REG_0_2_ADDR, HWIO_SDC1_HC_REG_0_2_RMSK)
#define HWIO_SDC1_HC_REG_0_2_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_REG_0_2_ADDR, m)
#define HWIO_SDC1_HC_REG_0_2_OUT(v)      \
        out_dword(HWIO_SDC1_HC_REG_0_2_ADDR,v)
#define HWIO_SDC1_HC_REG_0_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_REG_0_2_ADDR,m,v,HWIO_SDC1_HC_REG_0_2_IN)
#define HWIO_SDC1_HC_REG_0_2_ARG_2_BMSK                                                                 0xffffffff
#define HWIO_SDC1_HC_REG_0_2_ARG_2_SHFT                                                                        0x0

#define HWIO_SDC1_HC_REG_4_6_ADDR                                                                       (SDC1_SDCC5_HC_REG_BASE      + 0x00000004)
#define HWIO_SDC1_HC_REG_4_6_PHYS                                                                       (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x00000004)
#define HWIO_SDC1_HC_REG_4_6_OFFS                                                                       (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x00000004)
#define HWIO_SDC1_HC_REG_4_6_RMSK                                                                       0xffff7fff
#define HWIO_SDC1_HC_REG_4_6_IN          \
        in_dword_masked(HWIO_SDC1_HC_REG_4_6_ADDR, HWIO_SDC1_HC_REG_4_6_RMSK)
#define HWIO_SDC1_HC_REG_4_6_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_REG_4_6_ADDR, m)
#define HWIO_SDC1_HC_REG_4_6_OUT(v)      \
        out_dword(HWIO_SDC1_HC_REG_4_6_ADDR,v)
#define HWIO_SDC1_HC_REG_4_6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_REG_4_6_ADDR,m,v,HWIO_SDC1_HC_REG_4_6_IN)
#define HWIO_SDC1_HC_REG_4_6_BLK_CNT_FOR_CUR_TRANS_BMSK                                                 0xffff0000
#define HWIO_SDC1_HC_REG_4_6_BLK_CNT_FOR_CUR_TRANS_SHFT                                                       0x10
#define HWIO_SDC1_HC_REG_4_6_BLK_SIZE_HST_SDMA_BUF_BMSK                                                     0x7000
#define HWIO_SDC1_HC_REG_4_6_BLK_SIZE_HST_SDMA_BUF_SHFT                                                        0xc
#define HWIO_SDC1_HC_REG_4_6_BLK_SIZE_TRANS_BMSK                                                             0xfff
#define HWIO_SDC1_HC_REG_4_6_BLK_SIZE_TRANS_SHFT                                                               0x0

#define HWIO_SDC1_HC_REG_8_A_ADDR                                                                       (SDC1_SDCC5_HC_REG_BASE      + 0x00000008)
#define HWIO_SDC1_HC_REG_8_A_PHYS                                                                       (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x00000008)
#define HWIO_SDC1_HC_REG_8_A_OFFS                                                                       (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x00000008)
#define HWIO_SDC1_HC_REG_8_A_RMSK                                                                       0xffffffff
#define HWIO_SDC1_HC_REG_8_A_IN          \
        in_dword_masked(HWIO_SDC1_HC_REG_8_A_ADDR, HWIO_SDC1_HC_REG_8_A_RMSK)
#define HWIO_SDC1_HC_REG_8_A_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_REG_8_A_ADDR, m)
#define HWIO_SDC1_HC_REG_8_A_OUT(v)      \
        out_dword(HWIO_SDC1_HC_REG_8_A_ADDR,v)
#define HWIO_SDC1_HC_REG_8_A_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_REG_8_A_ADDR,m,v,HWIO_SDC1_HC_REG_8_A_IN)
#define HWIO_SDC1_HC_REG_8_A_CMD_ARG_1_BMSK                                                             0xffffffff
#define HWIO_SDC1_HC_REG_8_A_CMD_ARG_1_SHFT                                                                    0x0

#define HWIO_SDC1_HC_REG_C_E_ADDR                                                                       (SDC1_SDCC5_HC_REG_BASE      + 0x0000000c)
#define HWIO_SDC1_HC_REG_C_E_PHYS                                                                       (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x0000000c)
#define HWIO_SDC1_HC_REG_C_E_OFFS                                                                       (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x0000000c)
#define HWIO_SDC1_HC_REG_C_E_RMSK                                                                       0x3ffb003f
#define HWIO_SDC1_HC_REG_C_E_IN          \
        in_dword_masked(HWIO_SDC1_HC_REG_C_E_ADDR, HWIO_SDC1_HC_REG_C_E_RMSK)
#define HWIO_SDC1_HC_REG_C_E_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_REG_C_E_ADDR, m)
#define HWIO_SDC1_HC_REG_C_E_OUT(v)      \
        out_dword(HWIO_SDC1_HC_REG_C_E_ADDR,v)
#define HWIO_SDC1_HC_REG_C_E_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_REG_C_E_ADDR,m,v,HWIO_SDC1_HC_REG_C_E_IN)
#define HWIO_SDC1_HC_REG_C_E_CMD_INDX_BMSK                                                              0x3f000000
#define HWIO_SDC1_HC_REG_C_E_CMD_INDX_SHFT                                                                    0x18
#define HWIO_SDC1_HC_REG_C_E_CMD_TYPE_BMSK                                                                0xc00000
#define HWIO_SDC1_HC_REG_C_E_CMD_TYPE_SHFT                                                                    0x16
#define HWIO_SDC1_HC_REG_C_E_CMD_DATA_PRESENT_SEL_BMSK                                                    0x200000
#define HWIO_SDC1_HC_REG_C_E_CMD_DATA_PRESENT_SEL_SHFT                                                        0x15
#define HWIO_SDC1_HC_REG_C_E_CMD_INDX_CHECK_EN_BMSK                                                       0x100000
#define HWIO_SDC1_HC_REG_C_E_CMD_INDX_CHECK_EN_SHFT                                                           0x14
#define HWIO_SDC1_HC_REG_C_E_CMD_CRC_CHECK_EN_BMSK                                                         0x80000
#define HWIO_SDC1_HC_REG_C_E_CMD_CRC_CHECK_EN_SHFT                                                            0x13
#define HWIO_SDC1_HC_REG_C_E_CMD_RESP_TYPE_SEL_BMSK                                                        0x30000
#define HWIO_SDC1_HC_REG_C_E_CMD_RESP_TYPE_SEL_SHFT                                                           0x10
#define HWIO_SDC1_HC_REG_C_E_TRANS_MODE_MULTI_SINGLE_BLK_SEL_BMSK                                             0x20
#define HWIO_SDC1_HC_REG_C_E_TRANS_MODE_MULTI_SINGLE_BLK_SEL_SHFT                                              0x5
#define HWIO_SDC1_HC_REG_C_E_TRANS_MODE_DATA_DIRECTION_SEL_BMSK                                               0x10
#define HWIO_SDC1_HC_REG_C_E_TRANS_MODE_DATA_DIRECTION_SEL_SHFT                                                0x4
#define HWIO_SDC1_HC_REG_C_E_TRANS_MODE_AUTO_CMD_EN_BMSK                                                       0xc
#define HWIO_SDC1_HC_REG_C_E_TRANS_MODE_AUTO_CMD_EN_SHFT                                                       0x2
#define HWIO_SDC1_HC_REG_C_E_TRANS_MODE_BLK_CNT_EN_BMSK                                                        0x2
#define HWIO_SDC1_HC_REG_C_E_TRANS_MODE_BLK_CNT_EN_SHFT                                                        0x1
#define HWIO_SDC1_HC_REG_C_E_TRANS_MODE_DMA_EN_BMSK                                                            0x1
#define HWIO_SDC1_HC_REG_C_E_TRANS_MODE_DMA_EN_SHFT                                                            0x0

#define HWIO_SDC1_HC_REG_10_12_ADDR                                                                     (SDC1_SDCC5_HC_REG_BASE      + 0x00000010)
#define HWIO_SDC1_HC_REG_10_12_PHYS                                                                     (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x00000010)
#define HWIO_SDC1_HC_REG_10_12_OFFS                                                                     (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x00000010)
#define HWIO_SDC1_HC_REG_10_12_RMSK                                                                     0xffffffff
#define HWIO_SDC1_HC_REG_10_12_IN          \
        in_dword_masked(HWIO_SDC1_HC_REG_10_12_ADDR, HWIO_SDC1_HC_REG_10_12_RMSK)
#define HWIO_SDC1_HC_REG_10_12_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_REG_10_12_ADDR, m)
#define HWIO_SDC1_HC_REG_10_12_CMD_RESP_BMSK                                                            0xffffffff
#define HWIO_SDC1_HC_REG_10_12_CMD_RESP_SHFT                                                                   0x0

#define HWIO_SDC1_HC_REG_14_16_ADDR                                                                     (SDC1_SDCC5_HC_REG_BASE      + 0x00000014)
#define HWIO_SDC1_HC_REG_14_16_PHYS                                                                     (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x00000014)
#define HWIO_SDC1_HC_REG_14_16_OFFS                                                                     (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x00000014)
#define HWIO_SDC1_HC_REG_14_16_RMSK                                                                     0xffffffff
#define HWIO_SDC1_HC_REG_14_16_IN          \
        in_dword_masked(HWIO_SDC1_HC_REG_14_16_ADDR, HWIO_SDC1_HC_REG_14_16_RMSK)
#define HWIO_SDC1_HC_REG_14_16_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_REG_14_16_ADDR, m)
#define HWIO_SDC1_HC_REG_14_16_CMD_RESP_BMSK                                                            0xffffffff
#define HWIO_SDC1_HC_REG_14_16_CMD_RESP_SHFT                                                                   0x0

#define HWIO_SDC1_HC_REG_18_1A_ADDR                                                                     (SDC1_SDCC5_HC_REG_BASE      + 0x00000018)
#define HWIO_SDC1_HC_REG_18_1A_PHYS                                                                     (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x00000018)
#define HWIO_SDC1_HC_REG_18_1A_OFFS                                                                     (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x00000018)
#define HWIO_SDC1_HC_REG_18_1A_RMSK                                                                     0xffffffff
#define HWIO_SDC1_HC_REG_18_1A_IN          \
        in_dword_masked(HWIO_SDC1_HC_REG_18_1A_ADDR, HWIO_SDC1_HC_REG_18_1A_RMSK)
#define HWIO_SDC1_HC_REG_18_1A_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_REG_18_1A_ADDR, m)
#define HWIO_SDC1_HC_REG_18_1A_CMD_RESP_BMSK                                                            0xffffffff
#define HWIO_SDC1_HC_REG_18_1A_CMD_RESP_SHFT                                                                   0x0

#define HWIO_SDC1_HC_REG_1C_1E_ADDR                                                                     (SDC1_SDCC5_HC_REG_BASE      + 0x0000001c)
#define HWIO_SDC1_HC_REG_1C_1E_PHYS                                                                     (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x0000001c)
#define HWIO_SDC1_HC_REG_1C_1E_OFFS                                                                     (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x0000001c)
#define HWIO_SDC1_HC_REG_1C_1E_RMSK                                                                     0xffffffff
#define HWIO_SDC1_HC_REG_1C_1E_IN          \
        in_dword_masked(HWIO_SDC1_HC_REG_1C_1E_ADDR, HWIO_SDC1_HC_REG_1C_1E_RMSK)
#define HWIO_SDC1_HC_REG_1C_1E_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_REG_1C_1E_ADDR, m)
#define HWIO_SDC1_HC_REG_1C_1E_CMD_RESP_BMSK                                                            0xffffffff
#define HWIO_SDC1_HC_REG_1C_1E_CMD_RESP_SHFT                                                                   0x0

#define HWIO_SDC1_HC_REG_20_22_ADDR                                                                     (SDC1_SDCC5_HC_REG_BASE      + 0x00000020)
#define HWIO_SDC1_HC_REG_20_22_PHYS                                                                     (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x00000020)
#define HWIO_SDC1_HC_REG_20_22_OFFS                                                                     (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x00000020)
#define HWIO_SDC1_HC_REG_20_22_RMSK                                                                     0xffffffff
#define HWIO_SDC1_HC_REG_20_22_IN          \
        in_dword_masked(HWIO_SDC1_HC_REG_20_22_ADDR, HWIO_SDC1_HC_REG_20_22_RMSK)
#define HWIO_SDC1_HC_REG_20_22_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_REG_20_22_ADDR, m)
#define HWIO_SDC1_HC_REG_20_22_OUT(v)      \
        out_dword(HWIO_SDC1_HC_REG_20_22_ADDR,v)
#define HWIO_SDC1_HC_REG_20_22_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_REG_20_22_ADDR,m,v,HWIO_SDC1_HC_REG_20_22_IN)
#define HWIO_SDC1_HC_REG_20_22_BUF_DATA_PORT_3_BMSK                                                     0xff000000
#define HWIO_SDC1_HC_REG_20_22_BUF_DATA_PORT_3_SHFT                                                           0x18
#define HWIO_SDC1_HC_REG_20_22_BUF_DATA_PORT_2_BMSK                                                       0xff0000
#define HWIO_SDC1_HC_REG_20_22_BUF_DATA_PORT_2_SHFT                                                           0x10
#define HWIO_SDC1_HC_REG_20_22_BUF_DATA_PORT_1_BMSK                                                         0xff00
#define HWIO_SDC1_HC_REG_20_22_BUF_DATA_PORT_1_SHFT                                                            0x8
#define HWIO_SDC1_HC_REG_20_22_BUF_DATA_PORT_0_BMSK                                                           0xff
#define HWIO_SDC1_HC_REG_20_22_BUF_DATA_PORT_0_SHFT                                                            0x0

#define HWIO_SDC1_HC_REG_24_26_ADDR                                                                     (SDC1_SDCC5_HC_REG_BASE      + 0x00000024)
#define HWIO_SDC1_HC_REG_24_26_PHYS                                                                     (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x00000024)
#define HWIO_SDC1_HC_REG_24_26_OFFS                                                                     (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x00000024)
#define HWIO_SDC1_HC_REG_24_26_RMSK                                                                      0x3ff0f0f
#define HWIO_SDC1_HC_REG_24_26_IN          \
        in_dword_masked(HWIO_SDC1_HC_REG_24_26_ADDR, HWIO_SDC1_HC_REG_24_26_RMSK)
#define HWIO_SDC1_HC_REG_24_26_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_REG_24_26_ADDR, m)
#define HWIO_SDC1_HC_REG_24_26_SIGANLING_18_SWITCHING_STS_BMSK                                           0x2000000
#define HWIO_SDC1_HC_REG_24_26_SIGANLING_18_SWITCHING_STS_SHFT                                                0x19
#define HWIO_SDC1_HC_REG_24_26_PRESENT_STATE_CMD_LINE_SIGNAL_LEVEL_BMSK                                  0x1000000
#define HWIO_SDC1_HC_REG_24_26_PRESENT_STATE_CMD_LINE_SIGNAL_LEVEL_SHFT                                       0x18
#define HWIO_SDC1_HC_REG_24_26_PRESENT_STATE_DAT_3_0_LINE_SIGNAL_LEVEL_BMSK                               0xf00000
#define HWIO_SDC1_HC_REG_24_26_PRESENT_STATE_DAT_3_0_LINE_SIGNAL_LEVEL_SHFT                                   0x14
#define HWIO_SDC1_HC_REG_24_26_PRESENT_STATE_WR_PROTECT_SWITCH_PIN_LEVEL_BMSK                              0x80000
#define HWIO_SDC1_HC_REG_24_26_PRESENT_STATE_WR_PROTECT_SWITCH_PIN_LEVEL_SHFT                                 0x13
#define HWIO_SDC1_HC_REG_24_26_PRESENT_STATE_CARD_DETECT_PIN_LEVEL_BMSK                                    0x40000
#define HWIO_SDC1_HC_REG_24_26_PRESENT_STATE_CARD_DETECT_PIN_LEVEL_SHFT                                       0x12
#define HWIO_SDC1_HC_REG_24_26_PRESENT_STATE_CARD_STATE_STABLE_BMSK                                        0x20000
#define HWIO_SDC1_HC_REG_24_26_PRESENT_STATE_CARD_STATE_STABLE_SHFT                                           0x11
#define HWIO_SDC1_HC_REG_24_26_PRESENT_STATE_CARD_INSERTED_BMSK                                            0x10000
#define HWIO_SDC1_HC_REG_24_26_PRESENT_STATE_CARD_INSERTED_SHFT                                               0x10
#define HWIO_SDC1_HC_REG_24_26_PRESENT_STATE_BUF_RD_EN_BMSK                                                  0x800
#define HWIO_SDC1_HC_REG_24_26_PRESENT_STATE_BUF_RD_EN_SHFT                                                    0xb
#define HWIO_SDC1_HC_REG_24_26_PRESENT_STATE_BUF_WR_EN_BMSK                                                  0x400
#define HWIO_SDC1_HC_REG_24_26_PRESENT_STATE_BUF_WR_EN_SHFT                                                    0xa
#define HWIO_SDC1_HC_REG_24_26_PRESENT_STATE_RD_TRANS_ACT_BMSK                                               0x200
#define HWIO_SDC1_HC_REG_24_26_PRESENT_STATE_RD_TRANS_ACT_SHFT                                                 0x9
#define HWIO_SDC1_HC_REG_24_26_PRESENT_STATE_WR_TRANS_ACT_BMSK                                               0x100
#define HWIO_SDC1_HC_REG_24_26_PRESENT_STATE_WR_TRANS_ACT_SHFT                                                 0x8
#define HWIO_SDC1_HC_REG_24_26_PRESENT_STATE_RETUNING_REQ_BMSK                                                 0x8
#define HWIO_SDC1_HC_REG_24_26_PRESENT_STATE_RETUNING_REQ_SHFT                                                 0x3
#define HWIO_SDC1_HC_REG_24_26_PRESENT_STATE_DAT_LINE_ACT_BMSK                                                 0x4
#define HWIO_SDC1_HC_REG_24_26_PRESENT_STATE_DAT_LINE_ACT_SHFT                                                 0x2
#define HWIO_SDC1_HC_REG_24_26_PRESENT_STATE_CMD_INHIBIT_DAT_BMSK                                              0x2
#define HWIO_SDC1_HC_REG_24_26_PRESENT_STATE_CMD_INHIBIT_DAT_SHFT                                              0x1
#define HWIO_SDC1_HC_REG_24_26_PRESENT_STATE_CMD_INHIBIT_CMD_BMSK                                              0x1
#define HWIO_SDC1_HC_REG_24_26_PRESENT_STATE_CMD_INHIBIT_CMD_SHFT                                              0x0

#define HWIO_SDC1_HC_REG_28_2A_ADDR                                                                     (SDC1_SDCC5_HC_REG_BASE      + 0x00000028)
#define HWIO_SDC1_HC_REG_28_2A_PHYS                                                                     (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x00000028)
#define HWIO_SDC1_HC_REG_28_2A_OFFS                                                                     (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x00000028)
#define HWIO_SDC1_HC_REG_28_2A_RMSK                                                                      0x70f0fff
#define HWIO_SDC1_HC_REG_28_2A_IN          \
        in_dword_masked(HWIO_SDC1_HC_REG_28_2A_ADDR, HWIO_SDC1_HC_REG_28_2A_RMSK)
#define HWIO_SDC1_HC_REG_28_2A_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_REG_28_2A_ADDR, m)
#define HWIO_SDC1_HC_REG_28_2A_OUT(v)      \
        out_dword(HWIO_SDC1_HC_REG_28_2A_ADDR,v)
#define HWIO_SDC1_HC_REG_28_2A_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_REG_28_2A_ADDR,m,v,HWIO_SDC1_HC_REG_28_2A_IN)
#define HWIO_SDC1_HC_REG_28_2A_WKUP_EVENT_EN_ON_SD_CARD_REMOVAL_BMSK                                     0x4000000
#define HWIO_SDC1_HC_REG_28_2A_WKUP_EVENT_EN_ON_SD_CARD_REMOVAL_SHFT                                          0x1a
#define HWIO_SDC1_HC_REG_28_2A_WKUP_EVENT_EN_ON_SD_CARD_INSERTION_BMSK                                   0x2000000
#define HWIO_SDC1_HC_REG_28_2A_WKUP_EVENT_EN_ON_SD_CARD_INSERTION_SHFT                                        0x19
#define HWIO_SDC1_HC_REG_28_2A_WKUP_EVENT_EN_ON_SD_CARD_INT_BMSK                                         0x1000000
#define HWIO_SDC1_HC_REG_28_2A_WKUP_EVENT_EN_ON_SD_CARD_INT_SHFT                                              0x18
#define HWIO_SDC1_HC_REG_28_2A_BLK_GAP_CTL_INT_BMSK                                                        0x80000
#define HWIO_SDC1_HC_REG_28_2A_BLK_GAP_CTL_INT_SHFT                                                           0x13
#define HWIO_SDC1_HC_REG_28_2A_BLK_GAP_CTL_RD_WAIT_BMSK                                                    0x40000
#define HWIO_SDC1_HC_REG_28_2A_BLK_GAP_CTL_RD_WAIT_SHFT                                                       0x12
#define HWIO_SDC1_HC_REG_28_2A_BLK_GAP_CTL_CONTINUE_REQ_BMSK                                               0x20000
#define HWIO_SDC1_HC_REG_28_2A_BLK_GAP_CTL_CONTINUE_REQ_SHFT                                                  0x11
#define HWIO_SDC1_HC_REG_28_2A_BLK_GAP_CTL_STOP_GAP_REQ_BMSK                                               0x10000
#define HWIO_SDC1_HC_REG_28_2A_BLK_GAP_CTL_STOP_GAP_REQ_SHFT                                                  0x10
#define HWIO_SDC1_HC_REG_28_2A_PWR_CTL_SD_BUS_VOLTAGE_SEL_BMSK                                               0xe00
#define HWIO_SDC1_HC_REG_28_2A_PWR_CTL_SD_BUS_VOLTAGE_SEL_SHFT                                                 0x9
#define HWIO_SDC1_HC_REG_28_2A_PWR_CTL_SD_BUS_PWR_BMSK                                                       0x100
#define HWIO_SDC1_HC_REG_28_2A_PWR_CTL_SD_BUS_PWR_SHFT                                                         0x8
#define HWIO_SDC1_HC_REG_28_2A_HST_CTL1_CARD_DETECT_SIGNAL_SEL_BMSK                                           0x80
#define HWIO_SDC1_HC_REG_28_2A_HST_CTL1_CARD_DETECT_SIGNAL_SEL_SHFT                                            0x7
#define HWIO_SDC1_HC_REG_28_2A_HST_CTL1_CARD_DETECT_TEST_LEVEL_BMSK                                           0x40
#define HWIO_SDC1_HC_REG_28_2A_HST_CTL1_CARD_DETECT_TEST_LEVEL_SHFT                                            0x6
#define HWIO_SDC1_HC_REG_28_2A_HST_CTL1_EXTENDED_DATA_TRANS_WIDTH_BMSK                                        0x20
#define HWIO_SDC1_HC_REG_28_2A_HST_CTL1_EXTENDED_DATA_TRANS_WIDTH_SHFT                                         0x5
#define HWIO_SDC1_HC_REG_28_2A_HST_CTL1_DMA_SEL_BMSK                                                          0x18
#define HWIO_SDC1_HC_REG_28_2A_HST_CTL1_DMA_SEL_SHFT                                                           0x3
#define HWIO_SDC1_HC_REG_28_2A_HST_CTL1_HS_EN_BMSK                                                             0x4
#define HWIO_SDC1_HC_REG_28_2A_HST_CTL1_HS_EN_SHFT                                                             0x2
#define HWIO_SDC1_HC_REG_28_2A_HST_CTL1_DATA_TRANS_WIDTH_BMSK                                                  0x2
#define HWIO_SDC1_HC_REG_28_2A_HST_CTL1_DATA_TRANS_WIDTH_SHFT                                                  0x1
#define HWIO_SDC1_HC_REG_28_2A_HST_CTL1_LED_CTL_BMSK                                                           0x1
#define HWIO_SDC1_HC_REG_28_2A_HST_CTL1_LED_CTL_SHFT                                                           0x0

#define HWIO_SDC1_HC_REG_2C_2E_ADDR                                                                     (SDC1_SDCC5_HC_REG_BASE      + 0x0000002c)
#define HWIO_SDC1_HC_REG_2C_2E_PHYS                                                                     (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x0000002c)
#define HWIO_SDC1_HC_REG_2C_2E_OFFS                                                                     (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x0000002c)
#define HWIO_SDC1_HC_REG_2C_2E_RMSK                                                                      0x70fffe7
#define HWIO_SDC1_HC_REG_2C_2E_IN          \
        in_dword_masked(HWIO_SDC1_HC_REG_2C_2E_ADDR, HWIO_SDC1_HC_REG_2C_2E_RMSK)
#define HWIO_SDC1_HC_REG_2C_2E_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_REG_2C_2E_ADDR, m)
#define HWIO_SDC1_HC_REG_2C_2E_OUT(v)      \
        out_dword(HWIO_SDC1_HC_REG_2C_2E_ADDR,v)
#define HWIO_SDC1_HC_REG_2C_2E_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_REG_2C_2E_ADDR,m,v,HWIO_SDC1_HC_REG_2C_2E_IN)
#define HWIO_SDC1_HC_REG_2C_2E_SW_RST_DAT_LINE_BMSK                                                      0x4000000
#define HWIO_SDC1_HC_REG_2C_2E_SW_RST_DAT_LINE_SHFT                                                           0x1a
#define HWIO_SDC1_HC_REG_2C_2E_SW_RST_CMD_LINE_BMSK                                                      0x2000000
#define HWIO_SDC1_HC_REG_2C_2E_SW_RST_CMD_LINE_SHFT                                                           0x19
#define HWIO_SDC1_HC_REG_2C_2E_SW_RST_FOR_ALL_BMSK                                                       0x1000000
#define HWIO_SDC1_HC_REG_2C_2E_SW_RST_FOR_ALL_SHFT                                                            0x18
#define HWIO_SDC1_HC_REG_2C_2E_DATA_TIMEOUT_COUNTER_BMSK                                                   0xf0000
#define HWIO_SDC1_HC_REG_2C_2E_DATA_TIMEOUT_COUNTER_SHFT                                                      0x10
#define HWIO_SDC1_HC_REG_2C_2E_CLK_CTL_SDCLK_FREQ_SEL_BMSK                                                  0xff00
#define HWIO_SDC1_HC_REG_2C_2E_CLK_CTL_SDCLK_FREQ_SEL_SHFT                                                     0x8
#define HWIO_SDC1_HC_REG_2C_2E_CLK_CTL_SDCLK_FREQ_SEL_MSB_BMSK                                                0xc0
#define HWIO_SDC1_HC_REG_2C_2E_CLK_CTL_SDCLK_FREQ_SEL_MSB_SHFT                                                 0x6
#define HWIO_SDC1_HC_REG_2C_2E_CLK_CTL_GEN_SEL_BMSK                                                           0x20
#define HWIO_SDC1_HC_REG_2C_2E_CLK_CTL_GEN_SEL_SHFT                                                            0x5
#define HWIO_SDC1_HC_REG_2C_2E_CLK_CTL_SDCLK_EN_BMSK                                                           0x4
#define HWIO_SDC1_HC_REG_2C_2E_CLK_CTL_SDCLK_EN_SHFT                                                           0x2
#define HWIO_SDC1_HC_REG_2C_2E_CLK_CTL_INTERNAL_CLK_STABLE_BMSK                                                0x2
#define HWIO_SDC1_HC_REG_2C_2E_CLK_CTL_INTERNAL_CLK_STABLE_SHFT                                                0x1
#define HWIO_SDC1_HC_REG_2C_2E_CLK_CTL_INTERNAL_CLK_EN_BMSK                                                    0x1
#define HWIO_SDC1_HC_REG_2C_2E_CLK_CTL_INTERNAL_CLK_EN_SHFT                                                    0x0

#define HWIO_SDC1_HC_REG_30_32_ADDR                                                                     (SDC1_SDCC5_HC_REG_BASE      + 0x00000030)
#define HWIO_SDC1_HC_REG_30_32_PHYS                                                                     (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x00000030)
#define HWIO_SDC1_HC_REG_30_32_OFFS                                                                     (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x00000030)
#define HWIO_SDC1_HC_REG_30_32_RMSK                                                                     0x87ff9fff
#define HWIO_SDC1_HC_REG_30_32_IN          \
        in_dword_masked(HWIO_SDC1_HC_REG_30_32_ADDR, HWIO_SDC1_HC_REG_30_32_RMSK)
#define HWIO_SDC1_HC_REG_30_32_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_REG_30_32_ADDR, m)
#define HWIO_SDC1_HC_REG_30_32_OUT(v)      \
        out_dword(HWIO_SDC1_HC_REG_30_32_ADDR,v)
#define HWIO_SDC1_HC_REG_30_32_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_REG_30_32_ADDR,m,v,HWIO_SDC1_HC_REG_30_32_IN)
#define HWIO_SDC1_HC_REG_30_32_ERR_INT_STS_VENDOR_SPECIFIC_ERR_BMSK                                     0x80000000
#define HWIO_SDC1_HC_REG_30_32_ERR_INT_STS_VENDOR_SPECIFIC_ERR_SHFT                                           0x1f
#define HWIO_SDC1_HC_REG_30_32_ERR_INT_STS_TUNING_ERR_BMSK                                               0x4000000
#define HWIO_SDC1_HC_REG_30_32_ERR_INT_STS_TUNING_ERR_SHFT                                                    0x1a
#define HWIO_SDC1_HC_REG_30_32_ERR_INT_STS_ADMA_ERR_BMSK                                                 0x2000000
#define HWIO_SDC1_HC_REG_30_32_ERR_INT_STS_ADMA_ERR_SHFT                                                      0x19
#define HWIO_SDC1_HC_REG_30_32_ERR_INT_STS_AUTO_CMD_ERR_BMSK                                             0x1000000
#define HWIO_SDC1_HC_REG_30_32_ERR_INT_STS_AUTO_CMD_ERR_SHFT                                                  0x18
#define HWIO_SDC1_HC_REG_30_32_ERR_INT_STS_CURRENT_LIMIT_ERR_BMSK                                         0x800000
#define HWIO_SDC1_HC_REG_30_32_ERR_INT_STS_CURRENT_LIMIT_ERR_SHFT                                             0x17
#define HWIO_SDC1_HC_REG_30_32_ERR_INT_STS_DATA_END_BIT_ERR_BMSK                                          0x400000
#define HWIO_SDC1_HC_REG_30_32_ERR_INT_STS_DATA_END_BIT_ERR_SHFT                                              0x16
#define HWIO_SDC1_HC_REG_30_32_ERR_INT_STS_DATA_CRC_ERR_BMSK                                              0x200000
#define HWIO_SDC1_HC_REG_30_32_ERR_INT_STS_DATA_CRC_ERR_SHFT                                                  0x15
#define HWIO_SDC1_HC_REG_30_32_ERR_INT_STS_DATA_TIMEOUT_ERR_BMSK                                          0x100000
#define HWIO_SDC1_HC_REG_30_32_ERR_INT_STS_DATA_TIMEOUT_ERR_SHFT                                              0x14
#define HWIO_SDC1_HC_REG_30_32_ERR_INT_STS_CMD_INDX_ERR_BMSK                                               0x80000
#define HWIO_SDC1_HC_REG_30_32_ERR_INT_STS_CMD_INDX_ERR_SHFT                                                  0x13
#define HWIO_SDC1_HC_REG_30_32_ERR_INT_STS_CMD_END_BIT_ERR_BMSK                                            0x40000
#define HWIO_SDC1_HC_REG_30_32_ERR_INT_STS_CMD_END_BIT_ERR_SHFT                                               0x12
#define HWIO_SDC1_HC_REG_30_32_ERR_INT_STS_CMD_CRC_ERR_BMSK                                                0x20000
#define HWIO_SDC1_HC_REG_30_32_ERR_INT_STS_CMD_CRC_ERR_SHFT                                                   0x11
#define HWIO_SDC1_HC_REG_30_32_ERR_INT_STS_CMD_TIMEOUT_ERR_BMSK                                            0x10000
#define HWIO_SDC1_HC_REG_30_32_ERR_INT_STS_CMD_TIMEOUT_ERR_SHFT                                               0x10
#define HWIO_SDC1_HC_REG_30_32_NORMAL_INT_STS_ERR_INT_BMSK                                                  0x8000
#define HWIO_SDC1_HC_REG_30_32_NORMAL_INT_STS_ERR_INT_SHFT                                                     0xf
#define HWIO_SDC1_HC_REG_30_32_NORMAL_INT_STS_RETUNING_EVENT_BMSK                                           0x1000
#define HWIO_SDC1_HC_REG_30_32_NORMAL_INT_STS_RETUNING_EVENT_SHFT                                              0xc
#define HWIO_SDC1_HC_REG_30_32_NORMAL_INT_STS_INT_C_BMSK                                                     0x800
#define HWIO_SDC1_HC_REG_30_32_NORMAL_INT_STS_INT_C_SHFT                                                       0xb
#define HWIO_SDC1_HC_REG_30_32_NORMAL_INT_STS_INT_B_BMSK                                                     0x400
#define HWIO_SDC1_HC_REG_30_32_NORMAL_INT_STS_INT_B_SHFT                                                       0xa
#define HWIO_SDC1_HC_REG_30_32_NORMAL_INT_STS_INT_A_BMSK                                                     0x200
#define HWIO_SDC1_HC_REG_30_32_NORMAL_INT_STS_INT_A_SHFT                                                       0x9
#define HWIO_SDC1_HC_REG_30_32_NORMAL_INT_STS_CARD_INT_BMSK                                                  0x100
#define HWIO_SDC1_HC_REG_30_32_NORMAL_INT_STS_CARD_INT_SHFT                                                    0x8
#define HWIO_SDC1_HC_REG_30_32_NORMAL_INT_STS_CARD_REMOVAL_BMSK                                               0x80
#define HWIO_SDC1_HC_REG_30_32_NORMAL_INT_STS_CARD_REMOVAL_SHFT                                                0x7
#define HWIO_SDC1_HC_REG_30_32_NORMAL_INT_STS_CARD_INSERTION_BMSK                                             0x40
#define HWIO_SDC1_HC_REG_30_32_NORMAL_INT_STS_CARD_INSERTION_SHFT                                              0x6
#define HWIO_SDC1_HC_REG_30_32_NORMAL_INT_STS_BUF_RD_READY_BMSK                                               0x20
#define HWIO_SDC1_HC_REG_30_32_NORMAL_INT_STS_BUF_RD_READY_SHFT                                                0x5
#define HWIO_SDC1_HC_REG_30_32_NORMAL_INT_STS_BUF_WR_READY_BMSK                                               0x10
#define HWIO_SDC1_HC_REG_30_32_NORMAL_INT_STS_BUF_WR_READY_SHFT                                                0x4
#define HWIO_SDC1_HC_REG_30_32_NORMAL_INT_STS_DMA_INT_BMSK                                                     0x8
#define HWIO_SDC1_HC_REG_30_32_NORMAL_INT_STS_DMA_INT_SHFT                                                     0x3
#define HWIO_SDC1_HC_REG_30_32_NORMAL_INT_STS_BLK_GAP_EVENT_BMSK                                               0x4
#define HWIO_SDC1_HC_REG_30_32_NORMAL_INT_STS_BLK_GAP_EVENT_SHFT                                               0x2
#define HWIO_SDC1_HC_REG_30_32_NORMAL_INT_STS_TRANS_COMPLETE_BMSK                                              0x2
#define HWIO_SDC1_HC_REG_30_32_NORMAL_INT_STS_TRANS_COMPLETE_SHFT                                              0x1
#define HWIO_SDC1_HC_REG_30_32_NORMAL_INT_STS_CMD_COMPLETE_BMSK                                                0x1
#define HWIO_SDC1_HC_REG_30_32_NORMAL_INT_STS_CMD_COMPLETE_SHFT                                                0x0

#define HWIO_SDC1_HC_REG_34_36_ADDR                                                                     (SDC1_SDCC5_HC_REG_BASE      + 0x00000034)
#define HWIO_SDC1_HC_REG_34_36_PHYS                                                                     (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x00000034)
#define HWIO_SDC1_HC_REG_34_36_OFFS                                                                     (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x00000034)
#define HWIO_SDC1_HC_REG_34_36_RMSK                                                                     0x87ff1fff
#define HWIO_SDC1_HC_REG_34_36_IN          \
        in_dword_masked(HWIO_SDC1_HC_REG_34_36_ADDR, HWIO_SDC1_HC_REG_34_36_RMSK)
#define HWIO_SDC1_HC_REG_34_36_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_REG_34_36_ADDR, m)
#define HWIO_SDC1_HC_REG_34_36_OUT(v)      \
        out_dword(HWIO_SDC1_HC_REG_34_36_ADDR,v)
#define HWIO_SDC1_HC_REG_34_36_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_REG_34_36_ADDR,m,v,HWIO_SDC1_HC_REG_34_36_IN)
#define HWIO_SDC1_HC_REG_34_36_ERR_INT_STS_EN_VENDOR_SPECIFIC_ERR_BMSK                                  0x80000000
#define HWIO_SDC1_HC_REG_34_36_ERR_INT_STS_EN_VENDOR_SPECIFIC_ERR_SHFT                                        0x1f
#define HWIO_SDC1_HC_REG_34_36_ERR_INT_STS_EN_TUNING_ERR_BMSK                                            0x4000000
#define HWIO_SDC1_HC_REG_34_36_ERR_INT_STS_EN_TUNING_ERR_SHFT                                                 0x1a
#define HWIO_SDC1_HC_REG_34_36_ERR_INT_STS_EN_ADMA_ERR_BMSK                                              0x2000000
#define HWIO_SDC1_HC_REG_34_36_ERR_INT_STS_EN_ADMA_ERR_SHFT                                                   0x19
#define HWIO_SDC1_HC_REG_34_36_ERR_INT_STS_EN_AUTO_CMD_ERR_BMSK                                          0x1000000
#define HWIO_SDC1_HC_REG_34_36_ERR_INT_STS_EN_AUTO_CMD_ERR_SHFT                                               0x18
#define HWIO_SDC1_HC_REG_34_36_ERR_INT_STS_EN_CURRENT_LIMIT_ERR_BMSK                                      0x800000
#define HWIO_SDC1_HC_REG_34_36_ERR_INT_STS_EN_CURRENT_LIMIT_ERR_SHFT                                          0x17
#define HWIO_SDC1_HC_REG_34_36_ERR_INT_STS_EN_DATA_END_BIT_ERR_BMSK                                       0x400000
#define HWIO_SDC1_HC_REG_34_36_ERR_INT_STS_EN_DATA_END_BIT_ERR_SHFT                                           0x16
#define HWIO_SDC1_HC_REG_34_36_ERR_INT_STS_EN_DATA_CRC_ERR_BMSK                                           0x200000
#define HWIO_SDC1_HC_REG_34_36_ERR_INT_STS_EN_DATA_CRC_ERR_SHFT                                               0x15
#define HWIO_SDC1_HC_REG_34_36_ERR_INT_STS_EN_DATA_TIMEOUT_BMSK                                           0x100000
#define HWIO_SDC1_HC_REG_34_36_ERR_INT_STS_EN_DATA_TIMEOUT_SHFT                                               0x14
#define HWIO_SDC1_HC_REG_34_36_ERR_INT_STS_EN_CMD_INDX_ERR_BMSK                                            0x80000
#define HWIO_SDC1_HC_REG_34_36_ERR_INT_STS_EN_CMD_INDX_ERR_SHFT                                               0x13
#define HWIO_SDC1_HC_REG_34_36_ERR_INT_STS_EN_CMD_END_BIT_ERR_BMSK                                         0x40000
#define HWIO_SDC1_HC_REG_34_36_ERR_INT_STS_EN_CMD_END_BIT_ERR_SHFT                                            0x12
#define HWIO_SDC1_HC_REG_34_36_ERR_INT_STS_EN_CMD_CRC_ERR_BMSK                                             0x20000
#define HWIO_SDC1_HC_REG_34_36_ERR_INT_STS_EN_CMD_CRC_ERR_SHFT                                                0x11
#define HWIO_SDC1_HC_REG_34_36_ERR_INT_STS_EN_CMD_TIMEOUT_BMSK                                             0x10000
#define HWIO_SDC1_HC_REG_34_36_ERR_INT_STS_EN_CMD_TIMEOUT_SHFT                                                0x10
#define HWIO_SDC1_HC_REG_34_36_NORMAL_INT_STS_EN_RETUNING_EVENT_BMSK                                        0x1000
#define HWIO_SDC1_HC_REG_34_36_NORMAL_INT_STS_EN_RETUNING_EVENT_SHFT                                           0xc
#define HWIO_SDC1_HC_REG_34_36_NORMAL_INT_STS_EN_INT_C_BMSK                                                  0x800
#define HWIO_SDC1_HC_REG_34_36_NORMAL_INT_STS_EN_INT_C_SHFT                                                    0xb
#define HWIO_SDC1_HC_REG_34_36_NORMAL_INT_STS_EN_INT_B_BMSK                                                  0x400
#define HWIO_SDC1_HC_REG_34_36_NORMAL_INT_STS_EN_INT_B_SHFT                                                    0xa
#define HWIO_SDC1_HC_REG_34_36_NORMAL_INT_STS_EN_INT_A_BMSK                                                  0x200
#define HWIO_SDC1_HC_REG_34_36_NORMAL_INT_STS_EN_INT_A_SHFT                                                    0x9
#define HWIO_SDC1_HC_REG_34_36_NORMAL_INT_STS_EN_CARD_INT_BMSK                                               0x100
#define HWIO_SDC1_HC_REG_34_36_NORMAL_INT_STS_EN_CARD_INT_SHFT                                                 0x8
#define HWIO_SDC1_HC_REG_34_36_NORMAL_INT_STS_EN_CARD_REMOVAL_BMSK                                            0x80
#define HWIO_SDC1_HC_REG_34_36_NORMAL_INT_STS_EN_CARD_REMOVAL_SHFT                                             0x7
#define HWIO_SDC1_HC_REG_34_36_NORMAL_INT_STS_EN_CARD_INSERTION_BMSK                                          0x40
#define HWIO_SDC1_HC_REG_34_36_NORMAL_INT_STS_EN_CARD_INSERTION_SHFT                                           0x6
#define HWIO_SDC1_HC_REG_34_36_NORMAL_INT_STS_EN_BUF_RD_READY_BMSK                                            0x20
#define HWIO_SDC1_HC_REG_34_36_NORMAL_INT_STS_EN_BUF_RD_READY_SHFT                                             0x5
#define HWIO_SDC1_HC_REG_34_36_NORMAL_INT_STS_EN_BUF_WR_READY_BMSK                                            0x10
#define HWIO_SDC1_HC_REG_34_36_NORMAL_INT_STS_EN_BUF_WR_READY_SHFT                                             0x4
#define HWIO_SDC1_HC_REG_34_36_NORMAL_INT_STS_EN_DMA_INT_BMSK                                                  0x8
#define HWIO_SDC1_HC_REG_34_36_NORMAL_INT_STS_EN_DMA_INT_SHFT                                                  0x3
#define HWIO_SDC1_HC_REG_34_36_NORMAL_INT_STS_EN_BLK_GAP_EVENT_BMSK                                            0x4
#define HWIO_SDC1_HC_REG_34_36_NORMAL_INT_STS_EN_BLK_GAP_EVENT_SHFT                                            0x2
#define HWIO_SDC1_HC_REG_34_36_NORMAL_INT_STS_EN_TRANS_COMPLETE_BMSK                                           0x2
#define HWIO_SDC1_HC_REG_34_36_NORMAL_INT_STS_EN_TRANS_COMPLETE_SHFT                                           0x1
#define HWIO_SDC1_HC_REG_34_36_NORMAL_INT_STS_EN_CMD_COMPLETE_BMSK                                             0x1
#define HWIO_SDC1_HC_REG_34_36_NORMAL_INT_STS_EN_CMD_COMPLETE_SHFT                                             0x0

#define HWIO_SDC1_HC_REG_38_3A_ADDR                                                                     (SDC1_SDCC5_HC_REG_BASE      + 0x00000038)
#define HWIO_SDC1_HC_REG_38_3A_PHYS                                                                     (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x00000038)
#define HWIO_SDC1_HC_REG_38_3A_OFFS                                                                     (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x00000038)
#define HWIO_SDC1_HC_REG_38_3A_RMSK                                                                     0x87ff9fff
#define HWIO_SDC1_HC_REG_38_3A_IN          \
        in_dword_masked(HWIO_SDC1_HC_REG_38_3A_ADDR, HWIO_SDC1_HC_REG_38_3A_RMSK)
#define HWIO_SDC1_HC_REG_38_3A_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_REG_38_3A_ADDR, m)
#define HWIO_SDC1_HC_REG_38_3A_OUT(v)      \
        out_dword(HWIO_SDC1_HC_REG_38_3A_ADDR,v)
#define HWIO_SDC1_HC_REG_38_3A_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_REG_38_3A_ADDR,m,v,HWIO_SDC1_HC_REG_38_3A_IN)
#define HWIO_SDC1_HC_REG_38_3A_ERR_INT_SIGNAL_EN_VENDOR_SPECIFIC_ERR_BMSK                               0x80000000
#define HWIO_SDC1_HC_REG_38_3A_ERR_INT_SIGNAL_EN_VENDOR_SPECIFIC_ERR_SHFT                                     0x1f
#define HWIO_SDC1_HC_REG_38_3A_ERR_INT_SIGNAL_EN_TUNING_ERR_BMSK                                         0x4000000
#define HWIO_SDC1_HC_REG_38_3A_ERR_INT_SIGNAL_EN_TUNING_ERR_SHFT                                              0x1a
#define HWIO_SDC1_HC_REG_38_3A_ERR_INT_SIGNAL_EN_ADMA_ERR_BMSK                                           0x2000000
#define HWIO_SDC1_HC_REG_38_3A_ERR_INT_SIGNAL_EN_ADMA_ERR_SHFT                                                0x19
#define HWIO_SDC1_HC_REG_38_3A_ERR_INT_SIGNAL_EN_AUTO_CMD_ERR_BMSK                                       0x1000000
#define HWIO_SDC1_HC_REG_38_3A_ERR_INT_SIGNAL_EN_AUTO_CMD_ERR_SHFT                                            0x18
#define HWIO_SDC1_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CURRENT_LIMIT_ERR_BMSK                                   0x800000
#define HWIO_SDC1_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CURRENT_LIMIT_ERR_SHFT                                       0x17
#define HWIO_SDC1_HC_REG_38_3A_ERR_INT_SIGNAL_EN_DATA_END_BIT_ERR_BMSK                                    0x400000
#define HWIO_SDC1_HC_REG_38_3A_ERR_INT_SIGNAL_EN_DATA_END_BIT_ERR_SHFT                                        0x16
#define HWIO_SDC1_HC_REG_38_3A_ERR_INT_SIGNAL_EN_DATA_CRC_ERR_BMSK                                        0x200000
#define HWIO_SDC1_HC_REG_38_3A_ERR_INT_SIGNAL_EN_DATA_CRC_ERR_SHFT                                            0x15
#define HWIO_SDC1_HC_REG_38_3A_ERR_INT_SIGNAL_EN_DATA_TIMEOUT_BMSK                                        0x100000
#define HWIO_SDC1_HC_REG_38_3A_ERR_INT_SIGNAL_EN_DATA_TIMEOUT_SHFT                                            0x14
#define HWIO_SDC1_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CMD_INDX_ERR_BMSK                                         0x80000
#define HWIO_SDC1_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CMD_INDX_ERR_SHFT                                            0x13
#define HWIO_SDC1_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CMD_END_BIT_ERR_BMSK                                      0x40000
#define HWIO_SDC1_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CMD_END_BIT_ERR_SHFT                                         0x12
#define HWIO_SDC1_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CMD_CRC_ERR_BMSK                                          0x20000
#define HWIO_SDC1_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CMD_CRC_ERR_SHFT                                             0x11
#define HWIO_SDC1_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CMD_TIMEOUT_BMSK                                          0x10000
#define HWIO_SDC1_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CMD_TIMEOUT_SHFT                                             0x10
#define HWIO_SDC1_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_ERR_INT_BMSK                                            0x8000
#define HWIO_SDC1_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_ERR_INT_SHFT                                               0xf
#define HWIO_SDC1_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_RETUNING_EVENT_BMSK                                     0x1000
#define HWIO_SDC1_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_RETUNING_EVENT_SHFT                                        0xc
#define HWIO_SDC1_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_INT_C_BMSK                                               0x800
#define HWIO_SDC1_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_INT_C_SHFT                                                 0xb
#define HWIO_SDC1_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_INT_B_BMSK                                               0x400
#define HWIO_SDC1_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_INT_B_SHFT                                                 0xa
#define HWIO_SDC1_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_INT_A_BMSK                                               0x200
#define HWIO_SDC1_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_INT_A_SHFT                                                 0x9
#define HWIO_SDC1_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_CARD_INT_BMSK                                            0x100
#define HWIO_SDC1_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_CARD_INT_SHFT                                              0x8
#define HWIO_SDC1_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_CARD_REMOVAL_BMSK                                         0x80
#define HWIO_SDC1_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_CARD_REMOVAL_SHFT                                          0x7
#define HWIO_SDC1_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_CARD_INSERTION_BMSK                                       0x40
#define HWIO_SDC1_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_CARD_INSERTION_SHFT                                        0x6
#define HWIO_SDC1_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_BUF_RD_READY_BMSK                                         0x20
#define HWIO_SDC1_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_BUF_RD_READY_SHFT                                          0x5
#define HWIO_SDC1_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_BUF_WR_READY_BMSK                                         0x10
#define HWIO_SDC1_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_BUF_WR_READY_SHFT                                          0x4
#define HWIO_SDC1_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_DMA_INT_BMSK                                               0x8
#define HWIO_SDC1_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_DMA_INT_SHFT                                               0x3
#define HWIO_SDC1_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_BLK_GAP_EVENT_BMSK                                         0x4
#define HWIO_SDC1_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_BLK_GAP_EVENT_SHFT                                         0x2
#define HWIO_SDC1_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_TRANS_COMPLETE_BMSK                                        0x2
#define HWIO_SDC1_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_TRANS_COMPLETE_SHFT                                        0x1
#define HWIO_SDC1_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_CMD_COMPLETE_BMSK                                          0x1
#define HWIO_SDC1_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_CMD_COMPLETE_SHFT                                          0x0

#define HWIO_SDC1_HC_REG_3C_3E_ADDR                                                                     (SDC1_SDCC5_HC_REG_BASE      + 0x0000003c)
#define HWIO_SDC1_HC_REG_3C_3E_PHYS                                                                     (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x0000003c)
#define HWIO_SDC1_HC_REG_3C_3E_OFFS                                                                     (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x0000003c)
#define HWIO_SDC1_HC_REG_3C_3E_RMSK                                                                     0xc0ff009f
#define HWIO_SDC1_HC_REG_3C_3E_IN          \
        in_dword_masked(HWIO_SDC1_HC_REG_3C_3E_ADDR, HWIO_SDC1_HC_REG_3C_3E_RMSK)
#define HWIO_SDC1_HC_REG_3C_3E_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_REG_3C_3E_ADDR, m)
#define HWIO_SDC1_HC_REG_3C_3E_OUT(v)      \
        out_dword(HWIO_SDC1_HC_REG_3C_3E_ADDR,v)
#define HWIO_SDC1_HC_REG_3C_3E_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_REG_3C_3E_ADDR,m,v,HWIO_SDC1_HC_REG_3C_3E_IN)
#define HWIO_SDC1_HC_REG_3C_3E_HST_CTL2_PRESET_VALUE_EN_BMSK                                            0x80000000
#define HWIO_SDC1_HC_REG_3C_3E_HST_CTL2_PRESET_VALUE_EN_SHFT                                                  0x1f
#define HWIO_SDC1_HC_REG_3C_3E_HST_CTL2_ASYNC_INT_EN_BMSK                                               0x40000000
#define HWIO_SDC1_HC_REG_3C_3E_HST_CTL2_ASYNC_INT_EN_SHFT                                                     0x1e
#define HWIO_SDC1_HC_REG_3C_3E_HST_CTL2_SAMPL_CLK_SEL_BMSK                                                0x800000
#define HWIO_SDC1_HC_REG_3C_3E_HST_CTL2_SAMPL_CLK_SEL_SHFT                                                    0x17
#define HWIO_SDC1_HC_REG_3C_3E_HST_CTL2_EXEC_TUNING_BMSK                                                  0x400000
#define HWIO_SDC1_HC_REG_3C_3E_HST_CTL2_EXEC_TUNING_SHFT                                                      0x16
#define HWIO_SDC1_HC_REG_3C_3E_HST_CTL2_DRIVER_STRENGTH_SEL_BMSK                                          0x300000
#define HWIO_SDC1_HC_REG_3C_3E_HST_CTL2_DRIVER_STRENGTH_SEL_SHFT                                              0x14
#define HWIO_SDC1_HC_REG_3C_3E_HST_CTL2_SIGNALING_1_8_EN_BMSK                                              0x80000
#define HWIO_SDC1_HC_REG_3C_3E_HST_CTL2_SIGNALING_1_8_EN_SHFT                                                 0x13
#define HWIO_SDC1_HC_REG_3C_3E_HST_CTL2_UHS_MODE_SEL_BMSK                                                  0x70000
#define HWIO_SDC1_HC_REG_3C_3E_HST_CTL2_UHS_MODE_SEL_SHFT                                                     0x10
#define HWIO_SDC1_HC_REG_3C_3E_AUTO_CMD_NOT_ISSUED_BY_AUTO_CMD12_BMSK                                         0x80
#define HWIO_SDC1_HC_REG_3C_3E_AUTO_CMD_NOT_ISSUED_BY_AUTO_CMD12_SHFT                                          0x7
#define HWIO_SDC1_HC_REG_3C_3E_AUTO_CMD_INDX_ERR_BMSK                                                         0x10
#define HWIO_SDC1_HC_REG_3C_3E_AUTO_CMD_INDX_ERR_SHFT                                                          0x4
#define HWIO_SDC1_HC_REG_3C_3E_AUTO_CMD_END_BIT_ERR_BMSK                                                       0x8
#define HWIO_SDC1_HC_REG_3C_3E_AUTO_CMD_END_BIT_ERR_SHFT                                                       0x3
#define HWIO_SDC1_HC_REG_3C_3E_AUTO_CMD_CRC_ERR_BMSK                                                           0x4
#define HWIO_SDC1_HC_REG_3C_3E_AUTO_CMD_CRC_ERR_SHFT                                                           0x2
#define HWIO_SDC1_HC_REG_3C_3E_AUTO_CMD_TIMEOUT_BMSK                                                           0x2
#define HWIO_SDC1_HC_REG_3C_3E_AUTO_CMD_TIMEOUT_SHFT                                                           0x1
#define HWIO_SDC1_HC_REG_3C_3E_AUTO_CMD12_NOT_EXEC_BMSK                                                        0x1
#define HWIO_SDC1_HC_REG_3C_3E_AUTO_CMD12_NOT_EXEC_SHFT                                                        0x0

#define HWIO_SDC1_HC_REG_40_42_ADDR                                                                     (SDC1_SDCC5_HC_REG_BASE      + 0x00000040)
#define HWIO_SDC1_HC_REG_40_42_PHYS                                                                     (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x00000040)
#define HWIO_SDC1_HC_REG_40_42_OFFS                                                                     (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x00000040)
#define HWIO_SDC1_HC_REG_40_42_RMSK                                                                     0xf7efffbf
#define HWIO_SDC1_HC_REG_40_42_IN          \
        in_dword_masked(HWIO_SDC1_HC_REG_40_42_ADDR, HWIO_SDC1_HC_REG_40_42_RMSK)
#define HWIO_SDC1_HC_REG_40_42_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_REG_40_42_ADDR, m)
#define HWIO_SDC1_HC_REG_40_42_CAPABILITIES_SLOT_TYPE_BMSK                                              0xc0000000
#define HWIO_SDC1_HC_REG_40_42_CAPABILITIES_SLOT_TYPE_SHFT                                                    0x1e
#define HWIO_SDC1_HC_REG_40_42_CAPABILITIES_ASYNC_INT_SUPPORT_BMSK                                      0x20000000
#define HWIO_SDC1_HC_REG_40_42_CAPABILITIES_ASYNC_INT_SUPPORT_SHFT                                            0x1d
#define HWIO_SDC1_HC_REG_40_42_CAPABILITIES_SYS_BUS_SUPPORT_64_BIT_BMSK                                 0x10000000
#define HWIO_SDC1_HC_REG_40_42_CAPABILITIES_SYS_BUS_SUPPORT_64_BIT_SHFT                                       0x1c
#define HWIO_SDC1_HC_REG_40_42_CAPABILITIES_VOLTAGE_SUPPORT_1_8V_BMSK                                    0x4000000
#define HWIO_SDC1_HC_REG_40_42_CAPABILITIES_VOLTAGE_SUPPORT_1_8V_SHFT                                         0x1a
#define HWIO_SDC1_HC_REG_40_42_CAPABILITIES_VOLTAGE_SUPPORT_3_0V_BMSK                                    0x2000000
#define HWIO_SDC1_HC_REG_40_42_CAPABILITIES_VOLTAGE_SUPPORT_3_0V_SHFT                                         0x19
#define HWIO_SDC1_HC_REG_40_42_CAPABILITIES_VOLTAGE_SUPPORT_3_3V_BMSK                                    0x1000000
#define HWIO_SDC1_HC_REG_40_42_CAPABILITIES_VOLTAGE_SUPPORT_3_3V_SHFT                                         0x18
#define HWIO_SDC1_HC_REG_40_42_CAPABILITIES_SUSPEND_RESUME_SUPPORT_BMSK                                   0x800000
#define HWIO_SDC1_HC_REG_40_42_CAPABILITIES_SUSPEND_RESUME_SUPPORT_SHFT                                       0x17
#define HWIO_SDC1_HC_REG_40_42_CAPABILITIES_SDMA_SUPPORT_BMSK                                             0x400000
#define HWIO_SDC1_HC_REG_40_42_CAPABILITIES_SDMA_SUPPORT_SHFT                                                 0x16
#define HWIO_SDC1_HC_REG_40_42_CAPABILITIES_HS_SUPPORT_BMSK                                               0x200000
#define HWIO_SDC1_HC_REG_40_42_CAPABILITIES_HS_SUPPORT_SHFT                                                   0x15
#define HWIO_SDC1_HC_REG_40_42_CAPABILITIES_ADMA2_SUPPORT_BMSK                                             0x80000
#define HWIO_SDC1_HC_REG_40_42_CAPABILITIES_ADMA2_SUPPORT_SHFT                                                0x13
#define HWIO_SDC1_HC_REG_40_42_CAPABILITIES_SUPPORT_8_BIT_BMSK                                             0x40000
#define HWIO_SDC1_HC_REG_40_42_CAPABILITIES_SUPPORT_8_BIT_SHFT                                                0x12
#define HWIO_SDC1_HC_REG_40_42_CAPABILITIES_MAX_BLK_LENGTH_BMSK                                            0x30000
#define HWIO_SDC1_HC_REG_40_42_CAPABILITIES_MAX_BLK_LENGTH_SHFT                                               0x10
#define HWIO_SDC1_HC_REG_40_42_CAPABILITIES_BASE_SDCLK_FREQ_BMSK                                            0xff00
#define HWIO_SDC1_HC_REG_40_42_CAPABILITIES_BASE_SDCLK_FREQ_SHFT                                               0x8
#define HWIO_SDC1_HC_REG_40_42_CAPABILITIES_TIMEOUT_CLK_UNIT_BMSK                                             0x80
#define HWIO_SDC1_HC_REG_40_42_CAPABILITIES_TIMEOUT_CLK_UNIT_SHFT                                              0x7
#define HWIO_SDC1_HC_REG_40_42_CAPABILITIES_TIMEOUT_CLK_FREQ_BMSK                                             0x3f
#define HWIO_SDC1_HC_REG_40_42_CAPABILITIES_TIMEOUT_CLK_FREQ_SHFT                                              0x0

#define HWIO_SDC1_HC_REG_44_46_ADDR                                                                     (SDC1_SDCC5_HC_REG_BASE      + 0x00000044)
#define HWIO_SDC1_HC_REG_44_46_PHYS                                                                     (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x00000044)
#define HWIO_SDC1_HC_REG_44_46_OFFS                                                                     (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x00000044)
#define HWIO_SDC1_HC_REG_44_46_RMSK                                                                       0xffef77
#define HWIO_SDC1_HC_REG_44_46_IN          \
        in_dword_masked(HWIO_SDC1_HC_REG_44_46_ADDR, HWIO_SDC1_HC_REG_44_46_RMSK)
#define HWIO_SDC1_HC_REG_44_46_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_REG_44_46_ADDR, m)
#define HWIO_SDC1_HC_REG_44_46_CAPABILITIES_CLK_MULTIPLIER_BMSK                                           0xff0000
#define HWIO_SDC1_HC_REG_44_46_CAPABILITIES_CLK_MULTIPLIER_SHFT                                               0x10
#define HWIO_SDC1_HC_REG_44_46_CAPABILITIES_RETUNING_MODE_BMSK                                              0xc000
#define HWIO_SDC1_HC_REG_44_46_CAPABILITIES_RETUNING_MODE_SHFT                                                 0xe
#define HWIO_SDC1_HC_REG_44_46_CAPABILITIES_USE_TUNING_FOR_SDR50_BMSK                                       0x2000
#define HWIO_SDC1_HC_REG_44_46_CAPABILITIES_USE_TUNING_FOR_SDR50_SHFT                                          0xd
#define HWIO_SDC1_HC_REG_44_46_CAPABILITIES_TIMER_CNT_FOR_RETUNING_BMSK                                      0xf00
#define HWIO_SDC1_HC_REG_44_46_CAPABILITIES_TIMER_CNT_FOR_RETUNING_SHFT                                        0x8
#define HWIO_SDC1_HC_REG_44_46_CAPABILITIES_DRIVER_TYPE_D_SUPPORT_BMSK                                        0x40
#define HWIO_SDC1_HC_REG_44_46_CAPABILITIES_DRIVER_TYPE_D_SUPPORT_SHFT                                         0x6
#define HWIO_SDC1_HC_REG_44_46_CAPABILITIES_DRIVER_TYPE_C_SUPPORT_BMSK                                        0x20
#define HWIO_SDC1_HC_REG_44_46_CAPABILITIES_DRIVER_TYPE_C_SUPPORT_SHFT                                         0x5
#define HWIO_SDC1_HC_REG_44_46_CAPABILITIES_DRIVER_TYPE_A_SUPPORT_BMSK                                        0x10
#define HWIO_SDC1_HC_REG_44_46_CAPABILITIES_DRIVER_TYPE_A_SUPPORT_SHFT                                         0x4
#define HWIO_SDC1_HC_REG_44_46_CAPABILITIES_DDR_50_SUPPORT_BMSK                                                0x4
#define HWIO_SDC1_HC_REG_44_46_CAPABILITIES_DDR_50_SUPPORT_SHFT                                                0x2
#define HWIO_SDC1_HC_REG_44_46_CAPABILITIES_SDR_104_SUPPORT_BMSK                                               0x2
#define HWIO_SDC1_HC_REG_44_46_CAPABILITIES_SDR_104_SUPPORT_SHFT                                               0x1
#define HWIO_SDC1_HC_REG_44_46_CAPABILITIES_SDR_50_SUPPORT_BMSK                                                0x1
#define HWIO_SDC1_HC_REG_44_46_CAPABILITIES_SDR_50_SUPPORT_SHFT                                                0x0

#define HWIO_SDC1_HC_REG_48_4A_ADDR                                                                     (SDC1_SDCC5_HC_REG_BASE      + 0x00000048)
#define HWIO_SDC1_HC_REG_48_4A_PHYS                                                                     (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x00000048)
#define HWIO_SDC1_HC_REG_48_4A_OFFS                                                                     (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x00000048)
#define HWIO_SDC1_HC_REG_48_4A_RMSK                                                                       0xffffff
#define HWIO_SDC1_HC_REG_48_4A_IN          \
        in_dword_masked(HWIO_SDC1_HC_REG_48_4A_ADDR, HWIO_SDC1_HC_REG_48_4A_RMSK)
#define HWIO_SDC1_HC_REG_48_4A_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_REG_48_4A_ADDR, m)
#define HWIO_SDC1_HC_REG_48_4A_MAX_CURRENT_1_8V_BMSK                                                      0xff0000
#define HWIO_SDC1_HC_REG_48_4A_MAX_CURRENT_1_8V_SHFT                                                          0x10
#define HWIO_SDC1_HC_REG_48_4A_MAX_CURRENT_3_0V_BMSK                                                        0xff00
#define HWIO_SDC1_HC_REG_48_4A_MAX_CURRENT_3_0V_SHFT                                                           0x8
#define HWIO_SDC1_HC_REG_48_4A_MAX_CURRENT_3_3V_BMSK                                                          0xff
#define HWIO_SDC1_HC_REG_48_4A_MAX_CURRENT_3_3V_SHFT                                                           0x0

#define HWIO_SDC1_HC_REG_50_52_ADDR                                                                     (SDC1_SDCC5_HC_REG_BASE      + 0x00000050)
#define HWIO_SDC1_HC_REG_50_52_PHYS                                                                     (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x00000050)
#define HWIO_SDC1_HC_REG_50_52_OFFS                                                                     (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x00000050)
#define HWIO_SDC1_HC_REG_50_52_RMSK                                                                     0xf3ff009f
#define HWIO_SDC1_HC_REG_50_52_OUT(v)      \
        out_dword(HWIO_SDC1_HC_REG_50_52_ADDR,v)
#define HWIO_SDC1_HC_REG_50_52_FORCE_EVENT_FOR_ERR_VENDOR_SPECIFIC_ERR_STS_BMSK                         0xf0000000
#define HWIO_SDC1_HC_REG_50_52_FORCE_EVENT_FOR_ERR_VENDOR_SPECIFIC_ERR_STS_SHFT                               0x1c
#define HWIO_SDC1_HC_REG_50_52_FORCE_EVENT_FOR_ERR_ADMA_BMSK                                             0x2000000
#define HWIO_SDC1_HC_REG_50_52_FORCE_EVENT_FOR_ERR_ADMA_SHFT                                                  0x19
#define HWIO_SDC1_HC_REG_50_52_FORCE_EVENT_FOR_ERR_AUTO_CMD_BMSK                                         0x1000000
#define HWIO_SDC1_HC_REG_50_52_FORCE_EVENT_FOR_ERR_AUTO_CMD_SHFT                                              0x18
#define HWIO_SDC1_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CURRENT_LIMIT_BMSK                                     0x800000
#define HWIO_SDC1_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CURRENT_LIMIT_SHFT                                         0x17
#define HWIO_SDC1_HC_REG_50_52_FORCE_EVENT_FOR_ERR_DATA_END_BIT_BMSK                                      0x400000
#define HWIO_SDC1_HC_REG_50_52_FORCE_EVENT_FOR_ERR_DATA_END_BIT_SHFT                                          0x16
#define HWIO_SDC1_HC_REG_50_52_FORCE_EVENT_FOR_ERR_DATA_CRC_BMSK                                          0x200000
#define HWIO_SDC1_HC_REG_50_52_FORCE_EVENT_FOR_ERR_DATA_CRC_SHFT                                              0x15
#define HWIO_SDC1_HC_REG_50_52_FORCE_EVENT_FOR_ERR_DATA_TIMEOUT_BMSK                                      0x100000
#define HWIO_SDC1_HC_REG_50_52_FORCE_EVENT_FOR_ERR_DATA_TIMEOUT_SHFT                                          0x14
#define HWIO_SDC1_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CMD_INDX_BMSK                                           0x80000
#define HWIO_SDC1_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CMD_INDX_SHFT                                              0x13
#define HWIO_SDC1_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CMD_END_BIT_BMSK                                        0x40000
#define HWIO_SDC1_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CMD_END_BIT_SHFT                                           0x12
#define HWIO_SDC1_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CMD_CRC_BMSK                                            0x20000
#define HWIO_SDC1_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CMD_CRC_SHFT                                               0x11
#define HWIO_SDC1_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CMD_TIMEOUT_BMSK                                        0x10000
#define HWIO_SDC1_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CMD_TIMEOUT_SHFT                                           0x10
#define HWIO_SDC1_HC_REG_50_52_FORCE_EVENT_FOR_CMD_NOT_ISSUED_BY_AUTO_CMD12_BMSK                              0x80
#define HWIO_SDC1_HC_REG_50_52_FORCE_EVENT_FOR_CMD_NOT_ISSUED_BY_AUTO_CMD12_SHFT                               0x7
#define HWIO_SDC1_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD_INDX_ERR_BMSK                                         0x10
#define HWIO_SDC1_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD_INDX_ERR_SHFT                                          0x4
#define HWIO_SDC1_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD_END_BIT_ERR_BMSK                                       0x8
#define HWIO_SDC1_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD_END_BIT_ERR_SHFT                                       0x3
#define HWIO_SDC1_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD_CRC_ERR_BMSK                                           0x4
#define HWIO_SDC1_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD_CRC_ERR_SHFT                                           0x2
#define HWIO_SDC1_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD_TIMEOUT_ERR_BMSK                                       0x2
#define HWIO_SDC1_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD_TIMEOUT_ERR_SHFT                                       0x1
#define HWIO_SDC1_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD12_NOT_EXEC_BMSK                                        0x1
#define HWIO_SDC1_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD12_NOT_EXEC_SHFT                                        0x0

#define HWIO_SDC1_HC_REG_54_56_ADDR                                                                     (SDC1_SDCC5_HC_REG_BASE      + 0x00000054)
#define HWIO_SDC1_HC_REG_54_56_PHYS                                                                     (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x00000054)
#define HWIO_SDC1_HC_REG_54_56_OFFS                                                                     (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x00000054)
#define HWIO_SDC1_HC_REG_54_56_RMSK                                                                            0x7
#define HWIO_SDC1_HC_REG_54_56_IN          \
        in_dword_masked(HWIO_SDC1_HC_REG_54_56_ADDR, HWIO_SDC1_HC_REG_54_56_RMSK)
#define HWIO_SDC1_HC_REG_54_56_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_REG_54_56_ADDR, m)
#define HWIO_SDC1_HC_REG_54_56_ADMA_LENGTH_MISMATCH_ERR_BMSK                                                   0x4
#define HWIO_SDC1_HC_REG_54_56_ADMA_LENGTH_MISMATCH_ERR_SHFT                                                   0x2
#define HWIO_SDC1_HC_REG_54_56_ADMA_ERR_STATE_BMSK                                                             0x3
#define HWIO_SDC1_HC_REG_54_56_ADMA_ERR_STATE_SHFT                                                             0x0

#define HWIO_SDC1_HC_REG_58_5A_ADDR                                                                     (SDC1_SDCC5_HC_REG_BASE      + 0x00000058)
#define HWIO_SDC1_HC_REG_58_5A_PHYS                                                                     (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x00000058)
#define HWIO_SDC1_HC_REG_58_5A_OFFS                                                                     (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x00000058)
#define HWIO_SDC1_HC_REG_58_5A_RMSK                                                                     0xffffffff
#define HWIO_SDC1_HC_REG_58_5A_IN          \
        in_dword_masked(HWIO_SDC1_HC_REG_58_5A_ADDR, HWIO_SDC1_HC_REG_58_5A_RMSK)
#define HWIO_SDC1_HC_REG_58_5A_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_REG_58_5A_ADDR, m)
#define HWIO_SDC1_HC_REG_58_5A_OUT(v)      \
        out_dword(HWIO_SDC1_HC_REG_58_5A_ADDR,v)
#define HWIO_SDC1_HC_REG_58_5A_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_REG_58_5A_ADDR,m,v,HWIO_SDC1_HC_REG_58_5A_IN)
#define HWIO_SDC1_HC_REG_58_5A_ADMA_SYS_ADDRESS_BMSK                                                    0xffffffff
#define HWIO_SDC1_HC_REG_58_5A_ADMA_SYS_ADDRESS_SHFT                                                           0x0

#define HWIO_SDC1_HC_REG_5C_5E_ADDR                                                                     (SDC1_SDCC5_HC_REG_BASE      + 0x0000005c)
#define HWIO_SDC1_HC_REG_5C_5E_PHYS                                                                     (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x0000005c)
#define HWIO_SDC1_HC_REG_5C_5E_OFFS                                                                     (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x0000005c)
#define HWIO_SDC1_HC_REG_5C_5E_RMSK                                                                     0xffffffff
#define HWIO_SDC1_HC_REG_5C_5E_IN          \
        in_dword_masked(HWIO_SDC1_HC_REG_5C_5E_ADDR, HWIO_SDC1_HC_REG_5C_5E_RMSK)
#define HWIO_SDC1_HC_REG_5C_5E_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_REG_5C_5E_ADDR, m)
#define HWIO_SDC1_HC_REG_5C_5E_OUT(v)      \
        out_dword(HWIO_SDC1_HC_REG_5C_5E_ADDR,v)
#define HWIO_SDC1_HC_REG_5C_5E_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_REG_5C_5E_ADDR,m,v,HWIO_SDC1_HC_REG_5C_5E_IN)
#define HWIO_SDC1_HC_REG_5C_5E_ADMA_SYS_ADDRESS_64_BMSK                                                 0xffffffff
#define HWIO_SDC1_HC_REG_5C_5E_ADMA_SYS_ADDRESS_64_SHFT                                                        0x0

#define HWIO_SDC1_HC_REG_60_62_ADDR                                                                     (SDC1_SDCC5_HC_REG_BASE      + 0x00000060)
#define HWIO_SDC1_HC_REG_60_62_PHYS                                                                     (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x00000060)
#define HWIO_SDC1_HC_REG_60_62_OFFS                                                                     (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x00000060)
#define HWIO_SDC1_HC_REG_60_62_RMSK                                                                     0xc7ffc7ff
#define HWIO_SDC1_HC_REG_60_62_IN          \
        in_dword_masked(HWIO_SDC1_HC_REG_60_62_ADDR, HWIO_SDC1_HC_REG_60_62_RMSK)
#define HWIO_SDC1_HC_REG_60_62_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_REG_60_62_ADDR, m)
#define HWIO_SDC1_HC_REG_60_62_DEFAULT_SPEED_DRIVER_STRENGTH_SEL_BMSK                                   0xc0000000
#define HWIO_SDC1_HC_REG_60_62_DEFAULT_SPEED_DRIVER_STRENGTH_SEL_SHFT                                         0x1e
#define HWIO_SDC1_HC_REG_60_62_DEFAULT_SPEED_CLK_GEN_SEL_BMSK                                            0x4000000
#define HWIO_SDC1_HC_REG_60_62_DEFAULT_SPEED_CLK_GEN_SEL_SHFT                                                 0x1a
#define HWIO_SDC1_HC_REG_60_62_DEFAULT_SPEED_SDCLK_FREQ_SEL_BMSK                                         0x3ff0000
#define HWIO_SDC1_HC_REG_60_62_DEFAULT_SPEED_SDCLK_FREQ_SEL_SHFT                                              0x10
#define HWIO_SDC1_HC_REG_60_62_INIT_DRIVER_STRENGTH_SEL_BMSK                                                0xc000
#define HWIO_SDC1_HC_REG_60_62_INIT_DRIVER_STRENGTH_SEL_SHFT                                                   0xe
#define HWIO_SDC1_HC_REG_60_62_INIT_CLK_GEN_SEL_BMSK                                                         0x400
#define HWIO_SDC1_HC_REG_60_62_INIT_CLK_GEN_SEL_SHFT                                                           0xa
#define HWIO_SDC1_HC_REG_60_62_INIT_SDCLK_FREQ_SEL_BMSK                                                      0x3ff
#define HWIO_SDC1_HC_REG_60_62_INIT_SDCLK_FREQ_SEL_SHFT                                                        0x0

#define HWIO_SDC1_HC_REG_64_66_ADDR                                                                     (SDC1_SDCC5_HC_REG_BASE      + 0x00000064)
#define HWIO_SDC1_HC_REG_64_66_PHYS                                                                     (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x00000064)
#define HWIO_SDC1_HC_REG_64_66_OFFS                                                                     (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x00000064)
#define HWIO_SDC1_HC_REG_64_66_RMSK                                                                     0xc7ffc7ff
#define HWIO_SDC1_HC_REG_64_66_IN          \
        in_dword_masked(HWIO_SDC1_HC_REG_64_66_ADDR, HWIO_SDC1_HC_REG_64_66_RMSK)
#define HWIO_SDC1_HC_REG_64_66_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_REG_64_66_ADDR, m)
#define HWIO_SDC1_HC_REG_64_66_SDR12_DRIVER_STRENGTH_SEL_BMSK                                           0xc0000000
#define HWIO_SDC1_HC_REG_64_66_SDR12_DRIVER_STRENGTH_SEL_SHFT                                                 0x1e
#define HWIO_SDC1_HC_REG_64_66_SDR12_CLK_GEN_SEL_BMSK                                                    0x4000000
#define HWIO_SDC1_HC_REG_64_66_SDR12_CLK_GEN_SEL_SHFT                                                         0x1a
#define HWIO_SDC1_HC_REG_64_66_SDR12_SDCLK_FREQ_SEL_BMSK                                                 0x3ff0000
#define HWIO_SDC1_HC_REG_64_66_SDR12_SDCLK_FREQ_SEL_SHFT                                                      0x10
#define HWIO_SDC1_HC_REG_64_66_HS_DRIVER_STRENGTH_SEL_BMSK                                                  0xc000
#define HWIO_SDC1_HC_REG_64_66_HS_DRIVER_STRENGTH_SEL_SHFT                                                     0xe
#define HWIO_SDC1_HC_REG_64_66_HS_CLK_GEN_SEL_BMSK                                                           0x400
#define HWIO_SDC1_HC_REG_64_66_HS_CLK_GEN_SEL_SHFT                                                             0xa
#define HWIO_SDC1_HC_REG_64_66_HS_SDCLK_FREQ_SEL_BMSK                                                        0x3ff
#define HWIO_SDC1_HC_REG_64_66_HS_SDCLK_FREQ_SEL_SHFT                                                          0x0

#define HWIO_SDC1_HC_REG_68_6A_ADDR                                                                     (SDC1_SDCC5_HC_REG_BASE      + 0x00000068)
#define HWIO_SDC1_HC_REG_68_6A_PHYS                                                                     (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x00000068)
#define HWIO_SDC1_HC_REG_68_6A_OFFS                                                                     (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x00000068)
#define HWIO_SDC1_HC_REG_68_6A_RMSK                                                                     0xc7ffc7ff
#define HWIO_SDC1_HC_REG_68_6A_IN          \
        in_dword_masked(HWIO_SDC1_HC_REG_68_6A_ADDR, HWIO_SDC1_HC_REG_68_6A_RMSK)
#define HWIO_SDC1_HC_REG_68_6A_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_REG_68_6A_ADDR, m)
#define HWIO_SDC1_HC_REG_68_6A_SDR50_DRIVER_STRENGTH_SEL_BMSK                                           0xc0000000
#define HWIO_SDC1_HC_REG_68_6A_SDR50_DRIVER_STRENGTH_SEL_SHFT                                                 0x1e
#define HWIO_SDC1_HC_REG_68_6A_SDR50_CLK_GEN_SEL_BMSK                                                    0x4000000
#define HWIO_SDC1_HC_REG_68_6A_SDR50_CLK_GEN_SEL_SHFT                                                         0x1a
#define HWIO_SDC1_HC_REG_68_6A_SDR50_SDCLK_FREQ_SEL_BMSK                                                 0x3ff0000
#define HWIO_SDC1_HC_REG_68_6A_SDR50_SDCLK_FREQ_SEL_SHFT                                                      0x10
#define HWIO_SDC1_HC_REG_68_6A_SDR25_DRIVER_STRENGTH_SEL_BMSK                                               0xc000
#define HWIO_SDC1_HC_REG_68_6A_SDR25_DRIVER_STRENGTH_SEL_SHFT                                                  0xe
#define HWIO_SDC1_HC_REG_68_6A_SDR25_CLK_GEN_SEL_BMSK                                                        0x400
#define HWIO_SDC1_HC_REG_68_6A_SDR25_CLK_GEN_SEL_SHFT                                                          0xa
#define HWIO_SDC1_HC_REG_68_6A_SDR25_SDCLK_FREQ_SEL_BMSK                                                     0x3ff
#define HWIO_SDC1_HC_REG_68_6A_SDR25_SDCLK_FREQ_SEL_SHFT                                                       0x0

#define HWIO_SDC1_HC_REG_6C_6E_ADDR                                                                     (SDC1_SDCC5_HC_REG_BASE      + 0x0000006c)
#define HWIO_SDC1_HC_REG_6C_6E_PHYS                                                                     (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x0000006c)
#define HWIO_SDC1_HC_REG_6C_6E_OFFS                                                                     (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x0000006c)
#define HWIO_SDC1_HC_REG_6C_6E_RMSK                                                                     0xc7ffc7ff
#define HWIO_SDC1_HC_REG_6C_6E_IN          \
        in_dword_masked(HWIO_SDC1_HC_REG_6C_6E_ADDR, HWIO_SDC1_HC_REG_6C_6E_RMSK)
#define HWIO_SDC1_HC_REG_6C_6E_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_REG_6C_6E_ADDR, m)
#define HWIO_SDC1_HC_REG_6C_6E_DDR50_DRIVER_STRENGTH_SEL_BMSK                                           0xc0000000
#define HWIO_SDC1_HC_REG_6C_6E_DDR50_DRIVER_STRENGTH_SEL_SHFT                                                 0x1e
#define HWIO_SDC1_HC_REG_6C_6E_DDR50_CLK_GEN_SEL_BMSK                                                    0x4000000
#define HWIO_SDC1_HC_REG_6C_6E_DDR50_CLK_GEN_SEL_SHFT                                                         0x1a
#define HWIO_SDC1_HC_REG_6C_6E_DDR50_SDCLK_FREQ_SEL_BMSK                                                 0x3ff0000
#define HWIO_SDC1_HC_REG_6C_6E_DDR50_SDCLK_FREQ_SEL_SHFT                                                      0x10
#define HWIO_SDC1_HC_REG_6C_6E_SDR104_DRIVER_STRENGTH_SEL_BMSK                                              0xc000
#define HWIO_SDC1_HC_REG_6C_6E_SDR104_DRIVER_STRENGTH_SEL_SHFT                                                 0xe
#define HWIO_SDC1_HC_REG_6C_6E_SDR104_CLK_GEN_SEL_BMSK                                                       0x400
#define HWIO_SDC1_HC_REG_6C_6E_SDR104_CLK_GEN_SEL_SHFT                                                         0xa
#define HWIO_SDC1_HC_REG_6C_6E_SDR104_SDCLK_FREQ_SEL_BMSK                                                    0x3ff
#define HWIO_SDC1_HC_REG_6C_6E_SDR104_SDCLK_FREQ_SEL_SHFT                                                      0x0

#define HWIO_SDC1_HC_REG_E0_E2_ADDR                                                                     (SDC1_SDCC5_HC_REG_BASE      + 0x000000e0)
#define HWIO_SDC1_HC_REG_E0_E2_PHYS                                                                     (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x000000e0)
#define HWIO_SDC1_HC_REG_E0_E2_OFFS                                                                     (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x000000e0)
#define HWIO_SDC1_HC_REG_E0_E2_RMSK                                                                     0x7f777f37
#define HWIO_SDC1_HC_REG_E0_E2_IN          \
        in_dword_masked(HWIO_SDC1_HC_REG_E0_E2_ADDR, HWIO_SDC1_HC_REG_E0_E2_RMSK)
#define HWIO_SDC1_HC_REG_E0_E2_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_REG_E0_E2_ADDR, m)
#define HWIO_SDC1_HC_REG_E0_E2_OUT(v)      \
        out_dword(HWIO_SDC1_HC_REG_E0_E2_ADDR,v)
#define HWIO_SDC1_HC_REG_E0_E2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_REG_E0_E2_ADDR,m,v,HWIO_SDC1_HC_REG_E0_E2_IN)
#define HWIO_SDC1_HC_REG_E0_E2_SHARED_BUS_CTL_BACK_END_PWR_BMSK                                         0x7f000000
#define HWIO_SDC1_HC_REG_E0_E2_SHARED_BUS_CTL_BACK_END_PWR_SHFT                                               0x18
#define HWIO_SDC1_HC_REG_E0_E2_SHARED_BUS_INT_PIN_SEL_BMSK                                                0x700000
#define HWIO_SDC1_HC_REG_E0_E2_SHARED_BUS_INT_PIN_SEL_SHFT                                                    0x14
#define HWIO_SDC1_HC_REG_E0_E2_SHARED_BUS_CTL_CLK_PIN_SEL_BMSK                                             0x70000
#define HWIO_SDC1_HC_REG_E0_E2_SHARED_BUS_CTL_CLK_PIN_SEL_SHFT                                                0x10
#define HWIO_SDC1_HC_REG_E0_E2_SHARED_BUS_CTL_BUS_WIDTH_PRESET_BMSK                                         0x7f00
#define HWIO_SDC1_HC_REG_E0_E2_SHARED_BUS_CTL_BUS_WIDTH_PRESET_SHFT                                            0x8
#define HWIO_SDC1_HC_REG_E0_E2_SHARED_BUS_CTL_NUM_INT_INPUT_PINS_BMSK                                         0x30
#define HWIO_SDC1_HC_REG_E0_E2_SHARED_BUS_CTL_NUM_INT_INPUT_PINS_SHFT                                          0x4
#define HWIO_SDC1_HC_REG_E0_E2_SHARED_BUS_CTL_NUM_CLK_PINS_BMSK                                                0x7
#define HWIO_SDC1_HC_REG_E0_E2_SHARED_BUS_CTL_NUM_CLK_PINS_SHFT                                                0x0

#define HWIO_SDC1_HC_REG_FC_FE_ADDR                                                                     (SDC1_SDCC5_HC_REG_BASE      + 0x000000fc)
#define HWIO_SDC1_HC_REG_FC_FE_PHYS                                                                     (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x000000fc)
#define HWIO_SDC1_HC_REG_FC_FE_OFFS                                                                     (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x000000fc)
#define HWIO_SDC1_HC_REG_FC_FE_RMSK                                                                     0xffff00ff
#define HWIO_SDC1_HC_REG_FC_FE_IN          \
        in_dword_masked(HWIO_SDC1_HC_REG_FC_FE_ADDR, HWIO_SDC1_HC_REG_FC_FE_RMSK)
#define HWIO_SDC1_HC_REG_FC_FE_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_REG_FC_FE_ADDR, m)
#define HWIO_SDC1_HC_REG_FC_FE_OUT(v)      \
        out_dword(HWIO_SDC1_HC_REG_FC_FE_ADDR,v)
#define HWIO_SDC1_HC_REG_FC_FE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_REG_FC_FE_ADDR,m,v,HWIO_SDC1_HC_REG_FC_FE_IN)
#define HWIO_SDC1_HC_REG_FC_FE_HC_VENDOR_VERSION_NUM_BMSK                                               0xff000000
#define HWIO_SDC1_HC_REG_FC_FE_HC_VENDOR_VERSION_NUM_SHFT                                                     0x18
#define HWIO_SDC1_HC_REG_FC_FE_HC_SPEC_VERSION_NUM_BMSK                                                   0xff0000
#define HWIO_SDC1_HC_REG_FC_FE_HC_SPEC_VERSION_NUM_SHFT                                                       0x10
#define HWIO_SDC1_HC_REG_FC_FE_INT_SIGNAL_FOR_EACH_SLOT_BMSK                                                  0xff
#define HWIO_SDC1_HC_REG_FC_FE_INT_SIGNAL_FOR_EACH_SLOT_SHFT                                                   0x0

#define HWIO_SDC1_HC_REG_DLL_CONFIG_ADDR                                                                (SDC1_SDCC5_HC_REG_BASE      + 0x00000100)
#define HWIO_SDC1_HC_REG_DLL_CONFIG_PHYS                                                                (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x00000100)
#define HWIO_SDC1_HC_REG_DLL_CONFIG_OFFS                                                                (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x00000100)
#define HWIO_SDC1_HC_REG_DLL_CONFIG_RMSK                                                                0xffffff01
#define HWIO_SDC1_HC_REG_DLL_CONFIG_IN          \
        in_dword_masked(HWIO_SDC1_HC_REG_DLL_CONFIG_ADDR, HWIO_SDC1_HC_REG_DLL_CONFIG_RMSK)
#define HWIO_SDC1_HC_REG_DLL_CONFIG_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_REG_DLL_CONFIG_ADDR, m)
#define HWIO_SDC1_HC_REG_DLL_CONFIG_OUT(v)      \
        out_dword(HWIO_SDC1_HC_REG_DLL_CONFIG_ADDR,v)
#define HWIO_SDC1_HC_REG_DLL_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_REG_DLL_CONFIG_ADDR,m,v,HWIO_SDC1_HC_REG_DLL_CONFIG_IN)
#define HWIO_SDC1_HC_REG_DLL_CONFIG_SDC4_DIS_DOUT_BMSK                                                  0x80000000
#define HWIO_SDC1_HC_REG_DLL_CONFIG_SDC4_DIS_DOUT_SHFT                                                        0x1f
#define HWIO_SDC1_HC_REG_DLL_CONFIG_DLL_RST_BMSK                                                        0x40000000
#define HWIO_SDC1_HC_REG_DLL_CONFIG_DLL_RST_SHFT                                                              0x1e
#define HWIO_SDC1_HC_REG_DLL_CONFIG_PDN_BMSK                                                            0x20000000
#define HWIO_SDC1_HC_REG_DLL_CONFIG_PDN_SHFT                                                                  0x1d
#define HWIO_SDC1_HC_REG_DLL_CONFIG_CK_INTP_SEL_BMSK                                                    0x10000000
#define HWIO_SDC1_HC_REG_DLL_CONFIG_CK_INTP_SEL_SHFT                                                          0x1c
#define HWIO_SDC1_HC_REG_DLL_CONFIG_CK_INTP_EN_BMSK                                                      0x8000000
#define HWIO_SDC1_HC_REG_DLL_CONFIG_CK_INTP_EN_SHFT                                                           0x1b
#define HWIO_SDC1_HC_REG_DLL_CONFIG_MCLK_FREQ_BMSK                                                       0x7000000
#define HWIO_SDC1_HC_REG_DLL_CONFIG_MCLK_FREQ_SHFT                                                            0x18
#define HWIO_SDC1_HC_REG_DLL_CONFIG_CDR_SELEXT_BMSK                                                       0xf00000
#define HWIO_SDC1_HC_REG_DLL_CONFIG_CDR_SELEXT_SHFT                                                           0x14
#define HWIO_SDC1_HC_REG_DLL_CONFIG_CDR_EXT_EN_BMSK                                                        0x80000
#define HWIO_SDC1_HC_REG_DLL_CONFIG_CDR_EXT_EN_SHFT                                                           0x13
#define HWIO_SDC1_HC_REG_DLL_CONFIG_CK_OUT_EN_BMSK                                                         0x40000
#define HWIO_SDC1_HC_REG_DLL_CONFIG_CK_OUT_EN_SHFT                                                            0x12
#define HWIO_SDC1_HC_REG_DLL_CONFIG_CDR_EN_BMSK                                                            0x20000
#define HWIO_SDC1_HC_REG_DLL_CONFIG_CDR_EN_SHFT                                                               0x11
#define HWIO_SDC1_HC_REG_DLL_CONFIG_DLL_EN_BMSK                                                            0x10000
#define HWIO_SDC1_HC_REG_DLL_CONFIG_DLL_EN_SHFT                                                               0x10
#define HWIO_SDC1_HC_REG_DLL_CONFIG_CDR_UPD_RATE_BMSK                                                       0xc000
#define HWIO_SDC1_HC_REG_DLL_CONFIG_CDR_UPD_RATE_SHFT                                                          0xe
#define HWIO_SDC1_HC_REG_DLL_CONFIG_DLL_UPD_RATE_BMSK                                                       0x3000
#define HWIO_SDC1_HC_REG_DLL_CONFIG_DLL_UPD_RATE_SHFT                                                          0xc
#define HWIO_SDC1_HC_REG_DLL_CONFIG_DLL_PHASE_DET_BMSK                                                       0xc00
#define HWIO_SDC1_HC_REG_DLL_CONFIG_DLL_PHASE_DET_SHFT                                                         0xa
#define HWIO_SDC1_HC_REG_DLL_CONFIG_CDR_ALGORITHM_SEL_BMSK                                                   0x200
#define HWIO_SDC1_HC_REG_DLL_CONFIG_CDR_ALGORITHM_SEL_SHFT                                                     0x9
#define HWIO_SDC1_HC_REG_DLL_CONFIG_DLY_LINE_SWITCH_CLK_BMSK                                                 0x100
#define HWIO_SDC1_HC_REG_DLL_CONFIG_DLY_LINE_SWITCH_CLK_SHFT                                                   0x8
#define HWIO_SDC1_HC_REG_DLL_CONFIG_CMD_DAT_TRACK_SEL_BMSK                                                     0x1
#define HWIO_SDC1_HC_REG_DLL_CONFIG_CMD_DAT_TRACK_SEL_SHFT                                                     0x0

#define HWIO_SDC1_HC_REG_DLL_TEST_CTL_ADDR                                                              (SDC1_SDCC5_HC_REG_BASE      + 0x00000104)
#define HWIO_SDC1_HC_REG_DLL_TEST_CTL_PHYS                                                              (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x00000104)
#define HWIO_SDC1_HC_REG_DLL_TEST_CTL_OFFS                                                              (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x00000104)
#define HWIO_SDC1_HC_REG_DLL_TEST_CTL_RMSK                                                              0xffffffff
#define HWIO_SDC1_HC_REG_DLL_TEST_CTL_IN          \
        in_dword_masked(HWIO_SDC1_HC_REG_DLL_TEST_CTL_ADDR, HWIO_SDC1_HC_REG_DLL_TEST_CTL_RMSK)
#define HWIO_SDC1_HC_REG_DLL_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_REG_DLL_TEST_CTL_ADDR, m)
#define HWIO_SDC1_HC_REG_DLL_TEST_CTL_OUT(v)      \
        out_dword(HWIO_SDC1_HC_REG_DLL_TEST_CTL_ADDR,v)
#define HWIO_SDC1_HC_REG_DLL_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_REG_DLL_TEST_CTL_ADDR,m,v,HWIO_SDC1_HC_REG_DLL_TEST_CTL_IN)
#define HWIO_SDC1_HC_REG_DLL_TEST_CTL_SDC4_DLL_TEST_CTL_BMSK                                            0xffffffff
#define HWIO_SDC1_HC_REG_DLL_TEST_CTL_SDC4_DLL_TEST_CTL_SHFT                                                   0x0

#define HWIO_SDC1_HC_REG_DLL_STATUS_ADDR                                                                (SDC1_SDCC5_HC_REG_BASE      + 0x00000108)
#define HWIO_SDC1_HC_REG_DLL_STATUS_PHYS                                                                (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x00000108)
#define HWIO_SDC1_HC_REG_DLL_STATUS_OFFS                                                                (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x00000108)
#define HWIO_SDC1_HC_REG_DLL_STATUS_RMSK                                                                    0x1ffd
#define HWIO_SDC1_HC_REG_DLL_STATUS_IN          \
        in_dword_masked(HWIO_SDC1_HC_REG_DLL_STATUS_ADDR, HWIO_SDC1_HC_REG_DLL_STATUS_RMSK)
#define HWIO_SDC1_HC_REG_DLL_STATUS_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_REG_DLL_STATUS_ADDR, m)
#define HWIO_SDC1_HC_REG_DLL_STATUS_SDC4_DTEST_MUXSEL_BMSK                                                  0x1000
#define HWIO_SDC1_HC_REG_DLL_STATUS_SDC4_DTEST_MUXSEL_SHFT                                                     0xc
#define HWIO_SDC1_HC_REG_DLL_STATUS_DDR_DLL_LOCK_JDR_BMSK                                                    0x800
#define HWIO_SDC1_HC_REG_DLL_STATUS_DDR_DLL_LOCK_JDR_SHFT                                                      0xb
#define HWIO_SDC1_HC_REG_DLL_STATUS_SDC4_DLL_DTEST_OUT_ATPG_BMSK                                             0x600
#define HWIO_SDC1_HC_REG_DLL_STATUS_SDC4_DLL_DTEST_OUT_ATPG_SHFT                                               0x9
#define HWIO_SDC1_HC_REG_DLL_STATUS_SDC4_DLL_LOCK_ATPG_BMSK                                                  0x100
#define HWIO_SDC1_HC_REG_DLL_STATUS_SDC4_DLL_LOCK_ATPG_SHFT                                                    0x8
#define HWIO_SDC1_HC_REG_DLL_STATUS_DLL_LOCK_BMSK                                                             0x80
#define HWIO_SDC1_HC_REG_DLL_STATUS_DLL_LOCK_SHFT                                                              0x7
#define HWIO_SDC1_HC_REG_DLL_STATUS_CDR_PHASE_BMSK                                                            0x78
#define HWIO_SDC1_HC_REG_DLL_STATUS_CDR_PHASE_SHFT                                                             0x3
#define HWIO_SDC1_HC_REG_DLL_STATUS_DDLL_COARSE_CAL_BMSK                                                       0x4
#define HWIO_SDC1_HC_REG_DLL_STATUS_DDLL_COARSE_CAL_SHFT                                                       0x2
#define HWIO_SDC1_HC_REG_DLL_STATUS_DDR_DLL_LOCK_BMSK                                                          0x1
#define HWIO_SDC1_HC_REG_DLL_STATUS_DDR_DLL_LOCK_SHFT                                                          0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_ADDR                                                          (SDC1_SDCC5_HC_REG_BASE      + 0x0000010c)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_PHYS                                                          (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x0000010c)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_OFFS                                                          (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x0000010c)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_RMSK                                                          0xffffffff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_IN          \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_ADDR, HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_ADDR, m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_OUT(v)      \
        out_dword(HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_ADDR,v)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_ADDR,m,v,HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_IN)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_HC_AUTO_CMD_COUNTER_BMSK                                      0xffc00000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_HC_AUTO_CMD_COUNTER_SHFT                                            0x16
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_HC_SELECT_IN_BMSK                                               0x380000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_HC_SELECT_IN_SHFT                                                   0x13
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_HC_SELECT_IN_EN_BMSK                                             0x40000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_HC_SELECT_IN_EN_SHFT                                                0x12
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_ADMA_DESC_PRIORITY_BMSK                                          0x20000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_ADMA_DESC_PRIORITY_SHFT                                             0x11
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_HC_IO_PAD_PWR_SWITCH_BMSK                                        0x10000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_HC_IO_PAD_PWR_SWITCH_SHFT                                           0x10
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_HC_IO_PAD_PWR_SWITCH_EN_BMSK                                      0x8000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_HC_IO_PAD_PWR_SWITCH_EN_SHFT                                         0xf
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_HC_IGNORE_CTOUT_BMSK                                              0x4000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_HC_IGNORE_CTOUT_SHFT                                                 0xe
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_HC_SW_SDC4_CMD19_BMSK                                             0x2000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_HC_SW_SDC4_CMD19_SHFT                                                0xd
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_HC_INVERT_OUT_BMSK                                                0x1000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_HC_INVERT_OUT_SHFT                                                   0xc
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_HC_INVERT_OUT_EN_BMSK                                              0x800
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_HC_INVERT_OUT_EN_SHFT                                                0xb
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_MODE_BMSK                                                          0x400
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_MODE_SHFT                                                            0xa
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_SDC4_MCLK_SEL_BMSK                                                 0x300
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_SDC4_MCLK_SEL_SHFT                                                   0x8
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_ADMA_ERR_SIZE_EN_BMSK                                               0x80
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_ADMA_ERR_SIZE_EN_SHFT                                                0x7
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_HC_AUTO_CMD21_EN_BMSK                                               0x40
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_HC_AUTO_CMD21_EN_SHFT                                                0x6
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_HC_AUTO_CMD19_EN_BMSK                                               0x20
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_HC_AUTO_CMD19_EN_SHFT                                                0x5
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_HC_HCLKON_SW_EN_BMSK                                                0x10
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_HC_HCLKON_SW_EN_SHFT                                                 0x4
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_ADMA_BUSREQ_EN_BMSK                                                  0x8
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_ADMA_BUSREQ_EN_SHFT                                                  0x3
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_FLOW_EN_BMSK                                                         0x4
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_FLOW_EN_SHFT                                                         0x2
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_PWRSAVE_BMSK                                                         0x2
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_PWRSAVE_SHFT                                                         0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_CLK_INV_BMSK                                                         0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC_CLK_INV_SHFT                                                         0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_ADDR                                                         (SDC1_SDCC5_HC_REG_BASE      + 0x00000110)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_PHYS                                                         (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x00000110)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_OFFS                                                         (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x00000110)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_RMSK                                                         0xffffffff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_IN          \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_ADDR, HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_ADDR, m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_OUT(v)      \
        out_dword(HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_ADDR,v)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_ADDR,m,v,HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_IN)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_ABURST_BMSK                                          0x80000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_ABURST_SHFT                                                0x1f
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_NUM_OUTSTANDING_DATA_BMSK                                    0x70000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_NUM_OUTSTANDING_DATA_SHFT                                          0x1c
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_PROCEED_AXI_AFTER_ERR_BMSK                                    0x8000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_PROCEED_AXI_AFTER_ERR_SHFT                                         0x1b
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_AFULL_CALC_BMSK                                       0x4000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_AFULL_CALC_SHFT                                            0x1a
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_ONE_MID_SUPPORT_BMSK                                          0x2000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_ONE_MID_SUPPORT_SHFT                                               0x19
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_READ_MEMTYPE_BMSK                                     0x1c00000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_READ_MEMTYPE_SHFT                                          0x16
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_HC_SW_RST_REQ_BMSK                                             0x200000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_HC_SW_RST_REQ_SHFT                                                 0x15
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_HC_SW_RST_WAIT_IDLE_DIS_BMSK                                   0x100000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_HC_SW_RST_WAIT_IDLE_DIS_SHFT                                       0x14
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_SDCC5_HALT_REQ_BMSK                                             0x80000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_SDCC5_HALT_REQ_SHFT                                                0x13
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_SDCC5_HALT_ACK_BMSK                                             0x40000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_SDCC5_HALT_ACK_SHFT                                                0x12
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_SDCC5_M_IDLE_BMSK                                               0x20000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_SDCC5_M_IDLE_SHFT                                                  0x11
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_SDCC5_HALT_ACK_SW_EN_BMSK                                       0x10000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_SDCC5_HALT_ACK_SW_EN_SHFT                                          0x10
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_SDCC5_HALT_ACK_SW_BMSK                                           0x8000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_SDCC5_HALT_ACK_SW_SHFT                                              0xf
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_SDCC5_M_IDLE_DIS_BMSK                                            0x4000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_SDCC5_M_IDLE_DIS_SHFT                                               0xe
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_INTERLEAVING_EN_BMSK                                     0x2000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_INTERLEAVING_EN_SHFT                                        0xd
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_TRANSIENT_BMSK                                           0x1000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_TRANSIENT_SHFT                                              0xc
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_PROTNS_BMSK                                               0x800
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_PROTNS_SHFT                                                 0xb
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_REQPRIORITY_BMSK                                          0x600
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_REQPRIORITY_SHFT                                            0x9
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_MEMTYPE_BMSK                                              0x1c0
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_MEMTYPE_SHFT                                                0x6
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_NOALLOCATE_BMSK                                            0x20
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_NOALLOCATE_SHFT                                             0x5
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_INNERSHARED_BMSK                                           0x10
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_INNERSHARED_SHFT                                            0x4
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_SHARED_BMSK                                                 0x8
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_SHARED_SHFT                                                 0x3
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_OOOWR_BMSK                                                  0x4
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_OOOWR_SHFT                                                  0x2
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_OOORD_BMSK                                                  0x2
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_OOORD_SHFT                                                  0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_AFULL_BMSK                                                  0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC2_QSB_AXI_AFULL_SHFT                                                  0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_ADDR                                                (SDC1_SDCC5_HC_REG_BASE      + 0x00000114)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_PHYS                                                (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x00000114)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_OFFS                                                (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x00000114)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_RMSK                                                0xffffffff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_IN          \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_ADDR, HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_ADDR, m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_ERROR_TYPE_BMSK                                     0xc0000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_ERROR_TYPE_SHFT                                           0x1e
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_RESP_ERR_TID_BMSK                                   0x38000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_RESP_ERR_TID_SHFT                                         0x1b
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_DESC_ADDR_35_22_BMSK                                 0x7ffe000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_DESC_ADDR_35_22_SHFT                                       0xd
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_DESC_ADDR_12_0_BMSK                                     0x1fff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_DESC_ADDR_12_0_SHFT                                        0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_ADDR                                                (SDC1_SDCC5_HC_REG_BASE      + 0x00000118)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_PHYS                                                (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x00000118)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_OFFS                                                (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x00000118)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_RMSK                                                  0x3fffff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_IN          \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_ADDR, HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_ADDR, m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HTRANS_BMSK                                   0x300000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HTRANS_SHFT                                       0x14
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_WO_REQ_BMSK                                    0x80000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_WO_REQ_SHFT                                       0x13
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HBURST_BMSK                                    0x70000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HBURST_SHFT                                       0x10
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HWRITE_BMSK                                     0x8000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HWRITE_SHFT                                        0xf
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HSIZE_BMSK                                      0x7000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HSIZE_SHFT                                         0xc
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HPROT_BMSK                                       0xf00
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HPROT_SHFT                                         0x8
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_CUR_MASTER_BMSK                                   0xff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_CUR_MASTER_SHFT                                    0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_ADDR                                                 (SDC1_SDCC5_HC_REG_BASE      + 0x0000011c)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_PHYS                                                 (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x0000011c)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_OFFS                                                 (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x0000011c)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_RMSK                                                 0xf7efffbf
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_IN          \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_ADDR, HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_ADDR, m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_OUT(v)      \
        out_dword(HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_ADDR,v)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_ADDR,m,v,HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_IN)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_SLOT_TYPE_BMSK                       0xc0000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_SLOT_TYPE_SHFT                             0x1e
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_ASYNC_INT_SUPPORT_BMSK               0x20000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_ASYNC_INT_SUPPORT_SHFT                     0x1d
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_SYS_BUS_SUPPORT_64_BIT_BMSK          0x10000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_SYS_BUS_SUPPORT_64_BIT_SHFT                0x1c
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_VOLTAGE_SUPPORT_1_8V_BMSK             0x4000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_VOLTAGE_SUPPORT_1_8V_SHFT                  0x1a
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_VOLTAGE_SUPPORT_3_0V_BMSK             0x2000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_VOLTAGE_SUPPORT_3_0V_SHFT                  0x19
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_VOLTAGE_SUPPORT_3_3V_BMSK             0x1000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_VOLTAGE_SUPPORT_3_3V_SHFT                  0x18
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_SUSPEND_RESUME_SUPPORT_BMSK            0x800000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_SUSPEND_RESUME_SUPPORT_SHFT                0x17
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_SDMA_SUPPORT_BMSK                      0x400000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_SDMA_SUPPORT_SHFT                          0x16
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_HS_SUPPORT_BMSK                        0x200000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_HS_SUPPORT_SHFT                            0x15
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_ADMA2_SUPPORT_BMSK                      0x80000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_ADMA2_SUPPORT_SHFT                         0x13
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_SUPPORT_8_BIT_BMSK                      0x40000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_SUPPORT_8_BIT_SHFT                         0x12
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_MAX_BLK_LENGTH_BMSK                     0x30000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_MAX_BLK_LENGTH_SHFT                        0x10
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_BASE_SDCLK_FREQ_BMSK                     0xff00
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_BASE_SDCLK_FREQ_SHFT                        0x8
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_TIMEOUT_CLK_UNIT_BMSK                      0x80
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_TIMEOUT_CLK_UNIT_SHFT                       0x7
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_TIMEOUT_CLK_FREQ_BMSK                      0x3f
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES0_VS_CAPABILITIES_TIMEOUT_CLK_FREQ_SHFT                       0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_ADDR                                                 (SDC1_SDCC5_HC_REG_BASE      + 0x00000120)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_PHYS                                                 (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x00000120)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_OFFS                                                 (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x00000120)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_RMSK                                                 0xffffef77
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_IN          \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_ADDR, HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_ADDR, m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_OUT(v)      \
        out_dword(HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_ADDR,v)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_ADDR,m,v,HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_IN)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_SPEC_VERSION_BMSK                                    0xff000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_SPEC_VERSION_SHFT                                          0x18
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_CLK_MULTIPLIER_BMSK                    0xff0000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_CLK_MULTIPLIER_SHFT                        0x10
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_RETUNING_MODE_BMSK                       0xc000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_RETUNING_MODE_SHFT                          0xe
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_USE_TUNING_FOR_SDR50_BMSK                0x2000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_USE_TUNING_FOR_SDR50_SHFT                   0xd
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_TIMER_CNT_FOR_RETUNING_BMSK               0xf00
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_TIMER_CNT_FOR_RETUNING_SHFT                 0x8
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_DRIVER_TYPE_D_SUPPORT_BMSK                 0x40
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_DRIVER_TYPE_D_SUPPORT_SHFT                  0x6
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_DRIVER_TYPE_C_SUPPORT_BMSK                 0x20
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_DRIVER_TYPE_C_SUPPORT_SHFT                  0x5
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_DRIVER_TYPE_A_SUPPORT_BMSK                 0x10
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_DRIVER_TYPE_A_SUPPORT_SHFT                  0x4
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_DDR_50_SUPPORT_BMSK                         0x4
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_DDR_50_SUPPORT_SHFT                         0x2
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_SDR_104_SUPPORT_BMSK                        0x2
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_SDR_104_SUPPORT_SHFT                        0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_SDR_50_SUPPORT_BMSK                         0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CAPABILITIES1_VS_CAPABILITIES_SDR_50_SUPPORT_SHFT                         0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_ADDR                                                   (SDC1_SDCC5_HC_REG_BASE      + 0x00000124)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_PHYS                                                   (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x00000124)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_OFFS                                                   (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x00000124)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_RMSK                                                       0xffff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_IN          \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_ADDR, HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_ADDR, m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_OUT(v)      \
        out_dword(HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_ADDR,v)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_ADDR,m,v,HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_IN)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_T4_DLY_SPARE_CTL_BMSK                                      0xc000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_T4_DLY_SPARE_CTL_SHFT                                         0xe
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_T4_DLY_POWERDOWN_EN_BMSK                                   0x2000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_T4_DLY_POWERDOWN_EN_SHFT                                      0xd
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_T4_DLY_TESTOUT_SEL_BMSK                                    0x1800
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_T4_DLY_TESTOUT_SEL_SHFT                                       0xb
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_T4_DLY_BYPASS_EN_BMSK                                       0x400
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_T4_DLY_BYPASS_EN_SHFT                                         0xa
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_T4_DLY_CAL_START_BMSK                                       0x200
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_T4_DLY_CAL_START_SHFT                                         0x9
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_T4_DLY_CAL_OVERRIDE_BMSK                                    0x100
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_T4_DLY_CAL_OVERRIDE_SHFT                                      0x8
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_T4_DLY_TARGET_CODE_BMSK                                      0xff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_CTRL_T4_DLY_TARGET_CODE_SHFT                                       0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_STAT_ADDR                                                   (SDC1_SDCC5_HC_REG_BASE      + 0x00000128)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_STAT_PHYS                                                   (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x00000128)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_STAT_OFFS                                                   (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x00000128)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_STAT_RMSK                                                       0xffff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_STAT_IN          \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_STAT_ADDR, HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_STAT_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_STAT_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_STAT_ADDR, m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_STAT_T4_DLY_SPARE_OUT_BMSK                                      0xc000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_STAT_T4_DLY_SPARE_OUT_SHFT                                         0xe
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_STAT_T4_DLY_CAL_DLY_CODE_FAST_RANGE_BMSK                        0x2000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_STAT_T4_DLY_CAL_DLY_CODE_FAST_RANGE_SHFT                           0xd
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_STAT_T4_DLY_CAL_DLY_CODE_ISEL_BMSK                              0x1fc0
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_STAT_T4_DLY_CAL_DLY_CODE_ISEL_SHFT                                 0x6
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_STAT_T4_DLY_CAL_DLY_CODE_RSEL_BMSK                                0x30
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_STAT_T4_DLY_CAL_DLY_CODE_RSEL_SHFT                                 0x4
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_STAT_T4_DLY_STATE_DESC_BMSK                                        0xf
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_T4_DLY_STAT_T4_DLY_STATE_DESC_SHFT                                        0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_ADDR                                             (SDC1_SDCC5_HC_REG_BASE      + 0x00000130)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_PHYS                                             (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x00000130)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_OFFS                                             (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x00000130)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_RMSK                                              0x3ff37ff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_IN          \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_ADDR, HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_ADDR, m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_OUT(v)      \
        out_dword(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_ADDR,v)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_ADDR,m,v,HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_IN)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_STAGGER_CAL_ENA_BMSK                              0x2000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_STAGGER_CAL_ENA_SHFT                                   0x19
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_TRACKING_CAL_ENA_BMSK                             0x1000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_TRACKING_CAL_ENA_SHFT                                  0x18
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_OSC_COUNT_ERR_TOLERANCE_BMSK                       0xf00000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_OSC_COUNT_ERR_TOLERANCE_SHFT                           0x14
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_TRACK_CALIB_MODE_BMSK                               0x80000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_TRACK_CALIB_MODE_SHFT                                  0x13
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_FULL_DELAY_BMSK                                     0x40000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_FULL_DELAY_SHFT                                        0x12
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_HW_AUTOCAL_ENA_BMSK                                 0x20000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_HW_AUTOCAL_ENA_SHFT                                    0x11
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_SW_TRIG_FULL_CALIB_BMSK                             0x10000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_SW_TRIG_FULL_CALIB_SHFT                                0x10
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_OSC_PRE_DIV_BMSK                                     0x3000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_OSC_PRE_DIV_SHFT                                        0xc
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_TMUX_CHAR_BMSK                                        0x7ff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0_TMUX_CHAR_SHFT                                          0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_ADDR                                             (SDC1_SDCC5_HC_REG_BASE      + 0x00000134)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_PHYS                                             (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x00000134)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_OFFS                                             (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x00000134)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_RMSK                                              0x7f77777
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_IN          \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_ADDR, HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_ADDR, m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_OUT(v)      \
        out_dword(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_ADDR,v)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_ADDR,m,v,HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_IN)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_OSC_COUNT_DELAY_BMSK                              0x7000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_OSC_COUNT_DELAY_SHFT                                   0x18
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_STANDBY_DELAY_BMSK                                 0xf00000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_STANDBY_DELAY_SHFT                                     0x14
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_DEL_MODE_DELAY_BMSK                                 0x70000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_DEL_MODE_DELAY_SHFT                                    0x10
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_OSC_MODE_DELAY_BMSK                                  0x7000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_OSC_MODE_DELAY_SHFT                                     0xc
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_DECODER_DELAY_BMSK                                    0x700
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_DECODER_DELAY_SHFT                                      0x8
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_DIVIDER_DELAY_BMSK                                     0x70
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_DIVIDER_DELAY_SHFT                                      0x4
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_MULTIPLIER_DELAY_BMSK                                   0x7
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1_MULTIPLIER_DELAY_SHFT                                   0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_ADDR                                        (SDC1_SDCC5_HC_REG_BASE      + 0x00000138)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_PHYS                                        (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x00000138)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_OFFS                                        (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x00000138)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_RMSK                                         0x1f1ffff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_IN          \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_ADDR, HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_ADDR, m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_OUT(v)      \
        out_dword(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_ADDR,v)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_ADDR,m,v,HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_IN)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_INVALID_TIMER_ENA_BMSK                       0x1000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_INVALID_TIMER_ENA_SHFT                            0x18
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_INVALID_TIMER_VAL_BMSK                        0xf00000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_INVALID_TIMER_VAL_SHFT                            0x14
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_TIMER_ENA_BMSK                                 0x10000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_TIMER_ENA_SHFT                                    0x10
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_TIMER_VAL_BMSK                                  0xffff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0_TIMER_VAL_SHFT                                     0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_ADDR                                        (SDC1_SDCC5_HC_REG_BASE      + 0x0000013c)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_PHYS                                        (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x0000013c)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_OFFS                                        (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x0000013c)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_RMSK                                            0x13ff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_IN          \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_ADDR, HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_ADDR, m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_OUT(v)      \
        out_dword(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_ADDR,v)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_ADDR,m,v,HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_IN)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_FF_TIMER_ENA_BMSK                               0x1000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_FF_TIMER_ENA_SHFT                                  0xc
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_FF_TIMER_VAL_BMSK                                0x3ff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1_FF_TIMER_VAL_SHFT                                  0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_ADDR                                          (SDC1_SDCC5_HC_REG_BASE      + 0x00000140)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_PHYS                                          (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x00000140)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_OFFS                                          (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x00000140)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_RMSK                                          0xffff3f3f
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_IN          \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_ADDR, HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_ADDR, m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_OUT(v)      \
        out_dword(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_ADDR,v)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_ADDR,m,v,HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_IN)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_TREF_BMSK                                     0xffff0000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_TREF_SHFT                                           0x10
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_CCAL_REF_COUNT_BMSK                               0x3f00
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_CCAL_REF_COUNT_SHFT                                  0x8
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_FCAL_REF_COUNT_BMSK                                 0x3f
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG_FCAL_REF_COUNT_SHFT                                  0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_ADDR                                        (SDC1_SDCC5_HC_REG_BASE      + 0x00000144)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_PHYS                                        (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x00000144)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_OFFS                                        (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x00000144)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_RMSK                                            0x1f3f
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_IN          \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_ADDR, HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_ADDR, m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_OUT(v)      \
        out_dword(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_ADDR,v)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_ADDR,m,v,HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_IN)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_CCAL_SUBUNIT_CAPS_BMSK                          0x1f00
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_CCAL_SUBUNIT_CAPS_SHFT                             0x8
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_CCAL_UNITSTEPS_BMSK                               0x3f
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG_CCAL_UNITSTEPS_SHFT                                0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_RSVD_CFG_ADDR                                              (SDC1_SDCC5_HC_REG_BASE      + 0x00000148)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_RSVD_CFG_PHYS                                              (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x00000148)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_RSVD_CFG_OFFS                                              (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x00000148)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_RSVD_CFG_RMSK                                                  0xffff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_RSVD_CFG_IN          \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_RSVD_CFG_ADDR, HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_RSVD_CFG_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_RSVD_CFG_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_RSVD_CFG_ADDR, m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_RSVD_CFG_OUT(v)      \
        out_dword(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_RSVD_CFG_ADDR,v)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_RSVD_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_RSVD_CFG_ADDR,m,v,HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_RSVD_CFG_IN)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_RSVD_CFG_TEMP_FIELD_BMSK                                       0xffff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_RSVD_CFG_TEMP_FIELD_SHFT                                          0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_ADDR                                            (SDC1_SDCC5_HC_REG_BASE      + 0x0000014c)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_PHYS                                            (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x0000014c)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_OFFS                                            (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x0000014c)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_RMSK                                              0x19f1bf
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_IN          \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_ADDR, HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_ADDR, m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_OUT(v)      \
        out_dword(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_ADDR,v)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_ADDR,m,v,HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_IN)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_SUBUNIT_OFFSET_MODE_BMSK                          0x100000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_SUBUNIT_OFFSET_MODE_SHFT                              0x14
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_SUBUNIT_OFFSET_SIGN_BMSK                           0x80000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_SUBUNIT_OFFSET_SIGN_SHFT                              0x13
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_SUBUNIT_OFFSET_BMSK                                0x1f000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_SUBUNIT_OFFSET_SHFT                                    0xc
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_UNIT_OFFSET_MODE_BMSK                                0x100
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_UNIT_OFFSET_MODE_SHFT                                  0x8
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_UNIT_OFFSET_SIGN_BMSK                                 0x80
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_UNIT_OFFSET_SIGN_SHFT                                  0x7
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_UNIT_OFFSET_BMSK                                      0x3f
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG_UNIT_OFFSET_SHFT                                       0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_ADDR                                             (SDC1_SDCC5_HC_REG_BASE      + 0x00000150)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_PHYS                                             (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x00000150)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_OFFS                                             (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x00000150)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_RMSK                                             0x1fff0fff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_IN          \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_ADDR, HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_ADDR, m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_OUT(v)      \
        out_dword(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_ADDR,v)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_ADDR,m,v,HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_IN)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_TARGET_COUNT_ENA_BMSK                            0x10000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_TARGET_COUNT_ENA_SHFT                                  0x1c
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_TARGET_COUNT_BMSK                                 0xfff0000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_TARGET_COUNT_SHFT                                      0x10
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_DELAY_VAL_BMSK                                        0xfff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG_DELAY_VAL_SHFT                                          0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_ADDR                                           (SDC1_SDCC5_HC_REG_BASE      + 0x00000154)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_PHYS                                           (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x00000154)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_OFFS                                           (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x00000154)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_RMSK                                                  0xf
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_IN          \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_ADDR, HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_ADDR, m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_OUT(v)      \
        out_dword(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_ADDR,v)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_ADDR,m,v,HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_IN)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_SW_DEL_MODE_BMSK                                      0x8
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_SW_DEL_MODE_SHFT                                      0x3
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_SW_OSC_MODE_BMSK                                      0x4
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_SW_OSC_MODE_SHFT                                      0x2
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_SW_DA_SEL_BMSK                                        0x2
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_SW_DA_SEL_SHFT                                        0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_SW_LOAD_BMSK                                          0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG_SW_LOAD_SHFT                                          0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_ADDR                                              (SDC1_SDCC5_HC_REG_BASE      + 0x00000158)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_PHYS                                              (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x00000158)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_OFFS                                              (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x00000158)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_RMSK                                                     0xf
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_IN          \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_ADDR, HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_ADDR, m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_OUT(v)      \
        out_dword(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_ADDR,v)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_ADDR,m,v,HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_IN)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_CDC_SEL_DDA_TEST_BMSK                                    0x8
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_CDC_SEL_DDA_TEST_SHFT                                    0x3
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_CDC_OSC_TEST_EN_BMSK                                     0x4
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_CDC_OSC_TEST_EN_SHFT                                     0x2
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_CDC_TEST_EN_BMSK                                         0x2
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_CDC_TEST_EN_SHFT                                         0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_CDC_OUT_ONTEST2_BMSK                                     0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG_CDC_OUT_ONTEST2_SHFT                                     0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_ADDR                                           (SDC1_SDCC5_HC_REG_BASE      + 0x0000015c)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_PHYS                                           (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x0000015c)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_OFFS                                           (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x0000015c)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_RMSK                                              0x10f0f
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_IN          \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_ADDR, HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_ADDR, m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_OUT(v)      \
        out_dword(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_ADDR,v)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_ADDR,m,v,HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_IN)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_SW_REF_GATE_BMSK                                  0x10000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_SW_REF_GATE_SHFT                                     0x10
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_SW_OVRD_DA1_OSC_EN_BMSK                             0x800
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_SW_OVRD_DA1_OSC_EN_SHFT                               0xb
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_SW_OVRD_DA1_IN_EN_BMSK                              0x400
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_SW_OVRD_DA1_IN_EN_SHFT                                0xa
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_SW_OVRD_DA0_OSC_EN_BMSK                             0x200
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_SW_OVRD_DA0_OSC_EN_SHFT                               0x9
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_SW_OVRD_DA0_IN_EN_BMSK                              0x100
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_SW_OVRD_DA0_IN_EN_SHFT                                0x8
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_SW_OVRD_CDC_COUNTER_RST_BMSK                          0x8
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_SW_OVRD_CDC_COUNTER_RST_SHFT                          0x3
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_SW_OVRD_LOAD_DA_SEL_BMSK                              0x4
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_SW_OVRD_LOAD_DA_SEL_SHFT                              0x2
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_SW_OVRD_ACTV_DA_SEL_BMSK                              0x2
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_SW_OVRD_ACTV_DA_SEL_SHFT                              0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_SW_OVRD_ENA_BMSK                                      0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG_SW_OVRD_ENA_SHFT                                      0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_ADDR                                         (SDC1_SDCC5_HC_REG_BASE      + 0x00000160)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_PHYS                                         (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x00000160)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_OFFS                                         (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x00000160)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_RMSK                                            0x3f7ff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_IN          \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_ADDR, HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_ADDR, m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_OUT(v)      \
        out_dword(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_ADDR,v)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_ADDR,m,v,HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_IN)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_SLAV_DDA_OFFSET_MODE_BMSK                       0x20000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_SLAV_DDA_OFFSET_MODE_SHFT                          0x11
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_SLAV_DDA_OFFSET_SIGN_BMSK                       0x10000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_SLAV_DDA_OFFSET_SIGN_SHFT                          0x10
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_SLAVE_DDA_OFFSET_BMSK                            0xf000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_SLAVE_DDA_OFFSET_SHFT                               0xc
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_SLAVE_DDA_DELAY_BMSK                              0x7ff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG_SLAVE_DDA_DELAY_SHFT                                0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_ADDR                                               (SDC1_SDCC5_HC_REG_BASE      + 0x00000164)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_PHYS                                               (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x00000164)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_OFFS                                               (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x00000164)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_RMSK                                                0x7ffffff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_IN          \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_ADDR, HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_ADDR, m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_CDC_ERROR_CODE_BMSK                                 0x7000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_CDC_ERROR_CODE_SHFT                                      0x18
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_SW_REF_GATE_COUNT_BMSK                               0xff0000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_SW_REF_GATE_COUNT_SHFT                                   0x10
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_OSC_COUNT_BMSK                                         0xfff0
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_OSC_COUNT_SHFT                                            0x4
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_CURR_SEL_DA_BMSK                                          0x8
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_CURR_SEL_DA_SHFT                                          0x3
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_CTLR_SM_IDLE_BMSK                                         0x4
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_CTLR_SM_IDLE_SHFT                                         0x2
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_OSC_DONE_BMSK                                             0x2
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_OSC_DONE_SHFT                                             0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_CALIBRATION_DONE_BMSK                                     0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0_CALIBRATION_DONE_SHFT                                     0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS1_ADDR                                               (SDC1_SDCC5_HC_REG_BASE      + 0x00000168)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS1_PHYS                                               (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x00000168)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS1_OFFS                                               (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x00000168)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS1_RMSK                                                0xfff0fff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS1_IN          \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS1_ADDR, HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS1_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS1_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS1_ADDR, m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS1_CURR_DELAY_VALUE_BMSK                               0xfff0000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS1_CURR_DELAY_VALUE_SHFT                                    0x10
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS1_CURR_TMUX_DELAY_BMSK                                    0xfff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS1_CURR_TMUX_DELAY_SHFT                                      0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2_ADDR                                               (SDC1_SDCC5_HC_REG_BASE      + 0x0000016c)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2_PHYS                                               (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x0000016c)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2_OFFS                                               (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x0000016c)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2_RMSK                                               0x1f3f1f3f
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2_IN          \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2_ADDR, HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2_ADDR, m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2_DA1_SUBUNITS_BMSK                                  0x1f000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2_DA1_SUBUNITS_SHFT                                        0x18
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2_DA1_UNITSTEPS_BMSK                                   0x3f0000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2_DA1_UNITSTEPS_SHFT                                       0x10
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2_DA0_SUBUNITS_BMSK                                      0x1f00
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2_DA0_SUBUNITS_SHFT                                         0x8
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2_DA0_UNITSTEPS_BMSK                                       0x3f
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2_DA0_UNITSTEPS_SHFT                                        0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS3_ADDR                                               (SDC1_SDCC5_HC_REG_BASE      + 0x00000170)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS3_PHYS                                               (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x00000170)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS3_OFFS                                               (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x00000170)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS3_RMSK                                               0xffffffff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS3_IN          \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS3_ADDR, HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS3_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS3_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS3_ADDR, m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS3_NUM_OF_OSC_ITER_BMSK                               0xff000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS3_NUM_OF_OSC_ITER_SHFT                                     0x18
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS3_COUNT_ERROR_BMSK                                     0xfff000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS3_COUNT_ERROR_SHFT                                          0xc
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS3_CURR_TARGET_COUNT_BMSK                                  0xfff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS3_CURR_TARGET_COUNT_SHFT                                    0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS4_ADDR                                               (SDC1_SDCC5_HC_REG_BASE      + 0x00000174)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS4_PHYS                                               (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x00000174)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS4_OFFS                                               (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x00000174)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS4_RMSK                                                     0xff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS4_IN          \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS4_ADDR, HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS4_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS4_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS4_ADDR, m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS4_SLAVE_DDA_DA1_TAPS_BMSK                                  0xf0
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS4_SLAVE_DDA_DA1_TAPS_SHFT                                   0x4
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS4_SLAVE_DDA_DA0_TAPS_BMSK                                   0xf
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_STATUS4_SLAVE_DDA_DA0_TAPS_SHFT                                   0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_ADDR                                               (SDC1_SDCC5_HC_REG_BASE      + 0x00000178)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_PHYS                                               (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x00000178)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_OFFS                                               (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x00000178)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_RMSK                                                      0x7
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_IN          \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_ADDR, HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_ADDR, m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_OUT(v)      \
        out_dword(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_ADDR,v)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_ADDR,m,v,HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_IN)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_CDC_SDDA_EN_BMSK                                          0x4
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_CDC_SDDA_EN_SHFT                                          0x2
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_CDC_SWITCH_RC_EN_BMSK                                     0x2
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_CDC_SWITCH_RC_EN_SHFT                                     0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_CDC_SWITCH_BYPASS_OFF_BMSK                                0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG_CDC_SWITCH_BYPASS_OFF_SHFT                                0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_ADDR                                           (SDC1_SDCC5_HC_REG_BASE      + 0x0000017c)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_PHYS                                           (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x0000017c)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_OFFS                                           (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x0000017c)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_RMSK                                            0x3ffffff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_IN          \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_ADDR, HWIO_SDC1_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_ADDR, m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_OUT(v)      \
        out_dword(HWIO_SDC1_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_ADDR,v)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_ADDR,m,v,HWIO_SDC1_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_IN)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_CDC_CAL_TIMEOUT_ENABLE_BMSK                     0x2000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_CDC_CAL_TIMEOUT_ENABLE_SHFT                          0x19
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_CDC_AUTO_SW_CAL_ENABLE_BMSK                     0x1000000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_CDC_AUTO_SW_CAL_ENABLE_SHFT                          0x18
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_CDC_CAL_TIMEOUT_THRESHOLD_BMSK                   0xff0000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_CDC_CAL_TIMEOUT_THRESHOLD_SHFT                       0x10
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_AUTO_TRIG_INTERVAL_BMSK                            0xffff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG_AUTO_TRIG_INTERVAL_SHFT                               0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_STAT_ADDR                                                   (SDC1_SDCC5_HC_REG_BASE      + 0x00000180)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_STAT_PHYS                                                   (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x00000180)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_STAT_OFFS                                                   (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x00000180)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_STAT_RMSK                                                          0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_STAT_IN          \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_STAT_ADDR, HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_STAT_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_STAT_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_STAT_ADDR, m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_STAT_CDC_CAL_VALID_BMSK                                            0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_STAT_CDC_CAL_VALID_SHFT                                            0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_CFG_ADDR                                                    (SDC1_SDCC5_HC_REG_BASE      + 0x00000184)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_CFG_PHYS                                                    (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x00000184)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_CFG_OFFS                                                    (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x00000184)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_CFG_RMSK                                                         0x7ff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_CFG_IN          \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_CFG_ADDR, HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_CFG_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_CFG_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_CFG_ADDR, m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_CFG_OUT(v)      \
        out_dword(HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_CFG_ADDR,v)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_CFG_ADDR,m,v,HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_CFG_IN)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_CFG_FF_CLK_DIS_BMSK                                              0x400
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_CFG_FF_CLK_DIS_SHFT                                                0xa
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_CFG_VOLTAGE_MUX_SEL_BMSK                                         0x200
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_CFG_VOLTAGE_MUX_SEL_SHFT                                           0x9
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_CFG_CDC_TRAFFIC_SEL_BMSK                                         0x180
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_CFG_CDC_TRAFFIC_SEL_SHFT                                           0x7
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_CFG_START_CDC_TRAFFIC_BMSK                                        0x40
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_CFG_START_CDC_TRAFFIC_SHFT                                         0x6
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_CFG_CRC_TOKEN_SAMPL_FALL_EDGE_BMSK                                0x20
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_CFG_CRC_TOKEN_SAMPL_FALL_EDGE_SHFT                                 0x5
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_CFG_DATIN_SAMPL_FALL_EDGE_BMSK                                    0x10
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_CFG_DATIN_SAMPL_FALL_EDGE_SHFT                                     0x4
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_CFG_CDC_T4_TEST_OUT_SEL_BMSK                                       0x8
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_CFG_CDC_T4_TEST_OUT_SEL_SHFT                                       0x3
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_CFG_CMDIN_EDGE_SEL_BMSK                                            0x4
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_CFG_CMDIN_EDGE_SEL_SHFT                                            0x2
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_CFG_CMDIN_RCLK_EN_BMSK                                             0x2
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_CFG_CMDIN_RCLK_EN_SHFT                                             0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_CFG_CDC_T4_DLY_SEL_BMSK                                            0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DDR200_CFG_CDC_T4_DLY_SEL_SHFT                                            0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_ADDR                                               (SDC1_SDCC5_HC_REG_BASE      + 0x00000188)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_PHYS                                               (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x00000188)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_OFFS                                               (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x00000188)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_RMSK                                                      0x3
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_IN          \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_ADDR, HWIO_SDC1_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_ADDR, m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_OUT(v)      \
        out_dword(HWIO_SDC1_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_ADDR,v)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_ADDR,m,v,HWIO_SDC1_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_IN)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_CMD_PERIOD_BMSK                                           0x2
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_CMD_PERIOD_SHFT                                           0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_ENABLE_BMSK                                               0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL_ENABLE_SHFT                                               0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FLOW_CTRL_TIME_COUNT_ADDR                                          (SDC1_SDCC5_HC_REG_BASE      + 0x0000018c)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FLOW_CTRL_TIME_COUNT_PHYS                                          (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x0000018c)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FLOW_CTRL_TIME_COUNT_OFFS                                          (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x0000018c)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FLOW_CTRL_TIME_COUNT_RMSK                                          0xffffffff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FLOW_CTRL_TIME_COUNT_IN          \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_FLOW_CTRL_TIME_COUNT_ADDR, HWIO_SDC1_HC_VENDOR_SPECIFIC_FLOW_CTRL_TIME_COUNT_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FLOW_CTRL_TIME_COUNT_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_FLOW_CTRL_TIME_COUNT_ADDR, m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FLOW_CTRL_TIME_COUNT_FLOW_CTRL_TIME_BMSK                           0xffffffff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FLOW_CTRL_TIME_COUNT_FLOW_CTRL_TIME_SHFT                                  0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_BUSY_TIME_COUNT_ADDR                                               (SDC1_SDCC5_HC_REG_BASE      + 0x00000190)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_BUSY_TIME_COUNT_PHYS                                               (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x00000190)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_BUSY_TIME_COUNT_OFFS                                               (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x00000190)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_BUSY_TIME_COUNT_RMSK                                               0xffffffff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_BUSY_TIME_COUNT_IN          \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_BUSY_TIME_COUNT_ADDR, HWIO_SDC1_HC_VENDOR_SPECIFIC_BUSY_TIME_COUNT_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_BUSY_TIME_COUNT_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_BUSY_TIME_COUNT_ADDR, m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_BUSY_TIME_COUNT_BUSY_TIME_BMSK                                     0xffffffff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_BUSY_TIME_COUNT_BUSY_TIME_SHFT                                            0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DATA_TIME_COUNT_ADDR                                               (SDC1_SDCC5_HC_REG_BASE      + 0x00000194)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DATA_TIME_COUNT_PHYS                                               (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x00000194)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DATA_TIME_COUNT_OFFS                                               (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x00000194)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DATA_TIME_COUNT_RMSK                                               0xffffffff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DATA_TIME_COUNT_IN          \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_DATA_TIME_COUNT_ADDR, HWIO_SDC1_HC_VENDOR_SPECIFIC_DATA_TIME_COUNT_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DATA_TIME_COUNT_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_DATA_TIME_COUNT_ADDR, m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DATA_TIME_COUNT_DATA_TIME_BMSK                                     0xffffffff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_DATA_TIME_COUNT_DATA_TIME_SHFT                                            0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CMD_TIME_COUNT_ADDR                                                (SDC1_SDCC5_HC_REG_BASE      + 0x00000198)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CMD_TIME_COUNT_PHYS                                                (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x00000198)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CMD_TIME_COUNT_OFFS                                                (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x00000198)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CMD_TIME_COUNT_RMSK                                                0xffffffff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CMD_TIME_COUNT_IN          \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CMD_TIME_COUNT_ADDR, HWIO_SDC1_HC_VENDOR_SPECIFIC_CMD_TIME_COUNT_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CMD_TIME_COUNT_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_CMD_TIME_COUNT_ADDR, m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CMD_TIME_COUNT_CMD_TIME_BMSK                                       0xffffffff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_CMD_TIME_COUNT_CMD_TIME_SHFT                                              0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ERR_INT_STS_ADDR                                                   (SDC1_SDCC5_HC_REG_BASE      + 0x0000019c)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ERR_INT_STS_PHYS                                                   (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x0000019c)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ERR_INT_STS_OFFS                                                   (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x0000019c)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ERR_INT_STS_RMSK                                                          0xf
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ERR_INT_STS_IN          \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_ERR_INT_STS_ADDR, HWIO_SDC1_HC_VENDOR_SPECIFIC_ERR_INT_STS_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ERR_INT_STS_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_ERR_INT_STS_ADDR, m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ERR_INT_STS_SCM_RD_ABORT_BMSK                                             0x8
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ERR_INT_STS_SCM_RD_ABORT_SHFT                                             0x3
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ERR_INT_STS_SCM_WR_ABORT_BMSK                                             0x4
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ERR_INT_STS_SCM_WR_ABORT_SHFT                                             0x2
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ERR_INT_STS_AUTO_CDC_SW_CALIB_ERR_BMSK                                    0x2
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ERR_INT_STS_AUTO_CDC_SW_CALIB_ERR_SHFT                                    0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ERR_INT_STS_AUTO_CDC_SW_CALIB_TOUT_BMSK                                   0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_ERR_INT_STS_AUTO_CDC_SW_CALIB_TOUT_SHFT                                   0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG_ADDR                                             (SDC1_SDCC5_HC_REG_BASE      + 0x000001a0)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG_PHYS                                             (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x000001a0)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG_OFFS                                             (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x000001a0)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG_RMSK                                                    0xf
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG_IN          \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG_ADDR, HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG_ADDR, m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG_IO_HIGH_V_BMSK                                          0x8
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG_IO_HIGH_V_SHFT                                          0x3
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG_IO_LOW_V_BMSK                                           0x4
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG_IO_LOW_V_SHFT                                           0x2
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG_BUS_ON_BMSK                                             0x2
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG_BUS_ON_SHFT                                             0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG_BUS_OFF_BMSK                                            0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG_BUS_OFF_SHFT                                            0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_ADDR                                               (SDC1_SDCC5_HC_REG_BASE      + 0x000001a4)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_PHYS                                               (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x000001a4)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_OFFS                                               (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x000001a4)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_RMSK                                                      0xf
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_IN          \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_ADDR, HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_ADDR, m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_OUT(v)      \
        out_dword(HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_ADDR,v)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_ADDR,m,v,HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_IN)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_IO_HIGH_V_BMSK                                            0x8
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_IO_HIGH_V_SHFT                                            0x3
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_IO_LOW_V_BMSK                                             0x4
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_IO_LOW_V_SHFT                                             0x2
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_BUS_ON_BMSK                                               0x2
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_BUS_ON_SHFT                                               0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_BUS_OFF_BMSK                                              0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG_BUS_OFF_SHFT                                              0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CLEAR_REG_ADDR                                              (SDC1_SDCC5_HC_REG_BASE      + 0x000001a8)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CLEAR_REG_PHYS                                              (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x000001a8)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CLEAR_REG_OFFS                                              (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x000001a8)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CLEAR_REG_RMSK                                                     0xf
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CLEAR_REG_OUT(v)      \
        out_dword(HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CLEAR_REG_ADDR,v)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CLEAR_REG_IO_HIGH_V_BMSK                                           0x8
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CLEAR_REG_IO_HIGH_V_SHFT                                           0x3
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CLEAR_REG_IO_LOW_V_BMSK                                            0x4
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CLEAR_REG_IO_LOW_V_SHFT                                            0x2
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CLEAR_REG_BUS_ON_BMSK                                              0x2
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CLEAR_REG_BUS_ON_SHFT                                              0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CLEAR_REG_BUS_OFF_BMSK                                             0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CLEAR_REG_BUS_OFF_SHFT                                             0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_ADDR                                                (SDC1_SDCC5_HC_REG_BASE      + 0x000001ac)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_PHYS                                                (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x000001ac)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_OFFS                                                (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x000001ac)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_RMSK                                                     0x3ff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_IN          \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_ADDR, HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_ADDR, m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_OUT(v)      \
        out_dword(HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_ADDR,v)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_ADDR,m,v,HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_IN)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_HC_CARD_STATE_STABLE_BMSK                                0x200
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_HC_CARD_STATE_STABLE_SHFT                                  0x9
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_RST_NOT_WAIT_PWRCTL_REG_BMSK                             0x100
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_RST_NOT_WAIT_PWRCTL_REG_SHFT                               0x8
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_HC_WRITE_PROTECT_PAD_BMSK                                 0xc0
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_HC_WRITE_PROTECT_PAD_SHFT                                  0x6
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_CARD_DETECT_PIN_LEVEL_BMSK                                0x20
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_CARD_DETECT_PIN_LEVEL_SHFT                                 0x5
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_HC_WRITE_PROTECT_BMSK                                     0x10
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_HC_WRITE_PROTECT_SHFT                                      0x4
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_IO_SIG_SWITCH_FAIL_BMSK                                    0x8
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_IO_SIG_SWITCH_FAIL_SHFT                                    0x3
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_IO_SIG_SWITCH_SUCCESS_BMSK                                 0x4
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_IO_SIG_SWITCH_SUCCESS_SHFT                                 0x2
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_BUS_ON_OFF_FAIL_BMSK                                       0x2
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_BUS_ON_OFF_FAIL_SHFT                                       0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_BUS_ON_OFF_SUCCESS_BMSK                                    0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG_BUS_ON_OFF_SUCCESS_SHFT                                    0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_ADDR                                                         (SDC1_SDCC5_HC_REG_BASE      + 0x000001b0)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_PHYS                                                         (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x000001b0)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_OFFS                                                         (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x000001b0)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_RMSK                                                               0x7f
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_IN          \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_ADDR, HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_ADDR, m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_OUT(v)      \
        out_dword(HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_ADDR,v)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_ADDR,m,v,HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_IN)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_HS200_ASYNC_FIFO_WR_CLK_EN_BMSK                                    0x40
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_HS200_ASYNC_FIFO_WR_CLK_EN_SHFT                                     0x6
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_IGNORE_START_BIT_ERR_BMSK                                          0x20
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_IGNORE_START_BIT_ERR_SHFT                                           0x5
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_LEGACY_ADMA_LEN_CALC_BMSK                                          0x10
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_LEGACY_ADMA_LEN_CALC_SHFT                                           0x4
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_PWRSAVE_DLL_BMSK                                                    0x8
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_PWRSAVE_DLL_SHFT                                                    0x3
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_SDIO_TRANS_BMSK                                                     0x4
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_SDIO_TRANS_SHFT                                                     0x2
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_HCLK_IDLE_GATING_BMSK                                               0x2
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_HCLK_IDLE_GATING_SHFT                                               0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_MCLK_IDLE_GATING_BMSK                                               0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC3_MCLK_IDLE_GATING_SHFT                                               0x0

#define HWIO_SDC1_HC_REG_DLL_CONFIG_2_ADDR                                                              (SDC1_SDCC5_HC_REG_BASE      + 0x000001b4)
#define HWIO_SDC1_HC_REG_DLL_CONFIG_2_PHYS                                                              (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x000001b4)
#define HWIO_SDC1_HC_REG_DLL_CONFIG_2_OFFS                                                              (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x000001b4)
#define HWIO_SDC1_HC_REG_DLL_CONFIG_2_RMSK                                                                0x1fffff
#define HWIO_SDC1_HC_REG_DLL_CONFIG_2_IN          \
        in_dword_masked(HWIO_SDC1_HC_REG_DLL_CONFIG_2_ADDR, HWIO_SDC1_HC_REG_DLL_CONFIG_2_RMSK)
#define HWIO_SDC1_HC_REG_DLL_CONFIG_2_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_REG_DLL_CONFIG_2_ADDR, m)
#define HWIO_SDC1_HC_REG_DLL_CONFIG_2_OUT(v)      \
        out_dword(HWIO_SDC1_HC_REG_DLL_CONFIG_2_ADDR,v)
#define HWIO_SDC1_HC_REG_DLL_CONFIG_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_REG_DLL_CONFIG_2_ADDR,m,v,HWIO_SDC1_HC_REG_DLL_CONFIG_2_IN)
#define HWIO_SDC1_HC_REG_DLL_CONFIG_2_MCLK_FREQ_EXT_BMSK                                                  0x1fffe0
#define HWIO_SDC1_HC_REG_DLL_CONFIG_2_MCLK_FREQ_EXT_SHFT                                                       0x5
#define HWIO_SDC1_HC_REG_DLL_CONFIG_2_MCLK_FREQ_SEL_BMSK                                                      0x10
#define HWIO_SDC1_HC_REG_DLL_CONFIG_2_MCLK_FREQ_SEL_SHFT                                                       0x4
#define HWIO_SDC1_HC_REG_DLL_CONFIG_2_DDR_TRAFFIC_INIT_SEL_BMSK                                                0xc
#define HWIO_SDC1_HC_REG_DLL_CONFIG_2_DDR_TRAFFIC_INIT_SEL_SHFT                                                0x2
#define HWIO_SDC1_HC_REG_DLL_CONFIG_2_DDR_TRAFFIC_INIT_SW_BMSK                                                 0x2
#define HWIO_SDC1_HC_REG_DLL_CONFIG_2_DDR_TRAFFIC_INIT_SW_SHFT                                                 0x1
#define HWIO_SDC1_HC_REG_DLL_CONFIG_2_DDR_CAL_EN_BMSK                                                          0x1
#define HWIO_SDC1_HC_REG_DLL_CONFIG_2_DDR_CAL_EN_SHFT                                                          0x0

#define HWIO_SDC1_HC_REG_DDR_CONFIG_ADDR                                                                (SDC1_SDCC5_HC_REG_BASE      + 0x000001b8)
#define HWIO_SDC1_HC_REG_DDR_CONFIG_PHYS                                                                (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x000001b8)
#define HWIO_SDC1_HC_REG_DDR_CONFIG_OFFS                                                                (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x000001b8)
#define HWIO_SDC1_HC_REG_DDR_CONFIG_RMSK                                                                0xffffffff
#define HWIO_SDC1_HC_REG_DDR_CONFIG_IN          \
        in_dword_masked(HWIO_SDC1_HC_REG_DDR_CONFIG_ADDR, HWIO_SDC1_HC_REG_DDR_CONFIG_RMSK)
#define HWIO_SDC1_HC_REG_DDR_CONFIG_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_REG_DDR_CONFIG_ADDR, m)
#define HWIO_SDC1_HC_REG_DDR_CONFIG_OUT(v)      \
        out_dword(HWIO_SDC1_HC_REG_DDR_CONFIG_ADDR,v)
#define HWIO_SDC1_HC_REG_DDR_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_REG_DDR_CONFIG_ADDR,m,v,HWIO_SDC1_HC_REG_DDR_CONFIG_IN)
#define HWIO_SDC1_HC_REG_DDR_CONFIG_PRG_DLY_EN_BMSK                                                     0x80000000
#define HWIO_SDC1_HC_REG_DDR_CONFIG_PRG_DLY_EN_SHFT                                                           0x1f
#define HWIO_SDC1_HC_REG_DDR_CONFIG_EXT_PRG_RCLK_DLY_EN_BMSK                                            0x40000000
#define HWIO_SDC1_HC_REG_DDR_CONFIG_EXT_PRG_RCLK_DLY_EN_SHFT                                                  0x1e
#define HWIO_SDC1_HC_REG_DDR_CONFIG_EXT_PRG_RCLK_DLY_CODE_BMSK                                          0x38000000
#define HWIO_SDC1_HC_REG_DDR_CONFIG_EXT_PRG_RCLK_DLY_CODE_SHFT                                                0x1b
#define HWIO_SDC1_HC_REG_DDR_CONFIG_EXT_PRG_RCLK_DLY_BMSK                                                0x7e00000
#define HWIO_SDC1_HC_REG_DDR_CONFIG_EXT_PRG_RCLK_DLY_SHFT                                                     0x15
#define HWIO_SDC1_HC_REG_DDR_CONFIG_TCXO_CYCLES_DLY_LINE_BMSK                                             0x1ff000
#define HWIO_SDC1_HC_REG_DDR_CONFIG_TCXO_CYCLES_DLY_LINE_SHFT                                                  0xc
#define HWIO_SDC1_HC_REG_DDR_CONFIG_TCXO_CYCLES_CNT_BMSK                                                     0xe00
#define HWIO_SDC1_HC_REG_DDR_CONFIG_TCXO_CYCLES_CNT_SHFT                                                       0x9
#define HWIO_SDC1_HC_REG_DDR_CONFIG_PRG_RCLK_DLY_BMSK                                                        0x1ff
#define HWIO_SDC1_HC_REG_DDR_CONFIG_PRG_RCLK_DLY_SHFT                                                          0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC4_ADDR                                                         (SDC1_SDCC5_HC_REG_BASE      + 0x000001bc)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC4_PHYS                                                         (SDC1_SDCC5_HC_REG_BASE_PHYS + 0x000001bc)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC4_OFFS                                                         (SDC1_SDCC5_HC_REG_BASE_OFFS + 0x000001bc)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC4_RMSK                                                              0xfff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC4_IN          \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC4_ADDR, HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC4_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC4_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC4_ADDR, m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC4_OUT(v)      \
        out_dword(HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC4_ADDR,v)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC4_ADDR,m,v,HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC4_IN)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC4_HC_AXI_ARLOCK_BMSK                                                0xc00
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC4_HC_AXI_ARLOCK_SHFT                                                  0xa
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC4_HC_AXI_AWLOCK_BMSK                                                0x300
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC4_HC_AXI_AWLOCK_SHFT                                                  0x8
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC4_HC_AXI_ARCACHE_BMSK                                                0xf0
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC4_HC_AXI_ARCACHE_SHFT                                                 0x4
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC4_HC_AXI_AWCACHE_BMSK                                                 0xf
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_FUNC4_HC_AXI_AWCACHE_SHFT                                                 0x0

/*----------------------------------------------------------------------------
 * MODULE: SDC1_SDCC5_HC_SCM
 *--------------------------------------------------------------------------*/

#define SDC1_SDCC5_HC_SCM_REG_BASE                                                          (SDC1_SDCC5_TOP_BASE      + 0x00025000)
#define SDC1_SDCC5_HC_SCM_REG_BASE_PHYS                                                     (SDC1_SDCC5_TOP_BASE_PHYS + 0x00025000)
#define SDC1_SDCC5_HC_SCM_REG_BASE_OFFS                                                     0x00025000

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_CFG_ADDR                                           (SDC1_SDCC5_HC_SCM_REG_BASE      + 0x00000000)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_CFG_PHYS                                           (SDC1_SDCC5_HC_SCM_REG_BASE_PHYS + 0x00000000)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_CFG_OFFS                                           (SDC1_SDCC5_HC_SCM_REG_BASE_OFFS + 0x00000000)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_CFG_RMSK                                                 0x7f
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_CFG_IN          \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_CFG_ADDR, HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_CFG_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_CFG_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_CFG_ADDR, m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_CFG_OUT(v)      \
        out_dword(HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_CFG_ADDR,v)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_CFG_ADDR,m,v,HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_CFG_IN)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_CFG_SCM_USE_UFSP_PROT_BMSK                               0x40
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_CFG_SCM_USE_UFSP_PROT_SHFT                                0x6
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_CFG_SCM_SW_CLOCK_ENABLE_BMSK                             0x20
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_CFG_SCM_SW_CLOCK_ENABLE_SHFT                              0x5
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_CFG_SCM_NONBLOCKING_DISABLE_BMSK                         0x10
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_CFG_SCM_NONBLOCKING_DISABLE_SHFT                          0x4
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_CFG_SCM_ENCRYPTION_DISABLE_BMSK                           0x8
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_CFG_SCM_ENCRYPTION_DISABLE_SHFT                           0x3
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_CFG_SCM_DESC_PREFETCH_EN_BMSK                             0x4
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_CFG_SCM_DESC_PREFETCH_EN_SHFT                             0x2
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_CFG_SCM_DESC_TYPE_BMSK                                    0x2
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_CFG_SCM_DESC_TYPE_SHFT                                    0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_CFG_SCM_SW_ENABLE_BMSK                                    0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_CFG_SCM_SW_ENABLE_SHFT                                    0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_AXI_VALUES_ADDR                                    (SDC1_SDCC5_HC_SCM_REG_BASE      + 0x00000004)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_AXI_VALUES_PHYS                                    (SDC1_SDCC5_HC_SCM_REG_BASE_PHYS + 0x00000004)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_AXI_VALUES_OFFS                                    (SDC1_SDCC5_HC_SCM_REG_BASE_OFFS + 0x00000004)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_AXI_VALUES_RMSK                                       0x7ffff
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_AXI_VALUES_IN          \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_AXI_VALUES_ADDR, HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_AXI_VALUES_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_AXI_VALUES_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_AXI_VALUES_ADDR, m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_AXI_VALUES_OUT(v)      \
        out_dword(HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_AXI_VALUES_ADDR,v)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_AXI_VALUES_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_AXI_VALUES_ADDR,m,v,HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_AXI_VALUES_IN)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_AXI_VALUES_SCM_AXI_PARTIAL_BURST_DIS_BMSK             0x40000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_AXI_VALUES_SCM_AXI_PARTIAL_BURST_DIS_SHFT                0x12
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_AXI_VALUES_SCM_AXI_ARBURST_BMSK                       0x30000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_AXI_VALUES_SCM_AXI_ARBURST_SHFT                          0x10
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_AXI_VALUES_SCM_AXI_WR_NOALLOCATE_BMSK                  0x8000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_AXI_VALUES_SCM_AXI_WR_NOALLOCATE_SHFT                     0xf
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_AXI_VALUES_SCM_AXI_RD_NOALLOCATE_BMSK                  0x4000
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_AXI_VALUES_SCM_AXI_RD_NOALLOCATE_SHFT                     0xe
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_AXI_VALUES_SCM_AXI_WR_MEMTYPE_BMSK                     0x3800
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_AXI_VALUES_SCM_AXI_WR_MEMTYPE_SHFT                        0xb
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_AXI_VALUES_SCM_AXI_RD_MEMTYPE_BMSK                      0x700
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_AXI_VALUES_SCM_AXI_RD_MEMTYPE_SHFT                        0x8
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_AXI_VALUES_SCM_DMA_WR_BURST_LEN_BMSK                     0xf0
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_AXI_VALUES_SCM_DMA_WR_BURST_LEN_SHFT                      0x4
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_AXI_VALUES_SCM_DMA_RD_BURST_LEN_BMSK                      0xf
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_AXI_VALUES_SCM_DMA_RD_BURST_LEN_SHFT                      0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_MASK_ADDR                                          (SDC1_SDCC5_HC_SCM_REG_BASE      + 0x00000008)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_MASK_PHYS                                          (SDC1_SDCC5_HC_SCM_REG_BASE_PHYS + 0x00000008)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_MASK_OFFS                                          (SDC1_SDCC5_HC_SCM_REG_BASE_OFFS + 0x00000008)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_MASK_RMSK                                                 0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_MASK_IN          \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_MASK_ADDR, HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_MASK_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_MASK_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_MASK_ADDR, m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_MASK_OUT(v)      \
        out_dword(HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_MASK_ADDR,v)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_MASK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_MASK_ADDR,m,v,HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_MASK_IN)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_MASK_SCM_FAULT_IRQ_DISABLE_BMSK                           0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_MASK_SCM_FAULT_IRQ_DISABLE_SHFT                           0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_STATUS_ADDR                                        (SDC1_SDCC5_HC_SCM_REG_BASE      + 0x0000000c)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_STATUS_PHYS                                        (SDC1_SDCC5_HC_SCM_REG_BASE_PHYS + 0x0000000c)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_STATUS_OFFS                                        (SDC1_SDCC5_HC_SCM_REG_BASE_OFFS + 0x0000000c)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_STATUS_RMSK                                               0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_STATUS_IN          \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_STATUS_ADDR, HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_STATUS_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_STATUS_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_STATUS_ADDR, m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_STATUS_SCM_FAULT_IRQ_STATUS_BMSK                          0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_STATUS_SCM_FAULT_IRQ_STATUS_SHFT                          0x0

#define HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_SECURITY_ADDR                                      (SDC1_SDCC5_HC_SCM_REG_BASE      + 0x00000010)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_SECURITY_PHYS                                      (SDC1_SDCC5_HC_SCM_REG_BASE_PHYS + 0x00000010)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_SECURITY_OFFS                                      (SDC1_SDCC5_HC_SCM_REG_BASE_OFFS + 0x00000010)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_SECURITY_RMSK                                             0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_SECURITY_IN          \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_SECURITY_ADDR, HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_SECURITY_RMSK)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_SECURITY_INM(m)      \
        in_dword_masked(HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_SECURITY_ADDR, m)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_SECURITY_OUT(v)      \
        out_dword(HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_SECURITY_ADDR,v)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_SECURITY_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_SECURITY_ADDR,m,v,HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_SECURITY_IN)
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_SECURITY_NSUFSP_BMSK                                      0x1
#define HWIO_SDC1_HC_VENDOR_SPECIFIC_SCM_SECURITY_NSUFSP_SHFT                                      0x0

/*----------------------------------------------------------------------------
 * MODULE: TLMM_CSR
 *--------------------------------------------------------------------------*/

#define TLMM_CSR_REG_BASE                                                                   (TLMM_BASE      + 0x00000000)
#define TLMM_CSR_REG_BASE_PHYS                                                              (TLMM_BASE_PHYS + 0x00000000)
#define TLMM_CSR_REG_BASE_OFFS                                                              0x00000000

#define HWIO_TLMM_GPIO_CFGn_ADDR(n)                                                         (TLMM_CSR_REG_BASE      + 0x00000000 + 0x1000 * (n))
#define HWIO_TLMM_GPIO_CFGn_PHYS(n)                                                         (TLMM_CSR_REG_BASE_PHYS + 0x00000000 + 0x1000 * (n))
#define HWIO_TLMM_GPIO_CFGn_OFFS(n)                                                         (TLMM_CSR_REG_BASE_OFFS + 0x00000000 + 0x1000 * (n))
#define HWIO_TLMM_GPIO_CFGn_RMSK                                                                 0x7ff
#define HWIO_TLMM_GPIO_CFGn_MAXn                                                                    99
#define HWIO_TLMM_GPIO_CFGn_INI(n)        \
        in_dword_masked(HWIO_TLMM_GPIO_CFGn_ADDR(n), HWIO_TLMM_GPIO_CFGn_RMSK)
#define HWIO_TLMM_GPIO_CFGn_INMI(n,mask)    \
        in_dword_masked(HWIO_TLMM_GPIO_CFGn_ADDR(n), mask)
#define HWIO_TLMM_GPIO_CFGn_OUTI(n,val)    \
        out_dword(HWIO_TLMM_GPIO_CFGn_ADDR(n),val)
#define HWIO_TLMM_GPIO_CFGn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TLMM_GPIO_CFGn_ADDR(n),mask,val,HWIO_TLMM_GPIO_CFGn_INI(n))
#define HWIO_TLMM_GPIO_CFGn_GPIO_HIHYS_EN_BMSK                                                   0x400
#define HWIO_TLMM_GPIO_CFGn_GPIO_HIHYS_EN_SHFT                                                     0xa
#define HWIO_TLMM_GPIO_CFGn_GPIO_OE_BMSK                                                         0x200
#define HWIO_TLMM_GPIO_CFGn_GPIO_OE_SHFT                                                           0x9
#define HWIO_TLMM_GPIO_CFGn_DRV_STRENGTH_BMSK                                                    0x1c0
#define HWIO_TLMM_GPIO_CFGn_DRV_STRENGTH_SHFT                                                      0x6
#define HWIO_TLMM_GPIO_CFGn_DRV_STRENGTH_DRV_2_MA_FVAL                                             0x0
#define HWIO_TLMM_GPIO_CFGn_DRV_STRENGTH_DRV_4_MA_FVAL                                             0x1
#define HWIO_TLMM_GPIO_CFGn_DRV_STRENGTH_DRV_6_MA_FVAL                                             0x2
#define HWIO_TLMM_GPIO_CFGn_DRV_STRENGTH_DRV_8_MA_FVAL                                             0x3
#define HWIO_TLMM_GPIO_CFGn_DRV_STRENGTH_DRV_10_MA_FVAL                                            0x4
#define HWIO_TLMM_GPIO_CFGn_DRV_STRENGTH_DRV_12_MA_FVAL                                            0x5
#define HWIO_TLMM_GPIO_CFGn_DRV_STRENGTH_DRV_14_MA_FVAL                                            0x6
#define HWIO_TLMM_GPIO_CFGn_DRV_STRENGTH_DRV_16_MA_FVAL                                            0x7
#define HWIO_TLMM_GPIO_CFGn_FUNC_SEL_BMSK                                                         0x3c
#define HWIO_TLMM_GPIO_CFGn_FUNC_SEL_SHFT                                                          0x2
#define HWIO_TLMM_GPIO_CFGn_GPIO_PULL_BMSK                                                         0x3
#define HWIO_TLMM_GPIO_CFGn_GPIO_PULL_SHFT                                                         0x0
#define HWIO_TLMM_GPIO_CFGn_GPIO_PULL_NO_PULL_FVAL                                                 0x0
#define HWIO_TLMM_GPIO_CFGn_GPIO_PULL_PULL_DOWN_FVAL                                               0x1
#define HWIO_TLMM_GPIO_CFGn_GPIO_PULL_KEEPER_FVAL                                                  0x2
#define HWIO_TLMM_GPIO_CFGn_GPIO_PULL_PULL_UP_FVAL                                                 0x3

#define HWIO_TLMM_GPIO_IN_OUTn_ADDR(n)                                                      (TLMM_CSR_REG_BASE      + 0x00000004 + 0x1000 * (n))
#define HWIO_TLMM_GPIO_IN_OUTn_PHYS(n)                                                      (TLMM_CSR_REG_BASE_PHYS + 0x00000004 + 0x1000 * (n))
#define HWIO_TLMM_GPIO_IN_OUTn_OFFS(n)                                                      (TLMM_CSR_REG_BASE_OFFS + 0x00000004 + 0x1000 * (n))
#define HWIO_TLMM_GPIO_IN_OUTn_RMSK                                                                0x3
#define HWIO_TLMM_GPIO_IN_OUTn_MAXn                                                                 99
#define HWIO_TLMM_GPIO_IN_OUTn_INI(n)        \
        in_dword_masked(HWIO_TLMM_GPIO_IN_OUTn_ADDR(n), HWIO_TLMM_GPIO_IN_OUTn_RMSK)
#define HWIO_TLMM_GPIO_IN_OUTn_INMI(n,mask)    \
        in_dword_masked(HWIO_TLMM_GPIO_IN_OUTn_ADDR(n), mask)
#define HWIO_TLMM_GPIO_IN_OUTn_OUTI(n,val)    \
        out_dword(HWIO_TLMM_GPIO_IN_OUTn_ADDR(n),val)
#define HWIO_TLMM_GPIO_IN_OUTn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TLMM_GPIO_IN_OUTn_ADDR(n),mask,val,HWIO_TLMM_GPIO_IN_OUTn_INI(n))
#define HWIO_TLMM_GPIO_IN_OUTn_GPIO_OUT_BMSK                                                       0x2
#define HWIO_TLMM_GPIO_IN_OUTn_GPIO_OUT_SHFT                                                       0x1
#define HWIO_TLMM_GPIO_IN_OUTn_GPIO_IN_BMSK                                                        0x1
#define HWIO_TLMM_GPIO_IN_OUTn_GPIO_IN_SHFT                                                        0x0

#define HWIO_TLMM_GPIO_INTR_CFGn_ADDR(n)                                                    (TLMM_CSR_REG_BASE      + 0x00000008 + 0x1000 * (n))
#define HWIO_TLMM_GPIO_INTR_CFGn_PHYS(n)                                                    (TLMM_CSR_REG_BASE_PHYS + 0x00000008 + 0x1000 * (n))
#define HWIO_TLMM_GPIO_INTR_CFGn_OFFS(n)                                                    (TLMM_CSR_REG_BASE_OFFS + 0x00000008 + 0x1000 * (n))
#define HWIO_TLMM_GPIO_INTR_CFGn_RMSK                                                            0x1ff
#define HWIO_TLMM_GPIO_INTR_CFGn_MAXn                                                               99
#define HWIO_TLMM_GPIO_INTR_CFGn_INI(n)        \
        in_dword_masked(HWIO_TLMM_GPIO_INTR_CFGn_ADDR(n), HWIO_TLMM_GPIO_INTR_CFGn_RMSK)
#define HWIO_TLMM_GPIO_INTR_CFGn_INMI(n,mask)    \
        in_dword_masked(HWIO_TLMM_GPIO_INTR_CFGn_ADDR(n), mask)
#define HWIO_TLMM_GPIO_INTR_CFGn_OUTI(n,val)    \
        out_dword(HWIO_TLMM_GPIO_INTR_CFGn_ADDR(n),val)
#define HWIO_TLMM_GPIO_INTR_CFGn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TLMM_GPIO_INTR_CFGn_ADDR(n),mask,val,HWIO_TLMM_GPIO_INTR_CFGn_INI(n))
#define HWIO_TLMM_GPIO_INTR_CFGn_DIR_CONN_EN_BMSK                                                0x100
#define HWIO_TLMM_GPIO_INTR_CFGn_DIR_CONN_EN_SHFT                                                  0x8
#define HWIO_TLMM_GPIO_INTR_CFGn_DIR_CONN_EN_DISABLE_FVAL                                          0x0
#define HWIO_TLMM_GPIO_INTR_CFGn_DIR_CONN_EN_ENABLE_FVAL                                           0x1
#define HWIO_TLMM_GPIO_INTR_CFGn_TARGET_PROC_BMSK                                                 0xe0
#define HWIO_TLMM_GPIO_INTR_CFGn_TARGET_PROC_SHFT                                                  0x5
#define HWIO_TLMM_GPIO_INTR_CFGn_TARGET_PROC_WCSS_FVAL                                             0x0
#define HWIO_TLMM_GPIO_INTR_CFGn_TARGET_PROC_SENSORS_FVAL                                          0x1
#define HWIO_TLMM_GPIO_INTR_CFGn_TARGET_PROC_LPA_DSP_FVAL                                          0x2
#define HWIO_TLMM_GPIO_INTR_CFGn_TARGET_PROC_RPM_FVAL                                              0x3
#define HWIO_TLMM_GPIO_INTR_CFGn_TARGET_PROC_APSS_FVAL                                             0x4
#define HWIO_TLMM_GPIO_INTR_CFGn_TARGET_PROC_MSS_FVAL                                              0x5
#define HWIO_TLMM_GPIO_INTR_CFGn_TARGET_PROC_TZ_FVAL                                               0x6
#define HWIO_TLMM_GPIO_INTR_CFGn_TARGET_PROC_NONE_FVAL                                             0x7
#define HWIO_TLMM_GPIO_INTR_CFGn_INTR_RAW_STATUS_EN_BMSK                                          0x10
#define HWIO_TLMM_GPIO_INTR_CFGn_INTR_RAW_STATUS_EN_SHFT                                           0x4
#define HWIO_TLMM_GPIO_INTR_CFGn_INTR_RAW_STATUS_EN_DISABLE_FVAL                                   0x0
#define HWIO_TLMM_GPIO_INTR_CFGn_INTR_RAW_STATUS_EN_ENABLE_FVAL                                    0x1
#define HWIO_TLMM_GPIO_INTR_CFGn_INTR_DECT_CTL_BMSK                                                0xc
#define HWIO_TLMM_GPIO_INTR_CFGn_INTR_DECT_CTL_SHFT                                                0x2
#define HWIO_TLMM_GPIO_INTR_CFGn_INTR_DECT_CTL_LEVEL_FVAL                                          0x0
#define HWIO_TLMM_GPIO_INTR_CFGn_INTR_DECT_CTL_POS_EDGE_FVAL                                       0x1
#define HWIO_TLMM_GPIO_INTR_CFGn_INTR_DECT_CTL_NEG_EDGE_FVAL                                       0x2
#define HWIO_TLMM_GPIO_INTR_CFGn_INTR_DECT_CTL_DUAL_EDGE_FVAL                                      0x3
#define HWIO_TLMM_GPIO_INTR_CFGn_INTR_POL_CTL_BMSK                                                 0x2
#define HWIO_TLMM_GPIO_INTR_CFGn_INTR_POL_CTL_SHFT                                                 0x1
#define HWIO_TLMM_GPIO_INTR_CFGn_INTR_POL_CTL_POLARITY_0_FVAL                                      0x0
#define HWIO_TLMM_GPIO_INTR_CFGn_INTR_POL_CTL_POLARITY_1_FVAL                                      0x1
#define HWIO_TLMM_GPIO_INTR_CFGn_INTR_ENABLE_BMSK                                                  0x1
#define HWIO_TLMM_GPIO_INTR_CFGn_INTR_ENABLE_SHFT                                                  0x0
#define HWIO_TLMM_GPIO_INTR_CFGn_INTR_ENABLE_DISABLE_FVAL                                          0x0
#define HWIO_TLMM_GPIO_INTR_CFGn_INTR_ENABLE_ENABLE_FVAL                                           0x1

#define HWIO_TLMM_GPIO_INTR_STATUSn_ADDR(n)                                                 (TLMM_CSR_REG_BASE      + 0x0000000c + 0x1000 * (n))
#define HWIO_TLMM_GPIO_INTR_STATUSn_PHYS(n)                                                 (TLMM_CSR_REG_BASE_PHYS + 0x0000000c + 0x1000 * (n))
#define HWIO_TLMM_GPIO_INTR_STATUSn_OFFS(n)                                                 (TLMM_CSR_REG_BASE_OFFS + 0x0000000c + 0x1000 * (n))
#define HWIO_TLMM_GPIO_INTR_STATUSn_RMSK                                                           0x1
#define HWIO_TLMM_GPIO_INTR_STATUSn_MAXn                                                            99
#define HWIO_TLMM_GPIO_INTR_STATUSn_INI(n)        \
        in_dword_masked(HWIO_TLMM_GPIO_INTR_STATUSn_ADDR(n), HWIO_TLMM_GPIO_INTR_STATUSn_RMSK)
#define HWIO_TLMM_GPIO_INTR_STATUSn_INMI(n,mask)    \
        in_dword_masked(HWIO_TLMM_GPIO_INTR_STATUSn_ADDR(n), mask)
#define HWIO_TLMM_GPIO_INTR_STATUSn_OUTI(n,val)    \
        out_dword(HWIO_TLMM_GPIO_INTR_STATUSn_ADDR(n),val)
#define HWIO_TLMM_GPIO_INTR_STATUSn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TLMM_GPIO_INTR_STATUSn_ADDR(n),mask,val,HWIO_TLMM_GPIO_INTR_STATUSn_INI(n))
#define HWIO_TLMM_GPIO_INTR_STATUSn_INTR_STATUS_BMSK                                               0x1
#define HWIO_TLMM_GPIO_INTR_STATUSn_INTR_STATUS_SHFT                                               0x0

#define HWIO_TLMM_CLK_GATE_EN_ADDR                                                          (TLMM_CSR_REG_BASE      + 0x00100000)
#define HWIO_TLMM_CLK_GATE_EN_PHYS                                                          (TLMM_CSR_REG_BASE_PHYS + 0x00100000)
#define HWIO_TLMM_CLK_GATE_EN_OFFS                                                          (TLMM_CSR_REG_BASE_OFFS + 0x00100000)
#define HWIO_TLMM_CLK_GATE_EN_RMSK                                                                 0x7
#define HWIO_TLMM_CLK_GATE_EN_IN          \
        in_dword_masked(HWIO_TLMM_CLK_GATE_EN_ADDR, HWIO_TLMM_CLK_GATE_EN_RMSK)
#define HWIO_TLMM_CLK_GATE_EN_INM(m)      \
        in_dword_masked(HWIO_TLMM_CLK_GATE_EN_ADDR, m)
#define HWIO_TLMM_CLK_GATE_EN_OUT(v)      \
        out_dword(HWIO_TLMM_CLK_GATE_EN_ADDR,v)
#define HWIO_TLMM_CLK_GATE_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_CLK_GATE_EN_ADDR,m,v,HWIO_TLMM_CLK_GATE_EN_IN)
#define HWIO_TLMM_CLK_GATE_EN_AHB_HCLK_EN_BMSK                                                     0x4
#define HWIO_TLMM_CLK_GATE_EN_AHB_HCLK_EN_SHFT                                                     0x2
#define HWIO_TLMM_CLK_GATE_EN_AHB_HCLK_EN_DISABLE_FVAL                                             0x0
#define HWIO_TLMM_CLK_GATE_EN_AHB_HCLK_EN_ENABLE_FVAL                                              0x1
#define HWIO_TLMM_CLK_GATE_EN_SUMMARY_INTR_EN_BMSK                                                 0x2
#define HWIO_TLMM_CLK_GATE_EN_SUMMARY_INTR_EN_SHFT                                                 0x1
#define HWIO_TLMM_CLK_GATE_EN_SUMMARY_INTR_EN_DISABLE_FVAL                                         0x0
#define HWIO_TLMM_CLK_GATE_EN_SUMMARY_INTR_EN_ENABLE_FVAL                                          0x1
#define HWIO_TLMM_CLK_GATE_EN_CRIF_READ_EN_BMSK                                                    0x1
#define HWIO_TLMM_CLK_GATE_EN_CRIF_READ_EN_SHFT                                                    0x0
#define HWIO_TLMM_CLK_GATE_EN_CRIF_READ_EN_DISABLE_FVAL                                            0x0
#define HWIO_TLMM_CLK_GATE_EN_CRIF_READ_EN_ENABLE_FVAL                                             0x1

#define HWIO_TLMM_IE_CTRL_DISABLE_ADDR                                                      (TLMM_CSR_REG_BASE      + 0x00100004)
#define HWIO_TLMM_IE_CTRL_DISABLE_PHYS                                                      (TLMM_CSR_REG_BASE_PHYS + 0x00100004)
#define HWIO_TLMM_IE_CTRL_DISABLE_OFFS                                                      (TLMM_CSR_REG_BASE_OFFS + 0x00100004)
#define HWIO_TLMM_IE_CTRL_DISABLE_RMSK                                                             0x3
#define HWIO_TLMM_IE_CTRL_DISABLE_IN          \
        in_dword_masked(HWIO_TLMM_IE_CTRL_DISABLE_ADDR, HWIO_TLMM_IE_CTRL_DISABLE_RMSK)
#define HWIO_TLMM_IE_CTRL_DISABLE_INM(m)      \
        in_dword_masked(HWIO_TLMM_IE_CTRL_DISABLE_ADDR, m)
#define HWIO_TLMM_IE_CTRL_DISABLE_OUT(v)      \
        out_dword(HWIO_TLMM_IE_CTRL_DISABLE_ADDR,v)
#define HWIO_TLMM_IE_CTRL_DISABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_IE_CTRL_DISABLE_ADDR,m,v,HWIO_TLMM_IE_CTRL_DISABLE_IN)
#define HWIO_TLMM_IE_CTRL_DISABLE_SLIMBUS_GPIO_CORE_IE_CTRL_BMSK                                   0x2
#define HWIO_TLMM_IE_CTRL_DISABLE_SLIMBUS_GPIO_CORE_IE_CTRL_SHFT                                   0x1
#define HWIO_TLMM_IE_CTRL_DISABLE_SLIMBUS_GPIO_CORE_IE_CTRL_DISABLE_FVAL                           0x0
#define HWIO_TLMM_IE_CTRL_DISABLE_SLIMBUS_GPIO_CORE_IE_CTRL_ENABLE_FVAL                            0x1
#define HWIO_TLMM_IE_CTRL_DISABLE_IE_CTRL_DISABLE_BMSK                                             0x1
#define HWIO_TLMM_IE_CTRL_DISABLE_IE_CTRL_DISABLE_SHFT                                             0x0
#define HWIO_TLMM_IE_CTRL_DISABLE_IE_CTRL_DISABLE_ENABLE_FVAL                                      0x0
#define HWIO_TLMM_IE_CTRL_DISABLE_IE_CTRL_DISABLE_DISABLE_FVAL                                     0x1

#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_ADDR                                                  (TLMM_CSR_REG_BASE      + 0x00100008)
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_PHYS                                                  (TLMM_CSR_REG_BASE_PHYS + 0x00100008)
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_OFFS                                                  (TLMM_CSR_REG_BASE_OFFS + 0x00100008)
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_RMSK                                                   0x7ffffff
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_IN          \
        in_dword_masked(HWIO_TLMM_MPM_WAKEUP_INT_EN_0_ADDR, HWIO_TLMM_MPM_WAKEUP_INT_EN_0_RMSK)
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_INM(m)      \
        in_dword_masked(HWIO_TLMM_MPM_WAKEUP_INT_EN_0_ADDR, m)
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_OUT(v)      \
        out_dword(HWIO_TLMM_MPM_WAKEUP_INT_EN_0_ADDR,v)
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_MPM_WAKEUP_INT_EN_0_ADDR,m,v,HWIO_TLMM_MPM_WAKEUP_INT_EN_0_IN)
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_61_BMSK                                           0x4000000
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_61_SHFT                                                0x1a
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_61_DISABLE_FVAL                                         0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_61_ENABLE_FVAL                                          0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_15_BMSK                                           0x2000000
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_15_SHFT                                                0x19
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_15_DISABLE_FVAL                                         0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_15_ENABLE_FVAL                                          0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_56_BMSK                                           0x1000000
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_56_SHFT                                                0x18
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_56_DISABLE_FVAL                                         0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_56_ENABLE_FVAL                                          0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_55_BMSK                                            0x800000
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_55_SHFT                                                0x17
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_55_DISABLE_FVAL                                         0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_55_ENABLE_FVAL                                          0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_54_BMSK                                            0x400000
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_54_SHFT                                                0x16
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_54_DISABLE_FVAL                                         0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_54_ENABLE_FVAL                                          0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_53_BMSK                                            0x200000
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_53_SHFT                                                0x15
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_53_DISABLE_FVAL                                         0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_53_ENABLE_FVAL                                          0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_51_BMSK                                            0x100000
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_51_SHFT                                                0x14
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_51_DISABLE_FVAL                                         0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_51_ENABLE_FVAL                                          0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_50_BMSK                                             0x80000
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_50_SHFT                                                0x13
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_50_DISABLE_FVAL                                         0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_50_ENABLE_FVAL                                          0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_43_BMSK                                             0x40000
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_43_SHFT                                                0x12
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_43_DISABLE_FVAL                                         0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_43_ENABLE_FVAL                                          0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_25_BMSK                                             0x20000
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_25_SHFT                                                0x11
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_25_DISABLE_FVAL                                         0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_25_ENABLE_FVAL                                          0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_24_BMSK                                             0x10000
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_24_SHFT                                                0x10
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_24_DISABLE_FVAL                                         0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_24_ENABLE_FVAL                                          0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_22_BMSK                                              0x8000
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_22_SHFT                                                 0xf
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_22_DISABLE_FVAL                                         0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_22_ENABLE_FVAL                                          0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_21_BMSK                                              0x4000
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_21_SHFT                                                 0xe
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_21_DISABLE_FVAL                                         0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_21_ENABLE_FVAL                                          0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_19_BMSK                                              0x2000
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_19_SHFT                                                 0xd
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_19_DISABLE_FVAL                                         0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_19_ENABLE_FVAL                                          0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_18_BMSK                                              0x1000
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_18_SHFT                                                 0xc
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_18_DISABLE_FVAL                                         0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_18_ENABLE_FVAL                                          0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_17_BMSK                                               0x800
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_17_SHFT                                                 0xb
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_17_DISABLE_FVAL                                         0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_17_ENABLE_FVAL                                          0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_16_BMSK                                               0x400
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_16_SHFT                                                 0xa
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_16_DISABLE_FVAL                                         0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_16_ENABLE_FVAL                                          0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_14_BMSK                                               0x200
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_14_SHFT                                                 0x9
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_14_DISABLE_FVAL                                         0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_14_ENABLE_FVAL                                          0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_13_BMSK                                               0x100
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_13_SHFT                                                 0x8
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_13_DISABLE_FVAL                                         0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_13_ENABLE_FVAL                                          0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_12_BMSK                                                0x80
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_12_SHFT                                                 0x7
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_12_DISABLE_FVAL                                         0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_12_ENABLE_FVAL                                          0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_11_BMSK                                                0x40
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_11_SHFT                                                 0x6
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_11_DISABLE_FVAL                                         0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_11_ENABLE_FVAL                                          0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_10_BMSK                                                0x20
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_10_SHFT                                                 0x5
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_10_DISABLE_FVAL                                         0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_10_ENABLE_FVAL                                          0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_9_BMSK                                                 0x10
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_9_SHFT                                                  0x4
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_9_DISABLE_FVAL                                          0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_9_ENABLE_FVAL                                           0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_6_BMSK                                                  0x8
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_6_SHFT                                                  0x3
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_6_DISABLE_FVAL                                          0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_6_ENABLE_FVAL                                           0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_5_BMSK                                                  0x4
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_5_SHFT                                                  0x2
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_5_DISABLE_FVAL                                          0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_5_ENABLE_FVAL                                           0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_2_BMSK                                                  0x2
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_2_SHFT                                                  0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_2_DISABLE_FVAL                                          0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_2_ENABLE_FVAL                                           0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_1_BMSK                                                  0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_1_SHFT                                                  0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_1_DISABLE_FVAL                                          0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_1_ENABLE_FVAL                                           0x1

#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_ADDR                                                  (TLMM_CSR_REG_BASE      + 0x0010000c)
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_PHYS                                                  (TLMM_CSR_REG_BASE_PHYS + 0x0010000c)
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_OFFS                                                  (TLMM_CSR_REG_BASE_OFFS + 0x0010000c)
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_RMSK                                                   0x7ffffff
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_IN          \
        in_dword_masked(HWIO_TLMM_MPM_WAKEUP_INT_EN_1_ADDR, HWIO_TLMM_MPM_WAKEUP_INT_EN_1_RMSK)
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_INM(m)      \
        in_dword_masked(HWIO_TLMM_MPM_WAKEUP_INT_EN_1_ADDR, m)
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_OUT(v)      \
        out_dword(HWIO_TLMM_MPM_WAKEUP_INT_EN_1_ADDR,v)
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_MPM_WAKEUP_INT_EN_1_ADDR,m,v,HWIO_TLMM_MPM_WAKEUP_INT_EN_1_IN)
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_SDC1_DATA_3_BMSK                                       0x4000000
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_SDC1_DATA_3_SHFT                                            0x1a
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_SDC1_DATA_3_DISABLE_FVAL                                     0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_SDC1_DATA_3_ENABLE_FVAL                                      0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_SDC1_DATA_1_BMSK                                       0x2000000
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_SDC1_DATA_1_SHFT                                            0x19
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_SDC1_DATA_1_DISABLE_FVAL                                     0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_SDC1_DATA_1_ENABLE_FVAL                                      0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_SRST_N_BMSK                                            0x1000000
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_SRST_N_SHFT                                                 0x18
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_SRST_N_DISABLE_FVAL                                          0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_SRST_N_ENABLE_FVAL                                           0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_95_BMSK                                            0x800000
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_95_SHFT                                                0x17
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_95_DISABLE_FVAL                                         0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_95_ENABLE_FVAL                                          0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_94_BMSK                                            0x400000
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_94_SHFT                                                0x16
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_94_DISABLE_FVAL                                         0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_94_ENABLE_FVAL                                          0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_93_BMSK                                            0x200000
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_93_SHFT                                                0x15
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_93_DISABLE_FVAL                                         0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_93_ENABLE_FVAL                                          0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_92_BMSK                                            0x100000
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_92_SHFT                                                0x14
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_92_DISABLE_FVAL                                         0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_92_ENABLE_FVAL                                          0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_91_BMSK                                             0x80000
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_91_SHFT                                                0x13
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_91_DISABLE_FVAL                                         0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_91_ENABLE_FVAL                                          0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_88_BMSK                                             0x40000
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_88_SHFT                                                0x12
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_88_DISABLE_FVAL                                         0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_88_ENABLE_FVAL                                          0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_87_BMSK                                             0x20000
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_87_SHFT                                                0x11
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_87_DISABLE_FVAL                                         0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_87_ENABLE_FVAL                                          0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_86_BMSK                                             0x10000
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_86_SHFT                                                0x10
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_86_DISABLE_FVAL                                         0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_86_ENABLE_FVAL                                          0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_85_BMSK                                              0x8000
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_85_SHFT                                                 0xf
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_85_DISABLE_FVAL                                         0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_85_ENABLE_FVAL                                          0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_84_BMSK                                              0x4000
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_84_SHFT                                                 0xe
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_84_DISABLE_FVAL                                         0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_84_ENABLE_FVAL                                          0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_83_BMSK                                              0x2000
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_83_SHFT                                                 0xd
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_83_DISABLE_FVAL                                         0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_83_ENABLE_FVAL                                          0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_82_BMSK                                              0x1000
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_82_SHFT                                                 0xc
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_82_DISABLE_FVAL                                         0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_82_ENABLE_FVAL                                          0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_77_BMSK                                               0x800
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_77_SHFT                                                 0xb
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_77_DISABLE_FVAL                                         0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_77_ENABLE_FVAL                                          0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_70_BMSK                                               0x400
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_70_SHFT                                                 0xa
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_70_DISABLE_FVAL                                         0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_70_ENABLE_FVAL                                          0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_68_BMSK                                               0x200
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_68_SHFT                                                 0x9
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_68_DISABLE_FVAL                                         0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_68_ENABLE_FVAL                                          0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_67_BMSK                                               0x100
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_67_SHFT                                                 0x8
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_67_DISABLE_FVAL                                         0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_67_ENABLE_FVAL                                          0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_66_BMSK                                                0x80
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_66_SHFT                                                 0x7
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_66_DISABLE_FVAL                                         0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_66_ENABLE_FVAL                                          0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_65_BMSK                                                0x40
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_65_SHFT                                                 0x6
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_65_DISABLE_FVAL                                         0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_65_ENABLE_FVAL                                          0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_64_BMSK                                                0x20
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_64_SHFT                                                 0x5
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_64_DISABLE_FVAL                                         0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_64_ENABLE_FVAL                                          0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_63_BMSK                                                0x10
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_63_SHFT                                                 0x4
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_63_DISABLE_FVAL                                         0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_63_ENABLE_FVAL                                          0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_62_BMSK                                                 0x8
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_62_SHFT                                                 0x3
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_62_DISABLE_FVAL                                         0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_62_ENABLE_FVAL                                          0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_60_BMSK                                                 0x4
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_60_SHFT                                                 0x2
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_60_DISABLE_FVAL                                         0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_60_ENABLE_FVAL                                          0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_81_BMSK                                                 0x2
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_81_SHFT                                                 0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_81_DISABLE_FVAL                                         0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_81_ENABLE_FVAL                                          0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_58_BMSK                                                 0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_58_SHFT                                                 0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_58_DISABLE_FVAL                                         0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_58_ENABLE_FVAL                                          0x1

#define HWIO_TLMM_INT_JTAG_CTL_ADDR                                                         (TLMM_CSR_REG_BASE      + 0x00110000)
#define HWIO_TLMM_INT_JTAG_CTL_PHYS                                                         (TLMM_CSR_REG_BASE_PHYS + 0x00110000)
#define HWIO_TLMM_INT_JTAG_CTL_OFFS                                                         (TLMM_CSR_REG_BASE_OFFS + 0x00110000)
#define HWIO_TLMM_INT_JTAG_CTL_RMSK                                                                0xf
#define HWIO_TLMM_INT_JTAG_CTL_IN          \
        in_dword_masked(HWIO_TLMM_INT_JTAG_CTL_ADDR, HWIO_TLMM_INT_JTAG_CTL_RMSK)
#define HWIO_TLMM_INT_JTAG_CTL_INM(m)      \
        in_dword_masked(HWIO_TLMM_INT_JTAG_CTL_ADDR, m)
#define HWIO_TLMM_INT_JTAG_CTL_OUT(v)      \
        out_dword(HWIO_TLMM_INT_JTAG_CTL_ADDR,v)
#define HWIO_TLMM_INT_JTAG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_INT_JTAG_CTL_ADDR,m,v,HWIO_TLMM_INT_JTAG_CTL_IN)
#define HWIO_TLMM_INT_JTAG_CTL_APSS_TAP_ENA_BMSK                                                   0x8
#define HWIO_TLMM_INT_JTAG_CTL_APSS_TAP_ENA_SHFT                                                   0x3
#define HWIO_TLMM_INT_JTAG_CTL_QDSS_TAP_ENA_BMSK                                                   0x4
#define HWIO_TLMM_INT_JTAG_CTL_QDSS_TAP_ENA_SHFT                                                   0x2
#define HWIO_TLMM_INT_JTAG_CTL_ACC_TAP_ENA_BMSK                                                    0x2
#define HWIO_TLMM_INT_JTAG_CTL_ACC_TAP_ENA_SHFT                                                    0x1
#define HWIO_TLMM_INT_JTAG_CTL_MSM_TAP_ENA_BMSK                                                    0x1
#define HWIO_TLMM_INT_JTAG_CTL_MSM_TAP_ENA_SHFT                                                    0x0

#define HWIO_TLMM_ETM_MODE_ADDR                                                             (TLMM_CSR_REG_BASE      + 0x00110004)
#define HWIO_TLMM_ETM_MODE_PHYS                                                             (TLMM_CSR_REG_BASE_PHYS + 0x00110004)
#define HWIO_TLMM_ETM_MODE_OFFS                                                             (TLMM_CSR_REG_BASE_OFFS + 0x00110004)
#define HWIO_TLMM_ETM_MODE_RMSK                                                                    0x3
#define HWIO_TLMM_ETM_MODE_IN          \
        in_dword_masked(HWIO_TLMM_ETM_MODE_ADDR, HWIO_TLMM_ETM_MODE_RMSK)
#define HWIO_TLMM_ETM_MODE_INM(m)      \
        in_dword_masked(HWIO_TLMM_ETM_MODE_ADDR, m)
#define HWIO_TLMM_ETM_MODE_OUT(v)      \
        out_dword(HWIO_TLMM_ETM_MODE_ADDR,v)
#define HWIO_TLMM_ETM_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_ETM_MODE_ADDR,m,v,HWIO_TLMM_ETM_MODE_IN)
#define HWIO_TLMM_ETM_MODE_TRACE_OVER_SDC1_BMSK                                                    0x3
#define HWIO_TLMM_ETM_MODE_TRACE_OVER_SDC1_SHFT                                                    0x0
#define HWIO_TLMM_ETM_MODE_TRACE_OVER_SDC1_MODE0_FVAL                                              0x0
#define HWIO_TLMM_ETM_MODE_TRACE_OVER_SDC1_MODE1_FVAL                                              0x1
#define HWIO_TLMM_ETM_MODE_TRACE_OVER_SDC1_MODE2_FVAL                                              0x2
#define HWIO_TLMM_ETM_MODE_TRACE_OVER_SDC1_MODE3_FVAL                                              0x3

#define HWIO_TLMM_DBG_BUS_OUT_SEL_ADDR                                                      (TLMM_CSR_REG_BASE      + 0x00110008)
#define HWIO_TLMM_DBG_BUS_OUT_SEL_PHYS                                                      (TLMM_CSR_REG_BASE_PHYS + 0x00110008)
#define HWIO_TLMM_DBG_BUS_OUT_SEL_OFFS                                                      (TLMM_CSR_REG_BASE_OFFS + 0x00110008)
#define HWIO_TLMM_DBG_BUS_OUT_SEL_RMSK                                                             0x7
#define HWIO_TLMM_DBG_BUS_OUT_SEL_IN          \
        in_dword_masked(HWIO_TLMM_DBG_BUS_OUT_SEL_ADDR, HWIO_TLMM_DBG_BUS_OUT_SEL_RMSK)
#define HWIO_TLMM_DBG_BUS_OUT_SEL_INM(m)      \
        in_dword_masked(HWIO_TLMM_DBG_BUS_OUT_SEL_ADDR, m)
#define HWIO_TLMM_DBG_BUS_OUT_SEL_OUT(v)      \
        out_dword(HWIO_TLMM_DBG_BUS_OUT_SEL_ADDR,v)
#define HWIO_TLMM_DBG_BUS_OUT_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_DBG_BUS_OUT_SEL_ADDR,m,v,HWIO_TLMM_DBG_BUS_OUT_SEL_IN)
#define HWIO_TLMM_DBG_BUS_OUT_SEL_QDSS_ETM_BYTE_SHIFT_BMSK                                         0x4
#define HWIO_TLMM_DBG_BUS_OUT_SEL_QDSS_ETM_BYTE_SHIFT_SHFT                                         0x2
#define HWIO_TLMM_DBG_BUS_OUT_SEL_COPY_SEL_BMSK                                                    0x3
#define HWIO_TLMM_DBG_BUS_OUT_SEL_COPY_SEL_SHFT                                                    0x0
#define HWIO_TLMM_DBG_BUS_OUT_SEL_COPY_SEL_COPY_A_FVAL                                             0x0
#define HWIO_TLMM_DBG_BUS_OUT_SEL_COPY_SEL_COPY_B_FVAL                                             0x1
#define HWIO_TLMM_DBG_BUS_OUT_SEL_COPY_SEL_COPY_C_FVAL                                             0x2
#define HWIO_TLMM_DBG_BUS_OUT_SEL_COPY_SEL_COPY_D_FVAL                                             0x3

#define HWIO_TLMM_CHIP_MODE_ADDR                                                            (TLMM_CSR_REG_BASE      + 0x0011000c)
#define HWIO_TLMM_CHIP_MODE_PHYS                                                            (TLMM_CSR_REG_BASE_PHYS + 0x0011000c)
#define HWIO_TLMM_CHIP_MODE_OFFS                                                            (TLMM_CSR_REG_BASE_OFFS + 0x0011000c)
#define HWIO_TLMM_CHIP_MODE_RMSK                                                                   0x3
#define HWIO_TLMM_CHIP_MODE_IN          \
        in_dword_masked(HWIO_TLMM_CHIP_MODE_ADDR, HWIO_TLMM_CHIP_MODE_RMSK)
#define HWIO_TLMM_CHIP_MODE_INM(m)      \
        in_dword_masked(HWIO_TLMM_CHIP_MODE_ADDR, m)
#define HWIO_TLMM_CHIP_MODE_MODE1_PIN_BMSK                                                         0x2
#define HWIO_TLMM_CHIP_MODE_MODE1_PIN_SHFT                                                         0x1
#define HWIO_TLMM_CHIP_MODE_MODE0_PIN_BMSK                                                         0x1
#define HWIO_TLMM_CHIP_MODE_MODE0_PIN_SHFT                                                         0x0

#define HWIO_TLMM_SPARE_ADDR                                                                (TLMM_CSR_REG_BASE      + 0x0010e000)
#define HWIO_TLMM_SPARE_PHYS                                                                (TLMM_CSR_REG_BASE_PHYS + 0x0010e000)
#define HWIO_TLMM_SPARE_OFFS                                                                (TLMM_CSR_REG_BASE_OFFS + 0x0010e000)
#define HWIO_TLMM_SPARE_RMSK                                                                0xffffffff
#define HWIO_TLMM_SPARE_IN          \
        in_dword_masked(HWIO_TLMM_SPARE_ADDR, HWIO_TLMM_SPARE_RMSK)
#define HWIO_TLMM_SPARE_INM(m)      \
        in_dword_masked(HWIO_TLMM_SPARE_ADDR, m)
#define HWIO_TLMM_SPARE_OUT(v)      \
        out_dword(HWIO_TLMM_SPARE_ADDR,v)
#define HWIO_TLMM_SPARE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_SPARE_ADDR,m,v,HWIO_TLMM_SPARE_IN)
#define HWIO_TLMM_SPARE_SPARE_BMSK                                                          0xffffff00
#define HWIO_TLMM_SPARE_SPARE_SHFT                                                                 0x8
#define HWIO_TLMM_SPARE_MISC_BMSK                                                                 0xff
#define HWIO_TLMM_SPARE_MISC_SHFT                                                                  0x0

#define HWIO_SPARE1_ADDR                                                                    (TLMM_CSR_REG_BASE      + 0x0011001c)
#define HWIO_SPARE1_PHYS                                                                    (TLMM_CSR_REG_BASE_PHYS + 0x0011001c)
#define HWIO_SPARE1_OFFS                                                                    (TLMM_CSR_REG_BASE_OFFS + 0x0011001c)
#define HWIO_SPARE1_RMSK                                                                    0xffffffff
#define HWIO_SPARE1_IN          \
        in_dword_masked(HWIO_SPARE1_ADDR, HWIO_SPARE1_RMSK)
#define HWIO_SPARE1_INM(m)      \
        in_dword_masked(HWIO_SPARE1_ADDR, m)
#define HWIO_SPARE1_OUT(v)      \
        out_dword(HWIO_SPARE1_ADDR,v)
#define HWIO_SPARE1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SPARE1_ADDR,m,v,HWIO_SPARE1_IN)
#define HWIO_SPARE1_MISC1_BMSK                                                              0xfffffffe
#define HWIO_SPARE1_MISC1_SHFT                                                                     0x1
#define HWIO_SPARE1_SDC1_CLK_ONTO_DEBUG_BUS_BMSK                                                   0x1
#define HWIO_SPARE1_SDC1_CLK_ONTO_DEBUG_BUS_SHFT                                                   0x0

#define HWIO_SPARE2_ADDR                                                                    (TLMM_CSR_REG_BASE      + 0x00110020)
#define HWIO_SPARE2_PHYS                                                                    (TLMM_CSR_REG_BASE_PHYS + 0x00110020)
#define HWIO_SPARE2_OFFS                                                                    (TLMM_CSR_REG_BASE_OFFS + 0x00110020)
#define HWIO_SPARE2_RMSK                                                                    0xffffffff
#define HWIO_SPARE2_IN          \
        in_dword_masked(HWIO_SPARE2_ADDR, HWIO_SPARE2_RMSK)
#define HWIO_SPARE2_INM(m)      \
        in_dword_masked(HWIO_SPARE2_ADDR, m)
#define HWIO_SPARE2_OUT(v)      \
        out_dword(HWIO_SPARE2_ADDR,v)
#define HWIO_SPARE2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SPARE2_ADDR,m,v,HWIO_SPARE2_IN)
#define HWIO_SPARE2_MISC2_BMSK                                                              0xffffffff
#define HWIO_SPARE2_MISC2_SHFT                                                                     0x0

#define HWIO_TLMM_HW_REVISION_NUMBER_ADDR                                                   (TLMM_CSR_REG_BASE      + 0x00110010)
#define HWIO_TLMM_HW_REVISION_NUMBER_PHYS                                                   (TLMM_CSR_REG_BASE_PHYS + 0x00110010)
#define HWIO_TLMM_HW_REVISION_NUMBER_OFFS                                                   (TLMM_CSR_REG_BASE_OFFS + 0x00110010)
#define HWIO_TLMM_HW_REVISION_NUMBER_RMSK                                                   0xffffffff
#define HWIO_TLMM_HW_REVISION_NUMBER_IN          \
        in_dword_masked(HWIO_TLMM_HW_REVISION_NUMBER_ADDR, HWIO_TLMM_HW_REVISION_NUMBER_RMSK)
#define HWIO_TLMM_HW_REVISION_NUMBER_INM(m)      \
        in_dword_masked(HWIO_TLMM_HW_REVISION_NUMBER_ADDR, m)
#define HWIO_TLMM_HW_REVISION_NUMBER_VERSION_ID_BMSK                                        0xf0000000
#define HWIO_TLMM_HW_REVISION_NUMBER_VERSION_ID_SHFT                                              0x1c
#define HWIO_TLMM_HW_REVISION_NUMBER_VERSION_ID_FIRST_TAPE_OUT_FVAL                                0x0
#define HWIO_TLMM_HW_REVISION_NUMBER_PARTNUM_BMSK                                            0xffff000
#define HWIO_TLMM_HW_REVISION_NUMBER_PARTNUM_SHFT                                                  0xc
#define HWIO_TLMM_HW_REVISION_NUMBER_QUALCOMM_MFG_ID_BMSK                                        0xffe
#define HWIO_TLMM_HW_REVISION_NUMBER_QUALCOMM_MFG_ID_SHFT                                          0x1
#define HWIO_TLMM_HW_REVISION_NUMBER_START_BIT_BMSK                                                0x1
#define HWIO_TLMM_HW_REVISION_NUMBER_START_BIT_SHFT                                                0x0

#define HWIO_TLMM_PERIPH_CHAR_TEST_MODE_ADDR                                                (TLMM_CSR_REG_BASE      + 0x00110014)
#define HWIO_TLMM_PERIPH_CHAR_TEST_MODE_PHYS                                                (TLMM_CSR_REG_BASE_PHYS + 0x00110014)
#define HWIO_TLMM_PERIPH_CHAR_TEST_MODE_OFFS                                                (TLMM_CSR_REG_BASE_OFFS + 0x00110014)
#define HWIO_TLMM_PERIPH_CHAR_TEST_MODE_RMSK                                                       0x1
#define HWIO_TLMM_PERIPH_CHAR_TEST_MODE_IN          \
        in_dword_masked(HWIO_TLMM_PERIPH_CHAR_TEST_MODE_ADDR, HWIO_TLMM_PERIPH_CHAR_TEST_MODE_RMSK)
#define HWIO_TLMM_PERIPH_CHAR_TEST_MODE_INM(m)      \
        in_dword_masked(HWIO_TLMM_PERIPH_CHAR_TEST_MODE_ADDR, m)
#define HWIO_TLMM_PERIPH_CHAR_TEST_MODE_OUT(v)      \
        out_dword(HWIO_TLMM_PERIPH_CHAR_TEST_MODE_ADDR,v)
#define HWIO_TLMM_PERIPH_CHAR_TEST_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_PERIPH_CHAR_TEST_MODE_ADDR,m,v,HWIO_TLMM_PERIPH_CHAR_TEST_MODE_IN)
#define HWIO_TLMM_PERIPH_CHAR_TEST_MODE_CHAR_TEST_MODE_BMSK                                        0x1
#define HWIO_TLMM_PERIPH_CHAR_TEST_MODE_CHAR_TEST_MODE_SHFT                                        0x0
#define HWIO_TLMM_PERIPH_CHAR_TEST_MODE_CHAR_TEST_MODE_DISABLE_FVAL                                0x0
#define HWIO_TLMM_PERIPH_CHAR_TEST_MODE_CHAR_TEST_MODE_ENABLE_FVAL                                 0x1

#define HWIO_TLMM_EBI2_EMMC_GPIO_CFG_ADDR                                                   (TLMM_CSR_REG_BASE      + 0x00111000)
#define HWIO_TLMM_EBI2_EMMC_GPIO_CFG_PHYS                                                   (TLMM_CSR_REG_BASE_PHYS + 0x00111000)
#define HWIO_TLMM_EBI2_EMMC_GPIO_CFG_OFFS                                                   (TLMM_CSR_REG_BASE_OFFS + 0x00111000)
#define HWIO_TLMM_EBI2_EMMC_GPIO_CFG_RMSK                                                          0x7
#define HWIO_TLMM_EBI2_EMMC_GPIO_CFG_IN          \
        in_dword_masked(HWIO_TLMM_EBI2_EMMC_GPIO_CFG_ADDR, HWIO_TLMM_EBI2_EMMC_GPIO_CFG_RMSK)
#define HWIO_TLMM_EBI2_EMMC_GPIO_CFG_INM(m)      \
        in_dword_masked(HWIO_TLMM_EBI2_EMMC_GPIO_CFG_ADDR, m)
#define HWIO_TLMM_EBI2_EMMC_GPIO_CFG_OUT(v)      \
        out_dword(HWIO_TLMM_EBI2_EMMC_GPIO_CFG_ADDR,v)
#define HWIO_TLMM_EBI2_EMMC_GPIO_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_EBI2_EMMC_GPIO_CFG_ADDR,m,v,HWIO_TLMM_EBI2_EMMC_GPIO_CFG_IN)
#define HWIO_TLMM_EBI2_EMMC_GPIO_CFG_EMMC_BOOT_SELECT_BMSK                                         0x4
#define HWIO_TLMM_EBI2_EMMC_GPIO_CFG_EMMC_BOOT_SELECT_SHFT                                         0x2
#define HWIO_TLMM_EBI2_EMMC_GPIO_CFG_EBI2_BOOT_SELECT_BMSK                                         0x2
#define HWIO_TLMM_EBI2_EMMC_GPIO_CFG_EBI2_BOOT_SELECT_SHFT                                         0x1
#define HWIO_TLMM_EBI2_EMMC_GPIO_CFG_PBL_DEBUG_BMSK                                                0x1
#define HWIO_TLMM_EBI2_EMMC_GPIO_CFG_PBL_DEBUG_SHFT                                                0x0

#define HWIO_TLMM_RFFE_CTL_ADDR                                                             (TLMM_CSR_REG_BASE      + 0x00108000)
#define HWIO_TLMM_RFFE_CTL_PHYS                                                             (TLMM_CSR_REG_BASE_PHYS + 0x00108000)
#define HWIO_TLMM_RFFE_CTL_OFFS                                                             (TLMM_CSR_REG_BASE_OFFS + 0x00108000)
#define HWIO_TLMM_RFFE_CTL_RMSK                                                              0xfffffff
#define HWIO_TLMM_RFFE_CTL_IN          \
        in_dword_masked(HWIO_TLMM_RFFE_CTL_ADDR, HWIO_TLMM_RFFE_CTL_RMSK)
#define HWIO_TLMM_RFFE_CTL_INM(m)      \
        in_dword_masked(HWIO_TLMM_RFFE_CTL_ADDR, m)
#define HWIO_TLMM_RFFE_CTL_OUT(v)      \
        out_dword(HWIO_TLMM_RFFE_CTL_ADDR,v)
#define HWIO_TLMM_RFFE_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_RFFE_CTL_ADDR,m,v,HWIO_TLMM_RFFE_CTL_IN)
#define HWIO_TLMM_RFFE_CTL_RFFE7_DATA_SR_CTL_EN_BMSK                                         0xc000000
#define HWIO_TLMM_RFFE_CTL_RFFE7_DATA_SR_CTL_EN_SHFT                                              0x1a
#define HWIO_TLMM_RFFE_CTL_RFFE7_CLK_SR_CTL_EN_BMSK                                          0x3000000
#define HWIO_TLMM_RFFE_CTL_RFFE7_CLK_SR_CTL_EN_SHFT                                               0x18
#define HWIO_TLMM_RFFE_CTL_RFFE6_DATA_SR_CTL_EN_BMSK                                          0xc00000
#define HWIO_TLMM_RFFE_CTL_RFFE6_DATA_SR_CTL_EN_SHFT                                              0x16
#define HWIO_TLMM_RFFE_CTL_RFFE6_CLK_SR_CTL_EN_BMSK                                           0x300000
#define HWIO_TLMM_RFFE_CTL_RFFE6_CLK_SR_CTL_EN_SHFT                                               0x14
#define HWIO_TLMM_RFFE_CTL_RFFE5_DATA_SR_CTL_EN_BMSK                                           0xc0000
#define HWIO_TLMM_RFFE_CTL_RFFE5_DATA_SR_CTL_EN_SHFT                                              0x12
#define HWIO_TLMM_RFFE_CTL_RFFE5_CLK_SR_CTL_EN_BMSK                                            0x30000
#define HWIO_TLMM_RFFE_CTL_RFFE5_CLK_SR_CTL_EN_SHFT                                               0x10
#define HWIO_TLMM_RFFE_CTL_RFFE4_DATA_SR_CTL_EN_BMSK                                            0xc000
#define HWIO_TLMM_RFFE_CTL_RFFE4_DATA_SR_CTL_EN_SHFT                                               0xe
#define HWIO_TLMM_RFFE_CTL_RFFE4_CLK_SR_CTL_EN_BMSK                                             0x3000
#define HWIO_TLMM_RFFE_CTL_RFFE4_CLK_SR_CTL_EN_SHFT                                                0xc
#define HWIO_TLMM_RFFE_CTL_RFFE3_DATA_SR_CTL_EN_BMSK                                             0xc00
#define HWIO_TLMM_RFFE_CTL_RFFE3_DATA_SR_CTL_EN_SHFT                                               0xa
#define HWIO_TLMM_RFFE_CTL_RFFE3_CLK_SR_CTL_EN_BMSK                                              0x300
#define HWIO_TLMM_RFFE_CTL_RFFE3_CLK_SR_CTL_EN_SHFT                                                0x8
#define HWIO_TLMM_RFFE_CTL_RFFE2_DATA_SR_CTL_EN_BMSK                                              0xc0
#define HWIO_TLMM_RFFE_CTL_RFFE2_DATA_SR_CTL_EN_SHFT                                               0x6
#define HWIO_TLMM_RFFE_CTL_RFFE2_CLK_SR_CTL_EN_BMSK                                               0x30
#define HWIO_TLMM_RFFE_CTL_RFFE2_CLK_SR_CTL_EN_SHFT                                                0x4
#define HWIO_TLMM_RFFE_CTL_RFFE1_DATA_SR_CTL_EN_BMSK                                               0xc
#define HWIO_TLMM_RFFE_CTL_RFFE1_DATA_SR_CTL_EN_SHFT                                               0x2
#define HWIO_TLMM_RFFE_CTL_RFFE1_CLK_SR_CTL_EN_BMSK                                                0x3
#define HWIO_TLMM_RFFE_CTL_RFFE1_CLK_SR_CTL_EN_SHFT                                                0x0

#define HWIO_TLMM_RESOUT_HDRV_CTL_ADDR                                                      (TLMM_CSR_REG_BASE      + 0x0010d000)
#define HWIO_TLMM_RESOUT_HDRV_CTL_PHYS                                                      (TLMM_CSR_REG_BASE_PHYS + 0x0010d000)
#define HWIO_TLMM_RESOUT_HDRV_CTL_OFFS                                                      (TLMM_CSR_REG_BASE_OFFS + 0x0010d000)
#define HWIO_TLMM_RESOUT_HDRV_CTL_RMSK                                                             0x7
#define HWIO_TLMM_RESOUT_HDRV_CTL_IN          \
        in_dword_masked(HWIO_TLMM_RESOUT_HDRV_CTL_ADDR, HWIO_TLMM_RESOUT_HDRV_CTL_RMSK)
#define HWIO_TLMM_RESOUT_HDRV_CTL_INM(m)      \
        in_dword_masked(HWIO_TLMM_RESOUT_HDRV_CTL_ADDR, m)
#define HWIO_TLMM_RESOUT_HDRV_CTL_OUT(v)      \
        out_dword(HWIO_TLMM_RESOUT_HDRV_CTL_ADDR,v)
#define HWIO_TLMM_RESOUT_HDRV_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_RESOUT_HDRV_CTL_ADDR,m,v,HWIO_TLMM_RESOUT_HDRV_CTL_IN)
#define HWIO_TLMM_RESOUT_HDRV_CTL_RESOUT_N_HDRV_BMSK                                               0x7
#define HWIO_TLMM_RESOUT_HDRV_CTL_RESOUT_N_HDRV_SHFT                                               0x0

#define HWIO_TLMM_JTAG_HDRV_CTL_ADDR                                                        (TLMM_CSR_REG_BASE      + 0x0010c000)
#define HWIO_TLMM_JTAG_HDRV_CTL_PHYS                                                        (TLMM_CSR_REG_BASE_PHYS + 0x0010c000)
#define HWIO_TLMM_JTAG_HDRV_CTL_OFFS                                                        (TLMM_CSR_REG_BASE_OFFS + 0x0010c000)
#define HWIO_TLMM_JTAG_HDRV_CTL_RMSK                                                             0x3ff
#define HWIO_TLMM_JTAG_HDRV_CTL_IN          \
        in_dword_masked(HWIO_TLMM_JTAG_HDRV_CTL_ADDR, HWIO_TLMM_JTAG_HDRV_CTL_RMSK)
#define HWIO_TLMM_JTAG_HDRV_CTL_INM(m)      \
        in_dword_masked(HWIO_TLMM_JTAG_HDRV_CTL_ADDR, m)
#define HWIO_TLMM_JTAG_HDRV_CTL_OUT(v)      \
        out_dword(HWIO_TLMM_JTAG_HDRV_CTL_ADDR,v)
#define HWIO_TLMM_JTAG_HDRV_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_JTAG_HDRV_CTL_ADDR,m,v,HWIO_TLMM_JTAG_HDRV_CTL_IN)
#define HWIO_TLMM_JTAG_HDRV_CTL_TDI_PULL_BMSK                                                    0x300
#define HWIO_TLMM_JTAG_HDRV_CTL_TDI_PULL_SHFT                                                      0x8
#define HWIO_TLMM_JTAG_HDRV_CTL_TMS_PULL_BMSK                                                     0xc0
#define HWIO_TLMM_JTAG_HDRV_CTL_TMS_PULL_SHFT                                                      0x6
#define HWIO_TLMM_JTAG_HDRV_CTL_TMS_HDRV_BMSK                                                     0x38
#define HWIO_TLMM_JTAG_HDRV_CTL_TMS_HDRV_SHFT                                                      0x3
#define HWIO_TLMM_JTAG_HDRV_CTL_TDO_HDRV_BMSK                                                      0x7
#define HWIO_TLMM_JTAG_HDRV_CTL_TDO_HDRV_SHFT                                                      0x0

#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_ADDR                                                   (TLMM_CSR_REG_BASE      + 0x0010b000)
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_PHYS                                                   (TLMM_CSR_REG_BASE_PHYS + 0x0010b000)
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_OFFS                                                   (TLMM_CSR_REG_BASE_OFFS + 0x0010b000)
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_RMSK                                                     0xffffff
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_IN          \
        in_dword_masked(HWIO_TLMM_PMIC_HDRV_PULL_CTL_ADDR, HWIO_TLMM_PMIC_HDRV_PULL_CTL_RMSK)
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_INM(m)      \
        in_dword_masked(HWIO_TLMM_PMIC_HDRV_PULL_CTL_ADDR, m)
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_OUT(v)      \
        out_dword(HWIO_TLMM_PMIC_HDRV_PULL_CTL_ADDR,v)
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_PMIC_HDRV_PULL_CTL_ADDR,m,v,HWIO_TLMM_PMIC_HDRV_PULL_CTL_IN)
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_PMIC_SPMI_DATA_HYS_CTL_BMSK                              0x800000
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_PMIC_SPMI_DATA_HYS_CTL_SHFT                                  0x17
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_PMIC_SPMI_DATA_HYS_CTL_DISABLE_FVAL                           0x0
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_PMIC_SPMI_DATA_HYS_CTL_ENABLE_FVAL                            0x1
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_PMIC_SPMI_CLK_HYS_CTL_BMSK                               0x400000
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_PMIC_SPMI_CLK_HYS_CTL_SHFT                                   0x16
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_PMIC_SPMI_CLK_HYS_CTL_DISABLE_FVAL                            0x0
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_PMIC_SPMI_CLK_HYS_CTL_ENABLE_FVAL                             0x1
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_PMIC_SPMI_DATA_SR_CTL_EN_BMSK                            0x300000
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_PMIC_SPMI_DATA_SR_CTL_EN_SHFT                                0x14
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_PMIC_SPMI_CLK_SR_CTL_EN_BMSK                              0xc0000
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_PMIC_SPMI_CLK_SR_CTL_EN_SHFT                                 0x12
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_PMIC_SPMI_DATA_SEN_EN_BMSK                                0x20000
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_PMIC_SPMI_DATA_SEN_EN_SHFT                                   0x11
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_PMIC_SPMI_CLK_SEN_EN_BMSK                                 0x10000
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_PMIC_SPMI_CLK_SEN_EN_SHFT                                    0x10
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_PMIC_SPMI_DATA_PULL_BMSK                                   0xc000
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_PMIC_SPMI_DATA_PULL_SHFT                                      0xe
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_PMIC_SPMI_CLK_PULL_BMSK                                    0x3000
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_PMIC_SPMI_CLK_PULL_SHFT                                       0xc
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_PSHOLD_HDRV_BMSK                                            0xe00
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_PSHOLD_HDRV_SHFT                                              0x9
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_CXO_EN_HDRV_BMSK                                            0x1c0
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_CXO_EN_HDRV_SHFT                                              0x6
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_PMIC_SPMI_DATA_HDRV_BMSK                                     0x38
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_PMIC_SPMI_DATA_HDRV_SHFT                                      0x3
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_PMIC_SPMI_CLK_HDRV_BMSK                                       0x7
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_PMIC_SPMI_CLK_HDRV_SHFT                                       0x0

#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_ADDR                                                   (TLMM_CSR_REG_BASE      + 0x0010a000)
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_PHYS                                                   (TLMM_CSR_REG_BASE_PHYS + 0x0010a000)
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_OFFS                                                   (TLMM_CSR_REG_BASE_OFFS + 0x0010a000)
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_RMSK                                                       0xffff
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_IN          \
        in_dword_masked(HWIO_TLMM_SDC1_HDRV_PULL_CTL_ADDR, HWIO_TLMM_SDC1_HDRV_PULL_CTL_RMSK)
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_INM(m)      \
        in_dword_masked(HWIO_TLMM_SDC1_HDRV_PULL_CTL_ADDR, m)
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_OUT(v)      \
        out_dword(HWIO_TLMM_SDC1_HDRV_PULL_CTL_ADDR,v)
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_SDC1_HDRV_PULL_CTL_ADDR,m,v,HWIO_TLMM_SDC1_HDRV_PULL_CTL_IN)
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_SDC1_HYS_CTL_BMSK                                          0x8000
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_SDC1_HYS_CTL_SHFT                                             0xf
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_SDC1_HYS_CTL_DISABLE_FVAL                                     0x0
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_SDC1_HYS_CTL_ENABLE_FVAL                                      0x1
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_SDC1_CLK_PULL_BMSK                                         0x6000
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_SDC1_CLK_PULL_SHFT                                            0xd
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_SDC1_CMD_PULL_BMSK                                         0x1800
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_SDC1_CMD_PULL_SHFT                                            0xb
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_SDC1_DATA_PULL_BMSK                                         0x600
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_SDC1_DATA_PULL_SHFT                                           0x9
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_SDC1_CLK_HDRV_BMSK                                          0x1c0
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_SDC1_CLK_HDRV_SHFT                                            0x6
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_SDC1_CMD_HDRV_BMSK                                           0x38
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_SDC1_CMD_HDRV_SHFT                                            0x3
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_SDC1_DATA_HDRV_BMSK                                           0x7
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_SDC1_DATA_HDRV_SHFT                                           0x0

#define HWIO_TLMM_SLIMBUS_CTL_ADDR                                                          (TLMM_CSR_REG_BASE      + 0x00109000)
#define HWIO_TLMM_SLIMBUS_CTL_PHYS                                                          (TLMM_CSR_REG_BASE_PHYS + 0x00109000)
#define HWIO_TLMM_SLIMBUS_CTL_OFFS                                                          (TLMM_CSR_REG_BASE_OFFS + 0x00109000)
#define HWIO_TLMM_SLIMBUS_CTL_RMSK                                                                 0x3
#define HWIO_TLMM_SLIMBUS_CTL_IN          \
        in_dword_masked(HWIO_TLMM_SLIMBUS_CTL_ADDR, HWIO_TLMM_SLIMBUS_CTL_RMSK)
#define HWIO_TLMM_SLIMBUS_CTL_INM(m)      \
        in_dword_masked(HWIO_TLMM_SLIMBUS_CTL_ADDR, m)
#define HWIO_TLMM_SLIMBUS_CTL_OUT(v)      \
        out_dword(HWIO_TLMM_SLIMBUS_CTL_ADDR,v)
#define HWIO_TLMM_SLIMBUS_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_SLIMBUS_CTL_ADDR,m,v,HWIO_TLMM_SLIMBUS_CTL_IN)
#define HWIO_TLMM_SLIMBUS_CTL_SR_CTL_EN_BMSK                                                       0x3
#define HWIO_TLMM_SLIMBUS_CTL_SR_CTL_EN_SHFT                                                       0x0

#define HWIO_TLMM_MODE_PULL_CTL_ADDR                                                        (TLMM_CSR_REG_BASE      + 0x00107000)
#define HWIO_TLMM_MODE_PULL_CTL_PHYS                                                        (TLMM_CSR_REG_BASE_PHYS + 0x00107000)
#define HWIO_TLMM_MODE_PULL_CTL_OFFS                                                        (TLMM_CSR_REG_BASE_OFFS + 0x00107000)
#define HWIO_TLMM_MODE_PULL_CTL_RMSK                                                               0xf
#define HWIO_TLMM_MODE_PULL_CTL_IN          \
        in_dword_masked(HWIO_TLMM_MODE_PULL_CTL_ADDR, HWIO_TLMM_MODE_PULL_CTL_RMSK)
#define HWIO_TLMM_MODE_PULL_CTL_INM(m)      \
        in_dword_masked(HWIO_TLMM_MODE_PULL_CTL_ADDR, m)
#define HWIO_TLMM_MODE_PULL_CTL_OUT(v)      \
        out_dword(HWIO_TLMM_MODE_PULL_CTL_ADDR,v)
#define HWIO_TLMM_MODE_PULL_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_MODE_PULL_CTL_ADDR,m,v,HWIO_TLMM_MODE_PULL_CTL_IN)
#define HWIO_TLMM_MODE_PULL_CTL_MODE_1_PULL_BMSK                                                   0xc
#define HWIO_TLMM_MODE_PULL_CTL_MODE_1_PULL_SHFT                                                   0x2
#define HWIO_TLMM_MODE_PULL_CTL_MODE_0_PULL_BMSK                                                   0x3
#define HWIO_TLMM_MODE_PULL_CTL_MODE_0_PULL_SHFT                                                   0x0

#define HWIO_RCP_SWITCH_CTL_ADDR                                                            (TLMM_CSR_REG_BASE      + 0x00112000)
#define HWIO_RCP_SWITCH_CTL_PHYS                                                            (TLMM_CSR_REG_BASE_PHYS + 0x00112000)
#define HWIO_RCP_SWITCH_CTL_OFFS                                                            (TLMM_CSR_REG_BASE_OFFS + 0x00112000)
#define HWIO_RCP_SWITCH_CTL_RMSK                                                                  0x7f
#define HWIO_RCP_SWITCH_CTL_IN          \
        in_dword_masked(HWIO_RCP_SWITCH_CTL_ADDR, HWIO_RCP_SWITCH_CTL_RMSK)
#define HWIO_RCP_SWITCH_CTL_INM(m)      \
        in_dword_masked(HWIO_RCP_SWITCH_CTL_ADDR, m)
#define HWIO_RCP_SWITCH_CTL_OUT(v)      \
        out_dword(HWIO_RCP_SWITCH_CTL_ADDR,v)
#define HWIO_RCP_SWITCH_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_RCP_SWITCH_CTL_ADDR,m,v,HWIO_RCP_SWITCH_CTL_IN)
#define HWIO_RCP_SWITCH_CTL_RCP_ATB_SEL_1_BMSK                                                    0x70
#define HWIO_RCP_SWITCH_CTL_RCP_ATB_SEL_1_SHFT                                                     0x4
#define HWIO_RCP_SWITCH_CTL_RCP_ATB_SEL_0_BMSK                                                     0xe
#define HWIO_RCP_SWITCH_CTL_RCP_ATB_SEL_0_SHFT                                                     0x1
#define HWIO_RCP_SWITCH_CTL_RCP_SWITCH_BYPASS_BMSK                                                 0x1
#define HWIO_RCP_SWITCH_CTL_RCP_SWITCH_BYPASS_SHFT                                                 0x0

#define HWIO_TLMM_QDSD_HDRV_PULL_DEBUG_GPIO_CTL_ADDR                                        (TLMM_CSR_REG_BASE      + 0x0019c000)
#define HWIO_TLMM_QDSD_HDRV_PULL_DEBUG_GPIO_CTL_PHYS                                        (TLMM_CSR_REG_BASE_PHYS + 0x0019c000)
#define HWIO_TLMM_QDSD_HDRV_PULL_DEBUG_GPIO_CTL_OFFS                                        (TLMM_CSR_REG_BASE_OFFS + 0x0019c000)
#define HWIO_TLMM_QDSD_HDRV_PULL_DEBUG_GPIO_CTL_RMSK                                        0xffffffff
#define HWIO_TLMM_QDSD_HDRV_PULL_DEBUG_GPIO_CTL_IN          \
        in_dword_masked(HWIO_TLMM_QDSD_HDRV_PULL_DEBUG_GPIO_CTL_ADDR, HWIO_TLMM_QDSD_HDRV_PULL_DEBUG_GPIO_CTL_RMSK)
#define HWIO_TLMM_QDSD_HDRV_PULL_DEBUG_GPIO_CTL_INM(m)      \
        in_dword_masked(HWIO_TLMM_QDSD_HDRV_PULL_DEBUG_GPIO_CTL_ADDR, m)
#define HWIO_TLMM_QDSD_HDRV_PULL_DEBUG_GPIO_CTL_OUT(v)      \
        out_dword(HWIO_TLMM_QDSD_HDRV_PULL_DEBUG_GPIO_CTL_ADDR,v)
#define HWIO_TLMM_QDSD_HDRV_PULL_DEBUG_GPIO_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_QDSD_HDRV_PULL_DEBUG_GPIO_CTL_ADDR,m,v,HWIO_TLMM_QDSD_HDRV_PULL_DEBUG_GPIO_CTL_IN)
#define HWIO_TLMM_QDSD_HDRV_PULL_DEBUG_GPIO_CTL_QDSD_HDRV_PULL_DEBUG_GPIO_REG_BMSK          0xffffffff
#define HWIO_TLMM_QDSD_HDRV_PULL_DEBUG_GPIO_CTL_QDSD_HDRV_PULL_DEBUG_GPIO_REG_SHFT                 0x0

#define HWIO_TLMM_QDSD_BOOT_CTL_ADDR                                                        (TLMM_CSR_REG_BASE      + 0x0019d000)
#define HWIO_TLMM_QDSD_BOOT_CTL_PHYS                                                        (TLMM_CSR_REG_BASE_PHYS + 0x0019d000)
#define HWIO_TLMM_QDSD_BOOT_CTL_OFFS                                                        (TLMM_CSR_REG_BASE_OFFS + 0x0019d000)
#define HWIO_TLMM_QDSD_BOOT_CTL_RMSK                                                            0xffff
#define HWIO_TLMM_QDSD_BOOT_CTL_IN          \
        in_dword_masked(HWIO_TLMM_QDSD_BOOT_CTL_ADDR, HWIO_TLMM_QDSD_BOOT_CTL_RMSK)
#define HWIO_TLMM_QDSD_BOOT_CTL_INM(m)      \
        in_dword_masked(HWIO_TLMM_QDSD_BOOT_CTL_ADDR, m)
#define HWIO_TLMM_QDSD_BOOT_CTL_OUT(v)      \
        out_dword(HWIO_TLMM_QDSD_BOOT_CTL_ADDR,v)
#define HWIO_TLMM_QDSD_BOOT_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_QDSD_BOOT_CTL_ADDR,m,v,HWIO_TLMM_QDSD_BOOT_CTL_IN)
#define HWIO_TLMM_QDSD_BOOT_CTL_QDSD_BOOT_REG_BMSK                                              0xffff
#define HWIO_TLMM_QDSD_BOOT_CTL_QDSD_BOOT_REG_SHFT                                                 0x0

#define HWIO_TLMM_QDSD_CONFIG_CTL_ADDR                                                      (TLMM_CSR_REG_BASE      + 0x0019e000)
#define HWIO_TLMM_QDSD_CONFIG_CTL_PHYS                                                      (TLMM_CSR_REG_BASE_PHYS + 0x0019e000)
#define HWIO_TLMM_QDSD_CONFIG_CTL_OFFS                                                      (TLMM_CSR_REG_BASE_OFFS + 0x0019e000)
#define HWIO_TLMM_QDSD_CONFIG_CTL_RMSK                                                      0xffffffff
#define HWIO_TLMM_QDSD_CONFIG_CTL_IN          \
        in_dword_masked(HWIO_TLMM_QDSD_CONFIG_CTL_ADDR, HWIO_TLMM_QDSD_CONFIG_CTL_RMSK)
#define HWIO_TLMM_QDSD_CONFIG_CTL_INM(m)      \
        in_dword_masked(HWIO_TLMM_QDSD_CONFIG_CTL_ADDR, m)
#define HWIO_TLMM_QDSD_CONFIG_CTL_OUT(v)      \
        out_dword(HWIO_TLMM_QDSD_CONFIG_CTL_ADDR,v)
#define HWIO_TLMM_QDSD_CONFIG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_QDSD_CONFIG_CTL_ADDR,m,v,HWIO_TLMM_QDSD_CONFIG_CTL_IN)
#define HWIO_TLMM_QDSD_CONFIG_CTL_QDSD_CONFIG_REG_BMSK                                      0xffffffff
#define HWIO_TLMM_QDSD_CONFIG_CTL_QDSD_CONFIG_REG_SHFT                                             0x0

#define HWIO_TLMM_QDSD_STATUS_CTL_ADDR                                                      (TLMM_CSR_REG_BASE      + 0x0019f000)
#define HWIO_TLMM_QDSD_STATUS_CTL_PHYS                                                      (TLMM_CSR_REG_BASE_PHYS + 0x0019f000)
#define HWIO_TLMM_QDSD_STATUS_CTL_OFFS                                                      (TLMM_CSR_REG_BASE_OFFS + 0x0019f000)
#define HWIO_TLMM_QDSD_STATUS_CTL_RMSK                                                      0xffffffff
#define HWIO_TLMM_QDSD_STATUS_CTL_IN          \
        in_dword_masked(HWIO_TLMM_QDSD_STATUS_CTL_ADDR, HWIO_TLMM_QDSD_STATUS_CTL_RMSK)
#define HWIO_TLMM_QDSD_STATUS_CTL_INM(m)      \
        in_dword_masked(HWIO_TLMM_QDSD_STATUS_CTL_ADDR, m)
#define HWIO_TLMM_QDSD_STATUS_CTL_QDSD_STATUS_REG_BMSK                                      0xffffffff
#define HWIO_TLMM_QDSD_STATUS_CTL_QDSD_STATUS_REG_SHFT                                             0x0

#define HWIO_TLMM_QDSD_DEBUG_HDRV_PULL_CTL_ADDR                                             (TLMM_CSR_REG_BASE      + 0x001a0000)
#define HWIO_TLMM_QDSD_DEBUG_HDRV_PULL_CTL_PHYS                                             (TLMM_CSR_REG_BASE_PHYS + 0x001a0000)
#define HWIO_TLMM_QDSD_DEBUG_HDRV_PULL_CTL_OFFS                                             (TLMM_CSR_REG_BASE_OFFS + 0x001a0000)
#define HWIO_TLMM_QDSD_DEBUG_HDRV_PULL_CTL_RMSK                                             0x3fffffff
#define HWIO_TLMM_QDSD_DEBUG_HDRV_PULL_CTL_IN          \
        in_dword_masked(HWIO_TLMM_QDSD_DEBUG_HDRV_PULL_CTL_ADDR, HWIO_TLMM_QDSD_DEBUG_HDRV_PULL_CTL_RMSK)
#define HWIO_TLMM_QDSD_DEBUG_HDRV_PULL_CTL_INM(m)      \
        in_dword_masked(HWIO_TLMM_QDSD_DEBUG_HDRV_PULL_CTL_ADDR, m)
#define HWIO_TLMM_QDSD_DEBUG_HDRV_PULL_CTL_QDSD_DEBUG_HDRV_PULL_REG_BMSK                    0x3fffffff
#define HWIO_TLMM_QDSD_DEBUG_HDRV_PULL_CTL_QDSD_DEBUG_HDRV_PULL_REG_SHFT                           0x0

#define HWIO_TLMM_QDSD_GPIO_CTL_ADDR                                                        (TLMM_CSR_REG_BASE      + 0x001a1000)
#define HWIO_TLMM_QDSD_GPIO_CTL_PHYS                                                        (TLMM_CSR_REG_BASE_PHYS + 0x001a1000)
#define HWIO_TLMM_QDSD_GPIO_CTL_OFFS                                                        (TLMM_CSR_REG_BASE_OFFS + 0x001a1000)
#define HWIO_TLMM_QDSD_GPIO_CTL_RMSK                                                            0xffff
#define HWIO_TLMM_QDSD_GPIO_CTL_IN          \
        in_dword_masked(HWIO_TLMM_QDSD_GPIO_CTL_ADDR, HWIO_TLMM_QDSD_GPIO_CTL_RMSK)
#define HWIO_TLMM_QDSD_GPIO_CTL_INM(m)      \
        in_dword_masked(HWIO_TLMM_QDSD_GPIO_CTL_ADDR, m)
#define HWIO_TLMM_QDSD_GPIO_CTL_OUT(v)      \
        out_dword(HWIO_TLMM_QDSD_GPIO_CTL_ADDR,v)
#define HWIO_TLMM_QDSD_GPIO_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_QDSD_GPIO_CTL_ADDR,m,v,HWIO_TLMM_QDSD_GPIO_CTL_IN)
#define HWIO_TLMM_QDSD_GPIO_CTL_QDSD_GPIO_REG_BMSK                                              0xffff
#define HWIO_TLMM_QDSD_GPIO_CTL_QDSD_GPIO_REG_SHFT                                                 0x0

#define HWIO_TLMM_QDSD_INTR_ENABLE_CTL_ADDR                                                 (TLMM_CSR_REG_BASE      + 0x001a2000)
#define HWIO_TLMM_QDSD_INTR_ENABLE_CTL_PHYS                                                 (TLMM_CSR_REG_BASE_PHYS + 0x001a2000)
#define HWIO_TLMM_QDSD_INTR_ENABLE_CTL_OFFS                                                 (TLMM_CSR_REG_BASE_OFFS + 0x001a2000)
#define HWIO_TLMM_QDSD_INTR_ENABLE_CTL_RMSK                                                     0xffff
#define HWIO_TLMM_QDSD_INTR_ENABLE_CTL_IN          \
        in_dword_masked(HWIO_TLMM_QDSD_INTR_ENABLE_CTL_ADDR, HWIO_TLMM_QDSD_INTR_ENABLE_CTL_RMSK)
#define HWIO_TLMM_QDSD_INTR_ENABLE_CTL_INM(m)      \
        in_dword_masked(HWIO_TLMM_QDSD_INTR_ENABLE_CTL_ADDR, m)
#define HWIO_TLMM_QDSD_INTR_ENABLE_CTL_OUT(v)      \
        out_dword(HWIO_TLMM_QDSD_INTR_ENABLE_CTL_ADDR,v)
#define HWIO_TLMM_QDSD_INTR_ENABLE_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_QDSD_INTR_ENABLE_CTL_ADDR,m,v,HWIO_TLMM_QDSD_INTR_ENABLE_CTL_IN)
#define HWIO_TLMM_QDSD_INTR_ENABLE_CTL_QDSD_INTR_ENABLE_REG_BMSK                                0xffff
#define HWIO_TLMM_QDSD_INTR_ENABLE_CTL_QDSD_INTR_ENABLE_REG_SHFT                                   0x0

#define HWIO_TLMM_QDSD_INTR_CLEAR_CTL_ADDR                                                  (TLMM_CSR_REG_BASE      + 0x001a3000)
#define HWIO_TLMM_QDSD_INTR_CLEAR_CTL_PHYS                                                  (TLMM_CSR_REG_BASE_PHYS + 0x001a3000)
#define HWIO_TLMM_QDSD_INTR_CLEAR_CTL_OFFS                                                  (TLMM_CSR_REG_BASE_OFFS + 0x001a3000)
#define HWIO_TLMM_QDSD_INTR_CLEAR_CTL_RMSK                                                      0xffff
#define HWIO_TLMM_QDSD_INTR_CLEAR_CTL_IN          \
        in_dword_masked(HWIO_TLMM_QDSD_INTR_CLEAR_CTL_ADDR, HWIO_TLMM_QDSD_INTR_CLEAR_CTL_RMSK)
#define HWIO_TLMM_QDSD_INTR_CLEAR_CTL_INM(m)      \
        in_dword_masked(HWIO_TLMM_QDSD_INTR_CLEAR_CTL_ADDR, m)
#define HWIO_TLMM_QDSD_INTR_CLEAR_CTL_OUT(v)      \
        out_dword(HWIO_TLMM_QDSD_INTR_CLEAR_CTL_ADDR,v)
#define HWIO_TLMM_QDSD_INTR_CLEAR_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_QDSD_INTR_CLEAR_CTL_ADDR,m,v,HWIO_TLMM_QDSD_INTR_CLEAR_CTL_IN)
#define HWIO_TLMM_QDSD_INTR_CLEAR_CTL_QDSD_INTR_CLEAR_REG_BMSK                                  0xffff
#define HWIO_TLMM_QDSD_INTR_CLEAR_CTL_QDSD_INTR_CLEAR_REG_SHFT                                     0x0

#define HWIO_TLMM_QDSD_SPARE1_CTL_ADDR                                                      (TLMM_CSR_REG_BASE      + 0x001a5000)
#define HWIO_TLMM_QDSD_SPARE1_CTL_PHYS                                                      (TLMM_CSR_REG_BASE_PHYS + 0x001a5000)
#define HWIO_TLMM_QDSD_SPARE1_CTL_OFFS                                                      (TLMM_CSR_REG_BASE_OFFS + 0x001a5000)
#define HWIO_TLMM_QDSD_SPARE1_CTL_RMSK                                                      0xffffffff
#define HWIO_TLMM_QDSD_SPARE1_CTL_IN          \
        in_dword_masked(HWIO_TLMM_QDSD_SPARE1_CTL_ADDR, HWIO_TLMM_QDSD_SPARE1_CTL_RMSK)
#define HWIO_TLMM_QDSD_SPARE1_CTL_INM(m)      \
        in_dword_masked(HWIO_TLMM_QDSD_SPARE1_CTL_ADDR, m)
#define HWIO_TLMM_QDSD_SPARE1_CTL_OUT(v)      \
        out_dword(HWIO_TLMM_QDSD_SPARE1_CTL_ADDR,v)
#define HWIO_TLMM_QDSD_SPARE1_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_QDSD_SPARE1_CTL_ADDR,m,v,HWIO_TLMM_QDSD_SPARE1_CTL_IN)
#define HWIO_TLMM_QDSD_SPARE1_CTL_QDSD_SPARE1_REG_BMSK                                      0xffffffff
#define HWIO_TLMM_QDSD_SPARE1_CTL_QDSD_SPARE1_REG_SHFT                                             0x0

#define HWIO_TLMM_QDSD_SPARE2_CTL_ADDR                                                      (TLMM_CSR_REG_BASE      + 0x001a6000)
#define HWIO_TLMM_QDSD_SPARE2_CTL_PHYS                                                      (TLMM_CSR_REG_BASE_PHYS + 0x001a6000)
#define HWIO_TLMM_QDSD_SPARE2_CTL_OFFS                                                      (TLMM_CSR_REG_BASE_OFFS + 0x001a6000)
#define HWIO_TLMM_QDSD_SPARE2_CTL_RMSK                                                      0xffffffff
#define HWIO_TLMM_QDSD_SPARE2_CTL_IN          \
        in_dword_masked(HWIO_TLMM_QDSD_SPARE2_CTL_ADDR, HWIO_TLMM_QDSD_SPARE2_CTL_RMSK)
#define HWIO_TLMM_QDSD_SPARE2_CTL_INM(m)      \
        in_dword_masked(HWIO_TLMM_QDSD_SPARE2_CTL_ADDR, m)
#define HWIO_TLMM_QDSD_SPARE2_CTL_OUT(v)      \
        out_dword(HWIO_TLMM_QDSD_SPARE2_CTL_ADDR,v)
#define HWIO_TLMM_QDSD_SPARE2_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_QDSD_SPARE2_CTL_ADDR,m,v,HWIO_TLMM_QDSD_SPARE2_CTL_IN)
#define HWIO_TLMM_QDSD_SPARE2_CTL_QDSD_SPARE2_REG_BMSK                                      0xffffffff
#define HWIO_TLMM_QDSD_SPARE2_CTL_QDSD_SPARE2_REG_SHFT                                             0x0

#define HWIO_TLMM_QDSD_HYS_CTL_ADDR                                                         (TLMM_CSR_REG_BASE      + 0x001a7000)
#define HWIO_TLMM_QDSD_HYS_CTL_PHYS                                                         (TLMM_CSR_REG_BASE_PHYS + 0x001a7000)
#define HWIO_TLMM_QDSD_HYS_CTL_OFFS                                                         (TLMM_CSR_REG_BASE_OFFS + 0x001a7000)
#define HWIO_TLMM_QDSD_HYS_CTL_RMSK                                                                0x1
#define HWIO_TLMM_QDSD_HYS_CTL_IN          \
        in_dword_masked(HWIO_TLMM_QDSD_HYS_CTL_ADDR, HWIO_TLMM_QDSD_HYS_CTL_RMSK)
#define HWIO_TLMM_QDSD_HYS_CTL_INM(m)      \
        in_dword_masked(HWIO_TLMM_QDSD_HYS_CTL_ADDR, m)
#define HWIO_TLMM_QDSD_HYS_CTL_OUT(v)      \
        out_dword(HWIO_TLMM_QDSD_HYS_CTL_ADDR,v)
#define HWIO_TLMM_QDSD_HYS_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_QDSD_HYS_CTL_ADDR,m,v,HWIO_TLMM_QDSD_HYS_CTL_IN)
#define HWIO_TLMM_QDSD_HYS_CTL_QDSD_HYS_CTL_BMSK                                                   0x1
#define HWIO_TLMM_QDSD_HYS_CTL_QDSD_HYS_CTL_SHFT                                                   0x0
#define HWIO_TLMM_QDSD_HYS_CTL_QDSD_HYS_CTL_DISABLE_FVAL                                           0x0
#define HWIO_TLMM_QDSD_HYS_CTL_QDSD_HYS_CTL_ENABLE_FVAL                                            0x1

#define HWIO_TLMM_QDSD_TIMEOUT_VALUE_CTL_ADDR                                               (TLMM_CSR_REG_BASE      + 0x001a4000)
#define HWIO_TLMM_QDSD_TIMEOUT_VALUE_CTL_PHYS                                               (TLMM_CSR_REG_BASE_PHYS + 0x001a4000)
#define HWIO_TLMM_QDSD_TIMEOUT_VALUE_CTL_OFFS                                               (TLMM_CSR_REG_BASE_OFFS + 0x001a4000)
#define HWIO_TLMM_QDSD_TIMEOUT_VALUE_CTL_RMSK                                               0xffffffff
#define HWIO_TLMM_QDSD_TIMEOUT_VALUE_CTL_IN          \
        in_dword_masked(HWIO_TLMM_QDSD_TIMEOUT_VALUE_CTL_ADDR, HWIO_TLMM_QDSD_TIMEOUT_VALUE_CTL_RMSK)
#define HWIO_TLMM_QDSD_TIMEOUT_VALUE_CTL_INM(m)      \
        in_dword_masked(HWIO_TLMM_QDSD_TIMEOUT_VALUE_CTL_ADDR, m)
#define HWIO_TLMM_QDSD_TIMEOUT_VALUE_CTL_OUT(v)      \
        out_dword(HWIO_TLMM_QDSD_TIMEOUT_VALUE_CTL_ADDR,v)
#define HWIO_TLMM_QDSD_TIMEOUT_VALUE_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_QDSD_TIMEOUT_VALUE_CTL_ADDR,m,v,HWIO_TLMM_QDSD_TIMEOUT_VALUE_CTL_IN)
#define HWIO_TLMM_QDSD_TIMEOUT_VALUE_CTL_QDSD_TIMEOUT_VALUE_REG_BMSK                        0xffffffff
#define HWIO_TLMM_QDSD_TIMEOUT_VALUE_CTL_QDSD_TIMEOUT_VALUE_REG_SHFT                               0x0

#define HWIO_TLMM_GPIO_I2C_PAD_CTL_ADDR                                                     (TLMM_CSR_REG_BASE      + 0x0010f000)
#define HWIO_TLMM_GPIO_I2C_PAD_CTL_PHYS                                                     (TLMM_CSR_REG_BASE_PHYS + 0x0010f000)
#define HWIO_TLMM_GPIO_I2C_PAD_CTL_OFFS                                                     (TLMM_CSR_REG_BASE_OFFS + 0x0010f000)
#define HWIO_TLMM_GPIO_I2C_PAD_CTL_RMSK                                                           0x3f
#define HWIO_TLMM_GPIO_I2C_PAD_CTL_IN          \
        in_dword_masked(HWIO_TLMM_GPIO_I2C_PAD_CTL_ADDR, HWIO_TLMM_GPIO_I2C_PAD_CTL_RMSK)
#define HWIO_TLMM_GPIO_I2C_PAD_CTL_INM(m)      \
        in_dword_masked(HWIO_TLMM_GPIO_I2C_PAD_CTL_ADDR, m)
#define HWIO_TLMM_GPIO_I2C_PAD_CTL_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_I2C_PAD_CTL_ADDR,v)
#define HWIO_TLMM_GPIO_I2C_PAD_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_GPIO_I2C_PAD_CTL_ADDR,m,v,HWIO_TLMM_GPIO_I2C_PAD_CTL_IN)
#define HWIO_TLMM_GPIO_I2C_PAD_CTL_HS_I2C_MODE_BMSK                                               0x30
#define HWIO_TLMM_GPIO_I2C_PAD_CTL_HS_I2C_MODE_SHFT                                                0x4
#define HWIO_TLMM_GPIO_I2C_PAD_CTL_HS_I2C_MODE_GPIO_MODE_FVAL                                      0x0
#define HWIO_TLMM_GPIO_I2C_PAD_CTL_HS_I2C_MODE_HS_I2C_MODE_FVAL                                    0x1
#define HWIO_TLMM_GPIO_I2C_PAD_CTL_HS_I2C_MODE_FS_I2C_MODE_FVAL                                    0x2
#define HWIO_TLMM_GPIO_I2C_PAD_CTL_HS_I2C_MODE_HS_I2C_HIGH_LOAD_MODE_FVAL                          0x3
#define HWIO_TLMM_GPIO_I2C_PAD_CTL_I2C_A_BLSP3_DATA_SR_CTL_EN_BMSK                                 0xc
#define HWIO_TLMM_GPIO_I2C_PAD_CTL_I2C_A_BLSP3_DATA_SR_CTL_EN_SHFT                                 0x2
#define HWIO_TLMM_GPIO_I2C_PAD_CTL_I2C_A_BLSP3_CLK_SR_CTL_EN_BMSK                                  0x3
#define HWIO_TLMM_GPIO_I2C_PAD_CTL_I2C_A_BLSP3_CLK_SR_CTL_EN_SHFT                                  0x0

#define HWIO_TLMM_DIR_CONN_INTRn_CFG_SENSORS_ADDR(n)                                        (TLMM_CSR_REG_BASE      + 0x00105000 + 0x4 * (n))
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_SENSORS_PHYS(n)                                        (TLMM_CSR_REG_BASE_PHYS + 0x00105000 + 0x4 * (n))
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_SENSORS_OFFS(n)                                        (TLMM_CSR_REG_BASE_OFFS + 0x00105000 + 0x4 * (n))
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_SENSORS_RMSK                                                0x17f
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_SENSORS_MAXn                                                    9
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_SENSORS_INI(n)        \
        in_dword_masked(HWIO_TLMM_DIR_CONN_INTRn_CFG_SENSORS_ADDR(n), HWIO_TLMM_DIR_CONN_INTRn_CFG_SENSORS_RMSK)
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_SENSORS_INMI(n,mask)    \
        in_dword_masked(HWIO_TLMM_DIR_CONN_INTRn_CFG_SENSORS_ADDR(n), mask)
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_SENSORS_OUTI(n,val)    \
        out_dword(HWIO_TLMM_DIR_CONN_INTRn_CFG_SENSORS_ADDR(n),val)
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_SENSORS_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TLMM_DIR_CONN_INTRn_CFG_SENSORS_ADDR(n),mask,val,HWIO_TLMM_DIR_CONN_INTRn_CFG_SENSORS_INI(n))
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_SENSORS_POLARITY_BMSK                                       0x100
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_SENSORS_POLARITY_SHFT                                         0x8
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_SENSORS_POLARITY_POLARITY_0_FVAL                              0x0
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_SENSORS_POLARITY_POLARITY_1_FVAL                              0x1
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_SENSORS_GPIO_SEL_BMSK                                        0x7f
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_SENSORS_GPIO_SEL_SHFT                                         0x0

#define HWIO_TLMM_DIR_CONN_INTRn_CFG_LPA_DSP_ADDR(n)                                        (TLMM_CSR_REG_BASE      + 0x00104000 + 0x4 * (n))
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_LPA_DSP_PHYS(n)                                        (TLMM_CSR_REG_BASE_PHYS + 0x00104000 + 0x4 * (n))
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_LPA_DSP_OFFS(n)                                        (TLMM_CSR_REG_BASE_OFFS + 0x00104000 + 0x4 * (n))
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_LPA_DSP_RMSK                                                0x17f
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_LPA_DSP_MAXn                                                    5
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_LPA_DSP_INI(n)        \
        in_dword_masked(HWIO_TLMM_DIR_CONN_INTRn_CFG_LPA_DSP_ADDR(n), HWIO_TLMM_DIR_CONN_INTRn_CFG_LPA_DSP_RMSK)
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_LPA_DSP_INMI(n,mask)    \
        in_dword_masked(HWIO_TLMM_DIR_CONN_INTRn_CFG_LPA_DSP_ADDR(n), mask)
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_LPA_DSP_OUTI(n,val)    \
        out_dword(HWIO_TLMM_DIR_CONN_INTRn_CFG_LPA_DSP_ADDR(n),val)
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_LPA_DSP_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TLMM_DIR_CONN_INTRn_CFG_LPA_DSP_ADDR(n),mask,val,HWIO_TLMM_DIR_CONN_INTRn_CFG_LPA_DSP_INI(n))
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_LPA_DSP_POLARITY_BMSK                                       0x100
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_LPA_DSP_POLARITY_SHFT                                         0x8
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_LPA_DSP_POLARITY_POLARITY_0_FVAL                              0x0
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_LPA_DSP_POLARITY_POLARITY_1_FVAL                              0x1
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_LPA_DSP_GPIO_SEL_BMSK                                        0x7f
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_LPA_DSP_GPIO_SEL_SHFT                                         0x0

#define HWIO_TLMM_DIR_CONN_INTRn_CFG_RPM_ADDR(n)                                            (TLMM_CSR_REG_BASE      + 0x00103000 + 0x4 * (n))
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_RPM_PHYS(n)                                            (TLMM_CSR_REG_BASE_PHYS + 0x00103000 + 0x4 * (n))
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_RPM_OFFS(n)                                            (TLMM_CSR_REG_BASE_OFFS + 0x00103000 + 0x4 * (n))
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_RPM_RMSK                                                    0x17f
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_RPM_MAXn                                                        0
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_RPM_INI(n)        \
        in_dword_masked(HWIO_TLMM_DIR_CONN_INTRn_CFG_RPM_ADDR(n), HWIO_TLMM_DIR_CONN_INTRn_CFG_RPM_RMSK)
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_RPM_INMI(n,mask)    \
        in_dword_masked(HWIO_TLMM_DIR_CONN_INTRn_CFG_RPM_ADDR(n), mask)
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_RPM_OUTI(n,val)    \
        out_dword(HWIO_TLMM_DIR_CONN_INTRn_CFG_RPM_ADDR(n),val)
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_RPM_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TLMM_DIR_CONN_INTRn_CFG_RPM_ADDR(n),mask,val,HWIO_TLMM_DIR_CONN_INTRn_CFG_RPM_INI(n))
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_RPM_POLARITY_BMSK                                           0x100
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_RPM_POLARITY_SHFT                                             0x8
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_RPM_POLARITY_POLARITY_0_FVAL                                  0x0
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_RPM_POLARITY_POLARITY_1_FVAL                                  0x1
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_RPM_GPIO_SEL_BMSK                                            0x7f
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_RPM_GPIO_SEL_SHFT                                             0x0

#define HWIO_TLMM_DIR_CONN_INTRn_CFG_APSS_ADDR(n)                                           (TLMM_CSR_REG_BASE      + 0x00102000 + 0x4 * (n))
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_APSS_PHYS(n)                                           (TLMM_CSR_REG_BASE_PHYS + 0x00102000 + 0x4 * (n))
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_APSS_OFFS(n)                                           (TLMM_CSR_REG_BASE_OFFS + 0x00102000 + 0x4 * (n))
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_APSS_RMSK                                                   0x17f
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_APSS_MAXn                                                       7
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_APSS_INI(n)        \
        in_dword_masked(HWIO_TLMM_DIR_CONN_INTRn_CFG_APSS_ADDR(n), HWIO_TLMM_DIR_CONN_INTRn_CFG_APSS_RMSK)
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_APSS_INMI(n,mask)    \
        in_dword_masked(HWIO_TLMM_DIR_CONN_INTRn_CFG_APSS_ADDR(n), mask)
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_APSS_OUTI(n,val)    \
        out_dword(HWIO_TLMM_DIR_CONN_INTRn_CFG_APSS_ADDR(n),val)
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_APSS_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TLMM_DIR_CONN_INTRn_CFG_APSS_ADDR(n),mask,val,HWIO_TLMM_DIR_CONN_INTRn_CFG_APSS_INI(n))
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_APSS_POLARITY_BMSK                                          0x100
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_APSS_POLARITY_SHFT                                            0x8
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_APSS_POLARITY_POLARITY_0_FVAL                                 0x0
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_APSS_POLARITY_POLARITY_1_FVAL                                 0x1
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_APSS_GPIO_SEL_BMSK                                           0x7f
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_APSS_GPIO_SEL_SHFT                                            0x0

#define HWIO_TLMM_DIR_CONN_INTRn_CFG_MSS_ADDR(n)                                            (TLMM_CSR_REG_BASE      + 0x00101000 + 0x4 * (n))
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_MSS_PHYS(n)                                            (TLMM_CSR_REG_BASE_PHYS + 0x00101000 + 0x4 * (n))
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_MSS_OFFS(n)                                            (TLMM_CSR_REG_BASE_OFFS + 0x00101000 + 0x4 * (n))
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_MSS_RMSK                                                    0x17f
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_MSS_MAXn                                                        1
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_MSS_INI(n)        \
        in_dword_masked(HWIO_TLMM_DIR_CONN_INTRn_CFG_MSS_ADDR(n), HWIO_TLMM_DIR_CONN_INTRn_CFG_MSS_RMSK)
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_MSS_INMI(n,mask)    \
        in_dword_masked(HWIO_TLMM_DIR_CONN_INTRn_CFG_MSS_ADDR(n), mask)
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_MSS_OUTI(n,val)    \
        out_dword(HWIO_TLMM_DIR_CONN_INTRn_CFG_MSS_ADDR(n),val)
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_MSS_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TLMM_DIR_CONN_INTRn_CFG_MSS_ADDR(n),mask,val,HWIO_TLMM_DIR_CONN_INTRn_CFG_MSS_INI(n))
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_MSS_POLARITY_BMSK                                           0x100
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_MSS_POLARITY_SHFT                                             0x8
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_MSS_POLARITY_POLARITY_0_FVAL                                  0x0
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_MSS_POLARITY_POLARITY_1_FVAL                                  0x1
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_MSS_GPIO_SEL_BMSK                                            0x7f
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_MSS_GPIO_SEL_SHFT                                             0x0

#define HWIO_TLMM_GPIO_OUT_0_ADDR                                                           (TLMM_CSR_REG_BASE      + 0x00200000)
#define HWIO_TLMM_GPIO_OUT_0_PHYS                                                           (TLMM_CSR_REG_BASE_PHYS + 0x00200000)
#define HWIO_TLMM_GPIO_OUT_0_OFFS                                                           (TLMM_CSR_REG_BASE_OFFS + 0x00200000)
#define HWIO_TLMM_GPIO_OUT_0_RMSK                                                           0xffffffff
#define HWIO_TLMM_GPIO_OUT_0_IN          \
        in_dword_masked(HWIO_TLMM_GPIO_OUT_0_ADDR, HWIO_TLMM_GPIO_OUT_0_RMSK)
#define HWIO_TLMM_GPIO_OUT_0_INM(m)      \
        in_dword_masked(HWIO_TLMM_GPIO_OUT_0_ADDR, m)
#define HWIO_TLMM_GPIO_OUT_0_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OUT_0_ADDR,v)
#define HWIO_TLMM_GPIO_OUT_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_GPIO_OUT_0_ADDR,m,v,HWIO_TLMM_GPIO_OUT_0_IN)
#define HWIO_TLMM_GPIO_OUT_0_GPIO_OUT_BMSK                                                  0xffffffff
#define HWIO_TLMM_GPIO_OUT_0_GPIO_OUT_SHFT                                                         0x0

#define HWIO_TLMM_GPIO_OUT_1_ADDR                                                           (TLMM_CSR_REG_BASE      + 0x00200004)
#define HWIO_TLMM_GPIO_OUT_1_PHYS                                                           (TLMM_CSR_REG_BASE_PHYS + 0x00200004)
#define HWIO_TLMM_GPIO_OUT_1_OFFS                                                           (TLMM_CSR_REG_BASE_OFFS + 0x00200004)
#define HWIO_TLMM_GPIO_OUT_1_RMSK                                                           0xffffffff
#define HWIO_TLMM_GPIO_OUT_1_IN          \
        in_dword_masked(HWIO_TLMM_GPIO_OUT_1_ADDR, HWIO_TLMM_GPIO_OUT_1_RMSK)
#define HWIO_TLMM_GPIO_OUT_1_INM(m)      \
        in_dword_masked(HWIO_TLMM_GPIO_OUT_1_ADDR, m)
#define HWIO_TLMM_GPIO_OUT_1_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OUT_1_ADDR,v)
#define HWIO_TLMM_GPIO_OUT_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_GPIO_OUT_1_ADDR,m,v,HWIO_TLMM_GPIO_OUT_1_IN)
#define HWIO_TLMM_GPIO_OUT_1_GPIO_OUT_BMSK                                                  0xffffffff
#define HWIO_TLMM_GPIO_OUT_1_GPIO_OUT_SHFT                                                         0x0

#define HWIO_TLMM_GPIO_OUT_2_ADDR                                                           (TLMM_CSR_REG_BASE      + 0x00200008)
#define HWIO_TLMM_GPIO_OUT_2_PHYS                                                           (TLMM_CSR_REG_BASE_PHYS + 0x00200008)
#define HWIO_TLMM_GPIO_OUT_2_OFFS                                                           (TLMM_CSR_REG_BASE_OFFS + 0x00200008)
#define HWIO_TLMM_GPIO_OUT_2_RMSK                                                           0xffffffff
#define HWIO_TLMM_GPIO_OUT_2_IN          \
        in_dword_masked(HWIO_TLMM_GPIO_OUT_2_ADDR, HWIO_TLMM_GPIO_OUT_2_RMSK)
#define HWIO_TLMM_GPIO_OUT_2_INM(m)      \
        in_dword_masked(HWIO_TLMM_GPIO_OUT_2_ADDR, m)
#define HWIO_TLMM_GPIO_OUT_2_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OUT_2_ADDR,v)
#define HWIO_TLMM_GPIO_OUT_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_GPIO_OUT_2_ADDR,m,v,HWIO_TLMM_GPIO_OUT_2_IN)
#define HWIO_TLMM_GPIO_OUT_2_GPIO_OUT_BMSK                                                  0xffffffff
#define HWIO_TLMM_GPIO_OUT_2_GPIO_OUT_SHFT                                                         0x0

#define HWIO_TLMM_GPIO_OUT_3_ADDR                                                           (TLMM_CSR_REG_BASE      + 0x0020000c)
#define HWIO_TLMM_GPIO_OUT_3_PHYS                                                           (TLMM_CSR_REG_BASE_PHYS + 0x0020000c)
#define HWIO_TLMM_GPIO_OUT_3_OFFS                                                           (TLMM_CSR_REG_BASE_OFFS + 0x0020000c)
#define HWIO_TLMM_GPIO_OUT_3_RMSK                                                                  0xf
#define HWIO_TLMM_GPIO_OUT_3_IN          \
        in_dword_masked(HWIO_TLMM_GPIO_OUT_3_ADDR, HWIO_TLMM_GPIO_OUT_3_RMSK)
#define HWIO_TLMM_GPIO_OUT_3_INM(m)      \
        in_dword_masked(HWIO_TLMM_GPIO_OUT_3_ADDR, m)
#define HWIO_TLMM_GPIO_OUT_3_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OUT_3_ADDR,v)
#define HWIO_TLMM_GPIO_OUT_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_GPIO_OUT_3_ADDR,m,v,HWIO_TLMM_GPIO_OUT_3_IN)
#define HWIO_TLMM_GPIO_OUT_3_GPIO_OUT_BMSK                                                         0xf
#define HWIO_TLMM_GPIO_OUT_3_GPIO_OUT_SHFT                                                         0x0

#define HWIO_TLMM_GPIO_OUT_CLR_0_ADDR                                                       (TLMM_CSR_REG_BASE      + 0x00200020)
#define HWIO_TLMM_GPIO_OUT_CLR_0_PHYS                                                       (TLMM_CSR_REG_BASE_PHYS + 0x00200020)
#define HWIO_TLMM_GPIO_OUT_CLR_0_OFFS                                                       (TLMM_CSR_REG_BASE_OFFS + 0x00200020)
#define HWIO_TLMM_GPIO_OUT_CLR_0_RMSK                                                       0xffffffff
#define HWIO_TLMM_GPIO_OUT_CLR_0_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OUT_CLR_0_ADDR,v)
#define HWIO_TLMM_GPIO_OUT_CLR_0_GPIO_OUT_CLR_BMSK                                          0xffffffff
#define HWIO_TLMM_GPIO_OUT_CLR_0_GPIO_OUT_CLR_SHFT                                                 0x0

#define HWIO_TLMM_GPIO_OUT_CLR_1_ADDR                                                       (TLMM_CSR_REG_BASE      + 0x00200024)
#define HWIO_TLMM_GPIO_OUT_CLR_1_PHYS                                                       (TLMM_CSR_REG_BASE_PHYS + 0x00200024)
#define HWIO_TLMM_GPIO_OUT_CLR_1_OFFS                                                       (TLMM_CSR_REG_BASE_OFFS + 0x00200024)
#define HWIO_TLMM_GPIO_OUT_CLR_1_RMSK                                                       0xffffffff
#define HWIO_TLMM_GPIO_OUT_CLR_1_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OUT_CLR_1_ADDR,v)
#define HWIO_TLMM_GPIO_OUT_CLR_1_GPIO_OUT_CLR_BMSK                                          0xffffffff
#define HWIO_TLMM_GPIO_OUT_CLR_1_GPIO_OUT_CLR_SHFT                                                 0x0

#define HWIO_TLMM_GPIO_OUT_CLR_2_ADDR                                                       (TLMM_CSR_REG_BASE      + 0x00200028)
#define HWIO_TLMM_GPIO_OUT_CLR_2_PHYS                                                       (TLMM_CSR_REG_BASE_PHYS + 0x00200028)
#define HWIO_TLMM_GPIO_OUT_CLR_2_OFFS                                                       (TLMM_CSR_REG_BASE_OFFS + 0x00200028)
#define HWIO_TLMM_GPIO_OUT_CLR_2_RMSK                                                       0xffffffff
#define HWIO_TLMM_GPIO_OUT_CLR_2_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OUT_CLR_2_ADDR,v)
#define HWIO_TLMM_GPIO_OUT_CLR_2_GPIO_OUT_CLR_BMSK                                          0xffffffff
#define HWIO_TLMM_GPIO_OUT_CLR_2_GPIO_OUT_CLR_SHFT                                                 0x0

#define HWIO_TLMM_GPIO_OUT_CLR_3_ADDR                                                       (TLMM_CSR_REG_BASE      + 0x0020002c)
#define HWIO_TLMM_GPIO_OUT_CLR_3_PHYS                                                       (TLMM_CSR_REG_BASE_PHYS + 0x0020002c)
#define HWIO_TLMM_GPIO_OUT_CLR_3_OFFS                                                       (TLMM_CSR_REG_BASE_OFFS + 0x0020002c)
#define HWIO_TLMM_GPIO_OUT_CLR_3_RMSK                                                              0xf
#define HWIO_TLMM_GPIO_OUT_CLR_3_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OUT_CLR_3_ADDR,v)
#define HWIO_TLMM_GPIO_OUT_CLR_3_GPIO_OUT_CLR_BMSK                                                 0xf
#define HWIO_TLMM_GPIO_OUT_CLR_3_GPIO_OUT_CLR_SHFT                                                 0x0

#define HWIO_TLMM_GPIO_OUT_SET_0_ADDR                                                       (TLMM_CSR_REG_BASE      + 0x00200040)
#define HWIO_TLMM_GPIO_OUT_SET_0_PHYS                                                       (TLMM_CSR_REG_BASE_PHYS + 0x00200040)
#define HWIO_TLMM_GPIO_OUT_SET_0_OFFS                                                       (TLMM_CSR_REG_BASE_OFFS + 0x00200040)
#define HWIO_TLMM_GPIO_OUT_SET_0_RMSK                                                       0xffffffff
#define HWIO_TLMM_GPIO_OUT_SET_0_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OUT_SET_0_ADDR,v)
#define HWIO_TLMM_GPIO_OUT_SET_0_GPIO_OUT_SET_BMSK                                          0xffffffff
#define HWIO_TLMM_GPIO_OUT_SET_0_GPIO_OUT_SET_SHFT                                                 0x0

#define HWIO_TLMM_GPIO_OUT_SET_1_ADDR                                                       (TLMM_CSR_REG_BASE      + 0x00200044)
#define HWIO_TLMM_GPIO_OUT_SET_1_PHYS                                                       (TLMM_CSR_REG_BASE_PHYS + 0x00200044)
#define HWIO_TLMM_GPIO_OUT_SET_1_OFFS                                                       (TLMM_CSR_REG_BASE_OFFS + 0x00200044)
#define HWIO_TLMM_GPIO_OUT_SET_1_RMSK                                                       0xffffffff
#define HWIO_TLMM_GPIO_OUT_SET_1_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OUT_SET_1_ADDR,v)
#define HWIO_TLMM_GPIO_OUT_SET_1_GPIO_OUT_SET_BMSK                                          0xffffffff
#define HWIO_TLMM_GPIO_OUT_SET_1_GPIO_OUT_SET_SHFT                                                 0x0

#define HWIO_TLMM_GPIO_OUT_SET_2_ADDR                                                       (TLMM_CSR_REG_BASE      + 0x00200048)
#define HWIO_TLMM_GPIO_OUT_SET_2_PHYS                                                       (TLMM_CSR_REG_BASE_PHYS + 0x00200048)
#define HWIO_TLMM_GPIO_OUT_SET_2_OFFS                                                       (TLMM_CSR_REG_BASE_OFFS + 0x00200048)
#define HWIO_TLMM_GPIO_OUT_SET_2_RMSK                                                       0xffffffff
#define HWIO_TLMM_GPIO_OUT_SET_2_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OUT_SET_2_ADDR,v)
#define HWIO_TLMM_GPIO_OUT_SET_2_GPIO_OUT_SET_BMSK                                          0xffffffff
#define HWIO_TLMM_GPIO_OUT_SET_2_GPIO_OUT_SET_SHFT                                                 0x0

#define HWIO_TLMM_GPIO_OUT_SET_3_ADDR                                                       (TLMM_CSR_REG_BASE      + 0x0020004c)
#define HWIO_TLMM_GPIO_OUT_SET_3_PHYS                                                       (TLMM_CSR_REG_BASE_PHYS + 0x0020004c)
#define HWIO_TLMM_GPIO_OUT_SET_3_OFFS                                                       (TLMM_CSR_REG_BASE_OFFS + 0x0020004c)
#define HWIO_TLMM_GPIO_OUT_SET_3_RMSK                                                              0xf
#define HWIO_TLMM_GPIO_OUT_SET_3_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OUT_SET_3_ADDR,v)
#define HWIO_TLMM_GPIO_OUT_SET_3_GPIO_OUT_SET_BMSK                                                 0xf
#define HWIO_TLMM_GPIO_OUT_SET_3_GPIO_OUT_SET_SHFT                                                 0x0

#define HWIO_TLMM_GPIO_IN_0_ADDR                                                            (TLMM_CSR_REG_BASE      + 0x00200060)
#define HWIO_TLMM_GPIO_IN_0_PHYS                                                            (TLMM_CSR_REG_BASE_PHYS + 0x00200060)
#define HWIO_TLMM_GPIO_IN_0_OFFS                                                            (TLMM_CSR_REG_BASE_OFFS + 0x00200060)
#define HWIO_TLMM_GPIO_IN_0_RMSK                                                            0xffffffff
#define HWIO_TLMM_GPIO_IN_0_IN          \
        in_dword_masked(HWIO_TLMM_GPIO_IN_0_ADDR, HWIO_TLMM_GPIO_IN_0_RMSK)
#define HWIO_TLMM_GPIO_IN_0_INM(m)      \
        in_dword_masked(HWIO_TLMM_GPIO_IN_0_ADDR, m)
#define HWIO_TLMM_GPIO_IN_0_GPIO_IN_BMSK                                                    0xffffffff
#define HWIO_TLMM_GPIO_IN_0_GPIO_IN_SHFT                                                           0x0

#define HWIO_TLMM_GPIO_IN_1_ADDR                                                            (TLMM_CSR_REG_BASE      + 0x00200064)
#define HWIO_TLMM_GPIO_IN_1_PHYS                                                            (TLMM_CSR_REG_BASE_PHYS + 0x00200064)
#define HWIO_TLMM_GPIO_IN_1_OFFS                                                            (TLMM_CSR_REG_BASE_OFFS + 0x00200064)
#define HWIO_TLMM_GPIO_IN_1_RMSK                                                            0xffffffff
#define HWIO_TLMM_GPIO_IN_1_IN          \
        in_dword_masked(HWIO_TLMM_GPIO_IN_1_ADDR, HWIO_TLMM_GPIO_IN_1_RMSK)
#define HWIO_TLMM_GPIO_IN_1_INM(m)      \
        in_dword_masked(HWIO_TLMM_GPIO_IN_1_ADDR, m)
#define HWIO_TLMM_GPIO_IN_1_GPIO_IN_BMSK                                                    0xffffffff
#define HWIO_TLMM_GPIO_IN_1_GPIO_IN_SHFT                                                           0x0

#define HWIO_TLMM_GPIO_IN_2_ADDR                                                            (TLMM_CSR_REG_BASE      + 0x00200068)
#define HWIO_TLMM_GPIO_IN_2_PHYS                                                            (TLMM_CSR_REG_BASE_PHYS + 0x00200068)
#define HWIO_TLMM_GPIO_IN_2_OFFS                                                            (TLMM_CSR_REG_BASE_OFFS + 0x00200068)
#define HWIO_TLMM_GPIO_IN_2_RMSK                                                            0xffffffff
#define HWIO_TLMM_GPIO_IN_2_IN          \
        in_dword_masked(HWIO_TLMM_GPIO_IN_2_ADDR, HWIO_TLMM_GPIO_IN_2_RMSK)
#define HWIO_TLMM_GPIO_IN_2_INM(m)      \
        in_dword_masked(HWIO_TLMM_GPIO_IN_2_ADDR, m)
#define HWIO_TLMM_GPIO_IN_2_GPIO_IN_BMSK                                                    0xffffffff
#define HWIO_TLMM_GPIO_IN_2_GPIO_IN_SHFT                                                           0x0

#define HWIO_TLMM_GPIO_IN_3_ADDR                                                            (TLMM_CSR_REG_BASE      + 0x0020006c)
#define HWIO_TLMM_GPIO_IN_3_PHYS                                                            (TLMM_CSR_REG_BASE_PHYS + 0x0020006c)
#define HWIO_TLMM_GPIO_IN_3_OFFS                                                            (TLMM_CSR_REG_BASE_OFFS + 0x0020006c)
#define HWIO_TLMM_GPIO_IN_3_RMSK                                                                   0xf
#define HWIO_TLMM_GPIO_IN_3_IN          \
        in_dword_masked(HWIO_TLMM_GPIO_IN_3_ADDR, HWIO_TLMM_GPIO_IN_3_RMSK)
#define HWIO_TLMM_GPIO_IN_3_INM(m)      \
        in_dword_masked(HWIO_TLMM_GPIO_IN_3_ADDR, m)
#define HWIO_TLMM_GPIO_IN_3_GPIO_IN_BMSK                                                           0xf
#define HWIO_TLMM_GPIO_IN_3_GPIO_IN_SHFT                                                           0x0

#define HWIO_TLMM_GPIO_OE_0_ADDR                                                            (TLMM_CSR_REG_BASE      + 0x00200080)
#define HWIO_TLMM_GPIO_OE_0_PHYS                                                            (TLMM_CSR_REG_BASE_PHYS + 0x00200080)
#define HWIO_TLMM_GPIO_OE_0_OFFS                                                            (TLMM_CSR_REG_BASE_OFFS + 0x00200080)
#define HWIO_TLMM_GPIO_OE_0_RMSK                                                            0xffffffff
#define HWIO_TLMM_GPIO_OE_0_IN          \
        in_dword_masked(HWIO_TLMM_GPIO_OE_0_ADDR, HWIO_TLMM_GPIO_OE_0_RMSK)
#define HWIO_TLMM_GPIO_OE_0_INM(m)      \
        in_dword_masked(HWIO_TLMM_GPIO_OE_0_ADDR, m)
#define HWIO_TLMM_GPIO_OE_0_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OE_0_ADDR,v)
#define HWIO_TLMM_GPIO_OE_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_GPIO_OE_0_ADDR,m,v,HWIO_TLMM_GPIO_OE_0_IN)
#define HWIO_TLMM_GPIO_OE_0_GPIO_OE_BMSK                                                    0xffffffff
#define HWIO_TLMM_GPIO_OE_0_GPIO_OE_SHFT                                                           0x0

#define HWIO_TLMM_GPIO_OE_1_ADDR                                                            (TLMM_CSR_REG_BASE      + 0x00200084)
#define HWIO_TLMM_GPIO_OE_1_PHYS                                                            (TLMM_CSR_REG_BASE_PHYS + 0x00200084)
#define HWIO_TLMM_GPIO_OE_1_OFFS                                                            (TLMM_CSR_REG_BASE_OFFS + 0x00200084)
#define HWIO_TLMM_GPIO_OE_1_RMSK                                                            0xffffffff
#define HWIO_TLMM_GPIO_OE_1_IN          \
        in_dword_masked(HWIO_TLMM_GPIO_OE_1_ADDR, HWIO_TLMM_GPIO_OE_1_RMSK)
#define HWIO_TLMM_GPIO_OE_1_INM(m)      \
        in_dword_masked(HWIO_TLMM_GPIO_OE_1_ADDR, m)
#define HWIO_TLMM_GPIO_OE_1_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OE_1_ADDR,v)
#define HWIO_TLMM_GPIO_OE_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_GPIO_OE_1_ADDR,m,v,HWIO_TLMM_GPIO_OE_1_IN)
#define HWIO_TLMM_GPIO_OE_1_GPIO_OE_BMSK                                                    0xffffffff
#define HWIO_TLMM_GPIO_OE_1_GPIO_OE_SHFT                                                           0x0

#define HWIO_TLMM_GPIO_OE_2_ADDR                                                            (TLMM_CSR_REG_BASE      + 0x00200088)
#define HWIO_TLMM_GPIO_OE_2_PHYS                                                            (TLMM_CSR_REG_BASE_PHYS + 0x00200088)
#define HWIO_TLMM_GPIO_OE_2_OFFS                                                            (TLMM_CSR_REG_BASE_OFFS + 0x00200088)
#define HWIO_TLMM_GPIO_OE_2_RMSK                                                            0xffffffff
#define HWIO_TLMM_GPIO_OE_2_IN          \
        in_dword_masked(HWIO_TLMM_GPIO_OE_2_ADDR, HWIO_TLMM_GPIO_OE_2_RMSK)
#define HWIO_TLMM_GPIO_OE_2_INM(m)      \
        in_dword_masked(HWIO_TLMM_GPIO_OE_2_ADDR, m)
#define HWIO_TLMM_GPIO_OE_2_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OE_2_ADDR,v)
#define HWIO_TLMM_GPIO_OE_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_GPIO_OE_2_ADDR,m,v,HWIO_TLMM_GPIO_OE_2_IN)
#define HWIO_TLMM_GPIO_OE_2_GPIO_OE_BMSK                                                    0xffffffff
#define HWIO_TLMM_GPIO_OE_2_GPIO_OE_SHFT                                                           0x0

#define HWIO_TLMM_GPIO_OE_3_ADDR                                                            (TLMM_CSR_REG_BASE      + 0x0020008c)
#define HWIO_TLMM_GPIO_OE_3_PHYS                                                            (TLMM_CSR_REG_BASE_PHYS + 0x0020008c)
#define HWIO_TLMM_GPIO_OE_3_OFFS                                                            (TLMM_CSR_REG_BASE_OFFS + 0x0020008c)
#define HWIO_TLMM_GPIO_OE_3_RMSK                                                                   0xf
#define HWIO_TLMM_GPIO_OE_3_IN          \
        in_dword_masked(HWIO_TLMM_GPIO_OE_3_ADDR, HWIO_TLMM_GPIO_OE_3_RMSK)
#define HWIO_TLMM_GPIO_OE_3_INM(m)      \
        in_dword_masked(HWIO_TLMM_GPIO_OE_3_ADDR, m)
#define HWIO_TLMM_GPIO_OE_3_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OE_3_ADDR,v)
#define HWIO_TLMM_GPIO_OE_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_GPIO_OE_3_ADDR,m,v,HWIO_TLMM_GPIO_OE_3_IN)
#define HWIO_TLMM_GPIO_OE_3_GPIO_OE_BMSK                                                           0xf
#define HWIO_TLMM_GPIO_OE_3_GPIO_OE_SHFT                                                           0x0

#define HWIO_TLMM_GPIO_OE_CLR_0_ADDR                                                        (TLMM_CSR_REG_BASE      + 0x002000a0)
#define HWIO_TLMM_GPIO_OE_CLR_0_PHYS                                                        (TLMM_CSR_REG_BASE_PHYS + 0x002000a0)
#define HWIO_TLMM_GPIO_OE_CLR_0_OFFS                                                        (TLMM_CSR_REG_BASE_OFFS + 0x002000a0)
#define HWIO_TLMM_GPIO_OE_CLR_0_RMSK                                                        0xffffffff
#define HWIO_TLMM_GPIO_OE_CLR_0_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OE_CLR_0_ADDR,v)
#define HWIO_TLMM_GPIO_OE_CLR_0_GPIO_OE_CLR_BMSK                                            0xffffffff
#define HWIO_TLMM_GPIO_OE_CLR_0_GPIO_OE_CLR_SHFT                                                   0x0

#define HWIO_TLMM_GPIO_OE_CLR_1_ADDR                                                        (TLMM_CSR_REG_BASE      + 0x002000a4)
#define HWIO_TLMM_GPIO_OE_CLR_1_PHYS                                                        (TLMM_CSR_REG_BASE_PHYS + 0x002000a4)
#define HWIO_TLMM_GPIO_OE_CLR_1_OFFS                                                        (TLMM_CSR_REG_BASE_OFFS + 0x002000a4)
#define HWIO_TLMM_GPIO_OE_CLR_1_RMSK                                                        0xffffffff
#define HWIO_TLMM_GPIO_OE_CLR_1_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OE_CLR_1_ADDR,v)
#define HWIO_TLMM_GPIO_OE_CLR_1_GPIO_OE_CLR_BMSK                                            0xffffffff
#define HWIO_TLMM_GPIO_OE_CLR_1_GPIO_OE_CLR_SHFT                                                   0x0

#define HWIO_TLMM_GPIO_OE_CLR_2_ADDR                                                        (TLMM_CSR_REG_BASE      + 0x002000a8)
#define HWIO_TLMM_GPIO_OE_CLR_2_PHYS                                                        (TLMM_CSR_REG_BASE_PHYS + 0x002000a8)
#define HWIO_TLMM_GPIO_OE_CLR_2_OFFS                                                        (TLMM_CSR_REG_BASE_OFFS + 0x002000a8)
#define HWIO_TLMM_GPIO_OE_CLR_2_RMSK                                                        0xffffffff
#define HWIO_TLMM_GPIO_OE_CLR_2_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OE_CLR_2_ADDR,v)
#define HWIO_TLMM_GPIO_OE_CLR_2_GPIO_OE_CLR_BMSK                                            0xffffffff
#define HWIO_TLMM_GPIO_OE_CLR_2_GPIO_OE_CLR_SHFT                                                   0x0

#define HWIO_TLMM_GPIO_OE_CLR_3_ADDR                                                        (TLMM_CSR_REG_BASE      + 0x002000ac)
#define HWIO_TLMM_GPIO_OE_CLR_3_PHYS                                                        (TLMM_CSR_REG_BASE_PHYS + 0x002000ac)
#define HWIO_TLMM_GPIO_OE_CLR_3_OFFS                                                        (TLMM_CSR_REG_BASE_OFFS + 0x002000ac)
#define HWIO_TLMM_GPIO_OE_CLR_3_RMSK                                                               0xf
#define HWIO_TLMM_GPIO_OE_CLR_3_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OE_CLR_3_ADDR,v)
#define HWIO_TLMM_GPIO_OE_CLR_3_GPIO_OE_CLR_BMSK                                                   0xf
#define HWIO_TLMM_GPIO_OE_CLR_3_GPIO_OE_CLR_SHFT                                                   0x0

#define HWIO_TLMM_GPIO_OE_SET_0_ADDR                                                        (TLMM_CSR_REG_BASE      + 0x002000c0)
#define HWIO_TLMM_GPIO_OE_SET_0_PHYS                                                        (TLMM_CSR_REG_BASE_PHYS + 0x002000c0)
#define HWIO_TLMM_GPIO_OE_SET_0_OFFS                                                        (TLMM_CSR_REG_BASE_OFFS + 0x002000c0)
#define HWIO_TLMM_GPIO_OE_SET_0_RMSK                                                        0xffffffff
#define HWIO_TLMM_GPIO_OE_SET_0_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OE_SET_0_ADDR,v)
#define HWIO_TLMM_GPIO_OE_SET_0_GPIO_OE_SET_BMSK                                            0xffffffff
#define HWIO_TLMM_GPIO_OE_SET_0_GPIO_OE_SET_SHFT                                                   0x0

#define HWIO_TLMM_GPIO_OE_SET_1_ADDR                                                        (TLMM_CSR_REG_BASE      + 0x002000c4)
#define HWIO_TLMM_GPIO_OE_SET_1_PHYS                                                        (TLMM_CSR_REG_BASE_PHYS + 0x002000c4)
#define HWIO_TLMM_GPIO_OE_SET_1_OFFS                                                        (TLMM_CSR_REG_BASE_OFFS + 0x002000c4)
#define HWIO_TLMM_GPIO_OE_SET_1_RMSK                                                        0xffffffff
#define HWIO_TLMM_GPIO_OE_SET_1_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OE_SET_1_ADDR,v)
#define HWIO_TLMM_GPIO_OE_SET_1_GPIO_OE_SET_BMSK                                            0xffffffff
#define HWIO_TLMM_GPIO_OE_SET_1_GPIO_OE_SET_SHFT                                                   0x0

#define HWIO_TLMM_GPIO_OE_SET_2_ADDR                                                        (TLMM_CSR_REG_BASE      + 0x002000c8)
#define HWIO_TLMM_GPIO_OE_SET_2_PHYS                                                        (TLMM_CSR_REG_BASE_PHYS + 0x002000c8)
#define HWIO_TLMM_GPIO_OE_SET_2_OFFS                                                        (TLMM_CSR_REG_BASE_OFFS + 0x002000c8)
#define HWIO_TLMM_GPIO_OE_SET_2_RMSK                                                        0xffffffff
#define HWIO_TLMM_GPIO_OE_SET_2_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OE_SET_2_ADDR,v)
#define HWIO_TLMM_GPIO_OE_SET_2_GPIO_OE_SET_BMSK                                            0xffffffff
#define HWIO_TLMM_GPIO_OE_SET_2_GPIO_OE_SET_SHFT                                                   0x0

#define HWIO_TLMM_GPIO_OE_SET_3_ADDR                                                        (TLMM_CSR_REG_BASE      + 0x002000cc)
#define HWIO_TLMM_GPIO_OE_SET_3_PHYS                                                        (TLMM_CSR_REG_BASE_PHYS + 0x002000cc)
#define HWIO_TLMM_GPIO_OE_SET_3_OFFS                                                        (TLMM_CSR_REG_BASE_OFFS + 0x002000cc)
#define HWIO_TLMM_GPIO_OE_SET_3_RMSK                                                               0xf
#define HWIO_TLMM_GPIO_OE_SET_3_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OE_SET_3_ADDR,v)
#define HWIO_TLMM_GPIO_OE_SET_3_GPIO_OE_SET_BMSK                                                   0xf
#define HWIO_TLMM_GPIO_OE_SET_3_GPIO_OE_SET_SHFT                                                   0x0

/*----------------------------------------------------------------------------
 * MODULE: GCC_CLK_CTL_REG
 *--------------------------------------------------------------------------*/

#define GCC_CLK_CTL_REG_REG_BASE                                                                  (CLK_CTL_BASE      + 0x00000000)
#define GCC_CLK_CTL_REG_REG_BASE_PHYS                                                             (CLK_CTL_BASE_PHYS + 0x00000000)
#define GCC_CLK_CTL_REG_REG_BASE_OFFS                                                             0x00000000

#define HWIO_GCC_GPLL0_MODE_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00021000)
#define HWIO_GCC_GPLL0_MODE_PHYS                                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00021000)
#define HWIO_GCC_GPLL0_MODE_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00021000)
#define HWIO_GCC_GPLL0_MODE_RMSK                                                                  0xe0ffff0f
#define HWIO_GCC_GPLL0_MODE_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_MODE_ADDR, HWIO_GCC_GPLL0_MODE_RMSK)
#define HWIO_GCC_GPLL0_MODE_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_MODE_ADDR, m)
#define HWIO_GCC_GPLL0_MODE_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_MODE_ADDR,v)
#define HWIO_GCC_GPLL0_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_MODE_ADDR,m,v,HWIO_GCC_GPLL0_MODE_IN)
#define HWIO_GCC_GPLL0_MODE_PLL_LOCK_DET_BMSK                                                     0x80000000
#define HWIO_GCC_GPLL0_MODE_PLL_LOCK_DET_SHFT                                                           0x1f
#define HWIO_GCC_GPLL0_MODE_PLL_ACTIVE_FLAG_BMSK                                                  0x40000000
#define HWIO_GCC_GPLL0_MODE_PLL_ACTIVE_FLAG_SHFT                                                        0x1e
#define HWIO_GCC_GPLL0_MODE_PLL_ACK_LATCH_BMSK                                                    0x20000000
#define HWIO_GCC_GPLL0_MODE_PLL_ACK_LATCH_SHFT                                                          0x1d
#define HWIO_GCC_GPLL0_MODE_PLL_HW_UPADATE_LOGIC_BYPASS_BMSK                                        0x800000
#define HWIO_GCC_GPLL0_MODE_PLL_HW_UPADATE_LOGIC_BYPASS_SHFT                                            0x17
#define HWIO_GCC_GPLL0_MODE_PLL_UPDATE_BMSK                                                         0x400000
#define HWIO_GCC_GPLL0_MODE_PLL_UPDATE_SHFT                                                             0x16
#define HWIO_GCC_GPLL0_MODE_PLL_VOTE_FSM_RESET_BMSK                                                 0x200000
#define HWIO_GCC_GPLL0_MODE_PLL_VOTE_FSM_RESET_SHFT                                                     0x15
#define HWIO_GCC_GPLL0_MODE_PLL_VOTE_FSM_ENA_BMSK                                                   0x100000
#define HWIO_GCC_GPLL0_MODE_PLL_VOTE_FSM_ENA_SHFT                                                       0x14
#define HWIO_GCC_GPLL0_MODE_PLL_BIAS_COUNT_BMSK                                                      0xfc000
#define HWIO_GCC_GPLL0_MODE_PLL_BIAS_COUNT_SHFT                                                          0xe
#define HWIO_GCC_GPLL0_MODE_PLL_LOCK_COUNT_BMSK                                                       0x3f00
#define HWIO_GCC_GPLL0_MODE_PLL_LOCK_COUNT_SHFT                                                          0x8
#define HWIO_GCC_GPLL0_MODE_PLL_PLLTEST_BMSK                                                             0x8
#define HWIO_GCC_GPLL0_MODE_PLL_PLLTEST_SHFT                                                             0x3
#define HWIO_GCC_GPLL0_MODE_PLL_RESET_N_BMSK                                                             0x4
#define HWIO_GCC_GPLL0_MODE_PLL_RESET_N_SHFT                                                             0x2
#define HWIO_GCC_GPLL0_MODE_PLL_BYPASSNL_BMSK                                                            0x2
#define HWIO_GCC_GPLL0_MODE_PLL_BYPASSNL_SHFT                                                            0x1
#define HWIO_GCC_GPLL0_MODE_PLL_OUTCTRL_BMSK                                                             0x1
#define HWIO_GCC_GPLL0_MODE_PLL_OUTCTRL_SHFT                                                             0x0

#define HWIO_GCC_GPLL0_L_VAL_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00021004)
#define HWIO_GCC_GPLL0_L_VAL_PHYS                                                                 (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00021004)
#define HWIO_GCC_GPLL0_L_VAL_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00021004)
#define HWIO_GCC_GPLL0_L_VAL_RMSK                                                                     0xffff
#define HWIO_GCC_GPLL0_L_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_L_VAL_ADDR, HWIO_GCC_GPLL0_L_VAL_RMSK)
#define HWIO_GCC_GPLL0_L_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_L_VAL_ADDR, m)
#define HWIO_GCC_GPLL0_L_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_L_VAL_ADDR,v)
#define HWIO_GCC_GPLL0_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_L_VAL_ADDR,m,v,HWIO_GCC_GPLL0_L_VAL_IN)
#define HWIO_GCC_GPLL0_L_VAL_PLL_L_BMSK                                                               0xffff
#define HWIO_GCC_GPLL0_L_VAL_PLL_L_SHFT                                                                  0x0

#define HWIO_GCC_GPLL0_ALPHA_VAL_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00021008)
#define HWIO_GCC_GPLL0_ALPHA_VAL_PHYS                                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00021008)
#define HWIO_GCC_GPLL0_ALPHA_VAL_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00021008)
#define HWIO_GCC_GPLL0_ALPHA_VAL_RMSK                                                             0xffffffff
#define HWIO_GCC_GPLL0_ALPHA_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_ALPHA_VAL_ADDR, HWIO_GCC_GPLL0_ALPHA_VAL_RMSK)
#define HWIO_GCC_GPLL0_ALPHA_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_ALPHA_VAL_ADDR, m)
#define HWIO_GCC_GPLL0_ALPHA_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_ALPHA_VAL_ADDR,v)
#define HWIO_GCC_GPLL0_ALPHA_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_ALPHA_VAL_ADDR,m,v,HWIO_GCC_GPLL0_ALPHA_VAL_IN)
#define HWIO_GCC_GPLL0_ALPHA_VAL_PLL_ALPHA_BMSK                                                   0xffffffff
#define HWIO_GCC_GPLL0_ALPHA_VAL_PLL_ALPHA_SHFT                                                          0x0

#define HWIO_GCC_GPLL0_ALPHA_VAL_U_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0002100c)
#define HWIO_GCC_GPLL0_ALPHA_VAL_U_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002100c)
#define HWIO_GCC_GPLL0_ALPHA_VAL_U_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002100c)
#define HWIO_GCC_GPLL0_ALPHA_VAL_U_RMSK                                                                 0xff
#define HWIO_GCC_GPLL0_ALPHA_VAL_U_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_ALPHA_VAL_U_ADDR, HWIO_GCC_GPLL0_ALPHA_VAL_U_RMSK)
#define HWIO_GCC_GPLL0_ALPHA_VAL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_ALPHA_VAL_U_ADDR, m)
#define HWIO_GCC_GPLL0_ALPHA_VAL_U_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_ALPHA_VAL_U_ADDR,v)
#define HWIO_GCC_GPLL0_ALPHA_VAL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_ALPHA_VAL_U_ADDR,m,v,HWIO_GCC_GPLL0_ALPHA_VAL_U_IN)
#define HWIO_GCC_GPLL0_ALPHA_VAL_U_PLL_ALPHA_BMSK                                                       0xff
#define HWIO_GCC_GPLL0_ALPHA_VAL_U_PLL_ALPHA_SHFT                                                        0x0

#define HWIO_GCC_GPLL0_USER_CTL_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00021010)
#define HWIO_GCC_GPLL0_USER_CTL_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00021010)
#define HWIO_GCC_GPLL0_USER_CTL_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00021010)
#define HWIO_GCC_GPLL0_USER_CTL_RMSK                                                              0xffffffff
#define HWIO_GCC_GPLL0_USER_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_USER_CTL_ADDR, HWIO_GCC_GPLL0_USER_CTL_RMSK)
#define HWIO_GCC_GPLL0_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_USER_CTL_ADDR, m)
#define HWIO_GCC_GPLL0_USER_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_USER_CTL_ADDR,v)
#define HWIO_GCC_GPLL0_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_USER_CTL_ADDR,m,v,HWIO_GCC_GPLL0_USER_CTL_IN)
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS31_28_BMSK                                            0xf0000000
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS31_28_SHFT                                                  0x1c
#define HWIO_GCC_GPLL0_USER_CTL_SSC_MODE_CONTROL_BMSK                                              0x8000000
#define HWIO_GCC_GPLL0_USER_CTL_SSC_MODE_CONTROL_SHFT                                                   0x1b
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS26_25_BMSK                                             0x6000000
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS26_25_SHFT                                                  0x19
#define HWIO_GCC_GPLL0_USER_CTL_ALPHA_EN_BMSK                                                      0x1000000
#define HWIO_GCC_GPLL0_USER_CTL_ALPHA_EN_SHFT                                                           0x18
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS23_22_BMSK                                              0xc00000
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS23_22_SHFT                                                  0x16
#define HWIO_GCC_GPLL0_USER_CTL_VCO_SEL_BMSK                                                        0x300000
#define HWIO_GCC_GPLL0_USER_CTL_VCO_SEL_SHFT                                                            0x14
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS19_15_BMSK                                               0xf8000
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS19_15_SHFT                                                   0xf
#define HWIO_GCC_GPLL0_USER_CTL_PRE_DIV_RATIO_BMSK                                                    0x7000
#define HWIO_GCC_GPLL0_USER_CTL_PRE_DIV_RATIO_SHFT                                                       0xc
#define HWIO_GCC_GPLL0_USER_CTL_POST_DIV_RATIO_BMSK                                                    0xf00
#define HWIO_GCC_GPLL0_USER_CTL_POST_DIV_RATIO_SHFT                                                      0x8
#define HWIO_GCC_GPLL0_USER_CTL_OUTPUT_INV_BMSK                                                         0x80
#define HWIO_GCC_GPLL0_USER_CTL_OUTPUT_INV_SHFT                                                          0x7
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS6_5_BMSK                                                    0x60
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS6_5_SHFT                                                     0x5
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_TEST_BMSK                                                     0x10
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_TEST_SHFT                                                      0x4
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_EARLY_BMSK                                                     0x8
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_EARLY_SHFT                                                     0x3
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_AUX2_BMSK                                                      0x4
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_AUX2_SHFT                                                      0x2
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_AUX_BMSK                                                       0x2
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_AUX_SHFT                                                       0x1
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_MAIN_BMSK                                                      0x1
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_MAIN_SHFT                                                      0x0

#define HWIO_GCC_GPLL0_USER_CTL_U_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00021014)
#define HWIO_GCC_GPLL0_USER_CTL_U_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00021014)
#define HWIO_GCC_GPLL0_USER_CTL_U_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00021014)
#define HWIO_GCC_GPLL0_USER_CTL_U_RMSK                                                            0xffffffff
#define HWIO_GCC_GPLL0_USER_CTL_U_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_USER_CTL_U_ADDR, HWIO_GCC_GPLL0_USER_CTL_U_RMSK)
#define HWIO_GCC_GPLL0_USER_CTL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_USER_CTL_U_ADDR, m)
#define HWIO_GCC_GPLL0_USER_CTL_U_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_USER_CTL_U_ADDR,v)
#define HWIO_GCC_GPLL0_USER_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_USER_CTL_U_ADDR,m,v,HWIO_GCC_GPLL0_USER_CTL_U_IN)
#define HWIO_GCC_GPLL0_USER_CTL_U_RESERVE_BITS31_12_BMSK                                          0xfffff000
#define HWIO_GCC_GPLL0_USER_CTL_U_RESERVE_BITS31_12_SHFT                                                 0xc
#define HWIO_GCC_GPLL0_USER_CTL_U_LATCH_INTERFACE_BYPASS_BMSK                                          0x800
#define HWIO_GCC_GPLL0_USER_CTL_U_LATCH_INTERFACE_BYPASS_SHFT                                            0xb
#define HWIO_GCC_GPLL0_USER_CTL_U_STATUS_REGISTER_BMSK                                                 0x700
#define HWIO_GCC_GPLL0_USER_CTL_U_STATUS_REGISTER_SHFT                                                   0x8
#define HWIO_GCC_GPLL0_USER_CTL_U_DSM_BMSK                                                              0x80
#define HWIO_GCC_GPLL0_USER_CTL_U_DSM_SHFT                                                               0x7
#define HWIO_GCC_GPLL0_USER_CTL_U_WRITE_STATE_BMSK                                                      0x40
#define HWIO_GCC_GPLL0_USER_CTL_U_WRITE_STATE_SHFT                                                       0x6
#define HWIO_GCC_GPLL0_USER_CTL_U_TARGET_CTL_BMSK                                                       0x38
#define HWIO_GCC_GPLL0_USER_CTL_U_TARGET_CTL_SHFT                                                        0x3
#define HWIO_GCC_GPLL0_USER_CTL_U_LOCK_DET_BMSK                                                          0x4
#define HWIO_GCC_GPLL0_USER_CTL_U_LOCK_DET_SHFT                                                          0x2
#define HWIO_GCC_GPLL0_USER_CTL_U_FREEZE_PLL_BMSK                                                        0x2
#define HWIO_GCC_GPLL0_USER_CTL_U_FREEZE_PLL_SHFT                                                        0x1
#define HWIO_GCC_GPLL0_USER_CTL_U_TOGGLE_DET_BMSK                                                        0x1
#define HWIO_GCC_GPLL0_USER_CTL_U_TOGGLE_DET_SHFT                                                        0x0

#define HWIO_GCC_GPLL0_CONFIG_CTL_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00021018)
#define HWIO_GCC_GPLL0_CONFIG_CTL_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00021018)
#define HWIO_GCC_GPLL0_CONFIG_CTL_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00021018)
#define HWIO_GCC_GPLL0_CONFIG_CTL_RMSK                                                            0xffffffff
#define HWIO_GCC_GPLL0_CONFIG_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_CONFIG_CTL_ADDR, HWIO_GCC_GPLL0_CONFIG_CTL_RMSK)
#define HWIO_GCC_GPLL0_CONFIG_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_CONFIG_CTL_ADDR, m)
#define HWIO_GCC_GPLL0_CONFIG_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_CONFIG_CTL_ADDR,v)
#define HWIO_GCC_GPLL0_CONFIG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_CONFIG_CTL_ADDR,m,v,HWIO_GCC_GPLL0_CONFIG_CTL_IN)
#define HWIO_GCC_GPLL0_CONFIG_CTL_SINGLE_DMET_MODE_ENABLE_BMSK                                    0x80000000
#define HWIO_GCC_GPLL0_CONFIG_CTL_SINGLE_DMET_MODE_ENABLE_SHFT                                          0x1f
#define HWIO_GCC_GPLL0_CONFIG_CTL_DMET_WINDOW_ENABLE_BMSK                                         0x40000000
#define HWIO_GCC_GPLL0_CONFIG_CTL_DMET_WINDOW_ENABLE_SHFT                                               0x1e
#define HWIO_GCC_GPLL0_CONFIG_CTL_TOGGLE_DET_SAMPLE_INTER_BMSK                                    0x3c000000
#define HWIO_GCC_GPLL0_CONFIG_CTL_TOGGLE_DET_SAMPLE_INTER_SHFT                                          0x1a
#define HWIO_GCC_GPLL0_CONFIG_CTL_TOGGLE_DET_THRESHOLD_BMSK                                        0x3800000
#define HWIO_GCC_GPLL0_CONFIG_CTL_TOGGLE_DET_THRESHOLD_SHFT                                             0x17
#define HWIO_GCC_GPLL0_CONFIG_CTL_TOGGLE_DET_SAMPLE_BMSK                                            0x700000
#define HWIO_GCC_GPLL0_CONFIG_CTL_TOGGLE_DET_SAMPLE_SHFT                                                0x14
#define HWIO_GCC_GPLL0_CONFIG_CTL_LOCK_DET_THRESHOLD_BMSK                                            0xff000
#define HWIO_GCC_GPLL0_CONFIG_CTL_LOCK_DET_THRESHOLD_SHFT                                                0xc
#define HWIO_GCC_GPLL0_CONFIG_CTL_LOCK_DET_SAMPLE_SIZE_BMSK                                            0xf00
#define HWIO_GCC_GPLL0_CONFIG_CTL_LOCK_DET_SAMPLE_SIZE_SHFT                                              0x8
#define HWIO_GCC_GPLL0_CONFIG_CTL_MIN_GLITCH_THRESHOLD_BMSK                                             0xc0
#define HWIO_GCC_GPLL0_CONFIG_CTL_MIN_GLITCH_THRESHOLD_SHFT                                              0x6
#define HWIO_GCC_GPLL0_CONFIG_CTL_REF_CYCLE_BMSK                                                        0x30
#define HWIO_GCC_GPLL0_CONFIG_CTL_REF_CYCLE_SHFT                                                         0x4
#define HWIO_GCC_GPLL0_CONFIG_CTL_KFN_BMSK                                                               0xf
#define HWIO_GCC_GPLL0_CONFIG_CTL_KFN_SHFT                                                               0x0

#define HWIO_GCC_GPLL0_TEST_CTL_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0002101c)
#define HWIO_GCC_GPLL0_TEST_CTL_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002101c)
#define HWIO_GCC_GPLL0_TEST_CTL_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002101c)
#define HWIO_GCC_GPLL0_TEST_CTL_RMSK                                                              0xffffffff
#define HWIO_GCC_GPLL0_TEST_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_TEST_CTL_ADDR, HWIO_GCC_GPLL0_TEST_CTL_RMSK)
#define HWIO_GCC_GPLL0_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_TEST_CTL_ADDR, m)
#define HWIO_GCC_GPLL0_TEST_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_TEST_CTL_ADDR,v)
#define HWIO_GCC_GPLL0_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_TEST_CTL_ADDR,m,v,HWIO_GCC_GPLL0_TEST_CTL_IN)
#define HWIO_GCC_GPLL0_TEST_CTL_BIAS_GEN_TRIM_BMSK                                                0xe0000000
#define HWIO_GCC_GPLL0_TEST_CTL_BIAS_GEN_TRIM_SHFT                                                      0x1d
#define HWIO_GCC_GPLL0_TEST_CTL_DCO_BMSK                                                          0x10000000
#define HWIO_GCC_GPLL0_TEST_CTL_DCO_SHFT                                                                0x1c
#define HWIO_GCC_GPLL0_TEST_CTL_PROCESS_CALB_BMSK                                                  0xc000000
#define HWIO_GCC_GPLL0_TEST_CTL_PROCESS_CALB_SHFT                                                       0x1a
#define HWIO_GCC_GPLL0_TEST_CTL_OVERRIDE_PROCESS_CALB_BMSK                                         0x2000000
#define HWIO_GCC_GPLL0_TEST_CTL_OVERRIDE_PROCESS_CALB_SHFT                                              0x19
#define HWIO_GCC_GPLL0_TEST_CTL_FINE_FCW_BMSK                                                      0x1f00000
#define HWIO_GCC_GPLL0_TEST_CTL_FINE_FCW_SHFT                                                           0x14
#define HWIO_GCC_GPLL0_TEST_CTL_OVERRIDE_FINE_FCW_BMSK                                               0x80000
#define HWIO_GCC_GPLL0_TEST_CTL_OVERRIDE_FINE_FCW_SHFT                                                  0x13
#define HWIO_GCC_GPLL0_TEST_CTL_COARSE_FCW_BMSK                                                      0x7e000
#define HWIO_GCC_GPLL0_TEST_CTL_COARSE_FCW_SHFT                                                          0xd
#define HWIO_GCC_GPLL0_TEST_CTL_OVERRIDE_COARSE_BMSK                                                  0x1000
#define HWIO_GCC_GPLL0_TEST_CTL_OVERRIDE_COARSE_SHFT                                                     0xc
#define HWIO_GCC_GPLL0_TEST_CTL_DISABLE_LFSR_BMSK                                                      0x800
#define HWIO_GCC_GPLL0_TEST_CTL_DISABLE_LFSR_SHFT                                                        0xb
#define HWIO_GCC_GPLL0_TEST_CTL_DTEST_SEL_BMSK                                                         0x700
#define HWIO_GCC_GPLL0_TEST_CTL_DTEST_SEL_SHFT                                                           0x8
#define HWIO_GCC_GPLL0_TEST_CTL_DTEST_EN_BMSK                                                           0x80
#define HWIO_GCC_GPLL0_TEST_CTL_DTEST_EN_SHFT                                                            0x7
#define HWIO_GCC_GPLL0_TEST_CTL_BYP_TESTAMP_BMSK                                                        0x40
#define HWIO_GCC_GPLL0_TEST_CTL_BYP_TESTAMP_SHFT                                                         0x6
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST1_SEL_BMSK                                                         0x30
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST1_SEL_SHFT                                                          0x4
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST0_SEL_BMSK                                                          0xc
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST0_SEL_SHFT                                                          0x2
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST1_EN_BMSK                                                           0x2
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST1_EN_SHFT                                                           0x1
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST0_EN_BMSK                                                           0x1
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST0_EN_SHFT                                                           0x0

#define HWIO_GCC_GPLL0_TEST_CTL_U_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00021020)
#define HWIO_GCC_GPLL0_TEST_CTL_U_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00021020)
#define HWIO_GCC_GPLL0_TEST_CTL_U_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00021020)
#define HWIO_GCC_GPLL0_TEST_CTL_U_RMSK                                                            0xffffffff
#define HWIO_GCC_GPLL0_TEST_CTL_U_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_TEST_CTL_U_ADDR, HWIO_GCC_GPLL0_TEST_CTL_U_RMSK)
#define HWIO_GCC_GPLL0_TEST_CTL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_TEST_CTL_U_ADDR, m)
#define HWIO_GCC_GPLL0_TEST_CTL_U_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_TEST_CTL_U_ADDR,v)
#define HWIO_GCC_GPLL0_TEST_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_TEST_CTL_U_ADDR,m,v,HWIO_GCC_GPLL0_TEST_CTL_U_IN)
#define HWIO_GCC_GPLL0_TEST_CTL_U_RESERVE_BITS31_14_BMSK                                          0xffffc000
#define HWIO_GCC_GPLL0_TEST_CTL_U_RESERVE_BITS31_14_SHFT                                                 0xe
#define HWIO_GCC_GPLL0_TEST_CTL_U_OVERRIDE_FINE_FCW_MSB_BMSK                                          0x2000
#define HWIO_GCC_GPLL0_TEST_CTL_U_OVERRIDE_FINE_FCW_MSB_SHFT                                             0xd
#define HWIO_GCC_GPLL0_TEST_CTL_U_DTEST_MODE_SEL_BMSK                                                 0x1800
#define HWIO_GCC_GPLL0_TEST_CTL_U_DTEST_MODE_SEL_SHFT                                                    0xb
#define HWIO_GCC_GPLL0_TEST_CTL_U_NMO_OSC_SEL_BMSK                                                     0x600
#define HWIO_GCC_GPLL0_TEST_CTL_U_NMO_OSC_SEL_SHFT                                                       0x9
#define HWIO_GCC_GPLL0_TEST_CTL_U_NMO_EN_BMSK                                                          0x100
#define HWIO_GCC_GPLL0_TEST_CTL_U_NMO_EN_SHFT                                                            0x8
#define HWIO_GCC_GPLL0_TEST_CTL_U_NOISE_MAG_BMSK                                                        0xe0
#define HWIO_GCC_GPLL0_TEST_CTL_U_NOISE_MAG_SHFT                                                         0x5
#define HWIO_GCC_GPLL0_TEST_CTL_U_NOISE_GEN_BMSK                                                        0x10
#define HWIO_GCC_GPLL0_TEST_CTL_U_NOISE_GEN_SHFT                                                         0x4
#define HWIO_GCC_GPLL0_TEST_CTL_U_OSC_BIAS_GND_BMSK                                                      0x8
#define HWIO_GCC_GPLL0_TEST_CTL_U_OSC_BIAS_GND_SHFT                                                      0x3
#define HWIO_GCC_GPLL0_TEST_CTL_U_PLL_TEST_OUT_SEL_BMSK                                                  0x6
#define HWIO_GCC_GPLL0_TEST_CTL_U_PLL_TEST_OUT_SEL_SHFT                                                  0x1
#define HWIO_GCC_GPLL0_TEST_CTL_U_CAL_CODE_UPDATE_BMSK                                                   0x1
#define HWIO_GCC_GPLL0_TEST_CTL_U_CAL_CODE_UPDATE_SHFT                                                   0x0

#define HWIO_GCC_GPLL0_FREQ_CTL_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00021028)
#define HWIO_GCC_GPLL0_FREQ_CTL_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00021028)
#define HWIO_GCC_GPLL0_FREQ_CTL_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00021028)
#define HWIO_GCC_GPLL0_FREQ_CTL_RMSK                                                              0xffffffff
#define HWIO_GCC_GPLL0_FREQ_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_FREQ_CTL_ADDR, HWIO_GCC_GPLL0_FREQ_CTL_RMSK)
#define HWIO_GCC_GPLL0_FREQ_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_FREQ_CTL_ADDR, m)
#define HWIO_GCC_GPLL0_FREQ_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_FREQ_CTL_ADDR,v)
#define HWIO_GCC_GPLL0_FREQ_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_FREQ_CTL_ADDR,m,v,HWIO_GCC_GPLL0_FREQ_CTL_IN)
#define HWIO_GCC_GPLL0_FREQ_CTL_FREQUENCY_CTL_WORD_BMSK                                           0xffffffff
#define HWIO_GCC_GPLL0_FREQ_CTL_FREQUENCY_CTL_WORD_SHFT                                                  0x0

#define HWIO_GCC_GPLL0_STATUS_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00021024)
#define HWIO_GCC_GPLL0_STATUS_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00021024)
#define HWIO_GCC_GPLL0_STATUS_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00021024)
#define HWIO_GCC_GPLL0_STATUS_RMSK                                                                 0x7ffffff
#define HWIO_GCC_GPLL0_STATUS_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_STATUS_ADDR, HWIO_GCC_GPLL0_STATUS_RMSK)
#define HWIO_GCC_GPLL0_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_STATUS_ADDR, m)
#define HWIO_GCC_GPLL0_STATUS_STATUS_26_24_BMSK                                                    0x7000000
#define HWIO_GCC_GPLL0_STATUS_STATUS_26_24_SHFT                                                         0x18
#define HWIO_GCC_GPLL0_STATUS_STATUS_23_BMSK                                                        0x800000
#define HWIO_GCC_GPLL0_STATUS_STATUS_23_SHFT                                                            0x17
#define HWIO_GCC_GPLL0_STATUS_STATUS_22_20_BMSK                                                     0x700000
#define HWIO_GCC_GPLL0_STATUS_STATUS_22_20_SHFT                                                         0x14
#define HWIO_GCC_GPLL0_STATUS_STATUS_19_17_BMSK                                                      0xe0000
#define HWIO_GCC_GPLL0_STATUS_STATUS_19_17_SHFT                                                         0x11
#define HWIO_GCC_GPLL0_STATUS_STATUS_16_12_BMSK                                                      0x1f000
#define HWIO_GCC_GPLL0_STATUS_STATUS_16_12_SHFT                                                          0xc
#define HWIO_GCC_GPLL0_STATUS_STATUS_11_6_BMSK                                                         0xfc0
#define HWIO_GCC_GPLL0_STATUS_STATUS_11_6_SHFT                                                           0x6
#define HWIO_GCC_GPLL0_STATUS_STATUS_5_BMSK                                                             0x20
#define HWIO_GCC_GPLL0_STATUS_STATUS_5_SHFT                                                              0x5
#define HWIO_GCC_GPLL0_STATUS_STATUS_4_2_BMSK                                                           0x1c
#define HWIO_GCC_GPLL0_STATUS_STATUS_4_2_SHFT                                                            0x2
#define HWIO_GCC_GPLL0_STATUS_STATUS_1_BMSK                                                              0x2
#define HWIO_GCC_GPLL0_STATUS_STATUS_1_SHFT                                                              0x1
#define HWIO_GCC_GPLL0_STATUS_STATUS_0_BMSK                                                              0x1
#define HWIO_GCC_GPLL0_STATUS_STATUS_0_SHFT                                                              0x0

#define HWIO_GCC_GPLL1_MODE_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00020000)
#define HWIO_GCC_GPLL1_MODE_PHYS                                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00020000)
#define HWIO_GCC_GPLL1_MODE_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00020000)
#define HWIO_GCC_GPLL1_MODE_RMSK                                                                  0x20ffff0f
#define HWIO_GCC_GPLL1_MODE_IN          \
        in_dword_masked(HWIO_GCC_GPLL1_MODE_ADDR, HWIO_GCC_GPLL1_MODE_RMSK)
#define HWIO_GCC_GPLL1_MODE_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_MODE_ADDR, m)
#define HWIO_GCC_GPLL1_MODE_OUT(v)      \
        out_dword(HWIO_GCC_GPLL1_MODE_ADDR,v)
#define HWIO_GCC_GPLL1_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL1_MODE_ADDR,m,v,HWIO_GCC_GPLL1_MODE_IN)
#define HWIO_GCC_GPLL1_MODE_PLL_ACK_LATCH_BMSK                                                    0x20000000
#define HWIO_GCC_GPLL1_MODE_PLL_ACK_LATCH_SHFT                                                          0x1d
#define HWIO_GCC_GPLL1_MODE_PLL_HW_UPADATE_LOGIC_BYPASS_BMSK                                        0x800000
#define HWIO_GCC_GPLL1_MODE_PLL_HW_UPADATE_LOGIC_BYPASS_SHFT                                            0x17
#define HWIO_GCC_GPLL1_MODE_PLL_UPDATE_BMSK                                                         0x400000
#define HWIO_GCC_GPLL1_MODE_PLL_UPDATE_SHFT                                                             0x16
#define HWIO_GCC_GPLL1_MODE_PLL_VOTE_FSM_RESET_BMSK                                                 0x200000
#define HWIO_GCC_GPLL1_MODE_PLL_VOTE_FSM_RESET_SHFT                                                     0x15
#define HWIO_GCC_GPLL1_MODE_PLL_VOTE_FSM_ENA_BMSK                                                   0x100000
#define HWIO_GCC_GPLL1_MODE_PLL_VOTE_FSM_ENA_SHFT                                                       0x14
#define HWIO_GCC_GPLL1_MODE_PLL_BIAS_COUNT_BMSK                                                      0xfc000
#define HWIO_GCC_GPLL1_MODE_PLL_BIAS_COUNT_SHFT                                                          0xe
#define HWIO_GCC_GPLL1_MODE_PLL_LOCK_COUNT_BMSK                                                       0x3f00
#define HWIO_GCC_GPLL1_MODE_PLL_LOCK_COUNT_SHFT                                                          0x8
#define HWIO_GCC_GPLL1_MODE_PLL_PLLTEST_BMSK                                                             0x8
#define HWIO_GCC_GPLL1_MODE_PLL_PLLTEST_SHFT                                                             0x3
#define HWIO_GCC_GPLL1_MODE_PLL_RESET_N_BMSK                                                             0x4
#define HWIO_GCC_GPLL1_MODE_PLL_RESET_N_SHFT                                                             0x2
#define HWIO_GCC_GPLL1_MODE_PLL_BYPASSNL_BMSK                                                            0x2
#define HWIO_GCC_GPLL1_MODE_PLL_BYPASSNL_SHFT                                                            0x1
#define HWIO_GCC_GPLL1_MODE_PLL_OUTCTRL_BMSK                                                             0x1
#define HWIO_GCC_GPLL1_MODE_PLL_OUTCTRL_SHFT                                                             0x0

#define HWIO_GCC_GPLL1_L_VAL_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00020004)
#define HWIO_GCC_GPLL1_L_VAL_PHYS                                                                 (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00020004)
#define HWIO_GCC_GPLL1_L_VAL_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00020004)
#define HWIO_GCC_GPLL1_L_VAL_RMSK                                                                       0xff
#define HWIO_GCC_GPLL1_L_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL1_L_VAL_ADDR, HWIO_GCC_GPLL1_L_VAL_RMSK)
#define HWIO_GCC_GPLL1_L_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_L_VAL_ADDR, m)
#define HWIO_GCC_GPLL1_L_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL1_L_VAL_ADDR,v)
#define HWIO_GCC_GPLL1_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL1_L_VAL_ADDR,m,v,HWIO_GCC_GPLL1_L_VAL_IN)
#define HWIO_GCC_GPLL1_L_VAL_PLL_L_BMSK                                                                 0xff
#define HWIO_GCC_GPLL1_L_VAL_PLL_L_SHFT                                                                  0x0

#define HWIO_GCC_GPLL1_ALPHA_VAL_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00020008)
#define HWIO_GCC_GPLL1_ALPHA_VAL_PHYS                                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00020008)
#define HWIO_GCC_GPLL1_ALPHA_VAL_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00020008)
#define HWIO_GCC_GPLL1_ALPHA_VAL_RMSK                                                             0xffffffff
#define HWIO_GCC_GPLL1_ALPHA_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL1_ALPHA_VAL_ADDR, HWIO_GCC_GPLL1_ALPHA_VAL_RMSK)
#define HWIO_GCC_GPLL1_ALPHA_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_ALPHA_VAL_ADDR, m)
#define HWIO_GCC_GPLL1_ALPHA_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL1_ALPHA_VAL_ADDR,v)
#define HWIO_GCC_GPLL1_ALPHA_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL1_ALPHA_VAL_ADDR,m,v,HWIO_GCC_GPLL1_ALPHA_VAL_IN)
#define HWIO_GCC_GPLL1_ALPHA_VAL_PLL_ALPHA_BMSK                                                   0xffffffff
#define HWIO_GCC_GPLL1_ALPHA_VAL_PLL_ALPHA_SHFT                                                          0x0

#define HWIO_GCC_GPLL1_ALPHA_VAL_U_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0002000c)
#define HWIO_GCC_GPLL1_ALPHA_VAL_U_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002000c)
#define HWIO_GCC_GPLL1_ALPHA_VAL_U_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002000c)
#define HWIO_GCC_GPLL1_ALPHA_VAL_U_RMSK                                                                 0xff
#define HWIO_GCC_GPLL1_ALPHA_VAL_U_IN          \
        in_dword_masked(HWIO_GCC_GPLL1_ALPHA_VAL_U_ADDR, HWIO_GCC_GPLL1_ALPHA_VAL_U_RMSK)
#define HWIO_GCC_GPLL1_ALPHA_VAL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_ALPHA_VAL_U_ADDR, m)
#define HWIO_GCC_GPLL1_ALPHA_VAL_U_OUT(v)      \
        out_dword(HWIO_GCC_GPLL1_ALPHA_VAL_U_ADDR,v)
#define HWIO_GCC_GPLL1_ALPHA_VAL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL1_ALPHA_VAL_U_ADDR,m,v,HWIO_GCC_GPLL1_ALPHA_VAL_U_IN)
#define HWIO_GCC_GPLL1_ALPHA_VAL_U_PLL_ALPHA_BMSK                                                       0xff
#define HWIO_GCC_GPLL1_ALPHA_VAL_U_PLL_ALPHA_SHFT                                                        0x0

#define HWIO_GCC_GPLL1_USER_CTL_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00020010)
#define HWIO_GCC_GPLL1_USER_CTL_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00020010)
#define HWIO_GCC_GPLL1_USER_CTL_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00020010)
#define HWIO_GCC_GPLL1_USER_CTL_RMSK                                                               0x100339f
#define HWIO_GCC_GPLL1_USER_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL1_USER_CTL_ADDR, HWIO_GCC_GPLL1_USER_CTL_RMSK)
#define HWIO_GCC_GPLL1_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_USER_CTL_ADDR, m)
#define HWIO_GCC_GPLL1_USER_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL1_USER_CTL_ADDR,v)
#define HWIO_GCC_GPLL1_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL1_USER_CTL_ADDR,m,v,HWIO_GCC_GPLL1_USER_CTL_IN)
#define HWIO_GCC_GPLL1_USER_CTL_MN_EN_BMSK                                                         0x1000000
#define HWIO_GCC_GPLL1_USER_CTL_MN_EN_SHFT                                                              0x18
#define HWIO_GCC_GPLL1_USER_CTL_PRE_DIV_RATIO_BMSK                                                    0x3000
#define HWIO_GCC_GPLL1_USER_CTL_PRE_DIV_RATIO_SHFT                                                       0xc
#define HWIO_GCC_GPLL1_USER_CTL_POST_DIV_RATIO_BMSK                                                    0x300
#define HWIO_GCC_GPLL1_USER_CTL_POST_DIV_RATIO_SHFT                                                      0x8
#define HWIO_GCC_GPLL1_USER_CTL_OUTPUT_INV_BMSK                                                         0x80
#define HWIO_GCC_GPLL1_USER_CTL_OUTPUT_INV_SHFT                                                          0x7
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_TEST_BMSK                                                     0x10
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_TEST_SHFT                                                      0x4
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_EARLY_BMSK                                                     0x8
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_EARLY_SHFT                                                     0x3
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_AUX2_BMSK                                                      0x4
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_AUX2_SHFT                                                      0x2
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_AUX_BMSK                                                       0x2
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_AUX_SHFT                                                       0x1
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_MAIN_BMSK                                                      0x1
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_MAIN_SHFT                                                      0x0

#define HWIO_GCC_GPLL1_CONFIG_CTL_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00020018)
#define HWIO_GCC_GPLL1_CONFIG_CTL_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00020018)
#define HWIO_GCC_GPLL1_CONFIG_CTL_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00020018)
#define HWIO_GCC_GPLL1_CONFIG_CTL_RMSK                                                            0xff1fffff
#define HWIO_GCC_GPLL1_CONFIG_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL1_CONFIG_CTL_ADDR, HWIO_GCC_GPLL1_CONFIG_CTL_RMSK)
#define HWIO_GCC_GPLL1_CONFIG_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_CONFIG_CTL_ADDR, m)
#define HWIO_GCC_GPLL1_CONFIG_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL1_CONFIG_CTL_ADDR,v)
#define HWIO_GCC_GPLL1_CONFIG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL1_CONFIG_CTL_ADDR,m,v,HWIO_GCC_GPLL1_CONFIG_CTL_IN)
#define HWIO_GCC_GPLL1_CONFIG_CTL_PLLBW_CNT_BMSK                                                  0xff000000
#define HWIO_GCC_GPLL1_CONFIG_CTL_PLLBW_CNT_SHFT                                                        0x18
#define HWIO_GCC_GPLL1_CONFIG_CTL_PLLBW_EN_BMSK                                                     0x100000
#define HWIO_GCC_GPLL1_CONFIG_CTL_PLLBW_EN_SHFT                                                         0x14
#define HWIO_GCC_GPLL1_CONFIG_CTL_PLLBW_UPDATE_BMSK                                                  0x80000
#define HWIO_GCC_GPLL1_CONFIG_CTL_PLLBW_UPDATE_SHFT                                                     0x13
#define HWIO_GCC_GPLL1_CONFIG_CTL_PLLBW_ICPF_BMSK                                                    0x40000
#define HWIO_GCC_GPLL1_CONFIG_CTL_PLLBW_ICPF_SHFT                                                       0x12
#define HWIO_GCC_GPLL1_CONFIG_CTL_DITHER_SEL_BMSK                                                    0x30000
#define HWIO_GCC_GPLL1_CONFIG_CTL_DITHER_SEL_SHFT                                                       0x10
#define HWIO_GCC_GPLL1_CONFIG_CTL_CORR_EN_BMSK                                                        0x8000
#define HWIO_GCC_GPLL1_CONFIG_CTL_CORR_EN_SHFT                                                           0xf
#define HWIO_GCC_GPLL1_CONFIG_CTL_RVSIG_DEL_BMSK                                                      0x6000
#define HWIO_GCC_GPLL1_CONFIG_CTL_RVSIG_DEL_SHFT                                                         0xd
#define HWIO_GCC_GPLL1_CONFIG_CTL_PFD_DZSEL_BMSK                                                      0x1800
#define HWIO_GCC_GPLL1_CONFIG_CTL_PFD_DZSEL_SHFT                                                         0xb
#define HWIO_GCC_GPLL1_CONFIG_CTL_FORCE_ISEED_BMSK                                                     0x400
#define HWIO_GCC_GPLL1_CONFIG_CTL_FORCE_ISEED_SHFT                                                       0xa
#define HWIO_GCC_GPLL1_CONFIG_CTL_CPI_2X_BMSK                                                          0x200
#define HWIO_GCC_GPLL1_CONFIG_CTL_CPI_2X_SHFT                                                            0x9
#define HWIO_GCC_GPLL1_CONFIG_CTL_CPI_CNT_BMSK                                                         0x1c0
#define HWIO_GCC_GPLL1_CONFIG_CTL_CPI_CNT_SHFT                                                           0x6
#define HWIO_GCC_GPLL1_CONFIG_CTL_FILT_BS_CNTL_BMSK                                                     0x30
#define HWIO_GCC_GPLL1_CONFIG_CTL_FILT_BS_CNTL_SHFT                                                      0x4
#define HWIO_GCC_GPLL1_CONFIG_CTL_SEL_IREG_OSC_BMSK                                                      0xc
#define HWIO_GCC_GPLL1_CONFIG_CTL_SEL_IREG_OSC_SHFT                                                      0x2
#define HWIO_GCC_GPLL1_CONFIG_CTL_CFG_LOCKDET_BMSK                                                       0x3
#define HWIO_GCC_GPLL1_CONFIG_CTL_CFG_LOCKDET_SHFT                                                       0x0

#define HWIO_GCC_GPLL1_TEST_CTL_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0002001c)
#define HWIO_GCC_GPLL1_TEST_CTL_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002001c)
#define HWIO_GCC_GPLL1_TEST_CTL_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002001c)
#define HWIO_GCC_GPLL1_TEST_CTL_RMSK                                                              0xffffe3ff
#define HWIO_GCC_GPLL1_TEST_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL1_TEST_CTL_ADDR, HWIO_GCC_GPLL1_TEST_CTL_RMSK)
#define HWIO_GCC_GPLL1_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_TEST_CTL_ADDR, m)
#define HWIO_GCC_GPLL1_TEST_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL1_TEST_CTL_ADDR,v)
#define HWIO_GCC_GPLL1_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL1_TEST_CTL_ADDR,m,v,HWIO_GCC_GPLL1_TEST_CTL_IN)
#define HWIO_GCC_GPLL1_TEST_CTL_PLLBW_CNTNUM_BMSK                                                 0xc0000000
#define HWIO_GCC_GPLL1_TEST_CTL_PLLBW_CNTNUM_SHFT                                                       0x1e
#define HWIO_GCC_GPLL1_TEST_CTL_PLLBW_DELTA_BMSK                                                  0x38000000
#define HWIO_GCC_GPLL1_TEST_CTL_PLLBW_DELTA_SHFT                                                        0x1b
#define HWIO_GCC_GPLL1_TEST_CTL_PLLBW_ERR_BMSK                                                     0x7800000
#define HWIO_GCC_GPLL1_TEST_CTL_PLLBW_ERR_SHFT                                                          0x17
#define HWIO_GCC_GPLL1_TEST_CTL_NOISE_CURR_SEL_BMSK                                                 0x700000
#define HWIO_GCC_GPLL1_TEST_CTL_NOISE_CURR_SEL_SHFT                                                     0x14
#define HWIO_GCC_GPLL1_TEST_CTL_PUP_EN_BMSK                                                          0x80000
#define HWIO_GCC_GPLL1_TEST_CTL_PUP_EN_SHFT                                                             0x13
#define HWIO_GCC_GPLL1_TEST_CTL_NOISE_OSC_CFG_BMSK                                                   0x60000
#define HWIO_GCC_GPLL1_TEST_CTL_NOISE_OSC_CFG_SHFT                                                      0x11
#define HWIO_GCC_GPLL1_TEST_CTL_TEST_OUT_SEL_BMSK                                                    0x10000
#define HWIO_GCC_GPLL1_TEST_CTL_TEST_OUT_SEL_SHFT                                                       0x10
#define HWIO_GCC_GPLL1_TEST_CTL_PLLBW_WAIT_BMSK                                                       0xc000
#define HWIO_GCC_GPLL1_TEST_CTL_PLLBW_WAIT_SHFT                                                          0xe
#define HWIO_GCC_GPLL1_TEST_CTL_CNT_MSB_SEL_BMSK                                                      0x2000
#define HWIO_GCC_GPLL1_TEST_CTL_CNT_MSB_SEL_SHFT                                                         0xd
#define HWIO_GCC_GPLL1_TEST_CTL_SEL_IEXT_BMSK                                                          0x200
#define HWIO_GCC_GPLL1_TEST_CTL_SEL_IEXT_SHFT                                                            0x9
#define HWIO_GCC_GPLL1_TEST_CTL_DTEST_SEL_BMSK                                                         0x180
#define HWIO_GCC_GPLL1_TEST_CTL_DTEST_SEL_SHFT                                                           0x7
#define HWIO_GCC_GPLL1_TEST_CTL_BYP_TESTAMP_BMSK                                                        0x40
#define HWIO_GCC_GPLL1_TEST_CTL_BYP_TESTAMP_SHFT                                                         0x6
#define HWIO_GCC_GPLL1_TEST_CTL_ATEST1_SEL_BMSK                                                         0x30
#define HWIO_GCC_GPLL1_TEST_CTL_ATEST1_SEL_SHFT                                                          0x4
#define HWIO_GCC_GPLL1_TEST_CTL_ATEST0_SEL_BMSK                                                          0xc
#define HWIO_GCC_GPLL1_TEST_CTL_ATEST0_SEL_SHFT                                                          0x2
#define HWIO_GCC_GPLL1_TEST_CTL_ATEST1_EN_BMSK                                                           0x2
#define HWIO_GCC_GPLL1_TEST_CTL_ATEST1_EN_SHFT                                                           0x1
#define HWIO_GCC_GPLL1_TEST_CTL_ATEST0_EN_BMSK                                                           0x1
#define HWIO_GCC_GPLL1_TEST_CTL_ATEST0_EN_SHFT                                                           0x0

#define HWIO_GCC_GPLL1_STATUS_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00020024)
#define HWIO_GCC_GPLL1_STATUS_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00020024)
#define HWIO_GCC_GPLL1_STATUS_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00020024)
#define HWIO_GCC_GPLL1_STATUS_RMSK                                                                   0x2ffff
#define HWIO_GCC_GPLL1_STATUS_IN          \
        in_dword_masked(HWIO_GCC_GPLL1_STATUS_ADDR, HWIO_GCC_GPLL1_STATUS_RMSK)
#define HWIO_GCC_GPLL1_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_STATUS_ADDR, m)
#define HWIO_GCC_GPLL1_STATUS_PLL_ACTIVE_FLAG_BMSK                                                   0x20000
#define HWIO_GCC_GPLL1_STATUS_PLL_ACTIVE_FLAG_SHFT                                                      0x11
#define HWIO_GCC_GPLL1_STATUS_PLL_BW_CAL_CNT_BMSK                                                     0xfe00
#define HWIO_GCC_GPLL1_STATUS_PLL_BW_CAL_CNT_SHFT                                                        0x9
#define HWIO_GCC_GPLL1_STATUS_PLL_BW_CAL_ERR_BMSK                                                      0x100
#define HWIO_GCC_GPLL1_STATUS_PLL_BW_CAL_ERR_SHFT                                                        0x8
#define HWIO_GCC_GPLL1_STATUS_PLL_BW_CAL_DONE_BMSK                                                      0x80
#define HWIO_GCC_GPLL1_STATUS_PLL_BW_CAL_DONE_SHFT                                                       0x7
#define HWIO_GCC_GPLL1_STATUS_PLL_CHARGE_PUMP_CTL_BMSK                                                  0x78
#define HWIO_GCC_GPLL1_STATUS_PLL_CHARGE_PUMP_CTL_SHFT                                                   0x3
#define HWIO_GCC_GPLL1_STATUS_PLL_LOCK_DET_BMSK                                                          0x4
#define HWIO_GCC_GPLL1_STATUS_PLL_LOCK_DET_SHFT                                                          0x2
#define HWIO_GCC_GPLL1_STATUS_PLL_ACK_LATCH_BMSK                                                         0x2
#define HWIO_GCC_GPLL1_STATUS_PLL_ACK_LATCH_SHFT                                                         0x1
#define HWIO_GCC_GPLL1_STATUS_PLL_CLOCK_DET_BMSK                                                         0x1
#define HWIO_GCC_GPLL1_STATUS_PLL_CLOCK_DET_SHFT                                                         0x0

#define HWIO_GCC_GPLL3_MODE_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00023000)
#define HWIO_GCC_GPLL3_MODE_PHYS                                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00023000)
#define HWIO_GCC_GPLL3_MODE_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00023000)
#define HWIO_GCC_GPLL3_MODE_RMSK                                                                  0xe0ffff0f
#define HWIO_GCC_GPLL3_MODE_IN          \
        in_dword_masked(HWIO_GCC_GPLL3_MODE_ADDR, HWIO_GCC_GPLL3_MODE_RMSK)
#define HWIO_GCC_GPLL3_MODE_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL3_MODE_ADDR, m)
#define HWIO_GCC_GPLL3_MODE_OUT(v)      \
        out_dword(HWIO_GCC_GPLL3_MODE_ADDR,v)
#define HWIO_GCC_GPLL3_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL3_MODE_ADDR,m,v,HWIO_GCC_GPLL3_MODE_IN)
#define HWIO_GCC_GPLL3_MODE_PLL_LOCK_DET_BMSK                                                     0x80000000
#define HWIO_GCC_GPLL3_MODE_PLL_LOCK_DET_SHFT                                                           0x1f
#define HWIO_GCC_GPLL3_MODE_PLL_ACTIVE_FLAG_BMSK                                                  0x40000000
#define HWIO_GCC_GPLL3_MODE_PLL_ACTIVE_FLAG_SHFT                                                        0x1e
#define HWIO_GCC_GPLL3_MODE_PLL_ACK_LATCH_BMSK                                                    0x20000000
#define HWIO_GCC_GPLL3_MODE_PLL_ACK_LATCH_SHFT                                                          0x1d
#define HWIO_GCC_GPLL3_MODE_PLL_HW_UPADATE_LOGIC_BYPASS_BMSK                                        0x800000
#define HWIO_GCC_GPLL3_MODE_PLL_HW_UPADATE_LOGIC_BYPASS_SHFT                                            0x17
#define HWIO_GCC_GPLL3_MODE_PLL_UPDATE_BMSK                                                         0x400000
#define HWIO_GCC_GPLL3_MODE_PLL_UPDATE_SHFT                                                             0x16
#define HWIO_GCC_GPLL3_MODE_PLL_VOTE_FSM_RESET_BMSK                                                 0x200000
#define HWIO_GCC_GPLL3_MODE_PLL_VOTE_FSM_RESET_SHFT                                                     0x15
#define HWIO_GCC_GPLL3_MODE_PLL_VOTE_FSM_ENA_BMSK                                                   0x100000
#define HWIO_GCC_GPLL3_MODE_PLL_VOTE_FSM_ENA_SHFT                                                       0x14
#define HWIO_GCC_GPLL3_MODE_PLL_BIAS_COUNT_BMSK                                                      0xfc000
#define HWIO_GCC_GPLL3_MODE_PLL_BIAS_COUNT_SHFT                                                          0xe
#define HWIO_GCC_GPLL3_MODE_PLL_LOCK_COUNT_BMSK                                                       0x3f00
#define HWIO_GCC_GPLL3_MODE_PLL_LOCK_COUNT_SHFT                                                          0x8
#define HWIO_GCC_GPLL3_MODE_PLL_PLLTEST_BMSK                                                             0x8
#define HWIO_GCC_GPLL3_MODE_PLL_PLLTEST_SHFT                                                             0x3
#define HWIO_GCC_GPLL3_MODE_PLL_RESET_N_BMSK                                                             0x4
#define HWIO_GCC_GPLL3_MODE_PLL_RESET_N_SHFT                                                             0x2
#define HWIO_GCC_GPLL3_MODE_PLL_BYPASSNL_BMSK                                                            0x2
#define HWIO_GCC_GPLL3_MODE_PLL_BYPASSNL_SHFT                                                            0x1
#define HWIO_GCC_GPLL3_MODE_PLL_OUTCTRL_BMSK                                                             0x1
#define HWIO_GCC_GPLL3_MODE_PLL_OUTCTRL_SHFT                                                             0x0

#define HWIO_GCC_GPLL3_L_VAL_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00023004)
#define HWIO_GCC_GPLL3_L_VAL_PHYS                                                                 (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00023004)
#define HWIO_GCC_GPLL3_L_VAL_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00023004)
#define HWIO_GCC_GPLL3_L_VAL_RMSK                                                                     0xffff
#define HWIO_GCC_GPLL3_L_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL3_L_VAL_ADDR, HWIO_GCC_GPLL3_L_VAL_RMSK)
#define HWIO_GCC_GPLL3_L_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL3_L_VAL_ADDR, m)
#define HWIO_GCC_GPLL3_L_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL3_L_VAL_ADDR,v)
#define HWIO_GCC_GPLL3_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL3_L_VAL_ADDR,m,v,HWIO_GCC_GPLL3_L_VAL_IN)
#define HWIO_GCC_GPLL3_L_VAL_PLL_L_BMSK                                                               0xffff
#define HWIO_GCC_GPLL3_L_VAL_PLL_L_SHFT                                                                  0x0

#define HWIO_GCC_GPLL3_ALPHA_VAL_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00023008)
#define HWIO_GCC_GPLL3_ALPHA_VAL_PHYS                                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00023008)
#define HWIO_GCC_GPLL3_ALPHA_VAL_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00023008)
#define HWIO_GCC_GPLL3_ALPHA_VAL_RMSK                                                             0xffffffff
#define HWIO_GCC_GPLL3_ALPHA_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL3_ALPHA_VAL_ADDR, HWIO_GCC_GPLL3_ALPHA_VAL_RMSK)
#define HWIO_GCC_GPLL3_ALPHA_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL3_ALPHA_VAL_ADDR, m)
#define HWIO_GCC_GPLL3_ALPHA_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL3_ALPHA_VAL_ADDR,v)
#define HWIO_GCC_GPLL3_ALPHA_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL3_ALPHA_VAL_ADDR,m,v,HWIO_GCC_GPLL3_ALPHA_VAL_IN)
#define HWIO_GCC_GPLL3_ALPHA_VAL_PLL_ALPHA_BMSK                                                   0xffffffff
#define HWIO_GCC_GPLL3_ALPHA_VAL_PLL_ALPHA_SHFT                                                          0x0

#define HWIO_GCC_GPLL3_ALPHA_VAL_U_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0002300c)
#define HWIO_GCC_GPLL3_ALPHA_VAL_U_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002300c)
#define HWIO_GCC_GPLL3_ALPHA_VAL_U_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002300c)
#define HWIO_GCC_GPLL3_ALPHA_VAL_U_RMSK                                                                 0xff
#define HWIO_GCC_GPLL3_ALPHA_VAL_U_IN          \
        in_dword_masked(HWIO_GCC_GPLL3_ALPHA_VAL_U_ADDR, HWIO_GCC_GPLL3_ALPHA_VAL_U_RMSK)
#define HWIO_GCC_GPLL3_ALPHA_VAL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL3_ALPHA_VAL_U_ADDR, m)
#define HWIO_GCC_GPLL3_ALPHA_VAL_U_OUT(v)      \
        out_dword(HWIO_GCC_GPLL3_ALPHA_VAL_U_ADDR,v)
#define HWIO_GCC_GPLL3_ALPHA_VAL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL3_ALPHA_VAL_U_ADDR,m,v,HWIO_GCC_GPLL3_ALPHA_VAL_U_IN)
#define HWIO_GCC_GPLL3_ALPHA_VAL_U_PLL_ALPHA_BMSK                                                       0xff
#define HWIO_GCC_GPLL3_ALPHA_VAL_U_PLL_ALPHA_SHFT                                                        0x0

#define HWIO_GCC_GPLL3_USER_CTL_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00023010)
#define HWIO_GCC_GPLL3_USER_CTL_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00023010)
#define HWIO_GCC_GPLL3_USER_CTL_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00023010)
#define HWIO_GCC_GPLL3_USER_CTL_RMSK                                                              0xffffffff
#define HWIO_GCC_GPLL3_USER_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL3_USER_CTL_ADDR, HWIO_GCC_GPLL3_USER_CTL_RMSK)
#define HWIO_GCC_GPLL3_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL3_USER_CTL_ADDR, m)
#define HWIO_GCC_GPLL3_USER_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL3_USER_CTL_ADDR,v)
#define HWIO_GCC_GPLL3_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL3_USER_CTL_ADDR,m,v,HWIO_GCC_GPLL3_USER_CTL_IN)
#define HWIO_GCC_GPLL3_USER_CTL_RESERVE_BITS31_28_BMSK                                            0xf0000000
#define HWIO_GCC_GPLL3_USER_CTL_RESERVE_BITS31_28_SHFT                                                  0x1c
#define HWIO_GCC_GPLL3_USER_CTL_SSC_MODE_CONTROL_BMSK                                              0x8000000
#define HWIO_GCC_GPLL3_USER_CTL_SSC_MODE_CONTROL_SHFT                                                   0x1b
#define HWIO_GCC_GPLL3_USER_CTL_RESERVE_BITS26_25_BMSK                                             0x6000000
#define HWIO_GCC_GPLL3_USER_CTL_RESERVE_BITS26_25_SHFT                                                  0x19
#define HWIO_GCC_GPLL3_USER_CTL_ALPHA_EN_BMSK                                                      0x1000000
#define HWIO_GCC_GPLL3_USER_CTL_ALPHA_EN_SHFT                                                           0x18
#define HWIO_GCC_GPLL3_USER_CTL_RESERVE_BITS23_22_BMSK                                              0xc00000
#define HWIO_GCC_GPLL3_USER_CTL_RESERVE_BITS23_22_SHFT                                                  0x16
#define HWIO_GCC_GPLL3_USER_CTL_VCO_SEL_BMSK                                                        0x300000
#define HWIO_GCC_GPLL3_USER_CTL_VCO_SEL_SHFT                                                            0x14
#define HWIO_GCC_GPLL3_USER_CTL_RESERVE_BITS19_15_BMSK                                               0xf8000
#define HWIO_GCC_GPLL3_USER_CTL_RESERVE_BITS19_15_SHFT                                                   0xf
#define HWIO_GCC_GPLL3_USER_CTL_PRE_DIV_RATIO_BMSK                                                    0x7000
#define HWIO_GCC_GPLL3_USER_CTL_PRE_DIV_RATIO_SHFT                                                       0xc
#define HWIO_GCC_GPLL3_USER_CTL_POST_DIV_RATIO_BMSK                                                    0xf00
#define HWIO_GCC_GPLL3_USER_CTL_POST_DIV_RATIO_SHFT                                                      0x8
#define HWIO_GCC_GPLL3_USER_CTL_OUTPUT_INV_BMSK                                                         0x80
#define HWIO_GCC_GPLL3_USER_CTL_OUTPUT_INV_SHFT                                                          0x7
#define HWIO_GCC_GPLL3_USER_CTL_RESERVE_BITS6_5_BMSK                                                    0x60
#define HWIO_GCC_GPLL3_USER_CTL_RESERVE_BITS6_5_SHFT                                                     0x5
#define HWIO_GCC_GPLL3_USER_CTL_PLLOUT_LV_TEST_BMSK                                                     0x10
#define HWIO_GCC_GPLL3_USER_CTL_PLLOUT_LV_TEST_SHFT                                                      0x4
#define HWIO_GCC_GPLL3_USER_CTL_PLLOUT_LV_EARLY_BMSK                                                     0x8
#define HWIO_GCC_GPLL3_USER_CTL_PLLOUT_LV_EARLY_SHFT                                                     0x3
#define HWIO_GCC_GPLL3_USER_CTL_PLLOUT_LV_AUX2_BMSK                                                      0x4
#define HWIO_GCC_GPLL3_USER_CTL_PLLOUT_LV_AUX2_SHFT                                                      0x2
#define HWIO_GCC_GPLL3_USER_CTL_PLLOUT_LV_AUX_BMSK                                                       0x2
#define HWIO_GCC_GPLL3_USER_CTL_PLLOUT_LV_AUX_SHFT                                                       0x1
#define HWIO_GCC_GPLL3_USER_CTL_PLLOUT_LV_MAIN_BMSK                                                      0x1
#define HWIO_GCC_GPLL3_USER_CTL_PLLOUT_LV_MAIN_SHFT                                                      0x0

#define HWIO_GCC_GPLL3_USER_CTL_U_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00023014)
#define HWIO_GCC_GPLL3_USER_CTL_U_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00023014)
#define HWIO_GCC_GPLL3_USER_CTL_U_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00023014)
#define HWIO_GCC_GPLL3_USER_CTL_U_RMSK                                                            0xffffffff
#define HWIO_GCC_GPLL3_USER_CTL_U_IN          \
        in_dword_masked(HWIO_GCC_GPLL3_USER_CTL_U_ADDR, HWIO_GCC_GPLL3_USER_CTL_U_RMSK)
#define HWIO_GCC_GPLL3_USER_CTL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL3_USER_CTL_U_ADDR, m)
#define HWIO_GCC_GPLL3_USER_CTL_U_OUT(v)      \
        out_dword(HWIO_GCC_GPLL3_USER_CTL_U_ADDR,v)
#define HWIO_GCC_GPLL3_USER_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL3_USER_CTL_U_ADDR,m,v,HWIO_GCC_GPLL3_USER_CTL_U_IN)
#define HWIO_GCC_GPLL3_USER_CTL_U_RESERVE_BITS31_12_BMSK                                          0xfffff000
#define HWIO_GCC_GPLL3_USER_CTL_U_RESERVE_BITS31_12_SHFT                                                 0xc
#define HWIO_GCC_GPLL3_USER_CTL_U_LATCH_INTERFACE_BYPASS_BMSK                                          0x800
#define HWIO_GCC_GPLL3_USER_CTL_U_LATCH_INTERFACE_BYPASS_SHFT                                            0xb
#define HWIO_GCC_GPLL3_USER_CTL_U_STATUS_REGISTER_BMSK                                                 0x700
#define HWIO_GCC_GPLL3_USER_CTL_U_STATUS_REGISTER_SHFT                                                   0x8
#define HWIO_GCC_GPLL3_USER_CTL_U_DSM_BMSK                                                              0x80
#define HWIO_GCC_GPLL3_USER_CTL_U_DSM_SHFT                                                               0x7
#define HWIO_GCC_GPLL3_USER_CTL_U_WRITE_STATE_BMSK                                                      0x40
#define HWIO_GCC_GPLL3_USER_CTL_U_WRITE_STATE_SHFT                                                       0x6
#define HWIO_GCC_GPLL3_USER_CTL_U_TARGET_CTL_BMSK                                                       0x38
#define HWIO_GCC_GPLL3_USER_CTL_U_TARGET_CTL_SHFT                                                        0x3
#define HWIO_GCC_GPLL3_USER_CTL_U_LOCK_DET_BMSK                                                          0x4
#define HWIO_GCC_GPLL3_USER_CTL_U_LOCK_DET_SHFT                                                          0x2
#define HWIO_GCC_GPLL3_USER_CTL_U_FREEZE_PLL_BMSK                                                        0x2
#define HWIO_GCC_GPLL3_USER_CTL_U_FREEZE_PLL_SHFT                                                        0x1
#define HWIO_GCC_GPLL3_USER_CTL_U_TOGGLE_DET_BMSK                                                        0x1
#define HWIO_GCC_GPLL3_USER_CTL_U_TOGGLE_DET_SHFT                                                        0x0

#define HWIO_GCC_GPLL3_CONFIG_CTL_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00023018)
#define HWIO_GCC_GPLL3_CONFIG_CTL_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00023018)
#define HWIO_GCC_GPLL3_CONFIG_CTL_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00023018)
#define HWIO_GCC_GPLL3_CONFIG_CTL_RMSK                                                            0xffffffff
#define HWIO_GCC_GPLL3_CONFIG_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL3_CONFIG_CTL_ADDR, HWIO_GCC_GPLL3_CONFIG_CTL_RMSK)
#define HWIO_GCC_GPLL3_CONFIG_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL3_CONFIG_CTL_ADDR, m)
#define HWIO_GCC_GPLL3_CONFIG_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL3_CONFIG_CTL_ADDR,v)
#define HWIO_GCC_GPLL3_CONFIG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL3_CONFIG_CTL_ADDR,m,v,HWIO_GCC_GPLL3_CONFIG_CTL_IN)
#define HWIO_GCC_GPLL3_CONFIG_CTL_SINGLE_DMET_MODE_ENABLE_BMSK                                    0x80000000
#define HWIO_GCC_GPLL3_CONFIG_CTL_SINGLE_DMET_MODE_ENABLE_SHFT                                          0x1f
#define HWIO_GCC_GPLL3_CONFIG_CTL_DMET_WINDOW_ENABLE_BMSK                                         0x40000000
#define HWIO_GCC_GPLL3_CONFIG_CTL_DMET_WINDOW_ENABLE_SHFT                                               0x1e
#define HWIO_GCC_GPLL3_CONFIG_CTL_TOGGLE_DET_SAMPLE_INTER_BMSK                                    0x3c000000
#define HWIO_GCC_GPLL3_CONFIG_CTL_TOGGLE_DET_SAMPLE_INTER_SHFT                                          0x1a
#define HWIO_GCC_GPLL3_CONFIG_CTL_TOGGLE_DET_THRESHOLD_BMSK                                        0x3800000
#define HWIO_GCC_GPLL3_CONFIG_CTL_TOGGLE_DET_THRESHOLD_SHFT                                             0x17
#define HWIO_GCC_GPLL3_CONFIG_CTL_TOGGLE_DET_SAMPLE_BMSK                                            0x700000
#define HWIO_GCC_GPLL3_CONFIG_CTL_TOGGLE_DET_SAMPLE_SHFT                                                0x14
#define HWIO_GCC_GPLL3_CONFIG_CTL_LOCK_DET_THRESHOLD_BMSK                                            0xff000
#define HWIO_GCC_GPLL3_CONFIG_CTL_LOCK_DET_THRESHOLD_SHFT                                                0xc
#define HWIO_GCC_GPLL3_CONFIG_CTL_LOCK_DET_SAMPLE_SIZE_BMSK                                            0xf00
#define HWIO_GCC_GPLL3_CONFIG_CTL_LOCK_DET_SAMPLE_SIZE_SHFT                                              0x8
#define HWIO_GCC_GPLL3_CONFIG_CTL_MIN_GLITCH_THRESHOLD_BMSK                                             0xc0
#define HWIO_GCC_GPLL3_CONFIG_CTL_MIN_GLITCH_THRESHOLD_SHFT                                              0x6
#define HWIO_GCC_GPLL3_CONFIG_CTL_REF_CYCLE_BMSK                                                        0x30
#define HWIO_GCC_GPLL3_CONFIG_CTL_REF_CYCLE_SHFT                                                         0x4
#define HWIO_GCC_GPLL3_CONFIG_CTL_KFN_BMSK                                                               0xf
#define HWIO_GCC_GPLL3_CONFIG_CTL_KFN_SHFT                                                               0x0

#define HWIO_GCC_GPLL3_TEST_CTL_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0002301c)
#define HWIO_GCC_GPLL3_TEST_CTL_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002301c)
#define HWIO_GCC_GPLL3_TEST_CTL_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002301c)
#define HWIO_GCC_GPLL3_TEST_CTL_RMSK                                                              0xffffffff
#define HWIO_GCC_GPLL3_TEST_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL3_TEST_CTL_ADDR, HWIO_GCC_GPLL3_TEST_CTL_RMSK)
#define HWIO_GCC_GPLL3_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL3_TEST_CTL_ADDR, m)
#define HWIO_GCC_GPLL3_TEST_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL3_TEST_CTL_ADDR,v)
#define HWIO_GCC_GPLL3_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL3_TEST_CTL_ADDR,m,v,HWIO_GCC_GPLL3_TEST_CTL_IN)
#define HWIO_GCC_GPLL3_TEST_CTL_BIAS_GEN_TRIM_BMSK                                                0xe0000000
#define HWIO_GCC_GPLL3_TEST_CTL_BIAS_GEN_TRIM_SHFT                                                      0x1d
#define HWIO_GCC_GPLL3_TEST_CTL_DCO_BMSK                                                          0x10000000
#define HWIO_GCC_GPLL3_TEST_CTL_DCO_SHFT                                                                0x1c
#define HWIO_GCC_GPLL3_TEST_CTL_PROCESS_CALB_BMSK                                                  0xc000000
#define HWIO_GCC_GPLL3_TEST_CTL_PROCESS_CALB_SHFT                                                       0x1a
#define HWIO_GCC_GPLL3_TEST_CTL_OVERRIDE_PROCESS_CALB_BMSK                                         0x2000000
#define HWIO_GCC_GPLL3_TEST_CTL_OVERRIDE_PROCESS_CALB_SHFT                                              0x19
#define HWIO_GCC_GPLL3_TEST_CTL_FINE_FCW_BMSK                                                      0x1f00000
#define HWIO_GCC_GPLL3_TEST_CTL_FINE_FCW_SHFT                                                           0x14
#define HWIO_GCC_GPLL3_TEST_CTL_OVERRIDE_FINE_FCW_BMSK                                               0x80000
#define HWIO_GCC_GPLL3_TEST_CTL_OVERRIDE_FINE_FCW_SHFT                                                  0x13
#define HWIO_GCC_GPLL3_TEST_CTL_COARSE_FCW_BMSK                                                      0x7e000
#define HWIO_GCC_GPLL3_TEST_CTL_COARSE_FCW_SHFT                                                          0xd
#define HWIO_GCC_GPLL3_TEST_CTL_OVERRIDE_COARSE_BMSK                                                  0x1000
#define HWIO_GCC_GPLL3_TEST_CTL_OVERRIDE_COARSE_SHFT                                                     0xc
#define HWIO_GCC_GPLL3_TEST_CTL_DISABLE_LFSR_BMSK                                                      0x800
#define HWIO_GCC_GPLL3_TEST_CTL_DISABLE_LFSR_SHFT                                                        0xb
#define HWIO_GCC_GPLL3_TEST_CTL_DTEST_SEL_BMSK                                                         0x700
#define HWIO_GCC_GPLL3_TEST_CTL_DTEST_SEL_SHFT                                                           0x8
#define HWIO_GCC_GPLL3_TEST_CTL_DTEST_EN_BMSK                                                           0x80
#define HWIO_GCC_GPLL3_TEST_CTL_DTEST_EN_SHFT                                                            0x7
#define HWIO_GCC_GPLL3_TEST_CTL_BYP_TESTAMP_BMSK                                                        0x40
#define HWIO_GCC_GPLL3_TEST_CTL_BYP_TESTAMP_SHFT                                                         0x6
#define HWIO_GCC_GPLL3_TEST_CTL_ATEST1_SEL_BMSK                                                         0x30
#define HWIO_GCC_GPLL3_TEST_CTL_ATEST1_SEL_SHFT                                                          0x4
#define HWIO_GCC_GPLL3_TEST_CTL_ATEST0_SEL_BMSK                                                          0xc
#define HWIO_GCC_GPLL3_TEST_CTL_ATEST0_SEL_SHFT                                                          0x2
#define HWIO_GCC_GPLL3_TEST_CTL_ATEST1_EN_BMSK                                                           0x2
#define HWIO_GCC_GPLL3_TEST_CTL_ATEST1_EN_SHFT                                                           0x1
#define HWIO_GCC_GPLL3_TEST_CTL_ATEST0_EN_BMSK                                                           0x1
#define HWIO_GCC_GPLL3_TEST_CTL_ATEST0_EN_SHFT                                                           0x0

#define HWIO_GCC_GPLL3_TEST_CTL_U_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00023020)
#define HWIO_GCC_GPLL3_TEST_CTL_U_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00023020)
#define HWIO_GCC_GPLL3_TEST_CTL_U_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00023020)
#define HWIO_GCC_GPLL3_TEST_CTL_U_RMSK                                                            0xffffffff
#define HWIO_GCC_GPLL3_TEST_CTL_U_IN          \
        in_dword_masked(HWIO_GCC_GPLL3_TEST_CTL_U_ADDR, HWIO_GCC_GPLL3_TEST_CTL_U_RMSK)
#define HWIO_GCC_GPLL3_TEST_CTL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL3_TEST_CTL_U_ADDR, m)
#define HWIO_GCC_GPLL3_TEST_CTL_U_OUT(v)      \
        out_dword(HWIO_GCC_GPLL3_TEST_CTL_U_ADDR,v)
#define HWIO_GCC_GPLL3_TEST_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL3_TEST_CTL_U_ADDR,m,v,HWIO_GCC_GPLL3_TEST_CTL_U_IN)
#define HWIO_GCC_GPLL3_TEST_CTL_U_RESERVE_BITS31_14_BMSK                                          0xffffc000
#define HWIO_GCC_GPLL3_TEST_CTL_U_RESERVE_BITS31_14_SHFT                                                 0xe
#define HWIO_GCC_GPLL3_TEST_CTL_U_OVERRIDE_FINE_FCW_MSB_BMSK                                          0x2000
#define HWIO_GCC_GPLL3_TEST_CTL_U_OVERRIDE_FINE_FCW_MSB_SHFT                                             0xd
#define HWIO_GCC_GPLL3_TEST_CTL_U_DTEST_MODE_SEL_BMSK                                                 0x1800
#define HWIO_GCC_GPLL3_TEST_CTL_U_DTEST_MODE_SEL_SHFT                                                    0xb
#define HWIO_GCC_GPLL3_TEST_CTL_U_NMO_OSC_SEL_BMSK                                                     0x600
#define HWIO_GCC_GPLL3_TEST_CTL_U_NMO_OSC_SEL_SHFT                                                       0x9
#define HWIO_GCC_GPLL3_TEST_CTL_U_NMO_EN_BMSK                                                          0x100
#define HWIO_GCC_GPLL3_TEST_CTL_U_NMO_EN_SHFT                                                            0x8
#define HWIO_GCC_GPLL3_TEST_CTL_U_NOISE_MAG_BMSK                                                        0xe0
#define HWIO_GCC_GPLL3_TEST_CTL_U_NOISE_MAG_SHFT                                                         0x5
#define HWIO_GCC_GPLL3_TEST_CTL_U_NOISE_GEN_BMSK                                                        0x10
#define HWIO_GCC_GPLL3_TEST_CTL_U_NOISE_GEN_SHFT                                                         0x4
#define HWIO_GCC_GPLL3_TEST_CTL_U_OSC_BIAS_GND_BMSK                                                      0x8
#define HWIO_GCC_GPLL3_TEST_CTL_U_OSC_BIAS_GND_SHFT                                                      0x3
#define HWIO_GCC_GPLL3_TEST_CTL_U_PLL_TEST_OUT_SEL_BMSK                                                  0x6
#define HWIO_GCC_GPLL3_TEST_CTL_U_PLL_TEST_OUT_SEL_SHFT                                                  0x1
#define HWIO_GCC_GPLL3_TEST_CTL_U_CAL_CODE_UPDATE_BMSK                                                   0x1
#define HWIO_GCC_GPLL3_TEST_CTL_U_CAL_CODE_UPDATE_SHFT                                                   0x0

#define HWIO_GCC_GPLL3_FREQ_CTL_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00023028)
#define HWIO_GCC_GPLL3_FREQ_CTL_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00023028)
#define HWIO_GCC_GPLL3_FREQ_CTL_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00023028)
#define HWIO_GCC_GPLL3_FREQ_CTL_RMSK                                                              0xffffffff
#define HWIO_GCC_GPLL3_FREQ_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL3_FREQ_CTL_ADDR, HWIO_GCC_GPLL3_FREQ_CTL_RMSK)
#define HWIO_GCC_GPLL3_FREQ_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL3_FREQ_CTL_ADDR, m)
#define HWIO_GCC_GPLL3_FREQ_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL3_FREQ_CTL_ADDR,v)
#define HWIO_GCC_GPLL3_FREQ_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL3_FREQ_CTL_ADDR,m,v,HWIO_GCC_GPLL3_FREQ_CTL_IN)
#define HWIO_GCC_GPLL3_FREQ_CTL_FREQUENCY_CTL_WORD_BMSK                                           0xffffffff
#define HWIO_GCC_GPLL3_FREQ_CTL_FREQUENCY_CTL_WORD_SHFT                                                  0x0

#define HWIO_GCC_GPLL3_STATUS_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00023024)
#define HWIO_GCC_GPLL3_STATUS_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00023024)
#define HWIO_GCC_GPLL3_STATUS_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00023024)
#define HWIO_GCC_GPLL3_STATUS_RMSK                                                                 0x7ffffff
#define HWIO_GCC_GPLL3_STATUS_IN          \
        in_dword_masked(HWIO_GCC_GPLL3_STATUS_ADDR, HWIO_GCC_GPLL3_STATUS_RMSK)
#define HWIO_GCC_GPLL3_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL3_STATUS_ADDR, m)
#define HWIO_GCC_GPLL3_STATUS_STATUS_26_24_BMSK                                                    0x7000000
#define HWIO_GCC_GPLL3_STATUS_STATUS_26_24_SHFT                                                         0x18
#define HWIO_GCC_GPLL3_STATUS_STATUS_23_BMSK                                                        0x800000
#define HWIO_GCC_GPLL3_STATUS_STATUS_23_SHFT                                                            0x17
#define HWIO_GCC_GPLL3_STATUS_STATUS_22_20_BMSK                                                     0x700000
#define HWIO_GCC_GPLL3_STATUS_STATUS_22_20_SHFT                                                         0x14
#define HWIO_GCC_GPLL3_STATUS_STATUS_19_17_BMSK                                                      0xe0000
#define HWIO_GCC_GPLL3_STATUS_STATUS_19_17_SHFT                                                         0x11
#define HWIO_GCC_GPLL3_STATUS_STATUS_16_12_BMSK                                                      0x1f000
#define HWIO_GCC_GPLL3_STATUS_STATUS_16_12_SHFT                                                          0xc
#define HWIO_GCC_GPLL3_STATUS_STATUS_11_6_BMSK                                                         0xfc0
#define HWIO_GCC_GPLL3_STATUS_STATUS_11_6_SHFT                                                           0x6
#define HWIO_GCC_GPLL3_STATUS_STATUS_5_BMSK                                                             0x20
#define HWIO_GCC_GPLL3_STATUS_STATUS_5_SHFT                                                              0x5
#define HWIO_GCC_GPLL3_STATUS_STATUS_4_2_BMSK                                                           0x1c
#define HWIO_GCC_GPLL3_STATUS_STATUS_4_2_SHFT                                                            0x2
#define HWIO_GCC_GPLL3_STATUS_STATUS_1_BMSK                                                              0x2
#define HWIO_GCC_GPLL3_STATUS_STATUS_1_SHFT                                                              0x1
#define HWIO_GCC_GPLL3_STATUS_STATUS_0_BMSK                                                              0x1
#define HWIO_GCC_GPLL3_STATUS_STATUS_0_SHFT                                                              0x0

#define HWIO_GCC_GPLL2_MODE_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00025000)
#define HWIO_GCC_GPLL2_MODE_PHYS                                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00025000)
#define HWIO_GCC_GPLL2_MODE_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00025000)
#define HWIO_GCC_GPLL2_MODE_RMSK                                                                  0xe0ffff0f
#define HWIO_GCC_GPLL2_MODE_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_MODE_ADDR, HWIO_GCC_GPLL2_MODE_RMSK)
#define HWIO_GCC_GPLL2_MODE_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_MODE_ADDR, m)
#define HWIO_GCC_GPLL2_MODE_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_MODE_ADDR,v)
#define HWIO_GCC_GPLL2_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_MODE_ADDR,m,v,HWIO_GCC_GPLL2_MODE_IN)
#define HWIO_GCC_GPLL2_MODE_PLL_LOCK_DET_BMSK                                                     0x80000000
#define HWIO_GCC_GPLL2_MODE_PLL_LOCK_DET_SHFT                                                           0x1f
#define HWIO_GCC_GPLL2_MODE_PLL_ACTIVE_FLAG_BMSK                                                  0x40000000
#define HWIO_GCC_GPLL2_MODE_PLL_ACTIVE_FLAG_SHFT                                                        0x1e
#define HWIO_GCC_GPLL2_MODE_PLL_ACK_LATCH_BMSK                                                    0x20000000
#define HWIO_GCC_GPLL2_MODE_PLL_ACK_LATCH_SHFT                                                          0x1d
#define HWIO_GCC_GPLL2_MODE_PLL_HW_UPADATE_LOGIC_BYPASS_BMSK                                        0x800000
#define HWIO_GCC_GPLL2_MODE_PLL_HW_UPADATE_LOGIC_BYPASS_SHFT                                            0x17
#define HWIO_GCC_GPLL2_MODE_PLL_UPDATE_BMSK                                                         0x400000
#define HWIO_GCC_GPLL2_MODE_PLL_UPDATE_SHFT                                                             0x16
#define HWIO_GCC_GPLL2_MODE_PLL_VOTE_FSM_RESET_BMSK                                                 0x200000
#define HWIO_GCC_GPLL2_MODE_PLL_VOTE_FSM_RESET_SHFT                                                     0x15
#define HWIO_GCC_GPLL2_MODE_PLL_VOTE_FSM_ENA_BMSK                                                   0x100000
#define HWIO_GCC_GPLL2_MODE_PLL_VOTE_FSM_ENA_SHFT                                                       0x14
#define HWIO_GCC_GPLL2_MODE_PLL_BIAS_COUNT_BMSK                                                      0xfc000
#define HWIO_GCC_GPLL2_MODE_PLL_BIAS_COUNT_SHFT                                                          0xe
#define HWIO_GCC_GPLL2_MODE_PLL_LOCK_COUNT_BMSK                                                       0x3f00
#define HWIO_GCC_GPLL2_MODE_PLL_LOCK_COUNT_SHFT                                                          0x8
#define HWIO_GCC_GPLL2_MODE_PLL_PLLTEST_BMSK                                                             0x8
#define HWIO_GCC_GPLL2_MODE_PLL_PLLTEST_SHFT                                                             0x3
#define HWIO_GCC_GPLL2_MODE_PLL_RESET_N_BMSK                                                             0x4
#define HWIO_GCC_GPLL2_MODE_PLL_RESET_N_SHFT                                                             0x2
#define HWIO_GCC_GPLL2_MODE_PLL_BYPASSNL_BMSK                                                            0x2
#define HWIO_GCC_GPLL2_MODE_PLL_BYPASSNL_SHFT                                                            0x1
#define HWIO_GCC_GPLL2_MODE_PLL_OUTCTRL_BMSK                                                             0x1
#define HWIO_GCC_GPLL2_MODE_PLL_OUTCTRL_SHFT                                                             0x0

#define HWIO_GCC_GPLL2_L_VAL_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00025004)
#define HWIO_GCC_GPLL2_L_VAL_PHYS                                                                 (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00025004)
#define HWIO_GCC_GPLL2_L_VAL_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00025004)
#define HWIO_GCC_GPLL2_L_VAL_RMSK                                                                     0xffff
#define HWIO_GCC_GPLL2_L_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_L_VAL_ADDR, HWIO_GCC_GPLL2_L_VAL_RMSK)
#define HWIO_GCC_GPLL2_L_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_L_VAL_ADDR, m)
#define HWIO_GCC_GPLL2_L_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_L_VAL_ADDR,v)
#define HWIO_GCC_GPLL2_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_L_VAL_ADDR,m,v,HWIO_GCC_GPLL2_L_VAL_IN)
#define HWIO_GCC_GPLL2_L_VAL_PLL_L_BMSK                                                               0xffff
#define HWIO_GCC_GPLL2_L_VAL_PLL_L_SHFT                                                                  0x0

#define HWIO_GCC_GPLL2_ALPHA_VAL_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00025008)
#define HWIO_GCC_GPLL2_ALPHA_VAL_PHYS                                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00025008)
#define HWIO_GCC_GPLL2_ALPHA_VAL_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00025008)
#define HWIO_GCC_GPLL2_ALPHA_VAL_RMSK                                                             0xffffffff
#define HWIO_GCC_GPLL2_ALPHA_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_ALPHA_VAL_ADDR, HWIO_GCC_GPLL2_ALPHA_VAL_RMSK)
#define HWIO_GCC_GPLL2_ALPHA_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_ALPHA_VAL_ADDR, m)
#define HWIO_GCC_GPLL2_ALPHA_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_ALPHA_VAL_ADDR,v)
#define HWIO_GCC_GPLL2_ALPHA_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_ALPHA_VAL_ADDR,m,v,HWIO_GCC_GPLL2_ALPHA_VAL_IN)
#define HWIO_GCC_GPLL2_ALPHA_VAL_PLL_ALPHA_BMSK                                                   0xffffffff
#define HWIO_GCC_GPLL2_ALPHA_VAL_PLL_ALPHA_SHFT                                                          0x0

#define HWIO_GCC_GPLL2_ALPHA_VAL_U_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0002500c)
#define HWIO_GCC_GPLL2_ALPHA_VAL_U_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002500c)
#define HWIO_GCC_GPLL2_ALPHA_VAL_U_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002500c)
#define HWIO_GCC_GPLL2_ALPHA_VAL_U_RMSK                                                                 0xff
#define HWIO_GCC_GPLL2_ALPHA_VAL_U_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_ALPHA_VAL_U_ADDR, HWIO_GCC_GPLL2_ALPHA_VAL_U_RMSK)
#define HWIO_GCC_GPLL2_ALPHA_VAL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_ALPHA_VAL_U_ADDR, m)
#define HWIO_GCC_GPLL2_ALPHA_VAL_U_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_ALPHA_VAL_U_ADDR,v)
#define HWIO_GCC_GPLL2_ALPHA_VAL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_ALPHA_VAL_U_ADDR,m,v,HWIO_GCC_GPLL2_ALPHA_VAL_U_IN)
#define HWIO_GCC_GPLL2_ALPHA_VAL_U_PLL_ALPHA_BMSK                                                       0xff
#define HWIO_GCC_GPLL2_ALPHA_VAL_U_PLL_ALPHA_SHFT                                                        0x0

#define HWIO_GCC_GPLL2_USER_CTL_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00025010)
#define HWIO_GCC_GPLL2_USER_CTL_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00025010)
#define HWIO_GCC_GPLL2_USER_CTL_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00025010)
#define HWIO_GCC_GPLL2_USER_CTL_RMSK                                                              0xffffffff
#define HWIO_GCC_GPLL2_USER_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_USER_CTL_ADDR, HWIO_GCC_GPLL2_USER_CTL_RMSK)
#define HWIO_GCC_GPLL2_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_USER_CTL_ADDR, m)
#define HWIO_GCC_GPLL2_USER_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_USER_CTL_ADDR,v)
#define HWIO_GCC_GPLL2_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_USER_CTL_ADDR,m,v,HWIO_GCC_GPLL2_USER_CTL_IN)
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS31_28_BMSK                                            0xf0000000
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS31_28_SHFT                                                  0x1c
#define HWIO_GCC_GPLL2_USER_CTL_SSC_MODE_CONTROL_BMSK                                              0x8000000
#define HWIO_GCC_GPLL2_USER_CTL_SSC_MODE_CONTROL_SHFT                                                   0x1b
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS26_25_BMSK                                             0x6000000
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS26_25_SHFT                                                  0x19
#define HWIO_GCC_GPLL2_USER_CTL_ALPHA_EN_BMSK                                                      0x1000000
#define HWIO_GCC_GPLL2_USER_CTL_ALPHA_EN_SHFT                                                           0x18
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS23_22_BMSK                                              0xc00000
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS23_22_SHFT                                                  0x16
#define HWIO_GCC_GPLL2_USER_CTL_VCO_SEL_BMSK                                                        0x300000
#define HWIO_GCC_GPLL2_USER_CTL_VCO_SEL_SHFT                                                            0x14
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS19_15_BMSK                                               0xf8000
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS19_15_SHFT                                                   0xf
#define HWIO_GCC_GPLL2_USER_CTL_PRE_DIV_RATIO_BMSK                                                    0x7000
#define HWIO_GCC_GPLL2_USER_CTL_PRE_DIV_RATIO_SHFT                                                       0xc
#define HWIO_GCC_GPLL2_USER_CTL_POST_DIV_RATIO_BMSK                                                    0xf00
#define HWIO_GCC_GPLL2_USER_CTL_POST_DIV_RATIO_SHFT                                                      0x8
#define HWIO_GCC_GPLL2_USER_CTL_OUTPUT_INV_BMSK                                                         0x80
#define HWIO_GCC_GPLL2_USER_CTL_OUTPUT_INV_SHFT                                                          0x7
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS6_5_BMSK                                                    0x60
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS6_5_SHFT                                                     0x5
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_TEST_BMSK                                                     0x10
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_TEST_SHFT                                                      0x4
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_EARLY_BMSK                                                     0x8
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_EARLY_SHFT                                                     0x3
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_AUX2_BMSK                                                      0x4
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_AUX2_SHFT                                                      0x2
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_AUX_BMSK                                                       0x2
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_AUX_SHFT                                                       0x1
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_MAIN_BMSK                                                      0x1
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_MAIN_SHFT                                                      0x0

#define HWIO_GCC_GPLL2_USER_CTL_U_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00025014)
#define HWIO_GCC_GPLL2_USER_CTL_U_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00025014)
#define HWIO_GCC_GPLL2_USER_CTL_U_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00025014)
#define HWIO_GCC_GPLL2_USER_CTL_U_RMSK                                                            0xffffffff
#define HWIO_GCC_GPLL2_USER_CTL_U_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_USER_CTL_U_ADDR, HWIO_GCC_GPLL2_USER_CTL_U_RMSK)
#define HWIO_GCC_GPLL2_USER_CTL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_USER_CTL_U_ADDR, m)
#define HWIO_GCC_GPLL2_USER_CTL_U_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_USER_CTL_U_ADDR,v)
#define HWIO_GCC_GPLL2_USER_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_USER_CTL_U_ADDR,m,v,HWIO_GCC_GPLL2_USER_CTL_U_IN)
#define HWIO_GCC_GPLL2_USER_CTL_U_RESERVE_BITS31_12_BMSK                                          0xfffff000
#define HWIO_GCC_GPLL2_USER_CTL_U_RESERVE_BITS31_12_SHFT                                                 0xc
#define HWIO_GCC_GPLL2_USER_CTL_U_LATCH_INTERFACE_BYPASS_BMSK                                          0x800
#define HWIO_GCC_GPLL2_USER_CTL_U_LATCH_INTERFACE_BYPASS_SHFT                                            0xb
#define HWIO_GCC_GPLL2_USER_CTL_U_STATUS_REGISTER_BMSK                                                 0x700
#define HWIO_GCC_GPLL2_USER_CTL_U_STATUS_REGISTER_SHFT                                                   0x8
#define HWIO_GCC_GPLL2_USER_CTL_U_DSM_BMSK                                                              0x80
#define HWIO_GCC_GPLL2_USER_CTL_U_DSM_SHFT                                                               0x7
#define HWIO_GCC_GPLL2_USER_CTL_U_WRITE_STATE_BMSK                                                      0x40
#define HWIO_GCC_GPLL2_USER_CTL_U_WRITE_STATE_SHFT                                                       0x6
#define HWIO_GCC_GPLL2_USER_CTL_U_TARGET_CTL_BMSK                                                       0x38
#define HWIO_GCC_GPLL2_USER_CTL_U_TARGET_CTL_SHFT                                                        0x3
#define HWIO_GCC_GPLL2_USER_CTL_U_LOCK_DET_BMSK                                                          0x4
#define HWIO_GCC_GPLL2_USER_CTL_U_LOCK_DET_SHFT                                                          0x2
#define HWIO_GCC_GPLL2_USER_CTL_U_FREEZE_PLL_BMSK                                                        0x2
#define HWIO_GCC_GPLL2_USER_CTL_U_FREEZE_PLL_SHFT                                                        0x1
#define HWIO_GCC_GPLL2_USER_CTL_U_TOGGLE_DET_BMSK                                                        0x1
#define HWIO_GCC_GPLL2_USER_CTL_U_TOGGLE_DET_SHFT                                                        0x0

#define HWIO_GCC_GPLL2_CONFIG_CTL_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00025018)
#define HWIO_GCC_GPLL2_CONFIG_CTL_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00025018)
#define HWIO_GCC_GPLL2_CONFIG_CTL_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00025018)
#define HWIO_GCC_GPLL2_CONFIG_CTL_RMSK                                                            0xffffffff
#define HWIO_GCC_GPLL2_CONFIG_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_CONFIG_CTL_ADDR, HWIO_GCC_GPLL2_CONFIG_CTL_RMSK)
#define HWIO_GCC_GPLL2_CONFIG_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_CONFIG_CTL_ADDR, m)
#define HWIO_GCC_GPLL2_CONFIG_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_CONFIG_CTL_ADDR,v)
#define HWIO_GCC_GPLL2_CONFIG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_CONFIG_CTL_ADDR,m,v,HWIO_GCC_GPLL2_CONFIG_CTL_IN)
#define HWIO_GCC_GPLL2_CONFIG_CTL_SINGLE_DMET_MODE_ENABLE_BMSK                                    0x80000000
#define HWIO_GCC_GPLL2_CONFIG_CTL_SINGLE_DMET_MODE_ENABLE_SHFT                                          0x1f
#define HWIO_GCC_GPLL2_CONFIG_CTL_DMET_WINDOW_ENABLE_BMSK                                         0x40000000
#define HWIO_GCC_GPLL2_CONFIG_CTL_DMET_WINDOW_ENABLE_SHFT                                               0x1e
#define HWIO_GCC_GPLL2_CONFIG_CTL_TOGGLE_DET_SAMPLE_INTER_BMSK                                    0x3c000000
#define HWIO_GCC_GPLL2_CONFIG_CTL_TOGGLE_DET_SAMPLE_INTER_SHFT                                          0x1a
#define HWIO_GCC_GPLL2_CONFIG_CTL_TOGGLE_DET_THRESHOLD_BMSK                                        0x3800000
#define HWIO_GCC_GPLL2_CONFIG_CTL_TOGGLE_DET_THRESHOLD_SHFT                                             0x17
#define HWIO_GCC_GPLL2_CONFIG_CTL_TOGGLE_DET_SAMPLE_BMSK                                            0x700000
#define HWIO_GCC_GPLL2_CONFIG_CTL_TOGGLE_DET_SAMPLE_SHFT                                                0x14
#define HWIO_GCC_GPLL2_CONFIG_CTL_LOCK_DET_THRESHOLD_BMSK                                            0xff000
#define HWIO_GCC_GPLL2_CONFIG_CTL_LOCK_DET_THRESHOLD_SHFT                                                0xc
#define HWIO_GCC_GPLL2_CONFIG_CTL_LOCK_DET_SAMPLE_SIZE_BMSK                                            0xf00
#define HWIO_GCC_GPLL2_CONFIG_CTL_LOCK_DET_SAMPLE_SIZE_SHFT                                              0x8
#define HWIO_GCC_GPLL2_CONFIG_CTL_MIN_GLITCH_THRESHOLD_BMSK                                             0xc0
#define HWIO_GCC_GPLL2_CONFIG_CTL_MIN_GLITCH_THRESHOLD_SHFT                                              0x6
#define HWIO_GCC_GPLL2_CONFIG_CTL_REF_CYCLE_BMSK                                                        0x30
#define HWIO_GCC_GPLL2_CONFIG_CTL_REF_CYCLE_SHFT                                                         0x4
#define HWIO_GCC_GPLL2_CONFIG_CTL_KFN_BMSK                                                               0xf
#define HWIO_GCC_GPLL2_CONFIG_CTL_KFN_SHFT                                                               0x0

#define HWIO_GCC_GPLL2_TEST_CTL_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0002501c)
#define HWIO_GCC_GPLL2_TEST_CTL_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002501c)
#define HWIO_GCC_GPLL2_TEST_CTL_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002501c)
#define HWIO_GCC_GPLL2_TEST_CTL_RMSK                                                              0xffffffff
#define HWIO_GCC_GPLL2_TEST_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_TEST_CTL_ADDR, HWIO_GCC_GPLL2_TEST_CTL_RMSK)
#define HWIO_GCC_GPLL2_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_TEST_CTL_ADDR, m)
#define HWIO_GCC_GPLL2_TEST_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_TEST_CTL_ADDR,v)
#define HWIO_GCC_GPLL2_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_TEST_CTL_ADDR,m,v,HWIO_GCC_GPLL2_TEST_CTL_IN)
#define HWIO_GCC_GPLL2_TEST_CTL_BIAS_GEN_TRIM_BMSK                                                0xe0000000
#define HWIO_GCC_GPLL2_TEST_CTL_BIAS_GEN_TRIM_SHFT                                                      0x1d
#define HWIO_GCC_GPLL2_TEST_CTL_DCO_BMSK                                                          0x10000000
#define HWIO_GCC_GPLL2_TEST_CTL_DCO_SHFT                                                                0x1c
#define HWIO_GCC_GPLL2_TEST_CTL_PROCESS_CALB_BMSK                                                  0xc000000
#define HWIO_GCC_GPLL2_TEST_CTL_PROCESS_CALB_SHFT                                                       0x1a
#define HWIO_GCC_GPLL2_TEST_CTL_OVERRIDE_PROCESS_CALB_BMSK                                         0x2000000
#define HWIO_GCC_GPLL2_TEST_CTL_OVERRIDE_PROCESS_CALB_SHFT                                              0x19
#define HWIO_GCC_GPLL2_TEST_CTL_FINE_FCW_BMSK                                                      0x1f00000
#define HWIO_GCC_GPLL2_TEST_CTL_FINE_FCW_SHFT                                                           0x14
#define HWIO_GCC_GPLL2_TEST_CTL_OVERRIDE_FINE_FCW_BMSK                                               0x80000
#define HWIO_GCC_GPLL2_TEST_CTL_OVERRIDE_FINE_FCW_SHFT                                                  0x13
#define HWIO_GCC_GPLL2_TEST_CTL_COARSE_FCW_BMSK                                                      0x7e000
#define HWIO_GCC_GPLL2_TEST_CTL_COARSE_FCW_SHFT                                                          0xd
#define HWIO_GCC_GPLL2_TEST_CTL_OVERRIDE_COARSE_BMSK                                                  0x1000
#define HWIO_GCC_GPLL2_TEST_CTL_OVERRIDE_COARSE_SHFT                                                     0xc
#define HWIO_GCC_GPLL2_TEST_CTL_DISABLE_LFSR_BMSK                                                      0x800
#define HWIO_GCC_GPLL2_TEST_CTL_DISABLE_LFSR_SHFT                                                        0xb
#define HWIO_GCC_GPLL2_TEST_CTL_DTEST_SEL_BMSK                                                         0x700
#define HWIO_GCC_GPLL2_TEST_CTL_DTEST_SEL_SHFT                                                           0x8
#define HWIO_GCC_GPLL2_TEST_CTL_DTEST_EN_BMSK                                                           0x80
#define HWIO_GCC_GPLL2_TEST_CTL_DTEST_EN_SHFT                                                            0x7
#define HWIO_GCC_GPLL2_TEST_CTL_BYP_TESTAMP_BMSK                                                        0x40
#define HWIO_GCC_GPLL2_TEST_CTL_BYP_TESTAMP_SHFT                                                         0x6
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST1_SEL_BMSK                                                         0x30
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST1_SEL_SHFT                                                          0x4
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST0_SEL_BMSK                                                          0xc
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST0_SEL_SHFT                                                          0x2
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST1_EN_BMSK                                                           0x2
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST1_EN_SHFT                                                           0x1
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST0_EN_BMSK                                                           0x1
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST0_EN_SHFT                                                           0x0

#define HWIO_GCC_GPLL2_TEST_CTL_U_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00025020)
#define HWIO_GCC_GPLL2_TEST_CTL_U_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00025020)
#define HWIO_GCC_GPLL2_TEST_CTL_U_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00025020)
#define HWIO_GCC_GPLL2_TEST_CTL_U_RMSK                                                            0xffffffff
#define HWIO_GCC_GPLL2_TEST_CTL_U_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_TEST_CTL_U_ADDR, HWIO_GCC_GPLL2_TEST_CTL_U_RMSK)
#define HWIO_GCC_GPLL2_TEST_CTL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_TEST_CTL_U_ADDR, m)
#define HWIO_GCC_GPLL2_TEST_CTL_U_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_TEST_CTL_U_ADDR,v)
#define HWIO_GCC_GPLL2_TEST_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_TEST_CTL_U_ADDR,m,v,HWIO_GCC_GPLL2_TEST_CTL_U_IN)
#define HWIO_GCC_GPLL2_TEST_CTL_U_RESERVE_BITS31_14_BMSK                                          0xffffc000
#define HWIO_GCC_GPLL2_TEST_CTL_U_RESERVE_BITS31_14_SHFT                                                 0xe
#define HWIO_GCC_GPLL2_TEST_CTL_U_OVERRIDE_FINE_FCW_MSB_BMSK                                          0x2000
#define HWIO_GCC_GPLL2_TEST_CTL_U_OVERRIDE_FINE_FCW_MSB_SHFT                                             0xd
#define HWIO_GCC_GPLL2_TEST_CTL_U_DTEST_MODE_SEL_BMSK                                                 0x1800
#define HWIO_GCC_GPLL2_TEST_CTL_U_DTEST_MODE_SEL_SHFT                                                    0xb
#define HWIO_GCC_GPLL2_TEST_CTL_U_NMO_OSC_SEL_BMSK                                                     0x600
#define HWIO_GCC_GPLL2_TEST_CTL_U_NMO_OSC_SEL_SHFT                                                       0x9
#define HWIO_GCC_GPLL2_TEST_CTL_U_NMO_EN_BMSK                                                          0x100
#define HWIO_GCC_GPLL2_TEST_CTL_U_NMO_EN_SHFT                                                            0x8
#define HWIO_GCC_GPLL2_TEST_CTL_U_NOISE_MAG_BMSK                                                        0xe0
#define HWIO_GCC_GPLL2_TEST_CTL_U_NOISE_MAG_SHFT                                                         0x5
#define HWIO_GCC_GPLL2_TEST_CTL_U_NOISE_GEN_BMSK                                                        0x10
#define HWIO_GCC_GPLL2_TEST_CTL_U_NOISE_GEN_SHFT                                                         0x4
#define HWIO_GCC_GPLL2_TEST_CTL_U_OSC_BIAS_GND_BMSK                                                      0x8
#define HWIO_GCC_GPLL2_TEST_CTL_U_OSC_BIAS_GND_SHFT                                                      0x3
#define HWIO_GCC_GPLL2_TEST_CTL_U_PLL_TEST_OUT_SEL_BMSK                                                  0x6
#define HWIO_GCC_GPLL2_TEST_CTL_U_PLL_TEST_OUT_SEL_SHFT                                                  0x1
#define HWIO_GCC_GPLL2_TEST_CTL_U_CAL_CODE_UPDATE_BMSK                                                   0x1
#define HWIO_GCC_GPLL2_TEST_CTL_U_CAL_CODE_UPDATE_SHFT                                                   0x0

#define HWIO_GCC_GPLL2_FREQ_CTL_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00025028)
#define HWIO_GCC_GPLL2_FREQ_CTL_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00025028)
#define HWIO_GCC_GPLL2_FREQ_CTL_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00025028)
#define HWIO_GCC_GPLL2_FREQ_CTL_RMSK                                                              0xffffffff
#define HWIO_GCC_GPLL2_FREQ_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_FREQ_CTL_ADDR, HWIO_GCC_GPLL2_FREQ_CTL_RMSK)
#define HWIO_GCC_GPLL2_FREQ_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_FREQ_CTL_ADDR, m)
#define HWIO_GCC_GPLL2_FREQ_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_FREQ_CTL_ADDR,v)
#define HWIO_GCC_GPLL2_FREQ_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_FREQ_CTL_ADDR,m,v,HWIO_GCC_GPLL2_FREQ_CTL_IN)
#define HWIO_GCC_GPLL2_FREQ_CTL_FREQUENCY_CTL_WORD_BMSK                                           0xffffffff
#define HWIO_GCC_GPLL2_FREQ_CTL_FREQUENCY_CTL_WORD_SHFT                                                  0x0

#define HWIO_GCC_GPLL2_STATUS_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00025024)
#define HWIO_GCC_GPLL2_STATUS_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00025024)
#define HWIO_GCC_GPLL2_STATUS_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00025024)
#define HWIO_GCC_GPLL2_STATUS_RMSK                                                                 0x7ffffff
#define HWIO_GCC_GPLL2_STATUS_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_STATUS_ADDR, HWIO_GCC_GPLL2_STATUS_RMSK)
#define HWIO_GCC_GPLL2_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_STATUS_ADDR, m)
#define HWIO_GCC_GPLL2_STATUS_STATUS_26_24_BMSK                                                    0x7000000
#define HWIO_GCC_GPLL2_STATUS_STATUS_26_24_SHFT                                                         0x18
#define HWIO_GCC_GPLL2_STATUS_STATUS_23_BMSK                                                        0x800000
#define HWIO_GCC_GPLL2_STATUS_STATUS_23_SHFT                                                            0x17
#define HWIO_GCC_GPLL2_STATUS_STATUS_22_20_BMSK                                                     0x700000
#define HWIO_GCC_GPLL2_STATUS_STATUS_22_20_SHFT                                                         0x14
#define HWIO_GCC_GPLL2_STATUS_STATUS_19_17_BMSK                                                      0xe0000
#define HWIO_GCC_GPLL2_STATUS_STATUS_19_17_SHFT                                                         0x11
#define HWIO_GCC_GPLL2_STATUS_STATUS_16_12_BMSK                                                      0x1f000
#define HWIO_GCC_GPLL2_STATUS_STATUS_16_12_SHFT                                                          0xc
#define HWIO_GCC_GPLL2_STATUS_STATUS_11_6_BMSK                                                         0xfc0
#define HWIO_GCC_GPLL2_STATUS_STATUS_11_6_SHFT                                                           0x6
#define HWIO_GCC_GPLL2_STATUS_STATUS_5_BMSK                                                             0x20
#define HWIO_GCC_GPLL2_STATUS_STATUS_5_SHFT                                                              0x5
#define HWIO_GCC_GPLL2_STATUS_STATUS_4_2_BMSK                                                           0x1c
#define HWIO_GCC_GPLL2_STATUS_STATUS_4_2_SHFT                                                            0x2
#define HWIO_GCC_GPLL2_STATUS_STATUS_1_BMSK                                                              0x2
#define HWIO_GCC_GPLL2_STATUS_STATUS_1_SHFT                                                              0x1
#define HWIO_GCC_GPLL2_STATUS_STATUS_0_BMSK                                                              0x1
#define HWIO_GCC_GPLL2_STATUS_STATUS_0_SHFT                                                              0x0

#define HWIO_GCC_SYSTEM_NOC_BCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00026000)
#define HWIO_GCC_SYSTEM_NOC_BCR_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00026000)
#define HWIO_GCC_SYSTEM_NOC_BCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00026000)
#define HWIO_GCC_SYSTEM_NOC_BCR_RMSK                                                                     0x1
#define HWIO_GCC_SYSTEM_NOC_BCR_IN          \
        in_dword_masked(HWIO_GCC_SYSTEM_NOC_BCR_ADDR, HWIO_GCC_SYSTEM_NOC_BCR_RMSK)
#define HWIO_GCC_SYSTEM_NOC_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYSTEM_NOC_BCR_ADDR, m)
#define HWIO_GCC_SYSTEM_NOC_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SYSTEM_NOC_BCR_ADDR,v)
#define HWIO_GCC_SYSTEM_NOC_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYSTEM_NOC_BCR_ADDR,m,v,HWIO_GCC_SYSTEM_NOC_BCR_IN)
#define HWIO_GCC_SYSTEM_NOC_BCR_BLK_ARES_BMSK                                                            0x1
#define HWIO_GCC_SYSTEM_NOC_BCR_BLK_ARES_SHFT                                                            0x0
#define HWIO_GCC_SYSTEM_NOC_BCR_BLK_ARES_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_SYSTEM_NOC_BCR_BLK_ARES_ENABLE_FVAL                                                     0x1

#define HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00026004)
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_PHYS                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00026004)
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00026004)
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_RMSK                                                   0x80000013
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_ADDR, HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_RMSK)
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_ADDR, m)
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_ADDR,v)
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_ADDR,m,v,HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_IN)
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_ROOT_OFF_BMSK                                          0x80000000
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_ROOT_OFF_SHFT                                                0x1f
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                          0x10
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                           0x4
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_ROOT_EN_BMSK                                                  0x2
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_ROOT_EN_SHFT                                                  0x1
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                          0x0
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                           0x1
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_UPDATE_BMSK                                                   0x1
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_UPDATE_SHFT                                                   0x0
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_UPDATE_DISABLE_FVAL                                           0x0
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_UPDATE_ENABLE_FVAL                                            0x1

#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00026008)
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_PHYS                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00026008)
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00026008)
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_RMSK                                                        0x71f
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_ADDR, HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_RMSK)
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_ADDR, m)
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_ADDR,v)
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_ADDR,m,v,HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_IN)
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_SEL_BMSK                                                0x700
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_SEL_SHFT                                                  0x8
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_SEL_SRC0_FVAL                                             0x0
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_SEL_SRC1_FVAL                                             0x1
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_SEL_SRC2_FVAL                                             0x2
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_SEL_SRC3_FVAL                                             0x3
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_SEL_SRC4_FVAL                                             0x4
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_SEL_SRC5_FVAL                                             0x5
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_SEL_SRC6_FVAL                                             0x6
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_SEL_SRC7_FVAL                                             0x7
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_BMSK                                                 0x1f
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_SHFT                                                  0x0
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                           0x0
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV1_FVAL                                             0x1
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                           0x2
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV2_FVAL                                             0x3
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                           0x4
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV3_FVAL                                             0x5
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                           0x6
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV4_FVAL                                             0x7
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                           0x8
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV5_FVAL                                             0x9
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                           0xa
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV6_FVAL                                             0xb
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                           0xc
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV7_FVAL                                             0xd
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                           0xe
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV8_FVAL                                             0xf
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                          0x10
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV9_FVAL                                            0x11
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                          0x12
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV10_FVAL                                           0x13
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                         0x14
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV11_FVAL                                           0x15
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                         0x16
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV12_FVAL                                           0x17
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                         0x18
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV13_FVAL                                           0x19
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                         0x1a
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV14_FVAL                                           0x1b
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                         0x1c
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV15_FVAL                                           0x1d
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                         0x1e
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV16_FVAL                                           0x1f

#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0002601c)
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_PHYS                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002601c)
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002601c)
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_RMSK                                                         0x30001
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_IN          \
        in_dword_masked(HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_ADDR, HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_RMSK)
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_ADDR, m)
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_ADDR,v)
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_ADDR,m,v,HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_IN)
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_DIVIDE_BMSK                                                  0x30000
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_DIVIDE_SHFT                                                     0x10
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_ENABLE_SHFT                                                      0x0
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_ENABLE_DISABLE_FVAL                                              0x0
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_ENABLE_ENABLE_FVAL                                               0x1

#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00027000)
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00027000)
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00027000)
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_RMSK                                                        0x80000013
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_ADDR, HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_RMSK)
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_ADDR, m)
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_ADDR,v)
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_ADDR,m,v,HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_IN)
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_ROOT_OFF_BMSK                                               0x80000000
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_ROOT_OFF_SHFT                                                     0x1f
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                               0x10
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                0x4
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_ROOT_EN_BMSK                                                       0x2
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_ROOT_EN_SHFT                                                       0x1
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                               0x0
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                0x1
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_UPDATE_BMSK                                                        0x1
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_UPDATE_SHFT                                                        0x0
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_UPDATE_DISABLE_FVAL                                                0x0
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_UPDATE_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00027004)
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00027004)
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00027004)
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_RMSK                                                             0x71f
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_ADDR, HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_RMSK)
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_ADDR, m)
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_ADDR,v)
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_ADDR,m,v,HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_IN)
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_SEL_BMSK                                                     0x700
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_SEL_SHFT                                                       0x8
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                  0x0
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                  0x1
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                  0x2
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                  0x3
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                  0x4
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                  0x5
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                  0x6
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                  0x7
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_BMSK                                                      0x1f
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_SHFT                                                       0x0
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                0x0
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                  0x1
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                0x2
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                  0x3
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                0x4
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                  0x5
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                0x6
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                  0x7
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                0x8
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                  0x9
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                0xa
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                  0xb
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                0xc
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                  0xd
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                0xe
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                  0xf
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                               0x10
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                 0x11
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                               0x12
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                0x13
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                              0x14
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                0x15
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                              0x16
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                0x17
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                              0x18
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                0x19
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                              0x1a
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                0x1b
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                              0x1c
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                0x1d
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                              0x1e
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                0x1f

#define HWIO_GCC_SYS_NOC_AXI_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00026020)
#define HWIO_GCC_SYS_NOC_AXI_CBCR_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00026020)
#define HWIO_GCC_SYS_NOC_AXI_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00026020)
#define HWIO_GCC_SYS_NOC_AXI_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_SYS_NOC_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SYS_NOC_AXI_CBCR_ADDR, HWIO_GCC_SYS_NOC_AXI_CBCR_RMSK)
#define HWIO_GCC_SYS_NOC_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_AXI_CBCR_ADDR, m)
#define HWIO_GCC_SYS_NOC_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SYS_NOC_AXI_CBCR_ADDR,v)
#define HWIO_GCC_SYS_NOC_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYS_NOC_AXI_CBCR_ADDR,m,v,HWIO_GCC_SYS_NOC_AXI_CBCR_IN)
#define HWIO_GCC_SYS_NOC_AXI_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_SYS_NOC_AXI_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_SYS_NOC_AXI_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_SYS_NOC_AXI_CBCR_CLK_ENABLE_SHFT                                                        0x0
#define HWIO_GCC_SYS_NOC_AXI_CBCR_CLK_ENABLE_DISABLE_FVAL                                                0x0
#define HWIO_GCC_SYS_NOC_AXI_CBCR_CLK_ENABLE_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00026024)
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_PHYS                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00026024)
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00026024)
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_RMSK                                                   0x80000001
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_ADDR, HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_RMSK)
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_ADDR, m)
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_ADDR,v)
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_ADDR,m,v,HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_IN)
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_CLK_OFF_BMSK                                           0x80000000
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_CLK_OFF_SHFT                                                 0x1f
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_CLK_ENABLE_BMSK                                               0x1
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_CLK_ENABLE_SHFT                                               0x0
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_CLK_ENABLE_DISABLE_FVAL                                       0x0
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_CLK_ENABLE_ENABLE_FVAL                                        0x1

#define HWIO_GCC_SYS_NOC_APSS_AHB_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00026028)
#define HWIO_GCC_SYS_NOC_APSS_AHB_CBCR_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00026028)
#define HWIO_GCC_SYS_NOC_APSS_AHB_CBCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00026028)
#define HWIO_GCC_SYS_NOC_APSS_AHB_CBCR_RMSK                                                       0x80000000
#define HWIO_GCC_SYS_NOC_APSS_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SYS_NOC_APSS_AHB_CBCR_ADDR, HWIO_GCC_SYS_NOC_APSS_AHB_CBCR_RMSK)
#define HWIO_GCC_SYS_NOC_APSS_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_APSS_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SYS_NOC_APSS_AHB_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_SYS_NOC_APSS_AHB_CBCR_CLK_OFF_SHFT                                                     0x1f

#define HWIO_GCC_SNOC_PCNOC_AHB_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0002602c)
#define HWIO_GCC_SNOC_PCNOC_AHB_CBCR_PHYS                                                         (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002602c)
#define HWIO_GCC_SNOC_PCNOC_AHB_CBCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002602c)
#define HWIO_GCC_SNOC_PCNOC_AHB_CBCR_RMSK                                                         0x80000001
#define HWIO_GCC_SNOC_PCNOC_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SNOC_PCNOC_AHB_CBCR_ADDR, HWIO_GCC_SNOC_PCNOC_AHB_CBCR_RMSK)
#define HWIO_GCC_SNOC_PCNOC_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_PCNOC_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SNOC_PCNOC_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_PCNOC_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SNOC_PCNOC_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_PCNOC_AHB_CBCR_ADDR,m,v,HWIO_GCC_SNOC_PCNOC_AHB_CBCR_IN)
#define HWIO_GCC_SNOC_PCNOC_AHB_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_SNOC_PCNOC_AHB_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_SNOC_PCNOC_AHB_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_SNOC_PCNOC_AHB_CBCR_CLK_ENABLE_SHFT                                                     0x0
#define HWIO_GCC_SNOC_PCNOC_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                             0x0
#define HWIO_GCC_SNOC_PCNOC_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                              0x1

#define HWIO_GCC_SYS_NOC_AT_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00026030)
#define HWIO_GCC_SYS_NOC_AT_CBCR_PHYS                                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00026030)
#define HWIO_GCC_SYS_NOC_AT_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00026030)
#define HWIO_GCC_SYS_NOC_AT_CBCR_RMSK                                                             0x80000001
#define HWIO_GCC_SYS_NOC_AT_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SYS_NOC_AT_CBCR_ADDR, HWIO_GCC_SYS_NOC_AT_CBCR_RMSK)
#define HWIO_GCC_SYS_NOC_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_AT_CBCR_ADDR, m)
#define HWIO_GCC_SYS_NOC_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SYS_NOC_AT_CBCR_ADDR,v)
#define HWIO_GCC_SYS_NOC_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYS_NOC_AT_CBCR_ADDR,m,v,HWIO_GCC_SYS_NOC_AT_CBCR_IN)
#define HWIO_GCC_SYS_NOC_AT_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_SYS_NOC_AT_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_SYS_NOC_AT_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_SYS_NOC_AT_CBCR_CLK_ENABLE_SHFT                                                         0x0
#define HWIO_GCC_SYS_NOC_AT_CBCR_CLK_ENABLE_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_SYS_NOC_AT_CBCR_CLK_ENABLE_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_PCNOC_BCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00027018)
#define HWIO_GCC_PCNOC_BCR_PHYS                                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00027018)
#define HWIO_GCC_PCNOC_BCR_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00027018)
#define HWIO_GCC_PCNOC_BCR_RMSK                                                                          0x1
#define HWIO_GCC_PCNOC_BCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BCR_ADDR, HWIO_GCC_PCNOC_BCR_RMSK)
#define HWIO_GCC_PCNOC_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BCR_ADDR, m)
#define HWIO_GCC_PCNOC_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BCR_ADDR,v)
#define HWIO_GCC_PCNOC_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BCR_ADDR,m,v,HWIO_GCC_PCNOC_BCR_IN)
#define HWIO_GCC_PCNOC_BCR_BLK_ARES_BMSK                                                                 0x1
#define HWIO_GCC_PCNOC_BCR_BLK_ARES_SHFT                                                                 0x0
#define HWIO_GCC_PCNOC_BCR_BLK_ARES_DISABLE_FVAL                                                         0x0
#define HWIO_GCC_PCNOC_BCR_BLK_ARES_ENABLE_FVAL                                                          0x1

#define HWIO_GCC_PCNOC_AHB_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0002701c)
#define HWIO_GCC_PCNOC_AHB_CBCR_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002701c)
#define HWIO_GCC_PCNOC_AHB_CBCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002701c)
#define HWIO_GCC_PCNOC_AHB_CBCR_RMSK                                                              0x80000001
#define HWIO_GCC_PCNOC_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_AHB_CBCR_ADDR, HWIO_GCC_PCNOC_AHB_CBCR_RMSK)
#define HWIO_GCC_PCNOC_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_AHB_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_PCNOC_AHB_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_PCNOC_AHB_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_PCNOC_AHB_CBCR_CLK_ENABLE_SHFT                                                          0x0
#define HWIO_GCC_PCNOC_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_PCNOC_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                                   0x1

#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00027020)
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_PHYS                                                          (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00027020)
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00027020)
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_RMSK                                                          0x80000001
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_DDR_CFG_CBCR_ADDR, HWIO_GCC_PCNOC_DDR_CFG_CBCR_RMSK)
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_DDR_CFG_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_DDR_CFG_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_DDR_CFG_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_DDR_CFG_CBCR_IN)
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_CLK_ENABLE_SHFT                                                      0x0
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_CLK_ENABLE_DISABLE_FVAL                                              0x0
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_CLK_ENABLE_ENABLE_FVAL                                               0x1

#define HWIO_GCC_PCNOC_RPM_AHB_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00027024)
#define HWIO_GCC_PCNOC_RPM_AHB_CBCR_PHYS                                                          (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00027024)
#define HWIO_GCC_PCNOC_RPM_AHB_CBCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00027024)
#define HWIO_GCC_PCNOC_RPM_AHB_CBCR_RMSK                                                          0x80000001
#define HWIO_GCC_PCNOC_RPM_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_RPM_AHB_CBCR_ADDR, HWIO_GCC_PCNOC_RPM_AHB_CBCR_RMSK)
#define HWIO_GCC_PCNOC_RPM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_RPM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_RPM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_RPM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_RPM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_RPM_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_RPM_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_RPM_AHB_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_PCNOC_RPM_AHB_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_PCNOC_RPM_AHB_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_PCNOC_RPM_AHB_CBCR_CLK_ENABLE_SHFT                                                      0x0
#define HWIO_GCC_PCNOC_RPM_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                              0x0
#define HWIO_GCC_PCNOC_RPM_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                               0x1

#define HWIO_GCC_PCNOC_AT_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00027028)
#define HWIO_GCC_PCNOC_AT_CBCR_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00027028)
#define HWIO_GCC_PCNOC_AT_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00027028)
#define HWIO_GCC_PCNOC_AT_CBCR_RMSK                                                               0x80000001
#define HWIO_GCC_PCNOC_AT_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_AT_CBCR_ADDR, HWIO_GCC_PCNOC_AT_CBCR_RMSK)
#define HWIO_GCC_PCNOC_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_AT_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_AT_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_AT_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_AT_CBCR_IN)
#define HWIO_GCC_PCNOC_AT_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_PCNOC_AT_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_PCNOC_AT_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_PCNOC_AT_CBCR_CLK_ENABLE_SHFT                                                           0x0
#define HWIO_GCC_PCNOC_AT_CBCR_CLK_ENABLE_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_PCNOC_AT_CBCR_CLK_ENABLE_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00017000)
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00017000)
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00017000)
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_RMSK                                                       0xf0008001
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_ADDR, HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_RMSK)
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_ADDR, m)
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_ADDR,v)
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_ADDR,m,v,HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_IN)
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                              0x70000000
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                    0x1c
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                      0x8000
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                         0xf
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                 0x0
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                  0x1
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_CLK_ENABLE_SHFT                                                   0x0
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                           0x0
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                            0x1

#define HWIO_GCC_IMEM_BCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0000e000)
#define HWIO_GCC_IMEM_BCR_PHYS                                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000e000)
#define HWIO_GCC_IMEM_BCR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000e000)
#define HWIO_GCC_IMEM_BCR_RMSK                                                                           0x1
#define HWIO_GCC_IMEM_BCR_IN          \
        in_dword_masked(HWIO_GCC_IMEM_BCR_ADDR, HWIO_GCC_IMEM_BCR_RMSK)
#define HWIO_GCC_IMEM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_IMEM_BCR_ADDR, m)
#define HWIO_GCC_IMEM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_IMEM_BCR_ADDR,v)
#define HWIO_GCC_IMEM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IMEM_BCR_ADDR,m,v,HWIO_GCC_IMEM_BCR_IN)
#define HWIO_GCC_IMEM_BCR_BLK_ARES_BMSK                                                                  0x1
#define HWIO_GCC_IMEM_BCR_BLK_ARES_SHFT                                                                  0x0
#define HWIO_GCC_IMEM_BCR_BLK_ARES_DISABLE_FVAL                                                          0x0
#define HWIO_GCC_IMEM_BCR_BLK_ARES_ENABLE_FVAL                                                           0x1

#define HWIO_GCC_IMEM_AXI_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0000e004)
#define HWIO_GCC_IMEM_AXI_CBCR_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000e004)
#define HWIO_GCC_IMEM_AXI_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000e004)
#define HWIO_GCC_IMEM_AXI_CBCR_RMSK                                                               0xf000fff0
#define HWIO_GCC_IMEM_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_IMEM_AXI_CBCR_ADDR, HWIO_GCC_IMEM_AXI_CBCR_RMSK)
#define HWIO_GCC_IMEM_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_IMEM_AXI_CBCR_ADDR, m)
#define HWIO_GCC_IMEM_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_IMEM_AXI_CBCR_ADDR,v)
#define HWIO_GCC_IMEM_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IMEM_AXI_CBCR_ADDR,m,v,HWIO_GCC_IMEM_AXI_CBCR_IN)
#define HWIO_GCC_IMEM_AXI_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_IMEM_AXI_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_IMEM_AXI_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                      0x70000000
#define HWIO_GCC_IMEM_AXI_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                            0x1c
#define HWIO_GCC_IMEM_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                              0x8000
#define HWIO_GCC_IMEM_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                 0xf
#define HWIO_GCC_IMEM_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                         0x0
#define HWIO_GCC_IMEM_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                          0x1
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_CORE_ON_BMSK                                                 0x4000
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_CORE_ON_SHFT                                                    0xe
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                       0x1
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                               0x2000
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                  0xd
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                    0x0
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                     0x1
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                              0x1000
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                 0xc
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                   0x0
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                    0x1
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_BMSK                                                             0xf00
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_SHFT                                                               0x8
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK0_FVAL                                                        0x0
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK1_FVAL                                                        0x1
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK2_FVAL                                                        0x2
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK3_FVAL                                                        0x3
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK4_FVAL                                                        0x4
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK5_FVAL                                                        0x5
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK6_FVAL                                                        0x6
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK7_FVAL                                                        0x7
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK8_FVAL                                                        0x8
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK9_FVAL                                                        0x9
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK10_FVAL                                                       0xa
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK11_FVAL                                                       0xb
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK12_FVAL                                                       0xc
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK13_FVAL                                                       0xd
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK14_FVAL                                                       0xe
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK15_FVAL                                                       0xf
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_BMSK                                                               0xf0
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_SHFT                                                                0x4
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK0_FVAL                                                         0x0
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK1_FVAL                                                         0x1
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK2_FVAL                                                         0x2
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK3_FVAL                                                         0x3
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK4_FVAL                                                         0x4
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK5_FVAL                                                         0x5
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK6_FVAL                                                         0x6
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK7_FVAL                                                         0x7
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK8_FVAL                                                         0x8
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK9_FVAL                                                         0x9
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK10_FVAL                                                        0xa
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK11_FVAL                                                        0xb
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK12_FVAL                                                        0xc
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK13_FVAL                                                        0xd
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK14_FVAL                                                        0xe
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK15_FVAL                                                        0xf

#define HWIO_GCC_IMEM_CFG_AHB_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0000e008)
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000e008)
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000e008)
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_RMSK                                                           0xf0008001
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_IMEM_CFG_AHB_CBCR_ADDR, HWIO_GCC_IMEM_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_IMEM_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_IMEM_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IMEM_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_IMEM_CFG_AHB_CBCR_IN)
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                  0x70000000
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                        0x1c
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                          0x8000
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                             0xf
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                     0x0
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                      0x1
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                       0x0
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_MSS_CFG_AHB_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00049000)
#define HWIO_GCC_MSS_CFG_AHB_CBCR_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00049000)
#define HWIO_GCC_MSS_CFG_AHB_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00049000)
#define HWIO_GCC_MSS_CFG_AHB_CBCR_RMSK                                                            0xf0008001
#define HWIO_GCC_MSS_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MSS_CFG_AHB_CBCR_ADDR, HWIO_GCC_MSS_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_MSS_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_MSS_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_MSS_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_MSS_CFG_AHB_CBCR_IN)
#define HWIO_GCC_MSS_CFG_AHB_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_MSS_CFG_AHB_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_MSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                   0x70000000
#define HWIO_GCC_MSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                         0x1c
#define HWIO_GCC_MSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                           0x8000
#define HWIO_GCC_MSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                              0xf
#define HWIO_GCC_MSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                      0x0
#define HWIO_GCC_MSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                       0x1
#define HWIO_GCC_MSS_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_MSS_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                        0x0
#define HWIO_GCC_MSS_CFG_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                                0x0
#define HWIO_GCC_MSS_CFG_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00049004)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00049004)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00049004)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_RMSK                                                        0x80000003
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_ADDR, HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_RMSK)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_ADDR, m)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_ADDR,v)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_ADDR,m,v,HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_IN)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_HW_CTL_BMSK                                                        0x2
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_HW_CTL_SHFT                                                        0x1
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_HW_CTL_DISABLE_FVAL                                                0x0
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_HW_CTL_ENABLE_FVAL                                                 0x1
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_CLK_ENABLE_SHFT                                                    0x0
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_CLK_ENABLE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_CLK_ENABLE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_RPM_CFG_XPU_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00017004)
#define HWIO_GCC_RPM_CFG_XPU_CBCR_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00017004)
#define HWIO_GCC_RPM_CFG_XPU_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00017004)
#define HWIO_GCC_RPM_CFG_XPU_CBCR_RMSK                                                            0xf0008001
#define HWIO_GCC_RPM_CFG_XPU_CBCR_IN          \
        in_dword_masked(HWIO_GCC_RPM_CFG_XPU_CBCR_ADDR, HWIO_GCC_RPM_CFG_XPU_CBCR_RMSK)
#define HWIO_GCC_RPM_CFG_XPU_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_CFG_XPU_CBCR_ADDR, m)
#define HWIO_GCC_RPM_CFG_XPU_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RPM_CFG_XPU_CBCR_ADDR,v)
#define HWIO_GCC_RPM_CFG_XPU_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_CFG_XPU_CBCR_ADDR,m,v,HWIO_GCC_RPM_CFG_XPU_CBCR_IN)
#define HWIO_GCC_RPM_CFG_XPU_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_RPM_CFG_XPU_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_RPM_CFG_XPU_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                   0x70000000
#define HWIO_GCC_RPM_CFG_XPU_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                         0x1c
#define HWIO_GCC_RPM_CFG_XPU_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                           0x8000
#define HWIO_GCC_RPM_CFG_XPU_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                              0xf
#define HWIO_GCC_RPM_CFG_XPU_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                      0x0
#define HWIO_GCC_RPM_CFG_XPU_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                       0x1
#define HWIO_GCC_RPM_CFG_XPU_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_RPM_CFG_XPU_CBCR_CLK_ENABLE_SHFT                                                        0x0
#define HWIO_GCC_RPM_CFG_XPU_CBCR_CLK_ENABLE_DISABLE_FVAL                                                0x0
#define HWIO_GCC_RPM_CFG_XPU_CBCR_CLK_ENABLE_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_QDSS_BCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00029000)
#define HWIO_GCC_QDSS_BCR_PHYS                                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00029000)
#define HWIO_GCC_QDSS_BCR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029000)
#define HWIO_GCC_QDSS_BCR_RMSK                                                                           0x1
#define HWIO_GCC_QDSS_BCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_BCR_ADDR, HWIO_GCC_QDSS_BCR_RMSK)
#define HWIO_GCC_QDSS_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_BCR_ADDR, m)
#define HWIO_GCC_QDSS_BCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_BCR_ADDR,v)
#define HWIO_GCC_QDSS_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_BCR_ADDR,m,v,HWIO_GCC_QDSS_BCR_IN)
#define HWIO_GCC_QDSS_BCR_BLK_ARES_BMSK                                                                  0x1
#define HWIO_GCC_QDSS_BCR_BLK_ARES_SHFT                                                                  0x0
#define HWIO_GCC_QDSS_BCR_BLK_ARES_DISABLE_FVAL                                                          0x0
#define HWIO_GCC_QDSS_BCR_BLK_ARES_ENABLE_FVAL                                                           0x1

#define HWIO_GCC_QDSS_DAP_AHB_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00029004)
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00029004)
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029004)
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_RMSK                                                           0x80000001
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_DAP_AHB_CBCR_ADDR, HWIO_GCC_QDSS_DAP_AHB_CBCR_RMSK)
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_DAP_AHB_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_DAP_AHB_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_DAP_AHB_CBCR_ADDR,m,v,HWIO_GCC_QDSS_DAP_AHB_CBCR_IN)
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_CLK_ENABLE_SHFT                                                       0x0
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_QDSS_CFG_AHB_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00029008)
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00029008)
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029008)
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_RMSK                                                           0xf0008001
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_CFG_AHB_CBCR_ADDR, HWIO_GCC_QDSS_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_QDSS_CFG_AHB_CBCR_IN)
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                  0x70000000
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                        0x1c
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                          0x8000
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                             0xf
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                     0x0
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                      0x1
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                       0x0
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_QDSS_AT_CMD_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0002900c)
#define HWIO_GCC_QDSS_AT_CMD_RCGR_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002900c)
#define HWIO_GCC_QDSS_AT_CMD_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002900c)
#define HWIO_GCC_QDSS_AT_CMD_RCGR_RMSK                                                            0x80000013
#define HWIO_GCC_QDSS_AT_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_AT_CMD_RCGR_ADDR, HWIO_GCC_QDSS_AT_CMD_RCGR_RMSK)
#define HWIO_GCC_QDSS_AT_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_AT_CMD_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_AT_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_AT_CMD_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_AT_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_AT_CMD_RCGR_ADDR,m,v,HWIO_GCC_QDSS_AT_CMD_RCGR_IN)
#define HWIO_GCC_QDSS_AT_CMD_RCGR_ROOT_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_QDSS_AT_CMD_RCGR_ROOT_OFF_SHFT                                                         0x1f
#define HWIO_GCC_QDSS_AT_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                   0x10
#define HWIO_GCC_QDSS_AT_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                    0x4
#define HWIO_GCC_QDSS_AT_CMD_RCGR_ROOT_EN_BMSK                                                           0x2
#define HWIO_GCC_QDSS_AT_CMD_RCGR_ROOT_EN_SHFT                                                           0x1
#define HWIO_GCC_QDSS_AT_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_QDSS_AT_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                    0x1
#define HWIO_GCC_QDSS_AT_CMD_RCGR_UPDATE_BMSK                                                            0x1
#define HWIO_GCC_QDSS_AT_CMD_RCGR_UPDATE_SHFT                                                            0x0
#define HWIO_GCC_QDSS_AT_CMD_RCGR_UPDATE_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_QDSS_AT_CMD_RCGR_UPDATE_ENABLE_FVAL                                                     0x1

#define HWIO_GCC_QDSS_AT_CFG_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00029010)
#define HWIO_GCC_QDSS_AT_CFG_RCGR_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00029010)
#define HWIO_GCC_QDSS_AT_CFG_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029010)
#define HWIO_GCC_QDSS_AT_CFG_RCGR_RMSK                                                                 0x71f
#define HWIO_GCC_QDSS_AT_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_AT_CFG_RCGR_ADDR, HWIO_GCC_QDSS_AT_CFG_RCGR_RMSK)
#define HWIO_GCC_QDSS_AT_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_AT_CFG_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_AT_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_AT_CFG_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_AT_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_AT_CFG_RCGR_ADDR,m,v,HWIO_GCC_QDSS_AT_CFG_RCGR_IN)
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_SEL_BMSK                                                         0x700
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_SEL_SHFT                                                           0x8
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                      0x0
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                      0x1
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                      0x2
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                      0x3
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                      0x4
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                      0x5
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                      0x6
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                      0x7
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_BMSK                                                          0x1f
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_SHFT                                                           0x0
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                    0x0
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                      0x1
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                    0x2
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                      0x3
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                    0x4
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                      0x5
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                    0x6
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                      0x7
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                    0x8
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                      0x9
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                    0xa
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                      0xb
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                    0xc
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                      0xd
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                    0xe
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                      0xf
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                   0x10
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                     0x11
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                   0x12
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                    0x13
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                  0x14
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                    0x15
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                  0x16
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                    0x17
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                  0x18
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                    0x19
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                  0x1a
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                    0x1b
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                  0x1c
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                    0x1d
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                  0x1e
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                    0x1f

#define HWIO_GCC_QDSS_AT_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00029024)
#define HWIO_GCC_QDSS_AT_CBCR_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00029024)
#define HWIO_GCC_QDSS_AT_CBCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029024)
#define HWIO_GCC_QDSS_AT_CBCR_RMSK                                                                0x80007ff1
#define HWIO_GCC_QDSS_AT_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_AT_CBCR_ADDR, HWIO_GCC_QDSS_AT_CBCR_RMSK)
#define HWIO_GCC_QDSS_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_AT_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_AT_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_AT_CBCR_ADDR,m,v,HWIO_GCC_QDSS_AT_CBCR_IN)
#define HWIO_GCC_QDSS_AT_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_QDSS_AT_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_CORE_ON_BMSK                                                  0x4000
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_CORE_ON_SHFT                                                     0xe
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                       0x0
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                        0x1
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                0x2000
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                   0xd
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                     0x0
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                      0x1
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                               0x1000
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                  0xc
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                    0x0
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                     0x1
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_BMSK                                                              0xf00
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_SHFT                                                                0x8
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK0_FVAL                                                         0x0
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK1_FVAL                                                         0x1
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK2_FVAL                                                         0x2
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK3_FVAL                                                         0x3
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK4_FVAL                                                         0x4
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK5_FVAL                                                         0x5
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK6_FVAL                                                         0x6
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK7_FVAL                                                         0x7
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK8_FVAL                                                         0x8
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK9_FVAL                                                         0x9
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK10_FVAL                                                        0xa
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK11_FVAL                                                        0xb
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK12_FVAL                                                        0xc
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK13_FVAL                                                        0xd
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK14_FVAL                                                        0xe
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK15_FVAL                                                        0xf
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_BMSK                                                                0xf0
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_SHFT                                                                 0x4
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK0_FVAL                                                          0x0
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK1_FVAL                                                          0x1
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK2_FVAL                                                          0x2
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK3_FVAL                                                          0x3
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK4_FVAL                                                          0x4
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK5_FVAL                                                          0x5
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK6_FVAL                                                          0x6
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK7_FVAL                                                          0x7
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK8_FVAL                                                          0x8
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK9_FVAL                                                          0x9
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK10_FVAL                                                         0xa
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK11_FVAL                                                         0xb
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK12_FVAL                                                         0xc
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK13_FVAL                                                         0xd
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK14_FVAL                                                         0xe
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK15_FVAL                                                         0xf
#define HWIO_GCC_QDSS_AT_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_QDSS_AT_CBCR_CLK_ENABLE_SHFT                                                            0x0
#define HWIO_GCC_QDSS_AT_CBCR_CLK_ENABLE_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_QDSS_AT_CBCR_CLK_ENABLE_ENABLE_FVAL                                                     0x1

#define HWIO_GCC_QDSS_ETR_USB_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00029028)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00029028)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029028)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_RMSK                                                           0x80000001
#define HWIO_GCC_QDSS_ETR_USB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_ETR_USB_CBCR_ADDR, HWIO_GCC_QDSS_ETR_USB_CBCR_RMSK)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_ETR_USB_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_ETR_USB_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_ETR_USB_CBCR_ADDR,m,v,HWIO_GCC_QDSS_ETR_USB_CBCR_IN)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_QDSS_ETR_USB_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_QDSS_ETR_USB_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_QDSS_ETR_USB_CBCR_CLK_ENABLE_SHFT                                                       0x0
#define HWIO_GCC_QDSS_ETR_USB_CBCR_CLK_ENABLE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_QDSS_ETR_USB_CBCR_CLK_ENABLE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_QDSS_STM_CMD_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0002902c)
#define HWIO_GCC_QDSS_STM_CMD_RCGR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002902c)
#define HWIO_GCC_QDSS_STM_CMD_RCGR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002902c)
#define HWIO_GCC_QDSS_STM_CMD_RCGR_RMSK                                                           0x80000013
#define HWIO_GCC_QDSS_STM_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_CMD_RCGR_ADDR, HWIO_GCC_QDSS_STM_CMD_RCGR_RMSK)
#define HWIO_GCC_QDSS_STM_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_CMD_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_STM_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_CMD_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_STM_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_CMD_RCGR_ADDR,m,v,HWIO_GCC_QDSS_STM_CMD_RCGR_IN)
#define HWIO_GCC_QDSS_STM_CMD_RCGR_ROOT_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_QDSS_STM_CMD_RCGR_ROOT_OFF_SHFT                                                        0x1f
#define HWIO_GCC_QDSS_STM_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                  0x10
#define HWIO_GCC_QDSS_STM_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                   0x4
#define HWIO_GCC_QDSS_STM_CMD_RCGR_ROOT_EN_BMSK                                                          0x2
#define HWIO_GCC_QDSS_STM_CMD_RCGR_ROOT_EN_SHFT                                                          0x1
#define HWIO_GCC_QDSS_STM_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_QDSS_STM_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                   0x1
#define HWIO_GCC_QDSS_STM_CMD_RCGR_UPDATE_BMSK                                                           0x1
#define HWIO_GCC_QDSS_STM_CMD_RCGR_UPDATE_SHFT                                                           0x0
#define HWIO_GCC_QDSS_STM_CMD_RCGR_UPDATE_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_QDSS_STM_CMD_RCGR_UPDATE_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_QDSS_STM_CFG_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00029030)
#define HWIO_GCC_QDSS_STM_CFG_RCGR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00029030)
#define HWIO_GCC_QDSS_STM_CFG_RCGR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029030)
#define HWIO_GCC_QDSS_STM_CFG_RCGR_RMSK                                                                0x71f
#define HWIO_GCC_QDSS_STM_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_CFG_RCGR_ADDR, HWIO_GCC_QDSS_STM_CFG_RCGR_RMSK)
#define HWIO_GCC_QDSS_STM_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_CFG_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_STM_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_CFG_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_STM_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_CFG_RCGR_ADDR,m,v,HWIO_GCC_QDSS_STM_CFG_RCGR_IN)
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_SEL_BMSK                                                        0x700
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_SEL_SHFT                                                          0x8
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                     0x0
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                     0x1
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                     0x2
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                     0x3
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                     0x4
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                     0x5
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                     0x6
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                     0x7
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_BMSK                                                         0x1f
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_SHFT                                                          0x0
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                   0x0
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                     0x1
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                   0x2
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                     0x3
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                   0x4
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                     0x5
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                   0x6
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                     0x7
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                   0x8
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                     0x9
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                   0xa
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                     0xb
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                   0xc
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                     0xd
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                   0xe
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                     0xf
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                  0x10
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                    0x11
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                  0x12
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                   0x13
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                 0x14
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                   0x15
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                 0x16
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                   0x17
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                 0x18
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                   0x19
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                 0x1a
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                   0x1b
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                 0x1c
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                   0x1d
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                 0x1e
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                   0x1f

#define HWIO_GCC_QDSS_STM_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00029044)
#define HWIO_GCC_QDSS_STM_CBCR_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00029044)
#define HWIO_GCC_QDSS_STM_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029044)
#define HWIO_GCC_QDSS_STM_CBCR_RMSK                                                               0xf0008001
#define HWIO_GCC_QDSS_STM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_CBCR_ADDR, HWIO_GCC_QDSS_STM_CBCR_RMSK)
#define HWIO_GCC_QDSS_STM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_STM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_STM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_CBCR_ADDR,m,v,HWIO_GCC_QDSS_STM_CBCR_IN)
#define HWIO_GCC_QDSS_STM_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_QDSS_STM_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_QDSS_STM_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                      0x70000000
#define HWIO_GCC_QDSS_STM_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                            0x1c
#define HWIO_GCC_QDSS_STM_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                              0x8000
#define HWIO_GCC_QDSS_STM_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                 0xf
#define HWIO_GCC_QDSS_STM_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                         0x0
#define HWIO_GCC_QDSS_STM_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                          0x1
#define HWIO_GCC_QDSS_STM_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_QDSS_STM_CBCR_CLK_ENABLE_SHFT                                                           0x0
#define HWIO_GCC_QDSS_STM_CBCR_CLK_ENABLE_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_QDSS_STM_CBCR_CLK_ENABLE_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00029048)
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00029048)
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029048)
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_RMSK                                                    0x80000013
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ADDR, HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_RMSK)
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ADDR,m,v,HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_IN)
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ROOT_OFF_BMSK                                           0x80000000
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ROOT_OFF_SHFT                                                 0x1f
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                           0x10
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                            0x4
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ROOT_EN_BMSK                                                   0x2
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ROOT_EN_SHFT                                                   0x1
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                           0x0
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                            0x1
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_UPDATE_BMSK                                                    0x1
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_UPDATE_SHFT                                                    0x0
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_UPDATE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_UPDATE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0002904c)
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002904c)
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002904c)
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_RMSK                                                         0x71f
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_ADDR, HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_RMSK)
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_ADDR,m,v,HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_IN)
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_SEL_BMSK                                                 0x700
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_SEL_SHFT                                                   0x8
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_SEL_SRC0_FVAL                                              0x0
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_SEL_SRC1_FVAL                                              0x1
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_SEL_SRC2_FVAL                                              0x2
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_SEL_SRC3_FVAL                                              0x3
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_SEL_SRC4_FVAL                                              0x4
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_SEL_SRC5_FVAL                                              0x5
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_SEL_SRC6_FVAL                                              0x6
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_SEL_SRC7_FVAL                                              0x7
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_BMSK                                                  0x1f
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_SHFT                                                   0x0
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                            0x0
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV1_FVAL                                              0x1
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                            0x2
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV2_FVAL                                              0x3
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                            0x4
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV3_FVAL                                              0x5
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                            0x6
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV4_FVAL                                              0x7
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                            0x8
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV5_FVAL                                              0x9
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                            0xa
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV6_FVAL                                              0xb
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                            0xc
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV7_FVAL                                              0xd
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                            0xe
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV8_FVAL                                              0xf
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                           0x10
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV9_FVAL                                             0x11
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                           0x12
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV10_FVAL                                            0x13
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                          0x14
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV11_FVAL                                            0x15
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                          0x16
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV12_FVAL                                            0x17
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                          0x18
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV13_FVAL                                            0x19
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                          0x1a
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV14_FVAL                                            0x1b
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                          0x1c
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV15_FVAL                                            0x1d
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                          0x1e
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV16_FVAL                                            0x1f

#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00029060)
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00029060)
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029060)
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TRACECLKIN_CBCR_ADDR, HWIO_GCC_QDSS_TRACECLKIN_CBCR_RMSK)
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TRACECLKIN_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TRACECLKIN_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TRACECLKIN_CBCR_ADDR,m,v,HWIO_GCC_QDSS_TRACECLKIN_CBCR_IN)
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_CLK_ENABLE_SHFT                                                    0x0
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_CLK_ENABLE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_CLK_ENABLE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00029064)
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_PHYS                                                         (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00029064)
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029064)
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_RMSK                                                         0x80000013
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ADDR, HWIO_GCC_QDSS_TSCTR_CMD_RCGR_RMSK)
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ADDR,m,v,HWIO_GCC_QDSS_TSCTR_CMD_RCGR_IN)
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ROOT_OFF_BMSK                                                0x80000000
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ROOT_OFF_SHFT                                                      0x1f
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                0x10
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                 0x4
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ROOT_EN_BMSK                                                        0x2
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ROOT_EN_SHFT                                                        0x1
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                0x0
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                 0x1
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_UPDATE_BMSK                                                         0x1
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_UPDATE_SHFT                                                         0x0
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_UPDATE_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_UPDATE_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00029068)
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_PHYS                                                         (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00029068)
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029068)
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_RMSK                                                              0x71f
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_CFG_RCGR_ADDR, HWIO_GCC_QDSS_TSCTR_CFG_RCGR_RMSK)
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_CFG_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TSCTR_CFG_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TSCTR_CFG_RCGR_ADDR,m,v,HWIO_GCC_QDSS_TSCTR_CFG_RCGR_IN)
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_SEL_BMSK                                                      0x700
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_SEL_SHFT                                                        0x8
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                   0x0
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                   0x1
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                   0x2
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                   0x3
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                   0x4
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                   0x5
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                   0x6
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                   0x7
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_BMSK                                                       0x1f
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_SHFT                                                        0x0
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                 0x0
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                   0x1
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                 0x2
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                   0x3
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                 0x4
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                   0x5
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                 0x6
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                   0x7
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                 0x8
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                   0x9
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                 0xa
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                   0xb
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                 0xc
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                   0xd
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                 0xe
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                   0xf
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                0x10
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                  0x11
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                0x12
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                 0x13
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                               0x14
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                 0x15
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                               0x16
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                 0x17
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                               0x18
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                 0x19
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                               0x1a
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                 0x1b
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                               0x1c
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                 0x1d
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                               0x1e
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                 0x1f

#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0002907c)
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002907c)
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002907c)
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_ADDR, HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_RMSK)
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_ADDR,m,v,HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_IN)
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_CLK_ENABLE_SHFT                                                    0x0
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_CLK_ENABLE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_CLK_ENABLE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00029080)
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00029080)
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029080)
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_ADDR, HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_RMSK)
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_ADDR,m,v,HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_IN)
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_CLK_ENABLE_SHFT                                                    0x0
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_CLK_ENABLE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_CLK_ENABLE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_QDSS_DAP_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00029084)
#define HWIO_GCC_QDSS_DAP_CBCR_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00029084)
#define HWIO_GCC_QDSS_DAP_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029084)
#define HWIO_GCC_QDSS_DAP_CBCR_RMSK                                                               0x80000001
#define HWIO_GCC_QDSS_DAP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_DAP_CBCR_ADDR, HWIO_GCC_QDSS_DAP_CBCR_RMSK)
#define HWIO_GCC_QDSS_DAP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_DAP_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_DAP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_DAP_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_DAP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_DAP_CBCR_ADDR,m,v,HWIO_GCC_QDSS_DAP_CBCR_IN)
#define HWIO_GCC_QDSS_DAP_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_QDSS_DAP_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_QDSS_DAP_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_QDSS_DAP_CBCR_CLK_ENABLE_SHFT                                                           0x0
#define HWIO_GCC_QDSS_DAP_CBCR_CLK_ENABLE_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_QDSS_DAP_CBCR_CLK_ENABLE_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00029088)
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00029088)
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029088)
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_ADDR, HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_RMSK)
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_ADDR,m,v,HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_IN)
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_CLK_ENABLE_SHFT                                                    0x0
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_CLK_ENABLE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_CLK_ENABLE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0002908c)
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002908c)
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002908c)
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_ADDR, HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_RMSK)
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_ADDR,m,v,HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_IN)
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_CLK_ENABLE_SHFT                                                    0x0
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_CLK_ENABLE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_CLK_ENABLE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00029090)
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00029090)
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029090)
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_RMSK                                                       0x80000001
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_ADDR, HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_RMSK)
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_ADDR,m,v,HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_IN)
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_CLK_ENABLE_SHFT                                                   0x0
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_CLK_ENABLE_DISABLE_FVAL                                           0x0
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_CLK_ENABLE_ENABLE_FVAL                                            0x1

#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00030000)
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_PHYS                                                          (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00030000)
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00030000)
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_RMSK                                                          0x80000002
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GCC_SLEEP_CMD_RCGR_ADDR, HWIO_GCC_GCC_SLEEP_CMD_RCGR_RMSK)
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_SLEEP_CMD_RCGR_ADDR, m)
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GCC_SLEEP_CMD_RCGR_ADDR,v)
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_SLEEP_CMD_RCGR_ADDR,m,v,HWIO_GCC_GCC_SLEEP_CMD_RCGR_IN)
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_ROOT_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_ROOT_OFF_SHFT                                                       0x1f
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_ROOT_EN_BMSK                                                         0x2
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_ROOT_EN_SHFT                                                         0x1
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_QUSB2A_PHY_BCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00041028)
#define HWIO_GCC_QUSB2A_PHY_BCR_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00041028)
#define HWIO_GCC_QUSB2A_PHY_BCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00041028)
#define HWIO_GCC_QUSB2A_PHY_BCR_RMSK                                                                     0x1
#define HWIO_GCC_QUSB2A_PHY_BCR_IN          \
        in_dword_masked(HWIO_GCC_QUSB2A_PHY_BCR_ADDR, HWIO_GCC_QUSB2A_PHY_BCR_RMSK)
#define HWIO_GCC_QUSB2A_PHY_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QUSB2A_PHY_BCR_ADDR, m)
#define HWIO_GCC_QUSB2A_PHY_BCR_OUT(v)      \
        out_dword(HWIO_GCC_QUSB2A_PHY_BCR_ADDR,v)
#define HWIO_GCC_QUSB2A_PHY_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QUSB2A_PHY_BCR_ADDR,m,v,HWIO_GCC_QUSB2A_PHY_BCR_IN)
#define HWIO_GCC_QUSB2A_PHY_BCR_BLK_ARES_BMSK                                                            0x1
#define HWIO_GCC_QUSB2A_PHY_BCR_BLK_ARES_SHFT                                                            0x0
#define HWIO_GCC_QUSB2A_PHY_BCR_BLK_ARES_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_QUSB2A_PHY_BCR_BLK_ARES_ENABLE_FVAL                                                     0x1

#define HWIO_GCC_SDCC1_BCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00042000)
#define HWIO_GCC_SDCC1_BCR_PHYS                                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00042000)
#define HWIO_GCC_SDCC1_BCR_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00042000)
#define HWIO_GCC_SDCC1_BCR_RMSK                                                                          0x1
#define HWIO_GCC_SDCC1_BCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_BCR_ADDR, HWIO_GCC_SDCC1_BCR_RMSK)
#define HWIO_GCC_SDCC1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_BCR_ADDR, m)
#define HWIO_GCC_SDCC1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_BCR_ADDR,v)
#define HWIO_GCC_SDCC1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_BCR_ADDR,m,v,HWIO_GCC_SDCC1_BCR_IN)
#define HWIO_GCC_SDCC1_BCR_BLK_ARES_BMSK                                                                 0x1
#define HWIO_GCC_SDCC1_BCR_BLK_ARES_SHFT                                                                 0x0
#define HWIO_GCC_SDCC1_BCR_BLK_ARES_DISABLE_FVAL                                                         0x0
#define HWIO_GCC_SDCC1_BCR_BLK_ARES_ENABLE_FVAL                                                          0x1

#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00042004)
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_PHYS                                                         (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00042004)
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00042004)
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_RMSK                                                         0x800000f3
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_CMD_RCGR_ADDR, HWIO_GCC_SDCC1_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_SDCC1_APPS_CMD_RCGR_IN)
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_ROOT_OFF_BMSK                                                0x80000000
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                      0x1f
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_DIRTY_D_BMSK                                                       0x80
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_DIRTY_D_SHFT                                                        0x7
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_DIRTY_M_BMSK                                                       0x40
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_DIRTY_M_SHFT                                                        0x6
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_DIRTY_N_BMSK                                                       0x20
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_DIRTY_N_SHFT                                                        0x5
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                0x10
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                 0x4
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_ROOT_EN_BMSK                                                        0x2
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_ROOT_EN_SHFT                                                        0x1
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                0x0
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                 0x1
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_UPDATE_BMSK                                                         0x1
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_UPDATE_SHFT                                                         0x0
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00042008)
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_PHYS                                                         (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00042008)
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00042008)
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_RMSK                                                             0x371f
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_CFG_RCGR_ADDR, HWIO_GCC_SDCC1_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_SDCC1_APPS_CFG_RCGR_IN)
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_MODE_BMSK                                                        0x3000
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_MODE_SHFT                                                           0xc
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_MODE_BYPASS_FVAL                                                    0x0
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_MODE_SWALLOW_FVAL                                                   0x1
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                                 0x2
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                               0x3
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_SEL_BMSK                                                      0x700
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_SEL_SHFT                                                        0x8
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                   0x0
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                   0x1
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                   0x2
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                   0x3
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                   0x4
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                   0x5
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                   0x6
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                   0x7
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_BMSK                                                       0x1f
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_SHFT                                                        0x0
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                 0x0
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                   0x1
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                 0x2
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                   0x3
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                 0x4
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                   0x5
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                 0x6
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                   0x7
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                 0x8
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                   0x9
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                 0xa
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                   0xb
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                 0xc
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                   0xd
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                 0xe
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                   0xf
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                0x10
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                  0x11
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                0x12
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                 0x13
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                               0x14
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                 0x15
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                               0x16
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                 0x17
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                               0x18
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                 0x19
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                               0x1a
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                 0x1b
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                               0x1c
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                 0x1d
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                               0x1e
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                 0x1f

#define HWIO_GCC_SDCC1_APPS_M_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0004200c)
#define HWIO_GCC_SDCC1_APPS_M_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0004200c)
#define HWIO_GCC_SDCC1_APPS_M_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004200c)
#define HWIO_GCC_SDCC1_APPS_M_RMSK                                                                      0xff
#define HWIO_GCC_SDCC1_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_M_ADDR, HWIO_GCC_SDCC1_APPS_M_RMSK)
#define HWIO_GCC_SDCC1_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_M_ADDR, m)
#define HWIO_GCC_SDCC1_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_APPS_M_ADDR,v)
#define HWIO_GCC_SDCC1_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_APPS_M_ADDR,m,v,HWIO_GCC_SDCC1_APPS_M_IN)
#define HWIO_GCC_SDCC1_APPS_M_M_BMSK                                                                    0xff
#define HWIO_GCC_SDCC1_APPS_M_M_SHFT                                                                     0x0

#define HWIO_GCC_SDCC1_APPS_N_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00042010)
#define HWIO_GCC_SDCC1_APPS_N_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00042010)
#define HWIO_GCC_SDCC1_APPS_N_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00042010)
#define HWIO_GCC_SDCC1_APPS_N_RMSK                                                                      0xff
#define HWIO_GCC_SDCC1_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_N_ADDR, HWIO_GCC_SDCC1_APPS_N_RMSK)
#define HWIO_GCC_SDCC1_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_N_ADDR, m)
#define HWIO_GCC_SDCC1_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_APPS_N_ADDR,v)
#define HWIO_GCC_SDCC1_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_APPS_N_ADDR,m,v,HWIO_GCC_SDCC1_APPS_N_IN)
#define HWIO_GCC_SDCC1_APPS_N_NOT_N_MINUS_M_BMSK                                                        0xff
#define HWIO_GCC_SDCC1_APPS_N_NOT_N_MINUS_M_SHFT                                                         0x0

#define HWIO_GCC_SDCC1_APPS_D_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00042014)
#define HWIO_GCC_SDCC1_APPS_D_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00042014)
#define HWIO_GCC_SDCC1_APPS_D_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00042014)
#define HWIO_GCC_SDCC1_APPS_D_RMSK                                                                      0xff
#define HWIO_GCC_SDCC1_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_D_ADDR, HWIO_GCC_SDCC1_APPS_D_RMSK)
#define HWIO_GCC_SDCC1_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_D_ADDR, m)
#define HWIO_GCC_SDCC1_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_APPS_D_ADDR,v)
#define HWIO_GCC_SDCC1_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_APPS_D_ADDR,m,v,HWIO_GCC_SDCC1_APPS_D_IN)
#define HWIO_GCC_SDCC1_APPS_D_NOT_2D_BMSK                                                               0xff
#define HWIO_GCC_SDCC1_APPS_D_NOT_2D_SHFT                                                                0x0

#define HWIO_GCC_SDCC1_APPS_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00042018)
#define HWIO_GCC_SDCC1_APPS_CBCR_PHYS                                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00042018)
#define HWIO_GCC_SDCC1_APPS_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00042018)
#define HWIO_GCC_SDCC1_APPS_CBCR_RMSK                                                             0x80007ff1
#define HWIO_GCC_SDCC1_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_CBCR_ADDR, HWIO_GCC_SDCC1_APPS_CBCR_RMSK)
#define HWIO_GCC_SDCC1_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_CBCR_ADDR, m)
#define HWIO_GCC_SDCC1_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_APPS_CBCR_ADDR,v)
#define HWIO_GCC_SDCC1_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_APPS_CBCR_ADDR,m,v,HWIO_GCC_SDCC1_APPS_CBCR_IN)
#define HWIO_GCC_SDCC1_APPS_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_SDCC1_APPS_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_CORE_ON_BMSK                                               0x4000
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_CORE_ON_SHFT                                                  0xe
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                    0x0
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                     0x1
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                             0x2000
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                0xd
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                  0x0
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                   0x1
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                            0x1000
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                               0xc
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                 0x0
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                  0x1
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_BMSK                                                           0xf00
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_SHFT                                                             0x8
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK0_FVAL                                                      0x0
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK1_FVAL                                                      0x1
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK2_FVAL                                                      0x2
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK3_FVAL                                                      0x3
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK4_FVAL                                                      0x4
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK5_FVAL                                                      0x5
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK6_FVAL                                                      0x6
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK7_FVAL                                                      0x7
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK8_FVAL                                                      0x8
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK9_FVAL                                                      0x9
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK10_FVAL                                                     0xa
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK11_FVAL                                                     0xb
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK12_FVAL                                                     0xc
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK13_FVAL                                                     0xd
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK14_FVAL                                                     0xe
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK15_FVAL                                                     0xf
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_BMSK                                                             0xf0
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_SHFT                                                              0x4
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK0_FVAL                                                       0x0
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK1_FVAL                                                       0x1
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK2_FVAL                                                       0x2
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK3_FVAL                                                       0x3
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK4_FVAL                                                       0x4
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK5_FVAL                                                       0x5
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK6_FVAL                                                       0x6
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK7_FVAL                                                       0x7
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK8_FVAL                                                       0x8
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK9_FVAL                                                       0x9
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK10_FVAL                                                      0xa
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK11_FVAL                                                      0xb
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK12_FVAL                                                      0xc
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK13_FVAL                                                      0xd
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK14_FVAL                                                      0xe
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK15_FVAL                                                      0xf
#define HWIO_GCC_SDCC1_APPS_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_SDCC1_APPS_CBCR_CLK_ENABLE_SHFT                                                         0x0
#define HWIO_GCC_SDCC1_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_SDCC1_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_SDCC1_AHB_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0004201c)
#define HWIO_GCC_SDCC1_AHB_CBCR_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0004201c)
#define HWIO_GCC_SDCC1_AHB_CBCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004201c)
#define HWIO_GCC_SDCC1_AHB_CBCR_RMSK                                                              0xf000fff1
#define HWIO_GCC_SDCC1_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_AHB_CBCR_ADDR, HWIO_GCC_SDCC1_AHB_CBCR_RMSK)
#define HWIO_GCC_SDCC1_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SDCC1_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SDCC1_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_AHB_CBCR_ADDR,m,v,HWIO_GCC_SDCC1_AHB_CBCR_IN)
#define HWIO_GCC_SDCC1_AHB_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_SDCC1_AHB_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_SDCC1_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                     0x70000000
#define HWIO_GCC_SDCC1_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                           0x1c
#define HWIO_GCC_SDCC1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                             0x8000
#define HWIO_GCC_SDCC1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                0xf
#define HWIO_GCC_SDCC1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                        0x0
#define HWIO_GCC_SDCC1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                         0x1
#define HWIO_GCC_SDCC1_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                                0x4000
#define HWIO_GCC_SDCC1_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                   0xe
#define HWIO_GCC_SDCC1_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                     0x0
#define HWIO_GCC_SDCC1_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                      0x1
#define HWIO_GCC_SDCC1_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                              0x2000
#define HWIO_GCC_SDCC1_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                 0xd
#define HWIO_GCC_SDCC1_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                   0x0
#define HWIO_GCC_SDCC1_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                    0x1
#define HWIO_GCC_SDCC1_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                             0x1000
#define HWIO_GCC_SDCC1_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                0xc
#define HWIO_GCC_SDCC1_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                  0x0
#define HWIO_GCC_SDCC1_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                   0x1
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_BMSK                                                            0xf00
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_SHFT                                                              0x8
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK0_FVAL                                                       0x0
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK1_FVAL                                                       0x1
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK2_FVAL                                                       0x2
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK3_FVAL                                                       0x3
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK4_FVAL                                                       0x4
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK5_FVAL                                                       0x5
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK6_FVAL                                                       0x6
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK7_FVAL                                                       0x7
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK8_FVAL                                                       0x8
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK9_FVAL                                                       0x9
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK10_FVAL                                                      0xa
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK11_FVAL                                                      0xb
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK12_FVAL                                                      0xc
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK13_FVAL                                                      0xd
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK14_FVAL                                                      0xe
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK15_FVAL                                                      0xf
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_BMSK                                                              0xf0
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_SHFT                                                               0x4
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK0_FVAL                                                        0x0
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK1_FVAL                                                        0x1
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK2_FVAL                                                        0x2
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK3_FVAL                                                        0x3
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK4_FVAL                                                        0x4
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK5_FVAL                                                        0x5
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK6_FVAL                                                        0x6
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK7_FVAL                                                        0x7
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK8_FVAL                                                        0x8
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK9_FVAL                                                        0x9
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK10_FVAL                                                       0xa
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK11_FVAL                                                       0xb
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK12_FVAL                                                       0xc
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK13_FVAL                                                       0xd
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK14_FVAL                                                       0xe
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK15_FVAL                                                       0xf
#define HWIO_GCC_SDCC1_AHB_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_SDCC1_AHB_CBCR_CLK_ENABLE_SHFT                                                          0x0
#define HWIO_GCC_SDCC1_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_SDCC1_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                                   0x1

#define HWIO_GCC_BLSP1_BCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00001000)
#define HWIO_GCC_BLSP1_BCR_PHYS                                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001000)
#define HWIO_GCC_BLSP1_BCR_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001000)
#define HWIO_GCC_BLSP1_BCR_RMSK                                                                          0x1
#define HWIO_GCC_BLSP1_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_BCR_ADDR, HWIO_GCC_BLSP1_BCR_RMSK)
#define HWIO_GCC_BLSP1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_BCR_ADDR,m,v,HWIO_GCC_BLSP1_BCR_IN)
#define HWIO_GCC_BLSP1_BCR_BLK_ARES_BMSK                                                                 0x1
#define HWIO_GCC_BLSP1_BCR_BLK_ARES_SHFT                                                                 0x0
#define HWIO_GCC_BLSP1_BCR_BLK_ARES_DISABLE_FVAL                                                         0x0
#define HWIO_GCC_BLSP1_BCR_BLK_ARES_ENABLE_FVAL                                                          0x1

#define HWIO_GCC_BLSP1_SLEEP_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00001004)
#define HWIO_GCC_BLSP1_SLEEP_CBCR_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001004)
#define HWIO_GCC_BLSP1_SLEEP_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001004)
#define HWIO_GCC_BLSP1_SLEEP_CBCR_RMSK                                                            0x80000000
#define HWIO_GCC_BLSP1_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_SLEEP_CBCR_ADDR, HWIO_GCC_BLSP1_SLEEP_CBCR_RMSK)
#define HWIO_GCC_BLSP1_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_SLEEP_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_BLSP1_SLEEP_CBCR_CLK_OFF_SHFT                                                          0x1f

#define HWIO_GCC_BLSP1_AHB_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00001008)
#define HWIO_GCC_BLSP1_AHB_CBCR_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001008)
#define HWIO_GCC_BLSP1_AHB_CBCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001008)
#define HWIO_GCC_BLSP1_AHB_CBCR_RMSK                                                              0xf000fff0
#define HWIO_GCC_BLSP1_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_AHB_CBCR_ADDR, HWIO_GCC_BLSP1_AHB_CBCR_RMSK)
#define HWIO_GCC_BLSP1_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_AHB_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_AHB_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_AHB_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_AHB_CBCR_IN)
#define HWIO_GCC_BLSP1_AHB_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_BLSP1_AHB_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_BLSP1_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                     0x70000000
#define HWIO_GCC_BLSP1_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                           0x1c
#define HWIO_GCC_BLSP1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                             0x8000
#define HWIO_GCC_BLSP1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                0xf
#define HWIO_GCC_BLSP1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                        0x0
#define HWIO_GCC_BLSP1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                         0x1
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                                0x4000
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                   0xe
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                     0x0
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                      0x1
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                              0x2000
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                 0xd
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                   0x0
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                    0x1
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                             0x1000
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                0xc
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                  0x0
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                   0x1
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_BMSK                                                            0xf00
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_SHFT                                                              0x8
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK0_FVAL                                                       0x0
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK1_FVAL                                                       0x1
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK2_FVAL                                                       0x2
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK3_FVAL                                                       0x3
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK4_FVAL                                                       0x4
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK5_FVAL                                                       0x5
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK6_FVAL                                                       0x6
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK7_FVAL                                                       0x7
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK8_FVAL                                                       0x8
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK9_FVAL                                                       0x9
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK10_FVAL                                                      0xa
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK11_FVAL                                                      0xb
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK12_FVAL                                                      0xc
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK13_FVAL                                                      0xd
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK14_FVAL                                                      0xe
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK15_FVAL                                                      0xf
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_BMSK                                                              0xf0
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_SHFT                                                               0x4
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK0_FVAL                                                        0x0
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK1_FVAL                                                        0x1
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK2_FVAL                                                        0x2
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK3_FVAL                                                        0x3
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK4_FVAL                                                        0x4
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK5_FVAL                                                        0x5
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK6_FVAL                                                        0x6
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK7_FVAL                                                        0x7
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK8_FVAL                                                        0x8
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK9_FVAL                                                        0x9
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK10_FVAL                                                       0xa
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK11_FVAL                                                       0xb
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK12_FVAL                                                       0xc
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK13_FVAL                                                       0xd
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK14_FVAL                                                       0xe
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK15_FVAL                                                       0xf

#define HWIO_GCC_BLSP1_QUP1_BCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00002000)
#define HWIO_GCC_BLSP1_QUP1_BCR_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00002000)
#define HWIO_GCC_BLSP1_QUP1_BCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002000)
#define HWIO_GCC_BLSP1_QUP1_BCR_RMSK                                                                     0x1
#define HWIO_GCC_BLSP1_QUP1_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_BCR_ADDR, HWIO_GCC_BLSP1_QUP1_BCR_RMSK)
#define HWIO_GCC_BLSP1_QUP1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_BCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_BCR_IN)
#define HWIO_GCC_BLSP1_QUP1_BCR_BLK_ARES_BMSK                                                            0x1
#define HWIO_GCC_BLSP1_QUP1_BCR_BLK_ARES_SHFT                                                            0x0
#define HWIO_GCC_BLSP1_QUP1_BCR_BLK_ARES_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_BLSP1_QUP1_BCR_BLK_ARES_ENABLE_FVAL                                                     0x1

#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00002004)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00002004)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002004)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_RMSK                                                    0x80000001
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_CLK_ENABLE_SHFT                                                0x0
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                        0x0
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                         0x1

#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00002008)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00002008)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002008)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_RMSK                                                    0x80000001
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                                0x0
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                        0x0
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                         0x1

#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0000200c)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_PHYS                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000200c)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000200c)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_RMSK                                                0x80000013
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ROOT_OFF_BMSK                                       0x80000000
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ROOT_OFF_SHFT                                             0x1f
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                       0x10
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                        0x4
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ROOT_EN_BMSK                                               0x2
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ROOT_EN_SHFT                                               0x1
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                       0x0
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                        0x1
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_UPDATE_BMSK                                                0x1
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_UPDATE_SHFT                                                0x0
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                        0x0
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                         0x1

#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00002010)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_PHYS                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00002010)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002010)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_RMSK                                                     0x71f
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_SEL_BMSK                                             0x700
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_SEL_SHFT                                               0x8
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                          0x0
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                          0x1
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                          0x2
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                          0x3
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                          0x4
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                          0x5
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                          0x6
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                          0x7
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_BMSK                                              0x1f
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_SHFT                                               0x0
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                        0x0
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                          0x1
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                        0x2
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                          0x3
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                        0x4
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                          0x5
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                        0x6
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                          0x7
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                        0x8
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                          0x9
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                        0xa
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                          0xb
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                        0xc
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                          0xd
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                        0xe
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                          0xf
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                       0x10
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                         0x11
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                       0x12
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                        0x13
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                      0x14
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                        0x15
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                      0x16
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                        0x17
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                      0x18
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                        0x19
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                      0x1a
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                        0x1b
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                      0x1c
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                        0x1d
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                      0x1e
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                        0x1f

#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00003000)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_PHYS                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00003000)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003000)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_RMSK                                                0x80000013
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ROOT_OFF_BMSK                                       0x80000000
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ROOT_OFF_SHFT                                             0x1f
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                       0x10
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                        0x4
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ROOT_EN_BMSK                                               0x2
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ROOT_EN_SHFT                                               0x1
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                       0x0
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                        0x1
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_UPDATE_BMSK                                                0x1
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_UPDATE_SHFT                                                0x0
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                        0x0
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                         0x1

#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00003004)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_PHYS                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00003004)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003004)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_RMSK                                                     0x71f
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_SEL_BMSK                                             0x700
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_SEL_SHFT                                               0x8
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                          0x0
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                          0x1
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                          0x2
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                          0x3
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                          0x4
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                          0x5
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                          0x6
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                          0x7
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_BMSK                                              0x1f
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_SHFT                                               0x0
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                        0x0
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                          0x1
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                        0x2
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                          0x3
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                        0x4
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                          0x5
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                        0x6
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                          0x7
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                        0x8
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                          0x9
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                        0xa
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                          0xb
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                        0xc
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                          0xd
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                        0xe
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                          0xf
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                       0x10
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                         0x11
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                       0x12
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                        0x13
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                      0x14
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                        0x15
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                      0x16
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                        0x17
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                      0x18
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                        0x19
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                      0x1a
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                        0x1b
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                      0x1c
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                        0x1d
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                      0x1e
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                        0x1f

#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00004000)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_PHYS                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00004000)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00004000)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_RMSK                                                0x80000013
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ROOT_OFF_BMSK                                       0x80000000
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ROOT_OFF_SHFT                                             0x1f
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                       0x10
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                        0x4
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ROOT_EN_BMSK                                               0x2
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ROOT_EN_SHFT                                               0x1
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                       0x0
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                        0x1
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_UPDATE_BMSK                                                0x1
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_UPDATE_SHFT                                                0x0
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                        0x0
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                         0x1

#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00004004)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_PHYS                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00004004)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00004004)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_RMSK                                                     0x71f
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_SEL_BMSK                                             0x700
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_SEL_SHFT                                               0x8
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                          0x0
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                          0x1
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                          0x2
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                          0x3
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                          0x4
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                          0x5
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                          0x6
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                          0x7
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_BMSK                                              0x1f
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_SHFT                                               0x0
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                        0x0
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                          0x1
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                        0x2
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                          0x3
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                        0x4
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                          0x5
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                        0x6
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                          0x7
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                        0x8
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                          0x9
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                        0xa
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                          0xb
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                        0xc
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                          0xd
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                        0xe
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                          0xf
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                       0x10
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                         0x11
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                       0x12
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                        0x13
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                      0x14
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                        0x15
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                      0x16
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                        0x17
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                      0x18
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                        0x19
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                      0x1a
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                        0x1b
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                      0x1c
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                        0x1d
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                      0x1e
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                        0x1f

#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00005000)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_PHYS                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00005000)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00005000)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_RMSK                                                0x80000013
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ROOT_OFF_BMSK                                       0x80000000
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ROOT_OFF_SHFT                                             0x1f
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                       0x10
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                        0x4
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ROOT_EN_BMSK                                               0x2
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ROOT_EN_SHFT                                               0x1
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                       0x0
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                        0x1
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_UPDATE_BMSK                                                0x1
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_UPDATE_SHFT                                                0x0
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                        0x0
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                         0x1

#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00005004)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_PHYS                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00005004)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00005004)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_RMSK                                                     0x71f
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_SEL_BMSK                                             0x700
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_SEL_SHFT                                               0x8
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                          0x0
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                          0x1
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                          0x2
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                          0x3
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                          0x4
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                          0x5
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                          0x6
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                          0x7
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_BMSK                                              0x1f
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_SHFT                                               0x0
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                        0x0
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                          0x1
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                        0x2
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                          0x3
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                        0x4
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                          0x5
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                        0x6
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                          0x7
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                        0x8
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                          0x9
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                        0xa
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                          0xb
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                        0xc
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                          0xd
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                        0xe
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                          0xf
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                       0x10
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                         0x11
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                       0x12
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                        0x13
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                      0x14
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                        0x15
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                      0x16
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                        0x17
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                      0x18
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                        0x19
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                      0x1a
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                        0x1b
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                      0x1c
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                        0x1d
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                      0x1e
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                        0x1f

#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00002024)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_PHYS                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00002024)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002024)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_RMSK                                                0x800000f3
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ROOT_OFF_BMSK                                       0x80000000
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ROOT_OFF_SHFT                                             0x1f
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_D_BMSK                                              0x80
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_D_SHFT                                               0x7
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_M_BMSK                                              0x40
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_M_SHFT                                               0x6
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_N_BMSK                                              0x20
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_N_SHFT                                               0x5
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                       0x10
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                        0x4
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ROOT_EN_BMSK                                               0x2
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ROOT_EN_SHFT                                               0x1
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                       0x0
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                        0x1
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_UPDATE_BMSK                                                0x1
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_UPDATE_SHFT                                                0x0
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                        0x0
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                         0x1

#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00002028)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_PHYS                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00002028)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002028)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_RMSK                                                    0x371f
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_MODE_BMSK                                               0x3000
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_MODE_SHFT                                                  0xc
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_MODE_BYPASS_FVAL                                           0x0
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_MODE_SWALLOW_FVAL                                          0x1
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                        0x2
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                      0x3
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_BMSK                                             0x700
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_SHFT                                               0x8
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                          0x0
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                          0x1
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                          0x2
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                          0x3
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                          0x4
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                          0x5
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                          0x6
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                          0x7
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_BMSK                                              0x1f
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_SHFT                                               0x0
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                        0x0
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                          0x1
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                        0x2
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                          0x3
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                        0x4
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                          0x5
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                        0x6
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                          0x7
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                        0x8
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                          0x9
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                        0xa
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                          0xb
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                        0xc
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                          0xd
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                        0xe
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                          0xf
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                       0x10
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                         0x11
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                       0x12
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                        0x13
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                      0x14
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                        0x15
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                      0x16
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                        0x17
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                      0x18
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                        0x19
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                      0x1a
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                        0x1b
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                      0x1c
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                        0x1d
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                      0x1e
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                        0x1f

#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0000202c)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000202c)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000202c)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_RMSK                                                             0xff
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_ADDR, HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_IN)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_M_BMSK                                                           0xff
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_M_SHFT                                                            0x0

#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00002030)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00002030)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002030)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_RMSK                                                             0xff
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_ADDR, HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_IN)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_NOT_N_MINUS_M_BMSK                                               0xff
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_NOT_N_MINUS_M_SHFT                                                0x0

#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00002034)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00002034)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002034)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_RMSK                                                             0xff
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_ADDR, HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_IN)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_NOT_2D_BMSK                                                      0xff
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_NOT_2D_SHFT                                                       0x0

#define HWIO_GCC_BLSP1_UART1_BCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00002038)
#define HWIO_GCC_BLSP1_UART1_BCR_PHYS                                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00002038)
#define HWIO_GCC_BLSP1_UART1_BCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002038)
#define HWIO_GCC_BLSP1_UART1_BCR_RMSK                                                                    0x1
#define HWIO_GCC_BLSP1_UART1_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_BCR_ADDR, HWIO_GCC_BLSP1_UART1_BCR_RMSK)
#define HWIO_GCC_BLSP1_UART1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_BCR_ADDR,m,v,HWIO_GCC_BLSP1_UART1_BCR_IN)
#define HWIO_GCC_BLSP1_UART1_BCR_BLK_ARES_BMSK                                                           0x1
#define HWIO_GCC_BLSP1_UART1_BCR_BLK_ARES_SHFT                                                           0x0
#define HWIO_GCC_BLSP1_UART1_BCR_BLK_ARES_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_BLSP1_UART1_BCR_BLK_ARES_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0000203c)
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000203c)
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000203c)
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_RMSK                                                       0x80000001
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_UART1_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART1_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_CLK_ENABLE_SHFT                                                   0x0
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                           0x0
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                            0x1

#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00002040)
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00002040)
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002040)
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_SIM_CBCR_ADDR, HWIO_GCC_BLSP1_UART1_SIM_CBCR_RMSK)
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_SIM_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_SIM_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_SIM_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART1_SIM_CBCR_IN)
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_CLK_ENABLE_SHFT                                                    0x0
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_CLK_ENABLE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_CLK_ENABLE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00002044)
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_PHYS                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00002044)
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002044)
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_RMSK                                                   0x800000f3
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ROOT_OFF_BMSK                                          0x80000000
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                0x1f
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_D_BMSK                                                 0x80
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_D_SHFT                                                  0x7
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_M_BMSK                                                 0x40
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_M_SHFT                                                  0x6
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_N_BMSK                                                 0x20
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_N_SHFT                                                  0x5
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                          0x10
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                           0x4
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ROOT_EN_BMSK                                                  0x2
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ROOT_EN_SHFT                                                  0x1
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                          0x0
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                           0x1
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_UPDATE_BMSK                                                   0x1
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_UPDATE_SHFT                                                   0x0
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                           0x0
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                            0x1

#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00002048)
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_PHYS                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00002048)
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002048)
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_RMSK                                                       0x371f
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_MODE_BMSK                                                  0x3000
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_MODE_SHFT                                                     0xc
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_MODE_BYPASS_FVAL                                              0x0
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_MODE_SWALLOW_FVAL                                             0x1
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                           0x2
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                         0x3
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_SEL_BMSK                                                0x700
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_SEL_SHFT                                                  0x8
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                             0x0
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                             0x1
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                             0x2
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                             0x3
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                             0x4
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                             0x5
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                             0x6
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                             0x7
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_BMSK                                                 0x1f
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_SHFT                                                  0x0
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                           0x0
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                             0x1
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                           0x2
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                             0x3
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                           0x4
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                             0x5
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                           0x6
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                             0x7
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                           0x8
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                             0x9
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                           0xa
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                             0xb
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                           0xc
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                             0xd
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                           0xe
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                             0xf
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                          0x10
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                            0x11
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                          0x12
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                           0x13
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                         0x14
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                           0x15
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                         0x16
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                           0x17
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                         0x18
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                           0x19
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                         0x1a
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                           0x1b
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                         0x1c
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                           0x1d
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                         0x1e
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                           0x1f

#define HWIO_GCC_BLSP1_UART1_APPS_M_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0000204c)
#define HWIO_GCC_BLSP1_UART1_APPS_M_PHYS                                                          (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000204c)
#define HWIO_GCC_BLSP1_UART1_APPS_M_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000204c)
#define HWIO_GCC_BLSP1_UART1_APPS_M_RMSK                                                              0xffff
#define HWIO_GCC_BLSP1_UART1_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_M_ADDR, HWIO_GCC_BLSP1_UART1_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_UART1_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_UART1_APPS_M_IN)
#define HWIO_GCC_BLSP1_UART1_APPS_M_M_BMSK                                                            0xffff
#define HWIO_GCC_BLSP1_UART1_APPS_M_M_SHFT                                                               0x0

#define HWIO_GCC_BLSP1_UART1_APPS_N_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00002050)
#define HWIO_GCC_BLSP1_UART1_APPS_N_PHYS                                                          (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00002050)
#define HWIO_GCC_BLSP1_UART1_APPS_N_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002050)
#define HWIO_GCC_BLSP1_UART1_APPS_N_RMSK                                                              0xffff
#define HWIO_GCC_BLSP1_UART1_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_N_ADDR, HWIO_GCC_BLSP1_UART1_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_UART1_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_UART1_APPS_N_IN)
#define HWIO_GCC_BLSP1_UART1_APPS_N_NOT_N_MINUS_M_BMSK                                                0xffff
#define HWIO_GCC_BLSP1_UART1_APPS_N_NOT_N_MINUS_M_SHFT                                                   0x0

#define HWIO_GCC_BLSP1_UART1_APPS_D_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00002054)
#define HWIO_GCC_BLSP1_UART1_APPS_D_PHYS                                                          (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00002054)
#define HWIO_GCC_BLSP1_UART1_APPS_D_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002054)
#define HWIO_GCC_BLSP1_UART1_APPS_D_RMSK                                                              0xffff
#define HWIO_GCC_BLSP1_UART1_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_D_ADDR, HWIO_GCC_BLSP1_UART1_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_UART1_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_UART1_APPS_D_IN)
#define HWIO_GCC_BLSP1_UART1_APPS_D_NOT_2D_BMSK                                                       0xffff
#define HWIO_GCC_BLSP1_UART1_APPS_D_NOT_2D_SHFT                                                          0x0

#define HWIO_GCC_BLSP1_QUP2_BCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00003008)
#define HWIO_GCC_BLSP1_QUP2_BCR_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00003008)
#define HWIO_GCC_BLSP1_QUP2_BCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003008)
#define HWIO_GCC_BLSP1_QUP2_BCR_RMSK                                                                     0x1
#define HWIO_GCC_BLSP1_QUP2_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_BCR_ADDR, HWIO_GCC_BLSP1_QUP2_BCR_RMSK)
#define HWIO_GCC_BLSP1_QUP2_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_BCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_BCR_IN)
#define HWIO_GCC_BLSP1_QUP2_BCR_BLK_ARES_BMSK                                                            0x1
#define HWIO_GCC_BLSP1_QUP2_BCR_BLK_ARES_SHFT                                                            0x0
#define HWIO_GCC_BLSP1_QUP2_BCR_BLK_ARES_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_BLSP1_QUP2_BCR_BLK_ARES_ENABLE_FVAL                                                     0x1

#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0000300c)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000300c)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000300c)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_RMSK                                                    0x80000001
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_CLK_ENABLE_SHFT                                                0x0
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                        0x0
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                         0x1

#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00003010)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00003010)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003010)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_RMSK                                                    0x80000001
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                                0x0
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                        0x0
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                         0x1

#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00003014)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_PHYS                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00003014)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003014)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_RMSK                                                0x800000f3
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ROOT_OFF_BMSK                                       0x80000000
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ROOT_OFF_SHFT                                             0x1f
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_D_BMSK                                              0x80
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_D_SHFT                                               0x7
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_M_BMSK                                              0x40
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_M_SHFT                                               0x6
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_N_BMSK                                              0x20
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_N_SHFT                                               0x5
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                       0x10
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                        0x4
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ROOT_EN_BMSK                                               0x2
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ROOT_EN_SHFT                                               0x1
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                       0x0
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                        0x1
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_UPDATE_BMSK                                                0x1
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_UPDATE_SHFT                                                0x0
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                        0x0
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                         0x1

#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00003018)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_PHYS                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00003018)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003018)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_RMSK                                                    0x371f
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_MODE_BMSK                                               0x3000
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_MODE_SHFT                                                  0xc
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_MODE_BYPASS_FVAL                                           0x0
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_MODE_SWALLOW_FVAL                                          0x1
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                        0x2
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                      0x3
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_BMSK                                             0x700
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_SHFT                                               0x8
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                          0x0
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                          0x1
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                          0x2
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                          0x3
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                          0x4
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                          0x5
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                          0x6
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                          0x7
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_BMSK                                              0x1f
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_SHFT                                               0x0
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                        0x0
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                          0x1
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                        0x2
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                          0x3
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                        0x4
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                          0x5
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                        0x6
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                          0x7
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                        0x8
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                          0x9
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                        0xa
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                          0xb
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                        0xc
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                          0xd
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                        0xe
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                          0xf
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                       0x10
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                         0x11
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                       0x12
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                        0x13
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                      0x14
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                        0x15
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                      0x16
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                        0x17
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                      0x18
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                        0x19
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                      0x1a
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                        0x1b
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                      0x1c
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                        0x1d
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                      0x1e
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                        0x1f

#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0000301c)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000301c)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000301c)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_RMSK                                                             0xff
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_ADDR, HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_IN)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_M_BMSK                                                           0xff
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_M_SHFT                                                            0x0

#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00003020)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00003020)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003020)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_RMSK                                                             0xff
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_ADDR, HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_IN)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_NOT_N_MINUS_M_BMSK                                               0xff
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_NOT_N_MINUS_M_SHFT                                                0x0

#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00003024)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00003024)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003024)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_RMSK                                                             0xff
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_ADDR, HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_IN)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_NOT_2D_BMSK                                                      0xff
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_NOT_2D_SHFT                                                       0x0

#define HWIO_GCC_BLSP1_UART2_BCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00003028)
#define HWIO_GCC_BLSP1_UART2_BCR_PHYS                                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00003028)
#define HWIO_GCC_BLSP1_UART2_BCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003028)
#define HWIO_GCC_BLSP1_UART2_BCR_RMSK                                                                    0x1
#define HWIO_GCC_BLSP1_UART2_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_BCR_ADDR, HWIO_GCC_BLSP1_UART2_BCR_RMSK)
#define HWIO_GCC_BLSP1_UART2_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_BCR_ADDR,m,v,HWIO_GCC_BLSP1_UART2_BCR_IN)
#define HWIO_GCC_BLSP1_UART2_BCR_BLK_ARES_BMSK                                                           0x1
#define HWIO_GCC_BLSP1_UART2_BCR_BLK_ARES_SHFT                                                           0x0
#define HWIO_GCC_BLSP1_UART2_BCR_BLK_ARES_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_BLSP1_UART2_BCR_BLK_ARES_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0000302c)
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000302c)
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000302c)
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_RMSK                                                       0x80000001
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_UART2_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART2_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_CLK_ENABLE_SHFT                                                   0x0
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                           0x0
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                            0x1

#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00003030)
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00003030)
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003030)
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_SIM_CBCR_ADDR, HWIO_GCC_BLSP1_UART2_SIM_CBCR_RMSK)
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_SIM_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_SIM_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_SIM_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART2_SIM_CBCR_IN)
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_CLK_ENABLE_SHFT                                                    0x0
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_CLK_ENABLE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_CLK_ENABLE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00003034)
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_PHYS                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00003034)
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003034)
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_RMSK                                                   0x800000f3
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ROOT_OFF_BMSK                                          0x80000000
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                0x1f
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_D_BMSK                                                 0x80
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_D_SHFT                                                  0x7
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_M_BMSK                                                 0x40
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_M_SHFT                                                  0x6
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_N_BMSK                                                 0x20
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_N_SHFT                                                  0x5
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                          0x10
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                           0x4
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ROOT_EN_BMSK                                                  0x2
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ROOT_EN_SHFT                                                  0x1
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                          0x0
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                           0x1
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_UPDATE_BMSK                                                   0x1
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_UPDATE_SHFT                                                   0x0
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                           0x0
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                            0x1

#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00003038)
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_PHYS                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00003038)
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003038)
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_RMSK                                                       0x371f
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_MODE_BMSK                                                  0x3000
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_MODE_SHFT                                                     0xc
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_MODE_BYPASS_FVAL                                              0x0
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_MODE_SWALLOW_FVAL                                             0x1
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                           0x2
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                         0x3
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_SEL_BMSK                                                0x700
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_SEL_SHFT                                                  0x8
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                             0x0
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                             0x1
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                             0x2
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                             0x3
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                             0x4
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                             0x5
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                             0x6
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                             0x7
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_BMSK                                                 0x1f
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_SHFT                                                  0x0
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                           0x0
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                             0x1
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                           0x2
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                             0x3
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                           0x4
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                             0x5
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                           0x6
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                             0x7
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                           0x8
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                             0x9
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                           0xa
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                             0xb
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                           0xc
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                             0xd
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                           0xe
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                             0xf
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                          0x10
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                            0x11
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                          0x12
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                           0x13
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                         0x14
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                           0x15
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                         0x16
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                           0x17
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                         0x18
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                           0x19
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                         0x1a
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                           0x1b
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                         0x1c
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                           0x1d
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                         0x1e
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                           0x1f

#define HWIO_GCC_BLSP1_UART2_APPS_M_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0000303c)
#define HWIO_GCC_BLSP1_UART2_APPS_M_PHYS                                                          (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000303c)
#define HWIO_GCC_BLSP1_UART2_APPS_M_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000303c)
#define HWIO_GCC_BLSP1_UART2_APPS_M_RMSK                                                              0xffff
#define HWIO_GCC_BLSP1_UART2_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_M_ADDR, HWIO_GCC_BLSP1_UART2_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_UART2_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_UART2_APPS_M_IN)
#define HWIO_GCC_BLSP1_UART2_APPS_M_M_BMSK                                                            0xffff
#define HWIO_GCC_BLSP1_UART2_APPS_M_M_SHFT                                                               0x0

#define HWIO_GCC_BLSP1_UART2_APPS_N_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00003040)
#define HWIO_GCC_BLSP1_UART2_APPS_N_PHYS                                                          (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00003040)
#define HWIO_GCC_BLSP1_UART2_APPS_N_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003040)
#define HWIO_GCC_BLSP1_UART2_APPS_N_RMSK                                                              0xffff
#define HWIO_GCC_BLSP1_UART2_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_N_ADDR, HWIO_GCC_BLSP1_UART2_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_UART2_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_UART2_APPS_N_IN)
#define HWIO_GCC_BLSP1_UART2_APPS_N_NOT_N_MINUS_M_BMSK                                                0xffff
#define HWIO_GCC_BLSP1_UART2_APPS_N_NOT_N_MINUS_M_SHFT                                                   0x0

#define HWIO_GCC_BLSP1_UART2_APPS_D_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00003044)
#define HWIO_GCC_BLSP1_UART2_APPS_D_PHYS                                                          (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00003044)
#define HWIO_GCC_BLSP1_UART2_APPS_D_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003044)
#define HWIO_GCC_BLSP1_UART2_APPS_D_RMSK                                                              0xffff
#define HWIO_GCC_BLSP1_UART2_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_D_ADDR, HWIO_GCC_BLSP1_UART2_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_UART2_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_UART2_APPS_D_IN)
#define HWIO_GCC_BLSP1_UART2_APPS_D_NOT_2D_BMSK                                                       0xffff
#define HWIO_GCC_BLSP1_UART2_APPS_D_NOT_2D_SHFT                                                          0x0

#define HWIO_GCC_BLSP1_QUP3_BCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00004018)
#define HWIO_GCC_BLSP1_QUP3_BCR_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00004018)
#define HWIO_GCC_BLSP1_QUP3_BCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00004018)
#define HWIO_GCC_BLSP1_QUP3_BCR_RMSK                                                                     0x1
#define HWIO_GCC_BLSP1_QUP3_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_BCR_ADDR, HWIO_GCC_BLSP1_QUP3_BCR_RMSK)
#define HWIO_GCC_BLSP1_QUP3_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_BCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_BCR_IN)
#define HWIO_GCC_BLSP1_QUP3_BCR_BLK_ARES_BMSK                                                            0x1
#define HWIO_GCC_BLSP1_QUP3_BCR_BLK_ARES_SHFT                                                            0x0
#define HWIO_GCC_BLSP1_QUP3_BCR_BLK_ARES_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_BLSP1_QUP3_BCR_BLK_ARES_ENABLE_FVAL                                                     0x1

#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0000401c)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000401c)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000401c)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_RMSK                                                    0x80000001
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_CLK_ENABLE_SHFT                                                0x0
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                        0x0
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                         0x1

#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00004020)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00004020)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00004020)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_RMSK                                                    0x80000001
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                                0x0
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                        0x0
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                         0x1

#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00004024)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_PHYS                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00004024)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00004024)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_RMSK                                                0x800000f3
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ROOT_OFF_BMSK                                       0x80000000
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ROOT_OFF_SHFT                                             0x1f
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_D_BMSK                                              0x80
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_D_SHFT                                               0x7
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_M_BMSK                                              0x40
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_M_SHFT                                               0x6
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_N_BMSK                                              0x20
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_N_SHFT                                               0x5
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                       0x10
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                        0x4
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ROOT_EN_BMSK                                               0x2
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ROOT_EN_SHFT                                               0x1
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                       0x0
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                        0x1
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_UPDATE_BMSK                                                0x1
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_UPDATE_SHFT                                                0x0
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                        0x0
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                         0x1

#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00004028)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_PHYS                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00004028)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00004028)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_RMSK                                                    0x371f
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_MODE_BMSK                                               0x3000
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_MODE_SHFT                                                  0xc
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_MODE_BYPASS_FVAL                                           0x0
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_MODE_SWALLOW_FVAL                                          0x1
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                        0x2
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                      0x3
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_BMSK                                             0x700
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_SHFT                                               0x8
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                          0x0
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                          0x1
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                          0x2
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                          0x3
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                          0x4
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                          0x5
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                          0x6
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                          0x7
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_BMSK                                              0x1f
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_SHFT                                               0x0
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                        0x0
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                          0x1
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                        0x2
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                          0x3
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                        0x4
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                          0x5
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                        0x6
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                          0x7
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                        0x8
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                          0x9
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                        0xa
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                          0xb
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                        0xc
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                          0xd
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                        0xe
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                          0xf
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                       0x10
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                         0x11
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                       0x12
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                        0x13
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                      0x14
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                        0x15
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                      0x16
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                        0x17
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                      0x18
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                        0x19
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                      0x1a
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                        0x1b
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                      0x1c
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                        0x1d
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                      0x1e
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                        0x1f

#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0000402c)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000402c)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000402c)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_RMSK                                                             0xff
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_ADDR, HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_IN)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_M_BMSK                                                           0xff
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_M_SHFT                                                            0x0

#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00004030)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00004030)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00004030)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_RMSK                                                             0xff
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_ADDR, HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_IN)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_NOT_N_MINUS_M_BMSK                                               0xff
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_NOT_N_MINUS_M_SHFT                                                0x0

#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00004034)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00004034)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00004034)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_RMSK                                                             0xff
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_ADDR, HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_IN)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_NOT_2D_BMSK                                                      0xff
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_NOT_2D_SHFT                                                       0x0

#define HWIO_GCC_BLSP1_UART3_BCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00004038)
#define HWIO_GCC_BLSP1_UART3_BCR_PHYS                                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00004038)
#define HWIO_GCC_BLSP1_UART3_BCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00004038)
#define HWIO_GCC_BLSP1_UART3_BCR_RMSK                                                                    0x1
#define HWIO_GCC_BLSP1_UART3_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_BCR_ADDR, HWIO_GCC_BLSP1_UART3_BCR_RMSK)
#define HWIO_GCC_BLSP1_UART3_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART3_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART3_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART3_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART3_BCR_ADDR,m,v,HWIO_GCC_BLSP1_UART3_BCR_IN)
#define HWIO_GCC_BLSP1_UART3_BCR_BLK_ARES_BMSK                                                           0x1
#define HWIO_GCC_BLSP1_UART3_BCR_BLK_ARES_SHFT                                                           0x0
#define HWIO_GCC_BLSP1_UART3_BCR_BLK_ARES_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_BLSP1_UART3_BCR_BLK_ARES_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_BLSP1_UART3_APPS_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0000403c)
#define HWIO_GCC_BLSP1_UART3_APPS_CBCR_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000403c)
#define HWIO_GCC_BLSP1_UART3_APPS_CBCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000403c)
#define HWIO_GCC_BLSP1_UART3_APPS_CBCR_RMSK                                                       0x80000001
#define HWIO_GCC_BLSP1_UART3_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_UART3_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_UART3_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART3_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART3_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART3_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART3_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART3_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_UART3_APPS_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_BLSP1_UART3_APPS_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_BLSP1_UART3_APPS_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_BLSP1_UART3_APPS_CBCR_CLK_ENABLE_SHFT                                                   0x0
#define HWIO_GCC_BLSP1_UART3_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                           0x0
#define HWIO_GCC_BLSP1_UART3_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                            0x1

#define HWIO_GCC_BLSP1_UART3_SIM_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00004040)
#define HWIO_GCC_BLSP1_UART3_SIM_CBCR_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00004040)
#define HWIO_GCC_BLSP1_UART3_SIM_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00004040)
#define HWIO_GCC_BLSP1_UART3_SIM_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_BLSP1_UART3_SIM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_SIM_CBCR_ADDR, HWIO_GCC_BLSP1_UART3_SIM_CBCR_RMSK)
#define HWIO_GCC_BLSP1_UART3_SIM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_SIM_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART3_SIM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART3_SIM_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART3_SIM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART3_SIM_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART3_SIM_CBCR_IN)
#define HWIO_GCC_BLSP1_UART3_SIM_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BLSP1_UART3_SIM_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BLSP1_UART3_SIM_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BLSP1_UART3_SIM_CBCR_CLK_ENABLE_SHFT                                                    0x0
#define HWIO_GCC_BLSP1_UART3_SIM_CBCR_CLK_ENABLE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_BLSP1_UART3_SIM_CBCR_CLK_ENABLE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00004044)
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_PHYS                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00004044)
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00004044)
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_RMSK                                                   0x800000f3
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_ROOT_OFF_BMSK                                          0x80000000
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                0x1f
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_DIRTY_D_BMSK                                                 0x80
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_DIRTY_D_SHFT                                                  0x7
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_DIRTY_M_BMSK                                                 0x40
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_DIRTY_M_SHFT                                                  0x6
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_DIRTY_N_BMSK                                                 0x20
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_DIRTY_N_SHFT                                                  0x5
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                          0x10
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                           0x4
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_ROOT_EN_BMSK                                                  0x2
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_ROOT_EN_SHFT                                                  0x1
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                          0x0
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                           0x1
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_UPDATE_BMSK                                                   0x1
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_UPDATE_SHFT                                                   0x0
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                           0x0
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                            0x1

#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00004048)
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_PHYS                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00004048)
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00004048)
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_RMSK                                                       0x371f
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_MODE_BMSK                                                  0x3000
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_MODE_SHFT                                                     0xc
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_MODE_BYPASS_FVAL                                              0x0
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_MODE_SWALLOW_FVAL                                             0x1
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                           0x2
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                         0x3
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_SEL_BMSK                                                0x700
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_SEL_SHFT                                                  0x8
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                             0x0
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                             0x1
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                             0x2
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                             0x3
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                             0x4
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                             0x5
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                             0x6
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                             0x7
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_BMSK                                                 0x1f
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_SHFT                                                  0x0
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                           0x0
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                             0x1
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                           0x2
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                             0x3
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                           0x4
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                             0x5
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                           0x6
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                             0x7
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                           0x8
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                             0x9
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                           0xa
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                             0xb
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                           0xc
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                             0xd
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                           0xe
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                             0xf
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                          0x10
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                            0x11
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                          0x12
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                           0x13
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                         0x14
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                           0x15
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                         0x16
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                           0x17
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                         0x18
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                           0x19
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                         0x1a
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                           0x1b
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                         0x1c
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                           0x1d
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                         0x1e
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                           0x1f

#define HWIO_GCC_BLSP1_UART3_APPS_M_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0000404c)
#define HWIO_GCC_BLSP1_UART3_APPS_M_PHYS                                                          (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000404c)
#define HWIO_GCC_BLSP1_UART3_APPS_M_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000404c)
#define HWIO_GCC_BLSP1_UART3_APPS_M_RMSK                                                              0xffff
#define HWIO_GCC_BLSP1_UART3_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_APPS_M_ADDR, HWIO_GCC_BLSP1_UART3_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_UART3_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_UART3_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART3_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_UART3_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART3_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_UART3_APPS_M_IN)
#define HWIO_GCC_BLSP1_UART3_APPS_M_M_BMSK                                                            0xffff
#define HWIO_GCC_BLSP1_UART3_APPS_M_M_SHFT                                                               0x0

#define HWIO_GCC_BLSP1_UART3_APPS_N_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00004050)
#define HWIO_GCC_BLSP1_UART3_APPS_N_PHYS                                                          (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00004050)
#define HWIO_GCC_BLSP1_UART3_APPS_N_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00004050)
#define HWIO_GCC_BLSP1_UART3_APPS_N_RMSK                                                              0xffff
#define HWIO_GCC_BLSP1_UART3_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_APPS_N_ADDR, HWIO_GCC_BLSP1_UART3_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_UART3_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_UART3_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART3_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_UART3_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART3_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_UART3_APPS_N_IN)
#define HWIO_GCC_BLSP1_UART3_APPS_N_NOT_N_MINUS_M_BMSK                                                0xffff
#define HWIO_GCC_BLSP1_UART3_APPS_N_NOT_N_MINUS_M_SHFT                                                   0x0

#define HWIO_GCC_BLSP1_UART3_APPS_D_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00004054)
#define HWIO_GCC_BLSP1_UART3_APPS_D_PHYS                                                          (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00004054)
#define HWIO_GCC_BLSP1_UART3_APPS_D_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00004054)
#define HWIO_GCC_BLSP1_UART3_APPS_D_RMSK                                                              0xffff
#define HWIO_GCC_BLSP1_UART3_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_APPS_D_ADDR, HWIO_GCC_BLSP1_UART3_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_UART3_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_UART3_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART3_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_UART3_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART3_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_UART3_APPS_D_IN)
#define HWIO_GCC_BLSP1_UART3_APPS_D_NOT_2D_BMSK                                                       0xffff
#define HWIO_GCC_BLSP1_UART3_APPS_D_NOT_2D_SHFT                                                          0x0

#define HWIO_GCC_BLSP1_QUP4_BCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00005018)
#define HWIO_GCC_BLSP1_QUP4_BCR_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00005018)
#define HWIO_GCC_BLSP1_QUP4_BCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00005018)
#define HWIO_GCC_BLSP1_QUP4_BCR_RMSK                                                                     0x1
#define HWIO_GCC_BLSP1_QUP4_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_BCR_ADDR, HWIO_GCC_BLSP1_QUP4_BCR_RMSK)
#define HWIO_GCC_BLSP1_QUP4_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_BCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_BCR_IN)
#define HWIO_GCC_BLSP1_QUP4_BCR_BLK_ARES_BMSK                                                            0x1
#define HWIO_GCC_BLSP1_QUP4_BCR_BLK_ARES_SHFT                                                            0x0
#define HWIO_GCC_BLSP1_QUP4_BCR_BLK_ARES_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_BLSP1_QUP4_BCR_BLK_ARES_ENABLE_FVAL                                                     0x1

#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0000501c)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000501c)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000501c)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_RMSK                                                    0x80000001
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_CLK_ENABLE_SHFT                                                0x0
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                        0x0
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                         0x1

#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00005020)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00005020)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00005020)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_RMSK                                                    0x80000001
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                                0x0
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                        0x0
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                         0x1

#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00005024)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_PHYS                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00005024)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00005024)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_RMSK                                                0x800000f3
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ROOT_OFF_BMSK                                       0x80000000
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ROOT_OFF_SHFT                                             0x1f
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_D_BMSK                                              0x80
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_D_SHFT                                               0x7
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_M_BMSK                                              0x40
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_M_SHFT                                               0x6
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_N_BMSK                                              0x20
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_N_SHFT                                               0x5
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                       0x10
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                        0x4
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ROOT_EN_BMSK                                               0x2
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ROOT_EN_SHFT                                               0x1
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                       0x0
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                        0x1
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_UPDATE_BMSK                                                0x1
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_UPDATE_SHFT                                                0x0
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                        0x0
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                         0x1

#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00005028)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_PHYS                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00005028)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00005028)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_RMSK                                                    0x371f
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_MODE_BMSK                                               0x3000
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_MODE_SHFT                                                  0xc
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_MODE_BYPASS_FVAL                                           0x0
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_MODE_SWALLOW_FVAL                                          0x1
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                        0x2
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                      0x3
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_BMSK                                             0x700
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_SHFT                                               0x8
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                          0x0
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                          0x1
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                          0x2
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                          0x3
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                          0x4
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                          0x5
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                          0x6
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                          0x7
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_BMSK                                              0x1f
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_SHFT                                               0x0
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                        0x0
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                          0x1
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                        0x2
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                          0x3
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                        0x4
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                          0x5
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                        0x6
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                          0x7
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                        0x8
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                          0x9
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                        0xa
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                          0xb
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                        0xc
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                          0xd
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                        0xe
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                          0xf
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                       0x10
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                         0x11
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                       0x12
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                        0x13
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                      0x14
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                        0x15
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                      0x16
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                        0x17
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                      0x18
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                        0x19
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                      0x1a
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                        0x1b
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                      0x1c
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                        0x1d
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                      0x1e
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                        0x1f

#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0000502c)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000502c)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000502c)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_RMSK                                                             0xff
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_ADDR, HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_IN)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_M_BMSK                                                           0xff
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_M_SHFT                                                            0x0

#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00005030)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00005030)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00005030)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_RMSK                                                             0xff
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_ADDR, HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_IN)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_NOT_N_MINUS_M_BMSK                                               0xff
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_NOT_N_MINUS_M_SHFT                                                0x0

#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00005034)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00005034)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00005034)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_RMSK                                                             0xff
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_ADDR, HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_IN)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_NOT_2D_BMSK                                                      0xff
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_NOT_2D_SHFT                                                       0x0

#define HWIO_GCC_BLSP1_UART4_BCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00005038)
#define HWIO_GCC_BLSP1_UART4_BCR_PHYS                                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00005038)
#define HWIO_GCC_BLSP1_UART4_BCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00005038)
#define HWIO_GCC_BLSP1_UART4_BCR_RMSK                                                                    0x1
#define HWIO_GCC_BLSP1_UART4_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_BCR_ADDR, HWIO_GCC_BLSP1_UART4_BCR_RMSK)
#define HWIO_GCC_BLSP1_UART4_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART4_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART4_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART4_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART4_BCR_ADDR,m,v,HWIO_GCC_BLSP1_UART4_BCR_IN)
#define HWIO_GCC_BLSP1_UART4_BCR_BLK_ARES_BMSK                                                           0x1
#define HWIO_GCC_BLSP1_UART4_BCR_BLK_ARES_SHFT                                                           0x0
#define HWIO_GCC_BLSP1_UART4_BCR_BLK_ARES_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_BLSP1_UART4_BCR_BLK_ARES_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_BLSP1_UART4_APPS_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0000503c)
#define HWIO_GCC_BLSP1_UART4_APPS_CBCR_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000503c)
#define HWIO_GCC_BLSP1_UART4_APPS_CBCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000503c)
#define HWIO_GCC_BLSP1_UART4_APPS_CBCR_RMSK                                                       0x80000001
#define HWIO_GCC_BLSP1_UART4_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_UART4_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_UART4_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART4_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART4_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART4_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART4_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART4_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_UART4_APPS_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_BLSP1_UART4_APPS_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_BLSP1_UART4_APPS_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_BLSP1_UART4_APPS_CBCR_CLK_ENABLE_SHFT                                                   0x0
#define HWIO_GCC_BLSP1_UART4_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                           0x0
#define HWIO_GCC_BLSP1_UART4_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                            0x1

#define HWIO_GCC_BLSP1_UART4_SIM_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00005040)
#define HWIO_GCC_BLSP1_UART4_SIM_CBCR_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00005040)
#define HWIO_GCC_BLSP1_UART4_SIM_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00005040)
#define HWIO_GCC_BLSP1_UART4_SIM_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_BLSP1_UART4_SIM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_SIM_CBCR_ADDR, HWIO_GCC_BLSP1_UART4_SIM_CBCR_RMSK)
#define HWIO_GCC_BLSP1_UART4_SIM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_SIM_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART4_SIM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART4_SIM_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART4_SIM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART4_SIM_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART4_SIM_CBCR_IN)
#define HWIO_GCC_BLSP1_UART4_SIM_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BLSP1_UART4_SIM_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BLSP1_UART4_SIM_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BLSP1_UART4_SIM_CBCR_CLK_ENABLE_SHFT                                                    0x0
#define HWIO_GCC_BLSP1_UART4_SIM_CBCR_CLK_ENABLE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_BLSP1_UART4_SIM_CBCR_CLK_ENABLE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00005044)
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_PHYS                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00005044)
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00005044)
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_RMSK                                                   0x800000f3
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_ROOT_OFF_BMSK                                          0x80000000
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                0x1f
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_DIRTY_D_BMSK                                                 0x80
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_DIRTY_D_SHFT                                                  0x7
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_DIRTY_M_BMSK                                                 0x40
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_DIRTY_M_SHFT                                                  0x6
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_DIRTY_N_BMSK                                                 0x20
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_DIRTY_N_SHFT                                                  0x5
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                          0x10
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                           0x4
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_ROOT_EN_BMSK                                                  0x2
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_ROOT_EN_SHFT                                                  0x1
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                          0x0
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                           0x1
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_UPDATE_BMSK                                                   0x1
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_UPDATE_SHFT                                                   0x0
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                           0x0
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                            0x1

#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00005048)
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_PHYS                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00005048)
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00005048)
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_RMSK                                                       0x371f
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_MODE_BMSK                                                  0x3000
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_MODE_SHFT                                                     0xc
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_MODE_BYPASS_FVAL                                              0x0
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_MODE_SWALLOW_FVAL                                             0x1
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                           0x2
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                         0x3
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_SEL_BMSK                                                0x700
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_SEL_SHFT                                                  0x8
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                             0x0
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                             0x1
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                             0x2
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                             0x3
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                             0x4
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                             0x5
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                             0x6
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                             0x7
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_BMSK                                                 0x1f
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_SHFT                                                  0x0
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                           0x0
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                             0x1
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                           0x2
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                             0x3
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                           0x4
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                             0x5
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                           0x6
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                             0x7
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                           0x8
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                             0x9
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                           0xa
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                             0xb
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                           0xc
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                             0xd
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                           0xe
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                             0xf
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                          0x10
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                            0x11
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                          0x12
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                           0x13
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                         0x14
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                           0x15
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                         0x16
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                           0x17
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                         0x18
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                           0x19
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                         0x1a
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                           0x1b
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                         0x1c
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                           0x1d
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                         0x1e
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                           0x1f

#define HWIO_GCC_BLSP1_UART4_APPS_M_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0000504c)
#define HWIO_GCC_BLSP1_UART4_APPS_M_PHYS                                                          (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000504c)
#define HWIO_GCC_BLSP1_UART4_APPS_M_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000504c)
#define HWIO_GCC_BLSP1_UART4_APPS_M_RMSK                                                              0xffff
#define HWIO_GCC_BLSP1_UART4_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_APPS_M_ADDR, HWIO_GCC_BLSP1_UART4_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_UART4_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_UART4_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART4_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_UART4_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART4_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_UART4_APPS_M_IN)
#define HWIO_GCC_BLSP1_UART4_APPS_M_M_BMSK                                                            0xffff
#define HWIO_GCC_BLSP1_UART4_APPS_M_M_SHFT                                                               0x0

#define HWIO_GCC_BLSP1_UART4_APPS_N_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00005050)
#define HWIO_GCC_BLSP1_UART4_APPS_N_PHYS                                                          (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00005050)
#define HWIO_GCC_BLSP1_UART4_APPS_N_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00005050)
#define HWIO_GCC_BLSP1_UART4_APPS_N_RMSK                                                              0xffff
#define HWIO_GCC_BLSP1_UART4_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_APPS_N_ADDR, HWIO_GCC_BLSP1_UART4_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_UART4_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_UART4_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART4_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_UART4_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART4_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_UART4_APPS_N_IN)
#define HWIO_GCC_BLSP1_UART4_APPS_N_NOT_N_MINUS_M_BMSK                                                0xffff
#define HWIO_GCC_BLSP1_UART4_APPS_N_NOT_N_MINUS_M_SHFT                                                   0x0

#define HWIO_GCC_BLSP1_UART4_APPS_D_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00005054)
#define HWIO_GCC_BLSP1_UART4_APPS_D_PHYS                                                          (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00005054)
#define HWIO_GCC_BLSP1_UART4_APPS_D_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00005054)
#define HWIO_GCC_BLSP1_UART4_APPS_D_RMSK                                                              0xffff
#define HWIO_GCC_BLSP1_UART4_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_APPS_D_ADDR, HWIO_GCC_BLSP1_UART4_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_UART4_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_UART4_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART4_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_UART4_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART4_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_UART4_APPS_D_IN)
#define HWIO_GCC_BLSP1_UART4_APPS_D_NOT_2D_BMSK                                                       0xffff
#define HWIO_GCC_BLSP1_UART4_APPS_D_NOT_2D_SHFT                                                          0x0

#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0000100c)
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_PHYS                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000100c)
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000100c)
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_RMSK                                                      0x80000013
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ADDR, HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_IN)
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ROOT_OFF_BMSK                                             0x80000000
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ROOT_OFF_SHFT                                                   0x1f
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                             0x10
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                              0x4
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ROOT_EN_BMSK                                                     0x2
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ROOT_EN_SHFT                                                     0x1
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                             0x0
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                              0x1
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_UPDATE_BMSK                                                      0x1
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_UPDATE_SHFT                                                      0x0
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_UPDATE_DISABLE_FVAL                                              0x0
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_UPDATE_ENABLE_FVAL                                               0x1

#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00001010)
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_PHYS                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001010)
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001010)
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_RMSK                                                            0x1f
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_ADDR, HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_IN)
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_BMSK                                                    0x1f
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_SHFT                                                     0x0
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                              0x0
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                0x1
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                              0x2
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                0x3
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                              0x4
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                0x5
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                              0x6
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                0x7
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                              0x8
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                0x9
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                              0xa
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                0xb
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                              0xc
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                0xd
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                              0xe
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                0xf
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                             0x10
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV9_FVAL                                               0x11
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                             0x12
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV10_FVAL                                              0x13
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                            0x14
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV11_FVAL                                              0x15
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                            0x16
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV12_FVAL                                              0x17
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                            0x18
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV13_FVAL                                              0x19
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                            0x1a
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV14_FVAL                                              0x1b
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                            0x1c
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV15_FVAL                                              0x1d
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                            0x1e
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV16_FVAL                                              0x1f

#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00017008)
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00017008)
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00017008)
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_RMSK                                                       0xf0008001
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_ADDR, HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_IN)
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                              0x70000000
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                    0x1c
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                      0x8000
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                         0xf
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                 0x0
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                  0x1
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                   0x0
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                           0x0
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                            0x1

#define HWIO_GCC_PDM_BCR_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00044000)
#define HWIO_GCC_PDM_BCR_PHYS                                                                     (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00044000)
#define HWIO_GCC_PDM_BCR_OFFS                                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00044000)
#define HWIO_GCC_PDM_BCR_RMSK                                                                            0x1
#define HWIO_GCC_PDM_BCR_IN          \
        in_dword_masked(HWIO_GCC_PDM_BCR_ADDR, HWIO_GCC_PDM_BCR_RMSK)
#define HWIO_GCC_PDM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PDM_BCR_ADDR, m)
#define HWIO_GCC_PDM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PDM_BCR_ADDR,v)
#define HWIO_GCC_PDM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PDM_BCR_ADDR,m,v,HWIO_GCC_PDM_BCR_IN)
#define HWIO_GCC_PDM_BCR_BLK_ARES_BMSK                                                                   0x1
#define HWIO_GCC_PDM_BCR_BLK_ARES_SHFT                                                                   0x0
#define HWIO_GCC_PDM_BCR_BLK_ARES_DISABLE_FVAL                                                           0x0
#define HWIO_GCC_PDM_BCR_BLK_ARES_ENABLE_FVAL                                                            0x1

#define HWIO_GCC_PDM_AHB_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00044004)
#define HWIO_GCC_PDM_AHB_CBCR_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00044004)
#define HWIO_GCC_PDM_AHB_CBCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00044004)
#define HWIO_GCC_PDM_AHB_CBCR_RMSK                                                                0xf0008001
#define HWIO_GCC_PDM_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PDM_AHB_CBCR_ADDR, HWIO_GCC_PDM_AHB_CBCR_RMSK)
#define HWIO_GCC_PDM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PDM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PDM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PDM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PDM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PDM_AHB_CBCR_ADDR,m,v,HWIO_GCC_PDM_AHB_CBCR_IN)
#define HWIO_GCC_PDM_AHB_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_PDM_AHB_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_PDM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                       0x70000000
#define HWIO_GCC_PDM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                             0x1c
#define HWIO_GCC_PDM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                               0x8000
#define HWIO_GCC_PDM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                  0xf
#define HWIO_GCC_PDM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                          0x0
#define HWIO_GCC_PDM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                           0x1
#define HWIO_GCC_PDM_AHB_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_PDM_AHB_CBCR_CLK_ENABLE_SHFT                                                            0x0
#define HWIO_GCC_PDM_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_PDM_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                                     0x1

#define HWIO_GCC_PDM_XO4_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00044008)
#define HWIO_GCC_PDM_XO4_CBCR_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00044008)
#define HWIO_GCC_PDM_XO4_CBCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00044008)
#define HWIO_GCC_PDM_XO4_CBCR_RMSK                                                                0x80030001
#define HWIO_GCC_PDM_XO4_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PDM_XO4_CBCR_ADDR, HWIO_GCC_PDM_XO4_CBCR_RMSK)
#define HWIO_GCC_PDM_XO4_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PDM_XO4_CBCR_ADDR, m)
#define HWIO_GCC_PDM_XO4_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PDM_XO4_CBCR_ADDR,v)
#define HWIO_GCC_PDM_XO4_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PDM_XO4_CBCR_ADDR,m,v,HWIO_GCC_PDM_XO4_CBCR_IN)
#define HWIO_GCC_PDM_XO4_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_PDM_XO4_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_PDM_XO4_CBCR_CLK_DIV_BMSK                                                           0x30000
#define HWIO_GCC_PDM_XO4_CBCR_CLK_DIV_SHFT                                                              0x10
#define HWIO_GCC_PDM_XO4_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_PDM_XO4_CBCR_CLK_ENABLE_SHFT                                                            0x0
#define HWIO_GCC_PDM_XO4_CBCR_CLK_ENABLE_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_PDM_XO4_CBCR_CLK_ENABLE_ENABLE_FVAL                                                     0x1

#define HWIO_GCC_PDM2_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0004400c)
#define HWIO_GCC_PDM2_CBCR_PHYS                                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0004400c)
#define HWIO_GCC_PDM2_CBCR_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004400c)
#define HWIO_GCC_PDM2_CBCR_RMSK                                                                   0x80000001
#define HWIO_GCC_PDM2_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PDM2_CBCR_ADDR, HWIO_GCC_PDM2_CBCR_RMSK)
#define HWIO_GCC_PDM2_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PDM2_CBCR_ADDR, m)
#define HWIO_GCC_PDM2_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PDM2_CBCR_ADDR,v)
#define HWIO_GCC_PDM2_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PDM2_CBCR_ADDR,m,v,HWIO_GCC_PDM2_CBCR_IN)
#define HWIO_GCC_PDM2_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_PDM2_CBCR_CLK_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_PDM2_CBCR_CLK_ENABLE_BMSK                                                               0x1
#define HWIO_GCC_PDM2_CBCR_CLK_ENABLE_SHFT                                                               0x0
#define HWIO_GCC_PDM2_CBCR_CLK_ENABLE_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_PDM2_CBCR_CLK_ENABLE_ENABLE_FVAL                                                        0x1

#define HWIO_GCC_PDM2_CMD_RCGR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00044010)
#define HWIO_GCC_PDM2_CMD_RCGR_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00044010)
#define HWIO_GCC_PDM2_CMD_RCGR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00044010)
#define HWIO_GCC_PDM2_CMD_RCGR_RMSK                                                               0x80000013
#define HWIO_GCC_PDM2_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_PDM2_CMD_RCGR_ADDR, HWIO_GCC_PDM2_CMD_RCGR_RMSK)
#define HWIO_GCC_PDM2_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_PDM2_CMD_RCGR_ADDR, m)
#define HWIO_GCC_PDM2_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_PDM2_CMD_RCGR_ADDR,v)
#define HWIO_GCC_PDM2_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PDM2_CMD_RCGR_ADDR,m,v,HWIO_GCC_PDM2_CMD_RCGR_IN)
#define HWIO_GCC_PDM2_CMD_RCGR_ROOT_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_PDM2_CMD_RCGR_ROOT_OFF_SHFT                                                            0x1f
#define HWIO_GCC_PDM2_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                      0x10
#define HWIO_GCC_PDM2_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                       0x4
#define HWIO_GCC_PDM2_CMD_RCGR_ROOT_EN_BMSK                                                              0x2
#define HWIO_GCC_PDM2_CMD_RCGR_ROOT_EN_SHFT                                                              0x1
#define HWIO_GCC_PDM2_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_PDM2_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                       0x1
#define HWIO_GCC_PDM2_CMD_RCGR_UPDATE_BMSK                                                               0x1
#define HWIO_GCC_PDM2_CMD_RCGR_UPDATE_SHFT                                                               0x0
#define HWIO_GCC_PDM2_CMD_RCGR_UPDATE_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_PDM2_CMD_RCGR_UPDATE_ENABLE_FVAL                                                        0x1

#define HWIO_GCC_PDM2_CFG_RCGR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00044014)
#define HWIO_GCC_PDM2_CFG_RCGR_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00044014)
#define HWIO_GCC_PDM2_CFG_RCGR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00044014)
#define HWIO_GCC_PDM2_CFG_RCGR_RMSK                                                                    0x71f
#define HWIO_GCC_PDM2_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_PDM2_CFG_RCGR_ADDR, HWIO_GCC_PDM2_CFG_RCGR_RMSK)
#define HWIO_GCC_PDM2_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_PDM2_CFG_RCGR_ADDR, m)
#define HWIO_GCC_PDM2_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_PDM2_CFG_RCGR_ADDR,v)
#define HWIO_GCC_PDM2_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PDM2_CFG_RCGR_ADDR,m,v,HWIO_GCC_PDM2_CFG_RCGR_IN)
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_SEL_BMSK                                                            0x700
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_SEL_SHFT                                                              0x8
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                         0x0
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                         0x1
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                         0x2
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                         0x3
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                         0x4
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                         0x5
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                         0x6
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                         0x7
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_BMSK                                                             0x1f
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_SHFT                                                              0x0
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                       0x0
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                         0x1
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                       0x2
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                         0x3
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                       0x4
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                         0x5
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                       0x6
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                         0x7
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                       0x8
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                         0x9
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                       0xa
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                         0xb
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                       0xc
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                         0xd
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                       0xe
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                         0xf
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                      0x10
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                        0x11
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                      0x12
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                       0x13
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                     0x14
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                       0x15
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                     0x16
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                       0x17
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                     0x18
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                       0x19
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                     0x1a
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                       0x1b
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                     0x1c
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                       0x1d
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                     0x1e
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                       0x1f

#define HWIO_GCC_PRNG_BCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00013000)
#define HWIO_GCC_PRNG_BCR_PHYS                                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00013000)
#define HWIO_GCC_PRNG_BCR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00013000)
#define HWIO_GCC_PRNG_BCR_RMSK                                                                           0x1
#define HWIO_GCC_PRNG_BCR_IN          \
        in_dword_masked(HWIO_GCC_PRNG_BCR_ADDR, HWIO_GCC_PRNG_BCR_RMSK)
#define HWIO_GCC_PRNG_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PRNG_BCR_ADDR, m)
#define HWIO_GCC_PRNG_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PRNG_BCR_ADDR,v)
#define HWIO_GCC_PRNG_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PRNG_BCR_ADDR,m,v,HWIO_GCC_PRNG_BCR_IN)
#define HWIO_GCC_PRNG_BCR_BLK_ARES_BMSK                                                                  0x1
#define HWIO_GCC_PRNG_BCR_BLK_ARES_SHFT                                                                  0x0
#define HWIO_GCC_PRNG_BCR_BLK_ARES_DISABLE_FVAL                                                          0x0
#define HWIO_GCC_PRNG_BCR_BLK_ARES_ENABLE_FVAL                                                           0x1

#define HWIO_GCC_PRNG_AHB_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00013004)
#define HWIO_GCC_PRNG_AHB_CBCR_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00013004)
#define HWIO_GCC_PRNG_AHB_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00013004)
#define HWIO_GCC_PRNG_AHB_CBCR_RMSK                                                               0xf0008000
#define HWIO_GCC_PRNG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PRNG_AHB_CBCR_ADDR, HWIO_GCC_PRNG_AHB_CBCR_RMSK)
#define HWIO_GCC_PRNG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PRNG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PRNG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PRNG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PRNG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PRNG_AHB_CBCR_ADDR,m,v,HWIO_GCC_PRNG_AHB_CBCR_IN)
#define HWIO_GCC_PRNG_AHB_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_PRNG_AHB_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_PRNG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                      0x70000000
#define HWIO_GCC_PRNG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                            0x1c
#define HWIO_GCC_PRNG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                              0x8000
#define HWIO_GCC_PRNG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                 0xf
#define HWIO_GCC_PRNG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                         0x0
#define HWIO_GCC_PRNG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                          0x1

#define HWIO_GCC_TCSR_BCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00028000)
#define HWIO_GCC_TCSR_BCR_PHYS                                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00028000)
#define HWIO_GCC_TCSR_BCR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00028000)
#define HWIO_GCC_TCSR_BCR_RMSK                                                                           0x1
#define HWIO_GCC_TCSR_BCR_IN          \
        in_dword_masked(HWIO_GCC_TCSR_BCR_ADDR, HWIO_GCC_TCSR_BCR_RMSK)
#define HWIO_GCC_TCSR_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TCSR_BCR_ADDR, m)
#define HWIO_GCC_TCSR_BCR_OUT(v)      \
        out_dword(HWIO_GCC_TCSR_BCR_ADDR,v)
#define HWIO_GCC_TCSR_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TCSR_BCR_ADDR,m,v,HWIO_GCC_TCSR_BCR_IN)
#define HWIO_GCC_TCSR_BCR_BLK_ARES_BMSK                                                                  0x1
#define HWIO_GCC_TCSR_BCR_BLK_ARES_SHFT                                                                  0x0
#define HWIO_GCC_TCSR_BCR_BLK_ARES_DISABLE_FVAL                                                          0x0
#define HWIO_GCC_TCSR_BCR_BLK_ARES_ENABLE_FVAL                                                           0x1

#define HWIO_GCC_TCSR_AHB_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00028004)
#define HWIO_GCC_TCSR_AHB_CBCR_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00028004)
#define HWIO_GCC_TCSR_AHB_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00028004)
#define HWIO_GCC_TCSR_AHB_CBCR_RMSK                                                               0xf0008001
#define HWIO_GCC_TCSR_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_TCSR_AHB_CBCR_ADDR, HWIO_GCC_TCSR_AHB_CBCR_RMSK)
#define HWIO_GCC_TCSR_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TCSR_AHB_CBCR_ADDR, m)
#define HWIO_GCC_TCSR_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TCSR_AHB_CBCR_ADDR,v)
#define HWIO_GCC_TCSR_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TCSR_AHB_CBCR_ADDR,m,v,HWIO_GCC_TCSR_AHB_CBCR_IN)
#define HWIO_GCC_TCSR_AHB_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_TCSR_AHB_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_TCSR_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                      0x70000000
#define HWIO_GCC_TCSR_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                            0x1c
#define HWIO_GCC_TCSR_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                              0x8000
#define HWIO_GCC_TCSR_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                 0xf
#define HWIO_GCC_TCSR_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                         0x0
#define HWIO_GCC_TCSR_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                          0x1
#define HWIO_GCC_TCSR_AHB_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_TCSR_AHB_CBCR_CLK_ENABLE_SHFT                                                           0x0
#define HWIO_GCC_TCSR_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_TCSR_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_BOOT_ROM_BCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00013008)
#define HWIO_GCC_BOOT_ROM_BCR_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00013008)
#define HWIO_GCC_BOOT_ROM_BCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00013008)
#define HWIO_GCC_BOOT_ROM_BCR_RMSK                                                                       0x1
#define HWIO_GCC_BOOT_ROM_BCR_IN          \
        in_dword_masked(HWIO_GCC_BOOT_ROM_BCR_ADDR, HWIO_GCC_BOOT_ROM_BCR_RMSK)
#define HWIO_GCC_BOOT_ROM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BOOT_ROM_BCR_ADDR, m)
#define HWIO_GCC_BOOT_ROM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BOOT_ROM_BCR_ADDR,v)
#define HWIO_GCC_BOOT_ROM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BOOT_ROM_BCR_ADDR,m,v,HWIO_GCC_BOOT_ROM_BCR_IN)
#define HWIO_GCC_BOOT_ROM_BCR_BLK_ARES_BMSK                                                              0x1
#define HWIO_GCC_BOOT_ROM_BCR_BLK_ARES_SHFT                                                              0x0
#define HWIO_GCC_BOOT_ROM_BCR_BLK_ARES_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_BOOT_ROM_BCR_BLK_ARES_ENABLE_FVAL                                                       0x1

#define HWIO_GCC_BOOT_ROM_AHB_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0001300c)
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001300c)
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001300c)
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_RMSK                                                           0xf000fff0
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BOOT_ROM_AHB_CBCR_ADDR, HWIO_GCC_BOOT_ROM_AHB_CBCR_RMSK)
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BOOT_ROM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BOOT_ROM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BOOT_ROM_AHB_CBCR_ADDR,m,v,HWIO_GCC_BOOT_ROM_AHB_CBCR_IN)
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                  0x70000000
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                        0x1c
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                          0x8000
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                             0xf
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                     0x0
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                      0x1
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                             0x4000
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                0xe
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                  0x0
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                   0x1
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                           0x2000
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                              0xd
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                0x0
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                 0x1
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                          0x1000
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                             0xc
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                               0x0
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                0x1
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_BMSK                                                         0xf00
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_SHFT                                                           0x8
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK0_FVAL                                                    0x0
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK1_FVAL                                                    0x1
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK2_FVAL                                                    0x2
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK3_FVAL                                                    0x3
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK4_FVAL                                                    0x4
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK5_FVAL                                                    0x5
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK6_FVAL                                                    0x6
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK7_FVAL                                                    0x7
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK8_FVAL                                                    0x8
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK9_FVAL                                                    0x9
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK10_FVAL                                                   0xa
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK11_FVAL                                                   0xb
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK12_FVAL                                                   0xc
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK13_FVAL                                                   0xd
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK14_FVAL                                                   0xe
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK15_FVAL                                                   0xf
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_BMSK                                                           0xf0
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_SHFT                                                            0x4
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK0_FVAL                                                     0x0
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK1_FVAL                                                     0x1
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK2_FVAL                                                     0x2
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK3_FVAL                                                     0x3
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK4_FVAL                                                     0x4
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK5_FVAL                                                     0x5
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK6_FVAL                                                     0x6
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK7_FVAL                                                     0x7
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK8_FVAL                                                     0x8
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK9_FVAL                                                     0x9
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK10_FVAL                                                    0xa
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK11_FVAL                                                    0xb
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK12_FVAL                                                    0xc
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK13_FVAL                                                    0xd
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK14_FVAL                                                    0xe
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK15_FVAL                                                    0xf

#define HWIO_GCC_MSG_RAM_BCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0002b000)
#define HWIO_GCC_MSG_RAM_BCR_PHYS                                                                 (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002b000)
#define HWIO_GCC_MSG_RAM_BCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002b000)
#define HWIO_GCC_MSG_RAM_BCR_RMSK                                                                        0x1
#define HWIO_GCC_MSG_RAM_BCR_IN          \
        in_dword_masked(HWIO_GCC_MSG_RAM_BCR_ADDR, HWIO_GCC_MSG_RAM_BCR_RMSK)
#define HWIO_GCC_MSG_RAM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSG_RAM_BCR_ADDR, m)
#define HWIO_GCC_MSG_RAM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_MSG_RAM_BCR_ADDR,v)
#define HWIO_GCC_MSG_RAM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSG_RAM_BCR_ADDR,m,v,HWIO_GCC_MSG_RAM_BCR_IN)
#define HWIO_GCC_MSG_RAM_BCR_BLK_ARES_BMSK                                                               0x1
#define HWIO_GCC_MSG_RAM_BCR_BLK_ARES_SHFT                                                               0x0
#define HWIO_GCC_MSG_RAM_BCR_BLK_ARES_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_MSG_RAM_BCR_BLK_ARES_ENABLE_FVAL                                                        0x1

#define HWIO_GCC_MSG_RAM_AHB_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0002b004)
#define HWIO_GCC_MSG_RAM_AHB_CBCR_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002b004)
#define HWIO_GCC_MSG_RAM_AHB_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002b004)
#define HWIO_GCC_MSG_RAM_AHB_CBCR_RMSK                                                            0xf000fff0
#define HWIO_GCC_MSG_RAM_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MSG_RAM_AHB_CBCR_ADDR, HWIO_GCC_MSG_RAM_AHB_CBCR_RMSK)
#define HWIO_GCC_MSG_RAM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSG_RAM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_MSG_RAM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSG_RAM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_MSG_RAM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSG_RAM_AHB_CBCR_ADDR,m,v,HWIO_GCC_MSG_RAM_AHB_CBCR_IN)
#define HWIO_GCC_MSG_RAM_AHB_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_MSG_RAM_AHB_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_MSG_RAM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                   0x70000000
#define HWIO_GCC_MSG_RAM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                         0x1c
#define HWIO_GCC_MSG_RAM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                           0x8000
#define HWIO_GCC_MSG_RAM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                              0xf
#define HWIO_GCC_MSG_RAM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                      0x0
#define HWIO_GCC_MSG_RAM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                       0x1
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                              0x4000
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                 0xe
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                   0x0
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                    0x1
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                            0x2000
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                               0xd
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                 0x0
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                  0x1
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                           0x1000
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                              0xc
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                0x0
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                 0x1
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_BMSK                                                          0xf00
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_SHFT                                                            0x8
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK0_FVAL                                                     0x0
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK1_FVAL                                                     0x1
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK2_FVAL                                                     0x2
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK3_FVAL                                                     0x3
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK4_FVAL                                                     0x4
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK5_FVAL                                                     0x5
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK6_FVAL                                                     0x6
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK7_FVAL                                                     0x7
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK8_FVAL                                                     0x8
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK9_FVAL                                                     0x9
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK10_FVAL                                                    0xa
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK11_FVAL                                                    0xb
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK12_FVAL                                                    0xc
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK13_FVAL                                                    0xd
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK14_FVAL                                                    0xe
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK15_FVAL                                                    0xf
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_BMSK                                                            0xf0
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_SHFT                                                             0x4
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK0_FVAL                                                      0x0
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK1_FVAL                                                      0x1
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK2_FVAL                                                      0x2
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK3_FVAL                                                      0x3
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK4_FVAL                                                      0x4
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK5_FVAL                                                      0x5
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK6_FVAL                                                      0x6
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK7_FVAL                                                      0x7
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK8_FVAL                                                      0x8
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK9_FVAL                                                      0x9
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK10_FVAL                                                     0xa
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK11_FVAL                                                     0xb
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK12_FVAL                                                     0xc
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK13_FVAL                                                     0xd
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK14_FVAL                                                     0xe
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK15_FVAL                                                     0xf

#define HWIO_GCC_TLMM_BCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00034000)
#define HWIO_GCC_TLMM_BCR_PHYS                                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00034000)
#define HWIO_GCC_TLMM_BCR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00034000)
#define HWIO_GCC_TLMM_BCR_RMSK                                                                           0x1
#define HWIO_GCC_TLMM_BCR_IN          \
        in_dword_masked(HWIO_GCC_TLMM_BCR_ADDR, HWIO_GCC_TLMM_BCR_RMSK)
#define HWIO_GCC_TLMM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TLMM_BCR_ADDR, m)
#define HWIO_GCC_TLMM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_TLMM_BCR_ADDR,v)
#define HWIO_GCC_TLMM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TLMM_BCR_ADDR,m,v,HWIO_GCC_TLMM_BCR_IN)
#define HWIO_GCC_TLMM_BCR_BLK_ARES_BMSK                                                                  0x1
#define HWIO_GCC_TLMM_BCR_BLK_ARES_SHFT                                                                  0x0
#define HWIO_GCC_TLMM_BCR_BLK_ARES_DISABLE_FVAL                                                          0x0
#define HWIO_GCC_TLMM_BCR_BLK_ARES_ENABLE_FVAL                                                           0x1

#define HWIO_GCC_TLMM_AHB_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00034004)
#define HWIO_GCC_TLMM_AHB_CBCR_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00034004)
#define HWIO_GCC_TLMM_AHB_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00034004)
#define HWIO_GCC_TLMM_AHB_CBCR_RMSK                                                               0xf0008000
#define HWIO_GCC_TLMM_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_TLMM_AHB_CBCR_ADDR, HWIO_GCC_TLMM_AHB_CBCR_RMSK)
#define HWIO_GCC_TLMM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TLMM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_TLMM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TLMM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_TLMM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TLMM_AHB_CBCR_ADDR,m,v,HWIO_GCC_TLMM_AHB_CBCR_IN)
#define HWIO_GCC_TLMM_AHB_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_TLMM_AHB_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_TLMM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                      0x70000000
#define HWIO_GCC_TLMM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                            0x1c
#define HWIO_GCC_TLMM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                              0x8000
#define HWIO_GCC_TLMM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                 0xf
#define HWIO_GCC_TLMM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                         0x0
#define HWIO_GCC_TLMM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                          0x1

#define HWIO_GCC_TLMM_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00034008)
#define HWIO_GCC_TLMM_CBCR_PHYS                                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00034008)
#define HWIO_GCC_TLMM_CBCR_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00034008)
#define HWIO_GCC_TLMM_CBCR_RMSK                                                                   0x80000000
#define HWIO_GCC_TLMM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_TLMM_CBCR_ADDR, HWIO_GCC_TLMM_CBCR_RMSK)
#define HWIO_GCC_TLMM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TLMM_CBCR_ADDR, m)
#define HWIO_GCC_TLMM_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_TLMM_CBCR_CLK_OFF_SHFT                                                                 0x1f

#define HWIO_GCC_MPM_BCR_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0002c000)
#define HWIO_GCC_MPM_BCR_PHYS                                                                     (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002c000)
#define HWIO_GCC_MPM_BCR_OFFS                                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002c000)
#define HWIO_GCC_MPM_BCR_RMSK                                                                            0x1
#define HWIO_GCC_MPM_BCR_IN          \
        in_dword_masked(HWIO_GCC_MPM_BCR_ADDR, HWIO_GCC_MPM_BCR_RMSK)
#define HWIO_GCC_MPM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MPM_BCR_ADDR, m)
#define HWIO_GCC_MPM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_MPM_BCR_ADDR,v)
#define HWIO_GCC_MPM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MPM_BCR_ADDR,m,v,HWIO_GCC_MPM_BCR_IN)
#define HWIO_GCC_MPM_BCR_BLK_ARES_BMSK                                                                   0x1
#define HWIO_GCC_MPM_BCR_BLK_ARES_SHFT                                                                   0x0
#define HWIO_GCC_MPM_BCR_BLK_ARES_DISABLE_FVAL                                                           0x0
#define HWIO_GCC_MPM_BCR_BLK_ARES_ENABLE_FVAL                                                            0x1

#define HWIO_GCC_MPM_MISC_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0002c004)
#define HWIO_GCC_MPM_MISC_PHYS                                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002c004)
#define HWIO_GCC_MPM_MISC_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002c004)
#define HWIO_GCC_MPM_MISC_RMSK                                                                           0x7
#define HWIO_GCC_MPM_MISC_IN          \
        in_dword_masked(HWIO_GCC_MPM_MISC_ADDR, HWIO_GCC_MPM_MISC_RMSK)
#define HWIO_GCC_MPM_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_MPM_MISC_ADDR, m)
#define HWIO_GCC_MPM_MISC_OUT(v)      \
        out_dword(HWIO_GCC_MPM_MISC_ADDR,v)
#define HWIO_GCC_MPM_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MPM_MISC_ADDR,m,v,HWIO_GCC_MPM_MISC_IN)
#define HWIO_GCC_MPM_MISC_MPM_NON_AHB_RESET_BMSK                                                         0x4
#define HWIO_GCC_MPM_MISC_MPM_NON_AHB_RESET_SHFT                                                         0x2
#define HWIO_GCC_MPM_MISC_MPM_NON_AHB_RESET_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_MPM_MISC_MPM_NON_AHB_RESET_ENABLE_FVAL                                                  0x1
#define HWIO_GCC_MPM_MISC_MPM_AHB_RESET_BMSK                                                             0x2
#define HWIO_GCC_MPM_MISC_MPM_AHB_RESET_SHFT                                                             0x1
#define HWIO_GCC_MPM_MISC_MPM_AHB_RESET_DISABLE_FVAL                                                     0x0
#define HWIO_GCC_MPM_MISC_MPM_AHB_RESET_ENABLE_FVAL                                                      0x1
#define HWIO_GCC_MPM_MISC_MPM_REF_CLK_EN_BMSK                                                            0x1
#define HWIO_GCC_MPM_MISC_MPM_REF_CLK_EN_SHFT                                                            0x0
#define HWIO_GCC_MPM_MISC_MPM_REF_CLK_EN_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_MPM_MISC_MPM_REF_CLK_EN_ENABLE_FVAL                                                     0x1

#define HWIO_GCC_MPM_AHB_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0002c008)
#define HWIO_GCC_MPM_AHB_CBCR_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002c008)
#define HWIO_GCC_MPM_AHB_CBCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002c008)
#define HWIO_GCC_MPM_AHB_CBCR_RMSK                                                                0xf0008000
#define HWIO_GCC_MPM_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MPM_AHB_CBCR_ADDR, HWIO_GCC_MPM_AHB_CBCR_RMSK)
#define HWIO_GCC_MPM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MPM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_MPM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MPM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_MPM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MPM_AHB_CBCR_ADDR,m,v,HWIO_GCC_MPM_AHB_CBCR_IN)
#define HWIO_GCC_MPM_AHB_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_MPM_AHB_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_MPM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                       0x70000000
#define HWIO_GCC_MPM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                             0x1c
#define HWIO_GCC_MPM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                               0x8000
#define HWIO_GCC_MPM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                  0xf
#define HWIO_GCC_MPM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                          0x0
#define HWIO_GCC_MPM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                           0x1

#define HWIO_GCC_RPM_PROC_HCLK_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0002d000)
#define HWIO_GCC_RPM_PROC_HCLK_CBCR_PHYS                                                          (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002d000)
#define HWIO_GCC_RPM_PROC_HCLK_CBCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002d000)
#define HWIO_GCC_RPM_PROC_HCLK_CBCR_RMSK                                                          0x80000000
#define HWIO_GCC_RPM_PROC_HCLK_CBCR_IN          \
        in_dword_masked(HWIO_GCC_RPM_PROC_HCLK_CBCR_ADDR, HWIO_GCC_RPM_PROC_HCLK_CBCR_RMSK)
#define HWIO_GCC_RPM_PROC_HCLK_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_PROC_HCLK_CBCR_ADDR, m)
#define HWIO_GCC_RPM_PROC_HCLK_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_RPM_PROC_HCLK_CBCR_CLK_OFF_SHFT                                                        0x1f

#define HWIO_GCC_RPM_BUS_AHB_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0002d004)
#define HWIO_GCC_RPM_BUS_AHB_CBCR_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002d004)
#define HWIO_GCC_RPM_BUS_AHB_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002d004)
#define HWIO_GCC_RPM_BUS_AHB_CBCR_RMSK                                                            0xf000fff0
#define HWIO_GCC_RPM_BUS_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_RPM_BUS_AHB_CBCR_ADDR, HWIO_GCC_RPM_BUS_AHB_CBCR_RMSK)
#define HWIO_GCC_RPM_BUS_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_BUS_AHB_CBCR_ADDR, m)
#define HWIO_GCC_RPM_BUS_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RPM_BUS_AHB_CBCR_ADDR,v)
#define HWIO_GCC_RPM_BUS_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_BUS_AHB_CBCR_ADDR,m,v,HWIO_GCC_RPM_BUS_AHB_CBCR_IN)
#define HWIO_GCC_RPM_BUS_AHB_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_RPM_BUS_AHB_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_RPM_BUS_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                   0x70000000
#define HWIO_GCC_RPM_BUS_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                         0x1c
#define HWIO_GCC_RPM_BUS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                           0x8000
#define HWIO_GCC_RPM_BUS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                              0xf
#define HWIO_GCC_RPM_BUS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                      0x0
#define HWIO_GCC_RPM_BUS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                       0x1
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                              0x4000
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                 0xe
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                   0x0
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                    0x1
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                            0x2000
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                               0xd
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                 0x0
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                  0x1
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                           0x1000
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                              0xc
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                0x0
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                 0x1
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_BMSK                                                          0xf00
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_SHFT                                                            0x8
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK0_FVAL                                                     0x0
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK1_FVAL                                                     0x1
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK2_FVAL                                                     0x2
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK3_FVAL                                                     0x3
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK4_FVAL                                                     0x4
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK5_FVAL                                                     0x5
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK6_FVAL                                                     0x6
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK7_FVAL                                                     0x7
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK8_FVAL                                                     0x8
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK9_FVAL                                                     0x9
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK10_FVAL                                                    0xa
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK11_FVAL                                                    0xb
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK12_FVAL                                                    0xc
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK13_FVAL                                                    0xd
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK14_FVAL                                                    0xe
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK15_FVAL                                                    0xf
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_BMSK                                                            0xf0
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_SHFT                                                             0x4
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK0_FVAL                                                      0x0
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK1_FVAL                                                      0x1
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK2_FVAL                                                      0x2
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK3_FVAL                                                      0x3
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK4_FVAL                                                      0x4
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK5_FVAL                                                      0x5
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK6_FVAL                                                      0x6
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK7_FVAL                                                      0x7
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK8_FVAL                                                      0x8
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK9_FVAL                                                      0x9
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK10_FVAL                                                     0xa
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK11_FVAL                                                     0xb
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK12_FVAL                                                     0xc
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK13_FVAL                                                     0xd
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK14_FVAL                                                     0xe
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK15_FVAL                                                     0xf

#define HWIO_GCC_RPM_SLEEP_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0002d008)
#define HWIO_GCC_RPM_SLEEP_CBCR_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002d008)
#define HWIO_GCC_RPM_SLEEP_CBCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002d008)
#define HWIO_GCC_RPM_SLEEP_CBCR_RMSK                                                              0x80000001
#define HWIO_GCC_RPM_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_RPM_SLEEP_CBCR_ADDR, HWIO_GCC_RPM_SLEEP_CBCR_RMSK)
#define HWIO_GCC_RPM_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_RPM_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RPM_SLEEP_CBCR_ADDR,v)
#define HWIO_GCC_RPM_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_SLEEP_CBCR_ADDR,m,v,HWIO_GCC_RPM_SLEEP_CBCR_IN)
#define HWIO_GCC_RPM_SLEEP_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_RPM_SLEEP_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_RPM_SLEEP_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_RPM_SLEEP_CBCR_CLK_ENABLE_SHFT                                                          0x0
#define HWIO_GCC_RPM_SLEEP_CBCR_CLK_ENABLE_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_RPM_SLEEP_CBCR_CLK_ENABLE_ENABLE_FVAL                                                   0x1

#define HWIO_GCC_RPM_TIMER_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0002d00c)
#define HWIO_GCC_RPM_TIMER_CBCR_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002d00c)
#define HWIO_GCC_RPM_TIMER_CBCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002d00c)
#define HWIO_GCC_RPM_TIMER_CBCR_RMSK                                                              0x80000003
#define HWIO_GCC_RPM_TIMER_CBCR_IN          \
        in_dword_masked(HWIO_GCC_RPM_TIMER_CBCR_ADDR, HWIO_GCC_RPM_TIMER_CBCR_RMSK)
#define HWIO_GCC_RPM_TIMER_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_TIMER_CBCR_ADDR, m)
#define HWIO_GCC_RPM_TIMER_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RPM_TIMER_CBCR_ADDR,v)
#define HWIO_GCC_RPM_TIMER_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_TIMER_CBCR_ADDR,m,v,HWIO_GCC_RPM_TIMER_CBCR_IN)
#define HWIO_GCC_RPM_TIMER_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_RPM_TIMER_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_RPM_TIMER_CBCR_HW_CTL_BMSK                                                              0x2
#define HWIO_GCC_RPM_TIMER_CBCR_HW_CTL_SHFT                                                              0x1
#define HWIO_GCC_RPM_TIMER_CBCR_HW_CTL_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_RPM_TIMER_CBCR_HW_CTL_ENABLE_FVAL                                                       0x1
#define HWIO_GCC_RPM_TIMER_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_RPM_TIMER_CBCR_CLK_ENABLE_SHFT                                                          0x0
#define HWIO_GCC_RPM_TIMER_CBCR_CLK_ENABLE_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_RPM_TIMER_CBCR_CLK_ENABLE_ENABLE_FVAL                                                   0x1

#define HWIO_GCC_RPM_CMD_RCGR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0002d010)
#define HWIO_GCC_RPM_CMD_RCGR_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002d010)
#define HWIO_GCC_RPM_CMD_RCGR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002d010)
#define HWIO_GCC_RPM_CMD_RCGR_RMSK                                                                0x80000013
#define HWIO_GCC_RPM_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_RPM_CMD_RCGR_ADDR, HWIO_GCC_RPM_CMD_RCGR_RMSK)
#define HWIO_GCC_RPM_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_CMD_RCGR_ADDR, m)
#define HWIO_GCC_RPM_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_RPM_CMD_RCGR_ADDR,v)
#define HWIO_GCC_RPM_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_CMD_RCGR_ADDR,m,v,HWIO_GCC_RPM_CMD_RCGR_IN)
#define HWIO_GCC_RPM_CMD_RCGR_ROOT_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_RPM_CMD_RCGR_ROOT_OFF_SHFT                                                             0x1f
#define HWIO_GCC_RPM_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                       0x10
#define HWIO_GCC_RPM_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                        0x4
#define HWIO_GCC_RPM_CMD_RCGR_ROOT_EN_BMSK                                                               0x2
#define HWIO_GCC_RPM_CMD_RCGR_ROOT_EN_SHFT                                                               0x1
#define HWIO_GCC_RPM_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_RPM_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                        0x1
#define HWIO_GCC_RPM_CMD_RCGR_UPDATE_BMSK                                                                0x1
#define HWIO_GCC_RPM_CMD_RCGR_UPDATE_SHFT                                                                0x0
#define HWIO_GCC_RPM_CMD_RCGR_UPDATE_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_RPM_CMD_RCGR_UPDATE_ENABLE_FVAL                                                         0x1

#define HWIO_GCC_RPM_CFG_RCGR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0002d014)
#define HWIO_GCC_RPM_CFG_RCGR_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002d014)
#define HWIO_GCC_RPM_CFG_RCGR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002d014)
#define HWIO_GCC_RPM_CFG_RCGR_RMSK                                                                     0x71f
#define HWIO_GCC_RPM_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_RPM_CFG_RCGR_ADDR, HWIO_GCC_RPM_CFG_RCGR_RMSK)
#define HWIO_GCC_RPM_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_CFG_RCGR_ADDR, m)
#define HWIO_GCC_RPM_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_RPM_CFG_RCGR_ADDR,v)
#define HWIO_GCC_RPM_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_CFG_RCGR_ADDR,m,v,HWIO_GCC_RPM_CFG_RCGR_IN)
#define HWIO_GCC_RPM_CFG_RCGR_SRC_SEL_BMSK                                                             0x700
#define HWIO_GCC_RPM_CFG_RCGR_SRC_SEL_SHFT                                                               0x8
#define HWIO_GCC_RPM_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                          0x0
#define HWIO_GCC_RPM_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                          0x1
#define HWIO_GCC_RPM_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                          0x2
#define HWIO_GCC_RPM_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                          0x3
#define HWIO_GCC_RPM_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                          0x4
#define HWIO_GCC_RPM_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                          0x5
#define HWIO_GCC_RPM_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                          0x6
#define HWIO_GCC_RPM_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                          0x7
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_BMSK                                                              0x1f
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_SHFT                                                               0x0
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                        0x0
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                          0x1
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                        0x2
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                          0x3
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                        0x4
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                          0x5
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                        0x6
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                          0x7
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                        0x8
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                          0x9
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                        0xa
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                          0xb
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                        0xc
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                          0xd
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                        0xe
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                          0xf
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                       0x10
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                         0x11
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                       0x12
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                        0x13
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                      0x14
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                        0x15
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                      0x16
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                        0x17
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                      0x18
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                        0x19
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                      0x1a
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                        0x1b
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                      0x1c
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                        0x1d
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                      0x1e
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                        0x1f

#define HWIO_GCC_RPM_MISC_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0002d028)
#define HWIO_GCC_RPM_MISC_PHYS                                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002d028)
#define HWIO_GCC_RPM_MISC_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002d028)
#define HWIO_GCC_RPM_MISC_RMSK                                                                          0xf1
#define HWIO_GCC_RPM_MISC_IN          \
        in_dword_masked(HWIO_GCC_RPM_MISC_ADDR, HWIO_GCC_RPM_MISC_RMSK)
#define HWIO_GCC_RPM_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_MISC_ADDR, m)
#define HWIO_GCC_RPM_MISC_OUT(v)      \
        out_dword(HWIO_GCC_RPM_MISC_ADDR,v)
#define HWIO_GCC_RPM_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_MISC_ADDR,m,v,HWIO_GCC_RPM_MISC_IN)
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_BMSK                                                   0xf0
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_SHFT                                                    0x4
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV1_FVAL                                               0x0
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV2_FVAL                                               0x1
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV3_FVAL                                               0x2
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV4_FVAL                                               0x3
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV5_FVAL                                               0x4
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV6_FVAL                                               0x5
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV7_FVAL                                               0x6
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV8_FVAL                                               0x7
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV9_FVAL                                               0x8
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV10_FVAL                                              0x9
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV11_FVAL                                              0xa
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV12_FVAL                                              0xb
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV13_FVAL                                              0xc
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV14_FVAL                                              0xd
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV15_FVAL                                              0xe
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV16_FVAL                                              0xf
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIS_BMSK                                                    0x1
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIS_SHFT                                                    0x0
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIS_SCALE_NOT_DISABLE_FVAL                                  0x0
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIS_SCALE_DISABLE_FVAL                                      0x1

#define HWIO_GCC_SEC_CTRL_BCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0001a000)
#define HWIO_GCC_SEC_CTRL_BCR_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001a000)
#define HWIO_GCC_SEC_CTRL_BCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001a000)
#define HWIO_GCC_SEC_CTRL_BCR_RMSK                                                                       0x1
#define HWIO_GCC_SEC_CTRL_BCR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_BCR_ADDR, HWIO_GCC_SEC_CTRL_BCR_RMSK)
#define HWIO_GCC_SEC_CTRL_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_BCR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_BCR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_BCR_ADDR,m,v,HWIO_GCC_SEC_CTRL_BCR_IN)
#define HWIO_GCC_SEC_CTRL_BCR_BLK_ARES_BMSK                                                              0x1
#define HWIO_GCC_SEC_CTRL_BCR_BLK_ARES_SHFT                                                              0x0
#define HWIO_GCC_SEC_CTRL_BCR_BLK_ARES_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_SEC_CTRL_BCR_BLK_ARES_ENABLE_FVAL                                                       0x1

#define HWIO_GCC_ACC_CMD_RCGR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0001a004)
#define HWIO_GCC_ACC_CMD_RCGR_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001a004)
#define HWIO_GCC_ACC_CMD_RCGR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001a004)
#define HWIO_GCC_ACC_CMD_RCGR_RMSK                                                                0x80000013
#define HWIO_GCC_ACC_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ACC_CMD_RCGR_ADDR, HWIO_GCC_ACC_CMD_RCGR_RMSK)
#define HWIO_GCC_ACC_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ACC_CMD_RCGR_ADDR, m)
#define HWIO_GCC_ACC_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ACC_CMD_RCGR_ADDR,v)
#define HWIO_GCC_ACC_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ACC_CMD_RCGR_ADDR,m,v,HWIO_GCC_ACC_CMD_RCGR_IN)
#define HWIO_GCC_ACC_CMD_RCGR_ROOT_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_ACC_CMD_RCGR_ROOT_OFF_SHFT                                                             0x1f
#define HWIO_GCC_ACC_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                       0x10
#define HWIO_GCC_ACC_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                        0x4
#define HWIO_GCC_ACC_CMD_RCGR_ROOT_EN_BMSK                                                               0x2
#define HWIO_GCC_ACC_CMD_RCGR_ROOT_EN_SHFT                                                               0x1
#define HWIO_GCC_ACC_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_ACC_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                        0x1
#define HWIO_GCC_ACC_CMD_RCGR_UPDATE_BMSK                                                                0x1
#define HWIO_GCC_ACC_CMD_RCGR_UPDATE_SHFT                                                                0x0
#define HWIO_GCC_ACC_CMD_RCGR_UPDATE_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_ACC_CMD_RCGR_UPDATE_ENABLE_FVAL                                                         0x1

#define HWIO_GCC_ACC_CFG_RCGR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0001a008)
#define HWIO_GCC_ACC_CFG_RCGR_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001a008)
#define HWIO_GCC_ACC_CFG_RCGR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001a008)
#define HWIO_GCC_ACC_CFG_RCGR_RMSK                                                                     0x71f
#define HWIO_GCC_ACC_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ACC_CFG_RCGR_ADDR, HWIO_GCC_ACC_CFG_RCGR_RMSK)
#define HWIO_GCC_ACC_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ACC_CFG_RCGR_ADDR, m)
#define HWIO_GCC_ACC_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ACC_CFG_RCGR_ADDR,v)
#define HWIO_GCC_ACC_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ACC_CFG_RCGR_ADDR,m,v,HWIO_GCC_ACC_CFG_RCGR_IN)
#define HWIO_GCC_ACC_CFG_RCGR_SRC_SEL_BMSK                                                             0x700
#define HWIO_GCC_ACC_CFG_RCGR_SRC_SEL_SHFT                                                               0x8
#define HWIO_GCC_ACC_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                          0x0
#define HWIO_GCC_ACC_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                          0x1
#define HWIO_GCC_ACC_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                          0x2
#define HWIO_GCC_ACC_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                          0x3
#define HWIO_GCC_ACC_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                          0x4
#define HWIO_GCC_ACC_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                          0x5
#define HWIO_GCC_ACC_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                          0x6
#define HWIO_GCC_ACC_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                          0x7
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_BMSK                                                              0x1f
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_SHFT                                                               0x0
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                        0x0
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                          0x1
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                        0x2
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                          0x3
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                        0x4
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                          0x5
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                        0x6
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                          0x7
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                        0x8
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                          0x9
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                        0xa
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                          0xb
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                        0xc
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                          0xd
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                        0xe
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                          0xf
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                       0x10
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                         0x11
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                       0x12
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                        0x13
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                      0x14
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                        0x15
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                      0x16
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                        0x17
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                      0x18
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                        0x19
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                      0x1a
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                        0x1b
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                      0x1c
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                        0x1d
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                      0x1e
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                        0x1f

#define HWIO_GCC_ACC_MISC_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0001a01c)
#define HWIO_GCC_ACC_MISC_PHYS                                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001a01c)
#define HWIO_GCC_ACC_MISC_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001a01c)
#define HWIO_GCC_ACC_MISC_RMSK                                                                           0x1
#define HWIO_GCC_ACC_MISC_IN          \
        in_dword_masked(HWIO_GCC_ACC_MISC_ADDR, HWIO_GCC_ACC_MISC_RMSK)
#define HWIO_GCC_ACC_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_ACC_MISC_ADDR, m)
#define HWIO_GCC_ACC_MISC_OUT(v)      \
        out_dword(HWIO_GCC_ACC_MISC_ADDR,v)
#define HWIO_GCC_ACC_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ACC_MISC_ADDR,m,v,HWIO_GCC_ACC_MISC_IN)
#define HWIO_GCC_ACC_MISC_JTAG_ACC_SRC_SEL_EN_BMSK                                                       0x1
#define HWIO_GCC_ACC_MISC_JTAG_ACC_SRC_SEL_EN_SHFT                                                       0x0
#define HWIO_GCC_ACC_MISC_JTAG_ACC_SRC_SEL_EN_DISABLE_FVAL                                               0x0
#define HWIO_GCC_ACC_MISC_JTAG_ACC_SRC_SEL_EN_ENABLE_FVAL                                                0x1

#define HWIO_GCC_SEC_CTRL_ACC_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0001a020)
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001a020)
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001a020)
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_RMSK                                                           0x80007ff1
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_ACC_CBCR_ADDR, HWIO_GCC_SEC_CTRL_ACC_CBCR_RMSK)
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_ACC_CBCR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_ACC_CBCR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_ACC_CBCR_ADDR,m,v,HWIO_GCC_SEC_CTRL_ACC_CBCR_IN)
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_CORE_ON_BMSK                                             0x4000
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_CORE_ON_SHFT                                                0xe
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                  0x0
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                   0x1
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                           0x2000
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                              0xd
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                0x0
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                 0x1
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                          0x1000
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                             0xc
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                               0x0
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                0x1
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_BMSK                                                         0xf00
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_SHFT                                                           0x8
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK0_FVAL                                                    0x0
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK1_FVAL                                                    0x1
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK2_FVAL                                                    0x2
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK3_FVAL                                                    0x3
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK4_FVAL                                                    0x4
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK5_FVAL                                                    0x5
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK6_FVAL                                                    0x6
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK7_FVAL                                                    0x7
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK8_FVAL                                                    0x8
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK9_FVAL                                                    0x9
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK10_FVAL                                                   0xa
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK11_FVAL                                                   0xb
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK12_FVAL                                                   0xc
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK13_FVAL                                                   0xd
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK14_FVAL                                                   0xe
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK15_FVAL                                                   0xf
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_BMSK                                                           0xf0
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_SHFT                                                            0x4
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK0_FVAL                                                     0x0
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK1_FVAL                                                     0x1
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK2_FVAL                                                     0x2
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK3_FVAL                                                     0x3
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK4_FVAL                                                     0x4
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK5_FVAL                                                     0x5
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK6_FVAL                                                     0x6
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK7_FVAL                                                     0x7
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK8_FVAL                                                     0x8
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK9_FVAL                                                     0x9
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK10_FVAL                                                    0xa
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK11_FVAL                                                    0xb
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK12_FVAL                                                    0xc
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK13_FVAL                                                    0xd
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK14_FVAL                                                    0xe
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK15_FVAL                                                    0xf
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_CLK_ENABLE_SHFT                                                       0x0
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_CLK_ENABLE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_CLK_ENABLE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_SEC_CTRL_AHB_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0001a024)
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001a024)
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001a024)
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_RMSK                                                           0xf0008001
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_AHB_CBCR_ADDR, HWIO_GCC_SEC_CTRL_AHB_CBCR_RMSK)
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_AHB_CBCR_ADDR,m,v,HWIO_GCC_SEC_CTRL_AHB_CBCR_IN)
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                  0x70000000
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                        0x1c
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                          0x8000
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                             0xf
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                     0x0
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                      0x1
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_CLK_ENABLE_SHFT                                                       0x0
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_SEC_CTRL_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0001a028)
#define HWIO_GCC_SEC_CTRL_CBCR_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001a028)
#define HWIO_GCC_SEC_CTRL_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001a028)
#define HWIO_GCC_SEC_CTRL_CBCR_RMSK                                                               0x80007ff1
#define HWIO_GCC_SEC_CTRL_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_CBCR_ADDR, HWIO_GCC_SEC_CTRL_CBCR_RMSK)
#define HWIO_GCC_SEC_CTRL_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_CBCR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_CBCR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_CBCR_ADDR,m,v,HWIO_GCC_SEC_CTRL_CBCR_IN)
#define HWIO_GCC_SEC_CTRL_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_SEC_CTRL_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_CORE_ON_BMSK                                                 0x4000
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_CORE_ON_SHFT                                                    0xe
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                       0x1
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                               0x2000
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                  0xd
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                    0x0
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                     0x1
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                              0x1000
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                 0xc
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                   0x0
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                    0x1
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_BMSK                                                             0xf00
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_SHFT                                                               0x8
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK0_FVAL                                                        0x0
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK1_FVAL                                                        0x1
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK2_FVAL                                                        0x2
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK3_FVAL                                                        0x3
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK4_FVAL                                                        0x4
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK5_FVAL                                                        0x5
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK6_FVAL                                                        0x6
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK7_FVAL                                                        0x7
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK8_FVAL                                                        0x8
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK9_FVAL                                                        0x9
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK10_FVAL                                                       0xa
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK11_FVAL                                                       0xb
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK12_FVAL                                                       0xc
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK13_FVAL                                                       0xd
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK14_FVAL                                                       0xe
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK15_FVAL                                                       0xf
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_BMSK                                                               0xf0
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_SHFT                                                                0x4
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK0_FVAL                                                         0x0
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK1_FVAL                                                         0x1
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK2_FVAL                                                         0x2
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK3_FVAL                                                         0x3
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK4_FVAL                                                         0x4
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK5_FVAL                                                         0x5
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK6_FVAL                                                         0x6
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK7_FVAL                                                         0x7
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK8_FVAL                                                         0x8
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK9_FVAL                                                         0x9
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK10_FVAL                                                        0xa
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK11_FVAL                                                        0xb
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK12_FVAL                                                        0xc
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK13_FVAL                                                        0xd
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK14_FVAL                                                        0xe
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK15_FVAL                                                        0xf
#define HWIO_GCC_SEC_CTRL_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_SEC_CTRL_CBCR_CLK_ENABLE_SHFT                                                           0x0
#define HWIO_GCC_SEC_CTRL_CBCR_CLK_ENABLE_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_SEC_CTRL_CBCR_CLK_ENABLE_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0001a02c)
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_PHYS                                                         (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001a02c)
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001a02c)
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_RMSK                                                         0x80000001
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_SENSE_CBCR_ADDR, HWIO_GCC_SEC_CTRL_SENSE_CBCR_RMSK)
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_SENSE_CBCR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_SENSE_CBCR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_SENSE_CBCR_ADDR,m,v,HWIO_GCC_SEC_CTRL_SENSE_CBCR_IN)
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_CLK_ENABLE_SHFT                                                     0x0
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_CLK_ENABLE_DISABLE_FVAL                                             0x0
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_CLK_ENABLE_ENABLE_FVAL                                              0x1

#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0001a030)
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_PHYS                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001a030)
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001a030)
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_RMSK                                                0x80000001
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_ADDR, HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_RMSK)
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_ADDR,m,v,HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_IN)
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_CLK_OFF_BMSK                                        0x80000000
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_CLK_OFF_SHFT                                              0x1f
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_CLK_ENABLE_BMSK                                            0x1
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_CLK_ENABLE_SHFT                                            0x0
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_CLK_ENABLE_DISABLE_FVAL                                    0x0
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_CLK_ENABLE_ENABLE_FVAL                                     0x1

#define HWIO_GCC_SEC_CTRL_CMD_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0001a034)
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001a034)
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001a034)
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_RMSK                                                           0x80000013
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_CMD_RCGR_ADDR, HWIO_GCC_SEC_CTRL_CMD_RCGR_RMSK)
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_CMD_RCGR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_CMD_RCGR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_CMD_RCGR_ADDR,m,v,HWIO_GCC_SEC_CTRL_CMD_RCGR_IN)
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_ROOT_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_ROOT_OFF_SHFT                                                        0x1f
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                  0x10
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                   0x4
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_ROOT_EN_BMSK                                                          0x2
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_ROOT_EN_SHFT                                                          0x1
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                   0x1
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_UPDATE_BMSK                                                           0x1
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_UPDATE_SHFT                                                           0x0
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_UPDATE_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_UPDATE_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_SEC_CTRL_CFG_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0001a038)
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001a038)
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001a038)
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_RMSK                                                                0x71f
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_CFG_RCGR_ADDR, HWIO_GCC_SEC_CTRL_CFG_RCGR_RMSK)
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_CFG_RCGR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_CFG_RCGR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_CFG_RCGR_ADDR,m,v,HWIO_GCC_SEC_CTRL_CFG_RCGR_IN)
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_SEL_BMSK                                                        0x700
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_SEL_SHFT                                                          0x8
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                     0x0
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                     0x1
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                     0x2
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                     0x3
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                     0x4
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                     0x5
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                     0x6
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                     0x7
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_BMSK                                                         0x1f
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_SHFT                                                          0x0
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                   0x0
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                     0x1
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                   0x2
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                     0x3
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                   0x4
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                     0x5
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                   0x6
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                     0x7
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                   0x8
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                     0x9
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                   0xa
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                     0xb
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                   0xc
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                     0xd
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                   0xe
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                     0xf
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                  0x10
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                    0x11
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                  0x12
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                   0x13
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                 0x14
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                   0x15
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                 0x16
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                   0x17
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                 0x18
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                   0x19
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                 0x1a
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                   0x1b
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                 0x1c
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                   0x1d
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                 0x1e
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                   0x1f

#define HWIO_GCC_SPMI_BCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0002e000)
#define HWIO_GCC_SPMI_BCR_PHYS                                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002e000)
#define HWIO_GCC_SPMI_BCR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002e000)
#define HWIO_GCC_SPMI_BCR_RMSK                                                                           0x1
#define HWIO_GCC_SPMI_BCR_IN          \
        in_dword_masked(HWIO_GCC_SPMI_BCR_ADDR, HWIO_GCC_SPMI_BCR_RMSK)
#define HWIO_GCC_SPMI_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_BCR_ADDR, m)
#define HWIO_GCC_SPMI_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_BCR_ADDR,v)
#define HWIO_GCC_SPMI_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_BCR_ADDR,m,v,HWIO_GCC_SPMI_BCR_IN)
#define HWIO_GCC_SPMI_BCR_BLK_ARES_BMSK                                                                  0x1
#define HWIO_GCC_SPMI_BCR_BLK_ARES_SHFT                                                                  0x0
#define HWIO_GCC_SPMI_BCR_BLK_ARES_DISABLE_FVAL                                                          0x0
#define HWIO_GCC_SPMI_BCR_BLK_ARES_ENABLE_FVAL                                                           0x1

#define HWIO_GCC_SPMI_SER_CMD_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0002e004)
#define HWIO_GCC_SPMI_SER_CMD_RCGR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002e004)
#define HWIO_GCC_SPMI_SER_CMD_RCGR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002e004)
#define HWIO_GCC_SPMI_SER_CMD_RCGR_RMSK                                                           0x80000013
#define HWIO_GCC_SPMI_SER_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SPMI_SER_CMD_RCGR_ADDR, HWIO_GCC_SPMI_SER_CMD_RCGR_RMSK)
#define HWIO_GCC_SPMI_SER_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_SER_CMD_RCGR_ADDR, m)
#define HWIO_GCC_SPMI_SER_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_SER_CMD_RCGR_ADDR,v)
#define HWIO_GCC_SPMI_SER_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_SER_CMD_RCGR_ADDR,m,v,HWIO_GCC_SPMI_SER_CMD_RCGR_IN)
#define HWIO_GCC_SPMI_SER_CMD_RCGR_ROOT_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_SPMI_SER_CMD_RCGR_ROOT_OFF_SHFT                                                        0x1f
#define HWIO_GCC_SPMI_SER_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                  0x10
#define HWIO_GCC_SPMI_SER_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                   0x4
#define HWIO_GCC_SPMI_SER_CMD_RCGR_ROOT_EN_BMSK                                                          0x2
#define HWIO_GCC_SPMI_SER_CMD_RCGR_ROOT_EN_SHFT                                                          0x1
#define HWIO_GCC_SPMI_SER_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_SPMI_SER_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                   0x1
#define HWIO_GCC_SPMI_SER_CMD_RCGR_UPDATE_BMSK                                                           0x1
#define HWIO_GCC_SPMI_SER_CMD_RCGR_UPDATE_SHFT                                                           0x0
#define HWIO_GCC_SPMI_SER_CMD_RCGR_UPDATE_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_SPMI_SER_CMD_RCGR_UPDATE_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_SPMI_SER_CFG_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0002e008)
#define HWIO_GCC_SPMI_SER_CFG_RCGR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002e008)
#define HWIO_GCC_SPMI_SER_CFG_RCGR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002e008)
#define HWIO_GCC_SPMI_SER_CFG_RCGR_RMSK                                                                0x71f
#define HWIO_GCC_SPMI_SER_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SPMI_SER_CFG_RCGR_ADDR, HWIO_GCC_SPMI_SER_CFG_RCGR_RMSK)
#define HWIO_GCC_SPMI_SER_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_SER_CFG_RCGR_ADDR, m)
#define HWIO_GCC_SPMI_SER_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_SER_CFG_RCGR_ADDR,v)
#define HWIO_GCC_SPMI_SER_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_SER_CFG_RCGR_ADDR,m,v,HWIO_GCC_SPMI_SER_CFG_RCGR_IN)
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_SEL_BMSK                                                        0x700
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_SEL_SHFT                                                          0x8
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                     0x0
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                     0x1
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                     0x2
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                     0x3
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                     0x4
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                     0x5
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                     0x6
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                     0x7
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_BMSK                                                         0x1f
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_SHFT                                                          0x0
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                   0x0
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                     0x1
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                   0x2
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                     0x3
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                   0x4
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                     0x5
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                   0x6
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                     0x7
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                   0x8
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                     0x9
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                   0xa
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                     0xb
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                   0xc
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                     0xd
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                   0xe
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                     0xf
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                  0x10
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                    0x11
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                  0x12
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                   0x13
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                 0x14
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                   0x15
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                 0x16
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                   0x17
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                 0x18
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                   0x19
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                 0x1a
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                   0x1b
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                 0x1c
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                   0x1d
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                 0x1e
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                   0x1f

#define HWIO_GCC_SPMI_SER_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0002e01c)
#define HWIO_GCC_SPMI_SER_CBCR_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002e01c)
#define HWIO_GCC_SPMI_SER_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002e01c)
#define HWIO_GCC_SPMI_SER_CBCR_RMSK                                                               0x80007ff1
#define HWIO_GCC_SPMI_SER_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPMI_SER_CBCR_ADDR, HWIO_GCC_SPMI_SER_CBCR_RMSK)
#define HWIO_GCC_SPMI_SER_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_SER_CBCR_ADDR, m)
#define HWIO_GCC_SPMI_SER_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_SER_CBCR_ADDR,v)
#define HWIO_GCC_SPMI_SER_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_SER_CBCR_ADDR,m,v,HWIO_GCC_SPMI_SER_CBCR_IN)
#define HWIO_GCC_SPMI_SER_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_SPMI_SER_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_CORE_ON_BMSK                                                 0x4000
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_CORE_ON_SHFT                                                    0xe
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                       0x1
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                               0x2000
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                  0xd
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                    0x0
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                     0x1
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                              0x1000
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                 0xc
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                   0x0
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                    0x1
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_BMSK                                                             0xf00
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_SHFT                                                               0x8
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK0_FVAL                                                        0x0
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK1_FVAL                                                        0x1
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK2_FVAL                                                        0x2
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK3_FVAL                                                        0x3
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK4_FVAL                                                        0x4
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK5_FVAL                                                        0x5
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK6_FVAL                                                        0x6
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK7_FVAL                                                        0x7
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK8_FVAL                                                        0x8
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK9_FVAL                                                        0x9
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK10_FVAL                                                       0xa
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK11_FVAL                                                       0xb
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK12_FVAL                                                       0xc
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK13_FVAL                                                       0xd
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK14_FVAL                                                       0xe
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK15_FVAL                                                       0xf
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_BMSK                                                               0xf0
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_SHFT                                                                0x4
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK0_FVAL                                                         0x0
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK1_FVAL                                                         0x1
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK2_FVAL                                                         0x2
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK3_FVAL                                                         0x3
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK4_FVAL                                                         0x4
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK5_FVAL                                                         0x5
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK6_FVAL                                                         0x6
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK7_FVAL                                                         0x7
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK8_FVAL                                                         0x8
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK9_FVAL                                                         0x9
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK10_FVAL                                                        0xa
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK11_FVAL                                                        0xb
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK12_FVAL                                                        0xc
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK13_FVAL                                                        0xd
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK14_FVAL                                                        0xe
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK15_FVAL                                                        0xf
#define HWIO_GCC_SPMI_SER_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_SPMI_SER_CBCR_CLK_ENABLE_SHFT                                                           0x0
#define HWIO_GCC_SPMI_SER_CBCR_CLK_ENABLE_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_SPMI_SER_CBCR_CLK_ENABLE_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0002e020)
#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_PHYS                                                         (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002e020)
#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002e020)
#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_RMSK                                                         0xf0008000
#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPMI_PCNOC_AHB_CBCR_ADDR, HWIO_GCC_SPMI_PCNOC_AHB_CBCR_RMSK)
#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_PCNOC_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_PCNOC_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_PCNOC_AHB_CBCR_ADDR,m,v,HWIO_GCC_SPMI_PCNOC_AHB_CBCR_IN)
#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                0x70000000
#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                      0x1c
#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                        0x8000
#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                           0xf
#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                   0x0
#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                    0x1

#define HWIO_GCC_SPMI_AHB_CMD_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0002e024)
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002e024)
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002e024)
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_RMSK                                                           0x80000013
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SPMI_AHB_CMD_RCGR_ADDR, HWIO_GCC_SPMI_AHB_CMD_RCGR_RMSK)
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_AHB_CMD_RCGR_ADDR, m)
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_AHB_CMD_RCGR_ADDR,v)
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_AHB_CMD_RCGR_ADDR,m,v,HWIO_GCC_SPMI_AHB_CMD_RCGR_IN)
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_ROOT_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_ROOT_OFF_SHFT                                                        0x1f
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                  0x10
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                   0x4
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_ROOT_EN_BMSK                                                          0x2
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_ROOT_EN_SHFT                                                          0x1
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                   0x1
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_UPDATE_BMSK                                                           0x1
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_UPDATE_SHFT                                                           0x0
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_UPDATE_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_UPDATE_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_SPMI_AHB_CFG_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0002e028)
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002e028)
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002e028)
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_RMSK                                                                0x71f
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SPMI_AHB_CFG_RCGR_ADDR, HWIO_GCC_SPMI_AHB_CFG_RCGR_RMSK)
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_AHB_CFG_RCGR_ADDR, m)
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_AHB_CFG_RCGR_ADDR,v)
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_AHB_CFG_RCGR_ADDR,m,v,HWIO_GCC_SPMI_AHB_CFG_RCGR_IN)
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_SEL_BMSK                                                        0x700
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_SEL_SHFT                                                          0x8
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                     0x0
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                     0x1
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                     0x2
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                     0x3
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                     0x4
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                     0x5
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                     0x6
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                     0x7
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_BMSK                                                         0x1f
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_SHFT                                                          0x0
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                   0x0
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                     0x1
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                   0x2
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                     0x3
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                   0x4
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                     0x5
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                   0x6
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                     0x7
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                   0x8
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                     0x9
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                   0xa
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                     0xb
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                   0xc
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                     0xd
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                   0xe
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                     0xf
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                  0x10
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                    0x11
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                  0x12
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                   0x13
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                 0x14
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                   0x15
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                 0x16
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                   0x17
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                 0x18
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                   0x19
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                 0x1a
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                   0x1b
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                 0x1c
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                   0x1d
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                 0x1e
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                   0x1f

#define HWIO_GCC_SPMI_AHB_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0002e03c)
#define HWIO_GCC_SPMI_AHB_CBCR_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002e03c)
#define HWIO_GCC_SPMI_AHB_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002e03c)
#define HWIO_GCC_SPMI_AHB_CBCR_RMSK                                                               0x80007ff1
#define HWIO_GCC_SPMI_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPMI_AHB_CBCR_ADDR, HWIO_GCC_SPMI_AHB_CBCR_RMSK)
#define HWIO_GCC_SPMI_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SPMI_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SPMI_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_AHB_CBCR_ADDR,m,v,HWIO_GCC_SPMI_AHB_CBCR_IN)
#define HWIO_GCC_SPMI_AHB_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_SPMI_AHB_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                                 0x4000
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                    0xe
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                       0x1
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                               0x2000
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                  0xd
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                    0x0
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                     0x1
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                              0x1000
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                 0xc
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                   0x0
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                    0x1
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_BMSK                                                             0xf00
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_SHFT                                                               0x8
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK0_FVAL                                                        0x0
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK1_FVAL                                                        0x1
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK2_FVAL                                                        0x2
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK3_FVAL                                                        0x3
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK4_FVAL                                                        0x4
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK5_FVAL                                                        0x5
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK6_FVAL                                                        0x6
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK7_FVAL                                                        0x7
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK8_FVAL                                                        0x8
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK9_FVAL                                                        0x9
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK10_FVAL                                                       0xa
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK11_FVAL                                                       0xb
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK12_FVAL                                                       0xc
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK13_FVAL                                                       0xd
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK14_FVAL                                                       0xe
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK15_FVAL                                                       0xf
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_BMSK                                                               0xf0
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_SHFT                                                                0x4
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK0_FVAL                                                         0x0
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK1_FVAL                                                         0x1
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK2_FVAL                                                         0x2
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK3_FVAL                                                         0x3
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK4_FVAL                                                         0x4
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK5_FVAL                                                         0x5
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK6_FVAL                                                         0x6
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK7_FVAL                                                         0x7
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK8_FVAL                                                         0x8
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK9_FVAL                                                         0x9
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK10_FVAL                                                        0xa
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK11_FVAL                                                        0xb
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK12_FVAL                                                        0xc
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK13_FVAL                                                        0xd
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK14_FVAL                                                        0xe
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK15_FVAL                                                        0xf
#define HWIO_GCC_SPMI_AHB_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_SPMI_AHB_CBCR_CLK_ENABLE_SHFT                                                           0x0
#define HWIO_GCC_SPMI_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_SPMI_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_SPDM_BCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f000)
#define HWIO_GCC_SPDM_BCR_PHYS                                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002f000)
#define HWIO_GCC_SPDM_BCR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002f000)
#define HWIO_GCC_SPDM_BCR_RMSK                                                                           0x1
#define HWIO_GCC_SPDM_BCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_BCR_ADDR, HWIO_GCC_SPDM_BCR_RMSK)
#define HWIO_GCC_SPDM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_BCR_ADDR, m)
#define HWIO_GCC_SPDM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_BCR_ADDR,v)
#define HWIO_GCC_SPDM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_BCR_ADDR,m,v,HWIO_GCC_SPDM_BCR_IN)
#define HWIO_GCC_SPDM_BCR_BLK_ARES_BMSK                                                                  0x1
#define HWIO_GCC_SPDM_BCR_BLK_ARES_SHFT                                                                  0x0
#define HWIO_GCC_SPDM_BCR_BLK_ARES_DISABLE_FVAL                                                          0x0
#define HWIO_GCC_SPDM_BCR_BLK_ARES_ENABLE_FVAL                                                           0x1

#define HWIO_GCC_SPDM_CFG_AHB_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f004)
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002f004)
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002f004)
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_RMSK                                                           0xf0008001
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_CFG_AHB_CBCR_ADDR, HWIO_GCC_SPDM_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_SPDM_CFG_AHB_CBCR_IN)
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                  0x70000000
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                        0x1c
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                          0x8000
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                             0xf
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                     0x0
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                      0x1
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                       0x0
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f008)
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_PHYS                                                          (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002f008)
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002f008)
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_RMSK                                                          0x80000001
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_MSTR_AHB_CBCR_ADDR, HWIO_GCC_SPDM_MSTR_AHB_CBCR_RMSK)
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_MSTR_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_MSTR_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_MSTR_AHB_CBCR_ADDR,m,v,HWIO_GCC_SPDM_MSTR_AHB_CBCR_IN)
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_CLK_ENABLE_SHFT                                                      0x0
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                              0x0
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                               0x1

#define HWIO_GCC_SPDM_FF_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f00c)
#define HWIO_GCC_SPDM_FF_CBCR_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002f00c)
#define HWIO_GCC_SPDM_FF_CBCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002f00c)
#define HWIO_GCC_SPDM_FF_CBCR_RMSK                                                                0x80000001
#define HWIO_GCC_SPDM_FF_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_FF_CBCR_ADDR, HWIO_GCC_SPDM_FF_CBCR_RMSK)
#define HWIO_GCC_SPDM_FF_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_FF_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_FF_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_FF_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_FF_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_FF_CBCR_ADDR,m,v,HWIO_GCC_SPDM_FF_CBCR_IN)
#define HWIO_GCC_SPDM_FF_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_SPDM_FF_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_SPDM_FF_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_SPDM_FF_CBCR_CLK_ENABLE_SHFT                                                            0x0
#define HWIO_GCC_SPDM_FF_CBCR_CLK_ENABLE_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_SPDM_FF_CBCR_CLK_ENABLE_ENABLE_FVAL                                                     0x1

#define HWIO_GCC_SPDM_BIMC_CY_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f010)
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002f010)
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002f010)
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_RMSK                                                           0x80000001
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_BIMC_CY_CBCR_ADDR, HWIO_GCC_SPDM_BIMC_CY_CBCR_RMSK)
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_BIMC_CY_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_BIMC_CY_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_BIMC_CY_CBCR_ADDR,m,v,HWIO_GCC_SPDM_BIMC_CY_CBCR_IN)
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_CLK_ENABLE_SHFT                                                       0x0
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_CLK_ENABLE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_CLK_ENABLE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_SPDM_SNOC_CY_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f014)
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002f014)
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002f014)
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_RMSK                                                           0x80000001
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_SNOC_CY_CBCR_ADDR, HWIO_GCC_SPDM_SNOC_CY_CBCR_RMSK)
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_SNOC_CY_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_SNOC_CY_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_SNOC_CY_CBCR_ADDR,m,v,HWIO_GCC_SPDM_SNOC_CY_CBCR_IN)
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_CLK_ENABLE_SHFT                                                       0x0
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_CLK_ENABLE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_CLK_ENABLE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f018)
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_PHYS                                                          (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002f018)
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002f018)
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_RMSK                                                          0x80000001
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_DEBUG_CY_CBCR_ADDR, HWIO_GCC_SPDM_DEBUG_CY_CBCR_RMSK)
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_DEBUG_CY_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_DEBUG_CY_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_DEBUG_CY_CBCR_ADDR,m,v,HWIO_GCC_SPDM_DEBUG_CY_CBCR_IN)
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_CLK_ENABLE_SHFT                                                      0x0
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_CLK_ENABLE_DISABLE_FVAL                                              0x0
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_CLK_ENABLE_ENABLE_FVAL                                               0x1

#define HWIO_GCC_SPDM_PCNOC_CY_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f01c)
#define HWIO_GCC_SPDM_PCNOC_CY_CBCR_PHYS                                                          (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002f01c)
#define HWIO_GCC_SPDM_PCNOC_CY_CBCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002f01c)
#define HWIO_GCC_SPDM_PCNOC_CY_CBCR_RMSK                                                          0x80000001
#define HWIO_GCC_SPDM_PCNOC_CY_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_PCNOC_CY_CBCR_ADDR, HWIO_GCC_SPDM_PCNOC_CY_CBCR_RMSK)
#define HWIO_GCC_SPDM_PCNOC_CY_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_PCNOC_CY_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_PCNOC_CY_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_PCNOC_CY_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_PCNOC_CY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_PCNOC_CY_CBCR_ADDR,m,v,HWIO_GCC_SPDM_PCNOC_CY_CBCR_IN)
#define HWIO_GCC_SPDM_PCNOC_CY_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_SPDM_PCNOC_CY_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_SPDM_PCNOC_CY_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_SPDM_PCNOC_CY_CBCR_CLK_ENABLE_SHFT                                                      0x0
#define HWIO_GCC_SPDM_PCNOC_CY_CBCR_CLK_ENABLE_DISABLE_FVAL                                              0x0
#define HWIO_GCC_SPDM_PCNOC_CY_CBCR_CLK_ENABLE_ENABLE_FVAL                                               0x1

#define HWIO_GCC_SPDM_RPM_CY_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f020)
#define HWIO_GCC_SPDM_RPM_CY_CBCR_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002f020)
#define HWIO_GCC_SPDM_RPM_CY_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002f020)
#define HWIO_GCC_SPDM_RPM_CY_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_SPDM_RPM_CY_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_RPM_CY_CBCR_ADDR, HWIO_GCC_SPDM_RPM_CY_CBCR_RMSK)
#define HWIO_GCC_SPDM_RPM_CY_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_RPM_CY_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_RPM_CY_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_RPM_CY_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_RPM_CY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_RPM_CY_CBCR_ADDR,m,v,HWIO_GCC_SPDM_RPM_CY_CBCR_IN)
#define HWIO_GCC_SPDM_RPM_CY_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_SPDM_RPM_CY_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_SPDM_RPM_CY_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_SPDM_RPM_CY_CBCR_CLK_ENABLE_SHFT                                                        0x0
#define HWIO_GCC_SPDM_RPM_CY_CBCR_CLK_ENABLE_DISABLE_FVAL                                                0x0
#define HWIO_GCC_SPDM_RPM_CY_CBCR_CLK_ENABLE_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_CRYPTO_BCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00016000)
#define HWIO_GCC_CRYPTO_BCR_PHYS                                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00016000)
#define HWIO_GCC_CRYPTO_BCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00016000)
#define HWIO_GCC_CRYPTO_BCR_RMSK                                                                         0x1
#define HWIO_GCC_CRYPTO_BCR_IN          \
        in_dword_masked(HWIO_GCC_CRYPTO_BCR_ADDR, HWIO_GCC_CRYPTO_BCR_RMSK)
#define HWIO_GCC_CRYPTO_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CRYPTO_BCR_ADDR, m)
#define HWIO_GCC_CRYPTO_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CRYPTO_BCR_ADDR,v)
#define HWIO_GCC_CRYPTO_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CRYPTO_BCR_ADDR,m,v,HWIO_GCC_CRYPTO_BCR_IN)
#define HWIO_GCC_CRYPTO_BCR_BLK_ARES_BMSK                                                                0x1
#define HWIO_GCC_CRYPTO_BCR_BLK_ARES_SHFT                                                                0x0
#define HWIO_GCC_CRYPTO_BCR_BLK_ARES_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_CRYPTO_BCR_BLK_ARES_ENABLE_FVAL                                                         0x1

#define HWIO_GCC_CRYPTO_CMD_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00016004)
#define HWIO_GCC_CRYPTO_CMD_RCGR_PHYS                                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00016004)
#define HWIO_GCC_CRYPTO_CMD_RCGR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00016004)
#define HWIO_GCC_CRYPTO_CMD_RCGR_RMSK                                                             0x80000013
#define HWIO_GCC_CRYPTO_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_CRYPTO_CMD_RCGR_ADDR, HWIO_GCC_CRYPTO_CMD_RCGR_RMSK)
#define HWIO_GCC_CRYPTO_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_CRYPTO_CMD_RCGR_ADDR, m)
#define HWIO_GCC_CRYPTO_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_CRYPTO_CMD_RCGR_ADDR,v)
#define HWIO_GCC_CRYPTO_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CRYPTO_CMD_RCGR_ADDR,m,v,HWIO_GCC_CRYPTO_CMD_RCGR_IN)
#define HWIO_GCC_CRYPTO_CMD_RCGR_ROOT_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_CRYPTO_CMD_RCGR_ROOT_OFF_SHFT                                                          0x1f
#define HWIO_GCC_CRYPTO_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                    0x10
#define HWIO_GCC_CRYPTO_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                     0x4
#define HWIO_GCC_CRYPTO_CMD_RCGR_ROOT_EN_BMSK                                                            0x2
#define HWIO_GCC_CRYPTO_CMD_RCGR_ROOT_EN_SHFT                                                            0x1
#define HWIO_GCC_CRYPTO_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_CRYPTO_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                     0x1
#define HWIO_GCC_CRYPTO_CMD_RCGR_UPDATE_BMSK                                                             0x1
#define HWIO_GCC_CRYPTO_CMD_RCGR_UPDATE_SHFT                                                             0x0
#define HWIO_GCC_CRYPTO_CMD_RCGR_UPDATE_DISABLE_FVAL                                                     0x0
#define HWIO_GCC_CRYPTO_CMD_RCGR_UPDATE_ENABLE_FVAL                                                      0x1

#define HWIO_GCC_CRYPTO_CFG_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00016008)
#define HWIO_GCC_CRYPTO_CFG_RCGR_PHYS                                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00016008)
#define HWIO_GCC_CRYPTO_CFG_RCGR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00016008)
#define HWIO_GCC_CRYPTO_CFG_RCGR_RMSK                                                                  0x71f
#define HWIO_GCC_CRYPTO_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_CRYPTO_CFG_RCGR_ADDR, HWIO_GCC_CRYPTO_CFG_RCGR_RMSK)
#define HWIO_GCC_CRYPTO_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_CRYPTO_CFG_RCGR_ADDR, m)
#define HWIO_GCC_CRYPTO_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_CRYPTO_CFG_RCGR_ADDR,v)
#define HWIO_GCC_CRYPTO_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CRYPTO_CFG_RCGR_ADDR,m,v,HWIO_GCC_CRYPTO_CFG_RCGR_IN)
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_SEL_BMSK                                                          0x700
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_SEL_SHFT                                                            0x8
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                       0x0
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                       0x1
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                       0x2
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                       0x3
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                       0x4
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                       0x5
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                       0x6
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                       0x7
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_BMSK                                                           0x1f
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_SHFT                                                            0x0
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                     0x0
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                       0x1
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                     0x2
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                       0x3
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                     0x4
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                       0x5
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                     0x6
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                       0x7
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                     0x8
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                       0x9
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                     0xa
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                       0xb
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                     0xc
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                       0xd
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                     0xe
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                       0xf
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                    0x10
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                      0x11
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                    0x12
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                     0x13
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                   0x14
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                     0x15
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                   0x16
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                     0x17
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                   0x18
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                     0x19
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                   0x1a
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                     0x1b
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                   0x1c
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                     0x1d
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                   0x1e
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                     0x1f

#define HWIO_GCC_CRYPTO_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0001601c)
#define HWIO_GCC_CRYPTO_CBCR_PHYS                                                                 (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001601c)
#define HWIO_GCC_CRYPTO_CBCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001601c)
#define HWIO_GCC_CRYPTO_CBCR_RMSK                                                                 0x80007ff0
#define HWIO_GCC_CRYPTO_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CRYPTO_CBCR_ADDR, HWIO_GCC_CRYPTO_CBCR_RMSK)
#define HWIO_GCC_CRYPTO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CRYPTO_CBCR_ADDR, m)
#define HWIO_GCC_CRYPTO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CRYPTO_CBCR_ADDR,v)
#define HWIO_GCC_CRYPTO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CRYPTO_CBCR_ADDR,m,v,HWIO_GCC_CRYPTO_CBCR_IN)
#define HWIO_GCC_CRYPTO_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_CRYPTO_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_CRYPTO_CBCR_FORCE_MEM_CORE_ON_BMSK                                                   0x4000
#define HWIO_GCC_CRYPTO_CBCR_FORCE_MEM_CORE_ON_SHFT                                                      0xe
#define HWIO_GCC_CRYPTO_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                        0x0
#define HWIO_GCC_CRYPTO_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                         0x1
#define HWIO_GCC_CRYPTO_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                 0x2000
#define HWIO_GCC_CRYPTO_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                    0xd
#define HWIO_GCC_CRYPTO_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_CRYPTO_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                       0x1
#define HWIO_GCC_CRYPTO_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                0x1000
#define HWIO_GCC_CRYPTO_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                   0xc
#define HWIO_GCC_CRYPTO_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                     0x0
#define HWIO_GCC_CRYPTO_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                      0x1
#define HWIO_GCC_CRYPTO_CBCR_WAKEUP_BMSK                                                               0xf00
#define HWIO_GCC_CRYPTO_CBCR_WAKEUP_SHFT                                                                 0x8
#define HWIO_GCC_CRYPTO_CBCR_WAKEUP_CLOCK0_FVAL                                                          0x0
#define HWIO_GCC_CRYPTO_CBCR_WAKEUP_CLOCK1_FVAL                                                          0x1
#define HWIO_GCC_CRYPTO_CBCR_WAKEUP_CLOCK2_FVAL                                                          0x2
#define HWIO_GCC_CRYPTO_CBCR_WAKEUP_CLOCK3_FVAL                                                          0x3
#define HWIO_GCC_CRYPTO_CBCR_WAKEUP_CLOCK4_FVAL                                                          0x4
#define HWIO_GCC_CRYPTO_CBCR_WAKEUP_CLOCK5_FVAL                                                          0x5
#define HWIO_GCC_CRYPTO_CBCR_WAKEUP_CLOCK6_FVAL                                                          0x6
#define HWIO_GCC_CRYPTO_CBCR_WAKEUP_CLOCK7_FVAL                                                          0x7
#define HWIO_GCC_CRYPTO_CBCR_WAKEUP_CLOCK8_FVAL                                                          0x8
#define HWIO_GCC_CRYPTO_CBCR_WAKEUP_CLOCK9_FVAL                                                          0x9
#define HWIO_GCC_CRYPTO_CBCR_WAKEUP_CLOCK10_FVAL                                                         0xa
#define HWIO_GCC_CRYPTO_CBCR_WAKEUP_CLOCK11_FVAL                                                         0xb
#define HWIO_GCC_CRYPTO_CBCR_WAKEUP_CLOCK12_FVAL                                                         0xc
#define HWIO_GCC_CRYPTO_CBCR_WAKEUP_CLOCK13_FVAL                                                         0xd
#define HWIO_GCC_CRYPTO_CBCR_WAKEUP_CLOCK14_FVAL                                                         0xe
#define HWIO_GCC_CRYPTO_CBCR_WAKEUP_CLOCK15_FVAL                                                         0xf
#define HWIO_GCC_CRYPTO_CBCR_SLEEP_BMSK                                                                 0xf0
#define HWIO_GCC_CRYPTO_CBCR_SLEEP_SHFT                                                                  0x4
#define HWIO_GCC_CRYPTO_CBCR_SLEEP_CLOCK0_FVAL                                                           0x0
#define HWIO_GCC_CRYPTO_CBCR_SLEEP_CLOCK1_FVAL                                                           0x1
#define HWIO_GCC_CRYPTO_CBCR_SLEEP_CLOCK2_FVAL                                                           0x2
#define HWIO_GCC_CRYPTO_CBCR_SLEEP_CLOCK3_FVAL                                                           0x3
#define HWIO_GCC_CRYPTO_CBCR_SLEEP_CLOCK4_FVAL                                                           0x4
#define HWIO_GCC_CRYPTO_CBCR_SLEEP_CLOCK5_FVAL                                                           0x5
#define HWIO_GCC_CRYPTO_CBCR_SLEEP_CLOCK6_FVAL                                                           0x6
#define HWIO_GCC_CRYPTO_CBCR_SLEEP_CLOCK7_FVAL                                                           0x7
#define HWIO_GCC_CRYPTO_CBCR_SLEEP_CLOCK8_FVAL                                                           0x8
#define HWIO_GCC_CRYPTO_CBCR_SLEEP_CLOCK9_FVAL                                                           0x9
#define HWIO_GCC_CRYPTO_CBCR_SLEEP_CLOCK10_FVAL                                                          0xa
#define HWIO_GCC_CRYPTO_CBCR_SLEEP_CLOCK11_FVAL                                                          0xb
#define HWIO_GCC_CRYPTO_CBCR_SLEEP_CLOCK12_FVAL                                                          0xc
#define HWIO_GCC_CRYPTO_CBCR_SLEEP_CLOCK13_FVAL                                                          0xd
#define HWIO_GCC_CRYPTO_CBCR_SLEEP_CLOCK14_FVAL                                                          0xe
#define HWIO_GCC_CRYPTO_CBCR_SLEEP_CLOCK15_FVAL                                                          0xf

#define HWIO_GCC_CRYPTO_AXI_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00016020)
#define HWIO_GCC_CRYPTO_AXI_CBCR_PHYS                                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00016020)
#define HWIO_GCC_CRYPTO_AXI_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00016020)
#define HWIO_GCC_CRYPTO_AXI_CBCR_RMSK                                                             0x80000000
#define HWIO_GCC_CRYPTO_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CRYPTO_AXI_CBCR_ADDR, HWIO_GCC_CRYPTO_AXI_CBCR_RMSK)
#define HWIO_GCC_CRYPTO_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CRYPTO_AXI_CBCR_ADDR, m)
#define HWIO_GCC_CRYPTO_AXI_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_CRYPTO_AXI_CBCR_CLK_OFF_SHFT                                                           0x1f

#define HWIO_GCC_CRYPTO_AHB_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00016024)
#define HWIO_GCC_CRYPTO_AHB_CBCR_PHYS                                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00016024)
#define HWIO_GCC_CRYPTO_AHB_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00016024)
#define HWIO_GCC_CRYPTO_AHB_CBCR_RMSK                                                             0xf0008000
#define HWIO_GCC_CRYPTO_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CRYPTO_AHB_CBCR_ADDR, HWIO_GCC_CRYPTO_AHB_CBCR_RMSK)
#define HWIO_GCC_CRYPTO_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CRYPTO_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CRYPTO_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CRYPTO_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CRYPTO_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CRYPTO_AHB_CBCR_ADDR,m,v,HWIO_GCC_CRYPTO_AHB_CBCR_IN)
#define HWIO_GCC_CRYPTO_AHB_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_CRYPTO_AHB_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_CRYPTO_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                    0x70000000
#define HWIO_GCC_CRYPTO_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                          0x1c
#define HWIO_GCC_CRYPTO_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                            0x8000
#define HWIO_GCC_CRYPTO_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                               0xf
#define HWIO_GCC_CRYPTO_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                       0x0
#define HWIO_GCC_CRYPTO_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                        0x1

#define HWIO_GCC_GCC_AHB_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00030014)
#define HWIO_GCC_GCC_AHB_CBCR_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00030014)
#define HWIO_GCC_GCC_AHB_CBCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00030014)
#define HWIO_GCC_GCC_AHB_CBCR_RMSK                                                                0x80000001
#define HWIO_GCC_GCC_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GCC_AHB_CBCR_ADDR, HWIO_GCC_GCC_AHB_CBCR_RMSK)
#define HWIO_GCC_GCC_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_AHB_CBCR_ADDR, m)
#define HWIO_GCC_GCC_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GCC_AHB_CBCR_ADDR,v)
#define HWIO_GCC_GCC_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_AHB_CBCR_ADDR,m,v,HWIO_GCC_GCC_AHB_CBCR_IN)
#define HWIO_GCC_GCC_AHB_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_GCC_AHB_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_GCC_AHB_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_GCC_AHB_CBCR_CLK_ENABLE_SHFT                                                            0x0
#define HWIO_GCC_GCC_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_GCC_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                                     0x1

#define HWIO_GCC_GCC_XO_CMD_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00030018)
#define HWIO_GCC_GCC_XO_CMD_RCGR_PHYS                                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00030018)
#define HWIO_GCC_GCC_XO_CMD_RCGR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00030018)
#define HWIO_GCC_GCC_XO_CMD_RCGR_RMSK                                                             0x80000002
#define HWIO_GCC_GCC_XO_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GCC_XO_CMD_RCGR_ADDR, HWIO_GCC_GCC_XO_CMD_RCGR_RMSK)
#define HWIO_GCC_GCC_XO_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_XO_CMD_RCGR_ADDR, m)
#define HWIO_GCC_GCC_XO_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GCC_XO_CMD_RCGR_ADDR,v)
#define HWIO_GCC_GCC_XO_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_XO_CMD_RCGR_ADDR,m,v,HWIO_GCC_GCC_XO_CMD_RCGR_IN)
#define HWIO_GCC_GCC_XO_CMD_RCGR_ROOT_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_GCC_XO_CMD_RCGR_ROOT_OFF_SHFT                                                          0x1f
#define HWIO_GCC_GCC_XO_CMD_RCGR_ROOT_EN_BMSK                                                            0x2
#define HWIO_GCC_GCC_XO_CMD_RCGR_ROOT_EN_SHFT                                                            0x1
#define HWIO_GCC_GCC_XO_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_GCC_XO_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                     0x1

#define HWIO_GCC_GCC_XO_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00030030)
#define HWIO_GCC_GCC_XO_CBCR_PHYS                                                                 (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00030030)
#define HWIO_GCC_GCC_XO_CBCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00030030)
#define HWIO_GCC_GCC_XO_CBCR_RMSK                                                                 0x80000001
#define HWIO_GCC_GCC_XO_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GCC_XO_CBCR_ADDR, HWIO_GCC_GCC_XO_CBCR_RMSK)
#define HWIO_GCC_GCC_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_XO_CBCR_ADDR, m)
#define HWIO_GCC_GCC_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GCC_XO_CBCR_ADDR,v)
#define HWIO_GCC_GCC_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_XO_CBCR_ADDR,m,v,HWIO_GCC_GCC_XO_CBCR_IN)
#define HWIO_GCC_GCC_XO_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_GCC_XO_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_GCC_XO_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_GCC_XO_CBCR_CLK_ENABLE_SHFT                                                             0x0
#define HWIO_GCC_GCC_XO_CBCR_CLK_ENABLE_DISABLE_FVAL                                                     0x0
#define HWIO_GCC_GCC_XO_CBCR_CLK_ENABLE_ENABLE_FVAL                                                      0x1

#define HWIO_GCC_GCC_XO_DIV4_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00030034)
#define HWIO_GCC_GCC_XO_DIV4_CBCR_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00030034)
#define HWIO_GCC_GCC_XO_DIV4_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00030034)
#define HWIO_GCC_GCC_XO_DIV4_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_GCC_XO_DIV4_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GCC_XO_DIV4_CBCR_ADDR, HWIO_GCC_GCC_XO_DIV4_CBCR_RMSK)
#define HWIO_GCC_GCC_XO_DIV4_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_XO_DIV4_CBCR_ADDR, m)
#define HWIO_GCC_GCC_XO_DIV4_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GCC_XO_DIV4_CBCR_ADDR,v)
#define HWIO_GCC_GCC_XO_DIV4_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_XO_DIV4_CBCR_ADDR,m,v,HWIO_GCC_GCC_XO_DIV4_CBCR_IN)
#define HWIO_GCC_GCC_XO_DIV4_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_GCC_XO_DIV4_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_GCC_XO_DIV4_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_GCC_XO_DIV4_CBCR_CLK_ENABLE_SHFT                                                        0x0
#define HWIO_GCC_GCC_XO_DIV4_CBCR_CLK_ENABLE_DISABLE_FVAL                                                0x0
#define HWIO_GCC_GCC_XO_DIV4_CBCR_CLK_ENABLE_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_GCC_IM_SLEEP_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00030038)
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00030038)
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00030038)
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_RMSK                                                           0x80000001
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GCC_IM_SLEEP_CBCR_ADDR, HWIO_GCC_GCC_IM_SLEEP_CBCR_RMSK)
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_IM_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GCC_IM_SLEEP_CBCR_ADDR,v)
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_IM_SLEEP_CBCR_ADDR,m,v,HWIO_GCC_GCC_IM_SLEEP_CBCR_IN)
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_CLK_ENABLE_SHFT                                                       0x0
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_CLK_ENABLE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_CLK_ENABLE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_BIMC_BCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00031000)
#define HWIO_GCC_BIMC_BCR_PHYS                                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00031000)
#define HWIO_GCC_BIMC_BCR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00031000)
#define HWIO_GCC_BIMC_BCR_RMSK                                                                           0x1
#define HWIO_GCC_BIMC_BCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_BCR_ADDR, HWIO_GCC_BIMC_BCR_RMSK)
#define HWIO_GCC_BIMC_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_BCR_ADDR, m)
#define HWIO_GCC_BIMC_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_BCR_ADDR,v)
#define HWIO_GCC_BIMC_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_BCR_ADDR,m,v,HWIO_GCC_BIMC_BCR_IN)
#define HWIO_GCC_BIMC_BCR_BLK_ARES_BMSK                                                                  0x1
#define HWIO_GCC_BIMC_BCR_BLK_ARES_SHFT                                                                  0x0
#define HWIO_GCC_BIMC_BCR_BLK_ARES_DISABLE_FVAL                                                          0x0
#define HWIO_GCC_BIMC_BCR_BLK_ARES_ENABLE_FVAL                                                           0x1

#define HWIO_GCC_BIMC_GDSCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00031004)
#define HWIO_GCC_BIMC_GDSCR_PHYS                                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00031004)
#define HWIO_GCC_BIMC_GDSCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00031004)
#define HWIO_GCC_BIMC_GDSCR_RMSK                                                                  0xf8ffffff
#define HWIO_GCC_BIMC_GDSCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_GDSCR_ADDR, HWIO_GCC_BIMC_GDSCR_RMSK)
#define HWIO_GCC_BIMC_GDSCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_GDSCR_ADDR, m)
#define HWIO_GCC_BIMC_GDSCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_GDSCR_ADDR,v)
#define HWIO_GCC_BIMC_GDSCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_GDSCR_ADDR,m,v,HWIO_GCC_BIMC_GDSCR_IN)
#define HWIO_GCC_BIMC_GDSCR_PWR_ON_BMSK                                                           0x80000000
#define HWIO_GCC_BIMC_GDSCR_PWR_ON_SHFT                                                                 0x1f
#define HWIO_GCC_BIMC_GDSCR_GDSC_STATE_BMSK                                                       0x78000000
#define HWIO_GCC_BIMC_GDSCR_GDSC_STATE_SHFT                                                             0x1b
#define HWIO_GCC_BIMC_GDSCR_EN_REST_WAIT_BMSK                                                       0xf00000
#define HWIO_GCC_BIMC_GDSCR_EN_REST_WAIT_SHFT                                                           0x14
#define HWIO_GCC_BIMC_GDSCR_EN_FEW_WAIT_BMSK                                                         0xf0000
#define HWIO_GCC_BIMC_GDSCR_EN_FEW_WAIT_SHFT                                                            0x10
#define HWIO_GCC_BIMC_GDSCR_CLK_DIS_WAIT_BMSK                                                         0xf000
#define HWIO_GCC_BIMC_GDSCR_CLK_DIS_WAIT_SHFT                                                            0xc
#define HWIO_GCC_BIMC_GDSCR_RETAIN_FF_ENABLE_BMSK                                                      0x800
#define HWIO_GCC_BIMC_GDSCR_RETAIN_FF_ENABLE_SHFT                                                        0xb
#define HWIO_GCC_BIMC_GDSCR_RETAIN_FF_ENABLE_DISABLE_FVAL                                                0x0
#define HWIO_GCC_BIMC_GDSCR_RETAIN_FF_ENABLE_ENABLE_FVAL                                                 0x1
#define HWIO_GCC_BIMC_GDSCR_RESTORE_BMSK                                                               0x400
#define HWIO_GCC_BIMC_GDSCR_RESTORE_SHFT                                                                 0xa
#define HWIO_GCC_BIMC_GDSCR_RESTORE_DISABLE_FVAL                                                         0x0
#define HWIO_GCC_BIMC_GDSCR_RESTORE_ENABLE_FVAL                                                          0x1
#define HWIO_GCC_BIMC_GDSCR_SAVE_BMSK                                                                  0x200
#define HWIO_GCC_BIMC_GDSCR_SAVE_SHFT                                                                    0x9
#define HWIO_GCC_BIMC_GDSCR_SAVE_DISABLE_FVAL                                                            0x0
#define HWIO_GCC_BIMC_GDSCR_SAVE_ENABLE_FVAL                                                             0x1
#define HWIO_GCC_BIMC_GDSCR_RETAIN_BMSK                                                                0x100
#define HWIO_GCC_BIMC_GDSCR_RETAIN_SHFT                                                                  0x8
#define HWIO_GCC_BIMC_GDSCR_RETAIN_DISABLE_FVAL                                                          0x0
#define HWIO_GCC_BIMC_GDSCR_RETAIN_ENABLE_FVAL                                                           0x1
#define HWIO_GCC_BIMC_GDSCR_EN_REST_BMSK                                                                0x80
#define HWIO_GCC_BIMC_GDSCR_EN_REST_SHFT                                                                 0x7
#define HWIO_GCC_BIMC_GDSCR_EN_REST_DISABLE_FVAL                                                         0x0
#define HWIO_GCC_BIMC_GDSCR_EN_REST_ENABLE_FVAL                                                          0x1
#define HWIO_GCC_BIMC_GDSCR_EN_FEW_BMSK                                                                 0x40
#define HWIO_GCC_BIMC_GDSCR_EN_FEW_SHFT                                                                  0x6
#define HWIO_GCC_BIMC_GDSCR_EN_FEW_DISABLE_FVAL                                                          0x0
#define HWIO_GCC_BIMC_GDSCR_EN_FEW_ENABLE_FVAL                                                           0x1
#define HWIO_GCC_BIMC_GDSCR_CLAMP_IO_BMSK                                                               0x20
#define HWIO_GCC_BIMC_GDSCR_CLAMP_IO_SHFT                                                                0x5
#define HWIO_GCC_BIMC_GDSCR_CLAMP_IO_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_BIMC_GDSCR_CLAMP_IO_ENABLE_FVAL                                                         0x1
#define HWIO_GCC_BIMC_GDSCR_CLK_DISABLE_BMSK                                                            0x10
#define HWIO_GCC_BIMC_GDSCR_CLK_DISABLE_SHFT                                                             0x4
#define HWIO_GCC_BIMC_GDSCR_CLK_DISABLE_CLK_NOT_DISABLE_FVAL                                             0x0
#define HWIO_GCC_BIMC_GDSCR_CLK_DISABLE_CLK_DISABLE_FVAL                                                 0x1
#define HWIO_GCC_BIMC_GDSCR_PD_ARES_BMSK                                                                 0x8
#define HWIO_GCC_BIMC_GDSCR_PD_ARES_SHFT                                                                 0x3
#define HWIO_GCC_BIMC_GDSCR_PD_ARES_NO_RESET_FVAL                                                        0x0
#define HWIO_GCC_BIMC_GDSCR_PD_ARES_RESET_FVAL                                                           0x1
#define HWIO_GCC_BIMC_GDSCR_SW_OVERRIDE_BMSK                                                             0x4
#define HWIO_GCC_BIMC_GDSCR_SW_OVERRIDE_SHFT                                                             0x2
#define HWIO_GCC_BIMC_GDSCR_SW_OVERRIDE_DISABLE_FVAL                                                     0x0
#define HWIO_GCC_BIMC_GDSCR_SW_OVERRIDE_ENABLE_FVAL                                                      0x1
#define HWIO_GCC_BIMC_GDSCR_HW_CONTROL_BMSK                                                              0x2
#define HWIO_GCC_BIMC_GDSCR_HW_CONTROL_SHFT                                                              0x1
#define HWIO_GCC_BIMC_GDSCR_HW_CONTROL_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_BIMC_GDSCR_HW_CONTROL_ENABLE_FVAL                                                       0x1
#define HWIO_GCC_BIMC_GDSCR_SW_COLLAPSE_BMSK                                                             0x1
#define HWIO_GCC_BIMC_GDSCR_SW_COLLAPSE_SHFT                                                             0x0
#define HWIO_GCC_BIMC_GDSCR_SW_COLLAPSE_DISABLE_FVAL                                                     0x0
#define HWIO_GCC_BIMC_GDSCR_SW_COLLAPSE_ENABLE_FVAL                                                      0x1

#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00032000)
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00032000)
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00032000)
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_RMSK                                                        0x80000002
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ADDR, HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_RMSK)
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ADDR,m,v,HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_IN)
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ROOT_OFF_BMSK                                               0x80000000
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ROOT_OFF_SHFT                                                     0x1f
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ROOT_EN_BMSK                                                       0x2
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ROOT_EN_SHFT                                                       0x1
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                               0x0
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                0x1

#define HWIO_GCC_BIMC_XO_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00031008)
#define HWIO_GCC_BIMC_XO_CBCR_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00031008)
#define HWIO_GCC_BIMC_XO_CBCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00031008)
#define HWIO_GCC_BIMC_XO_CBCR_RMSK                                                                0x80000001
#define HWIO_GCC_BIMC_XO_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_XO_CBCR_ADDR, HWIO_GCC_BIMC_XO_CBCR_RMSK)
#define HWIO_GCC_BIMC_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_XO_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_XO_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_XO_CBCR_ADDR,m,v,HWIO_GCC_BIMC_XO_CBCR_IN)
#define HWIO_GCC_BIMC_XO_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_BIMC_XO_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_BIMC_XO_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_BIMC_XO_CBCR_CLK_ENABLE_SHFT                                                            0x0
#define HWIO_GCC_BIMC_XO_CBCR_CLK_ENABLE_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_BIMC_XO_CBCR_CLK_ENABLE_ENABLE_FVAL                                                     0x1

#define HWIO_GCC_BIMC_CFG_AHB_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0003100c)
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0003100c)
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003100c)
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_RMSK                                                           0xf0008001
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_CFG_AHB_CBCR_ADDR, HWIO_GCC_BIMC_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_BIMC_CFG_AHB_CBCR_IN)
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                  0x70000000
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                        0x1c
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                          0x8000
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                             0xf
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                     0x0
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                      0x1
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                       0x0
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_BIMC_SLEEP_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00031010)
#define HWIO_GCC_BIMC_SLEEP_CBCR_PHYS                                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00031010)
#define HWIO_GCC_BIMC_SLEEP_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00031010)
#define HWIO_GCC_BIMC_SLEEP_CBCR_RMSK                                                             0x80000001
#define HWIO_GCC_BIMC_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_SLEEP_CBCR_ADDR, HWIO_GCC_BIMC_SLEEP_CBCR_RMSK)
#define HWIO_GCC_BIMC_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_SLEEP_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_SLEEP_CBCR_ADDR,m,v,HWIO_GCC_BIMC_SLEEP_CBCR_IN)
#define HWIO_GCC_BIMC_SLEEP_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_BIMC_SLEEP_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_BIMC_SLEEP_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_BIMC_SLEEP_CBCR_CLK_ENABLE_SHFT                                                         0x0
#define HWIO_GCC_BIMC_SLEEP_CBCR_CLK_ENABLE_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_BIMC_SLEEP_CBCR_CLK_ENABLE_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00031014)
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00031014)
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00031014)
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_RMSK                                                        0xf0008001
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_ADDR, HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_RMSK)
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_ADDR,m,v,HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_IN)
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                               0x70000000
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                     0x1c
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                       0x8000
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                          0xf
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                  0x0
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                   0x1
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_CLK_ENABLE_SHFT                                                    0x0
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_CLK_ENABLE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_CLK_ENABLE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_BIMC_DDR_CMD_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00032004)
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00032004)
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00032004)
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_RMSK                                                           0x80000013
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_DDR_CMD_RCGR_ADDR, HWIO_GCC_BIMC_DDR_CMD_RCGR_RMSK)
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_DDR_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_DDR_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_DDR_CMD_RCGR_ADDR,m,v,HWIO_GCC_BIMC_DDR_CMD_RCGR_IN)
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_ROOT_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_ROOT_OFF_SHFT                                                        0x1f
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                  0x10
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                   0x4
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_ROOT_EN_BMSK                                                          0x2
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_ROOT_EN_SHFT                                                          0x1
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                   0x1
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_UPDATE_BMSK                                                           0x1
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_UPDATE_SHFT                                                           0x0
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_UPDATE_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_UPDATE_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_BIMC_DDR_CFG_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00032008)
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00032008)
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00032008)
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_RMSK                                                                0x71f
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_DDR_CFG_RCGR_ADDR, HWIO_GCC_BIMC_DDR_CFG_RCGR_RMSK)
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_DDR_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_DDR_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_DDR_CFG_RCGR_ADDR,m,v,HWIO_GCC_BIMC_DDR_CFG_RCGR_IN)
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_SEL_BMSK                                                        0x700
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_SEL_SHFT                                                          0x8
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                     0x0
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                     0x1
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                     0x2
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                     0x3
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                     0x4
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                     0x5
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                     0x6
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                     0x7
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_BMSK                                                         0x1f
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_SHFT                                                          0x0
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                   0x0
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                     0x1
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                   0x2
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                     0x3
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                   0x4
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                     0x5
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                   0x6
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                     0x7
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                   0x8
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                     0x9
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                   0xa
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                     0xb
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                   0xc
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                     0xd
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                   0xe
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                     0xf
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                  0x10
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                    0x11
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                  0x12
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                   0x13
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                 0x14
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                   0x15
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                 0x16
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                   0x17
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                 0x18
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                   0x19
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                 0x1a
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                   0x1b
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                 0x1c
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                   0x1d
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                 0x1e
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                   0x1f

#define HWIO_GCC_BIMC_MISC_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00031018)
#define HWIO_GCC_BIMC_MISC_PHYS                                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00031018)
#define HWIO_GCC_BIMC_MISC_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00031018)
#define HWIO_GCC_BIMC_MISC_RMSK                                                                     0x3f0f00
#define HWIO_GCC_BIMC_MISC_IN          \
        in_dword_masked(HWIO_GCC_BIMC_MISC_ADDR, HWIO_GCC_BIMC_MISC_RMSK)
#define HWIO_GCC_BIMC_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_MISC_ADDR, m)
#define HWIO_GCC_BIMC_MISC_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_MISC_ADDR,v)
#define HWIO_GCC_BIMC_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_MISC_ADDR,m,v,HWIO_GCC_BIMC_MISC_IN)
#define HWIO_GCC_BIMC_MISC_BIMC_DDR_FRQSW_FSM_STATUS_BMSK                                           0x3f0000
#define HWIO_GCC_BIMC_MISC_BIMC_DDR_FRQSW_FSM_STATUS_SHFT                                               0x10
#define HWIO_GCC_BIMC_MISC_BIMC_FSM_CLK_GATE_DIS_BMSK                                                  0x800
#define HWIO_GCC_BIMC_MISC_BIMC_FSM_CLK_GATE_DIS_SHFT                                                    0xb
#define HWIO_GCC_BIMC_MISC_BIMC_FSM_CLK_GATE_DIS_NOT_DISABLE_FVAL                                        0x0
#define HWIO_GCC_BIMC_MISC_BIMC_FSM_CLK_GATE_DIS_DISABLE_FVAL                                            0x1
#define HWIO_GCC_BIMC_MISC_BIMC_DDR_LEGACY_2X_MODE_EN_BMSK                                             0x400
#define HWIO_GCC_BIMC_MISC_BIMC_DDR_LEGACY_2X_MODE_EN_SHFT                                               0xa
#define HWIO_GCC_BIMC_MISC_BIMC_DDR_LEGACY_2X_MODE_EN_DISABLE_FVAL                                       0x0
#define HWIO_GCC_BIMC_MISC_BIMC_DDR_LEGACY_2X_MODE_EN_ENABLE_FVAL                                        0x1
#define HWIO_GCC_BIMC_MISC_BIMC_FSM_DIS_DDR_UPDATE_BMSK                                                0x200
#define HWIO_GCC_BIMC_MISC_BIMC_FSM_DIS_DDR_UPDATE_SHFT                                                  0x9
#define HWIO_GCC_BIMC_MISC_BIMC_FSM_DIS_DDR_UPDATE_DISABLE_FVAL                                          0x0
#define HWIO_GCC_BIMC_MISC_BIMC_FSM_DIS_DDR_UPDATE_ENABLE_FVAL                                           0x1
#define HWIO_GCC_BIMC_MISC_BIMC_FRQSW_FSM_DIS_BMSK                                                     0x100
#define HWIO_GCC_BIMC_MISC_BIMC_FRQSW_FSM_DIS_SHFT                                                       0x8
#define HWIO_GCC_BIMC_MISC_BIMC_FRQSW_FSM_DIS_FSM_NOT_DISABLE_FVAL                                       0x0
#define HWIO_GCC_BIMC_MISC_BIMC_FRQSW_FSM_DIS_FSM_DISABLE_FVAL                                           0x1

#define HWIO_GCC_BIMC_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0003101c)
#define HWIO_GCC_BIMC_CBCR_PHYS                                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0003101c)
#define HWIO_GCC_BIMC_CBCR_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003101c)
#define HWIO_GCC_BIMC_CBCR_RMSK                                                                   0x80000001
#define HWIO_GCC_BIMC_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_CBCR_ADDR, HWIO_GCC_BIMC_CBCR_RMSK)
#define HWIO_GCC_BIMC_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_CBCR_ADDR,m,v,HWIO_GCC_BIMC_CBCR_IN)
#define HWIO_GCC_BIMC_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_BIMC_CBCR_CLK_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_BIMC_CBCR_CLK_ENABLE_BMSK                                                               0x1
#define HWIO_GCC_BIMC_CBCR_CLK_ENABLE_SHFT                                                               0x0
#define HWIO_GCC_BIMC_CBCR_CLK_ENABLE_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_BIMC_CBCR_CLK_ENABLE_ENABLE_FVAL                                                        0x1

#define HWIO_GCC_BIMC_APSS_AXI_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00031020)
#define HWIO_GCC_BIMC_APSS_AXI_CBCR_PHYS                                                          (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00031020)
#define HWIO_GCC_BIMC_APSS_AXI_CBCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00031020)
#define HWIO_GCC_BIMC_APSS_AXI_CBCR_RMSK                                                          0x80000000
#define HWIO_GCC_BIMC_APSS_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_APSS_AXI_CBCR_ADDR, HWIO_GCC_BIMC_APSS_AXI_CBCR_RMSK)
#define HWIO_GCC_BIMC_APSS_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_APSS_AXI_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_APSS_AXI_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_BIMC_APSS_AXI_CBCR_CLK_OFF_SHFT                                                        0x1f

#define HWIO_GCC_DDR_DIM_CFG_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0003201c)
#define HWIO_GCC_DDR_DIM_CFG_CBCR_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0003201c)
#define HWIO_GCC_DDR_DIM_CFG_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003201c)
#define HWIO_GCC_DDR_DIM_CFG_CBCR_RMSK                                                            0xf0008001
#define HWIO_GCC_DDR_DIM_CFG_CBCR_IN          \
        in_dword_masked(HWIO_GCC_DDR_DIM_CFG_CBCR_ADDR, HWIO_GCC_DDR_DIM_CFG_CBCR_RMSK)
#define HWIO_GCC_DDR_DIM_CFG_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DDR_DIM_CFG_CBCR_ADDR, m)
#define HWIO_GCC_DDR_DIM_CFG_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DDR_DIM_CFG_CBCR_ADDR,v)
#define HWIO_GCC_DDR_DIM_CFG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DDR_DIM_CFG_CBCR_ADDR,m,v,HWIO_GCC_DDR_DIM_CFG_CBCR_IN)
#define HWIO_GCC_DDR_DIM_CFG_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_DDR_DIM_CFG_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_DDR_DIM_CFG_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                   0x70000000
#define HWIO_GCC_DDR_DIM_CFG_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                         0x1c
#define HWIO_GCC_DDR_DIM_CFG_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                           0x8000
#define HWIO_GCC_DDR_DIM_CFG_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                              0xf
#define HWIO_GCC_DDR_DIM_CFG_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                      0x0
#define HWIO_GCC_DDR_DIM_CFG_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                       0x1
#define HWIO_GCC_DDR_DIM_CFG_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_DDR_DIM_CFG_CBCR_CLK_ENABLE_SHFT                                                        0x0
#define HWIO_GCC_DDR_DIM_CFG_CBCR_CLK_ENABLE_DISABLE_FVAL                                                0x0
#define HWIO_GCC_DDR_DIM_CFG_CBCR_CLK_ENABLE_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00032020)
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_PHYS                                                          (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00032020)
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00032020)
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_RMSK                                                          0x80000001
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_DDR_DIM_SLEEP_CBCR_ADDR, HWIO_GCC_DDR_DIM_SLEEP_CBCR_RMSK)
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DDR_DIM_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DDR_DIM_SLEEP_CBCR_ADDR,v)
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DDR_DIM_SLEEP_CBCR_ADDR,m,v,HWIO_GCC_DDR_DIM_SLEEP_CBCR_IN)
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_CLK_ENABLE_SHFT                                                      0x0
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_CLK_ENABLE_DISABLE_FVAL                                              0x0
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_CLK_ENABLE_ENABLE_FVAL                                               0x1

#define HWIO_GCC_BIMC_TCU_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00031044)
#define HWIO_GCC_BIMC_TCU_CBCR_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00031044)
#define HWIO_GCC_BIMC_TCU_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00031044)
#define HWIO_GCC_BIMC_TCU_CBCR_RMSK                                                               0x80000000
#define HWIO_GCC_BIMC_TCU_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_TCU_CBCR_ADDR, HWIO_GCC_BIMC_TCU_CBCR_RMSK)
#define HWIO_GCC_BIMC_TCU_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_TCU_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_TCU_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_BIMC_TCU_CBCR_CLK_OFF_SHFT                                                             0x1f

#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c000)
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_PHYS                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c000)
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c000)
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_RMSK                                                   0x80000003
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_ADDR, HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_RMSK)
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_ADDR,m,v,HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_IN)
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_CLK_OFF_BMSK                                           0x80000000
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_CLK_OFF_SHFT                                                 0x1f
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_HW_CTL_BMSK                                                   0x2
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_HW_CTL_SHFT                                                   0x1
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_HW_CTL_DISABLE_FVAL                                           0x0
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_HW_CTL_ENABLE_FVAL                                            0x1
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_CLK_ENABLE_BMSK                                               0x1
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_CLK_ENABLE_SHFT                                               0x0
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_CLK_ENABLE_DISABLE_FVAL                                       0x0
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_CLK_ENABLE_ENABLE_FVAL                                        0x1

#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c004)
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c004)
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c004)
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_RMSK                                                    0xf0008001
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_ADDR, HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_RMSK)
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_ADDR,m,v,HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_IN)
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                           0x70000000
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                 0x1c
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                   0x8000
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                      0xf
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                              0x0
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                               0x1
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_CLK_ENABLE_SHFT                                                0x0
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_CLK_ENABLE_DISABLE_FVAL                                        0x0
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_CLK_ENABLE_ENABLE_FVAL                                         0x1

#define HWIO_GCC_ULT_AUDIO_BCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c0b4)
#define HWIO_GCC_ULT_AUDIO_BCR_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c0b4)
#define HWIO_GCC_ULT_AUDIO_BCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c0b4)
#define HWIO_GCC_ULT_AUDIO_BCR_RMSK                                                                      0x1
#define HWIO_GCC_ULT_AUDIO_BCR_IN          \
        in_dword_masked(HWIO_GCC_ULT_AUDIO_BCR_ADDR, HWIO_GCC_ULT_AUDIO_BCR_RMSK)
#define HWIO_GCC_ULT_AUDIO_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULT_AUDIO_BCR_ADDR, m)
#define HWIO_GCC_ULT_AUDIO_BCR_OUT(v)      \
        out_dword(HWIO_GCC_ULT_AUDIO_BCR_ADDR,v)
#define HWIO_GCC_ULT_AUDIO_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULT_AUDIO_BCR_ADDR,m,v,HWIO_GCC_ULT_AUDIO_BCR_IN)
#define HWIO_GCC_ULT_AUDIO_BCR_BLK_ARES_BMSK                                                             0x1
#define HWIO_GCC_ULT_AUDIO_BCR_BLK_ARES_SHFT                                                             0x0
#define HWIO_GCC_ULT_AUDIO_BCR_BLK_ARES_DISABLE_FVAL                                                     0x0
#define HWIO_GCC_ULT_AUDIO_BCR_BLK_ARES_ENABLE_FVAL                                                      0x1

#define HWIO_GCC_APSS_AHB_CMD_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00046000)
#define HWIO_GCC_APSS_AHB_CMD_RCGR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00046000)
#define HWIO_GCC_APSS_AHB_CMD_RCGR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00046000)
#define HWIO_GCC_APSS_AHB_CMD_RCGR_RMSK                                                           0x80000013
#define HWIO_GCC_APSS_AHB_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_APSS_AHB_CMD_RCGR_ADDR, HWIO_GCC_APSS_AHB_CMD_RCGR_RMSK)
#define HWIO_GCC_APSS_AHB_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_APSS_AHB_CMD_RCGR_ADDR, m)
#define HWIO_GCC_APSS_AHB_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_APSS_AHB_CMD_RCGR_ADDR,v)
#define HWIO_GCC_APSS_AHB_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APSS_AHB_CMD_RCGR_ADDR,m,v,HWIO_GCC_APSS_AHB_CMD_RCGR_IN)
#define HWIO_GCC_APSS_AHB_CMD_RCGR_ROOT_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_APSS_AHB_CMD_RCGR_ROOT_OFF_SHFT                                                        0x1f
#define HWIO_GCC_APSS_AHB_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                  0x10
#define HWIO_GCC_APSS_AHB_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                   0x4
#define HWIO_GCC_APSS_AHB_CMD_RCGR_ROOT_EN_BMSK                                                          0x2
#define HWIO_GCC_APSS_AHB_CMD_RCGR_ROOT_EN_SHFT                                                          0x1
#define HWIO_GCC_APSS_AHB_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_APSS_AHB_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                   0x1
#define HWIO_GCC_APSS_AHB_CMD_RCGR_UPDATE_BMSK                                                           0x1
#define HWIO_GCC_APSS_AHB_CMD_RCGR_UPDATE_SHFT                                                           0x0
#define HWIO_GCC_APSS_AHB_CMD_RCGR_UPDATE_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_APSS_AHB_CMD_RCGR_UPDATE_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_APSS_AHB_CFG_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00046004)
#define HWIO_GCC_APSS_AHB_CFG_RCGR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00046004)
#define HWIO_GCC_APSS_AHB_CFG_RCGR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00046004)
#define HWIO_GCC_APSS_AHB_CFG_RCGR_RMSK                                                                0x71f
#define HWIO_GCC_APSS_AHB_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_APSS_AHB_CFG_RCGR_ADDR, HWIO_GCC_APSS_AHB_CFG_RCGR_RMSK)
#define HWIO_GCC_APSS_AHB_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_APSS_AHB_CFG_RCGR_ADDR, m)
#define HWIO_GCC_APSS_AHB_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_APSS_AHB_CFG_RCGR_ADDR,v)
#define HWIO_GCC_APSS_AHB_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APSS_AHB_CFG_RCGR_ADDR,m,v,HWIO_GCC_APSS_AHB_CFG_RCGR_IN)
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_SEL_BMSK                                                        0x700
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_SEL_SHFT                                                          0x8
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                     0x0
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                     0x1
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                     0x2
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                     0x3
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                     0x4
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                     0x5
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                     0x6
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                     0x7
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_BMSK                                                         0x1f
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_SHFT                                                          0x0
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                   0x0
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                     0x1
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                   0x2
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                     0x3
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                   0x4
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                     0x5
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                   0x6
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                     0x7
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                   0x8
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                     0x9
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                   0xa
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                     0xb
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                   0xc
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                     0xd
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                   0xe
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                     0xf
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                  0x10
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                    0x11
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                  0x12
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                   0x13
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                 0x14
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                   0x15
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                 0x16
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                   0x17
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                 0x18
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                   0x19
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                 0x1a
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                   0x1b
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                 0x1c
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                   0x1d
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                 0x1e
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                   0x1f

#define HWIO_GCC_APSS_AHB_MISC_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00046018)
#define HWIO_GCC_APSS_AHB_MISC_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00046018)
#define HWIO_GCC_APSS_AHB_MISC_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00046018)
#define HWIO_GCC_APSS_AHB_MISC_RMSK                                                                     0xf1
#define HWIO_GCC_APSS_AHB_MISC_IN          \
        in_dword_masked(HWIO_GCC_APSS_AHB_MISC_ADDR, HWIO_GCC_APSS_AHB_MISC_RMSK)
#define HWIO_GCC_APSS_AHB_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_APSS_AHB_MISC_ADDR, m)
#define HWIO_GCC_APSS_AHB_MISC_OUT(v)      \
        out_dword(HWIO_GCC_APSS_AHB_MISC_ADDR,v)
#define HWIO_GCC_APSS_AHB_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APSS_AHB_MISC_ADDR,m,v,HWIO_GCC_APSS_AHB_MISC_IN)
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIV_BMSK                                         0xf0
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIV_SHFT                                          0x4
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIV_DIV1_FVAL                                     0x0
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIV_DIV2_FVAL                                     0x1
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIV_DIV3_FVAL                                     0x2
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIV_DIV4_FVAL                                     0x3
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIV_DIV5_FVAL                                     0x4
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIV_DIV6_FVAL                                     0x5
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIV_DIV7_FVAL                                     0x6
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIV_DIV8_FVAL                                     0x7
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIV_DIV9_FVAL                                     0x8
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIV_DIV10_FVAL                                    0x9
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIV_DIV11_FVAL                                    0xa
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIV_DIV12_FVAL                                    0xb
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIV_DIV13_FVAL                                    0xc
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIV_DIV14_FVAL                                    0xd
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIV_DIV15_FVAL                                    0xe
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIV_DIV16_FVAL                                    0xf
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIS_BMSK                                          0x1
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIS_SHFT                                          0x0
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIS_SCALE_NOT_DISABLE_FVAL                        0x0
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIS_SCALE_DISABLE_FVAL                            0x1

#define HWIO_GCC_APSS_AHB_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0004601c)
#define HWIO_GCC_APSS_AHB_CBCR_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0004601c)
#define HWIO_GCC_APSS_AHB_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004601c)
#define HWIO_GCC_APSS_AHB_CBCR_RMSK                                                               0xf0008000
#define HWIO_GCC_APSS_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_APSS_AHB_CBCR_ADDR, HWIO_GCC_APSS_AHB_CBCR_RMSK)
#define HWIO_GCC_APSS_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_APSS_AHB_CBCR_ADDR, m)
#define HWIO_GCC_APSS_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_APSS_AHB_CBCR_ADDR,v)
#define HWIO_GCC_APSS_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APSS_AHB_CBCR_ADDR,m,v,HWIO_GCC_APSS_AHB_CBCR_IN)
#define HWIO_GCC_APSS_AHB_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_APSS_AHB_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_APSS_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                      0x70000000
#define HWIO_GCC_APSS_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                            0x1c
#define HWIO_GCC_APSS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                              0x8000
#define HWIO_GCC_APSS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                 0xf
#define HWIO_GCC_APSS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                         0x0
#define HWIO_GCC_APSS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                          0x1

#define HWIO_GCC_APSS_AXI_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00046020)
#define HWIO_GCC_APSS_AXI_CBCR_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00046020)
#define HWIO_GCC_APSS_AXI_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00046020)
#define HWIO_GCC_APSS_AXI_CBCR_RMSK                                                               0x80000000
#define HWIO_GCC_APSS_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_APSS_AXI_CBCR_ADDR, HWIO_GCC_APSS_AXI_CBCR_RMSK)
#define HWIO_GCC_APSS_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_APSS_AXI_CBCR_ADDR, m)
#define HWIO_GCC_APSS_AXI_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_APSS_AXI_CBCR_CLK_OFF_SHFT                                                             0x1f

#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00047000)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00047000)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00047000)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_RMSK                                                              0x1
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_IN          \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_ADDR, HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_RMSK)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_ADDR, m)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_ADDR,v)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_ADDR,m,v,HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_IN)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_BLK_ARES_BMSK                                                     0x1
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_BLK_ARES_SHFT                                                     0x0
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_BLK_ARES_DISABLE_FVAL                                             0x0
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_BLK_ARES_ENABLE_FVAL                                              0x1

#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00047004)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_PHYS                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00047004)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00047004)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_RMSK                                                  0x80000001
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR, HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_RMSK)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR,m,v,HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_IN)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ENABLE_SHFT                                              0x0
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                       0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00048000)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_PHYS                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00048000)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048000)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_RMSK                                                             0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_BLK_ARES_BMSK                                                    0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_BLK_ARES_SHFT                                                    0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_BLK_ARES_DISABLE_FVAL                                            0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_BLK_ARES_ENABLE_FVAL                                             0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00048004)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_PHYS                                                 (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00048004)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048004)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_RMSK                                                 0x80000001
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_OFF_BMSK                                         0x80000000
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_OFF_SHFT                                               0x1f
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ENABLE_BMSK                                             0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ENABLE_SHFT                                             0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                     0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                      0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00048008)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_PHYS                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00048008)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048008)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_RMSK                                                             0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_BLK_ARES_BMSK                                                    0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_BLK_ARES_SHFT                                                    0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_BLK_ARES_DISABLE_FVAL                                            0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_BLK_ARES_ENABLE_FVAL                                             0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0004800c)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_PHYS                                                 (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0004800c)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004800c)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_RMSK                                                 0x80000001
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_CLK_OFF_BMSK                                         0x80000000
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_CLK_OFF_SHFT                                               0x1f
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_CLK_ENABLE_BMSK                                             0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_CLK_ENABLE_SHFT                                             0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                     0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                      0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00048010)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_PHYS                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00048010)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048010)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_RMSK                                                             0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_BLK_ARES_BMSK                                                    0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_BLK_ARES_SHFT                                                    0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_BLK_ARES_DISABLE_FVAL                                            0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_BLK_ARES_ENABLE_FVAL                                             0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00048014)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_PHYS                                                 (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00048014)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048014)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_RMSK                                                 0x80000001
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_OFF_BMSK                                         0x80000000
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_OFF_SHFT                                               0x1f
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_ENABLE_BMSK                                             0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_ENABLE_SHFT                                             0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                     0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                      0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00048018)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_PHYS                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00048018)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048018)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_RMSK                                                             0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_BLK_ARES_BMSK                                                    0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_BLK_ARES_SHFT                                                    0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_BLK_ARES_DISABLE_FVAL                                            0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_BLK_ARES_ENABLE_FVAL                                             0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0004801c)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_PHYS                                                 (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0004801c)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004801c)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_RMSK                                                 0x80000001
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_OFF_BMSK                                         0x80000000
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_OFF_SHFT                                               0x1f
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_ENABLE_BMSK                                             0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_ENABLE_SHFT                                             0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                     0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                      0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00048020)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_PHYS                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00048020)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048020)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_RMSK                                                             0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_BLK_ARES_BMSK                                                    0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_BLK_ARES_SHFT                                                    0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_BLK_ARES_DISABLE_FVAL                                            0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_BLK_ARES_ENABLE_FVAL                                             0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00048024)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_PHYS                                                 (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00048024)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048024)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_RMSK                                                 0x80000001
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_OFF_BMSK                                         0x80000000
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_OFF_SHFT                                               0x1f
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_ENABLE_BMSK                                             0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_ENABLE_SHFT                                             0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                     0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                      0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00048028)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_PHYS                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00048028)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048028)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_RMSK                                                             0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_BLK_ARES_BMSK                                                    0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_BLK_ARES_SHFT                                                    0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_BLK_ARES_DISABLE_FVAL                                            0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_BLK_ARES_ENABLE_FVAL                                             0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0004802c)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_PHYS                                                 (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0004802c)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004802c)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_RMSK                                                 0x80000001
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_CLK_OFF_BMSK                                         0x80000000
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_CLK_OFF_SHFT                                               0x1f
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_CLK_ENABLE_BMSK                                             0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_CLK_ENABLE_SHFT                                             0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                     0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                      0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00048030)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_PHYS                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00048030)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048030)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_RMSK                                                             0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_BLK_ARES_BMSK                                                    0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_BLK_ARES_SHFT                                                    0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_BLK_ARES_DISABLE_FVAL                                            0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_BLK_ARES_ENABLE_FVAL                                             0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00048034)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_PHYS                                                 (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00048034)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048034)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_RMSK                                                 0x80000001
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_CLK_OFF_BMSK                                         0x80000000
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_CLK_OFF_SHFT                                               0x1f
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_CLK_ENABLE_BMSK                                             0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_CLK_ENABLE_SHFT                                             0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                     0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                      0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00048038)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_PHYS                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00048038)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048038)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_RMSK                                                             0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_BLK_ARES_BMSK                                                    0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_BLK_ARES_SHFT                                                    0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_BLK_ARES_DISABLE_FVAL                                            0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_BLK_ARES_ENABLE_FVAL                                             0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0004803c)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_PHYS                                                 (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0004803c)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004803c)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_RMSK                                                 0x80000001
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_CLK_OFF_BMSK                                         0x80000000
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_CLK_OFF_SHFT                                               0x1f
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_CLK_ENABLE_BMSK                                             0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_CLK_ENABLE_SHFT                                             0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                     0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                      0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00048040)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_PHYS                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00048040)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048040)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_RMSK                                                             0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_BLK_ARES_BMSK                                                    0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_BLK_ARES_SHFT                                                    0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_BLK_ARES_DISABLE_FVAL                                            0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_BLK_ARES_ENABLE_FVAL                                             0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00048044)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_PHYS                                                 (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00048044)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048044)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_RMSK                                                 0x80000001
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_CLK_OFF_BMSK                                         0x80000000
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_CLK_OFF_SHFT                                               0x1f
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_CLK_ENABLE_BMSK                                             0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_CLK_ENABLE_SHFT                                             0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                     0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                      0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00048048)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_PHYS                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00048048)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048048)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_RMSK                                                             0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_BLK_ARES_BMSK                                                    0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_BLK_ARES_SHFT                                                    0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_BLK_ARES_DISABLE_FVAL                                            0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_BLK_ARES_ENABLE_FVAL                                             0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0004804c)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_PHYS                                                 (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0004804c)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004804c)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_RMSK                                                 0x80000001
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_CLK_OFF_BMSK                                         0x80000000
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_CLK_OFF_SHFT                                               0x1f
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_CLK_ENABLE_BMSK                                             0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_CLK_ENABLE_SHFT                                             0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                     0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                      0x1

#define HWIO_GCC_DEHR_BCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0001f000)
#define HWIO_GCC_DEHR_BCR_PHYS                                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001f000)
#define HWIO_GCC_DEHR_BCR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001f000)
#define HWIO_GCC_DEHR_BCR_RMSK                                                                           0x1
#define HWIO_GCC_DEHR_BCR_IN          \
        in_dword_masked(HWIO_GCC_DEHR_BCR_ADDR, HWIO_GCC_DEHR_BCR_RMSK)
#define HWIO_GCC_DEHR_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DEHR_BCR_ADDR, m)
#define HWIO_GCC_DEHR_BCR_OUT(v)      \
        out_dword(HWIO_GCC_DEHR_BCR_ADDR,v)
#define HWIO_GCC_DEHR_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DEHR_BCR_ADDR,m,v,HWIO_GCC_DEHR_BCR_IN)
#define HWIO_GCC_DEHR_BCR_BLK_ARES_BMSK                                                                  0x1
#define HWIO_GCC_DEHR_BCR_BLK_ARES_SHFT                                                                  0x0
#define HWIO_GCC_DEHR_BCR_BLK_ARES_DISABLE_FVAL                                                          0x0
#define HWIO_GCC_DEHR_BCR_BLK_ARES_ENABLE_FVAL                                                           0x1

#define HWIO_GCC_DEHR_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0001f004)
#define HWIO_GCC_DEHR_CBCR_PHYS                                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001f004)
#define HWIO_GCC_DEHR_CBCR_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001f004)
#define HWIO_GCC_DEHR_CBCR_RMSK                                                                   0xf000fff1
#define HWIO_GCC_DEHR_CBCR_IN          \
        in_dword_masked(HWIO_GCC_DEHR_CBCR_ADDR, HWIO_GCC_DEHR_CBCR_RMSK)
#define HWIO_GCC_DEHR_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DEHR_CBCR_ADDR, m)
#define HWIO_GCC_DEHR_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DEHR_CBCR_ADDR,v)
#define HWIO_GCC_DEHR_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DEHR_CBCR_ADDR,m,v,HWIO_GCC_DEHR_CBCR_IN)
#define HWIO_GCC_DEHR_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_DEHR_CBCR_CLK_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_DEHR_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                          0x70000000
#define HWIO_GCC_DEHR_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                                0x1c
#define HWIO_GCC_DEHR_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                                  0x8000
#define HWIO_GCC_DEHR_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                     0xf
#define HWIO_GCC_DEHR_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                             0x0
#define HWIO_GCC_DEHR_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                              0x1
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_CORE_ON_BMSK                                                     0x4000
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_CORE_ON_SHFT                                                        0xe
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                          0x0
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                           0x1
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                   0x2000
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                      0xd
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                        0x0
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                         0x1
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                  0x1000
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                     0xc
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                       0x0
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                        0x1
#define HWIO_GCC_DEHR_CBCR_WAKEUP_BMSK                                                                 0xf00
#define HWIO_GCC_DEHR_CBCR_WAKEUP_SHFT                                                                   0x8
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK0_FVAL                                                            0x0
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK1_FVAL                                                            0x1
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK2_FVAL                                                            0x2
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK3_FVAL                                                            0x3
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK4_FVAL                                                            0x4
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK5_FVAL                                                            0x5
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK6_FVAL                                                            0x6
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK7_FVAL                                                            0x7
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK8_FVAL                                                            0x8
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK9_FVAL                                                            0x9
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK10_FVAL                                                           0xa
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK11_FVAL                                                           0xb
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK12_FVAL                                                           0xc
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK13_FVAL                                                           0xd
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK14_FVAL                                                           0xe
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK15_FVAL                                                           0xf
#define HWIO_GCC_DEHR_CBCR_SLEEP_BMSK                                                                   0xf0
#define HWIO_GCC_DEHR_CBCR_SLEEP_SHFT                                                                    0x4
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK0_FVAL                                                             0x0
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK1_FVAL                                                             0x1
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK2_FVAL                                                             0x2
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK3_FVAL                                                             0x3
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK4_FVAL                                                             0x4
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK5_FVAL                                                             0x5
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK6_FVAL                                                             0x6
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK7_FVAL                                                             0x7
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK8_FVAL                                                             0x8
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK9_FVAL                                                             0x9
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK10_FVAL                                                            0xa
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK11_FVAL                                                            0xb
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK12_FVAL                                                            0xc
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK13_FVAL                                                            0xd
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK14_FVAL                                                            0xe
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK15_FVAL                                                            0xf
#define HWIO_GCC_DEHR_CBCR_CLK_ENABLE_BMSK                                                               0x1
#define HWIO_GCC_DEHR_CBCR_CLK_ENABLE_SHFT                                                               0x0
#define HWIO_GCC_DEHR_CBCR_CLK_ENABLE_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_DEHR_CBCR_CLK_ENABLE_ENABLE_FVAL                                                        0x1

#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0001700c)
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_PHYS                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001700c)
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001700c)
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_RMSK                                                      0xf0008001
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_ADDR, HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                             0x70000000
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                   0x1c
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                     0x8000
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                        0xf
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                0x0
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                 0x1
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                  0x0
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                          0x0
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                           0x1

#define HWIO_GCC_APSS_TCU_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00012018)
#define HWIO_GCC_APSS_TCU_CBCR_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00012018)
#define HWIO_GCC_APSS_TCU_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00012018)
#define HWIO_GCC_APSS_TCU_CBCR_RMSK                                                               0x80007ff0
#define HWIO_GCC_APSS_TCU_CBCR_IN          \
        in_dword_masked(HWIO_GCC_APSS_TCU_CBCR_ADDR, HWIO_GCC_APSS_TCU_CBCR_RMSK)
#define HWIO_GCC_APSS_TCU_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_APSS_TCU_CBCR_ADDR, m)
#define HWIO_GCC_APSS_TCU_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_APSS_TCU_CBCR_ADDR,v)
#define HWIO_GCC_APSS_TCU_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APSS_TCU_CBCR_ADDR,m,v,HWIO_GCC_APSS_TCU_CBCR_IN)
#define HWIO_GCC_APSS_TCU_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_APSS_TCU_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_APSS_TCU_CBCR_FORCE_MEM_CORE_ON_BMSK                                                 0x4000
#define HWIO_GCC_APSS_TCU_CBCR_FORCE_MEM_CORE_ON_SHFT                                                    0xe
#define HWIO_GCC_APSS_TCU_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_APSS_TCU_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                       0x1
#define HWIO_GCC_APSS_TCU_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                               0x2000
#define HWIO_GCC_APSS_TCU_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                  0xd
#define HWIO_GCC_APSS_TCU_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                    0x0
#define HWIO_GCC_APSS_TCU_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                     0x1
#define HWIO_GCC_APSS_TCU_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                              0x1000
#define HWIO_GCC_APSS_TCU_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                 0xc
#define HWIO_GCC_APSS_TCU_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                   0x0
#define HWIO_GCC_APSS_TCU_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                    0x1
#define HWIO_GCC_APSS_TCU_CBCR_WAKEUP_BMSK                                                             0xf00
#define HWIO_GCC_APSS_TCU_CBCR_WAKEUP_SHFT                                                               0x8
#define HWIO_GCC_APSS_TCU_CBCR_WAKEUP_CLOCK0_FVAL                                                        0x0
#define HWIO_GCC_APSS_TCU_CBCR_WAKEUP_CLOCK1_FVAL                                                        0x1
#define HWIO_GCC_APSS_TCU_CBCR_WAKEUP_CLOCK2_FVAL                                                        0x2
#define HWIO_GCC_APSS_TCU_CBCR_WAKEUP_CLOCK3_FVAL                                                        0x3
#define HWIO_GCC_APSS_TCU_CBCR_WAKEUP_CLOCK4_FVAL                                                        0x4
#define HWIO_GCC_APSS_TCU_CBCR_WAKEUP_CLOCK5_FVAL                                                        0x5
#define HWIO_GCC_APSS_TCU_CBCR_WAKEUP_CLOCK6_FVAL                                                        0x6
#define HWIO_GCC_APSS_TCU_CBCR_WAKEUP_CLOCK7_FVAL                                                        0x7
#define HWIO_GCC_APSS_TCU_CBCR_WAKEUP_CLOCK8_FVAL                                                        0x8
#define HWIO_GCC_APSS_TCU_CBCR_WAKEUP_CLOCK9_FVAL                                                        0x9
#define HWIO_GCC_APSS_TCU_CBCR_WAKEUP_CLOCK10_FVAL                                                       0xa
#define HWIO_GCC_APSS_TCU_CBCR_WAKEUP_CLOCK11_FVAL                                                       0xb
#define HWIO_GCC_APSS_TCU_CBCR_WAKEUP_CLOCK12_FVAL                                                       0xc
#define HWIO_GCC_APSS_TCU_CBCR_WAKEUP_CLOCK13_FVAL                                                       0xd
#define HWIO_GCC_APSS_TCU_CBCR_WAKEUP_CLOCK14_FVAL                                                       0xe
#define HWIO_GCC_APSS_TCU_CBCR_WAKEUP_CLOCK15_FVAL                                                       0xf
#define HWIO_GCC_APSS_TCU_CBCR_SLEEP_BMSK                                                               0xf0
#define HWIO_GCC_APSS_TCU_CBCR_SLEEP_SHFT                                                                0x4
#define HWIO_GCC_APSS_TCU_CBCR_SLEEP_CLOCK0_FVAL                                                         0x0
#define HWIO_GCC_APSS_TCU_CBCR_SLEEP_CLOCK1_FVAL                                                         0x1
#define HWIO_GCC_APSS_TCU_CBCR_SLEEP_CLOCK2_FVAL                                                         0x2
#define HWIO_GCC_APSS_TCU_CBCR_SLEEP_CLOCK3_FVAL                                                         0x3
#define HWIO_GCC_APSS_TCU_CBCR_SLEEP_CLOCK4_FVAL                                                         0x4
#define HWIO_GCC_APSS_TCU_CBCR_SLEEP_CLOCK5_FVAL                                                         0x5
#define HWIO_GCC_APSS_TCU_CBCR_SLEEP_CLOCK6_FVAL                                                         0x6
#define HWIO_GCC_APSS_TCU_CBCR_SLEEP_CLOCK7_FVAL                                                         0x7
#define HWIO_GCC_APSS_TCU_CBCR_SLEEP_CLOCK8_FVAL                                                         0x8
#define HWIO_GCC_APSS_TCU_CBCR_SLEEP_CLOCK9_FVAL                                                         0x9
#define HWIO_GCC_APSS_TCU_CBCR_SLEEP_CLOCK10_FVAL                                                        0xa
#define HWIO_GCC_APSS_TCU_CBCR_SLEEP_CLOCK11_FVAL                                                        0xb
#define HWIO_GCC_APSS_TCU_CBCR_SLEEP_CLOCK12_FVAL                                                        0xc
#define HWIO_GCC_APSS_TCU_CBCR_SLEEP_CLOCK13_FVAL                                                        0xd
#define HWIO_GCC_APSS_TCU_CBCR_SLEEP_CLOCK14_FVAL                                                        0xe
#define HWIO_GCC_APSS_TCU_CBCR_SLEEP_CLOCK15_FVAL                                                        0xf

#define HWIO_GCC_MSS_TBU_AXI_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00012024)
#define HWIO_GCC_MSS_TBU_AXI_CBCR_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00012024)
#define HWIO_GCC_MSS_TBU_AXI_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00012024)
#define HWIO_GCC_MSS_TBU_AXI_CBCR_RMSK                                                            0x80000000
#define HWIO_GCC_MSS_TBU_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MSS_TBU_AXI_CBCR_ADDR, HWIO_GCC_MSS_TBU_AXI_CBCR_RMSK)
#define HWIO_GCC_MSS_TBU_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_TBU_AXI_CBCR_ADDR, m)
#define HWIO_GCC_MSS_TBU_AXI_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_MSS_TBU_AXI_CBCR_CLK_OFF_SHFT                                                          0x1f

#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0001202c)
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_PHYS                                                         (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001202c)
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001202c)
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_RMSK                                                         0x80007ff0
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_ADDR, HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_RMSK)
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_ADDR, m)
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_ADDR,v)
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_ADDR,m,v,HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_IN)
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_FORCE_MEM_CORE_ON_BMSK                                           0x4000
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_FORCE_MEM_CORE_ON_SHFT                                              0xe
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                0x0
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                 0x1
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                         0x2000
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                            0xd
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                              0x0
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                               0x1
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                        0x1000
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                           0xc
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                             0x0
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                              0x1
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_WAKEUP_BMSK                                                       0xf00
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_WAKEUP_SHFT                                                         0x8
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_WAKEUP_CLOCK0_FVAL                                                  0x0
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_WAKEUP_CLOCK1_FVAL                                                  0x1
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_WAKEUP_CLOCK2_FVAL                                                  0x2
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_WAKEUP_CLOCK3_FVAL                                                  0x3
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_WAKEUP_CLOCK4_FVAL                                                  0x4
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_WAKEUP_CLOCK5_FVAL                                                  0x5
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_WAKEUP_CLOCK6_FVAL                                                  0x6
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_WAKEUP_CLOCK7_FVAL                                                  0x7
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_WAKEUP_CLOCK8_FVAL                                                  0x8
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_WAKEUP_CLOCK9_FVAL                                                  0x9
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_WAKEUP_CLOCK10_FVAL                                                 0xa
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_WAKEUP_CLOCK11_FVAL                                                 0xb
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_WAKEUP_CLOCK12_FVAL                                                 0xc
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_WAKEUP_CLOCK13_FVAL                                                 0xd
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_WAKEUP_CLOCK14_FVAL                                                 0xe
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_WAKEUP_CLOCK15_FVAL                                                 0xf
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_SLEEP_BMSK                                                         0xf0
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_SLEEP_SHFT                                                          0x4
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_SLEEP_CLOCK0_FVAL                                                   0x0
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_SLEEP_CLOCK1_FVAL                                                   0x1
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_SLEEP_CLOCK2_FVAL                                                   0x2
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_SLEEP_CLOCK3_FVAL                                                   0x3
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_SLEEP_CLOCK4_FVAL                                                   0x4
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_SLEEP_CLOCK5_FVAL                                                   0x5
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_SLEEP_CLOCK6_FVAL                                                   0x6
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_SLEEP_CLOCK7_FVAL                                                   0x7
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_SLEEP_CLOCK8_FVAL                                                   0x8
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_SLEEP_CLOCK9_FVAL                                                   0x9
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_SLEEP_CLOCK10_FVAL                                                  0xa
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_SLEEP_CLOCK11_FVAL                                                  0xb
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_SLEEP_CLOCK12_FVAL                                                  0xc
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_SLEEP_CLOCK13_FVAL                                                  0xd
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_SLEEP_CLOCK14_FVAL                                                  0xe
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_SLEEP_CLOCK15_FVAL                                                  0xf

#define HWIO_GCC_PCNOC_TBU_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00012030)
#define HWIO_GCC_PCNOC_TBU_CBCR_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00012030)
#define HWIO_GCC_PCNOC_TBU_CBCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00012030)
#define HWIO_GCC_PCNOC_TBU_CBCR_RMSK                                                              0x80007ff0
#define HWIO_GCC_PCNOC_TBU_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_TBU_CBCR_ADDR, HWIO_GCC_PCNOC_TBU_CBCR_RMSK)
#define HWIO_GCC_PCNOC_TBU_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_TBU_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_TBU_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_TBU_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_TBU_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_TBU_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_TBU_CBCR_IN)
#define HWIO_GCC_PCNOC_TBU_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_PCNOC_TBU_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_PCNOC_TBU_CBCR_FORCE_MEM_CORE_ON_BMSK                                                0x4000
#define HWIO_GCC_PCNOC_TBU_CBCR_FORCE_MEM_CORE_ON_SHFT                                                   0xe
#define HWIO_GCC_PCNOC_TBU_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                     0x0
#define HWIO_GCC_PCNOC_TBU_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                      0x1
#define HWIO_GCC_PCNOC_TBU_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                              0x2000
#define HWIO_GCC_PCNOC_TBU_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                 0xd
#define HWIO_GCC_PCNOC_TBU_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                   0x0
#define HWIO_GCC_PCNOC_TBU_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                    0x1
#define HWIO_GCC_PCNOC_TBU_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                             0x1000
#define HWIO_GCC_PCNOC_TBU_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                0xc
#define HWIO_GCC_PCNOC_TBU_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                  0x0
#define HWIO_GCC_PCNOC_TBU_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                   0x1
#define HWIO_GCC_PCNOC_TBU_CBCR_WAKEUP_BMSK                                                            0xf00
#define HWIO_GCC_PCNOC_TBU_CBCR_WAKEUP_SHFT                                                              0x8
#define HWIO_GCC_PCNOC_TBU_CBCR_WAKEUP_CLOCK0_FVAL                                                       0x0
#define HWIO_GCC_PCNOC_TBU_CBCR_WAKEUP_CLOCK1_FVAL                                                       0x1
#define HWIO_GCC_PCNOC_TBU_CBCR_WAKEUP_CLOCK2_FVAL                                                       0x2
#define HWIO_GCC_PCNOC_TBU_CBCR_WAKEUP_CLOCK3_FVAL                                                       0x3
#define HWIO_GCC_PCNOC_TBU_CBCR_WAKEUP_CLOCK4_FVAL                                                       0x4
#define HWIO_GCC_PCNOC_TBU_CBCR_WAKEUP_CLOCK5_FVAL                                                       0x5
#define HWIO_GCC_PCNOC_TBU_CBCR_WAKEUP_CLOCK6_FVAL                                                       0x6
#define HWIO_GCC_PCNOC_TBU_CBCR_WAKEUP_CLOCK7_FVAL                                                       0x7
#define HWIO_GCC_PCNOC_TBU_CBCR_WAKEUP_CLOCK8_FVAL                                                       0x8
#define HWIO_GCC_PCNOC_TBU_CBCR_WAKEUP_CLOCK9_FVAL                                                       0x9
#define HWIO_GCC_PCNOC_TBU_CBCR_WAKEUP_CLOCK10_FVAL                                                      0xa
#define HWIO_GCC_PCNOC_TBU_CBCR_WAKEUP_CLOCK11_FVAL                                                      0xb
#define HWIO_GCC_PCNOC_TBU_CBCR_WAKEUP_CLOCK12_FVAL                                                      0xc
#define HWIO_GCC_PCNOC_TBU_CBCR_WAKEUP_CLOCK13_FVAL                                                      0xd
#define HWIO_GCC_PCNOC_TBU_CBCR_WAKEUP_CLOCK14_FVAL                                                      0xe
#define HWIO_GCC_PCNOC_TBU_CBCR_WAKEUP_CLOCK15_FVAL                                                      0xf
#define HWIO_GCC_PCNOC_TBU_CBCR_SLEEP_BMSK                                                              0xf0
#define HWIO_GCC_PCNOC_TBU_CBCR_SLEEP_SHFT                                                               0x4
#define HWIO_GCC_PCNOC_TBU_CBCR_SLEEP_CLOCK0_FVAL                                                        0x0
#define HWIO_GCC_PCNOC_TBU_CBCR_SLEEP_CLOCK1_FVAL                                                        0x1
#define HWIO_GCC_PCNOC_TBU_CBCR_SLEEP_CLOCK2_FVAL                                                        0x2
#define HWIO_GCC_PCNOC_TBU_CBCR_SLEEP_CLOCK3_FVAL                                                        0x3
#define HWIO_GCC_PCNOC_TBU_CBCR_SLEEP_CLOCK4_FVAL                                                        0x4
#define HWIO_GCC_PCNOC_TBU_CBCR_SLEEP_CLOCK5_FVAL                                                        0x5
#define HWIO_GCC_PCNOC_TBU_CBCR_SLEEP_CLOCK6_FVAL                                                        0x6
#define HWIO_GCC_PCNOC_TBU_CBCR_SLEEP_CLOCK7_FVAL                                                        0x7
#define HWIO_GCC_PCNOC_TBU_CBCR_SLEEP_CLOCK8_FVAL                                                        0x8
#define HWIO_GCC_PCNOC_TBU_CBCR_SLEEP_CLOCK9_FVAL                                                        0x9
#define HWIO_GCC_PCNOC_TBU_CBCR_SLEEP_CLOCK10_FVAL                                                       0xa
#define HWIO_GCC_PCNOC_TBU_CBCR_SLEEP_CLOCK11_FVAL                                                       0xb
#define HWIO_GCC_PCNOC_TBU_CBCR_SLEEP_CLOCK12_FVAL                                                       0xc
#define HWIO_GCC_PCNOC_TBU_CBCR_SLEEP_CLOCK13_FVAL                                                       0xd
#define HWIO_GCC_PCNOC_TBU_CBCR_SLEEP_CLOCK14_FVAL                                                       0xe
#define HWIO_GCC_PCNOC_TBU_CBCR_SLEEP_CLOCK15_FVAL                                                       0xf

#define HWIO_GCC_SMMU_CFG_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00012038)
#define HWIO_GCC_SMMU_CFG_CBCR_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00012038)
#define HWIO_GCC_SMMU_CFG_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00012038)
#define HWIO_GCC_SMMU_CFG_CBCR_RMSK                                                               0xf0008000
#define HWIO_GCC_SMMU_CFG_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SMMU_CFG_CBCR_ADDR, HWIO_GCC_SMMU_CFG_CBCR_RMSK)
#define HWIO_GCC_SMMU_CFG_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SMMU_CFG_CBCR_ADDR, m)
#define HWIO_GCC_SMMU_CFG_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SMMU_CFG_CBCR_ADDR,v)
#define HWIO_GCC_SMMU_CFG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SMMU_CFG_CBCR_ADDR,m,v,HWIO_GCC_SMMU_CFG_CBCR_IN)
#define HWIO_GCC_SMMU_CFG_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_SMMU_CFG_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_SMMU_CFG_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                      0x70000000
#define HWIO_GCC_SMMU_CFG_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                            0x1c
#define HWIO_GCC_SMMU_CFG_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                              0x8000
#define HWIO_GCC_SMMU_CFG_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                 0xf
#define HWIO_GCC_SMMU_CFG_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                         0x0
#define HWIO_GCC_SMMU_CFG_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                          0x1

#define HWIO_GCC_SMMU_XPU_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00017010)
#define HWIO_GCC_SMMU_XPU_CBCR_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00017010)
#define HWIO_GCC_SMMU_XPU_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00017010)
#define HWIO_GCC_SMMU_XPU_CBCR_RMSK                                                               0xf0008001
#define HWIO_GCC_SMMU_XPU_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SMMU_XPU_CBCR_ADDR, HWIO_GCC_SMMU_XPU_CBCR_RMSK)
#define HWIO_GCC_SMMU_XPU_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SMMU_XPU_CBCR_ADDR, m)
#define HWIO_GCC_SMMU_XPU_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SMMU_XPU_CBCR_ADDR,v)
#define HWIO_GCC_SMMU_XPU_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SMMU_XPU_CBCR_ADDR,m,v,HWIO_GCC_SMMU_XPU_CBCR_IN)
#define HWIO_GCC_SMMU_XPU_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_SMMU_XPU_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_SMMU_XPU_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                      0x70000000
#define HWIO_GCC_SMMU_XPU_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                            0x1c
#define HWIO_GCC_SMMU_XPU_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                              0x8000
#define HWIO_GCC_SMMU_XPU_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                 0xf
#define HWIO_GCC_SMMU_XPU_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                         0x0
#define HWIO_GCC_SMMU_XPU_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                          0x1
#define HWIO_GCC_SMMU_XPU_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_SMMU_XPU_CBCR_CLK_ENABLE_SHFT                                                           0x0
#define HWIO_GCC_SMMU_XPU_CBCR_CLK_ENABLE_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_SMMU_XPU_CBCR_CLK_ENABLE_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_SMMU_CATS64_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0007c004)
#define HWIO_GCC_SMMU_CATS64_CBCR_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0007c004)
#define HWIO_GCC_SMMU_CATS64_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007c004)
#define HWIO_GCC_SMMU_CATS64_CBCR_RMSK                                                            0xf0008001
#define HWIO_GCC_SMMU_CATS64_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SMMU_CATS64_CBCR_ADDR, HWIO_GCC_SMMU_CATS64_CBCR_RMSK)
#define HWIO_GCC_SMMU_CATS64_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SMMU_CATS64_CBCR_ADDR, m)
#define HWIO_GCC_SMMU_CATS64_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SMMU_CATS64_CBCR_ADDR,v)
#define HWIO_GCC_SMMU_CATS64_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SMMU_CATS64_CBCR_ADDR,m,v,HWIO_GCC_SMMU_CATS64_CBCR_IN)
#define HWIO_GCC_SMMU_CATS64_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_SMMU_CATS64_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_SMMU_CATS64_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                   0x70000000
#define HWIO_GCC_SMMU_CATS64_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                         0x1c
#define HWIO_GCC_SMMU_CATS64_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                           0x8000
#define HWIO_GCC_SMMU_CATS64_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                              0xf
#define HWIO_GCC_SMMU_CATS64_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                      0x0
#define HWIO_GCC_SMMU_CATS64_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                       0x1
#define HWIO_GCC_SMMU_CATS64_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_SMMU_CATS64_CBCR_CLK_ENABLE_SHFT                                                        0x0
#define HWIO_GCC_SMMU_CATS64_CBCR_CLK_ENABLE_DISABLE_FVAL                                                0x0
#define HWIO_GCC_SMMU_CATS64_CBCR_CLK_ENABLE_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_SMMU_CATS_BCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0007c000)
#define HWIO_GCC_SMMU_CATS_BCR_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0007c000)
#define HWIO_GCC_SMMU_CATS_BCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007c000)
#define HWIO_GCC_SMMU_CATS_BCR_RMSK                                                                      0x7
#define HWIO_GCC_SMMU_CATS_BCR_IN          \
        in_dword_masked(HWIO_GCC_SMMU_CATS_BCR_ADDR, HWIO_GCC_SMMU_CATS_BCR_RMSK)
#define HWIO_GCC_SMMU_CATS_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SMMU_CATS_BCR_ADDR, m)
#define HWIO_GCC_SMMU_CATS_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SMMU_CATS_BCR_ADDR,v)
#define HWIO_GCC_SMMU_CATS_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SMMU_CATS_BCR_ADDR,m,v,HWIO_GCC_SMMU_CATS_BCR_IN)
#define HWIO_GCC_SMMU_CATS_BCR_CATS128_BLK_ARES_BMSK                                                     0x4
#define HWIO_GCC_SMMU_CATS_BCR_CATS128_BLK_ARES_SHFT                                                     0x2
#define HWIO_GCC_SMMU_CATS_BCR_CATS128_BLK_ARES_DISABLE_FVAL                                             0x0
#define HWIO_GCC_SMMU_CATS_BCR_CATS128_BLK_ARES_ENABLE_FVAL                                              0x1
#define HWIO_GCC_SMMU_CATS_BCR_CATS64_BLK_ARES_BMSK                                                      0x2
#define HWIO_GCC_SMMU_CATS_BCR_CATS64_BLK_ARES_SHFT                                                      0x1
#define HWIO_GCC_SMMU_CATS_BCR_CATS64_BLK_ARES_DISABLE_FVAL                                              0x0
#define HWIO_GCC_SMMU_CATS_BCR_CATS64_BLK_ARES_ENABLE_FVAL                                               0x1
#define HWIO_GCC_SMMU_CATS_BCR_BLK_ARES_BMSK                                                             0x1
#define HWIO_GCC_SMMU_CATS_BCR_BLK_ARES_SHFT                                                             0x0
#define HWIO_GCC_SMMU_CATS_BCR_BLK_ARES_DISABLE_FVAL                                                     0x0
#define HWIO_GCC_SMMU_CATS_BCR_BLK_ARES_ENABLE_FVAL                                                      0x1

#define HWIO_GCC_SMMU_BCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00012000)
#define HWIO_GCC_SMMU_BCR_PHYS                                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00012000)
#define HWIO_GCC_SMMU_BCR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00012000)
#define HWIO_GCC_SMMU_BCR_RMSK                                                                           0x1
#define HWIO_GCC_SMMU_BCR_IN          \
        in_dword_masked(HWIO_GCC_SMMU_BCR_ADDR, HWIO_GCC_SMMU_BCR_RMSK)
#define HWIO_GCC_SMMU_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SMMU_BCR_ADDR, m)
#define HWIO_GCC_SMMU_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SMMU_BCR_ADDR,v)
#define HWIO_GCC_SMMU_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SMMU_BCR_ADDR,m,v,HWIO_GCC_SMMU_BCR_IN)
#define HWIO_GCC_SMMU_BCR_BLK_ARES_BMSK                                                                  0x1
#define HWIO_GCC_SMMU_BCR_BLK_ARES_SHFT                                                                  0x0
#define HWIO_GCC_SMMU_BCR_BLK_ARES_DISABLE_FVAL                                                          0x0
#define HWIO_GCC_SMMU_BCR_BLK_ARES_ENABLE_FVAL                                                           0x1

#define HWIO_GCC_APSS_TCU_BCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00012050)
#define HWIO_GCC_APSS_TCU_BCR_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00012050)
#define HWIO_GCC_APSS_TCU_BCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00012050)
#define HWIO_GCC_APSS_TCU_BCR_RMSK                                                                       0x1
#define HWIO_GCC_APSS_TCU_BCR_IN          \
        in_dword_masked(HWIO_GCC_APSS_TCU_BCR_ADDR, HWIO_GCC_APSS_TCU_BCR_RMSK)
#define HWIO_GCC_APSS_TCU_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_APSS_TCU_BCR_ADDR, m)
#define HWIO_GCC_APSS_TCU_BCR_OUT(v)      \
        out_dword(HWIO_GCC_APSS_TCU_BCR_ADDR,v)
#define HWIO_GCC_APSS_TCU_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APSS_TCU_BCR_ADDR,m,v,HWIO_GCC_APSS_TCU_BCR_IN)
#define HWIO_GCC_APSS_TCU_BCR_BLK_ARES_BMSK                                                              0x1
#define HWIO_GCC_APSS_TCU_BCR_BLK_ARES_SHFT                                                              0x0
#define HWIO_GCC_APSS_TCU_BCR_BLK_ARES_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_APSS_TCU_BCR_BLK_ARES_ENABLE_FVAL                                                       0x1

#define HWIO_GCC_MSS_TBU_AXI_BCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00065000)
#define HWIO_GCC_MSS_TBU_AXI_BCR_PHYS                                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00065000)
#define HWIO_GCC_MSS_TBU_AXI_BCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00065000)
#define HWIO_GCC_MSS_TBU_AXI_BCR_RMSK                                                                    0x1
#define HWIO_GCC_MSS_TBU_AXI_BCR_IN          \
        in_dword_masked(HWIO_GCC_MSS_TBU_AXI_BCR_ADDR, HWIO_GCC_MSS_TBU_AXI_BCR_RMSK)
#define HWIO_GCC_MSS_TBU_AXI_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_TBU_AXI_BCR_ADDR, m)
#define HWIO_GCC_MSS_TBU_AXI_BCR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_TBU_AXI_BCR_ADDR,v)
#define HWIO_GCC_MSS_TBU_AXI_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_TBU_AXI_BCR_ADDR,m,v,HWIO_GCC_MSS_TBU_AXI_BCR_IN)
#define HWIO_GCC_MSS_TBU_AXI_BCR_BLK_ARES_BMSK                                                           0x1
#define HWIO_GCC_MSS_TBU_AXI_BCR_BLK_ARES_SHFT                                                           0x0
#define HWIO_GCC_MSS_TBU_AXI_BCR_BLK_ARES_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_MSS_TBU_AXI_BCR_BLK_ARES_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_MSS_TBU_Q6_AXI_BCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00067000)
#define HWIO_GCC_MSS_TBU_Q6_AXI_BCR_PHYS                                                          (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00067000)
#define HWIO_GCC_MSS_TBU_Q6_AXI_BCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00067000)
#define HWIO_GCC_MSS_TBU_Q6_AXI_BCR_RMSK                                                                 0x1
#define HWIO_GCC_MSS_TBU_Q6_AXI_BCR_IN          \
        in_dword_masked(HWIO_GCC_MSS_TBU_Q6_AXI_BCR_ADDR, HWIO_GCC_MSS_TBU_Q6_AXI_BCR_RMSK)
#define HWIO_GCC_MSS_TBU_Q6_AXI_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_TBU_Q6_AXI_BCR_ADDR, m)
#define HWIO_GCC_MSS_TBU_Q6_AXI_BCR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_TBU_Q6_AXI_BCR_ADDR,v)
#define HWIO_GCC_MSS_TBU_Q6_AXI_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_TBU_Q6_AXI_BCR_ADDR,m,v,HWIO_GCC_MSS_TBU_Q6_AXI_BCR_IN)
#define HWIO_GCC_MSS_TBU_Q6_AXI_BCR_BLK_ARES_BMSK                                                        0x1
#define HWIO_GCC_MSS_TBU_Q6_AXI_BCR_BLK_ARES_SHFT                                                        0x0
#define HWIO_GCC_MSS_TBU_Q6_AXI_BCR_BLK_ARES_DISABLE_FVAL                                                0x0
#define HWIO_GCC_MSS_TBU_Q6_AXI_BCR_BLK_ARES_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_SMMU_XPU_BCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00012054)
#define HWIO_GCC_SMMU_XPU_BCR_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00012054)
#define HWIO_GCC_SMMU_XPU_BCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00012054)
#define HWIO_GCC_SMMU_XPU_BCR_RMSK                                                                       0x1
#define HWIO_GCC_SMMU_XPU_BCR_IN          \
        in_dword_masked(HWIO_GCC_SMMU_XPU_BCR_ADDR, HWIO_GCC_SMMU_XPU_BCR_RMSK)
#define HWIO_GCC_SMMU_XPU_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SMMU_XPU_BCR_ADDR, m)
#define HWIO_GCC_SMMU_XPU_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SMMU_XPU_BCR_ADDR,v)
#define HWIO_GCC_SMMU_XPU_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SMMU_XPU_BCR_ADDR,m,v,HWIO_GCC_SMMU_XPU_BCR_IN)
#define HWIO_GCC_SMMU_XPU_BCR_BLK_ARES_BMSK                                                              0x1
#define HWIO_GCC_SMMU_XPU_BCR_BLK_ARES_SHFT                                                              0x0
#define HWIO_GCC_SMMU_XPU_BCR_BLK_ARES_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_SMMU_XPU_BCR_BLK_ARES_ENABLE_FVAL                                                       0x1

#define HWIO_GCC_SMMU_CFG_BCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00012094)
#define HWIO_GCC_SMMU_CFG_BCR_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00012094)
#define HWIO_GCC_SMMU_CFG_BCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00012094)
#define HWIO_GCC_SMMU_CFG_BCR_RMSK                                                                       0x1
#define HWIO_GCC_SMMU_CFG_BCR_IN          \
        in_dword_masked(HWIO_GCC_SMMU_CFG_BCR_ADDR, HWIO_GCC_SMMU_CFG_BCR_RMSK)
#define HWIO_GCC_SMMU_CFG_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SMMU_CFG_BCR_ADDR, m)
#define HWIO_GCC_SMMU_CFG_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SMMU_CFG_BCR_ADDR,v)
#define HWIO_GCC_SMMU_CFG_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SMMU_CFG_BCR_ADDR,m,v,HWIO_GCC_SMMU_CFG_BCR_IN)
#define HWIO_GCC_SMMU_CFG_BCR_BLK_ARES_BMSK                                                              0x1
#define HWIO_GCC_SMMU_CFG_BCR_BLK_ARES_SHFT                                                              0x0
#define HWIO_GCC_SMMU_CFG_BCR_BLK_ARES_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_SMMU_CFG_BCR_BLK_ARES_ENABLE_FVAL                                                       0x1

#define HWIO_GCC_PCNOC_TBU_BCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00012058)
#define HWIO_GCC_PCNOC_TBU_BCR_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00012058)
#define HWIO_GCC_PCNOC_TBU_BCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00012058)
#define HWIO_GCC_PCNOC_TBU_BCR_RMSK                                                                      0x1
#define HWIO_GCC_PCNOC_TBU_BCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_TBU_BCR_ADDR, HWIO_GCC_PCNOC_TBU_BCR_RMSK)
#define HWIO_GCC_PCNOC_TBU_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_TBU_BCR_ADDR, m)
#define HWIO_GCC_PCNOC_TBU_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_TBU_BCR_ADDR,v)
#define HWIO_GCC_PCNOC_TBU_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_TBU_BCR_ADDR,m,v,HWIO_GCC_PCNOC_TBU_BCR_IN)
#define HWIO_GCC_PCNOC_TBU_BCR_BLK_ARES_BMSK                                                             0x1
#define HWIO_GCC_PCNOC_TBU_BCR_BLK_ARES_SHFT                                                             0x0
#define HWIO_GCC_PCNOC_TBU_BCR_BLK_ARES_DISABLE_FVAL                                                     0x0
#define HWIO_GCC_PCNOC_TBU_BCR_BLK_ARES_ENABLE_FVAL                                                      0x1

#define HWIO_GCC_RBCPR_BCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00033000)
#define HWIO_GCC_RBCPR_BCR_PHYS                                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00033000)
#define HWIO_GCC_RBCPR_BCR_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00033000)
#define HWIO_GCC_RBCPR_BCR_RMSK                                                                          0x1
#define HWIO_GCC_RBCPR_BCR_IN          \
        in_dword_masked(HWIO_GCC_RBCPR_BCR_ADDR, HWIO_GCC_RBCPR_BCR_RMSK)
#define HWIO_GCC_RBCPR_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_BCR_ADDR, m)
#define HWIO_GCC_RBCPR_BCR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_BCR_ADDR,v)
#define HWIO_GCC_RBCPR_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_BCR_ADDR,m,v,HWIO_GCC_RBCPR_BCR_IN)
#define HWIO_GCC_RBCPR_BCR_BLK_ARES_BMSK                                                                 0x1
#define HWIO_GCC_RBCPR_BCR_BLK_ARES_SHFT                                                                 0x0
#define HWIO_GCC_RBCPR_BCR_BLK_ARES_DISABLE_FVAL                                                         0x0
#define HWIO_GCC_RBCPR_BCR_BLK_ARES_ENABLE_FVAL                                                          0x1

#define HWIO_GCC_RBCPR_CBCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00033004)
#define HWIO_GCC_RBCPR_CBCR_PHYS                                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00033004)
#define HWIO_GCC_RBCPR_CBCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00033004)
#define HWIO_GCC_RBCPR_CBCR_RMSK                                                                  0x80000001
#define HWIO_GCC_RBCPR_CBCR_IN          \
        in_dword_masked(HWIO_GCC_RBCPR_CBCR_ADDR, HWIO_GCC_RBCPR_CBCR_RMSK)
#define HWIO_GCC_RBCPR_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_CBCR_ADDR, m)
#define HWIO_GCC_RBCPR_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_CBCR_ADDR,v)
#define HWIO_GCC_RBCPR_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_CBCR_ADDR,m,v,HWIO_GCC_RBCPR_CBCR_IN)
#define HWIO_GCC_RBCPR_CBCR_CLK_OFF_BMSK                                                          0x80000000
#define HWIO_GCC_RBCPR_CBCR_CLK_OFF_SHFT                                                                0x1f
#define HWIO_GCC_RBCPR_CBCR_CLK_ENABLE_BMSK                                                              0x1
#define HWIO_GCC_RBCPR_CBCR_CLK_ENABLE_SHFT                                                              0x0
#define HWIO_GCC_RBCPR_CBCR_CLK_ENABLE_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_RBCPR_CBCR_CLK_ENABLE_ENABLE_FVAL                                                       0x1

#define HWIO_GCC_RBCPR_AHB_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00033008)
#define HWIO_GCC_RBCPR_AHB_CBCR_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00033008)
#define HWIO_GCC_RBCPR_AHB_CBCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00033008)
#define HWIO_GCC_RBCPR_AHB_CBCR_RMSK                                                              0xf0008001
#define HWIO_GCC_RBCPR_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_RBCPR_AHB_CBCR_ADDR, HWIO_GCC_RBCPR_AHB_CBCR_RMSK)
#define HWIO_GCC_RBCPR_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_AHB_CBCR_ADDR, m)
#define HWIO_GCC_RBCPR_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_AHB_CBCR_ADDR,v)
#define HWIO_GCC_RBCPR_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_AHB_CBCR_ADDR,m,v,HWIO_GCC_RBCPR_AHB_CBCR_IN)
#define HWIO_GCC_RBCPR_AHB_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_RBCPR_AHB_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_RBCPR_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                     0x70000000
#define HWIO_GCC_RBCPR_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                           0x1c
#define HWIO_GCC_RBCPR_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                             0x8000
#define HWIO_GCC_RBCPR_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                0xf
#define HWIO_GCC_RBCPR_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                        0x0
#define HWIO_GCC_RBCPR_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                         0x1
#define HWIO_GCC_RBCPR_AHB_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_RBCPR_AHB_CBCR_CLK_ENABLE_SHFT                                                          0x0
#define HWIO_GCC_RBCPR_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_RBCPR_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                                   0x1

#define HWIO_GCC_RBCPR_CMD_RCGR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0003300c)
#define HWIO_GCC_RBCPR_CMD_RCGR_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0003300c)
#define HWIO_GCC_RBCPR_CMD_RCGR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003300c)
#define HWIO_GCC_RBCPR_CMD_RCGR_RMSK                                                              0x80000013
#define HWIO_GCC_RBCPR_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_RBCPR_CMD_RCGR_ADDR, HWIO_GCC_RBCPR_CMD_RCGR_RMSK)
#define HWIO_GCC_RBCPR_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_CMD_RCGR_ADDR, m)
#define HWIO_GCC_RBCPR_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_CMD_RCGR_ADDR,v)
#define HWIO_GCC_RBCPR_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_CMD_RCGR_ADDR,m,v,HWIO_GCC_RBCPR_CMD_RCGR_IN)
#define HWIO_GCC_RBCPR_CMD_RCGR_ROOT_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_RBCPR_CMD_RCGR_ROOT_OFF_SHFT                                                           0x1f
#define HWIO_GCC_RBCPR_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                     0x10
#define HWIO_GCC_RBCPR_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                      0x4
#define HWIO_GCC_RBCPR_CMD_RCGR_ROOT_EN_BMSK                                                             0x2
#define HWIO_GCC_RBCPR_CMD_RCGR_ROOT_EN_SHFT                                                             0x1
#define HWIO_GCC_RBCPR_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                     0x0
#define HWIO_GCC_RBCPR_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                      0x1
#define HWIO_GCC_RBCPR_CMD_RCGR_UPDATE_BMSK                                                              0x1
#define HWIO_GCC_RBCPR_CMD_RCGR_UPDATE_SHFT                                                              0x0
#define HWIO_GCC_RBCPR_CMD_RCGR_UPDATE_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_RBCPR_CMD_RCGR_UPDATE_ENABLE_FVAL                                                       0x1

#define HWIO_GCC_RBCPR_CFG_RCGR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00033010)
#define HWIO_GCC_RBCPR_CFG_RCGR_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00033010)
#define HWIO_GCC_RBCPR_CFG_RCGR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00033010)
#define HWIO_GCC_RBCPR_CFG_RCGR_RMSK                                                                   0x71f
#define HWIO_GCC_RBCPR_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_RBCPR_CFG_RCGR_ADDR, HWIO_GCC_RBCPR_CFG_RCGR_RMSK)
#define HWIO_GCC_RBCPR_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_CFG_RCGR_ADDR, m)
#define HWIO_GCC_RBCPR_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_CFG_RCGR_ADDR,v)
#define HWIO_GCC_RBCPR_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_CFG_RCGR_ADDR,m,v,HWIO_GCC_RBCPR_CFG_RCGR_IN)
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_SEL_BMSK                                                           0x700
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_SEL_SHFT                                                             0x8
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                        0x0
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                        0x1
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                        0x2
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                        0x3
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                        0x4
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                        0x5
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                        0x6
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                        0x7
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_BMSK                                                            0x1f
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_SHFT                                                             0x0
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                      0x0
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                        0x1
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                      0x2
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                        0x3
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                      0x4
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                        0x5
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                      0x6
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                        0x7
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                      0x8
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                        0x9
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                      0xa
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                        0xb
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                      0xc
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                        0xd
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                      0xe
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                        0xf
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                     0x10
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                       0x11
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                     0x12
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                      0x13
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                    0x14
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                      0x15
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                    0x16
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                      0x17
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                    0x18
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                      0x19
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                    0x1a
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                      0x1b
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                    0x1c
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                      0x1d
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                    0x1e
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                      0x1f

#define HWIO_GCC_RPM_GPLL_ENA_VOTE_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00036000)
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00036000)
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00036000)
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_RMSK                                                                  0xf
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_RPM_GPLL_ENA_VOTE_ADDR, HWIO_GCC_RPM_GPLL_ENA_VOTE_RMSK)
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_GPLL_ENA_VOTE_ADDR, m)
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_RPM_GPLL_ENA_VOTE_ADDR,v)
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_GPLL_ENA_VOTE_ADDR,m,v,HWIO_GCC_RPM_GPLL_ENA_VOTE_IN)
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL3_BMSK                                                            0x8
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL3_SHFT                                                            0x3
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL3_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL3_ENABLE_FVAL                                                     0x1
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL2_BMSK                                                            0x4
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL2_SHFT                                                            0x2
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL2_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL2_ENABLE_FVAL                                                     0x1
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL1_BMSK                                                            0x2
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL1_SHFT                                                            0x1
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL1_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL1_ENABLE_FVAL                                                     0x1
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL0_BMSK                                                            0x1
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL0_SHFT                                                            0x0
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL0_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL0_ENABLE_FVAL                                                     0x1

#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00036004)
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_PHYS                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00036004)
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00036004)
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_RMSK                                                      0x7ffff
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_MSS_GPLL0_CLK_SRC_ENA_BMSK                                0x40000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_MSS_GPLL0_CLK_SRC_ENA_SHFT                                   0x12
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_MSS_GPLL0_CLK_SRC_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_MSS_GPLL0_CLK_SRC_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_BMSK                                     0x20000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_SHFT                                        0x11
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_DISABLE_FVAL                                 0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_ENABLE_FVAL                                  0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_BMSK                             0x10000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_SHFT                                0x10
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_BMSK                                 0x8000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_SHFT                                    0xf
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_BMSK                                      0x4000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_SHFT                                         0xe
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_DISABLE_FVAL                                 0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_ENABLE_FVAL                                  0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_BMSK                                      0x2000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_SHFT                                         0xd
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_DISABLE_FVAL                                 0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_ENABLE_FVAL                                  0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_BMSK                                       0x1000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_SHFT                                          0xc
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_DISABLE_FVAL                                  0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_ENABLE_FVAL                                   0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_ENA_BMSK                               0x800
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_ENA_SHFT                                 0xb
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_BMSK                                      0x400
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_SHFT                                        0xa
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_DISABLE_FVAL                                0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_ENABLE_FVAL                                 0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_BMSK                                    0x200
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_SHFT                                      0x9
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_DISABLE_FVAL                              0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_ENABLE_FVAL                               0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_BMSK                                       0x100
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_SHFT                                         0x8
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_DISABLE_FVAL                                 0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_ENABLE_FVAL                                  0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_BMSK                                    0x80
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_SHFT                                     0x7
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_DISABLE_FVAL                             0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_ENABLE_FVAL                              0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_BMSK                                     0x40
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_SHFT                                      0x6
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_DISABLE_FVAL                              0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_ENABLE_FVAL                               0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_BMSK                                        0x20
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_SHFT                                         0x5
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_DISABLE_FVAL                                 0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_ENABLE_FVAL                                  0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_BMSK                                            0x10
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_SHFT                                             0x4
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_DISABLE_FVAL                                     0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_ENABLE_FVAL                                      0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_BMSK                                   0x8
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_SHFT                                   0x3
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_BMSK                                           0x4
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_SHFT                                           0x2
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_DISABLE_FVAL                                   0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_ENABLE_FVAL                                    0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_BMSK                                       0x2
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_SHFT                                       0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_DISABLE_FVAL                               0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_ENABLE_FVAL                                0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_BMSK                                       0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_SHFT                                       0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_DISABLE_FVAL                               0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_ENABLE_FVAL                                0x1

#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0003600c)
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_PHYS                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0003600c)
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003600c)
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_RMSK                                                 0x3d942
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_MCDMA_AXI_CLK_ENA_BMSK                       0x20000
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_MCDMA_AXI_CLK_ENA_SHFT                          0x11
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_MCDMA_AXI_CLK_ENA_DISABLE_FVAL                   0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_MCDMA_AXI_CLK_ENA_ENABLE_FVAL                    0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_PCIE_AXI_TBU_CLK_ENA_BMSK                            0x10000
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_PCIE_AXI_TBU_CLK_ENA_SHFT                               0x10
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_PCIE_AXI_TBU_CLK_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_PCIE_AXI_TBU_CLK_ENA_ENABLE_FVAL                         0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_USB3_AXI_TBU_CLK_ENA_BMSK                             0x8000
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_USB3_AXI_TBU_CLK_ENA_SHFT                                0xf
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_USB3_AXI_TBU_CLK_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_USB3_AXI_TBU_CLK_ENA_ENABLE_FVAL                         0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_IPA_TBU_CLK_ENA_BMSK                                  0x4000
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_IPA_TBU_CLK_ENA_SHFT                                     0xe
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_IPA_TBU_CLK_ENA_DISABLE_FVAL                             0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_IPA_TBU_CLK_ENA_ENABLE_FVAL                              0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_SMMU_CFG_CLK_ENA_BMSK                                 0x1000
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_SMMU_CFG_CLK_ENA_SHFT                                    0xc
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_SMMU_CFG_CLK_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_SMMU_CFG_CLK_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_PCNOC_TBU_CLK_ENA_BMSK                                 0x800
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_PCNOC_TBU_CLK_ENA_SHFT                                   0xb
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_PCNOC_TBU_CLK_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_PCNOC_TBU_CLK_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_ENA_BMSK                            0x100
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_ENA_SHFT                              0x8
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_AXI_CLK_ENA_BMSK                                0x40
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_AXI_CLK_ENA_SHFT                                 0x6
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_AXI_CLK_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_AXI_CLK_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_APSS_TCU_CLK_ENA_BMSK                                    0x2
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_APSS_TCU_CLK_ENA_SHFT                                    0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_APSS_TCU_CLK_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_APSS_TCU_CLK_ENA_ENABLE_FVAL                             0x1

#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00036008)
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00036008)
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00036008)
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_RMSK                                                       0x3ffff
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_ADDR, HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_RMSK)
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_ADDR, m)
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_ADDR,v)
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_ADDR,m,v,HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_IN)
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_BMSK                                0x20000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_SHFT                                   0x11
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_SLEEP_ENA_BMSK                        0x10000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_SLEEP_ENA_SHFT                           0x10
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                    0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                     0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_BMSK                            0x8000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_SHFT                               0xf
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_BMSK                                 0x4000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_SHFT                                    0xe
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_BMSK                                 0x2000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_SHFT                                    0xd
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_BMSK                                  0x1000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_SHFT                                     0xc
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                             0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                              0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_BMSK                          0x800
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_SHFT                            0xb
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                    0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                     0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_BMSK                                 0x400
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_SHFT                                   0xa
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_BMSK                               0x200
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_SHFT                                 0x9
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_BMSK                                  0x100
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_SHFT                                    0x8
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_BMSK                               0x80
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_SHFT                                0x7
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                         0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_BMSK                                0x40
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_SHFT                                 0x6
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_BMSK                                   0x20
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_SHFT                                    0x5
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_BMSK                                       0x10
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_SHFT                                        0x4
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_DISABLE_FVAL                                0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_ENABLE_FVAL                                 0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_BMSK                              0x8
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_SHFT                              0x3
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_BMSK                                      0x4
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_SHFT                                      0x2
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_DISABLE_FVAL                              0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_ENABLE_FVAL                               0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_BMSK                                  0x2
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_SHFT                                  0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_BMSK                                  0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_SHFT                                  0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                           0x1

#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00036010)
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_PHYS                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00036010)
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00036010)
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_RMSK                                                  0x3d942
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_ADDR, HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_RMSK)
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_ADDR, m)
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_ADDR,v)
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_ADDR,m,v,HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_IN)
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_MCDMA_AXI_CLK_SLEEP_ENA_BMSK                  0x20000
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_MCDMA_AXI_CLK_SLEEP_ENA_SHFT                     0x11
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_MCDMA_AXI_CLK_SLEEP_ENA_DISABLE_FVAL              0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_MCDMA_AXI_CLK_SLEEP_ENA_ENABLE_FVAL               0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_PCIE_AXI_TBU_CLK_SLEEP_ENA_BMSK                       0x10000
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_PCIE_AXI_TBU_CLK_SLEEP_ENA_SHFT                          0x10
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_PCIE_AXI_TBU_CLK_SLEEP_ENA_DISABLE_FVAL                   0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_PCIE_AXI_TBU_CLK_SLEEP_ENA_ENABLE_FVAL                    0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_USB3_AXI_TBU_CLK_SLEEP_ENA_BMSK                        0x8000
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_USB3_AXI_TBU_CLK_SLEEP_ENA_SHFT                           0xf
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_USB3_AXI_TBU_CLK_SLEEP_ENA_DISABLE_FVAL                   0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_USB3_AXI_TBU_CLK_SLEEP_ENA_ENABLE_FVAL                    0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_IPA_TBU_CLK_SLEEP_ENA_BMSK                             0x4000
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_IPA_TBU_CLK_SLEEP_ENA_SHFT                                0xe
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_IPA_TBU_CLK_SLEEP_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_IPA_TBU_CLK_SLEEP_ENA_ENABLE_FVAL                         0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_SMMU_CFG_CLK_SLEEP_ENA_BMSK                            0x1000
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_SMMU_CFG_CLK_SLEEP_ENA_SHFT                               0xc
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_SMMU_CFG_CLK_SLEEP_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_SMMU_CFG_CLK_SLEEP_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_PCNOC_TBU_CLK_SLEEP_ENA_BMSK                            0x800
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_PCNOC_TBU_CLK_SLEEP_ENA_SHFT                              0xb
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_PCNOC_TBU_CLK_SLEEP_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_PCNOC_TBU_CLK_SLEEP_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_SLEEP_ENA_BMSK                       0x100
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_SLEEP_ENA_SHFT                         0x8
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                 0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                  0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_AXI_CLK_SLEEP_ENA_BMSK                           0x40
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_AXI_CLK_SLEEP_ENA_SHFT                            0x6
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                    0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                     0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_APSS_TCU_CLK_SLEEP_ENA_BMSK                               0x2
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_APSS_TCU_CLK_SLEEP_ENA_SHFT                               0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_APSS_TCU_CLK_SLEEP_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_APSS_TCU_CLK_SLEEP_ENA_ENABLE_FVAL                        0x1

#define HWIO_GCC_APCS_GPLL_ENA_VOTE_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00045000)
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_PHYS                                                          (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00045000)
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00045000)
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_RMSK                                                                 0xf
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_GPLL_ENA_VOTE_ADDR, HWIO_GCC_APCS_GPLL_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_GPLL_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_GPLL_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_GPLL_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_GPLL_ENA_VOTE_IN)
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL3_BMSK                                                           0x8
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL3_SHFT                                                           0x3
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL3_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL3_ENABLE_FVAL                                                    0x1
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL2_BMSK                                                           0x4
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL2_SHFT                                                           0x2
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL2_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL2_ENABLE_FVAL                                                    0x1
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL1_BMSK                                                           0x2
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL1_SHFT                                                           0x1
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL1_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL1_ENABLE_FVAL                                                    0x1
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL0_BMSK                                                           0x1
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL0_SHFT                                                           0x0
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL0_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL0_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00045004)
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_PHYS                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00045004)
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00045004)
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_RMSK                                                     0x3ffff
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_BMSK                                    0x20000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_SHFT                                       0x11
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_DISABLE_FVAL                                0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_ENABLE_FVAL                                 0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_BMSK                            0x10000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_SHFT                               0x10
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_ENABLE_FVAL                         0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_BMSK                                0x8000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_SHFT                                   0xf
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_BMSK                                     0x4000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_SHFT                                        0xe
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_DISABLE_FVAL                                0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_ENABLE_FVAL                                 0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_BMSK                                     0x2000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_SHFT                                        0xd
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_DISABLE_FVAL                                0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_ENABLE_FVAL                                 0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_BMSK                                      0x1000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_SHFT                                         0xc
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_DISABLE_FVAL                                 0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_ENABLE_FVAL                                  0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_ENA_BMSK                              0x800
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_ENA_SHFT                                0xb
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_ENA_ENABLE_FVAL                         0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_BMSK                                     0x400
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_SHFT                                       0xa
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_DISABLE_FVAL                               0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_ENABLE_FVAL                                0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_BMSK                                   0x200
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_SHFT                                     0x9
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_DISABLE_FVAL                             0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_ENABLE_FVAL                              0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_BMSK                                      0x100
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_SHFT                                        0x8
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_DISABLE_FVAL                                0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_ENABLE_FVAL                                 0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_BMSK                                   0x80
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_SHFT                                    0x7
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_BMSK                                    0x40
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_SHFT                                     0x6
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_DISABLE_FVAL                             0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_ENABLE_FVAL                              0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_BMSK                                       0x20
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_SHFT                                        0x5
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_DISABLE_FVAL                                0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_ENABLE_FVAL                                 0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_BMSK                                           0x10
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_SHFT                                            0x4
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_DISABLE_FVAL                                    0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_ENABLE_FVAL                                     0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_BMSK                                  0x8
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_SHFT                                  0x3
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_BMSK                                          0x4
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_SHFT                                          0x2
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_DISABLE_FVAL                                  0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_ENABLE_FVAL                                   0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_BMSK                                      0x2
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_SHFT                                      0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_DISABLE_FVAL                              0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_ENABLE_FVAL                               0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_BMSK                                      0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_SHFT                                      0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_DISABLE_FVAL                              0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_ENABLE_FVAL                               0x1

#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0004500c)
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_PHYS                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0004500c)
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004500c)
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_RMSK                                                0x3d942
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_MCDMA_AXI_CLK_ENA_BMSK                      0x20000
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_MCDMA_AXI_CLK_ENA_SHFT                         0x11
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_MCDMA_AXI_CLK_ENA_DISABLE_FVAL                  0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_MCDMA_AXI_CLK_ENA_ENABLE_FVAL                   0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_PCIE_AXI_TBU_CLK_ENA_BMSK                           0x10000
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_PCIE_AXI_TBU_CLK_ENA_SHFT                              0x10
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_PCIE_AXI_TBU_CLK_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_PCIE_AXI_TBU_CLK_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_USB3_AXI_TBU_CLK_ENA_BMSK                            0x8000
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_USB3_AXI_TBU_CLK_ENA_SHFT                               0xf
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_USB3_AXI_TBU_CLK_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_USB3_AXI_TBU_CLK_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_IPA_TBU_CLK_ENA_BMSK                                 0x4000
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_IPA_TBU_CLK_ENA_SHFT                                    0xe
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_IPA_TBU_CLK_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_IPA_TBU_CLK_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_SMMU_CFG_CLK_ENA_BMSK                                0x1000
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_SMMU_CFG_CLK_ENA_SHFT                                   0xc
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_SMMU_CFG_CLK_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_SMMU_CFG_CLK_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_PCNOC_TBU_CLK_ENA_BMSK                                0x800
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_PCNOC_TBU_CLK_ENA_SHFT                                  0xb
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_PCNOC_TBU_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_PCNOC_TBU_CLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_ENA_BMSK                           0x100
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_ENA_SHFT                             0x8
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_AXI_CLK_ENA_BMSK                               0x40
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_AXI_CLK_ENA_SHFT                                0x6
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_AXI_CLK_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_AXI_CLK_ENA_ENABLE_FVAL                         0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_APSS_TCU_CLK_ENA_BMSK                                   0x2
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_APSS_TCU_CLK_ENA_SHFT                                   0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_APSS_TCU_CLK_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_APSS_TCU_CLK_ENA_ENABLE_FVAL                            0x1

#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00045008)
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_PHYS                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00045008)
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00045008)
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_RMSK                                                      0x3ffff
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_ADDR, HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_IN)
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_BMSK                               0x20000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_SHFT                                  0x11
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_SLEEP_ENA_BMSK                       0x10000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_SLEEP_ENA_SHFT                          0x10
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                   0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                    0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_BMSK                           0x8000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_SHFT                              0xf
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_BMSK                                0x4000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_SHFT                                   0xe
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_BMSK                                0x2000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_SHFT                                   0xd
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_BMSK                                 0x1000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_SHFT                                    0xc
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_BMSK                         0x800
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_SHFT                           0xb
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                   0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                    0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_BMSK                                0x400
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_SHFT                                  0xa
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_BMSK                              0x200
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_SHFT                                0x9
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_ENABLE_FVAL                         0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_BMSK                                 0x100
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_SHFT                                   0x8
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_BMSK                              0x80
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_SHFT                               0x7
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_BMSK                               0x40
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_SHFT                                0x6
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                         0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_BMSK                                  0x20
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_SHFT                                   0x5
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_BMSK                                      0x10
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_SHFT                                       0x4
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_DISABLE_FVAL                               0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_ENABLE_FVAL                                0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_BMSK                             0x8
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_SHFT                             0x3
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_BMSK                                     0x4
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_SHFT                                     0x2
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_DISABLE_FVAL                             0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_ENABLE_FVAL                              0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_BMSK                                 0x2
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_SHFT                                 0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_BMSK                                 0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_SHFT                                 0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                          0x1

#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00045010)
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_PHYS                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00045010)
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00045010)
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_RMSK                                                 0x3d942
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_ADDR, HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_IN)
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_MCDMA_AXI_CLK_SLEEP_ENA_BMSK                 0x20000
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_MCDMA_AXI_CLK_SLEEP_ENA_SHFT                    0x11
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_MCDMA_AXI_CLK_SLEEP_ENA_DISABLE_FVAL             0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_MCDMA_AXI_CLK_SLEEP_ENA_ENABLE_FVAL              0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_PCIE_AXI_TBU_CLK_SLEEP_ENA_BMSK                      0x10000
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_PCIE_AXI_TBU_CLK_SLEEP_ENA_SHFT                         0x10
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_PCIE_AXI_TBU_CLK_SLEEP_ENA_DISABLE_FVAL                  0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_PCIE_AXI_TBU_CLK_SLEEP_ENA_ENABLE_FVAL                   0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_USB3_AXI_TBU_CLK_SLEEP_ENA_BMSK                       0x8000
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_USB3_AXI_TBU_CLK_SLEEP_ENA_SHFT                          0xf
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_USB3_AXI_TBU_CLK_SLEEP_ENA_DISABLE_FVAL                  0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_USB3_AXI_TBU_CLK_SLEEP_ENA_ENABLE_FVAL                   0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_IPA_TBU_CLK_SLEEP_ENA_BMSK                            0x4000
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_IPA_TBU_CLK_SLEEP_ENA_SHFT                               0xe
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_IPA_TBU_CLK_SLEEP_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_IPA_TBU_CLK_SLEEP_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_SMMU_CFG_CLK_SLEEP_ENA_BMSK                           0x1000
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_SMMU_CFG_CLK_SLEEP_ENA_SHFT                              0xc
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_SMMU_CFG_CLK_SLEEP_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_SMMU_CFG_CLK_SLEEP_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_PCNOC_TBU_CLK_SLEEP_ENA_BMSK                           0x800
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_PCNOC_TBU_CLK_SLEEP_ENA_SHFT                             0xb
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_PCNOC_TBU_CLK_SLEEP_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_PCNOC_TBU_CLK_SLEEP_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_SLEEP_ENA_BMSK                      0x100
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_SLEEP_ENA_SHFT                        0x8
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                 0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_AXI_CLK_SLEEP_ENA_BMSK                          0x40
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_AXI_CLK_SLEEP_ENA_SHFT                           0x6
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                   0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                    0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_APSS_TCU_CLK_SLEEP_ENA_BMSK                              0x2
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_APSS_TCU_CLK_SLEEP_ENA_SHFT                              0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_APSS_TCU_CLK_SLEEP_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_APSS_TCU_CLK_SLEEP_ENA_ENABLE_FVAL                       0x1

#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00013010)
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00013010)
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00013010)
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_RMSK                                                              0xf
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_ADDR, HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_IN)
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL3_BMSK                                                        0x8
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL3_SHFT                                                        0x3
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL3_DISABLE_FVAL                                                0x0
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL3_ENABLE_FVAL                                                 0x1
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL2_BMSK                                                        0x4
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL2_SHFT                                                        0x2
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL2_DISABLE_FVAL                                                0x0
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL2_ENABLE_FVAL                                                 0x1
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL1_BMSK                                                        0x2
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL1_SHFT                                                        0x1
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL1_DISABLE_FVAL                                                0x0
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL1_ENABLE_FVAL                                                 0x1
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL0_BMSK                                                        0x1
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL0_SHFT                                                        0x0
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL0_DISABLE_FVAL                                                0x0
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL0_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00013014)
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_PHYS                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00013014)
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00013014)
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_RMSK                                                  0x3ffff
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_BMSK                                 0x20000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_SHFT                                    0x11
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_DISABLE_FVAL                             0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_ENABLE_FVAL                              0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_BMSK                         0x10000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_SHFT                            0x10
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_BMSK                             0x8000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_SHFT                                0xf
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_ENABLE_FVAL                         0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_BMSK                                  0x4000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_SHFT                                     0xe
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_DISABLE_FVAL                             0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_ENABLE_FVAL                              0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_BMSK                                  0x2000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_SHFT                                     0xd
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_DISABLE_FVAL                             0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_ENABLE_FVAL                              0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_BMSK                                   0x1000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_SHFT                                      0xc
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_DISABLE_FVAL                              0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_ENABLE_FVAL                               0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_ENA_BMSK                           0x800
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_ENA_SHFT                             0xb
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_BMSK                                  0x400
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_SHFT                                    0xa
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_BMSK                                0x200
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_SHFT                                  0x9
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_BMSK                                   0x100
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_SHFT                                     0x8
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_DISABLE_FVAL                             0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_ENABLE_FVAL                              0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_BMSK                                0x80
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_SHFT                                 0x7
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_BMSK                                 0x40
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_SHFT                                  0x6
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_BMSK                                    0x20
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_SHFT                                     0x5
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_DISABLE_FVAL                             0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_ENABLE_FVAL                              0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_BMSK                                        0x10
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_SHFT                                         0x4
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_DISABLE_FVAL                                 0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_ENABLE_FVAL                                  0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_BMSK                               0x8
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_SHFT                               0x3
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_BMSK                                       0x4
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_SHFT                                       0x2
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_DISABLE_FVAL                               0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_ENABLE_FVAL                                0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_BMSK                                   0x2
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_SHFT                                   0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_BMSK                                   0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_SHFT                                   0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_ENABLE_FVAL                            0x1

#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_ADDR                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00013020)
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_PHYS                                          (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00013020)
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_OFFS                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00013020)
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_RMSK                                             0x3d942
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_MCDMA_AXI_CLK_ENA_BMSK                   0x20000
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_MCDMA_AXI_CLK_ENA_SHFT                      0x11
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_MCDMA_AXI_CLK_ENA_DISABLE_FVAL               0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_MCDMA_AXI_CLK_ENA_ENABLE_FVAL                0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_PCIE_AXI_TBU_CLK_ENA_BMSK                        0x10000
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_PCIE_AXI_TBU_CLK_ENA_SHFT                           0x10
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_PCIE_AXI_TBU_CLK_ENA_DISABLE_FVAL                    0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_PCIE_AXI_TBU_CLK_ENA_ENABLE_FVAL                     0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_USB3_AXI_TBU_CLK_ENA_BMSK                         0x8000
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_USB3_AXI_TBU_CLK_ENA_SHFT                            0xf
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_USB3_AXI_TBU_CLK_ENA_DISABLE_FVAL                    0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_USB3_AXI_TBU_CLK_ENA_ENABLE_FVAL                     0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_IPA_TBU_CLK_ENA_BMSK                              0x4000
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_IPA_TBU_CLK_ENA_SHFT                                 0xe
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_IPA_TBU_CLK_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_IPA_TBU_CLK_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_SMMU_CFG_CLK_ENA_BMSK                             0x1000
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_SMMU_CFG_CLK_ENA_SHFT                                0xc
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_SMMU_CFG_CLK_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_SMMU_CFG_CLK_ENA_ENABLE_FVAL                         0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_PCNOC_TBU_CLK_ENA_BMSK                             0x800
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_PCNOC_TBU_CLK_ENA_SHFT                               0xb
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_PCNOC_TBU_CLK_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_PCNOC_TBU_CLK_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_ENA_BMSK                        0x100
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_ENA_SHFT                          0x8
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_ENA_DISABLE_FVAL                  0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_ENA_ENABLE_FVAL                   0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_AXI_CLK_ENA_BMSK                            0x40
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_AXI_CLK_ENA_SHFT                             0x6
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_AXI_CLK_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_AXI_CLK_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_APSS_TCU_CLK_ENA_BMSK                                0x2
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_APSS_TCU_CLK_ENA_SHFT                                0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_APSS_TCU_CLK_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_APSS_TCU_CLK_ENA_ENABLE_FVAL                         0x1

#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00013018)
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_PHYS                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00013018)
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00013018)
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_RMSK                                                   0x3ffff
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_ADDR, HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_IN)
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_BMSK                            0x20000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_SHFT                               0x11
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                         0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_SLEEP_ENA_BMSK                    0x10000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_SLEEP_ENA_SHFT                       0x10
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                 0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_BMSK                        0x8000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_SHFT                           0xf
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                   0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                    0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_BMSK                             0x4000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_SHFT                                0xe
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                         0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_BMSK                             0x2000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_SHFT                                0xd
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                         0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_BMSK                              0x1000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_SHFT                                 0xc
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_BMSK                      0x800
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_SHFT                        0xb
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                 0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_BMSK                             0x400
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_SHFT                               0xa
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_BMSK                           0x200
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_SHFT                             0x9
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_BMSK                              0x100
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_SHFT                                0x8
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                         0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_BMSK                           0x80
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_SHFT                            0x7
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                    0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                     0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_BMSK                            0x40
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_SHFT                             0x6
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_BMSK                               0x20
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_SHFT                                0x5
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                         0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_BMSK                                   0x10
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_SHFT                                    0x4
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_BMSK                          0x8
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_SHFT                          0x3
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                  0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                   0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_BMSK                                  0x4
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_SHFT                                  0x2
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_BMSK                              0x2
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_SHFT                              0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_BMSK                              0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_SHFT                              0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                       0x1

#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_ADDR                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00013024)
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_PHYS                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00013024)
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_OFFS                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00013024)
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_RMSK                                              0x3d942
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_ADDR, HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_IN)
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_MCDMA_AXI_CLK_SLEEP_ENA_BMSK              0x20000
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_MCDMA_AXI_CLK_SLEEP_ENA_SHFT                 0x11
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_MCDMA_AXI_CLK_SLEEP_ENA_DISABLE_FVAL          0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_MCDMA_AXI_CLK_SLEEP_ENA_ENABLE_FVAL           0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_PCIE_AXI_TBU_CLK_SLEEP_ENA_BMSK                   0x10000
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_PCIE_AXI_TBU_CLK_SLEEP_ENA_SHFT                      0x10
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_PCIE_AXI_TBU_CLK_SLEEP_ENA_DISABLE_FVAL               0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_PCIE_AXI_TBU_CLK_SLEEP_ENA_ENABLE_FVAL                0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_USB3_AXI_TBU_CLK_SLEEP_ENA_BMSK                    0x8000
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_USB3_AXI_TBU_CLK_SLEEP_ENA_SHFT                       0xf
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_USB3_AXI_TBU_CLK_SLEEP_ENA_DISABLE_FVAL               0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_USB3_AXI_TBU_CLK_SLEEP_ENA_ENABLE_FVAL                0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_IPA_TBU_CLK_SLEEP_ENA_BMSK                         0x4000
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_IPA_TBU_CLK_SLEEP_ENA_SHFT                            0xe
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_IPA_TBU_CLK_SLEEP_ENA_DISABLE_FVAL                    0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_IPA_TBU_CLK_SLEEP_ENA_ENABLE_FVAL                     0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_SMMU_CFG_CLK_SLEEP_ENA_BMSK                        0x1000
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_SMMU_CFG_CLK_SLEEP_ENA_SHFT                           0xc
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_SMMU_CFG_CLK_SLEEP_ENA_DISABLE_FVAL                   0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_SMMU_CFG_CLK_SLEEP_ENA_ENABLE_FVAL                    0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_PCNOC_TBU_CLK_SLEEP_ENA_BMSK                        0x800
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_PCNOC_TBU_CLK_SLEEP_ENA_SHFT                          0xb
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_PCNOC_TBU_CLK_SLEEP_ENA_DISABLE_FVAL                  0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_PCNOC_TBU_CLK_SLEEP_ENA_ENABLE_FVAL                   0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_SLEEP_ENA_BMSK                   0x100
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_SLEEP_ENA_SHFT                     0x8
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_SLEEP_ENA_DISABLE_FVAL             0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_SLEEP_ENA_ENABLE_FVAL              0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_AXI_CLK_SLEEP_ENA_BMSK                       0x40
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_AXI_CLK_SLEEP_ENA_SHFT                        0x6
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                 0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_APSS_TCU_CLK_SLEEP_ENA_BMSK                           0x2
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_APSS_TCU_CLK_SLEEP_ENA_SHFT                           0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_APSS_TCU_CLK_SLEEP_ENA_DISABLE_FVAL                   0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_APSS_TCU_CLK_SLEEP_ENA_ENABLE_FVAL                    0x1

#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00061000)
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_PHYS                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00061000)
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00061000)
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_RMSK                                                             0xf
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_ADDR, HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_IN)
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_GPLL3_BMSK                                                       0x8
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_GPLL3_SHFT                                                       0x3
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_GPLL3_DISABLE_FVAL                                               0x0
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_GPLL3_ENABLE_FVAL                                                0x1
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_GPLL2_BMSK                                                       0x4
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_GPLL2_SHFT                                                       0x2
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_GPLL2_DISABLE_FVAL                                               0x0
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_GPLL2_ENABLE_FVAL                                                0x1
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_GPLL1_BMSK                                                       0x2
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_GPLL1_SHFT                                                       0x1
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_GPLL1_DISABLE_FVAL                                               0x0
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_GPLL1_ENABLE_FVAL                                                0x1
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_GPLL0_BMSK                                                       0x1
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_GPLL0_SHFT                                                       0x0
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_GPLL0_DISABLE_FVAL                                               0x0
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_GPLL0_ENABLE_FVAL                                                0x1

#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00061004)
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_PHYS                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00061004)
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00061004)
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_RMSK                                                 0x3ffff
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_BMSK                                0x20000
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_SHFT                                   0x11
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_BMSK                        0x10000
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_SHFT                           0x10
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_DISABLE_FVAL                    0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_ENABLE_FVAL                     0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_BMSK                            0x8000
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_SHFT                               0xf
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_BMSK                                 0x4000
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_SHFT                                    0xe
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_BMSK                                 0x2000
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_SHFT                                    0xd
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_BMSK                                  0x1000
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_SHFT                                     0xc
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_DISABLE_FVAL                             0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_ENABLE_FVAL                              0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_ENA_BMSK                          0x800
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_ENA_SHFT                            0xb
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_ENA_DISABLE_FVAL                    0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_ENA_ENABLE_FVAL                     0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_BMSK                                 0x400
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_SHFT                                   0xa
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_BMSK                               0x200
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_SHFT                                 0x9
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_BMSK                                  0x100
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_SHFT                                    0x8
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_BMSK                               0x80
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_SHFT                                0x7
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_ENABLE_FVAL                         0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_BMSK                                0x40
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_SHFT                                 0x6
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_BMSK                                   0x20
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_SHFT                                    0x5
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_BMSK                                       0x10
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_SHFT                                        0x4
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_DISABLE_FVAL                                0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_ENABLE_FVAL                                 0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_BMSK                              0x8
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_SHFT                              0x3
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_BMSK                                      0x4
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_SHFT                                      0x2
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_DISABLE_FVAL                              0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_ENABLE_FVAL                               0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_BMSK                                  0x2
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_SHFT                                  0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_BMSK                                  0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_SHFT                                  0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_ENABLE_FVAL                           0x1

#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_ADDR                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0006100c)
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_PHYS                                         (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0006100c)
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_OFFS                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0006100c)
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_RMSK                                            0x3d942
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_MCDMA_AXI_CLK_ENA_BMSK                  0x20000
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_MCDMA_AXI_CLK_ENA_SHFT                     0x11
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_MCDMA_AXI_CLK_ENA_DISABLE_FVAL              0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_MCDMA_AXI_CLK_ENA_ENABLE_FVAL               0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_PCIE_AXI_TBU_CLK_ENA_BMSK                       0x10000
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_PCIE_AXI_TBU_CLK_ENA_SHFT                          0x10
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_PCIE_AXI_TBU_CLK_ENA_DISABLE_FVAL                   0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_PCIE_AXI_TBU_CLK_ENA_ENABLE_FVAL                    0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_USB3_AXI_TBU_CLK_ENA_BMSK                        0x8000
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_USB3_AXI_TBU_CLK_ENA_SHFT                           0xf
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_USB3_AXI_TBU_CLK_ENA_DISABLE_FVAL                   0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_USB3_AXI_TBU_CLK_ENA_ENABLE_FVAL                    0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_IPA_TBU_CLK_ENA_BMSK                             0x4000
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_IPA_TBU_CLK_ENA_SHFT                                0xe
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_IPA_TBU_CLK_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_IPA_TBU_CLK_ENA_ENABLE_FVAL                         0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_SMMU_CFG_CLK_ENA_BMSK                            0x1000
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_SMMU_CFG_CLK_ENA_SHFT                               0xc
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_SMMU_CFG_CLK_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_SMMU_CFG_CLK_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_PCNOC_TBU_CLK_ENA_BMSK                            0x800
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_PCNOC_TBU_CLK_ENA_SHFT                              0xb
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_PCNOC_TBU_CLK_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_PCNOC_TBU_CLK_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_ENA_BMSK                       0x100
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_ENA_SHFT                         0x8
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_ENA_DISABLE_FVAL                 0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_ENA_ENABLE_FVAL                  0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_AXI_CLK_ENA_BMSK                           0x40
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_AXI_CLK_ENA_SHFT                            0x6
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_AXI_CLK_ENA_DISABLE_FVAL                    0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_AXI_CLK_ENA_ENABLE_FVAL                     0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_APSS_TCU_CLK_ENA_BMSK                               0x2
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_APSS_TCU_CLK_ENA_SHFT                               0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_APSS_TCU_CLK_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_APSS_TCU_CLK_ENA_ENABLE_FVAL                        0x1

#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00061008)
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_PHYS                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00061008)
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00061008)
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_RMSK                                                  0x3ffff
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_ADDR, HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_IN)
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_BMSK                           0x20000
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_SHFT                              0x11
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_SLEEP_ENA_BMSK                   0x10000
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_SLEEP_ENA_SHFT                      0x10
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_SLEEP_ENA_DISABLE_FVAL               0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_BMSK                       0x8000
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_SHFT                          0xf
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                  0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                   0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_BMSK                            0x4000
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_SHFT                               0xe
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_BMSK                            0x2000
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_SHFT                               0xd
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_BMSK                             0x1000
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_SHFT                                0xc
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                         0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_BMSK                     0x800
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_SHFT                       0xb
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_DISABLE_FVAL               0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_BMSK                            0x400
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_SHFT                              0xa
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_BMSK                          0x200
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_SHFT                            0x9
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_DISABLE_FVAL                    0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_ENABLE_FVAL                     0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_BMSK                             0x100
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_SHFT                               0x8
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_BMSK                          0x80
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_SHFT                           0x7
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                   0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                    0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_BMSK                           0x40
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_SHFT                            0x6
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                    0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                     0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_BMSK                              0x20
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_SHFT                               0x5
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_BMSK                                  0x10
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_SHFT                                   0x4
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_BMSK                         0x8
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_SHFT                         0x3
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                 0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                  0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_BMSK                                 0x4
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_SHFT                                 0x2
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_BMSK                             0x2
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_SHFT                             0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_BMSK                             0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_SHFT                             0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                      0x1

#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_ADDR                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00061010)
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_PHYS                                          (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00061010)
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_OFFS                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00061010)
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_RMSK                                             0x3d942
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_ADDR, HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_IN)
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_MCDMA_AXI_CLK_SLEEP_ENA_BMSK             0x20000
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_MCDMA_AXI_CLK_SLEEP_ENA_SHFT                0x11
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_MCDMA_AXI_CLK_SLEEP_ENA_DISABLE_FVAL         0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_MCDMA_AXI_CLK_SLEEP_ENA_ENABLE_FVAL          0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_PCIE_AXI_TBU_CLK_SLEEP_ENA_BMSK                  0x10000
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_PCIE_AXI_TBU_CLK_SLEEP_ENA_SHFT                     0x10
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_PCIE_AXI_TBU_CLK_SLEEP_ENA_DISABLE_FVAL              0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_PCIE_AXI_TBU_CLK_SLEEP_ENA_ENABLE_FVAL               0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_USB3_AXI_TBU_CLK_SLEEP_ENA_BMSK                   0x8000
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_USB3_AXI_TBU_CLK_SLEEP_ENA_SHFT                      0xf
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_USB3_AXI_TBU_CLK_SLEEP_ENA_DISABLE_FVAL              0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_USB3_AXI_TBU_CLK_SLEEP_ENA_ENABLE_FVAL               0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_IPA_TBU_CLK_SLEEP_ENA_BMSK                        0x4000
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_IPA_TBU_CLK_SLEEP_ENA_SHFT                           0xe
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_IPA_TBU_CLK_SLEEP_ENA_DISABLE_FVAL                   0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_IPA_TBU_CLK_SLEEP_ENA_ENABLE_FVAL                    0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_SMMU_CFG_CLK_SLEEP_ENA_BMSK                       0x1000
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_SMMU_CFG_CLK_SLEEP_ENA_SHFT                          0xc
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_SMMU_CFG_CLK_SLEEP_ENA_DISABLE_FVAL                  0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_SMMU_CFG_CLK_SLEEP_ENA_ENABLE_FVAL                   0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_PCNOC_TBU_CLK_SLEEP_ENA_BMSK                       0x800
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_PCNOC_TBU_CLK_SLEEP_ENA_SHFT                         0xb
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_PCNOC_TBU_CLK_SLEEP_ENA_DISABLE_FVAL                 0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_PCNOC_TBU_CLK_SLEEP_ENA_ENABLE_FVAL                  0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_SLEEP_ENA_BMSK                  0x100
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_SLEEP_ENA_SHFT                    0x8
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_SLEEP_ENA_DISABLE_FVAL            0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_SLEEP_ENA_ENABLE_FVAL             0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_AXI_CLK_SLEEP_ENA_BMSK                      0x40
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_AXI_CLK_SLEEP_ENA_SHFT                       0x6
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_AXI_CLK_SLEEP_ENA_DISABLE_FVAL               0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_APSS_TCU_CLK_SLEEP_ENA_BMSK                          0x2
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_APSS_TCU_CLK_SLEEP_ENA_SHFT                          0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_APSS_TCU_CLK_SLEEP_ENA_DISABLE_FVAL                  0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_APSS_TCU_CLK_SLEEP_ENA_ENABLE_FVAL                   0x1

#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0001b000)
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001b000)
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001b000)
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_RMSK                                                               0xf
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_ADDR, HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_RMSK)
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_ADDR, m)
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_ADDR,v)
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_ADDR,m,v,HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_IN)
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL3_BMSK                                                         0x8
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL3_SHFT                                                         0x3
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL3_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL3_ENABLE_FVAL                                                  0x1
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL2_BMSK                                                         0x4
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL2_SHFT                                                         0x2
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL2_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL2_ENABLE_FVAL                                                  0x1
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL1_BMSK                                                         0x2
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL1_SHFT                                                         0x1
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL1_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL1_ENABLE_FVAL                                                  0x1
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL0_BMSK                                                         0x1
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL0_SHFT                                                         0x0
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL0_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL0_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0001b004)
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_PHYS                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001b004)
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001b004)
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_RMSK                                                   0x3ffff
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_BMSK                                  0x20000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_SHFT                                     0x11
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_DISABLE_FVAL                              0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_ENABLE_FVAL                               0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_BMSK                          0x10000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_SHFT                             0x10
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_BMSK                              0x8000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_SHFT                                 0xf
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_BMSK                                   0x4000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_SHFT                                      0xe
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_DISABLE_FVAL                              0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_ENABLE_FVAL                               0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_BMSK                                   0x2000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_SHFT                                      0xd
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_DISABLE_FVAL                              0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_ENABLE_FVAL                               0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_BMSK                                    0x1000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_SHFT                                       0xc
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_DISABLE_FVAL                               0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_ENABLE_FVAL                                0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_ENA_BMSK                            0x800
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_ENA_SHFT                              0xb
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_BMSK                                   0x400
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_SHFT                                     0xa
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_DISABLE_FVAL                             0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_ENABLE_FVAL                              0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_BMSK                                 0x200
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_SHFT                                   0x9
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_BMSK                                    0x100
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_SHFT                                      0x8
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_DISABLE_FVAL                              0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_ENABLE_FVAL                               0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_BMSK                                 0x80
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_SHFT                                  0x7
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_BMSK                                  0x40
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_SHFT                                   0x6
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_BMSK                                     0x20
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_SHFT                                      0x5
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_DISABLE_FVAL                              0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_ENABLE_FVAL                               0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_BMSK                                         0x10
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_SHFT                                          0x4
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_DISABLE_FVAL                                  0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_ENABLE_FVAL                                   0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_BMSK                                0x8
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_SHFT                                0x3
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_ENABLE_FVAL                         0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_BMSK                                        0x4
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_SHFT                                        0x2
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_DISABLE_FVAL                                0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_ENABLE_FVAL                                 0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_BMSK                                    0x2
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_SHFT                                    0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_BMSK                                    0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_SHFT                                    0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_ENABLE_FVAL                             0x1

#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0001b008)
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_PHYS                                                 (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001b008)
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001b008)
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_RMSK                                                    0x3ffff
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_ADDR, HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_RMSK)
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_ADDR, m)
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_ADDR,v)
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_ADDR,m,v,HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_IN)
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_BMSK                             0x20000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_SHFT                                0x11
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_SLEEP_ENA_BMSK                     0x10000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_SLEEP_ENA_SHFT                        0x10
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                 0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                  0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_BMSK                         0x8000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_SHFT                            0xf
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                    0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                     0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_BMSK                              0x4000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_SHFT                                 0xe
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_BMSK                              0x2000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_SHFT                                 0xd
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_BMSK                               0x1000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_SHFT                                  0xc
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_BMSK                       0x800
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_SHFT                         0xb
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                 0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                  0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_BMSK                              0x400
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_SHFT                                0xa
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                         0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_BMSK                            0x200
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_SHFT                              0x9
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_BMSK                               0x100
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_SHFT                                 0x8
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_BMSK                            0x80
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_SHFT                             0x7
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_BMSK                             0x40
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_SHFT                              0x6
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_BMSK                                0x20
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_SHFT                                 0x5
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_BMSK                                    0x10
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_SHFT                                     0x4
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_DISABLE_FVAL                             0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_ENABLE_FVAL                              0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_BMSK                           0x8
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_SHFT                           0x3
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                   0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                    0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_BMSK                                   0x4
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_SHFT                                   0x2
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_BMSK                               0x2
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_SHFT                               0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_BMSK                               0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_SHFT                               0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                        0x1

#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00000000)
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_PHYS                                                         (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000000)
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000000)
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_RMSK                                                                0xf
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_SPARE_GPLL_ENA_VOTE_ADDR, HWIO_GCC_SPARE_GPLL_ENA_VOTE_RMSK)
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_SPARE_GPLL_ENA_VOTE_ADDR, m)
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_SPARE_GPLL_ENA_VOTE_ADDR,v)
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPARE_GPLL_ENA_VOTE_ADDR,m,v,HWIO_GCC_SPARE_GPLL_ENA_VOTE_IN)
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL3_BMSK                                                          0x8
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL3_SHFT                                                          0x3
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL3_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL3_ENABLE_FVAL                                                   0x1
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL2_BMSK                                                          0x4
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL2_SHFT                                                          0x2
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL2_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL2_ENABLE_FVAL                                                   0x1
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL1_BMSK                                                          0x2
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL1_SHFT                                                          0x1
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL1_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL1_ENABLE_FVAL                                                   0x1
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL0_BMSK                                                          0x1
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL0_SHFT                                                          0x0
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL0_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL0_ENABLE_FVAL                                                   0x1

#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00000004)
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_PHYS                                                 (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000004)
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000004)
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_RMSK                                                    0x3ffff
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_BMSK                                   0x20000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_SHFT                                      0x11
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_DISABLE_FVAL                               0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_ENABLE_FVAL                                0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_BMSK                           0x10000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_SHFT                              0x10
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_BMSK                               0x8000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_SHFT                                  0xf
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_BMSK                                    0x4000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_SHFT                                       0xe
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_DISABLE_FVAL                               0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_ENABLE_FVAL                                0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_BMSK                                    0x2000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_SHFT                                       0xd
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_DISABLE_FVAL                               0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_ENABLE_FVAL                                0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_BMSK                                     0x1000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_SHFT                                        0xc
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_DISABLE_FVAL                                0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_ENABLE_FVAL                                 0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_ENA_BMSK                             0x800
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_ENA_SHFT                               0xb
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_BMSK                                    0x400
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_SHFT                                      0xa
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_DISABLE_FVAL                              0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_ENABLE_FVAL                               0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_BMSK                                  0x200
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_SHFT                                    0x9
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_BMSK                                     0x100
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_SHFT                                       0x8
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_DISABLE_FVAL                               0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_ENABLE_FVAL                                0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_BMSK                                  0x80
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_SHFT                                   0x7
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_BMSK                                   0x40
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_SHFT                                    0x6
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_BMSK                                      0x20
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_SHFT                                       0x5
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_DISABLE_FVAL                               0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_ENABLE_FVAL                                0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_BMSK                                          0x10
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_SHFT                                           0x4
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_DISABLE_FVAL                                   0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_ENABLE_FVAL                                    0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_BMSK                                 0x8
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_SHFT                                 0x3
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_BMSK                                         0x4
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_SHFT                                         0x2
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_DISABLE_FVAL                                 0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_ENABLE_FVAL                                  0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_BMSK                                     0x2
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_SHFT                                     0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_DISABLE_FVAL                             0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_ENABLE_FVAL                              0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_BMSK                                     0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_SHFT                                     0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_DISABLE_FVAL                             0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_ENABLE_FVAL                              0x1

#define HWIO_GCC_MSS_RESTART_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00010000)
#define HWIO_GCC_MSS_RESTART_PHYS                                                                 (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00010000)
#define HWIO_GCC_MSS_RESTART_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00010000)
#define HWIO_GCC_MSS_RESTART_RMSK                                                                        0x1
#define HWIO_GCC_MSS_RESTART_IN          \
        in_dword_masked(HWIO_GCC_MSS_RESTART_ADDR, HWIO_GCC_MSS_RESTART_RMSK)
#define HWIO_GCC_MSS_RESTART_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_RESTART_ADDR, m)
#define HWIO_GCC_MSS_RESTART_OUT(v)      \
        out_dword(HWIO_GCC_MSS_RESTART_ADDR,v)
#define HWIO_GCC_MSS_RESTART_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_RESTART_ADDR,m,v,HWIO_GCC_MSS_RESTART_IN)
#define HWIO_GCC_MSS_RESTART_MSS_RESTART_BMSK                                                            0x1
#define HWIO_GCC_MSS_RESTART_MSS_RESTART_SHFT                                                            0x0
#define HWIO_GCC_MSS_RESTART_MSS_RESTART_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_MSS_RESTART_MSS_RESTART_ENABLE_FVAL                                                     0x1

#define HWIO_GCC_RESET_DEBUG_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00014000)
#define HWIO_GCC_RESET_DEBUG_PHYS                                                                 (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00014000)
#define HWIO_GCC_RESET_DEBUG_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00014000)
#define HWIO_GCC_RESET_DEBUG_RMSK                                                                   0xffffff
#define HWIO_GCC_RESET_DEBUG_IN          \
        in_dword_masked(HWIO_GCC_RESET_DEBUG_ADDR, HWIO_GCC_RESET_DEBUG_RMSK)
#define HWIO_GCC_RESET_DEBUG_INM(m)      \
        in_dword_masked(HWIO_GCC_RESET_DEBUG_ADDR, m)
#define HWIO_GCC_RESET_DEBUG_OUT(v)      \
        out_dword(HWIO_GCC_RESET_DEBUG_ADDR,v)
#define HWIO_GCC_RESET_DEBUG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RESET_DEBUG_ADDR,m,v,HWIO_GCC_RESET_DEBUG_IN)
#define HWIO_GCC_RESET_DEBUG_MSFT_DBG_RQST_BMSK                                                     0x800000
#define HWIO_GCC_RESET_DEBUG_MSFT_DBG_RQST_SHFT                                                         0x17
#define HWIO_GCC_RESET_DEBUG_MSFT_DBG_RQST_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_RESET_DEBUG_MSFT_DBG_RQST_ENABLE_FVAL                                                   0x1
#define HWIO_GCC_RESET_DEBUG_BLOCK_RESIN_BMSK                                                       0x400000
#define HWIO_GCC_RESET_DEBUG_BLOCK_RESIN_SHFT                                                           0x16
#define HWIO_GCC_RESET_DEBUG_BLOCK_RESIN_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_RESET_DEBUG_BLOCK_RESIN_ENABLE_FVAL                                                     0x1
#define HWIO_GCC_RESET_DEBUG_RESET_ACCESS_FIRST_PASS_BMSK                                           0x200000
#define HWIO_GCC_RESET_DEBUG_RESET_ACCESS_FIRST_PASS_SHFT                                               0x15
#define HWIO_GCC_RESET_DEBUG_RESET_ACCESS_FIRST_PASS_DISABLE_FVAL                                        0x0
#define HWIO_GCC_RESET_DEBUG_RESET_ACCESS_FIRST_PASS_ENABLE_FVAL                                         0x1
#define HWIO_GCC_RESET_DEBUG_RESET_DEBUG_FIRST_PASS_BMSK                                            0x100000
#define HWIO_GCC_RESET_DEBUG_RESET_DEBUG_FIRST_PASS_SHFT                                                0x14
#define HWIO_GCC_RESET_DEBUG_RESET_DEBUG_FIRST_PASS_DISABLE_FVAL                                         0x0
#define HWIO_GCC_RESET_DEBUG_RESET_DEBUG_FIRST_PASS_ENABLE_FVAL                                          0x1
#define HWIO_GCC_RESET_DEBUG_MSM_TSENSE_RESET_DEBUG_EN_BMSK                                          0x80000
#define HWIO_GCC_RESET_DEBUG_MSM_TSENSE_RESET_DEBUG_EN_SHFT                                             0x13
#define HWIO_GCC_RESET_DEBUG_MSM_TSENSE_RESET_DEBUG_EN_DISABLE_FVAL                                      0x0
#define HWIO_GCC_RESET_DEBUG_MSM_TSENSE_RESET_DEBUG_EN_ENABLE_FVAL                                       0x1
#define HWIO_GCC_RESET_DEBUG_PMIC_ABNORMAL_RESET_DEBUG_EN_BMSK                                       0x40000
#define HWIO_GCC_RESET_DEBUG_PMIC_ABNORMAL_RESET_DEBUG_EN_SHFT                                          0x12
#define HWIO_GCC_RESET_DEBUG_PMIC_ABNORMAL_RESET_DEBUG_EN_DISABLE_FVAL                                   0x0
#define HWIO_GCC_RESET_DEBUG_PMIC_ABNORMAL_RESET_DEBUG_EN_ENABLE_FVAL                                    0x1
#define HWIO_GCC_RESET_DEBUG_SECURE_WDOG_DEBUG_EN_BMSK                                               0x20000
#define HWIO_GCC_RESET_DEBUG_SECURE_WDOG_DEBUG_EN_SHFT                                                  0x11
#define HWIO_GCC_RESET_DEBUG_SECURE_WDOG_DEBUG_EN_DISABLE_FVAL                                           0x0
#define HWIO_GCC_RESET_DEBUG_SECURE_WDOG_DEBUG_EN_ENABLE_FVAL                                            0x1
#define HWIO_GCC_RESET_DEBUG_PROC_HALT_EN_BMSK                                                       0x10000
#define HWIO_GCC_RESET_DEBUG_PROC_HALT_EN_SHFT                                                          0x10
#define HWIO_GCC_RESET_DEBUG_PROC_HALT_EN_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_RESET_DEBUG_PROC_HALT_EN_ENABLE_FVAL                                                    0x1
#define HWIO_GCC_RESET_DEBUG_SRST_V1_MODE_BMSK                                                        0x8000
#define HWIO_GCC_RESET_DEBUG_SRST_V1_MODE_SHFT                                                           0xf
#define HWIO_GCC_RESET_DEBUG_SRST_V1_MODE_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_RESET_DEBUG_SRST_V1_MODE_ENABLE_FVAL                                                    0x1
#define HWIO_GCC_RESET_DEBUG_PRE_ARES_DEBUG_TIMER_VAL_BMSK                                            0x7fff
#define HWIO_GCC_RESET_DEBUG_PRE_ARES_DEBUG_TIMER_VAL_SHFT                                               0x0

#define HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00015000)
#define HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00015000)
#define HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00015000)
#define HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_RMSK                                                           0xffff
#define HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_IN          \
        in_dword_masked(HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_ADDR, HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_RMSK)
#define HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_INM(m)      \
        in_dword_masked(HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_ADDR, m)
#define HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_OUT(v)      \
        out_dword(HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_ADDR,v)
#define HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_ADDR,m,v,HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_IN)
#define HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_FLUSH_ETR_DEBUG_TIMER_VAL_BMSK                                 0xffff
#define HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_FLUSH_ETR_DEBUG_TIMER_VAL_SHFT                                    0x0

#define HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00015004)
#define HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00015004)
#define HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00015004)
#define HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_RMSK                                                    0xffffffff
#define HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_IN          \
        in_dword_masked(HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_ADDR, HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_RMSK)
#define HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_INM(m)      \
        in_dword_masked(HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_ADDR, m)
#define HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_OUT(v)      \
        out_dword(HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_ADDR,v)
#define HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_ADDR,m,v,HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_IN)
#define HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_RESERVE_BITS31_16_BMSK                                  0xffff0000
#define HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_RESERVE_BITS31_16_SHFT                                        0x10
#define HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_STOP_CAPTURE_DEBUG_TIMER_VAL_BMSK                           0xffff
#define HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_STOP_CAPTURE_DEBUG_TIMER_VAL_SHFT                              0x0

#define HWIO_GCC_RESET_STATUS_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00015008)
#define HWIO_GCC_RESET_STATUS_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00015008)
#define HWIO_GCC_RESET_STATUS_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00015008)
#define HWIO_GCC_RESET_STATUS_RMSK                                                                      0x3f
#define HWIO_GCC_RESET_STATUS_IN          \
        in_dword_masked(HWIO_GCC_RESET_STATUS_ADDR, HWIO_GCC_RESET_STATUS_RMSK)
#define HWIO_GCC_RESET_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_RESET_STATUS_ADDR, m)
#define HWIO_GCC_RESET_STATUS_OUT(v)      \
        out_dword(HWIO_GCC_RESET_STATUS_ADDR,v)
#define HWIO_GCC_RESET_STATUS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RESET_STATUS_ADDR,m,v,HWIO_GCC_RESET_STATUS_IN)
#define HWIO_GCC_RESET_STATUS_SECURE_WDOG_EXPIRE_STATUS_BMSK                                            0x20
#define HWIO_GCC_RESET_STATUS_SECURE_WDOG_EXPIRE_STATUS_SHFT                                             0x5
#define HWIO_GCC_RESET_STATUS_PMIC_ABNORMAL_RESIN_STATUS_BMSK                                           0x10
#define HWIO_GCC_RESET_STATUS_PMIC_ABNORMAL_RESIN_STATUS_SHFT                                            0x4
#define HWIO_GCC_RESET_STATUS_TSENSE_RESET_STATUS_BMSK                                                   0x8
#define HWIO_GCC_RESET_STATUS_TSENSE_RESET_STATUS_SHFT                                                   0x3
#define HWIO_GCC_RESET_STATUS_SRST_STATUS_BMSK                                                           0x4
#define HWIO_GCC_RESET_STATUS_SRST_STATUS_SHFT                                                           0x2
#define HWIO_GCC_RESET_STATUS_DEBUG_RESET_STATUS_BMSK                                                    0x3
#define HWIO_GCC_RESET_STATUS_DEBUG_RESET_STATUS_SHFT                                                    0x0

#define HWIO_GCC_SW_SRST_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0001500c)
#define HWIO_GCC_SW_SRST_PHYS                                                                     (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001500c)
#define HWIO_GCC_SW_SRST_OFFS                                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001500c)
#define HWIO_GCC_SW_SRST_RMSK                                                                            0x1
#define HWIO_GCC_SW_SRST_IN          \
        in_dword_masked(HWIO_GCC_SW_SRST_ADDR, HWIO_GCC_SW_SRST_RMSK)
#define HWIO_GCC_SW_SRST_INM(m)      \
        in_dword_masked(HWIO_GCC_SW_SRST_ADDR, m)
#define HWIO_GCC_SW_SRST_OUT(v)      \
        out_dword(HWIO_GCC_SW_SRST_ADDR,v)
#define HWIO_GCC_SW_SRST_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SW_SRST_ADDR,m,v,HWIO_GCC_SW_SRST_IN)
#define HWIO_GCC_SW_SRST_SW_SRST_BMSK                                                                    0x1
#define HWIO_GCC_SW_SRST_SW_SRST_SHFT                                                                    0x0
#define HWIO_GCC_SW_SRST_SW_SRST_DISABLE_FVAL                                                            0x0
#define HWIO_GCC_SW_SRST_SW_SRST_ENABLE_FVAL                                                             0x1

#define HWIO_GCC_PROC_HALT_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0001301c)
#define HWIO_GCC_PROC_HALT_PHYS                                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001301c)
#define HWIO_GCC_PROC_HALT_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001301c)
#define HWIO_GCC_PROC_HALT_RMSK                                                                          0x1
#define HWIO_GCC_PROC_HALT_IN          \
        in_dword_masked(HWIO_GCC_PROC_HALT_ADDR, HWIO_GCC_PROC_HALT_RMSK)
#define HWIO_GCC_PROC_HALT_INM(m)      \
        in_dword_masked(HWIO_GCC_PROC_HALT_ADDR, m)
#define HWIO_GCC_PROC_HALT_OUT(v)      \
        out_dword(HWIO_GCC_PROC_HALT_ADDR,v)
#define HWIO_GCC_PROC_HALT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PROC_HALT_ADDR,m,v,HWIO_GCC_PROC_HALT_IN)
#define HWIO_GCC_PROC_HALT_PROC_HALT_BMSK                                                                0x1
#define HWIO_GCC_PROC_HALT_PROC_HALT_SHFT                                                                0x0
#define HWIO_GCC_PROC_HALT_PROC_HALT_NOT_HALT_FVAL                                                       0x0
#define HWIO_GCC_PROC_HALT_PROC_HALT_HALT_FVAL                                                           0x1

#define HWIO_GCC_GCC_DEBUG_CLK_CTL_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00074000)
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00074000)
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00074000)
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_RMSK                                                           0xffc1f3ff
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_IN          \
        in_dword_masked(HWIO_GCC_GCC_DEBUG_CLK_CTL_ADDR, HWIO_GCC_GCC_DEBUG_CLK_CTL_RMSK)
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_DEBUG_CLK_CTL_ADDR, m)
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GCC_DEBUG_CLK_CTL_ADDR,v)
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_DEBUG_CLK_CTL_ADDR,m,v,HWIO_GCC_GCC_DEBUG_CLK_CTL_IN)
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_RESETN_MUX_SEL_BMSK                                            0xe0000000
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_RESETN_MUX_SEL_SHFT                                                  0x1d
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_RESETN_MUX_SEL_PLL0_RESET_N_TEST_FVAL                                 0x0
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_RESETN_MUX_SEL_PLL1_RESET_N_TEST_FVAL                                 0x1
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_RESETN_MUX_SEL_PLL2_RESET_N_TEST_FVAL                                 0x2
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_RESETN_MUX_SEL_PLL3_RESET_N_TEST_FVAL                                 0x3
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_BYPASSNL_MUX_SEL_BMSK                                          0x1c000000
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_BYPASSNL_MUX_SEL_SHFT                                                0x1a
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_BYPASSNL_MUX_SEL_PLL0_BYPASSNL_TEST_FVAL                              0x0
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_BYPASSNL_MUX_SEL_PLL1_BYPASSNL_TEST_FVAL                              0x1
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_BYPASSNL_MUX_SEL_PLL2_BYPASSNL_TEST_FVAL                              0x2
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_BYPASSNL_MUX_SEL_PLL3_BYPASSNL_TEST_FVAL                              0x3
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_PLL_DEBUG_BUS_STATUS_SEL_BMSK                                   0x3800000
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_PLL_DEBUG_BUS_STATUS_SEL_SHFT                                        0x17
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_PLL_DEBUG_BUS_STATUS_SEL_PLL0_STATUS_FVAL                             0x0
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_PLL_DEBUG_BUS_STATUS_SEL_PLL1_STATUS_FVAL                             0x1
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_PLL_DEBUG_BUS_STATUS_SEL_PLL2_STATUS_FVAL                             0x2
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_PLL_DEBUG_BUS_STATUS_SEL_PLL3_STATUS_FVAL                             0x3
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_GCC_DEBUG_BUS_ENABLE_BMSK                                        0x400000
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_GCC_DEBUG_BUS_ENABLE_SHFT                                            0x16
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_GCC_DEBUG_BUS_ENABLE_DISABLE_FVAL                                     0x0
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_GCC_DEBUG_BUS_ENABLE_ENABLE_FVAL                                      0x1
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_CLK_ENABLE_BMSK                                                   0x10000
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_CLK_ENABLE_SHFT                                                      0x10
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_CLK_ENABLE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_CLK_ENABLE_ENABLE_FVAL                                                0x1
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_BMSK                                                      0xf000
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_SHFT                                                         0xc
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV1_FVAL                                                    0x0
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV2_FVAL                                                    0x1
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV3_FVAL                                                    0x2
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV4_FVAL                                                    0x3
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV5_FVAL                                                    0x4
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV6_FVAL                                                    0x5
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV7_FVAL                                                    0x6
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV8_FVAL                                                    0x7
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV9_FVAL                                                    0x8
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV10_FVAL                                                   0x9
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV11_FVAL                                                   0xa
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV12_FVAL                                                   0xb
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV13_FVAL                                                   0xc
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV14_FVAL                                                   0xd
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV15_FVAL                                                   0xe
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV16_FVAL                                                   0xf
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_BMSK                                                        0x3ff
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_SHFT                                                          0x0
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SYS_NOC_AXI_CLK_FVAL                                      0x0
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SYS_NOC_USB3_AXI_CLK_FVAL                                 0x1
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SYS_NOC_QDSS_STM_AXI_CLK_FVAL                             0x2
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SYS_NOC_APSS_AHB_CLK_FVAL                                 0x3
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SNOC_PCNOC_AHB_CLK_FVAL                                   0x4
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SYS_NOC_CATS_CLK_FVAL                                     0x5
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SYS_NOC_AT_CLK_FVAL                                       0x6
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SYS_NOC_IPA_AXI_CLK_FVAL                                  0x7
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_AHB_CLK_FVAL                                        0x8
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_DDR_CFG_CLK_FVAL                                    0x9
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_RPM_AHB_CLK_FVAL                                    0xa
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_TIC_CLK_FVAL                                        0xb
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_AT_CLK_FVAL                                         0xc
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_GP1_CLK_FVAL                                             0x10
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_GP2_CLK_FVAL                                             0x11
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_GP3_CLK_FVAL                                             0x12
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_NOC_CONF_XPU_AHB_CLK_FVAL                                0x18
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_IMEM_AXI_CLK_FVAL                                        0x20
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_IMEM_CFG_AHB_CLK_FVAL                                    0x21
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_MSS_CFG_AHB_CLK_FVAL                                     0x30
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_MSS_Q6_BIMC_AXI_CLK_FVAL                                 0x31
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_MSS_GCC_DBG_CLK_FVAL                                         0x32
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_MSS_MCDMA_BIMC_CLK_SRC_FVAL                              0x34
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_RPM_CFG_XPU_CLK_FVAL                                     0x38
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_QDSS_DAP_AHB_CLK_FVAL                                    0x40
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_QDSS_CFG_AHB_CLK_FVAL                                    0x41
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_QDSS_AT_CLK_FVAL                                         0x42
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_QDSS_ETR_USB_CLK_FVAL                                    0x43
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_QDSS_STM_CLK_FVAL                                        0x44
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_QDSS_TRACECLKIN_CLK_FVAL                                 0x45
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_QDSS_TSCTR_DIV2_CLK_FVAL                                 0x46
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_QDSS_TSCTR_DIV3_CLK_FVAL                                 0x48
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_QDSS_DAP_CLK_FVAL                                        0x49
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_QDSS_TSCTR_DIV4_CLK_FVAL                                 0x4a
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_QDSS_TSCTR_DIV8_CLK_FVAL                                 0x4b
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_QDSS_TSCTR_DIV16_CLK_FVAL                                0x4c
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_APSS_TCU_CLK_FVAL                                        0x50
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_MSS_TBU_AXI_CLK_FVAL                                     0x55
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_MSS_TBU_Q6_AXI_CLK_FVAL                                  0x57
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SMMU_XPU_CLK_FVAL                                        0x59
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SMMU_CFG_CLK_FVAL                                        0x5b
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_TBU_CLK_FVAL                                       0x5d
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SMMU_CATS64_CLK_FVAL                                     0x5f
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SDCC1_APPS_CLK_FVAL                                      0x68
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SDCC1_AHB_CLK_FVAL                                       0x69
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_AHB_CLK_FVAL                                       0x88
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_SLEEP_CLK_FVAL                                     0x89
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_QUP1_SPI_APPS_CLK_FVAL                             0x8a
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_QUP1_I2C_APPS_CLK_FVAL                             0x8b
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_UART1_APPS_CLK_FVAL                                0x8c
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_UART1_SIM_CLK_FVAL                                 0x8d
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_QUP2_SPI_APPS_CLK_FVAL                             0x8e
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_QUP2_I2C_APPS_CLK_FVAL                             0x90
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_UART2_APPS_CLK_FVAL                                0x91
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_UART2_SIM_CLK_FVAL                                 0x92
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_QUP3_SPI_APPS_CLK_FVAL                             0x93
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_QUP3_I2C_APPS_CLK_FVAL                             0x94
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_UART3_APPS_CLK_FVAL                                0x95
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_UART3_SIM_CLK_FVAL                                 0x96
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_QUP4_SPI_APPS_CLK_FVAL                             0x98
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_QUP4_I2C_APPS_CLK_FVAL                             0x99
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_UART4_APPS_CLK_FVAL                                0x9a
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_UART4_SIM_CLK_FVAL                                 0x9b
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PRNG_XPU_CFG_AHB_CLK_FVAL                                0xc8
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_MPU_CFG_AHB_CLK_FVAL                               0xc9
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PDM_AHB_CLK_FVAL                                         0xd0
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PDM_XO4_CLK_FVAL                                         0xd1
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PDM2_CLK_FVAL                                            0xd2
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PRNG_AHB_CLK_FVAL                                        0xd8
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_TCSR_AHB_CLK_FVAL                                        0xf0
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BOOT_ROM_AHB_CLK_FVAL                                    0xf8
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_MSG_RAM_AHB_CLK_FVAL                                    0x100
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_TLMM_AHB_CLK_FVAL                                       0x108
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_TLMM_CLK_FVAL                                           0x109
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_MPM_AHB_CLK_FVAL                                        0x110
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_RPM_PROC_FCLK_FVAL                                      0x118
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_RPM_PROC_HCLK_FVAL                                      0x119
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_RPM_BUS_AHB_CLK_FVAL                                    0x11a
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_RPM_SLEEP_CLK_FVAL                                      0x11b
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_RPM_TIMER_CLK_FVAL                                      0x11c
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SEC_CTRL_ACC_CLK_FVAL                                   0x120
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SEC_CTRL_AHB_CLK_FVAL                                   0x121
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SEC_CTRL_CLK_FVAL                                       0x122
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SEC_CTRL_SENSE_CLK_FVAL                                 0x123
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SEC_CTRL_BOOT_ROM_PATCH_CLK_FVAL                        0x124
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SPMI_SER_CLK_FVAL                                       0x128
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SPMI_PCNOC_AHB_CLK_FVAL                                 0x129
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SPMI_AHB_CLK_FVAL                                       0x12a
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SPDM_CFG_AHB_CLK_FVAL                                   0x130
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SPDM_MSTR_AHB_CLK_FVAL                                  0x131
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SPDM_FF_CLK_FVAL                                        0x132
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SPDM_BIMC_CY_CLK_FVAL                                   0x133
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SPDM_SNOC_CY_CLK_FVAL                                   0x134
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SPDM_PCNOC_CY_CLK_FVAL                                  0x135
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SPDM_RPM_CY_CLK_FVAL                                    0x136
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CRYPTO_CLK_FVAL                                         0x138
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CRYPTO_AXI_CLK_FVAL                                     0x139
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CRYPTO_AHB_CLK_FVAL                                     0x13a
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_AHB_CLK_FVAL                                            0x148
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_XO_CLK_FVAL                                             0x149
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_XO_DIV4_CLK_FVAL                                        0x14a
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_IM_SLEEP_CLK_FVAL                                       0x14b
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BIMC_XO_CLK_FVAL                                        0x150
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BIMC_CFG_AHB_CLK_FVAL                                   0x151
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BIMC_SLEEP_CLK_FVAL                                     0x152
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BIMC_SYSNOC_AXI_CLK_FVAL                                0x153
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BIMC_CLK_FVAL                                           0x154
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BIMC_APSS_AXI_CLK_FVAL                                  0x155
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BIMC_AT_CLK_FVAL                                        0x156
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_DDR_DIM_CFG_CLK_FVAL                                    0x158
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_DDR_DIM_SLEEP_CLK_FVAL                                  0x15b
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BIMC_MCDMA_AXI_CLK_FVAL                                 0x15c
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_ULTAUDIO_PCNOC_MPORT_CLK_FVAL                           0x162
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_ULTAUDIO_PCNOC_SWAY_CLK_FVAL                            0x163
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_APSS_AHB_CLK_FVAL                                       0x168
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_APSS_AXI_CLK_FVAL                                       0x169
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_APSS_GCC_DBG_CLK_FVAL                                       0x16a
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SNOC_BUS_TIMEOUT0_AHB_CLK_FVAL                          0x170
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SNOC_BUS_TIMEOUT2_AHB_CLK_FVAL                          0x171
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_BUS_TIMEOUT0_AHB_CLK_FVAL                         0x178
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_BUS_TIMEOUT1_AHB_CLK_FVAL                         0x179
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_BUS_TIMEOUT2_AHB_CLK_FVAL                         0x17a
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_BUS_TIMEOUT3_AHB_CLK_FVAL                         0x17b
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_BUS_TIMEOUT4_AHB_CLK_FVAL                         0x17c
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_BUS_TIMEOUT5_AHB_CLK_FVAL                         0x180
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_BUS_TIMEOUT6_AHB_CLK_FVAL                         0x181
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_BUS_TIMEOUT7_AHB_CLK_FVAL                         0x182
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_BUS_TIMEOUT8_AHB_CLK_FVAL                         0x183
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_BUS_TIMEOUT9_AHB_CLK_FVAL                         0x184
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_DEHR_CLK_FVAL                                           0x188
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_RBCPR_CLK_FVAL                                          0x190
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_RBCPR_AHB_CLK_FVAL                                      0x191
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_USB2_PHY_GCC_ATEST_ULPI_0_CLK_FVAL                          0x1a0
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_USB2_PHY_GCC_ATEST_ULPI_1_CLK_FVAL                          0x1a8
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CLK_FVAL                    0x1b0
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CLK_FVAL                0x1b1
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_ULTAUDIO_LPAIF_PRI_I2S_CLK_FVAL                         0x1b2
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_ULTAUDIO_LPAIF_SEC_I2S_CLK_FVAL                         0x1b3
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_ULTAUDIO_LPAIF_AUX_I2S_CLK_FVAL                         0x1b4
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_ULTAUDIO_LPAIF_SLIMBUS_BAM_CLK_FVAL                     0x1b5
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_ULTAUDIO_LPAIF_EXT_I2S_CLK_FVAL                         0x1b6
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_CLK_FVAL                    0x1b7
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GPLL0_DTEST_FVAL                                            0x1c0
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GPLL0_LOCK_DET_FVAL                                         0x1c1
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GPLL1_DTEST_FVAL                                            0x1c2
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GPLL1_LOCK_DET_FVAL                                         0x1c3
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GPLL2_DTEST_FVAL                                            0x1c4
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GPLL2_LOCK_DET_FVAL                                         0x1c5
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GPLL3_DTEST_FVAL                                            0x1c6
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GPLL3_LOCK_DET_FVAL                                         0x1c7
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_MPM_GCC_TEMP_SENSOR_RINGOSC_CLK_FVAL                        0x1c8
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_APSS_GCC_RINGOSC_CLK_FVAL                                   0x1d0
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_DCD_XO_CLK_FVAL                                         0x1e0
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_IPA_TBU_CLK_FVAL                                        0x201
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_USB3_AXI_TBU_CLK_FVAL                                   0x203
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCIE_AXI_TBU_CLK_FVAL                                   0x204
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_MSS_TBU_MCDMA_AXI_CLK_FVAL                              0x205
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_PCIE_PIPE_CLK_FVAL                                          0x208
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_USB3_PIPE_CLK_FVAL                                          0x210
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_IPA_CLK_FVAL                                            0x218
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_IPA_AHB_CLK_FVAL                                        0x219
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_IPA_SLEEP_CLK_FVAL                                      0x21a
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_QPIC_CLK_FVAL                                           0x220
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_QPIC_AHB_CLK_FVAL                                       0x221
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_QPIC_SYSTEM_CLK_FVAL                                    0x222
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_USB30_MASTER_CLK_FVAL                                   0x230
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_USB30_SLEEP_CLK_FVAL                                    0x231
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_USB30_MOCK_UTMI_CLK_FVAL                                0x232
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_USB_PHY_CFG_AHB_CLK_FVAL                                0x233
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_USB3_PIPE_CLK_FVAL                                      0x234
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_USB3_AUX_CLK_FVAL                                       0x235
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCIE_CFG_AHB_CLK_FVAL                                   0x238
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCIE_PIPE_CLK_FVAL                                      0x239
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCIE_AXI_CLK_FVAL                                       0x23a
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCIE_SLEEP_CLK_FVAL                                     0x23b
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCIE_AXI_MSTR_CLK_FVAL                                  0x23c
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_RBCPR_MX_CLK_FVAL                                       0x240
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_RBCPR_MX_AHB_CLK_FVAL                                   0x241
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_USB_HSPW_CLK_480M_TEST_FVAL                                 0x248
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_USB2_PHY_WRAPPER_GCC_USB30_UTMI_CLK_FVAL                    0x250
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_CLK_FVAL                      0x260
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CLK_FVAL                  0x261
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_ULTAUDIO_AVSYNC_XO_CLK_FVAL                             0x262
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CLK_FVAL                0x263
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_DDR_VOLTAGE_DROOP_GPLL0_CLK_FVAL                        0x268

#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00074004)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00074004)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00074004)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_RMSK                                                         0x1fffff
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_IN          \
        in_dword_masked(HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_ADDR, HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_RMSK)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_ADDR, m)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_OUT(v)      \
        out_dword(HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_ADDR,v)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_ADDR,m,v,HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_IN)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_CNT_EN_BMSK                                                  0x100000
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_CNT_EN_SHFT                                                      0x14
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_CNT_EN_DISABLE_FVAL                                               0x0
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_CNT_EN_ENABLE_FVAL                                                0x1
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_XO_DIV4_TERM_CNT_BMSK                                         0xfffff
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_XO_DIV4_TERM_CNT_SHFT                                             0x0

#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00074008)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00074008)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00074008)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_RMSK                                                     0x3ffffff
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_IN          \
        in_dword_masked(HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_ADDR, HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_RMSK)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_ADDR, m)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_XO_DIV4_CNT_DONE_BMSK                                    0x2000000
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_XO_DIV4_CNT_DONE_SHFT                                         0x19
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_MEASURE_CNT_BMSK                                         0x1ffffff
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_MEASURE_CNT_SHFT                                               0x0

#define HWIO_GCC_PLLTEST_PAD_CFG_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0007400c)
#define HWIO_GCC_PLLTEST_PAD_CFG_PHYS                                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0007400c)
#define HWIO_GCC_PLLTEST_PAD_CFG_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007400c)
#define HWIO_GCC_PLLTEST_PAD_CFG_RMSK                                                             0xfc0f3f3f
#define HWIO_GCC_PLLTEST_PAD_CFG_IN          \
        in_dword_masked(HWIO_GCC_PLLTEST_PAD_CFG_ADDR, HWIO_GCC_PLLTEST_PAD_CFG_RMSK)
#define HWIO_GCC_PLLTEST_PAD_CFG_INM(m)      \
        in_dword_masked(HWIO_GCC_PLLTEST_PAD_CFG_ADDR, m)
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT(v)      \
        out_dword(HWIO_GCC_PLLTEST_PAD_CFG_ADDR,v)
#define HWIO_GCC_PLLTEST_PAD_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PLLTEST_PAD_CFG_ADDR,m,v,HWIO_GCC_PLLTEST_PAD_CFG_IN)
#define HWIO_GCC_PLLTEST_PAD_CFG_RESETN_OUT_SEL_BMSK                                              0xe0000000
#define HWIO_GCC_PLLTEST_PAD_CFG_RESETN_OUT_SEL_SHFT                                                    0x1d
#define HWIO_GCC_PLLTEST_PAD_CFG_RESETN_OUT_SEL_GPLL_RESETN_DEBUG_FVAL                                   0x0
#define HWIO_GCC_PLLTEST_PAD_CFG_RESETN_OUT_SEL_MSS_GCC_PLL_RESETN_FVAL                                  0x1
#define HWIO_GCC_PLLTEST_PAD_CFG_RESETN_OUT_SEL_APCS_GCC_PLL_RESETN_FVAL                                 0x2
#define HWIO_GCC_PLLTEST_PAD_CFG_BYPASSNL_OUT_SEL_BMSK                                            0x1c000000
#define HWIO_GCC_PLLTEST_PAD_CFG_BYPASSNL_OUT_SEL_SHFT                                                  0x1a
#define HWIO_GCC_PLLTEST_PAD_CFG_BYPASSNL_OUT_SEL_GPLL_BYPASSNL_DEBUG_FVAL                               0x0
#define HWIO_GCC_PLLTEST_PAD_CFG_BYPASSNL_OUT_SEL_MSS_GCC_PLL_BYPASSNL_FVAL                              0x1
#define HWIO_GCC_PLLTEST_PAD_CFG_BYPASSNL_OUT_SEL_APCS_GCC_PLL_BYPASSNL_FVAL                             0x2
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_N_BMSK                                                    0xc0000
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_N_SHFT                                                       0x12
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_N_NONE_FVAL                                                   0x0
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_N_PULLDOWN_FVAL                                               0x1
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_N_KEEP_FVAL                                                   0x2
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_N_PULLUP_FVAL                                                 0x3
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_P_BMSK                                                    0x30000
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_P_SHFT                                                       0x10
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_P_NONE_FVAL                                                   0x0
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_P_PULLDOWN_FVAL                                               0x1
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_P_KEEP_FVAL                                                   0x2
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_P_PULLUP_FVAL                                                 0x3
#define HWIO_GCC_PLLTEST_PAD_CFG_RT_EN_BMSK                                                           0x2000
#define HWIO_GCC_PLLTEST_PAD_CFG_RT_EN_SHFT                                                              0xd
#define HWIO_GCC_PLLTEST_PAD_CFG_RT_EN_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_PLLTEST_PAD_CFG_RT_EN_ENABLE_FVAL                                                       0x1
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_OE_BMSK                                                         0x1000
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_OE_SHFT                                                            0xc
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_OE_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_OE_ENABLE_FVAL                                                     0x1
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_IE_N_BMSK                                                        0x800
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_IE_N_SHFT                                                          0xb
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_IE_N_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_IE_N_ENABLE_FVAL                                                   0x1
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_IE_P_BMSK                                                        0x400
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_IE_P_SHFT                                                          0xa
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_IE_P_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_IE_P_ENABLE_FVAL                                                   0x1
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_DRIVE_BMSK                                                       0x300
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_DRIVE_SHFT                                                         0x8
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_DRIVE_DRIVE_150MV_FVAL                                             0x0
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_DRIVE_DRIVE_200MV_FVAL                                             0x1
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_DRIVE_DRIVE_250MV_FVAL                                             0x2
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_DRIVE_DRIVE_300MV_FVAL                                             0x3
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_BMSK                                                           0x3f
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_SHFT                                                            0x0
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_GCC_DEBUG_CLK_FVAL                                              0x0
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_GPLL0_LV_TEST_FVAL                                              0x1
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_GPLL1_LV_TEST_FVAL                                              0x2
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_GPLL2_LV_TEST_FVAL                                              0x3
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_GPLL3_LV_TEST_FVAL                                              0x4
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_MSS_GCC_PLL_TEST_CLK_FVAL                                       0xc
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_APSS_GCC_PLL_TEST_CLK_FVAL                                      0xf
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_Q6_LDO_NMO_OUT_FVAL                                            0x18
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_SPARE_PLL_TEST_CLK_1_FVAL                                      0x19
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_SPARE_PLL_TEST_CLK_2_FVAL                                      0x1a
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_SPARE_PLL_TEST_CLK_3_FVAL                                      0x1b
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_LDO001_GCC_CLKOUT_FVAL                                         0x1e
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_GCC_DDR_VOLTAGE_DROOP_GPLL0_CLK_FVAL                           0x1f

#define HWIO_GCC_JITTER_PROBE_CFG_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00074010)
#define HWIO_GCC_JITTER_PROBE_CFG_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00074010)
#define HWIO_GCC_JITTER_PROBE_CFG_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00074010)
#define HWIO_GCC_JITTER_PROBE_CFG_RMSK                                                                 0x1ff
#define HWIO_GCC_JITTER_PROBE_CFG_IN          \
        in_dword_masked(HWIO_GCC_JITTER_PROBE_CFG_ADDR, HWIO_GCC_JITTER_PROBE_CFG_RMSK)
#define HWIO_GCC_JITTER_PROBE_CFG_INM(m)      \
        in_dword_masked(HWIO_GCC_JITTER_PROBE_CFG_ADDR, m)
#define HWIO_GCC_JITTER_PROBE_CFG_OUT(v)      \
        out_dword(HWIO_GCC_JITTER_PROBE_CFG_ADDR,v)
#define HWIO_GCC_JITTER_PROBE_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_JITTER_PROBE_CFG_ADDR,m,v,HWIO_GCC_JITTER_PROBE_CFG_IN)
#define HWIO_GCC_JITTER_PROBE_CFG_JITTER_PROBE_EN_BMSK                                                 0x100
#define HWIO_GCC_JITTER_PROBE_CFG_JITTER_PROBE_EN_SHFT                                                   0x8
#define HWIO_GCC_JITTER_PROBE_CFG_JITTER_PROBE_EN_DISABLE_FVAL                                           0x0
#define HWIO_GCC_JITTER_PROBE_CFG_JITTER_PROBE_EN_ENABLE_FVAL                                            0x1
#define HWIO_GCC_JITTER_PROBE_CFG_INIT_COUNTER_BMSK                                                     0xff
#define HWIO_GCC_JITTER_PROBE_CFG_INIT_COUNTER_SHFT                                                      0x0

#define HWIO_GCC_JITTER_PROBE_VAL_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00074014)
#define HWIO_GCC_JITTER_PROBE_VAL_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00074014)
#define HWIO_GCC_JITTER_PROBE_VAL_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00074014)
#define HWIO_GCC_JITTER_PROBE_VAL_RMSK                                                                  0xff
#define HWIO_GCC_JITTER_PROBE_VAL_IN          \
        in_dword_masked(HWIO_GCC_JITTER_PROBE_VAL_ADDR, HWIO_GCC_JITTER_PROBE_VAL_RMSK)
#define HWIO_GCC_JITTER_PROBE_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_JITTER_PROBE_VAL_ADDR, m)
#define HWIO_GCC_JITTER_PROBE_VAL_COUNT_VALUE_BMSK                                                      0xff
#define HWIO_GCC_JITTER_PROBE_VAL_COUNT_VALUE_SHFT                                                       0x0

#define HWIO_GCC_GP1_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00008000)
#define HWIO_GCC_GP1_CBCR_PHYS                                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00008000)
#define HWIO_GCC_GP1_CBCR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00008000)
#define HWIO_GCC_GP1_CBCR_RMSK                                                                    0x80000001
#define HWIO_GCC_GP1_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GP1_CBCR_ADDR, HWIO_GCC_GP1_CBCR_RMSK)
#define HWIO_GCC_GP1_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP1_CBCR_ADDR, m)
#define HWIO_GCC_GP1_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GP1_CBCR_ADDR,v)
#define HWIO_GCC_GP1_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP1_CBCR_ADDR,m,v,HWIO_GCC_GP1_CBCR_IN)
#define HWIO_GCC_GP1_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_GP1_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_GP1_CBCR_CLK_ENABLE_BMSK                                                                0x1
#define HWIO_GCC_GP1_CBCR_CLK_ENABLE_SHFT                                                                0x0
#define HWIO_GCC_GP1_CBCR_CLK_ENABLE_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_GP1_CBCR_CLK_ENABLE_ENABLE_FVAL                                                         0x1

#define HWIO_GCC_GP1_CMD_RCGR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00008004)
#define HWIO_GCC_GP1_CMD_RCGR_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00008004)
#define HWIO_GCC_GP1_CMD_RCGR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00008004)
#define HWIO_GCC_GP1_CMD_RCGR_RMSK                                                                0x800000f3
#define HWIO_GCC_GP1_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GP1_CMD_RCGR_ADDR, HWIO_GCC_GP1_CMD_RCGR_RMSK)
#define HWIO_GCC_GP1_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP1_CMD_RCGR_ADDR, m)
#define HWIO_GCC_GP1_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GP1_CMD_RCGR_ADDR,v)
#define HWIO_GCC_GP1_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP1_CMD_RCGR_ADDR,m,v,HWIO_GCC_GP1_CMD_RCGR_IN)
#define HWIO_GCC_GP1_CMD_RCGR_ROOT_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_GP1_CMD_RCGR_ROOT_OFF_SHFT                                                             0x1f
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_D_BMSK                                                              0x80
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_D_SHFT                                                               0x7
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_M_BMSK                                                              0x40
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_M_SHFT                                                               0x6
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_N_BMSK                                                              0x20
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_N_SHFT                                                               0x5
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                       0x10
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                        0x4
#define HWIO_GCC_GP1_CMD_RCGR_ROOT_EN_BMSK                                                               0x2
#define HWIO_GCC_GP1_CMD_RCGR_ROOT_EN_SHFT                                                               0x1
#define HWIO_GCC_GP1_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_GP1_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                        0x1
#define HWIO_GCC_GP1_CMD_RCGR_UPDATE_BMSK                                                                0x1
#define HWIO_GCC_GP1_CMD_RCGR_UPDATE_SHFT                                                                0x0
#define HWIO_GCC_GP1_CMD_RCGR_UPDATE_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_GP1_CMD_RCGR_UPDATE_ENABLE_FVAL                                                         0x1

#define HWIO_GCC_GP1_CFG_RCGR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00008008)
#define HWIO_GCC_GP1_CFG_RCGR_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00008008)
#define HWIO_GCC_GP1_CFG_RCGR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00008008)
#define HWIO_GCC_GP1_CFG_RCGR_RMSK                                                                    0x371f
#define HWIO_GCC_GP1_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GP1_CFG_RCGR_ADDR, HWIO_GCC_GP1_CFG_RCGR_RMSK)
#define HWIO_GCC_GP1_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP1_CFG_RCGR_ADDR, m)
#define HWIO_GCC_GP1_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GP1_CFG_RCGR_ADDR,v)
#define HWIO_GCC_GP1_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP1_CFG_RCGR_ADDR,m,v,HWIO_GCC_GP1_CFG_RCGR_IN)
#define HWIO_GCC_GP1_CFG_RCGR_MODE_BMSK                                                               0x3000
#define HWIO_GCC_GP1_CFG_RCGR_MODE_SHFT                                                                  0xc
#define HWIO_GCC_GP1_CFG_RCGR_MODE_BYPASS_FVAL                                                           0x0
#define HWIO_GCC_GP1_CFG_RCGR_MODE_SWALLOW_FVAL                                                          0x1
#define HWIO_GCC_GP1_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                                        0x2
#define HWIO_GCC_GP1_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                                      0x3
#define HWIO_GCC_GP1_CFG_RCGR_SRC_SEL_BMSK                                                             0x700
#define HWIO_GCC_GP1_CFG_RCGR_SRC_SEL_SHFT                                                               0x8
#define HWIO_GCC_GP1_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                          0x0
#define HWIO_GCC_GP1_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                          0x1
#define HWIO_GCC_GP1_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                          0x2
#define HWIO_GCC_GP1_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                          0x3
#define HWIO_GCC_GP1_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                          0x4
#define HWIO_GCC_GP1_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                          0x5
#define HWIO_GCC_GP1_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                          0x6
#define HWIO_GCC_GP1_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                          0x7
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_BMSK                                                              0x1f
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_SHFT                                                               0x0
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                        0x0
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                          0x1
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                        0x2
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                          0x3
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                        0x4
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                          0x5
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                        0x6
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                          0x7
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                        0x8
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                          0x9
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                        0xa
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                          0xb
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                        0xc
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                          0xd
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                        0xe
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                          0xf
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                       0x10
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                         0x11
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                       0x12
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                        0x13
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                      0x14
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                        0x15
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                      0x16
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                        0x17
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                      0x18
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                        0x19
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                      0x1a
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                        0x1b
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                      0x1c
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                        0x1d
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                      0x1e
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                        0x1f

#define HWIO_GCC_GP1_M_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0000800c)
#define HWIO_GCC_GP1_M_PHYS                                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000800c)
#define HWIO_GCC_GP1_M_OFFS                                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000800c)
#define HWIO_GCC_GP1_M_RMSK                                                                             0xff
#define HWIO_GCC_GP1_M_IN          \
        in_dword_masked(HWIO_GCC_GP1_M_ADDR, HWIO_GCC_GP1_M_RMSK)
#define HWIO_GCC_GP1_M_INM(m)      \
        in_dword_masked(HWIO_GCC_GP1_M_ADDR, m)
#define HWIO_GCC_GP1_M_OUT(v)      \
        out_dword(HWIO_GCC_GP1_M_ADDR,v)
#define HWIO_GCC_GP1_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP1_M_ADDR,m,v,HWIO_GCC_GP1_M_IN)
#define HWIO_GCC_GP1_M_M_BMSK                                                                           0xff
#define HWIO_GCC_GP1_M_M_SHFT                                                                            0x0

#define HWIO_GCC_GP1_N_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00008010)
#define HWIO_GCC_GP1_N_PHYS                                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00008010)
#define HWIO_GCC_GP1_N_OFFS                                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00008010)
#define HWIO_GCC_GP1_N_RMSK                                                                             0xff
#define HWIO_GCC_GP1_N_IN          \
        in_dword_masked(HWIO_GCC_GP1_N_ADDR, HWIO_GCC_GP1_N_RMSK)
#define HWIO_GCC_GP1_N_INM(m)      \
        in_dword_masked(HWIO_GCC_GP1_N_ADDR, m)
#define HWIO_GCC_GP1_N_OUT(v)      \
        out_dword(HWIO_GCC_GP1_N_ADDR,v)
#define HWIO_GCC_GP1_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP1_N_ADDR,m,v,HWIO_GCC_GP1_N_IN)
#define HWIO_GCC_GP1_N_NOT_N_MINUS_M_BMSK                                                               0xff
#define HWIO_GCC_GP1_N_NOT_N_MINUS_M_SHFT                                                                0x0

#define HWIO_GCC_GP1_D_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00008014)
#define HWIO_GCC_GP1_D_PHYS                                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00008014)
#define HWIO_GCC_GP1_D_OFFS                                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00008014)
#define HWIO_GCC_GP1_D_RMSK                                                                             0xff
#define HWIO_GCC_GP1_D_IN          \
        in_dword_masked(HWIO_GCC_GP1_D_ADDR, HWIO_GCC_GP1_D_RMSK)
#define HWIO_GCC_GP1_D_INM(m)      \
        in_dword_masked(HWIO_GCC_GP1_D_ADDR, m)
#define HWIO_GCC_GP1_D_OUT(v)      \
        out_dword(HWIO_GCC_GP1_D_ADDR,v)
#define HWIO_GCC_GP1_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP1_D_ADDR,m,v,HWIO_GCC_GP1_D_IN)
#define HWIO_GCC_GP1_D_NOT_2D_BMSK                                                                      0xff
#define HWIO_GCC_GP1_D_NOT_2D_SHFT                                                                       0x0

#define HWIO_GCC_GP2_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00009000)
#define HWIO_GCC_GP2_CBCR_PHYS                                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00009000)
#define HWIO_GCC_GP2_CBCR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00009000)
#define HWIO_GCC_GP2_CBCR_RMSK                                                                    0x80000001
#define HWIO_GCC_GP2_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GP2_CBCR_ADDR, HWIO_GCC_GP2_CBCR_RMSK)
#define HWIO_GCC_GP2_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP2_CBCR_ADDR, m)
#define HWIO_GCC_GP2_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GP2_CBCR_ADDR,v)
#define HWIO_GCC_GP2_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP2_CBCR_ADDR,m,v,HWIO_GCC_GP2_CBCR_IN)
#define HWIO_GCC_GP2_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_GP2_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_GP2_CBCR_CLK_ENABLE_BMSK                                                                0x1
#define HWIO_GCC_GP2_CBCR_CLK_ENABLE_SHFT                                                                0x0
#define HWIO_GCC_GP2_CBCR_CLK_ENABLE_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_GP2_CBCR_CLK_ENABLE_ENABLE_FVAL                                                         0x1

#define HWIO_GCC_GP2_CMD_RCGR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00009004)
#define HWIO_GCC_GP2_CMD_RCGR_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00009004)
#define HWIO_GCC_GP2_CMD_RCGR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00009004)
#define HWIO_GCC_GP2_CMD_RCGR_RMSK                                                                0x800000f3
#define HWIO_GCC_GP2_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GP2_CMD_RCGR_ADDR, HWIO_GCC_GP2_CMD_RCGR_RMSK)
#define HWIO_GCC_GP2_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP2_CMD_RCGR_ADDR, m)
#define HWIO_GCC_GP2_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GP2_CMD_RCGR_ADDR,v)
#define HWIO_GCC_GP2_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP2_CMD_RCGR_ADDR,m,v,HWIO_GCC_GP2_CMD_RCGR_IN)
#define HWIO_GCC_GP2_CMD_RCGR_ROOT_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_GP2_CMD_RCGR_ROOT_OFF_SHFT                                                             0x1f
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_D_BMSK                                                              0x80
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_D_SHFT                                                               0x7
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_M_BMSK                                                              0x40
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_M_SHFT                                                               0x6
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_N_BMSK                                                              0x20
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_N_SHFT                                                               0x5
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                       0x10
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                        0x4
#define HWIO_GCC_GP2_CMD_RCGR_ROOT_EN_BMSK                                                               0x2
#define HWIO_GCC_GP2_CMD_RCGR_ROOT_EN_SHFT                                                               0x1
#define HWIO_GCC_GP2_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_GP2_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                        0x1
#define HWIO_GCC_GP2_CMD_RCGR_UPDATE_BMSK                                                                0x1
#define HWIO_GCC_GP2_CMD_RCGR_UPDATE_SHFT                                                                0x0
#define HWIO_GCC_GP2_CMD_RCGR_UPDATE_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_GP2_CMD_RCGR_UPDATE_ENABLE_FVAL                                                         0x1

#define HWIO_GCC_GP2_CFG_RCGR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00009008)
#define HWIO_GCC_GP2_CFG_RCGR_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00009008)
#define HWIO_GCC_GP2_CFG_RCGR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00009008)
#define HWIO_GCC_GP2_CFG_RCGR_RMSK                                                                    0x371f
#define HWIO_GCC_GP2_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GP2_CFG_RCGR_ADDR, HWIO_GCC_GP2_CFG_RCGR_RMSK)
#define HWIO_GCC_GP2_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP2_CFG_RCGR_ADDR, m)
#define HWIO_GCC_GP2_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GP2_CFG_RCGR_ADDR,v)
#define HWIO_GCC_GP2_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP2_CFG_RCGR_ADDR,m,v,HWIO_GCC_GP2_CFG_RCGR_IN)
#define HWIO_GCC_GP2_CFG_RCGR_MODE_BMSK                                                               0x3000
#define HWIO_GCC_GP2_CFG_RCGR_MODE_SHFT                                                                  0xc
#define HWIO_GCC_GP2_CFG_RCGR_MODE_BYPASS_FVAL                                                           0x0
#define HWIO_GCC_GP2_CFG_RCGR_MODE_SWALLOW_FVAL                                                          0x1
#define HWIO_GCC_GP2_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                                        0x2
#define HWIO_GCC_GP2_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                                      0x3
#define HWIO_GCC_GP2_CFG_RCGR_SRC_SEL_BMSK                                                             0x700
#define HWIO_GCC_GP2_CFG_RCGR_SRC_SEL_SHFT                                                               0x8
#define HWIO_GCC_GP2_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                          0x0
#define HWIO_GCC_GP2_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                          0x1
#define HWIO_GCC_GP2_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                          0x2
#define HWIO_GCC_GP2_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                          0x3
#define HWIO_GCC_GP2_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                          0x4
#define HWIO_GCC_GP2_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                          0x5
#define HWIO_GCC_GP2_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                          0x6
#define HWIO_GCC_GP2_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                          0x7
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_BMSK                                                              0x1f
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_SHFT                                                               0x0
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                        0x0
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                          0x1
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                        0x2
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                          0x3
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                        0x4
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                          0x5
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                        0x6
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                          0x7
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                        0x8
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                          0x9
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                        0xa
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                          0xb
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                        0xc
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                          0xd
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                        0xe
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                          0xf
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                       0x10
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                         0x11
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                       0x12
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                        0x13
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                      0x14
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                        0x15
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                      0x16
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                        0x17
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                      0x18
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                        0x19
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                      0x1a
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                        0x1b
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                      0x1c
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                        0x1d
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                      0x1e
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                        0x1f

#define HWIO_GCC_GP2_M_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0000900c)
#define HWIO_GCC_GP2_M_PHYS                                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000900c)
#define HWIO_GCC_GP2_M_OFFS                                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000900c)
#define HWIO_GCC_GP2_M_RMSK                                                                             0xff
#define HWIO_GCC_GP2_M_IN          \
        in_dword_masked(HWIO_GCC_GP2_M_ADDR, HWIO_GCC_GP2_M_RMSK)
#define HWIO_GCC_GP2_M_INM(m)      \
        in_dword_masked(HWIO_GCC_GP2_M_ADDR, m)
#define HWIO_GCC_GP2_M_OUT(v)      \
        out_dword(HWIO_GCC_GP2_M_ADDR,v)
#define HWIO_GCC_GP2_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP2_M_ADDR,m,v,HWIO_GCC_GP2_M_IN)
#define HWIO_GCC_GP2_M_M_BMSK                                                                           0xff
#define HWIO_GCC_GP2_M_M_SHFT                                                                            0x0

#define HWIO_GCC_GP2_N_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00009010)
#define HWIO_GCC_GP2_N_PHYS                                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00009010)
#define HWIO_GCC_GP2_N_OFFS                                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00009010)
#define HWIO_GCC_GP2_N_RMSK                                                                             0xff
#define HWIO_GCC_GP2_N_IN          \
        in_dword_masked(HWIO_GCC_GP2_N_ADDR, HWIO_GCC_GP2_N_RMSK)
#define HWIO_GCC_GP2_N_INM(m)      \
        in_dword_masked(HWIO_GCC_GP2_N_ADDR, m)
#define HWIO_GCC_GP2_N_OUT(v)      \
        out_dword(HWIO_GCC_GP2_N_ADDR,v)
#define HWIO_GCC_GP2_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP2_N_ADDR,m,v,HWIO_GCC_GP2_N_IN)
#define HWIO_GCC_GP2_N_NOT_N_MINUS_M_BMSK                                                               0xff
#define HWIO_GCC_GP2_N_NOT_N_MINUS_M_SHFT                                                                0x0

#define HWIO_GCC_GP2_D_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00009014)
#define HWIO_GCC_GP2_D_PHYS                                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00009014)
#define HWIO_GCC_GP2_D_OFFS                                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00009014)
#define HWIO_GCC_GP2_D_RMSK                                                                             0xff
#define HWIO_GCC_GP2_D_IN          \
        in_dword_masked(HWIO_GCC_GP2_D_ADDR, HWIO_GCC_GP2_D_RMSK)
#define HWIO_GCC_GP2_D_INM(m)      \
        in_dword_masked(HWIO_GCC_GP2_D_ADDR, m)
#define HWIO_GCC_GP2_D_OUT(v)      \
        out_dword(HWIO_GCC_GP2_D_ADDR,v)
#define HWIO_GCC_GP2_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP2_D_ADDR,m,v,HWIO_GCC_GP2_D_IN)
#define HWIO_GCC_GP2_D_NOT_2D_BMSK                                                                      0xff
#define HWIO_GCC_GP2_D_NOT_2D_SHFT                                                                       0x0

#define HWIO_GCC_GP3_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0000a000)
#define HWIO_GCC_GP3_CBCR_PHYS                                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000a000)
#define HWIO_GCC_GP3_CBCR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000a000)
#define HWIO_GCC_GP3_CBCR_RMSK                                                                    0x80000001
#define HWIO_GCC_GP3_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GP3_CBCR_ADDR, HWIO_GCC_GP3_CBCR_RMSK)
#define HWIO_GCC_GP3_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP3_CBCR_ADDR, m)
#define HWIO_GCC_GP3_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GP3_CBCR_ADDR,v)
#define HWIO_GCC_GP3_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP3_CBCR_ADDR,m,v,HWIO_GCC_GP3_CBCR_IN)
#define HWIO_GCC_GP3_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_GP3_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_GP3_CBCR_CLK_ENABLE_BMSK                                                                0x1
#define HWIO_GCC_GP3_CBCR_CLK_ENABLE_SHFT                                                                0x0
#define HWIO_GCC_GP3_CBCR_CLK_ENABLE_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_GP3_CBCR_CLK_ENABLE_ENABLE_FVAL                                                         0x1

#define HWIO_GCC_GP3_CMD_RCGR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0000a004)
#define HWIO_GCC_GP3_CMD_RCGR_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000a004)
#define HWIO_GCC_GP3_CMD_RCGR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000a004)
#define HWIO_GCC_GP3_CMD_RCGR_RMSK                                                                0x800000f3
#define HWIO_GCC_GP3_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GP3_CMD_RCGR_ADDR, HWIO_GCC_GP3_CMD_RCGR_RMSK)
#define HWIO_GCC_GP3_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP3_CMD_RCGR_ADDR, m)
#define HWIO_GCC_GP3_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GP3_CMD_RCGR_ADDR,v)
#define HWIO_GCC_GP3_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP3_CMD_RCGR_ADDR,m,v,HWIO_GCC_GP3_CMD_RCGR_IN)
#define HWIO_GCC_GP3_CMD_RCGR_ROOT_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_GP3_CMD_RCGR_ROOT_OFF_SHFT                                                             0x1f
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_D_BMSK                                                              0x80
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_D_SHFT                                                               0x7
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_M_BMSK                                                              0x40
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_M_SHFT                                                               0x6
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_N_BMSK                                                              0x20
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_N_SHFT                                                               0x5
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                       0x10
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                        0x4
#define HWIO_GCC_GP3_CMD_RCGR_ROOT_EN_BMSK                                                               0x2
#define HWIO_GCC_GP3_CMD_RCGR_ROOT_EN_SHFT                                                               0x1
#define HWIO_GCC_GP3_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_GP3_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                        0x1
#define HWIO_GCC_GP3_CMD_RCGR_UPDATE_BMSK                                                                0x1
#define HWIO_GCC_GP3_CMD_RCGR_UPDATE_SHFT                                                                0x0
#define HWIO_GCC_GP3_CMD_RCGR_UPDATE_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_GP3_CMD_RCGR_UPDATE_ENABLE_FVAL                                                         0x1

#define HWIO_GCC_GP3_CFG_RCGR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0000a008)
#define HWIO_GCC_GP3_CFG_RCGR_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000a008)
#define HWIO_GCC_GP3_CFG_RCGR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000a008)
#define HWIO_GCC_GP3_CFG_RCGR_RMSK                                                                    0x371f
#define HWIO_GCC_GP3_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GP3_CFG_RCGR_ADDR, HWIO_GCC_GP3_CFG_RCGR_RMSK)
#define HWIO_GCC_GP3_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP3_CFG_RCGR_ADDR, m)
#define HWIO_GCC_GP3_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GP3_CFG_RCGR_ADDR,v)
#define HWIO_GCC_GP3_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP3_CFG_RCGR_ADDR,m,v,HWIO_GCC_GP3_CFG_RCGR_IN)
#define HWIO_GCC_GP3_CFG_RCGR_MODE_BMSK                                                               0x3000
#define HWIO_GCC_GP3_CFG_RCGR_MODE_SHFT                                                                  0xc
#define HWIO_GCC_GP3_CFG_RCGR_MODE_BYPASS_FVAL                                                           0x0
#define HWIO_GCC_GP3_CFG_RCGR_MODE_SWALLOW_FVAL                                                          0x1
#define HWIO_GCC_GP3_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                                        0x2
#define HWIO_GCC_GP3_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                                      0x3
#define HWIO_GCC_GP3_CFG_RCGR_SRC_SEL_BMSK                                                             0x700
#define HWIO_GCC_GP3_CFG_RCGR_SRC_SEL_SHFT                                                               0x8
#define HWIO_GCC_GP3_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                          0x0
#define HWIO_GCC_GP3_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                          0x1
#define HWIO_GCC_GP3_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                          0x2
#define HWIO_GCC_GP3_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                          0x3
#define HWIO_GCC_GP3_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                          0x4
#define HWIO_GCC_GP3_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                          0x5
#define HWIO_GCC_GP3_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                          0x6
#define HWIO_GCC_GP3_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                          0x7
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_BMSK                                                              0x1f
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_SHFT                                                               0x0
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                        0x0
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                          0x1
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                        0x2
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                          0x3
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                        0x4
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                          0x5
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                        0x6
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                          0x7
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                        0x8
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                          0x9
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                        0xa
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                          0xb
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                        0xc
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                          0xd
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                        0xe
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                          0xf
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                       0x10
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                         0x11
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                       0x12
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                        0x13
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                      0x14
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                        0x15
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                      0x16
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                        0x17
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                      0x18
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                        0x19
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                      0x1a
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                        0x1b
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                      0x1c
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                        0x1d
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                      0x1e
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                        0x1f

#define HWIO_GCC_GP3_M_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0000a00c)
#define HWIO_GCC_GP3_M_PHYS                                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000a00c)
#define HWIO_GCC_GP3_M_OFFS                                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000a00c)
#define HWIO_GCC_GP3_M_RMSK                                                                             0xff
#define HWIO_GCC_GP3_M_IN          \
        in_dword_masked(HWIO_GCC_GP3_M_ADDR, HWIO_GCC_GP3_M_RMSK)
#define HWIO_GCC_GP3_M_INM(m)      \
        in_dword_masked(HWIO_GCC_GP3_M_ADDR, m)
#define HWIO_GCC_GP3_M_OUT(v)      \
        out_dword(HWIO_GCC_GP3_M_ADDR,v)
#define HWIO_GCC_GP3_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP3_M_ADDR,m,v,HWIO_GCC_GP3_M_IN)
#define HWIO_GCC_GP3_M_M_BMSK                                                                           0xff
#define HWIO_GCC_GP3_M_M_SHFT                                                                            0x0

#define HWIO_GCC_GP3_N_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0000a010)
#define HWIO_GCC_GP3_N_PHYS                                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000a010)
#define HWIO_GCC_GP3_N_OFFS                                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000a010)
#define HWIO_GCC_GP3_N_RMSK                                                                             0xff
#define HWIO_GCC_GP3_N_IN          \
        in_dword_masked(HWIO_GCC_GP3_N_ADDR, HWIO_GCC_GP3_N_RMSK)
#define HWIO_GCC_GP3_N_INM(m)      \
        in_dword_masked(HWIO_GCC_GP3_N_ADDR, m)
#define HWIO_GCC_GP3_N_OUT(v)      \
        out_dword(HWIO_GCC_GP3_N_ADDR,v)
#define HWIO_GCC_GP3_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP3_N_ADDR,m,v,HWIO_GCC_GP3_N_IN)
#define HWIO_GCC_GP3_N_NOT_N_MINUS_M_BMSK                                                               0xff
#define HWIO_GCC_GP3_N_NOT_N_MINUS_M_SHFT                                                                0x0

#define HWIO_GCC_GP3_D_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0000a014)
#define HWIO_GCC_GP3_D_PHYS                                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000a014)
#define HWIO_GCC_GP3_D_OFFS                                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000a014)
#define HWIO_GCC_GP3_D_RMSK                                                                             0xff
#define HWIO_GCC_GP3_D_IN          \
        in_dword_masked(HWIO_GCC_GP3_D_ADDR, HWIO_GCC_GP3_D_RMSK)
#define HWIO_GCC_GP3_D_INM(m)      \
        in_dword_masked(HWIO_GCC_GP3_D_ADDR, m)
#define HWIO_GCC_GP3_D_OUT(v)      \
        out_dword(HWIO_GCC_GP3_D_ADDR,v)
#define HWIO_GCC_GP3_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP3_D_ADDR,m,v,HWIO_GCC_GP3_D_IN)
#define HWIO_GCC_GP3_D_NOT_2D_BMSK                                                                      0xff
#define HWIO_GCC_GP3_D_NOT_2D_SHFT                                                                       0x0

#define HWIO_GCC_APSS_MISC_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00060000)
#define HWIO_GCC_APSS_MISC_PHYS                                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00060000)
#define HWIO_GCC_APSS_MISC_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00060000)
#define HWIO_GCC_APSS_MISC_RMSK                                                                          0x1
#define HWIO_GCC_APSS_MISC_IN          \
        in_dword_masked(HWIO_GCC_APSS_MISC_ADDR, HWIO_GCC_APSS_MISC_RMSK)
#define HWIO_GCC_APSS_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_APSS_MISC_ADDR, m)
#define HWIO_GCC_APSS_MISC_OUT(v)      \
        out_dword(HWIO_GCC_APSS_MISC_ADDR,v)
#define HWIO_GCC_APSS_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APSS_MISC_ADDR,m,v,HWIO_GCC_APSS_MISC_IN)
#define HWIO_GCC_APSS_MISC_RPM_RESET_REMOVAL_BMSK                                                        0x1
#define HWIO_GCC_APSS_MISC_RPM_RESET_REMOVAL_SHFT                                                        0x0
#define HWIO_GCC_APSS_MISC_RPM_RESET_REMOVAL_RELEASE_FVAL                                                0x0
#define HWIO_GCC_APSS_MISC_RPM_RESET_REMOVAL_RESET_FVAL                                                  0x1

#define HWIO_GCC_TIC_MODE_APSS_BOOT_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0007f000)
#define HWIO_GCC_TIC_MODE_APSS_BOOT_PHYS                                                          (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0007f000)
#define HWIO_GCC_TIC_MODE_APSS_BOOT_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007f000)
#define HWIO_GCC_TIC_MODE_APSS_BOOT_RMSK                                                                 0x1
#define HWIO_GCC_TIC_MODE_APSS_BOOT_IN          \
        in_dword_masked(HWIO_GCC_TIC_MODE_APSS_BOOT_ADDR, HWIO_GCC_TIC_MODE_APSS_BOOT_RMSK)
#define HWIO_GCC_TIC_MODE_APSS_BOOT_INM(m)      \
        in_dword_masked(HWIO_GCC_TIC_MODE_APSS_BOOT_ADDR, m)
#define HWIO_GCC_TIC_MODE_APSS_BOOT_OUT(v)      \
        out_dword(HWIO_GCC_TIC_MODE_APSS_BOOT_ADDR,v)
#define HWIO_GCC_TIC_MODE_APSS_BOOT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TIC_MODE_APSS_BOOT_ADDR,m,v,HWIO_GCC_TIC_MODE_APSS_BOOT_IN)
#define HWIO_GCC_TIC_MODE_APSS_BOOT_APSS_BOOT_IN_TIC_MODE_BMSK                                           0x1
#define HWIO_GCC_TIC_MODE_APSS_BOOT_APSS_BOOT_IN_TIC_MODE_SHFT                                           0x0
#define HWIO_GCC_TIC_MODE_APSS_BOOT_APSS_BOOT_IN_TIC_MODE_DISABLE_FVAL                                   0x0
#define HWIO_GCC_TIC_MODE_APSS_BOOT_APSS_BOOT_IN_TIC_MODE_ENABLE_FVAL                                    0x1

#define HWIO_GCC_USB_BOOT_CLOCK_CTL_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00040000)
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_PHYS                                                          (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00040000)
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00040000)
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_RMSK                                                                 0x1
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_IN          \
        in_dword_masked(HWIO_GCC_USB_BOOT_CLOCK_CTL_ADDR, HWIO_GCC_USB_BOOT_CLOCK_CTL_RMSK)
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_BOOT_CLOCK_CTL_ADDR, m)
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_OUT(v)      \
        out_dword(HWIO_GCC_USB_BOOT_CLOCK_CTL_ADDR,v)
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_BOOT_CLOCK_CTL_ADDR,m,v,HWIO_GCC_USB_BOOT_CLOCK_CTL_IN)
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_CLK_ENABLE_SHFT                                                      0x0
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_CLK_ENABLE_DISABLE_FVAL                                              0x0
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_CLK_ENABLE_ENABLE_FVAL                                               0x1

#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00035000)
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_PHYS                                                          (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00035000)
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00035000)
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_RMSK                                                                 0x1
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_IN          \
        in_dword_masked(HWIO_GCC_RAW_SLEEP_CLK_CTRL_ADDR, HWIO_GCC_RAW_SLEEP_CLK_CTRL_RMSK)
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_INM(m)      \
        in_dword_masked(HWIO_GCC_RAW_SLEEP_CLK_CTRL_ADDR, m)
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_OUT(v)      \
        out_dword(HWIO_GCC_RAW_SLEEP_CLK_CTRL_ADDR,v)
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RAW_SLEEP_CLK_CTRL_ADDR,m,v,HWIO_GCC_RAW_SLEEP_CLK_CTRL_IN)
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_GATING_DISABLE_BMSK                                                  0x1
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_GATING_DISABLE_SHFT                                                  0x0
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_GATING_DISABLE_ENABLE_FVAL                                           0x0
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_GATING_DISABLE_DISABLE_FVAL                                          0x1

#define HWIO_GCC_GCC_SPARE0_REG_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000008)
#define HWIO_GCC_GCC_SPARE0_REG_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000008)
#define HWIO_GCC_GCC_SPARE0_REG_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000008)
#define HWIO_GCC_GCC_SPARE0_REG_RMSK                                                              0xffffffff
#define HWIO_GCC_GCC_SPARE0_REG_IN          \
        in_dword_masked(HWIO_GCC_GCC_SPARE0_REG_ADDR, HWIO_GCC_GCC_SPARE0_REG_RMSK)
#define HWIO_GCC_GCC_SPARE0_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_SPARE0_REG_ADDR, m)
#define HWIO_GCC_GCC_SPARE0_REG_OUT(v)      \
        out_dword(HWIO_GCC_GCC_SPARE0_REG_ADDR,v)
#define HWIO_GCC_GCC_SPARE0_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_SPARE0_REG_ADDR,m,v,HWIO_GCC_GCC_SPARE0_REG_IN)
#define HWIO_GCC_GCC_SPARE0_REG_SPARE_BITS_BMSK                                                   0xffffffff
#define HWIO_GCC_GCC_SPARE0_REG_SPARE_BITS_SHFT                                                          0x0

#define HWIO_GCC_GCC_SPARE1_REG_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000000c)
#define HWIO_GCC_GCC_SPARE1_REG_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000000c)
#define HWIO_GCC_GCC_SPARE1_REG_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000000c)
#define HWIO_GCC_GCC_SPARE1_REG_RMSK                                                              0xffffffff
#define HWIO_GCC_GCC_SPARE1_REG_IN          \
        in_dword_masked(HWIO_GCC_GCC_SPARE1_REG_ADDR, HWIO_GCC_GCC_SPARE1_REG_RMSK)
#define HWIO_GCC_GCC_SPARE1_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_SPARE1_REG_ADDR, m)
#define HWIO_GCC_GCC_SPARE1_REG_OUT(v)      \
        out_dword(HWIO_GCC_GCC_SPARE1_REG_ADDR,v)
#define HWIO_GCC_GCC_SPARE1_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_SPARE1_REG_ADDR,m,v,HWIO_GCC_GCC_SPARE1_REG_IN)
#define HWIO_GCC_GCC_SPARE1_REG_SPARE_BITS_BMSK                                                   0xffffffff
#define HWIO_GCC_GCC_SPARE1_REG_SPARE_BITS_SHFT                                                          0x0

#define HWIO_GCC_GCC_SPARE2_REG_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0007e000)
#define HWIO_GCC_GCC_SPARE2_REG_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0007e000)
#define HWIO_GCC_GCC_SPARE2_REG_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007e000)
#define HWIO_GCC_GCC_SPARE2_REG_RMSK                                                              0xffffffff
#define HWIO_GCC_GCC_SPARE2_REG_IN          \
        in_dword_masked(HWIO_GCC_GCC_SPARE2_REG_ADDR, HWIO_GCC_GCC_SPARE2_REG_RMSK)
#define HWIO_GCC_GCC_SPARE2_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_SPARE2_REG_ADDR, m)
#define HWIO_GCC_GCC_SPARE2_REG_OUT(v)      \
        out_dword(HWIO_GCC_GCC_SPARE2_REG_ADDR,v)
#define HWIO_GCC_GCC_SPARE2_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_SPARE2_REG_ADDR,m,v,HWIO_GCC_GCC_SPARE2_REG_IN)
#define HWIO_GCC_GCC_SPARE2_REG_SPARE_BITS_BMSK                                                   0xffffffff
#define HWIO_GCC_GCC_SPARE2_REG_SPARE_BITS_SHFT                                                          0x0

#define HWIO_GCC_GCC_SPARE3_REG_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0007e004)
#define HWIO_GCC_GCC_SPARE3_REG_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0007e004)
#define HWIO_GCC_GCC_SPARE3_REG_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007e004)
#define HWIO_GCC_GCC_SPARE3_REG_RMSK                                                              0xffffffff
#define HWIO_GCC_GCC_SPARE3_REG_IN          \
        in_dword_masked(HWIO_GCC_GCC_SPARE3_REG_ADDR, HWIO_GCC_GCC_SPARE3_REG_RMSK)
#define HWIO_GCC_GCC_SPARE3_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_SPARE3_REG_ADDR, m)
#define HWIO_GCC_GCC_SPARE3_REG_OUT(v)      \
        out_dword(HWIO_GCC_GCC_SPARE3_REG_ADDR,v)
#define HWIO_GCC_GCC_SPARE3_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_SPARE3_REG_ADDR,m,v,HWIO_GCC_GCC_SPARE3_REG_IN)
#define HWIO_GCC_GCC_SPARE3_REG_SPARE_BITS_BMSK                                                   0xffffffff
#define HWIO_GCC_GCC_SPARE3_REG_SPARE_BITS_SHFT                                                          0x0

#define HWIO_GCC_DCD_BCR_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0002a000)
#define HWIO_GCC_DCD_BCR_PHYS                                                                     (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002a000)
#define HWIO_GCC_DCD_BCR_OFFS                                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002a000)
#define HWIO_GCC_DCD_BCR_RMSK                                                                            0x1
#define HWIO_GCC_DCD_BCR_IN          \
        in_dword_masked(HWIO_GCC_DCD_BCR_ADDR, HWIO_GCC_DCD_BCR_RMSK)
#define HWIO_GCC_DCD_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DCD_BCR_ADDR, m)
#define HWIO_GCC_DCD_BCR_OUT(v)      \
        out_dword(HWIO_GCC_DCD_BCR_ADDR,v)
#define HWIO_GCC_DCD_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DCD_BCR_ADDR,m,v,HWIO_GCC_DCD_BCR_IN)
#define HWIO_GCC_DCD_BCR_BLK_ARES_BMSK                                                                   0x1
#define HWIO_GCC_DCD_BCR_BLK_ARES_SHFT                                                                   0x0
#define HWIO_GCC_DCD_BCR_BLK_ARES_DISABLE_FVAL                                                           0x0
#define HWIO_GCC_DCD_BCR_BLK_ARES_ENABLE_FVAL                                                            0x1

#define HWIO_GCC_DCD_XO_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0002a004)
#define HWIO_GCC_DCD_XO_CBCR_PHYS                                                                 (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002a004)
#define HWIO_GCC_DCD_XO_CBCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002a004)
#define HWIO_GCC_DCD_XO_CBCR_RMSK                                                                 0x80000001
#define HWIO_GCC_DCD_XO_CBCR_IN          \
        in_dword_masked(HWIO_GCC_DCD_XO_CBCR_ADDR, HWIO_GCC_DCD_XO_CBCR_RMSK)
#define HWIO_GCC_DCD_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DCD_XO_CBCR_ADDR, m)
#define HWIO_GCC_DCD_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DCD_XO_CBCR_ADDR,v)
#define HWIO_GCC_DCD_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DCD_XO_CBCR_ADDR,m,v,HWIO_GCC_DCD_XO_CBCR_IN)
#define HWIO_GCC_DCD_XO_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_DCD_XO_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_DCD_XO_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_DCD_XO_CBCR_CLK_ENABLE_SHFT                                                             0x0
#define HWIO_GCC_DCD_XO_CBCR_CLK_ENABLE_DISABLE_FVAL                                                     0x0
#define HWIO_GCC_DCD_XO_CBCR_CLK_ENABLE_ENABLE_FVAL                                                      0x1

#define HWIO_GCC_SNOC_DCD_CONFIG_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0002a008)
#define HWIO_GCC_SNOC_DCD_CONFIG_PHYS                                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002a008)
#define HWIO_GCC_SNOC_DCD_CONFIG_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002a008)
#define HWIO_GCC_SNOC_DCD_CONFIG_RMSK                                                             0x80007fff
#define HWIO_GCC_SNOC_DCD_CONFIG_IN          \
        in_dword_masked(HWIO_GCC_SNOC_DCD_CONFIG_ADDR, HWIO_GCC_SNOC_DCD_CONFIG_RMSK)
#define HWIO_GCC_SNOC_DCD_CONFIG_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_DCD_CONFIG_ADDR, m)
#define HWIO_GCC_SNOC_DCD_CONFIG_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_DCD_CONFIG_ADDR,v)
#define HWIO_GCC_SNOC_DCD_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_DCD_CONFIG_ADDR,m,v,HWIO_GCC_SNOC_DCD_CONFIG_IN)
#define HWIO_GCC_SNOC_DCD_CONFIG_DCD_ENABLE_BMSK                                                  0x80000000
#define HWIO_GCC_SNOC_DCD_CONFIG_DCD_ENABLE_SHFT                                                        0x1f
#define HWIO_GCC_SNOC_DCD_CONFIG_ALLOWED_DIV_BMSK                                                     0x7fff
#define HWIO_GCC_SNOC_DCD_CONFIG_ALLOWED_DIV_SHFT                                                        0x0

#define HWIO_GCC_SNOC_DCD_HYSTERESIS_CNT_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0002a00c)
#define HWIO_GCC_SNOC_DCD_HYSTERESIS_CNT_PHYS                                                     (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002a00c)
#define HWIO_GCC_SNOC_DCD_HYSTERESIS_CNT_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002a00c)
#define HWIO_GCC_SNOC_DCD_HYSTERESIS_CNT_RMSK                                                     0xffffffff
#define HWIO_GCC_SNOC_DCD_HYSTERESIS_CNT_IN          \
        in_dword_masked(HWIO_GCC_SNOC_DCD_HYSTERESIS_CNT_ADDR, HWIO_GCC_SNOC_DCD_HYSTERESIS_CNT_RMSK)
#define HWIO_GCC_SNOC_DCD_HYSTERESIS_CNT_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_DCD_HYSTERESIS_CNT_ADDR, m)
#define HWIO_GCC_SNOC_DCD_HYSTERESIS_CNT_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_DCD_HYSTERESIS_CNT_ADDR,v)
#define HWIO_GCC_SNOC_DCD_HYSTERESIS_CNT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_DCD_HYSTERESIS_CNT_ADDR,m,v,HWIO_GCC_SNOC_DCD_HYSTERESIS_CNT_IN)
#define HWIO_GCC_SNOC_DCD_HYSTERESIS_CNT_FIRST_CNT_BMSK                                           0xfffff000
#define HWIO_GCC_SNOC_DCD_HYSTERESIS_CNT_FIRST_CNT_SHFT                                                  0xc
#define HWIO_GCC_SNOC_DCD_HYSTERESIS_CNT_NEXT_CNT_BMSK                                                 0xfff
#define HWIO_GCC_SNOC_DCD_HYSTERESIS_CNT_NEXT_CNT_SHFT                                                   0x0

#define HWIO_GCC_PCNOC_DCD_CONFIG_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0002a010)
#define HWIO_GCC_PCNOC_DCD_CONFIG_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002a010)
#define HWIO_GCC_PCNOC_DCD_CONFIG_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002a010)
#define HWIO_GCC_PCNOC_DCD_CONFIG_RMSK                                                            0x80007fff
#define HWIO_GCC_PCNOC_DCD_CONFIG_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_DCD_CONFIG_ADDR, HWIO_GCC_PCNOC_DCD_CONFIG_RMSK)
#define HWIO_GCC_PCNOC_DCD_CONFIG_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_DCD_CONFIG_ADDR, m)
#define HWIO_GCC_PCNOC_DCD_CONFIG_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_DCD_CONFIG_ADDR,v)
#define HWIO_GCC_PCNOC_DCD_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_DCD_CONFIG_ADDR,m,v,HWIO_GCC_PCNOC_DCD_CONFIG_IN)
#define HWIO_GCC_PCNOC_DCD_CONFIG_DCD_ENABLE_BMSK                                                 0x80000000
#define HWIO_GCC_PCNOC_DCD_CONFIG_DCD_ENABLE_SHFT                                                       0x1f
#define HWIO_GCC_PCNOC_DCD_CONFIG_ALLOWED_DIV_BMSK                                                    0x7fff
#define HWIO_GCC_PCNOC_DCD_CONFIG_ALLOWED_DIV_SHFT                                                       0x0

#define HWIO_GCC_PCNOC_DCD_HYSTERESIS_CNT_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0002a014)
#define HWIO_GCC_PCNOC_DCD_HYSTERESIS_CNT_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0002a014)
#define HWIO_GCC_PCNOC_DCD_HYSTERESIS_CNT_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002a014)
#define HWIO_GCC_PCNOC_DCD_HYSTERESIS_CNT_RMSK                                                    0xffffffff
#define HWIO_GCC_PCNOC_DCD_HYSTERESIS_CNT_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_DCD_HYSTERESIS_CNT_ADDR, HWIO_GCC_PCNOC_DCD_HYSTERESIS_CNT_RMSK)
#define HWIO_GCC_PCNOC_DCD_HYSTERESIS_CNT_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_DCD_HYSTERESIS_CNT_ADDR, m)
#define HWIO_GCC_PCNOC_DCD_HYSTERESIS_CNT_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_DCD_HYSTERESIS_CNT_ADDR,v)
#define HWIO_GCC_PCNOC_DCD_HYSTERESIS_CNT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_DCD_HYSTERESIS_CNT_ADDR,m,v,HWIO_GCC_PCNOC_DCD_HYSTERESIS_CNT_IN)
#define HWIO_GCC_PCNOC_DCD_HYSTERESIS_CNT_FIRST_CNT_BMSK                                          0xfffff000
#define HWIO_GCC_PCNOC_DCD_HYSTERESIS_CNT_FIRST_CNT_SHFT                                                 0xc
#define HWIO_GCC_PCNOC_DCD_HYSTERESIS_CNT_NEXT_CNT_BMSK                                                0xfff
#define HWIO_GCC_PCNOC_DCD_HYSTERESIS_CNT_NEXT_CNT_SHFT                                                  0x0

#define HWIO_GCC_AUDIO_CORE_BCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c008)
#define HWIO_GCC_AUDIO_CORE_BCR_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c008)
#define HWIO_GCC_AUDIO_CORE_BCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c008)
#define HWIO_GCC_AUDIO_CORE_BCR_RMSK                                                              0x80000007
#define HWIO_GCC_AUDIO_CORE_BCR_IN          \
        in_dword_masked(HWIO_GCC_AUDIO_CORE_BCR_ADDR, HWIO_GCC_AUDIO_CORE_BCR_RMSK)
#define HWIO_GCC_AUDIO_CORE_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AUDIO_CORE_BCR_ADDR, m)
#define HWIO_GCC_AUDIO_CORE_BCR_OUT(v)      \
        out_dword(HWIO_GCC_AUDIO_CORE_BCR_ADDR,v)
#define HWIO_GCC_AUDIO_CORE_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AUDIO_CORE_BCR_ADDR,m,v,HWIO_GCC_AUDIO_CORE_BCR_IN)
#define HWIO_GCC_AUDIO_CORE_BCR_DFD_STATUS_BMSK                                                   0x80000000
#define HWIO_GCC_AUDIO_CORE_BCR_DFD_STATUS_SHFT                                                         0x1f
#define HWIO_GCC_AUDIO_CORE_BCR_FORCE_RESET_BMSK                                                         0x4
#define HWIO_GCC_AUDIO_CORE_BCR_FORCE_RESET_SHFT                                                         0x2
#define HWIO_GCC_AUDIO_CORE_BCR_DFD_EN_BMSK                                                              0x2
#define HWIO_GCC_AUDIO_CORE_BCR_DFD_EN_SHFT                                                              0x1
#define HWIO_GCC_AUDIO_CORE_BCR_BLK_ARES_BMSK                                                            0x1
#define HWIO_GCC_AUDIO_CORE_BCR_BLK_ARES_SHFT                                                            0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c054)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_PHYS                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c054)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c054)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_RMSK                                             0x800000f3
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_ROOT_OFF_BMSK                                    0x80000000
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_ROOT_OFF_SHFT                                          0x1f
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_DIRTY_D_BMSK                                           0x80
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_DIRTY_D_SHFT                                            0x7
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_DIRTY_N_BMSK                                           0x40
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_DIRTY_N_SHFT                                            0x6
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_DIRTY_M_BMSK                                           0x20
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_DIRTY_M_SHFT                                            0x5
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                    0x10
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                     0x4
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_ROOT_EN_BMSK                                            0x2
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_ROOT_EN_SHFT                                            0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_UPDATE_BMSK                                             0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_UPDATE_SHFT                                             0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c058)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_PHYS                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c058)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c058)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_RMSK                                                 0x371f
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_MODE_BMSK                                            0x3000
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_MODE_SHFT                                               0xc
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_SRC_SEL_BMSK                                          0x700
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_SRC_SEL_SHFT                                            0x8
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_SRC_DIV_BMSK                                           0x1f
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_SRC_DIV_SHFT                                            0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c05c)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c05c)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c05c)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_RMSK                                                          0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_M_BMSK                                                        0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_M_SHFT                                                         0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c060)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c060)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c060)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_RMSK                                                          0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_NOT_N_MINUS_M_BMSK                                            0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_NOT_N_MINUS_M_SHFT                                             0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c064)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c064)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c064)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_RMSK                                                          0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_NOT_2D_BMSK                                                   0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_NOT_2D_SHFT                                                    0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c068)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_PHYS                                                 (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c068)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c068)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_RMSK                                                 0x80000003
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_CLK_OFF_BMSK                                         0x80000000
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_CLK_OFF_SHFT                                               0x1f
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_HW_CTL_BMSK                                                 0x2
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_HW_CTL_SHFT                                                 0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_CLK_ENABLE_BMSK                                             0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_CLK_ENABLE_SHFT                                             0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c06c)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_PHYS                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c06c)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c06c)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_RMSK                                             0x800000f3
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_ROOT_OFF_BMSK                                    0x80000000
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_ROOT_OFF_SHFT                                          0x1f
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_DIRTY_D_BMSK                                           0x80
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_DIRTY_D_SHFT                                            0x7
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_DIRTY_N_BMSK                                           0x40
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_DIRTY_N_SHFT                                            0x6
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_DIRTY_M_BMSK                                           0x20
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_DIRTY_M_SHFT                                            0x5
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                    0x10
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                     0x4
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_ROOT_EN_BMSK                                            0x2
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_ROOT_EN_SHFT                                            0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_UPDATE_BMSK                                             0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_UPDATE_SHFT                                             0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c070)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_PHYS                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c070)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c070)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_RMSK                                                 0x371f
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_MODE_BMSK                                            0x3000
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_MODE_SHFT                                               0xc
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_SRC_SEL_BMSK                                          0x700
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_SRC_SEL_SHFT                                            0x8
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_SRC_DIV_BMSK                                           0x1f
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_SRC_DIV_SHFT                                            0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c074)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c074)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c074)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_RMSK                                                          0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_M_BMSK                                                        0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_M_SHFT                                                         0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c078)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c078)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c078)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_RMSK                                                          0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_NOT_N_MINUS_M_BMSK                                            0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_NOT_N_MINUS_M_SHFT                                             0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c07c)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c07c)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c07c)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_RMSK                                                          0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_NOT_2D_BMSK                                                   0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_NOT_2D_SHFT                                                    0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c080)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_PHYS                                                 (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c080)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c080)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_RMSK                                                 0x80000003
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_CLK_OFF_BMSK                                         0x80000000
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_CLK_OFF_SHFT                                               0x1f
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_HW_CTL_BMSK                                                 0x2
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_HW_CTL_SHFT                                                 0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_CLK_ENABLE_BMSK                                             0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_CLK_ENABLE_SHFT                                             0x0

#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c034)
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c034)
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c034)
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_RMSK                                                        0x800000f3
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_ADDR, HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_RMSK)
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_ROOT_OFF_BMSK                                               0x80000000
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_ROOT_OFF_SHFT                                                     0x1f
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_DIRTY_D_BMSK                                                      0x80
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_DIRTY_D_SHFT                                                       0x7
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_DIRTY_N_BMSK                                                      0x40
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_DIRTY_N_SHFT                                                       0x6
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_DIRTY_M_BMSK                                                      0x20
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_DIRTY_M_SHFT                                                       0x5
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                               0x10
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                0x4
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_ROOT_EN_BMSK                                                       0x2
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_ROOT_EN_SHFT                                                       0x1
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_UPDATE_BMSK                                                        0x1
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_UPDATE_SHFT                                                        0x0

#define HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c038)
#define HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c038)
#define HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c038)
#define HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_RMSK                                                            0x371f
#define HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_ADDR, HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_RMSK)
#define HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_MODE_BMSK                                                       0x3000
#define HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_MODE_SHFT                                                          0xc
#define HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_SRC_SEL_BMSK                                                     0x700
#define HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_SRC_SEL_SHFT                                                       0x8
#define HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_SRC_DIV_BMSK                                                      0x1f
#define HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_SRC_DIV_SHFT                                                       0x0

#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c010)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_PHYS                                                 (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c010)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c010)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_RMSK                                                 0x800000f3
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_ADDR, HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_RMSK)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_ROOT_OFF_BMSK                                        0x80000000
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_ROOT_OFF_SHFT                                              0x1f
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_DIRTY_D_BMSK                                               0x80
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_DIRTY_D_SHFT                                                0x7
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_DIRTY_N_BMSK                                               0x40
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_DIRTY_N_SHFT                                                0x6
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_DIRTY_M_BMSK                                               0x20
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_DIRTY_M_SHFT                                                0x5
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                        0x10
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                         0x4
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_ROOT_EN_BMSK                                                0x2
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_ROOT_EN_SHFT                                                0x1
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_UPDATE_BMSK                                                 0x1
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_UPDATE_SHFT                                                 0x0

#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c014)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_PHYS                                                 (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c014)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c014)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_RMSK                                                     0x371f
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_ADDR, HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_RMSK)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_MODE_BMSK                                                0x3000
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_MODE_SHFT                                                   0xc
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_SRC_SEL_BMSK                                              0x700
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_SRC_SEL_SHFT                                                0x8
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_SRC_DIV_BMSK                                               0x1f
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_SRC_DIV_SHFT                                                0x0

#define HWIO_GCC_ULTAUDIO_AHBFABRIC_M_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c018)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_M_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c018)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_M_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c018)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_M_RMSK                                                              0xff
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_M_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AHBFABRIC_M_ADDR, HWIO_GCC_ULTAUDIO_AHBFABRIC_M_RMSK)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_M_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AHBFABRIC_M_ADDR, m)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_M_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_AHBFABRIC_M_ADDR,v)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_AHBFABRIC_M_ADDR,m,v,HWIO_GCC_ULTAUDIO_AHBFABRIC_M_IN)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_M_M_BMSK                                                            0xff
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_M_M_SHFT                                                             0x0

#define HWIO_GCC_ULTAUDIO_AHBFABRIC_N_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c01c)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_N_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c01c)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_N_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c01c)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_N_RMSK                                                              0xff
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_N_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AHBFABRIC_N_ADDR, HWIO_GCC_ULTAUDIO_AHBFABRIC_N_RMSK)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_N_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AHBFABRIC_N_ADDR, m)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_N_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_AHBFABRIC_N_ADDR,v)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_AHBFABRIC_N_ADDR,m,v,HWIO_GCC_ULTAUDIO_AHBFABRIC_N_IN)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_N_NOT_N_MINUS_M_BMSK                                                0xff
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_N_NOT_N_MINUS_M_SHFT                                                 0x0

#define HWIO_GCC_ULTAUDIO_AHBFABRIC_D_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c020)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_D_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c020)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_D_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c020)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_D_RMSK                                                              0xff
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_D_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AHBFABRIC_D_ADDR, HWIO_GCC_ULTAUDIO_AHBFABRIC_D_RMSK)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_D_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AHBFABRIC_D_ADDR, m)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_D_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_AHBFABRIC_D_ADDR,v)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_AHBFABRIC_D_ADDR,m,v,HWIO_GCC_ULTAUDIO_AHBFABRIC_D_IN)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_D_NOT_2D_BMSK                                                       0xff
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_D_NOT_2D_SHFT                                                        0x0

#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_ADDR                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c024)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_PHYS                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c024)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_OFFS                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c024)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_RMSK                                        0x80007ff3
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_ADDR, HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_RMSK)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_ADDR,m,v,HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_IN)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_CLK_OFF_BMSK                                0x80000000
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_CLK_OFF_SHFT                                      0x1f
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_FORCE_MEM_CORE_ON_BMSK                          0x4000
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_FORCE_MEM_CORE_ON_SHFT                             0xe
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_FORCE_MEM_PERIPH_ON_BMSK                        0x2000
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_FORCE_MEM_PERIPH_ON_SHFT                           0xd
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                       0x1000
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                          0xc
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_WAKEUP_BMSK                                      0xf00
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_WAKEUP_SHFT                                        0x8
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_SLEEP_BMSK                                        0xf0
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_SLEEP_SHFT                                         0x4
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_HW_CTL_BMSK                                        0x2
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_HW_CTL_SHFT                                        0x1
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_CLK_ENABLE_BMSK                                    0x1
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_CLK_ENABLE_SHFT                                    0x0

#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_ADDR                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c028)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_PHYS                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c028)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_OFFS                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c028)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_RMSK                                            0x80000003
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_ADDR, HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_RMSK)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_ADDR,m,v,HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_IN)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_CLK_OFF_BMSK                                    0x80000000
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_CLK_OFF_SHFT                                          0x1f
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_HW_CTL_BMSK                                            0x2
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_HW_CTL_SHFT                                            0x1
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_CLK_ENABLE_BMSK                                        0x1
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_CLK_ENABLE_SHFT                                        0x0

#define HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_ADDR                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c030)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_PHYS                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c030)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_OFFS                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c030)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_RMSK                                        0x80000003
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_ADDR, HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_RMSK)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_ADDR,m,v,HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_IN)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_CLK_OFF_BMSK                                0x80000000
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_CLK_OFF_SHFT                                      0x1f
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_HW_CTL_BMSK                                        0x2
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_HW_CTL_SHFT                                        0x1
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_CLK_ENABLE_BMSK                                    0x1
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_CLK_ENABLE_SHFT                                    0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c084)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_PHYS                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c084)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c084)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_RMSK                                             0x800000f3
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_ROOT_OFF_BMSK                                    0x80000000
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_ROOT_OFF_SHFT                                          0x1f
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_DIRTY_D_BMSK                                           0x80
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_DIRTY_D_SHFT                                            0x7
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_DIRTY_N_BMSK                                           0x40
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_DIRTY_N_SHFT                                            0x6
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_DIRTY_M_BMSK                                           0x20
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_DIRTY_M_SHFT                                            0x5
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                    0x10
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                     0x4
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_ROOT_EN_BMSK                                            0x2
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_ROOT_EN_SHFT                                            0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_UPDATE_BMSK                                             0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_UPDATE_SHFT                                             0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c088)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_PHYS                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c088)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c088)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_RMSK                                                 0x371f
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_MODE_BMSK                                            0x3000
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_MODE_SHFT                                               0xc
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_SRC_SEL_BMSK                                          0x700
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_SRC_SEL_SHFT                                            0x8
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_SRC_DIV_BMSK                                           0x1f
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_SRC_DIV_SHFT                                            0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c08c)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c08c)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c08c)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_RMSK                                                          0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_M_BMSK                                                        0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_M_SHFT                                                         0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c090)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c090)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c090)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_RMSK                                                          0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_NOT_N_MINUS_M_BMSK                                            0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_NOT_N_MINUS_M_SHFT                                             0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c094)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c094)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c094)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_RMSK                                                          0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_NOT_2D_BMSK                                                   0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_NOT_2D_SHFT                                                    0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c098)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_PHYS                                                 (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c098)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c098)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_RMSK                                                 0x80000003
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_CLK_OFF_BMSK                                         0x80000000
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_CLK_OFF_SHFT                                               0x1f
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_HW_CTL_BMSK                                                 0x2
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_HW_CTL_SHFT                                                 0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_CLK_ENABLE_BMSK                                             0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_CLK_ENABLE_SHFT                                             0x0

#define HWIO_GCC_SYS_NOC_IPA_AXI_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0003e028)
#define HWIO_GCC_SYS_NOC_IPA_AXI_CBCR_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0003e028)
#define HWIO_GCC_SYS_NOC_IPA_AXI_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003e028)
#define HWIO_GCC_SYS_NOC_IPA_AXI_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_SYS_NOC_IPA_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SYS_NOC_IPA_AXI_CBCR_ADDR, HWIO_GCC_SYS_NOC_IPA_AXI_CBCR_RMSK)
#define HWIO_GCC_SYS_NOC_IPA_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_IPA_AXI_CBCR_ADDR, m)
#define HWIO_GCC_SYS_NOC_IPA_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SYS_NOC_IPA_AXI_CBCR_ADDR,v)
#define HWIO_GCC_SYS_NOC_IPA_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYS_NOC_IPA_AXI_CBCR_ADDR,m,v,HWIO_GCC_SYS_NOC_IPA_AXI_CBCR_IN)
#define HWIO_GCC_SYS_NOC_IPA_AXI_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_SYS_NOC_IPA_AXI_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_SYS_NOC_IPA_AXI_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_SYS_NOC_IPA_AXI_CBCR_CLK_ENABLE_SHFT                                                    0x0
#define HWIO_GCC_SYS_NOC_IPA_AXI_CBCR_CLK_ENABLE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_SYS_NOC_IPA_AXI_CBCR_CLK_ENABLE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_IPA_BCR_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0003e000)
#define HWIO_GCC_IPA_BCR_PHYS                                                                     (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0003e000)
#define HWIO_GCC_IPA_BCR_OFFS                                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003e000)
#define HWIO_GCC_IPA_BCR_RMSK                                                                            0x1
#define HWIO_GCC_IPA_BCR_IN          \
        in_dword_masked(HWIO_GCC_IPA_BCR_ADDR, HWIO_GCC_IPA_BCR_RMSK)
#define HWIO_GCC_IPA_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_IPA_BCR_ADDR, m)
#define HWIO_GCC_IPA_BCR_OUT(v)      \
        out_dword(HWIO_GCC_IPA_BCR_ADDR,v)
#define HWIO_GCC_IPA_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IPA_BCR_ADDR,m,v,HWIO_GCC_IPA_BCR_IN)
#define HWIO_GCC_IPA_BCR_BLK_ARES_BMSK                                                                   0x1
#define HWIO_GCC_IPA_BCR_BLK_ARES_SHFT                                                                   0x0
#define HWIO_GCC_IPA_BCR_BLK_ARES_DISABLE_FVAL                                                           0x0
#define HWIO_GCC_IPA_BCR_BLK_ARES_ENABLE_FVAL                                                            0x1

#define HWIO_GCC_IPA_CMD_RCGR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0003e004)
#define HWIO_GCC_IPA_CMD_RCGR_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0003e004)
#define HWIO_GCC_IPA_CMD_RCGR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003e004)
#define HWIO_GCC_IPA_CMD_RCGR_RMSK                                                                0x800000f3
#define HWIO_GCC_IPA_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_IPA_CMD_RCGR_ADDR, HWIO_GCC_IPA_CMD_RCGR_RMSK)
#define HWIO_GCC_IPA_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_IPA_CMD_RCGR_ADDR, m)
#define HWIO_GCC_IPA_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_IPA_CMD_RCGR_ADDR,v)
#define HWIO_GCC_IPA_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IPA_CMD_RCGR_ADDR,m,v,HWIO_GCC_IPA_CMD_RCGR_IN)
#define HWIO_GCC_IPA_CMD_RCGR_ROOT_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_IPA_CMD_RCGR_ROOT_OFF_SHFT                                                             0x1f
#define HWIO_GCC_IPA_CMD_RCGR_DIRTY_D_BMSK                                                              0x80
#define HWIO_GCC_IPA_CMD_RCGR_DIRTY_D_SHFT                                                               0x7
#define HWIO_GCC_IPA_CMD_RCGR_DIRTY_M_BMSK                                                              0x40
#define HWIO_GCC_IPA_CMD_RCGR_DIRTY_M_SHFT                                                               0x6
#define HWIO_GCC_IPA_CMD_RCGR_DIRTY_N_BMSK                                                              0x20
#define HWIO_GCC_IPA_CMD_RCGR_DIRTY_N_SHFT                                                               0x5
#define HWIO_GCC_IPA_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                       0x10
#define HWIO_GCC_IPA_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                        0x4
#define HWIO_GCC_IPA_CMD_RCGR_ROOT_EN_BMSK                                                               0x2
#define HWIO_GCC_IPA_CMD_RCGR_ROOT_EN_SHFT                                                               0x1
#define HWIO_GCC_IPA_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_IPA_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                        0x1
#define HWIO_GCC_IPA_CMD_RCGR_UPDATE_BMSK                                                                0x1
#define HWIO_GCC_IPA_CMD_RCGR_UPDATE_SHFT                                                                0x0
#define HWIO_GCC_IPA_CMD_RCGR_UPDATE_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_IPA_CMD_RCGR_UPDATE_ENABLE_FVAL                                                         0x1

#define HWIO_GCC_IPA_CFG_RCGR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0003e008)
#define HWIO_GCC_IPA_CFG_RCGR_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0003e008)
#define HWIO_GCC_IPA_CFG_RCGR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003e008)
#define HWIO_GCC_IPA_CFG_RCGR_RMSK                                                                    0x371f
#define HWIO_GCC_IPA_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_IPA_CFG_RCGR_ADDR, HWIO_GCC_IPA_CFG_RCGR_RMSK)
#define HWIO_GCC_IPA_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_IPA_CFG_RCGR_ADDR, m)
#define HWIO_GCC_IPA_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_IPA_CFG_RCGR_ADDR,v)
#define HWIO_GCC_IPA_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IPA_CFG_RCGR_ADDR,m,v,HWIO_GCC_IPA_CFG_RCGR_IN)
#define HWIO_GCC_IPA_CFG_RCGR_MODE_BMSK                                                               0x3000
#define HWIO_GCC_IPA_CFG_RCGR_MODE_SHFT                                                                  0xc
#define HWIO_GCC_IPA_CFG_RCGR_MODE_BYPASS_FVAL                                                           0x0
#define HWIO_GCC_IPA_CFG_RCGR_MODE_SWALLOW_FVAL                                                          0x1
#define HWIO_GCC_IPA_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                                        0x2
#define HWIO_GCC_IPA_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                                      0x3
#define HWIO_GCC_IPA_CFG_RCGR_SRC_SEL_BMSK                                                             0x700
#define HWIO_GCC_IPA_CFG_RCGR_SRC_SEL_SHFT                                                               0x8
#define HWIO_GCC_IPA_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                          0x0
#define HWIO_GCC_IPA_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                          0x1
#define HWIO_GCC_IPA_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                          0x2
#define HWIO_GCC_IPA_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                          0x3
#define HWIO_GCC_IPA_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                          0x4
#define HWIO_GCC_IPA_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                          0x5
#define HWIO_GCC_IPA_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                          0x6
#define HWIO_GCC_IPA_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                          0x7
#define HWIO_GCC_IPA_CFG_RCGR_SRC_DIV_BMSK                                                              0x1f
#define HWIO_GCC_IPA_CFG_RCGR_SRC_DIV_SHFT                                                               0x0
#define HWIO_GCC_IPA_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                        0x0
#define HWIO_GCC_IPA_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                          0x1
#define HWIO_GCC_IPA_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                        0x2
#define HWIO_GCC_IPA_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                          0x3
#define HWIO_GCC_IPA_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                        0x4
#define HWIO_GCC_IPA_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                          0x5
#define HWIO_GCC_IPA_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                        0x6
#define HWIO_GCC_IPA_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                          0x7
#define HWIO_GCC_IPA_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                        0x8
#define HWIO_GCC_IPA_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                          0x9
#define HWIO_GCC_IPA_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                        0xa
#define HWIO_GCC_IPA_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                          0xb
#define HWIO_GCC_IPA_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                        0xc
#define HWIO_GCC_IPA_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                          0xd
#define HWIO_GCC_IPA_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                        0xe
#define HWIO_GCC_IPA_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                          0xf
#define HWIO_GCC_IPA_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                       0x10
#define HWIO_GCC_IPA_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                         0x11
#define HWIO_GCC_IPA_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                       0x12
#define HWIO_GCC_IPA_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                        0x13
#define HWIO_GCC_IPA_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                      0x14
#define HWIO_GCC_IPA_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                        0x15
#define HWIO_GCC_IPA_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                      0x16
#define HWIO_GCC_IPA_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                        0x17
#define HWIO_GCC_IPA_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                      0x18
#define HWIO_GCC_IPA_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                        0x19
#define HWIO_GCC_IPA_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                      0x1a
#define HWIO_GCC_IPA_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                        0x1b
#define HWIO_GCC_IPA_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                      0x1c
#define HWIO_GCC_IPA_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                        0x1d
#define HWIO_GCC_IPA_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                      0x1e
#define HWIO_GCC_IPA_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                        0x1f

#define HWIO_GCC_IPA_M_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0003e00c)
#define HWIO_GCC_IPA_M_PHYS                                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0003e00c)
#define HWIO_GCC_IPA_M_OFFS                                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003e00c)
#define HWIO_GCC_IPA_M_RMSK                                                                             0xff
#define HWIO_GCC_IPA_M_IN          \
        in_dword_masked(HWIO_GCC_IPA_M_ADDR, HWIO_GCC_IPA_M_RMSK)
#define HWIO_GCC_IPA_M_INM(m)      \
        in_dword_masked(HWIO_GCC_IPA_M_ADDR, m)
#define HWIO_GCC_IPA_M_OUT(v)      \
        out_dword(HWIO_GCC_IPA_M_ADDR,v)
#define HWIO_GCC_IPA_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IPA_M_ADDR,m,v,HWIO_GCC_IPA_M_IN)
#define HWIO_GCC_IPA_M_M_BMSK                                                                           0xff
#define HWIO_GCC_IPA_M_M_SHFT                                                                            0x0

#define HWIO_GCC_IPA_N_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0003e010)
#define HWIO_GCC_IPA_N_PHYS                                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0003e010)
#define HWIO_GCC_IPA_N_OFFS                                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003e010)
#define HWIO_GCC_IPA_N_RMSK                                                                             0xff
#define HWIO_GCC_IPA_N_IN          \
        in_dword_masked(HWIO_GCC_IPA_N_ADDR, HWIO_GCC_IPA_N_RMSK)
#define HWIO_GCC_IPA_N_INM(m)      \
        in_dword_masked(HWIO_GCC_IPA_N_ADDR, m)
#define HWIO_GCC_IPA_N_OUT(v)      \
        out_dword(HWIO_GCC_IPA_N_ADDR,v)
#define HWIO_GCC_IPA_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IPA_N_ADDR,m,v,HWIO_GCC_IPA_N_IN)
#define HWIO_GCC_IPA_N_NOT_N_MINUS_M_BMSK                                                               0xff
#define HWIO_GCC_IPA_N_NOT_N_MINUS_M_SHFT                                                                0x0

#define HWIO_GCC_IPA_D_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0003e014)
#define HWIO_GCC_IPA_D_PHYS                                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0003e014)
#define HWIO_GCC_IPA_D_OFFS                                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003e014)
#define HWIO_GCC_IPA_D_RMSK                                                                             0xff
#define HWIO_GCC_IPA_D_IN          \
        in_dword_masked(HWIO_GCC_IPA_D_ADDR, HWIO_GCC_IPA_D_RMSK)
#define HWIO_GCC_IPA_D_INM(m)      \
        in_dword_masked(HWIO_GCC_IPA_D_ADDR, m)
#define HWIO_GCC_IPA_D_OUT(v)      \
        out_dword(HWIO_GCC_IPA_D_ADDR,v)
#define HWIO_GCC_IPA_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IPA_D_ADDR,m,v,HWIO_GCC_IPA_D_IN)
#define HWIO_GCC_IPA_D_NOT_2D_BMSK                                                                      0xff
#define HWIO_GCC_IPA_D_NOT_2D_SHFT                                                                       0x0

#define HWIO_GCC_IPA_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0003e018)
#define HWIO_GCC_IPA_CBCR_PHYS                                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0003e018)
#define HWIO_GCC_IPA_CBCR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003e018)
#define HWIO_GCC_IPA_CBCR_RMSK                                                                    0x80007ff1
#define HWIO_GCC_IPA_CBCR_IN          \
        in_dword_masked(HWIO_GCC_IPA_CBCR_ADDR, HWIO_GCC_IPA_CBCR_RMSK)
#define HWIO_GCC_IPA_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_IPA_CBCR_ADDR, m)
#define HWIO_GCC_IPA_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_IPA_CBCR_ADDR,v)
#define HWIO_GCC_IPA_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IPA_CBCR_ADDR,m,v,HWIO_GCC_IPA_CBCR_IN)
#define HWIO_GCC_IPA_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_IPA_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_IPA_CBCR_FORCE_MEM_CORE_ON_BMSK                                                      0x4000
#define HWIO_GCC_IPA_CBCR_FORCE_MEM_CORE_ON_SHFT                                                         0xe
#define HWIO_GCC_IPA_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                           0x0
#define HWIO_GCC_IPA_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                            0x1
#define HWIO_GCC_IPA_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                    0x2000
#define HWIO_GCC_IPA_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                       0xd
#define HWIO_GCC_IPA_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                         0x0
#define HWIO_GCC_IPA_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                          0x1
#define HWIO_GCC_IPA_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                   0x1000
#define HWIO_GCC_IPA_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                      0xc
#define HWIO_GCC_IPA_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                        0x0
#define HWIO_GCC_IPA_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                         0x1
#define HWIO_GCC_IPA_CBCR_WAKEUP_BMSK                                                                  0xf00
#define HWIO_GCC_IPA_CBCR_WAKEUP_SHFT                                                                    0x8
#define HWIO_GCC_IPA_CBCR_WAKEUP_CLOCK0_FVAL                                                             0x0
#define HWIO_GCC_IPA_CBCR_WAKEUP_CLOCK1_FVAL                                                             0x1
#define HWIO_GCC_IPA_CBCR_WAKEUP_CLOCK2_FVAL                                                             0x2
#define HWIO_GCC_IPA_CBCR_WAKEUP_CLOCK3_FVAL                                                             0x3
#define HWIO_GCC_IPA_CBCR_WAKEUP_CLOCK4_FVAL                                                             0x4
#define HWIO_GCC_IPA_CBCR_WAKEUP_CLOCK5_FVAL                                                             0x5
#define HWIO_GCC_IPA_CBCR_WAKEUP_CLOCK6_FVAL                                                             0x6
#define HWIO_GCC_IPA_CBCR_WAKEUP_CLOCK7_FVAL                                                             0x7
#define HWIO_GCC_IPA_CBCR_WAKEUP_CLOCK8_FVAL                                                             0x8
#define HWIO_GCC_IPA_CBCR_WAKEUP_CLOCK9_FVAL                                                             0x9
#define HWIO_GCC_IPA_CBCR_WAKEUP_CLOCK10_FVAL                                                            0xa
#define HWIO_GCC_IPA_CBCR_WAKEUP_CLOCK11_FVAL                                                            0xb
#define HWIO_GCC_IPA_CBCR_WAKEUP_CLOCK12_FVAL                                                            0xc
#define HWIO_GCC_IPA_CBCR_WAKEUP_CLOCK13_FVAL                                                            0xd
#define HWIO_GCC_IPA_CBCR_WAKEUP_CLOCK14_FVAL                                                            0xe
#define HWIO_GCC_IPA_CBCR_WAKEUP_CLOCK15_FVAL                                                            0xf
#define HWIO_GCC_IPA_CBCR_SLEEP_BMSK                                                                    0xf0
#define HWIO_GCC_IPA_CBCR_SLEEP_SHFT                                                                     0x4
#define HWIO_GCC_IPA_CBCR_SLEEP_CLOCK0_FVAL                                                              0x0
#define HWIO_GCC_IPA_CBCR_SLEEP_CLOCK1_FVAL                                                              0x1
#define HWIO_GCC_IPA_CBCR_SLEEP_CLOCK2_FVAL                                                              0x2
#define HWIO_GCC_IPA_CBCR_SLEEP_CLOCK3_FVAL                                                              0x3
#define HWIO_GCC_IPA_CBCR_SLEEP_CLOCK4_FVAL                                                              0x4
#define HWIO_GCC_IPA_CBCR_SLEEP_CLOCK5_FVAL                                                              0x5
#define HWIO_GCC_IPA_CBCR_SLEEP_CLOCK6_FVAL                                                              0x6
#define HWIO_GCC_IPA_CBCR_SLEEP_CLOCK7_FVAL                                                              0x7
#define HWIO_GCC_IPA_CBCR_SLEEP_CLOCK8_FVAL                                                              0x8
#define HWIO_GCC_IPA_CBCR_SLEEP_CLOCK9_FVAL                                                              0x9
#define HWIO_GCC_IPA_CBCR_SLEEP_CLOCK10_FVAL                                                             0xa
#define HWIO_GCC_IPA_CBCR_SLEEP_CLOCK11_FVAL                                                             0xb
#define HWIO_GCC_IPA_CBCR_SLEEP_CLOCK12_FVAL                                                             0xc
#define HWIO_GCC_IPA_CBCR_SLEEP_CLOCK13_FVAL                                                             0xd
#define HWIO_GCC_IPA_CBCR_SLEEP_CLOCK14_FVAL                                                             0xe
#define HWIO_GCC_IPA_CBCR_SLEEP_CLOCK15_FVAL                                                             0xf
#define HWIO_GCC_IPA_CBCR_CLK_ENABLE_BMSK                                                                0x1
#define HWIO_GCC_IPA_CBCR_CLK_ENABLE_SHFT                                                                0x0
#define HWIO_GCC_IPA_CBCR_CLK_ENABLE_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_IPA_CBCR_CLK_ENABLE_ENABLE_FVAL                                                         0x1

#define HWIO_GCC_IPA_AHB_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0003e01c)
#define HWIO_GCC_IPA_AHB_CBCR_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0003e01c)
#define HWIO_GCC_IPA_AHB_CBCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003e01c)
#define HWIO_GCC_IPA_AHB_CBCR_RMSK                                                                0xf0008001
#define HWIO_GCC_IPA_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_IPA_AHB_CBCR_ADDR, HWIO_GCC_IPA_AHB_CBCR_RMSK)
#define HWIO_GCC_IPA_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_IPA_AHB_CBCR_ADDR, m)
#define HWIO_GCC_IPA_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_IPA_AHB_CBCR_ADDR,v)
#define HWIO_GCC_IPA_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IPA_AHB_CBCR_ADDR,m,v,HWIO_GCC_IPA_AHB_CBCR_IN)
#define HWIO_GCC_IPA_AHB_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_IPA_AHB_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_IPA_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                       0x70000000
#define HWIO_GCC_IPA_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                             0x1c
#define HWIO_GCC_IPA_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                               0x8000
#define HWIO_GCC_IPA_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                  0xf
#define HWIO_GCC_IPA_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                          0x0
#define HWIO_GCC_IPA_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                           0x1
#define HWIO_GCC_IPA_AHB_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_IPA_AHB_CBCR_CLK_ENABLE_SHFT                                                            0x0
#define HWIO_GCC_IPA_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_IPA_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                                     0x1

#define HWIO_GCC_IPA_SLEEP_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0003e020)
#define HWIO_GCC_IPA_SLEEP_CBCR_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0003e020)
#define HWIO_GCC_IPA_SLEEP_CBCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003e020)
#define HWIO_GCC_IPA_SLEEP_CBCR_RMSK                                                              0x80000001
#define HWIO_GCC_IPA_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_IPA_SLEEP_CBCR_ADDR, HWIO_GCC_IPA_SLEEP_CBCR_RMSK)
#define HWIO_GCC_IPA_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_IPA_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_IPA_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_IPA_SLEEP_CBCR_ADDR,v)
#define HWIO_GCC_IPA_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IPA_SLEEP_CBCR_ADDR,m,v,HWIO_GCC_IPA_SLEEP_CBCR_IN)
#define HWIO_GCC_IPA_SLEEP_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_IPA_SLEEP_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_IPA_SLEEP_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_IPA_SLEEP_CBCR_CLK_ENABLE_SHFT                                                          0x0
#define HWIO_GCC_IPA_SLEEP_CBCR_CLK_ENABLE_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_IPA_SLEEP_CBCR_CLK_ENABLE_ENABLE_FVAL                                                   0x1

#define HWIO_GCC_RBCPR_MX_BCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0003d000)
#define HWIO_GCC_RBCPR_MX_BCR_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0003d000)
#define HWIO_GCC_RBCPR_MX_BCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003d000)
#define HWIO_GCC_RBCPR_MX_BCR_RMSK                                                                       0x1
#define HWIO_GCC_RBCPR_MX_BCR_IN          \
        in_dword_masked(HWIO_GCC_RBCPR_MX_BCR_ADDR, HWIO_GCC_RBCPR_MX_BCR_RMSK)
#define HWIO_GCC_RBCPR_MX_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_MX_BCR_ADDR, m)
#define HWIO_GCC_RBCPR_MX_BCR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_MX_BCR_ADDR,v)
#define HWIO_GCC_RBCPR_MX_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_MX_BCR_ADDR,m,v,HWIO_GCC_RBCPR_MX_BCR_IN)
#define HWIO_GCC_RBCPR_MX_BCR_BLK_ARES_BMSK                                                              0x1
#define HWIO_GCC_RBCPR_MX_BCR_BLK_ARES_SHFT                                                              0x0
#define HWIO_GCC_RBCPR_MX_BCR_BLK_ARES_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_RBCPR_MX_BCR_BLK_ARES_ENABLE_FVAL                                                       0x1

#define HWIO_GCC_RBCPR_MX_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0003d004)
#define HWIO_GCC_RBCPR_MX_CBCR_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0003d004)
#define HWIO_GCC_RBCPR_MX_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003d004)
#define HWIO_GCC_RBCPR_MX_CBCR_RMSK                                                               0x80000001
#define HWIO_GCC_RBCPR_MX_CBCR_IN          \
        in_dword_masked(HWIO_GCC_RBCPR_MX_CBCR_ADDR, HWIO_GCC_RBCPR_MX_CBCR_RMSK)
#define HWIO_GCC_RBCPR_MX_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_MX_CBCR_ADDR, m)
#define HWIO_GCC_RBCPR_MX_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_MX_CBCR_ADDR,v)
#define HWIO_GCC_RBCPR_MX_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_MX_CBCR_ADDR,m,v,HWIO_GCC_RBCPR_MX_CBCR_IN)
#define HWIO_GCC_RBCPR_MX_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_RBCPR_MX_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_RBCPR_MX_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_RBCPR_MX_CBCR_CLK_ENABLE_SHFT                                                           0x0
#define HWIO_GCC_RBCPR_MX_CBCR_CLK_ENABLE_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_RBCPR_MX_CBCR_CLK_ENABLE_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_RBCPR_MX_AHB_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0003d008)
#define HWIO_GCC_RBCPR_MX_AHB_CBCR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0003d008)
#define HWIO_GCC_RBCPR_MX_AHB_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003d008)
#define HWIO_GCC_RBCPR_MX_AHB_CBCR_RMSK                                                           0xf0008001
#define HWIO_GCC_RBCPR_MX_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_RBCPR_MX_AHB_CBCR_ADDR, HWIO_GCC_RBCPR_MX_AHB_CBCR_RMSK)
#define HWIO_GCC_RBCPR_MX_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_MX_AHB_CBCR_ADDR, m)
#define HWIO_GCC_RBCPR_MX_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_MX_AHB_CBCR_ADDR,v)
#define HWIO_GCC_RBCPR_MX_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_MX_AHB_CBCR_ADDR,m,v,HWIO_GCC_RBCPR_MX_AHB_CBCR_IN)
#define HWIO_GCC_RBCPR_MX_AHB_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_RBCPR_MX_AHB_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_RBCPR_MX_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                  0x70000000
#define HWIO_GCC_RBCPR_MX_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                        0x1c
#define HWIO_GCC_RBCPR_MX_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                          0x8000
#define HWIO_GCC_RBCPR_MX_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                             0xf
#define HWIO_GCC_RBCPR_MX_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                     0x0
#define HWIO_GCC_RBCPR_MX_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                      0x1
#define HWIO_GCC_RBCPR_MX_AHB_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_RBCPR_MX_AHB_CBCR_CLK_ENABLE_SHFT                                                       0x0
#define HWIO_GCC_RBCPR_MX_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_RBCPR_MX_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_RBCPR_MX_CMD_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0003d00c)
#define HWIO_GCC_RBCPR_MX_CMD_RCGR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0003d00c)
#define HWIO_GCC_RBCPR_MX_CMD_RCGR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003d00c)
#define HWIO_GCC_RBCPR_MX_CMD_RCGR_RMSK                                                           0x80000013
#define HWIO_GCC_RBCPR_MX_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_RBCPR_MX_CMD_RCGR_ADDR, HWIO_GCC_RBCPR_MX_CMD_RCGR_RMSK)
#define HWIO_GCC_RBCPR_MX_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_MX_CMD_RCGR_ADDR, m)
#define HWIO_GCC_RBCPR_MX_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_MX_CMD_RCGR_ADDR,v)
#define HWIO_GCC_RBCPR_MX_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_MX_CMD_RCGR_ADDR,m,v,HWIO_GCC_RBCPR_MX_CMD_RCGR_IN)
#define HWIO_GCC_RBCPR_MX_CMD_RCGR_ROOT_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_RBCPR_MX_CMD_RCGR_ROOT_OFF_SHFT                                                        0x1f
#define HWIO_GCC_RBCPR_MX_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                  0x10
#define HWIO_GCC_RBCPR_MX_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                   0x4
#define HWIO_GCC_RBCPR_MX_CMD_RCGR_ROOT_EN_BMSK                                                          0x2
#define HWIO_GCC_RBCPR_MX_CMD_RCGR_ROOT_EN_SHFT                                                          0x1
#define HWIO_GCC_RBCPR_MX_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_RBCPR_MX_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                   0x1
#define HWIO_GCC_RBCPR_MX_CMD_RCGR_UPDATE_BMSK                                                           0x1
#define HWIO_GCC_RBCPR_MX_CMD_RCGR_UPDATE_SHFT                                                           0x0
#define HWIO_GCC_RBCPR_MX_CMD_RCGR_UPDATE_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_RBCPR_MX_CMD_RCGR_UPDATE_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_RBCPR_MX_CFG_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0003d010)
#define HWIO_GCC_RBCPR_MX_CFG_RCGR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0003d010)
#define HWIO_GCC_RBCPR_MX_CFG_RCGR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003d010)
#define HWIO_GCC_RBCPR_MX_CFG_RCGR_RMSK                                                                0x71f
#define HWIO_GCC_RBCPR_MX_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_RBCPR_MX_CFG_RCGR_ADDR, HWIO_GCC_RBCPR_MX_CFG_RCGR_RMSK)
#define HWIO_GCC_RBCPR_MX_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_MX_CFG_RCGR_ADDR, m)
#define HWIO_GCC_RBCPR_MX_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_MX_CFG_RCGR_ADDR,v)
#define HWIO_GCC_RBCPR_MX_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_MX_CFG_RCGR_ADDR,m,v,HWIO_GCC_RBCPR_MX_CFG_RCGR_IN)
#define HWIO_GCC_RBCPR_MX_CFG_RCGR_SRC_SEL_BMSK                                                        0x700
#define HWIO_GCC_RBCPR_MX_CFG_RCGR_SRC_SEL_SHFT                                                          0x8
#define HWIO_GCC_RBCPR_MX_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                     0x0
#define HWIO_GCC_RBCPR_MX_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                     0x1
#define HWIO_GCC_RBCPR_MX_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                     0x2
#define HWIO_GCC_RBCPR_MX_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                     0x3
#define HWIO_GCC_RBCPR_MX_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                     0x4
#define HWIO_GCC_RBCPR_MX_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                     0x5
#define HWIO_GCC_RBCPR_MX_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                     0x6
#define HWIO_GCC_RBCPR_MX_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                     0x7
#define HWIO_GCC_RBCPR_MX_CFG_RCGR_SRC_DIV_BMSK                                                         0x1f
#define HWIO_GCC_RBCPR_MX_CFG_RCGR_SRC_DIV_SHFT                                                          0x0
#define HWIO_GCC_RBCPR_MX_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                   0x0
#define HWIO_GCC_RBCPR_MX_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                     0x1
#define HWIO_GCC_RBCPR_MX_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                   0x2
#define HWIO_GCC_RBCPR_MX_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                     0x3
#define HWIO_GCC_RBCPR_MX_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                   0x4
#define HWIO_GCC_RBCPR_MX_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                     0x5
#define HWIO_GCC_RBCPR_MX_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                   0x6
#define HWIO_GCC_RBCPR_MX_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                     0x7
#define HWIO_GCC_RBCPR_MX_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                   0x8
#define HWIO_GCC_RBCPR_MX_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                     0x9
#define HWIO_GCC_RBCPR_MX_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                   0xa
#define HWIO_GCC_RBCPR_MX_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                     0xb
#define HWIO_GCC_RBCPR_MX_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                   0xc
#define HWIO_GCC_RBCPR_MX_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                     0xd
#define HWIO_GCC_RBCPR_MX_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                   0xe
#define HWIO_GCC_RBCPR_MX_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                     0xf
#define HWIO_GCC_RBCPR_MX_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                  0x10
#define HWIO_GCC_RBCPR_MX_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                    0x11
#define HWIO_GCC_RBCPR_MX_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                  0x12
#define HWIO_GCC_RBCPR_MX_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                   0x13
#define HWIO_GCC_RBCPR_MX_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                 0x14
#define HWIO_GCC_RBCPR_MX_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                   0x15
#define HWIO_GCC_RBCPR_MX_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                 0x16
#define HWIO_GCC_RBCPR_MX_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                   0x17
#define HWIO_GCC_RBCPR_MX_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                 0x18
#define HWIO_GCC_RBCPR_MX_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                   0x19
#define HWIO_GCC_RBCPR_MX_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                 0x1a
#define HWIO_GCC_RBCPR_MX_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                   0x1b
#define HWIO_GCC_RBCPR_MX_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                 0x1c
#define HWIO_GCC_RBCPR_MX_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                   0x1d
#define HWIO_GCC_RBCPR_MX_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                 0x1e
#define HWIO_GCC_RBCPR_MX_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                   0x1f

#define HWIO_GCC_QPIC_BCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0003f000)
#define HWIO_GCC_QPIC_BCR_PHYS                                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0003f000)
#define HWIO_GCC_QPIC_BCR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003f000)
#define HWIO_GCC_QPIC_BCR_RMSK                                                                           0x1
#define HWIO_GCC_QPIC_BCR_IN          \
        in_dword_masked(HWIO_GCC_QPIC_BCR_ADDR, HWIO_GCC_QPIC_BCR_RMSK)
#define HWIO_GCC_QPIC_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QPIC_BCR_ADDR, m)
#define HWIO_GCC_QPIC_BCR_OUT(v)      \
        out_dword(HWIO_GCC_QPIC_BCR_ADDR,v)
#define HWIO_GCC_QPIC_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QPIC_BCR_ADDR,m,v,HWIO_GCC_QPIC_BCR_IN)
#define HWIO_GCC_QPIC_BCR_BLK_ARES_BMSK                                                                  0x1
#define HWIO_GCC_QPIC_BCR_BLK_ARES_SHFT                                                                  0x0
#define HWIO_GCC_QPIC_BCR_BLK_ARES_DISABLE_FVAL                                                          0x0
#define HWIO_GCC_QPIC_BCR_BLK_ARES_ENABLE_FVAL                                                           0x1

#define HWIO_GCC_QPIC_CMD_RCGR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0003f004)
#define HWIO_GCC_QPIC_CMD_RCGR_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0003f004)
#define HWIO_GCC_QPIC_CMD_RCGR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003f004)
#define HWIO_GCC_QPIC_CMD_RCGR_RMSK                                                               0x800000f3
#define HWIO_GCC_QPIC_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QPIC_CMD_RCGR_ADDR, HWIO_GCC_QPIC_CMD_RCGR_RMSK)
#define HWIO_GCC_QPIC_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QPIC_CMD_RCGR_ADDR, m)
#define HWIO_GCC_QPIC_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QPIC_CMD_RCGR_ADDR,v)
#define HWIO_GCC_QPIC_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QPIC_CMD_RCGR_ADDR,m,v,HWIO_GCC_QPIC_CMD_RCGR_IN)
#define HWIO_GCC_QPIC_CMD_RCGR_ROOT_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_QPIC_CMD_RCGR_ROOT_OFF_SHFT                                                            0x1f
#define HWIO_GCC_QPIC_CMD_RCGR_DIRTY_D_BMSK                                                             0x80
#define HWIO_GCC_QPIC_CMD_RCGR_DIRTY_D_SHFT                                                              0x7
#define HWIO_GCC_QPIC_CMD_RCGR_DIRTY_M_BMSK                                                             0x40
#define HWIO_GCC_QPIC_CMD_RCGR_DIRTY_M_SHFT                                                              0x6
#define HWIO_GCC_QPIC_CMD_RCGR_DIRTY_N_BMSK                                                             0x20
#define HWIO_GCC_QPIC_CMD_RCGR_DIRTY_N_SHFT                                                              0x5
#define HWIO_GCC_QPIC_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                      0x10
#define HWIO_GCC_QPIC_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                       0x4
#define HWIO_GCC_QPIC_CMD_RCGR_ROOT_EN_BMSK                                                              0x2
#define HWIO_GCC_QPIC_CMD_RCGR_ROOT_EN_SHFT                                                              0x1
#define HWIO_GCC_QPIC_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_QPIC_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                       0x1
#define HWIO_GCC_QPIC_CMD_RCGR_UPDATE_BMSK                                                               0x1
#define HWIO_GCC_QPIC_CMD_RCGR_UPDATE_SHFT                                                               0x0
#define HWIO_GCC_QPIC_CMD_RCGR_UPDATE_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_QPIC_CMD_RCGR_UPDATE_ENABLE_FVAL                                                        0x1

#define HWIO_GCC_QPIC_CFG_RCGR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0003f008)
#define HWIO_GCC_QPIC_CFG_RCGR_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0003f008)
#define HWIO_GCC_QPIC_CFG_RCGR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003f008)
#define HWIO_GCC_QPIC_CFG_RCGR_RMSK                                                                   0x371f
#define HWIO_GCC_QPIC_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QPIC_CFG_RCGR_ADDR, HWIO_GCC_QPIC_CFG_RCGR_RMSK)
#define HWIO_GCC_QPIC_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QPIC_CFG_RCGR_ADDR, m)
#define HWIO_GCC_QPIC_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QPIC_CFG_RCGR_ADDR,v)
#define HWIO_GCC_QPIC_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QPIC_CFG_RCGR_ADDR,m,v,HWIO_GCC_QPIC_CFG_RCGR_IN)
#define HWIO_GCC_QPIC_CFG_RCGR_MODE_BMSK                                                              0x3000
#define HWIO_GCC_QPIC_CFG_RCGR_MODE_SHFT                                                                 0xc
#define HWIO_GCC_QPIC_CFG_RCGR_MODE_BYPASS_FVAL                                                          0x0
#define HWIO_GCC_QPIC_CFG_RCGR_MODE_SWALLOW_FVAL                                                         0x1
#define HWIO_GCC_QPIC_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                                       0x2
#define HWIO_GCC_QPIC_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                                     0x3
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_SEL_BMSK                                                            0x700
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_SEL_SHFT                                                              0x8
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                         0x0
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                         0x1
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                         0x2
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                         0x3
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                         0x4
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                         0x5
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                         0x6
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                         0x7
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_BMSK                                                             0x1f
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_SHFT                                                              0x0
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                       0x0
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                         0x1
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                       0x2
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                         0x3
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                       0x4
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                         0x5
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                       0x6
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                         0x7
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                       0x8
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                         0x9
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                       0xa
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                         0xb
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                       0xc
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                         0xd
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                       0xe
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                         0xf
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                      0x10
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                        0x11
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                      0x12
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                       0x13
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                     0x14
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                       0x15
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                     0x16
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                       0x17
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                     0x18
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                       0x19
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                     0x1a
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                       0x1b
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                     0x1c
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                       0x1d
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                     0x1e
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                       0x1f

#define HWIO_GCC_QPIC_M_ADDR                                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0003f00c)
#define HWIO_GCC_QPIC_M_PHYS                                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0003f00c)
#define HWIO_GCC_QPIC_M_OFFS                                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003f00c)
#define HWIO_GCC_QPIC_M_RMSK                                                                            0xff
#define HWIO_GCC_QPIC_M_IN          \
        in_dword_masked(HWIO_GCC_QPIC_M_ADDR, HWIO_GCC_QPIC_M_RMSK)
#define HWIO_GCC_QPIC_M_INM(m)      \
        in_dword_masked(HWIO_GCC_QPIC_M_ADDR, m)
#define HWIO_GCC_QPIC_M_OUT(v)      \
        out_dword(HWIO_GCC_QPIC_M_ADDR,v)
#define HWIO_GCC_QPIC_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QPIC_M_ADDR,m,v,HWIO_GCC_QPIC_M_IN)
#define HWIO_GCC_QPIC_M_M_BMSK                                                                          0xff
#define HWIO_GCC_QPIC_M_M_SHFT                                                                           0x0

#define HWIO_GCC_QPIC_N_ADDR                                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0003f010)
#define HWIO_GCC_QPIC_N_PHYS                                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0003f010)
#define HWIO_GCC_QPIC_N_OFFS                                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003f010)
#define HWIO_GCC_QPIC_N_RMSK                                                                            0xff
#define HWIO_GCC_QPIC_N_IN          \
        in_dword_masked(HWIO_GCC_QPIC_N_ADDR, HWIO_GCC_QPIC_N_RMSK)
#define HWIO_GCC_QPIC_N_INM(m)      \
        in_dword_masked(HWIO_GCC_QPIC_N_ADDR, m)
#define HWIO_GCC_QPIC_N_OUT(v)      \
        out_dword(HWIO_GCC_QPIC_N_ADDR,v)
#define HWIO_GCC_QPIC_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QPIC_N_ADDR,m,v,HWIO_GCC_QPIC_N_IN)
#define HWIO_GCC_QPIC_N_NOT_N_MINUS_M_BMSK                                                              0xff
#define HWIO_GCC_QPIC_N_NOT_N_MINUS_M_SHFT                                                               0x0

#define HWIO_GCC_QPIC_D_ADDR                                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0003f014)
#define HWIO_GCC_QPIC_D_PHYS                                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0003f014)
#define HWIO_GCC_QPIC_D_OFFS                                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003f014)
#define HWIO_GCC_QPIC_D_RMSK                                                                            0xff
#define HWIO_GCC_QPIC_D_IN          \
        in_dword_masked(HWIO_GCC_QPIC_D_ADDR, HWIO_GCC_QPIC_D_RMSK)
#define HWIO_GCC_QPIC_D_INM(m)      \
        in_dword_masked(HWIO_GCC_QPIC_D_ADDR, m)
#define HWIO_GCC_QPIC_D_OUT(v)      \
        out_dword(HWIO_GCC_QPIC_D_ADDR,v)
#define HWIO_GCC_QPIC_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QPIC_D_ADDR,m,v,HWIO_GCC_QPIC_D_IN)
#define HWIO_GCC_QPIC_D_NOT_2D_BMSK                                                                     0xff
#define HWIO_GCC_QPIC_D_NOT_2D_SHFT                                                                      0x0

#define HWIO_GCC_QPIC_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0003f018)
#define HWIO_GCC_QPIC_CBCR_PHYS                                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0003f018)
#define HWIO_GCC_QPIC_CBCR_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003f018)
#define HWIO_GCC_QPIC_CBCR_RMSK                                                                   0x80007ff1
#define HWIO_GCC_QPIC_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QPIC_CBCR_ADDR, HWIO_GCC_QPIC_CBCR_RMSK)
#define HWIO_GCC_QPIC_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QPIC_CBCR_ADDR, m)
#define HWIO_GCC_QPIC_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QPIC_CBCR_ADDR,v)
#define HWIO_GCC_QPIC_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QPIC_CBCR_ADDR,m,v,HWIO_GCC_QPIC_CBCR_IN)
#define HWIO_GCC_QPIC_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_QPIC_CBCR_CLK_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_QPIC_CBCR_FORCE_MEM_CORE_ON_BMSK                                                     0x4000
#define HWIO_GCC_QPIC_CBCR_FORCE_MEM_CORE_ON_SHFT                                                        0xe
#define HWIO_GCC_QPIC_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                          0x0
#define HWIO_GCC_QPIC_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                           0x1
#define HWIO_GCC_QPIC_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                   0x2000
#define HWIO_GCC_QPIC_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                      0xd
#define HWIO_GCC_QPIC_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                        0x0
#define HWIO_GCC_QPIC_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                         0x1
#define HWIO_GCC_QPIC_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                  0x1000
#define HWIO_GCC_QPIC_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                     0xc
#define HWIO_GCC_QPIC_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                       0x0
#define HWIO_GCC_QPIC_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                        0x1
#define HWIO_GCC_QPIC_CBCR_WAKEUP_BMSK                                                                 0xf00
#define HWIO_GCC_QPIC_CBCR_WAKEUP_SHFT                                                                   0x8
#define HWIO_GCC_QPIC_CBCR_WAKEUP_CLOCK0_FVAL                                                            0x0
#define HWIO_GCC_QPIC_CBCR_WAKEUP_CLOCK1_FVAL                                                            0x1
#define HWIO_GCC_QPIC_CBCR_WAKEUP_CLOCK2_FVAL                                                            0x2
#define HWIO_GCC_QPIC_CBCR_WAKEUP_CLOCK3_FVAL                                                            0x3
#define HWIO_GCC_QPIC_CBCR_WAKEUP_CLOCK4_FVAL                                                            0x4
#define HWIO_GCC_QPIC_CBCR_WAKEUP_CLOCK5_FVAL                                                            0x5
#define HWIO_GCC_QPIC_CBCR_WAKEUP_CLOCK6_FVAL                                                            0x6
#define HWIO_GCC_QPIC_CBCR_WAKEUP_CLOCK7_FVAL                                                            0x7
#define HWIO_GCC_QPIC_CBCR_WAKEUP_CLOCK8_FVAL                                                            0x8
#define HWIO_GCC_QPIC_CBCR_WAKEUP_CLOCK9_FVAL                                                            0x9
#define HWIO_GCC_QPIC_CBCR_WAKEUP_CLOCK10_FVAL                                                           0xa
#define HWIO_GCC_QPIC_CBCR_WAKEUP_CLOCK11_FVAL                                                           0xb
#define HWIO_GCC_QPIC_CBCR_WAKEUP_CLOCK12_FVAL                                                           0xc
#define HWIO_GCC_QPIC_CBCR_WAKEUP_CLOCK13_FVAL                                                           0xd
#define HWIO_GCC_QPIC_CBCR_WAKEUP_CLOCK14_FVAL                                                           0xe
#define HWIO_GCC_QPIC_CBCR_WAKEUP_CLOCK15_FVAL                                                           0xf
#define HWIO_GCC_QPIC_CBCR_SLEEP_BMSK                                                                   0xf0
#define HWIO_GCC_QPIC_CBCR_SLEEP_SHFT                                                                    0x4
#define HWIO_GCC_QPIC_CBCR_SLEEP_CLOCK0_FVAL                                                             0x0
#define HWIO_GCC_QPIC_CBCR_SLEEP_CLOCK1_FVAL                                                             0x1
#define HWIO_GCC_QPIC_CBCR_SLEEP_CLOCK2_FVAL                                                             0x2
#define HWIO_GCC_QPIC_CBCR_SLEEP_CLOCK3_FVAL                                                             0x3
#define HWIO_GCC_QPIC_CBCR_SLEEP_CLOCK4_FVAL                                                             0x4
#define HWIO_GCC_QPIC_CBCR_SLEEP_CLOCK5_FVAL                                                             0x5
#define HWIO_GCC_QPIC_CBCR_SLEEP_CLOCK6_FVAL                                                             0x6
#define HWIO_GCC_QPIC_CBCR_SLEEP_CLOCK7_FVAL                                                             0x7
#define HWIO_GCC_QPIC_CBCR_SLEEP_CLOCK8_FVAL                                                             0x8
#define HWIO_GCC_QPIC_CBCR_SLEEP_CLOCK9_FVAL                                                             0x9
#define HWIO_GCC_QPIC_CBCR_SLEEP_CLOCK10_FVAL                                                            0xa
#define HWIO_GCC_QPIC_CBCR_SLEEP_CLOCK11_FVAL                                                            0xb
#define HWIO_GCC_QPIC_CBCR_SLEEP_CLOCK12_FVAL                                                            0xc
#define HWIO_GCC_QPIC_CBCR_SLEEP_CLOCK13_FVAL                                                            0xd
#define HWIO_GCC_QPIC_CBCR_SLEEP_CLOCK14_FVAL                                                            0xe
#define HWIO_GCC_QPIC_CBCR_SLEEP_CLOCK15_FVAL                                                            0xf
#define HWIO_GCC_QPIC_CBCR_CLK_ENABLE_BMSK                                                               0x1
#define HWIO_GCC_QPIC_CBCR_CLK_ENABLE_SHFT                                                               0x0
#define HWIO_GCC_QPIC_CBCR_CLK_ENABLE_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_QPIC_CBCR_CLK_ENABLE_ENABLE_FVAL                                                        0x1

#define HWIO_GCC_QPIC_AHB_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0003f01c)
#define HWIO_GCC_QPIC_AHB_CBCR_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0003f01c)
#define HWIO_GCC_QPIC_AHB_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003f01c)
#define HWIO_GCC_QPIC_AHB_CBCR_RMSK                                                               0xf000fff3
#define HWIO_GCC_QPIC_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QPIC_AHB_CBCR_ADDR, HWIO_GCC_QPIC_AHB_CBCR_RMSK)
#define HWIO_GCC_QPIC_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QPIC_AHB_CBCR_ADDR, m)
#define HWIO_GCC_QPIC_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QPIC_AHB_CBCR_ADDR,v)
#define HWIO_GCC_QPIC_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QPIC_AHB_CBCR_ADDR,m,v,HWIO_GCC_QPIC_AHB_CBCR_IN)
#define HWIO_GCC_QPIC_AHB_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_QPIC_AHB_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_QPIC_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                      0x70000000
#define HWIO_GCC_QPIC_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                            0x1c
#define HWIO_GCC_QPIC_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                              0x8000
#define HWIO_GCC_QPIC_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                 0xf
#define HWIO_GCC_QPIC_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                         0x0
#define HWIO_GCC_QPIC_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                          0x1
#define HWIO_GCC_QPIC_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                                 0x4000
#define HWIO_GCC_QPIC_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                    0xe
#define HWIO_GCC_QPIC_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_QPIC_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                       0x1
#define HWIO_GCC_QPIC_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                               0x2000
#define HWIO_GCC_QPIC_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                  0xd
#define HWIO_GCC_QPIC_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                    0x0
#define HWIO_GCC_QPIC_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                     0x1
#define HWIO_GCC_QPIC_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                              0x1000
#define HWIO_GCC_QPIC_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                 0xc
#define HWIO_GCC_QPIC_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                   0x0
#define HWIO_GCC_QPIC_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                    0x1
#define HWIO_GCC_QPIC_AHB_CBCR_WAKEUP_BMSK                                                             0xf00
#define HWIO_GCC_QPIC_AHB_CBCR_WAKEUP_SHFT                                                               0x8
#define HWIO_GCC_QPIC_AHB_CBCR_WAKEUP_CLOCK0_FVAL                                                        0x0
#define HWIO_GCC_QPIC_AHB_CBCR_WAKEUP_CLOCK1_FVAL                                                        0x1
#define HWIO_GCC_QPIC_AHB_CBCR_WAKEUP_CLOCK2_FVAL                                                        0x2
#define HWIO_GCC_QPIC_AHB_CBCR_WAKEUP_CLOCK3_FVAL                                                        0x3
#define HWIO_GCC_QPIC_AHB_CBCR_WAKEUP_CLOCK4_FVAL                                                        0x4
#define HWIO_GCC_QPIC_AHB_CBCR_WAKEUP_CLOCK5_FVAL                                                        0x5
#define HWIO_GCC_QPIC_AHB_CBCR_WAKEUP_CLOCK6_FVAL                                                        0x6
#define HWIO_GCC_QPIC_AHB_CBCR_WAKEUP_CLOCK7_FVAL                                                        0x7
#define HWIO_GCC_QPIC_AHB_CBCR_WAKEUP_CLOCK8_FVAL                                                        0x8
#define HWIO_GCC_QPIC_AHB_CBCR_WAKEUP_CLOCK9_FVAL                                                        0x9
#define HWIO_GCC_QPIC_AHB_CBCR_WAKEUP_CLOCK10_FVAL                                                       0xa
#define HWIO_GCC_QPIC_AHB_CBCR_WAKEUP_CLOCK11_FVAL                                                       0xb
#define HWIO_GCC_QPIC_AHB_CBCR_WAKEUP_CLOCK12_FVAL                                                       0xc
#define HWIO_GCC_QPIC_AHB_CBCR_WAKEUP_CLOCK13_FVAL                                                       0xd
#define HWIO_GCC_QPIC_AHB_CBCR_WAKEUP_CLOCK14_FVAL                                                       0xe
#define HWIO_GCC_QPIC_AHB_CBCR_WAKEUP_CLOCK15_FVAL                                                       0xf
#define HWIO_GCC_QPIC_AHB_CBCR_SLEEP_BMSK                                                               0xf0
#define HWIO_GCC_QPIC_AHB_CBCR_SLEEP_SHFT                                                                0x4
#define HWIO_GCC_QPIC_AHB_CBCR_SLEEP_CLOCK0_FVAL                                                         0x0
#define HWIO_GCC_QPIC_AHB_CBCR_SLEEP_CLOCK1_FVAL                                                         0x1
#define HWIO_GCC_QPIC_AHB_CBCR_SLEEP_CLOCK2_FVAL                                                         0x2
#define HWIO_GCC_QPIC_AHB_CBCR_SLEEP_CLOCK3_FVAL                                                         0x3
#define HWIO_GCC_QPIC_AHB_CBCR_SLEEP_CLOCK4_FVAL                                                         0x4
#define HWIO_GCC_QPIC_AHB_CBCR_SLEEP_CLOCK5_FVAL                                                         0x5
#define HWIO_GCC_QPIC_AHB_CBCR_SLEEP_CLOCK6_FVAL                                                         0x6
#define HWIO_GCC_QPIC_AHB_CBCR_SLEEP_CLOCK7_FVAL                                                         0x7
#define HWIO_GCC_QPIC_AHB_CBCR_SLEEP_CLOCK8_FVAL                                                         0x8
#define HWIO_GCC_QPIC_AHB_CBCR_SLEEP_CLOCK9_FVAL                                                         0x9
#define HWIO_GCC_QPIC_AHB_CBCR_SLEEP_CLOCK10_FVAL                                                        0xa
#define HWIO_GCC_QPIC_AHB_CBCR_SLEEP_CLOCK11_FVAL                                                        0xb
#define HWIO_GCC_QPIC_AHB_CBCR_SLEEP_CLOCK12_FVAL                                                        0xc
#define HWIO_GCC_QPIC_AHB_CBCR_SLEEP_CLOCK13_FVAL                                                        0xd
#define HWIO_GCC_QPIC_AHB_CBCR_SLEEP_CLOCK14_FVAL                                                        0xe
#define HWIO_GCC_QPIC_AHB_CBCR_SLEEP_CLOCK15_FVAL                                                        0xf
#define HWIO_GCC_QPIC_AHB_CBCR_HW_CTL_BMSK                                                               0x2
#define HWIO_GCC_QPIC_AHB_CBCR_HW_CTL_SHFT                                                               0x1
#define HWIO_GCC_QPIC_AHB_CBCR_HW_CTL_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_QPIC_AHB_CBCR_HW_CTL_ENABLE_FVAL                                                        0x1
#define HWIO_GCC_QPIC_AHB_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_QPIC_AHB_CBCR_CLK_ENABLE_SHFT                                                           0x0
#define HWIO_GCC_QPIC_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_QPIC_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_QPIC_SYSTEM_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0003f020)
#define HWIO_GCC_QPIC_SYSTEM_CBCR_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0003f020)
#define HWIO_GCC_QPIC_SYSTEM_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003f020)
#define HWIO_GCC_QPIC_SYSTEM_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_QPIC_SYSTEM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QPIC_SYSTEM_CBCR_ADDR, HWIO_GCC_QPIC_SYSTEM_CBCR_RMSK)
#define HWIO_GCC_QPIC_SYSTEM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QPIC_SYSTEM_CBCR_ADDR, m)
#define HWIO_GCC_QPIC_SYSTEM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QPIC_SYSTEM_CBCR_ADDR,v)
#define HWIO_GCC_QPIC_SYSTEM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QPIC_SYSTEM_CBCR_ADDR,m,v,HWIO_GCC_QPIC_SYSTEM_CBCR_IN)
#define HWIO_GCC_QPIC_SYSTEM_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_QPIC_SYSTEM_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_QPIC_SYSTEM_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_QPIC_SYSTEM_CBCR_CLK_ENABLE_SHFT                                                        0x0
#define HWIO_GCC_QPIC_SYSTEM_CBCR_CLK_ENABLE_DISABLE_FVAL                                                0x0
#define HWIO_GCC_QPIC_SYSTEM_CBCR_CLK_ENABLE_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_SNOC_BUS_TIMEOUT2_BCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00047008)
#define HWIO_GCC_SNOC_BUS_TIMEOUT2_BCR_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00047008)
#define HWIO_GCC_SNOC_BUS_TIMEOUT2_BCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00047008)
#define HWIO_GCC_SNOC_BUS_TIMEOUT2_BCR_RMSK                                                              0x1
#define HWIO_GCC_SNOC_BUS_TIMEOUT2_BCR_IN          \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT2_BCR_ADDR, HWIO_GCC_SNOC_BUS_TIMEOUT2_BCR_RMSK)
#define HWIO_GCC_SNOC_BUS_TIMEOUT2_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT2_BCR_ADDR, m)
#define HWIO_GCC_SNOC_BUS_TIMEOUT2_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_BUS_TIMEOUT2_BCR_ADDR,v)
#define HWIO_GCC_SNOC_BUS_TIMEOUT2_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_BUS_TIMEOUT2_BCR_ADDR,m,v,HWIO_GCC_SNOC_BUS_TIMEOUT2_BCR_IN)
#define HWIO_GCC_SNOC_BUS_TIMEOUT2_BCR_BLK_ARES_BMSK                                                     0x1
#define HWIO_GCC_SNOC_BUS_TIMEOUT2_BCR_BLK_ARES_SHFT                                                     0x0
#define HWIO_GCC_SNOC_BUS_TIMEOUT2_BCR_BLK_ARES_DISABLE_FVAL                                             0x0
#define HWIO_GCC_SNOC_BUS_TIMEOUT2_BCR_BLK_ARES_ENABLE_FVAL                                              0x1

#define HWIO_GCC_SNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0004700c)
#define HWIO_GCC_SNOC_BUS_TIMEOUT2_AHB_CBCR_PHYS                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0004700c)
#define HWIO_GCC_SNOC_BUS_TIMEOUT2_AHB_CBCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004700c)
#define HWIO_GCC_SNOC_BUS_TIMEOUT2_AHB_CBCR_RMSK                                                  0x80000001
#define HWIO_GCC_SNOC_BUS_TIMEOUT2_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR, HWIO_GCC_SNOC_BUS_TIMEOUT2_AHB_CBCR_RMSK)
#define HWIO_GCC_SNOC_BUS_TIMEOUT2_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SNOC_BUS_TIMEOUT2_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SNOC_BUS_TIMEOUT2_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR,m,v,HWIO_GCC_SNOC_BUS_TIMEOUT2_AHB_CBCR_IN)
#define HWIO_GCC_SNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_SNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_SNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_SNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_ENABLE_SHFT                                              0x0
#define HWIO_GCC_SNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_SNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                       0x1

#define HWIO_GCC_PCIE_BOOT_CLOCK_CTL_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0005d000)
#define HWIO_GCC_PCIE_BOOT_CLOCK_CTL_PHYS                                                         (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0005d000)
#define HWIO_GCC_PCIE_BOOT_CLOCK_CTL_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005d000)
#define HWIO_GCC_PCIE_BOOT_CLOCK_CTL_RMSK                                                                0x1
#define HWIO_GCC_PCIE_BOOT_CLOCK_CTL_IN          \
        in_dword_masked(HWIO_GCC_PCIE_BOOT_CLOCK_CTL_ADDR, HWIO_GCC_PCIE_BOOT_CLOCK_CTL_RMSK)
#define HWIO_GCC_PCIE_BOOT_CLOCK_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_PCIE_BOOT_CLOCK_CTL_ADDR, m)
#define HWIO_GCC_PCIE_BOOT_CLOCK_CTL_OUT(v)      \
        out_dword(HWIO_GCC_PCIE_BOOT_CLOCK_CTL_ADDR,v)
#define HWIO_GCC_PCIE_BOOT_CLOCK_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCIE_BOOT_CLOCK_CTL_ADDR,m,v,HWIO_GCC_PCIE_BOOT_CLOCK_CTL_IN)
#define HWIO_GCC_PCIE_BOOT_CLOCK_CTL_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_PCIE_BOOT_CLOCK_CTL_CLK_ENABLE_SHFT                                                     0x0
#define HWIO_GCC_PCIE_BOOT_CLOCK_CTL_CLK_ENABLE_DISABLE_FVAL                                             0x0
#define HWIO_GCC_PCIE_BOOT_CLOCK_CTL_CLK_ENABLE_ENABLE_FVAL                                              0x1

#define HWIO_GCC_PCIE_BCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0005d004)
#define HWIO_GCC_PCIE_BCR_PHYS                                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0005d004)
#define HWIO_GCC_PCIE_BCR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005d004)
#define HWIO_GCC_PCIE_BCR_RMSK                                                                           0x1
#define HWIO_GCC_PCIE_BCR_IN          \
        in_dword_masked(HWIO_GCC_PCIE_BCR_ADDR, HWIO_GCC_PCIE_BCR_RMSK)
#define HWIO_GCC_PCIE_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCIE_BCR_ADDR, m)
#define HWIO_GCC_PCIE_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PCIE_BCR_ADDR,v)
#define HWIO_GCC_PCIE_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCIE_BCR_ADDR,m,v,HWIO_GCC_PCIE_BCR_IN)
#define HWIO_GCC_PCIE_BCR_BLK_ARES_BMSK                                                                  0x1
#define HWIO_GCC_PCIE_BCR_BLK_ARES_SHFT                                                                  0x0
#define HWIO_GCC_PCIE_BCR_BLK_ARES_DISABLE_FVAL                                                          0x0
#define HWIO_GCC_PCIE_BCR_BLK_ARES_ENABLE_FVAL                                                           0x1

#define HWIO_GCC_PCIE_CFG_AHB_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0005d008)
#define HWIO_GCC_PCIE_CFG_AHB_CBCR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0005d008)
#define HWIO_GCC_PCIE_CFG_AHB_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005d008)
#define HWIO_GCC_PCIE_CFG_AHB_CBCR_RMSK                                                           0xf0008001
#define HWIO_GCC_PCIE_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCIE_CFG_AHB_CBCR_ADDR, HWIO_GCC_PCIE_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_PCIE_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCIE_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCIE_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCIE_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCIE_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCIE_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCIE_CFG_AHB_CBCR_IN)
#define HWIO_GCC_PCIE_CFG_AHB_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_PCIE_CFG_AHB_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_PCIE_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                  0x70000000
#define HWIO_GCC_PCIE_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                        0x1c
#define HWIO_GCC_PCIE_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                          0x8000
#define HWIO_GCC_PCIE_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                             0xf
#define HWIO_GCC_PCIE_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                     0x0
#define HWIO_GCC_PCIE_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                      0x1
#define HWIO_GCC_PCIE_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_PCIE_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                       0x0
#define HWIO_GCC_PCIE_CFG_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_PCIE_CFG_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_PCIE_PIPE_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0005d00c)
#define HWIO_GCC_PCIE_PIPE_CBCR_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0005d00c)
#define HWIO_GCC_PCIE_PIPE_CBCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005d00c)
#define HWIO_GCC_PCIE_PIPE_CBCR_RMSK                                                              0x80007ff1
#define HWIO_GCC_PCIE_PIPE_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCIE_PIPE_CBCR_ADDR, HWIO_GCC_PCIE_PIPE_CBCR_RMSK)
#define HWIO_GCC_PCIE_PIPE_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCIE_PIPE_CBCR_ADDR, m)
#define HWIO_GCC_PCIE_PIPE_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCIE_PIPE_CBCR_ADDR,v)
#define HWIO_GCC_PCIE_PIPE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCIE_PIPE_CBCR_ADDR,m,v,HWIO_GCC_PCIE_PIPE_CBCR_IN)
#define HWIO_GCC_PCIE_PIPE_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_PCIE_PIPE_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_PCIE_PIPE_CBCR_FORCE_MEM_CORE_ON_BMSK                                                0x4000
#define HWIO_GCC_PCIE_PIPE_CBCR_FORCE_MEM_CORE_ON_SHFT                                                   0xe
#define HWIO_GCC_PCIE_PIPE_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                     0x0
#define HWIO_GCC_PCIE_PIPE_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                      0x1
#define HWIO_GCC_PCIE_PIPE_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                              0x2000
#define HWIO_GCC_PCIE_PIPE_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                 0xd
#define HWIO_GCC_PCIE_PIPE_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                   0x0
#define HWIO_GCC_PCIE_PIPE_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                    0x1
#define HWIO_GCC_PCIE_PIPE_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                             0x1000
#define HWIO_GCC_PCIE_PIPE_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                0xc
#define HWIO_GCC_PCIE_PIPE_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                  0x0
#define HWIO_GCC_PCIE_PIPE_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                   0x1
#define HWIO_GCC_PCIE_PIPE_CBCR_WAKEUP_BMSK                                                            0xf00
#define HWIO_GCC_PCIE_PIPE_CBCR_WAKEUP_SHFT                                                              0x8
#define HWIO_GCC_PCIE_PIPE_CBCR_WAKEUP_CLOCK0_FVAL                                                       0x0
#define HWIO_GCC_PCIE_PIPE_CBCR_WAKEUP_CLOCK1_FVAL                                                       0x1
#define HWIO_GCC_PCIE_PIPE_CBCR_WAKEUP_CLOCK2_FVAL                                                       0x2
#define HWIO_GCC_PCIE_PIPE_CBCR_WAKEUP_CLOCK3_FVAL                                                       0x3
#define HWIO_GCC_PCIE_PIPE_CBCR_WAKEUP_CLOCK4_FVAL                                                       0x4
#define HWIO_GCC_PCIE_PIPE_CBCR_WAKEUP_CLOCK5_FVAL                                                       0x5
#define HWIO_GCC_PCIE_PIPE_CBCR_WAKEUP_CLOCK6_FVAL                                                       0x6
#define HWIO_GCC_PCIE_PIPE_CBCR_WAKEUP_CLOCK7_FVAL                                                       0x7
#define HWIO_GCC_PCIE_PIPE_CBCR_WAKEUP_CLOCK8_FVAL                                                       0x8
#define HWIO_GCC_PCIE_PIPE_CBCR_WAKEUP_CLOCK9_FVAL                                                       0x9
#define HWIO_GCC_PCIE_PIPE_CBCR_WAKEUP_CLOCK10_FVAL                                                      0xa
#define HWIO_GCC_PCIE_PIPE_CBCR_WAKEUP_CLOCK11_FVAL                                                      0xb
#define HWIO_GCC_PCIE_PIPE_CBCR_WAKEUP_CLOCK12_FVAL                                                      0xc
#define HWIO_GCC_PCIE_PIPE_CBCR_WAKEUP_CLOCK13_FVAL                                                      0xd
#define HWIO_GCC_PCIE_PIPE_CBCR_WAKEUP_CLOCK14_FVAL                                                      0xe
#define HWIO_GCC_PCIE_PIPE_CBCR_WAKEUP_CLOCK15_FVAL                                                      0xf
#define HWIO_GCC_PCIE_PIPE_CBCR_SLEEP_BMSK                                                              0xf0
#define HWIO_GCC_PCIE_PIPE_CBCR_SLEEP_SHFT                                                               0x4
#define HWIO_GCC_PCIE_PIPE_CBCR_SLEEP_CLOCK0_FVAL                                                        0x0
#define HWIO_GCC_PCIE_PIPE_CBCR_SLEEP_CLOCK1_FVAL                                                        0x1
#define HWIO_GCC_PCIE_PIPE_CBCR_SLEEP_CLOCK2_FVAL                                                        0x2
#define HWIO_GCC_PCIE_PIPE_CBCR_SLEEP_CLOCK3_FVAL                                                        0x3
#define HWIO_GCC_PCIE_PIPE_CBCR_SLEEP_CLOCK4_FVAL                                                        0x4
#define HWIO_GCC_PCIE_PIPE_CBCR_SLEEP_CLOCK5_FVAL                                                        0x5
#define HWIO_GCC_PCIE_PIPE_CBCR_SLEEP_CLOCK6_FVAL                                                        0x6
#define HWIO_GCC_PCIE_PIPE_CBCR_SLEEP_CLOCK7_FVAL                                                        0x7
#define HWIO_GCC_PCIE_PIPE_CBCR_SLEEP_CLOCK8_FVAL                                                        0x8
#define HWIO_GCC_PCIE_PIPE_CBCR_SLEEP_CLOCK9_FVAL                                                        0x9
#define HWIO_GCC_PCIE_PIPE_CBCR_SLEEP_CLOCK10_FVAL                                                       0xa
#define HWIO_GCC_PCIE_PIPE_CBCR_SLEEP_CLOCK11_FVAL                                                       0xb
#define HWIO_GCC_PCIE_PIPE_CBCR_SLEEP_CLOCK12_FVAL                                                       0xc
#define HWIO_GCC_PCIE_PIPE_CBCR_SLEEP_CLOCK13_FVAL                                                       0xd
#define HWIO_GCC_PCIE_PIPE_CBCR_SLEEP_CLOCK14_FVAL                                                       0xe
#define HWIO_GCC_PCIE_PIPE_CBCR_SLEEP_CLOCK15_FVAL                                                       0xf
#define HWIO_GCC_PCIE_PIPE_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_PCIE_PIPE_CBCR_CLK_ENABLE_SHFT                                                          0x0
#define HWIO_GCC_PCIE_PIPE_CBCR_CLK_ENABLE_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_PCIE_PIPE_CBCR_CLK_ENABLE_ENABLE_FVAL                                                   0x1

#define HWIO_GCC_PCIE_AXI_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0005d010)
#define HWIO_GCC_PCIE_AXI_CBCR_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0005d010)
#define HWIO_GCC_PCIE_AXI_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005d010)
#define HWIO_GCC_PCIE_AXI_CBCR_RMSK                                                               0xf000fff1
#define HWIO_GCC_PCIE_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCIE_AXI_CBCR_ADDR, HWIO_GCC_PCIE_AXI_CBCR_RMSK)
#define HWIO_GCC_PCIE_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCIE_AXI_CBCR_ADDR, m)
#define HWIO_GCC_PCIE_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCIE_AXI_CBCR_ADDR,v)
#define HWIO_GCC_PCIE_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCIE_AXI_CBCR_ADDR,m,v,HWIO_GCC_PCIE_AXI_CBCR_IN)
#define HWIO_GCC_PCIE_AXI_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_PCIE_AXI_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_PCIE_AXI_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                      0x70000000
#define HWIO_GCC_PCIE_AXI_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                            0x1c
#define HWIO_GCC_PCIE_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                              0x8000
#define HWIO_GCC_PCIE_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                 0xf
#define HWIO_GCC_PCIE_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                         0x0
#define HWIO_GCC_PCIE_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                          0x1
#define HWIO_GCC_PCIE_AXI_CBCR_FORCE_MEM_CORE_ON_BMSK                                                 0x4000
#define HWIO_GCC_PCIE_AXI_CBCR_FORCE_MEM_CORE_ON_SHFT                                                    0xe
#define HWIO_GCC_PCIE_AXI_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_PCIE_AXI_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                       0x1
#define HWIO_GCC_PCIE_AXI_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                               0x2000
#define HWIO_GCC_PCIE_AXI_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                  0xd
#define HWIO_GCC_PCIE_AXI_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                    0x0
#define HWIO_GCC_PCIE_AXI_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                     0x1
#define HWIO_GCC_PCIE_AXI_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                              0x1000
#define HWIO_GCC_PCIE_AXI_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                 0xc
#define HWIO_GCC_PCIE_AXI_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                   0x0
#define HWIO_GCC_PCIE_AXI_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                    0x1
#define HWIO_GCC_PCIE_AXI_CBCR_WAKEUP_BMSK                                                             0xf00
#define HWIO_GCC_PCIE_AXI_CBCR_WAKEUP_SHFT                                                               0x8
#define HWIO_GCC_PCIE_AXI_CBCR_WAKEUP_CLOCK0_FVAL                                                        0x0
#define HWIO_GCC_PCIE_AXI_CBCR_WAKEUP_CLOCK1_FVAL                                                        0x1
#define HWIO_GCC_PCIE_AXI_CBCR_WAKEUP_CLOCK2_FVAL                                                        0x2
#define HWIO_GCC_PCIE_AXI_CBCR_WAKEUP_CLOCK3_FVAL                                                        0x3
#define HWIO_GCC_PCIE_AXI_CBCR_WAKEUP_CLOCK4_FVAL                                                        0x4
#define HWIO_GCC_PCIE_AXI_CBCR_WAKEUP_CLOCK5_FVAL                                                        0x5
#define HWIO_GCC_PCIE_AXI_CBCR_WAKEUP_CLOCK6_FVAL                                                        0x6
#define HWIO_GCC_PCIE_AXI_CBCR_WAKEUP_CLOCK7_FVAL                                                        0x7
#define HWIO_GCC_PCIE_AXI_CBCR_WAKEUP_CLOCK8_FVAL                                                        0x8
#define HWIO_GCC_PCIE_AXI_CBCR_WAKEUP_CLOCK9_FVAL                                                        0x9
#define HWIO_GCC_PCIE_AXI_CBCR_WAKEUP_CLOCK10_FVAL                                                       0xa
#define HWIO_GCC_PCIE_AXI_CBCR_WAKEUP_CLOCK11_FVAL                                                       0xb
#define HWIO_GCC_PCIE_AXI_CBCR_WAKEUP_CLOCK12_FVAL                                                       0xc
#define HWIO_GCC_PCIE_AXI_CBCR_WAKEUP_CLOCK13_FVAL                                                       0xd
#define HWIO_GCC_PCIE_AXI_CBCR_WAKEUP_CLOCK14_FVAL                                                       0xe
#define HWIO_GCC_PCIE_AXI_CBCR_WAKEUP_CLOCK15_FVAL                                                       0xf
#define HWIO_GCC_PCIE_AXI_CBCR_SLEEP_BMSK                                                               0xf0
#define HWIO_GCC_PCIE_AXI_CBCR_SLEEP_SHFT                                                                0x4
#define HWIO_GCC_PCIE_AXI_CBCR_SLEEP_CLOCK0_FVAL                                                         0x0
#define HWIO_GCC_PCIE_AXI_CBCR_SLEEP_CLOCK1_FVAL                                                         0x1
#define HWIO_GCC_PCIE_AXI_CBCR_SLEEP_CLOCK2_FVAL                                                         0x2
#define HWIO_GCC_PCIE_AXI_CBCR_SLEEP_CLOCK3_FVAL                                                         0x3
#define HWIO_GCC_PCIE_AXI_CBCR_SLEEP_CLOCK4_FVAL                                                         0x4
#define HWIO_GCC_PCIE_AXI_CBCR_SLEEP_CLOCK5_FVAL                                                         0x5
#define HWIO_GCC_PCIE_AXI_CBCR_SLEEP_CLOCK6_FVAL                                                         0x6
#define HWIO_GCC_PCIE_AXI_CBCR_SLEEP_CLOCK7_FVAL                                                         0x7
#define HWIO_GCC_PCIE_AXI_CBCR_SLEEP_CLOCK8_FVAL                                                         0x8
#define HWIO_GCC_PCIE_AXI_CBCR_SLEEP_CLOCK9_FVAL                                                         0x9
#define HWIO_GCC_PCIE_AXI_CBCR_SLEEP_CLOCK10_FVAL                                                        0xa
#define HWIO_GCC_PCIE_AXI_CBCR_SLEEP_CLOCK11_FVAL                                                        0xb
#define HWIO_GCC_PCIE_AXI_CBCR_SLEEP_CLOCK12_FVAL                                                        0xc
#define HWIO_GCC_PCIE_AXI_CBCR_SLEEP_CLOCK13_FVAL                                                        0xd
#define HWIO_GCC_PCIE_AXI_CBCR_SLEEP_CLOCK14_FVAL                                                        0xe
#define HWIO_GCC_PCIE_AXI_CBCR_SLEEP_CLOCK15_FVAL                                                        0xf
#define HWIO_GCC_PCIE_AXI_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_PCIE_AXI_CBCR_CLK_ENABLE_SHFT                                                           0x0
#define HWIO_GCC_PCIE_AXI_CBCR_CLK_ENABLE_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_PCIE_AXI_CBCR_CLK_ENABLE_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_PCIE_SLEEP_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0005d014)
#define HWIO_GCC_PCIE_SLEEP_CBCR_PHYS                                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0005d014)
#define HWIO_GCC_PCIE_SLEEP_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005d014)
#define HWIO_GCC_PCIE_SLEEP_CBCR_RMSK                                                             0x80000001
#define HWIO_GCC_PCIE_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCIE_SLEEP_CBCR_ADDR, HWIO_GCC_PCIE_SLEEP_CBCR_RMSK)
#define HWIO_GCC_PCIE_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCIE_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_PCIE_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCIE_SLEEP_CBCR_ADDR,v)
#define HWIO_GCC_PCIE_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCIE_SLEEP_CBCR_ADDR,m,v,HWIO_GCC_PCIE_SLEEP_CBCR_IN)
#define HWIO_GCC_PCIE_SLEEP_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_PCIE_SLEEP_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_PCIE_SLEEP_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_PCIE_SLEEP_CBCR_CLK_ENABLE_SHFT                                                         0x0
#define HWIO_GCC_PCIE_SLEEP_CBCR_CLK_ENABLE_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_PCIE_SLEEP_CBCR_CLK_ENABLE_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_PCIE_AXI_MSTR_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0005d018)
#define HWIO_GCC_PCIE_AXI_MSTR_CBCR_PHYS                                                          (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0005d018)
#define HWIO_GCC_PCIE_AXI_MSTR_CBCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005d018)
#define HWIO_GCC_PCIE_AXI_MSTR_CBCR_RMSK                                                          0x80007ff1
#define HWIO_GCC_PCIE_AXI_MSTR_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCIE_AXI_MSTR_CBCR_ADDR, HWIO_GCC_PCIE_AXI_MSTR_CBCR_RMSK)
#define HWIO_GCC_PCIE_AXI_MSTR_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCIE_AXI_MSTR_CBCR_ADDR, m)
#define HWIO_GCC_PCIE_AXI_MSTR_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCIE_AXI_MSTR_CBCR_ADDR,v)
#define HWIO_GCC_PCIE_AXI_MSTR_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCIE_AXI_MSTR_CBCR_ADDR,m,v,HWIO_GCC_PCIE_AXI_MSTR_CBCR_IN)
#define HWIO_GCC_PCIE_AXI_MSTR_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_PCIE_AXI_MSTR_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_PCIE_AXI_MSTR_CBCR_FORCE_MEM_CORE_ON_BMSK                                            0x4000
#define HWIO_GCC_PCIE_AXI_MSTR_CBCR_FORCE_MEM_CORE_ON_SHFT                                               0xe
#define HWIO_GCC_PCIE_AXI_MSTR_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                 0x0
#define HWIO_GCC_PCIE_AXI_MSTR_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                  0x1
#define HWIO_GCC_PCIE_AXI_MSTR_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                          0x2000
#define HWIO_GCC_PCIE_AXI_MSTR_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                             0xd
#define HWIO_GCC_PCIE_AXI_MSTR_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                               0x0
#define HWIO_GCC_PCIE_AXI_MSTR_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                0x1
#define HWIO_GCC_PCIE_AXI_MSTR_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                         0x1000
#define HWIO_GCC_PCIE_AXI_MSTR_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                            0xc
#define HWIO_GCC_PCIE_AXI_MSTR_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                              0x0
#define HWIO_GCC_PCIE_AXI_MSTR_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                               0x1
#define HWIO_GCC_PCIE_AXI_MSTR_CBCR_WAKEUP_BMSK                                                        0xf00
#define HWIO_GCC_PCIE_AXI_MSTR_CBCR_WAKEUP_SHFT                                                          0x8
#define HWIO_GCC_PCIE_AXI_MSTR_CBCR_WAKEUP_CLOCK0_FVAL                                                   0x0
#define HWIO_GCC_PCIE_AXI_MSTR_CBCR_WAKEUP_CLOCK1_FVAL                                                   0x1
#define HWIO_GCC_PCIE_AXI_MSTR_CBCR_WAKEUP_CLOCK2_FVAL                                                   0x2
#define HWIO_GCC_PCIE_AXI_MSTR_CBCR_WAKEUP_CLOCK3_FVAL                                                   0x3
#define HWIO_GCC_PCIE_AXI_MSTR_CBCR_WAKEUP_CLOCK4_FVAL                                                   0x4
#define HWIO_GCC_PCIE_AXI_MSTR_CBCR_WAKEUP_CLOCK5_FVAL                                                   0x5
#define HWIO_GCC_PCIE_AXI_MSTR_CBCR_WAKEUP_CLOCK6_FVAL                                                   0x6
#define HWIO_GCC_PCIE_AXI_MSTR_CBCR_WAKEUP_CLOCK7_FVAL                                                   0x7
#define HWIO_GCC_PCIE_AXI_MSTR_CBCR_WAKEUP_CLOCK8_FVAL                                                   0x8
#define HWIO_GCC_PCIE_AXI_MSTR_CBCR_WAKEUP_CLOCK9_FVAL                                                   0x9
#define HWIO_GCC_PCIE_AXI_MSTR_CBCR_WAKEUP_CLOCK10_FVAL                                                  0xa
#define HWIO_GCC_PCIE_AXI_MSTR_CBCR_WAKEUP_CLOCK11_FVAL                                                  0xb
#define HWIO_GCC_PCIE_AXI_MSTR_CBCR_WAKEUP_CLOCK12_FVAL                                                  0xc
#define HWIO_GCC_PCIE_AXI_MSTR_CBCR_WAKEUP_CLOCK13_FVAL                                                  0xd
#define HWIO_GCC_PCIE_AXI_MSTR_CBCR_WAKEUP_CLOCK14_FVAL                                                  0xe
#define HWIO_GCC_PCIE_AXI_MSTR_CBCR_WAKEUP_CLOCK15_FVAL                                                  0xf
#define HWIO_GCC_PCIE_AXI_MSTR_CBCR_SLEEP_BMSK                                                          0xf0
#define HWIO_GCC_PCIE_AXI_MSTR_CBCR_SLEEP_SHFT                                                           0x4
#define HWIO_GCC_PCIE_AXI_MSTR_CBCR_SLEEP_CLOCK0_FVAL                                                    0x0
#define HWIO_GCC_PCIE_AXI_MSTR_CBCR_SLEEP_CLOCK1_FVAL                                                    0x1
#define HWIO_GCC_PCIE_AXI_MSTR_CBCR_SLEEP_CLOCK2_FVAL                                                    0x2
#define HWIO_GCC_PCIE_AXI_MSTR_CBCR_SLEEP_CLOCK3_FVAL                                                    0x3
#define HWIO_GCC_PCIE_AXI_MSTR_CBCR_SLEEP_CLOCK4_FVAL                                                    0x4
#define HWIO_GCC_PCIE_AXI_MSTR_CBCR_SLEEP_CLOCK5_FVAL                                                    0x5
#define HWIO_GCC_PCIE_AXI_MSTR_CBCR_SLEEP_CLOCK6_FVAL                                                    0x6
#define HWIO_GCC_PCIE_AXI_MSTR_CBCR_SLEEP_CLOCK7_FVAL                                                    0x7
#define HWIO_GCC_PCIE_AXI_MSTR_CBCR_SLEEP_CLOCK8_FVAL                                                    0x8
#define HWIO_GCC_PCIE_AXI_MSTR_CBCR_SLEEP_CLOCK9_FVAL                                                    0x9
#define HWIO_GCC_PCIE_AXI_MSTR_CBCR_SLEEP_CLOCK10_FVAL                                                   0xa
#define HWIO_GCC_PCIE_AXI_MSTR_CBCR_SLEEP_CLOCK11_FVAL                                                   0xb
#define HWIO_GCC_PCIE_AXI_MSTR_CBCR_SLEEP_CLOCK12_FVAL                                                   0xc
#define HWIO_GCC_PCIE_AXI_MSTR_CBCR_SLEEP_CLOCK13_FVAL                                                   0xd
#define HWIO_GCC_PCIE_AXI_MSTR_CBCR_SLEEP_CLOCK14_FVAL                                                   0xe
#define HWIO_GCC_PCIE_AXI_MSTR_CBCR_SLEEP_CLOCK15_FVAL                                                   0xf
#define HWIO_GCC_PCIE_AXI_MSTR_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_PCIE_AXI_MSTR_CBCR_CLK_ENABLE_SHFT                                                      0x0
#define HWIO_GCC_PCIE_AXI_MSTR_CBCR_CLK_ENABLE_DISABLE_FVAL                                              0x0
#define HWIO_GCC_PCIE_AXI_MSTR_CBCR_CLK_ENABLE_ENABLE_FVAL                                               0x1

#define HWIO_GCC_PCIE_PIPE_CMD_RCGR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0005d01c)
#define HWIO_GCC_PCIE_PIPE_CMD_RCGR_PHYS                                                          (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0005d01c)
#define HWIO_GCC_PCIE_PIPE_CMD_RCGR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005d01c)
#define HWIO_GCC_PCIE_PIPE_CMD_RCGR_RMSK                                                          0x80000013
#define HWIO_GCC_PCIE_PIPE_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_PCIE_PIPE_CMD_RCGR_ADDR, HWIO_GCC_PCIE_PIPE_CMD_RCGR_RMSK)
#define HWIO_GCC_PCIE_PIPE_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCIE_PIPE_CMD_RCGR_ADDR, m)
#define HWIO_GCC_PCIE_PIPE_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_PCIE_PIPE_CMD_RCGR_ADDR,v)
#define HWIO_GCC_PCIE_PIPE_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCIE_PIPE_CMD_RCGR_ADDR,m,v,HWIO_GCC_PCIE_PIPE_CMD_RCGR_IN)
#define HWIO_GCC_PCIE_PIPE_CMD_RCGR_ROOT_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_PCIE_PIPE_CMD_RCGR_ROOT_OFF_SHFT                                                       0x1f
#define HWIO_GCC_PCIE_PIPE_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                 0x10
#define HWIO_GCC_PCIE_PIPE_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                  0x4
#define HWIO_GCC_PCIE_PIPE_CMD_RCGR_ROOT_EN_BMSK                                                         0x2
#define HWIO_GCC_PCIE_PIPE_CMD_RCGR_ROOT_EN_SHFT                                                         0x1
#define HWIO_GCC_PCIE_PIPE_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_PCIE_PIPE_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                  0x1
#define HWIO_GCC_PCIE_PIPE_CMD_RCGR_UPDATE_BMSK                                                          0x1
#define HWIO_GCC_PCIE_PIPE_CMD_RCGR_UPDATE_SHFT                                                          0x0
#define HWIO_GCC_PCIE_PIPE_CMD_RCGR_UPDATE_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_PCIE_PIPE_CMD_RCGR_UPDATE_ENABLE_FVAL                                                   0x1

#define HWIO_GCC_PCIE_PIPE_CFG_RCGR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0005d020)
#define HWIO_GCC_PCIE_PIPE_CFG_RCGR_PHYS                                                          (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0005d020)
#define HWIO_GCC_PCIE_PIPE_CFG_RCGR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005d020)
#define HWIO_GCC_PCIE_PIPE_CFG_RCGR_RMSK                                                               0x71f
#define HWIO_GCC_PCIE_PIPE_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_PCIE_PIPE_CFG_RCGR_ADDR, HWIO_GCC_PCIE_PIPE_CFG_RCGR_RMSK)
#define HWIO_GCC_PCIE_PIPE_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCIE_PIPE_CFG_RCGR_ADDR, m)
#define HWIO_GCC_PCIE_PIPE_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_PCIE_PIPE_CFG_RCGR_ADDR,v)
#define HWIO_GCC_PCIE_PIPE_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCIE_PIPE_CFG_RCGR_ADDR,m,v,HWIO_GCC_PCIE_PIPE_CFG_RCGR_IN)
#define HWIO_GCC_PCIE_PIPE_CFG_RCGR_SRC_SEL_BMSK                                                       0x700
#define HWIO_GCC_PCIE_PIPE_CFG_RCGR_SRC_SEL_SHFT                                                         0x8
#define HWIO_GCC_PCIE_PIPE_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                    0x0
#define HWIO_GCC_PCIE_PIPE_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                    0x1
#define HWIO_GCC_PCIE_PIPE_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                    0x2
#define HWIO_GCC_PCIE_PIPE_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                    0x3
#define HWIO_GCC_PCIE_PIPE_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                    0x4
#define HWIO_GCC_PCIE_PIPE_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                    0x5
#define HWIO_GCC_PCIE_PIPE_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                    0x6
#define HWIO_GCC_PCIE_PIPE_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                    0x7
#define HWIO_GCC_PCIE_PIPE_CFG_RCGR_SRC_DIV_BMSK                                                        0x1f
#define HWIO_GCC_PCIE_PIPE_CFG_RCGR_SRC_DIV_SHFT                                                         0x0
#define HWIO_GCC_PCIE_PIPE_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                  0x0
#define HWIO_GCC_PCIE_PIPE_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                    0x1
#define HWIO_GCC_PCIE_PIPE_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                  0x2
#define HWIO_GCC_PCIE_PIPE_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                    0x3
#define HWIO_GCC_PCIE_PIPE_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                  0x4
#define HWIO_GCC_PCIE_PIPE_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                    0x5
#define HWIO_GCC_PCIE_PIPE_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                  0x6
#define HWIO_GCC_PCIE_PIPE_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                    0x7
#define HWIO_GCC_PCIE_PIPE_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                  0x8
#define HWIO_GCC_PCIE_PIPE_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                    0x9
#define HWIO_GCC_PCIE_PIPE_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                  0xa
#define HWIO_GCC_PCIE_PIPE_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                    0xb
#define HWIO_GCC_PCIE_PIPE_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                  0xc
#define HWIO_GCC_PCIE_PIPE_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                    0xd
#define HWIO_GCC_PCIE_PIPE_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                  0xe
#define HWIO_GCC_PCIE_PIPE_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                    0xf
#define HWIO_GCC_PCIE_PIPE_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                 0x10
#define HWIO_GCC_PCIE_PIPE_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                   0x11
#define HWIO_GCC_PCIE_PIPE_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                 0x12
#define HWIO_GCC_PCIE_PIPE_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                  0x13
#define HWIO_GCC_PCIE_PIPE_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                0x14
#define HWIO_GCC_PCIE_PIPE_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                  0x15
#define HWIO_GCC_PCIE_PIPE_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                0x16
#define HWIO_GCC_PCIE_PIPE_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                  0x17
#define HWIO_GCC_PCIE_PIPE_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                0x18
#define HWIO_GCC_PCIE_PIPE_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                  0x19
#define HWIO_GCC_PCIE_PIPE_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                0x1a
#define HWIO_GCC_PCIE_PIPE_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                  0x1b
#define HWIO_GCC_PCIE_PIPE_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                0x1c
#define HWIO_GCC_PCIE_PIPE_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                  0x1d
#define HWIO_GCC_PCIE_PIPE_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                0x1e
#define HWIO_GCC_PCIE_PIPE_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                  0x1f

#define HWIO_GCC_PCIE_AUX_CMD_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0005d030)
#define HWIO_GCC_PCIE_AUX_CMD_RCGR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0005d030)
#define HWIO_GCC_PCIE_AUX_CMD_RCGR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005d030)
#define HWIO_GCC_PCIE_AUX_CMD_RCGR_RMSK                                                           0x800000f3
#define HWIO_GCC_PCIE_AUX_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_PCIE_AUX_CMD_RCGR_ADDR, HWIO_GCC_PCIE_AUX_CMD_RCGR_RMSK)
#define HWIO_GCC_PCIE_AUX_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCIE_AUX_CMD_RCGR_ADDR, m)
#define HWIO_GCC_PCIE_AUX_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_PCIE_AUX_CMD_RCGR_ADDR,v)
#define HWIO_GCC_PCIE_AUX_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCIE_AUX_CMD_RCGR_ADDR,m,v,HWIO_GCC_PCIE_AUX_CMD_RCGR_IN)
#define HWIO_GCC_PCIE_AUX_CMD_RCGR_ROOT_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_PCIE_AUX_CMD_RCGR_ROOT_OFF_SHFT                                                        0x1f
#define HWIO_GCC_PCIE_AUX_CMD_RCGR_DIRTY_D_BMSK                                                         0x80
#define HWIO_GCC_PCIE_AUX_CMD_RCGR_DIRTY_D_SHFT                                                          0x7
#define HWIO_GCC_PCIE_AUX_CMD_RCGR_DIRTY_M_BMSK                                                         0x40
#define HWIO_GCC_PCIE_AUX_CMD_RCGR_DIRTY_M_SHFT                                                          0x6
#define HWIO_GCC_PCIE_AUX_CMD_RCGR_DIRTY_N_BMSK                                                         0x20
#define HWIO_GCC_PCIE_AUX_CMD_RCGR_DIRTY_N_SHFT                                                          0x5
#define HWIO_GCC_PCIE_AUX_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                  0x10
#define HWIO_GCC_PCIE_AUX_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                   0x4
#define HWIO_GCC_PCIE_AUX_CMD_RCGR_ROOT_EN_BMSK                                                          0x2
#define HWIO_GCC_PCIE_AUX_CMD_RCGR_ROOT_EN_SHFT                                                          0x1
#define HWIO_GCC_PCIE_AUX_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_PCIE_AUX_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                   0x1
#define HWIO_GCC_PCIE_AUX_CMD_RCGR_UPDATE_BMSK                                                           0x1
#define HWIO_GCC_PCIE_AUX_CMD_RCGR_UPDATE_SHFT                                                           0x0
#define HWIO_GCC_PCIE_AUX_CMD_RCGR_UPDATE_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_PCIE_AUX_CMD_RCGR_UPDATE_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_PCIE_AUX_CFG_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0005d034)
#define HWIO_GCC_PCIE_AUX_CFG_RCGR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0005d034)
#define HWIO_GCC_PCIE_AUX_CFG_RCGR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005d034)
#define HWIO_GCC_PCIE_AUX_CFG_RCGR_RMSK                                                               0x371f
#define HWIO_GCC_PCIE_AUX_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_PCIE_AUX_CFG_RCGR_ADDR, HWIO_GCC_PCIE_AUX_CFG_RCGR_RMSK)
#define HWIO_GCC_PCIE_AUX_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCIE_AUX_CFG_RCGR_ADDR, m)
#define HWIO_GCC_PCIE_AUX_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_PCIE_AUX_CFG_RCGR_ADDR,v)
#define HWIO_GCC_PCIE_AUX_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCIE_AUX_CFG_RCGR_ADDR,m,v,HWIO_GCC_PCIE_AUX_CFG_RCGR_IN)
#define HWIO_GCC_PCIE_AUX_CFG_RCGR_MODE_BMSK                                                          0x3000
#define HWIO_GCC_PCIE_AUX_CFG_RCGR_MODE_SHFT                                                             0xc
#define HWIO_GCC_PCIE_AUX_CFG_RCGR_MODE_BYPASS_FVAL                                                      0x0
#define HWIO_GCC_PCIE_AUX_CFG_RCGR_MODE_SWALLOW_FVAL                                                     0x1
#define HWIO_GCC_PCIE_AUX_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                                   0x2
#define HWIO_GCC_PCIE_AUX_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                                 0x3
#define HWIO_GCC_PCIE_AUX_CFG_RCGR_SRC_SEL_BMSK                                                        0x700
#define HWIO_GCC_PCIE_AUX_CFG_RCGR_SRC_SEL_SHFT                                                          0x8
#define HWIO_GCC_PCIE_AUX_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                     0x0
#define HWIO_GCC_PCIE_AUX_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                     0x1
#define HWIO_GCC_PCIE_AUX_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                     0x2
#define HWIO_GCC_PCIE_AUX_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                     0x3
#define HWIO_GCC_PCIE_AUX_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                     0x4
#define HWIO_GCC_PCIE_AUX_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                     0x5
#define HWIO_GCC_PCIE_AUX_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                     0x6
#define HWIO_GCC_PCIE_AUX_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                     0x7
#define HWIO_GCC_PCIE_AUX_CFG_RCGR_SRC_DIV_BMSK                                                         0x1f
#define HWIO_GCC_PCIE_AUX_CFG_RCGR_SRC_DIV_SHFT                                                          0x0
#define HWIO_GCC_PCIE_AUX_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                   0x0
#define HWIO_GCC_PCIE_AUX_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                     0x1
#define HWIO_GCC_PCIE_AUX_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                   0x2
#define HWIO_GCC_PCIE_AUX_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                     0x3
#define HWIO_GCC_PCIE_AUX_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                   0x4
#define HWIO_GCC_PCIE_AUX_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                     0x5
#define HWIO_GCC_PCIE_AUX_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                   0x6
#define HWIO_GCC_PCIE_AUX_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                     0x7
#define HWIO_GCC_PCIE_AUX_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                   0x8
#define HWIO_GCC_PCIE_AUX_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                     0x9
#define HWIO_GCC_PCIE_AUX_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                   0xa
#define HWIO_GCC_PCIE_AUX_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                     0xb
#define HWIO_GCC_PCIE_AUX_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                   0xc
#define HWIO_GCC_PCIE_AUX_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                     0xd
#define HWIO_GCC_PCIE_AUX_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                   0xe
#define HWIO_GCC_PCIE_AUX_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                     0xf
#define HWIO_GCC_PCIE_AUX_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                  0x10
#define HWIO_GCC_PCIE_AUX_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                    0x11
#define HWIO_GCC_PCIE_AUX_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                  0x12
#define HWIO_GCC_PCIE_AUX_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                   0x13
#define HWIO_GCC_PCIE_AUX_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                 0x14
#define HWIO_GCC_PCIE_AUX_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                   0x15
#define HWIO_GCC_PCIE_AUX_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                 0x16
#define HWIO_GCC_PCIE_AUX_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                   0x17
#define HWIO_GCC_PCIE_AUX_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                 0x18
#define HWIO_GCC_PCIE_AUX_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                   0x19
#define HWIO_GCC_PCIE_AUX_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                 0x1a
#define HWIO_GCC_PCIE_AUX_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                   0x1b
#define HWIO_GCC_PCIE_AUX_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                 0x1c
#define HWIO_GCC_PCIE_AUX_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                   0x1d
#define HWIO_GCC_PCIE_AUX_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                 0x1e
#define HWIO_GCC_PCIE_AUX_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                   0x1f

#define HWIO_GCC_PCIE_AUX_M_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0005d038)
#define HWIO_GCC_PCIE_AUX_M_PHYS                                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0005d038)
#define HWIO_GCC_PCIE_AUX_M_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005d038)
#define HWIO_GCC_PCIE_AUX_M_RMSK                                                                      0xffff
#define HWIO_GCC_PCIE_AUX_M_IN          \
        in_dword_masked(HWIO_GCC_PCIE_AUX_M_ADDR, HWIO_GCC_PCIE_AUX_M_RMSK)
#define HWIO_GCC_PCIE_AUX_M_INM(m)      \
        in_dword_masked(HWIO_GCC_PCIE_AUX_M_ADDR, m)
#define HWIO_GCC_PCIE_AUX_M_OUT(v)      \
        out_dword(HWIO_GCC_PCIE_AUX_M_ADDR,v)
#define HWIO_GCC_PCIE_AUX_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCIE_AUX_M_ADDR,m,v,HWIO_GCC_PCIE_AUX_M_IN)
#define HWIO_GCC_PCIE_AUX_M_M_BMSK                                                                    0xffff
#define HWIO_GCC_PCIE_AUX_M_M_SHFT                                                                       0x0

#define HWIO_GCC_PCIE_AUX_N_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0005d03c)
#define HWIO_GCC_PCIE_AUX_N_PHYS                                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0005d03c)
#define HWIO_GCC_PCIE_AUX_N_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005d03c)
#define HWIO_GCC_PCIE_AUX_N_RMSK                                                                      0xffff
#define HWIO_GCC_PCIE_AUX_N_IN          \
        in_dword_masked(HWIO_GCC_PCIE_AUX_N_ADDR, HWIO_GCC_PCIE_AUX_N_RMSK)
#define HWIO_GCC_PCIE_AUX_N_INM(m)      \
        in_dword_masked(HWIO_GCC_PCIE_AUX_N_ADDR, m)
#define HWIO_GCC_PCIE_AUX_N_OUT(v)      \
        out_dword(HWIO_GCC_PCIE_AUX_N_ADDR,v)
#define HWIO_GCC_PCIE_AUX_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCIE_AUX_N_ADDR,m,v,HWIO_GCC_PCIE_AUX_N_IN)
#define HWIO_GCC_PCIE_AUX_N_NOT_N_MINUS_M_BMSK                                                        0xffff
#define HWIO_GCC_PCIE_AUX_N_NOT_N_MINUS_M_SHFT                                                           0x0

#define HWIO_GCC_PCIE_AUX_D_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0005d040)
#define HWIO_GCC_PCIE_AUX_D_PHYS                                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0005d040)
#define HWIO_GCC_PCIE_AUX_D_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005d040)
#define HWIO_GCC_PCIE_AUX_D_RMSK                                                                      0xffff
#define HWIO_GCC_PCIE_AUX_D_IN          \
        in_dword_masked(HWIO_GCC_PCIE_AUX_D_ADDR, HWIO_GCC_PCIE_AUX_D_RMSK)
#define HWIO_GCC_PCIE_AUX_D_INM(m)      \
        in_dword_masked(HWIO_GCC_PCIE_AUX_D_ADDR, m)
#define HWIO_GCC_PCIE_AUX_D_OUT(v)      \
        out_dword(HWIO_GCC_PCIE_AUX_D_ADDR,v)
#define HWIO_GCC_PCIE_AUX_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCIE_AUX_D_ADDR,m,v,HWIO_GCC_PCIE_AUX_D_IN)
#define HWIO_GCC_PCIE_AUX_D_NOT_2D_BMSK                                                               0xffff
#define HWIO_GCC_PCIE_AUX_D_NOT_2D_SHFT                                                                  0x0

#define HWIO_GCC_PCIE_GDSCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0005d044)
#define HWIO_GCC_PCIE_GDSCR_PHYS                                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0005d044)
#define HWIO_GCC_PCIE_GDSCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005d044)
#define HWIO_GCC_PCIE_GDSCR_RMSK                                                                  0xf8ffffff
#define HWIO_GCC_PCIE_GDSCR_IN          \
        in_dword_masked(HWIO_GCC_PCIE_GDSCR_ADDR, HWIO_GCC_PCIE_GDSCR_RMSK)
#define HWIO_GCC_PCIE_GDSCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCIE_GDSCR_ADDR, m)
#define HWIO_GCC_PCIE_GDSCR_OUT(v)      \
        out_dword(HWIO_GCC_PCIE_GDSCR_ADDR,v)
#define HWIO_GCC_PCIE_GDSCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCIE_GDSCR_ADDR,m,v,HWIO_GCC_PCIE_GDSCR_IN)
#define HWIO_GCC_PCIE_GDSCR_PWR_ON_BMSK                                                           0x80000000
#define HWIO_GCC_PCIE_GDSCR_PWR_ON_SHFT                                                                 0x1f
#define HWIO_GCC_PCIE_GDSCR_GDSC_STATE_BMSK                                                       0x78000000
#define HWIO_GCC_PCIE_GDSCR_GDSC_STATE_SHFT                                                             0x1b
#define HWIO_GCC_PCIE_GDSCR_EN_REST_WAIT_BMSK                                                       0xf00000
#define HWIO_GCC_PCIE_GDSCR_EN_REST_WAIT_SHFT                                                           0x14
#define HWIO_GCC_PCIE_GDSCR_EN_FEW_WAIT_BMSK                                                         0xf0000
#define HWIO_GCC_PCIE_GDSCR_EN_FEW_WAIT_SHFT                                                            0x10
#define HWIO_GCC_PCIE_GDSCR_CLK_DIS_WAIT_BMSK                                                         0xf000
#define HWIO_GCC_PCIE_GDSCR_CLK_DIS_WAIT_SHFT                                                            0xc
#define HWIO_GCC_PCIE_GDSCR_RETAIN_FF_ENABLE_BMSK                                                      0x800
#define HWIO_GCC_PCIE_GDSCR_RETAIN_FF_ENABLE_SHFT                                                        0xb
#define HWIO_GCC_PCIE_GDSCR_RETAIN_FF_ENABLE_DISABLE_FVAL                                                0x0
#define HWIO_GCC_PCIE_GDSCR_RETAIN_FF_ENABLE_ENABLE_FVAL                                                 0x1
#define HWIO_GCC_PCIE_GDSCR_RESTORE_BMSK                                                               0x400
#define HWIO_GCC_PCIE_GDSCR_RESTORE_SHFT                                                                 0xa
#define HWIO_GCC_PCIE_GDSCR_RESTORE_DISABLE_FVAL                                                         0x0
#define HWIO_GCC_PCIE_GDSCR_RESTORE_ENABLE_FVAL                                                          0x1
#define HWIO_GCC_PCIE_GDSCR_SAVE_BMSK                                                                  0x200
#define HWIO_GCC_PCIE_GDSCR_SAVE_SHFT                                                                    0x9
#define HWIO_GCC_PCIE_GDSCR_SAVE_DISABLE_FVAL                                                            0x0
#define HWIO_GCC_PCIE_GDSCR_SAVE_ENABLE_FVAL                                                             0x1
#define HWIO_GCC_PCIE_GDSCR_RETAIN_BMSK                                                                0x100
#define HWIO_GCC_PCIE_GDSCR_RETAIN_SHFT                                                                  0x8
#define HWIO_GCC_PCIE_GDSCR_RETAIN_DISABLE_FVAL                                                          0x0
#define HWIO_GCC_PCIE_GDSCR_RETAIN_ENABLE_FVAL                                                           0x1
#define HWIO_GCC_PCIE_GDSCR_EN_REST_BMSK                                                                0x80
#define HWIO_GCC_PCIE_GDSCR_EN_REST_SHFT                                                                 0x7
#define HWIO_GCC_PCIE_GDSCR_EN_REST_DISABLE_FVAL                                                         0x0
#define HWIO_GCC_PCIE_GDSCR_EN_REST_ENABLE_FVAL                                                          0x1
#define HWIO_GCC_PCIE_GDSCR_EN_FEW_BMSK                                                                 0x40
#define HWIO_GCC_PCIE_GDSCR_EN_FEW_SHFT                                                                  0x6
#define HWIO_GCC_PCIE_GDSCR_EN_FEW_DISABLE_FVAL                                                          0x0
#define HWIO_GCC_PCIE_GDSCR_EN_FEW_ENABLE_FVAL                                                           0x1
#define HWIO_GCC_PCIE_GDSCR_CLAMP_IO_BMSK                                                               0x20
#define HWIO_GCC_PCIE_GDSCR_CLAMP_IO_SHFT                                                                0x5
#define HWIO_GCC_PCIE_GDSCR_CLAMP_IO_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_PCIE_GDSCR_CLAMP_IO_ENABLE_FVAL                                                         0x1
#define HWIO_GCC_PCIE_GDSCR_CLK_DISABLE_BMSK                                                            0x10
#define HWIO_GCC_PCIE_GDSCR_CLK_DISABLE_SHFT                                                             0x4
#define HWIO_GCC_PCIE_GDSCR_CLK_DISABLE_CLK_NOT_DISABLE_FVAL                                             0x0
#define HWIO_GCC_PCIE_GDSCR_CLK_DISABLE_CLK_DISABLE_FVAL                                                 0x1
#define HWIO_GCC_PCIE_GDSCR_PD_ARES_BMSK                                                                 0x8
#define HWIO_GCC_PCIE_GDSCR_PD_ARES_SHFT                                                                 0x3
#define HWIO_GCC_PCIE_GDSCR_PD_ARES_NO_RESET_FVAL                                                        0x0
#define HWIO_GCC_PCIE_GDSCR_PD_ARES_RESET_FVAL                                                           0x1
#define HWIO_GCC_PCIE_GDSCR_SW_OVERRIDE_BMSK                                                             0x4
#define HWIO_GCC_PCIE_GDSCR_SW_OVERRIDE_SHFT                                                             0x2
#define HWIO_GCC_PCIE_GDSCR_SW_OVERRIDE_DISABLE_FVAL                                                     0x0
#define HWIO_GCC_PCIE_GDSCR_SW_OVERRIDE_ENABLE_FVAL                                                      0x1
#define HWIO_GCC_PCIE_GDSCR_HW_CONTROL_BMSK                                                              0x2
#define HWIO_GCC_PCIE_GDSCR_HW_CONTROL_SHFT                                                              0x1
#define HWIO_GCC_PCIE_GDSCR_HW_CONTROL_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_PCIE_GDSCR_HW_CONTROL_ENABLE_FVAL                                                       0x1
#define HWIO_GCC_PCIE_GDSCR_SW_COLLAPSE_BMSK                                                             0x1
#define HWIO_GCC_PCIE_GDSCR_SW_COLLAPSE_SHFT                                                             0x0
#define HWIO_GCC_PCIE_GDSCR_SW_COLLAPSE_DISABLE_FVAL                                                     0x0
#define HWIO_GCC_PCIE_GDSCR_SW_COLLAPSE_ENABLE_FVAL                                                      0x1

#define HWIO_GCC_PCIEPHY_PHY_BCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0005d048)
#define HWIO_GCC_PCIEPHY_PHY_BCR_PHYS                                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0005d048)
#define HWIO_GCC_PCIEPHY_PHY_BCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005d048)
#define HWIO_GCC_PCIEPHY_PHY_BCR_RMSK                                                                    0x1
#define HWIO_GCC_PCIEPHY_PHY_BCR_IN          \
        in_dword_masked(HWIO_GCC_PCIEPHY_PHY_BCR_ADDR, HWIO_GCC_PCIEPHY_PHY_BCR_RMSK)
#define HWIO_GCC_PCIEPHY_PHY_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCIEPHY_PHY_BCR_ADDR, m)
#define HWIO_GCC_PCIEPHY_PHY_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PCIEPHY_PHY_BCR_ADDR,v)
#define HWIO_GCC_PCIEPHY_PHY_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCIEPHY_PHY_BCR_ADDR,m,v,HWIO_GCC_PCIEPHY_PHY_BCR_IN)
#define HWIO_GCC_PCIEPHY_PHY_BCR_BLK_ARES_BMSK                                                           0x1
#define HWIO_GCC_PCIEPHY_PHY_BCR_BLK_ARES_SHFT                                                           0x0
#define HWIO_GCC_PCIEPHY_PHY_BCR_BLK_ARES_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_PCIEPHY_PHY_BCR_BLK_ARES_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_PCIE_GPIO_LDO_EN_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0005d04c)
#define HWIO_GCC_PCIE_GPIO_LDO_EN_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0005d04c)
#define HWIO_GCC_PCIE_GPIO_LDO_EN_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005d04c)
#define HWIO_GCC_PCIE_GPIO_LDO_EN_RMSK                                                                   0x1
#define HWIO_GCC_PCIE_GPIO_LDO_EN_IN          \
        in_dword_masked(HWIO_GCC_PCIE_GPIO_LDO_EN_ADDR, HWIO_GCC_PCIE_GPIO_LDO_EN_RMSK)
#define HWIO_GCC_PCIE_GPIO_LDO_EN_INM(m)      \
        in_dword_masked(HWIO_GCC_PCIE_GPIO_LDO_EN_ADDR, m)
#define HWIO_GCC_PCIE_GPIO_LDO_EN_OUT(v)      \
        out_dword(HWIO_GCC_PCIE_GPIO_LDO_EN_ADDR,v)
#define HWIO_GCC_PCIE_GPIO_LDO_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCIE_GPIO_LDO_EN_ADDR,m,v,HWIO_GCC_PCIE_GPIO_LDO_EN_IN)
#define HWIO_GCC_PCIE_GPIO_LDO_EN_LDO_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_PCIE_GPIO_LDO_EN_LDO_ENABLE_SHFT                                                        0x0
#define HWIO_GCC_PCIE_GPIO_LDO_EN_LDO_ENABLE_DISABLE_FVAL                                                0x0
#define HWIO_GCC_PCIE_GPIO_LDO_EN_LDO_ENABLE_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_PCIE_PHY_BCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0005d050)
#define HWIO_GCC_PCIE_PHY_BCR_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0005d050)
#define HWIO_GCC_PCIE_PHY_BCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005d050)
#define HWIO_GCC_PCIE_PHY_BCR_RMSK                                                                       0x1
#define HWIO_GCC_PCIE_PHY_BCR_IN          \
        in_dword_masked(HWIO_GCC_PCIE_PHY_BCR_ADDR, HWIO_GCC_PCIE_PHY_BCR_RMSK)
#define HWIO_GCC_PCIE_PHY_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCIE_PHY_BCR_ADDR, m)
#define HWIO_GCC_PCIE_PHY_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PCIE_PHY_BCR_ADDR,v)
#define HWIO_GCC_PCIE_PHY_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCIE_PHY_BCR_ADDR,m,v,HWIO_GCC_PCIE_PHY_BCR_IN)
#define HWIO_GCC_PCIE_PHY_BCR_BLK_ARES_BMSK                                                              0x1
#define HWIO_GCC_PCIE_PHY_BCR_BLK_ARES_SHFT                                                              0x0
#define HWIO_GCC_PCIE_PHY_BCR_BLK_ARES_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_PCIE_PHY_BCR_BLK_ARES_ENABLE_FVAL                                                       0x1

#define HWIO_GCC_PCIE_MISC_RESET_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0005d054)
#define HWIO_GCC_PCIE_MISC_RESET_PHYS                                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0005d054)
#define HWIO_GCC_PCIE_MISC_RESET_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005d054)
#define HWIO_GCC_PCIE_MISC_RESET_RMSK                                                                   0x7f
#define HWIO_GCC_PCIE_MISC_RESET_IN          \
        in_dword_masked(HWIO_GCC_PCIE_MISC_RESET_ADDR, HWIO_GCC_PCIE_MISC_RESET_RMSK)
#define HWIO_GCC_PCIE_MISC_RESET_INM(m)      \
        in_dword_masked(HWIO_GCC_PCIE_MISC_RESET_ADDR, m)
#define HWIO_GCC_PCIE_MISC_RESET_OUT(v)      \
        out_dword(HWIO_GCC_PCIE_MISC_RESET_ADDR,v)
#define HWIO_GCC_PCIE_MISC_RESET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCIE_MISC_RESET_ADDR,m,v,HWIO_GCC_PCIE_MISC_RESET_IN)
#define HWIO_GCC_PCIE_MISC_RESET_AXI_MASTER_STICKY_ARES_BMSK                                            0x40
#define HWIO_GCC_PCIE_MISC_RESET_AXI_MASTER_STICKY_ARES_SHFT                                             0x6
#define HWIO_GCC_PCIE_MISC_RESET_AXI_MASTER_STICKY_ARES_DISABLE_FVAL                                     0x0
#define HWIO_GCC_PCIE_MISC_RESET_AXI_MASTER_STICKY_ARES_ENABLE_FVAL                                      0x1
#define HWIO_GCC_PCIE_MISC_RESET_AHB_ARES_BMSK                                                          0x20
#define HWIO_GCC_PCIE_MISC_RESET_AHB_ARES_SHFT                                                           0x5
#define HWIO_GCC_PCIE_MISC_RESET_AHB_ARES_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_PCIE_MISC_RESET_AHB_ARES_ENABLE_FVAL                                                    0x1
#define HWIO_GCC_PCIE_MISC_RESET_AXI_SLAVE_ARES_BMSK                                                    0x10
#define HWIO_GCC_PCIE_MISC_RESET_AXI_SLAVE_ARES_SHFT                                                     0x4
#define HWIO_GCC_PCIE_MISC_RESET_AXI_SLAVE_ARES_DISABLE_FVAL                                             0x0
#define HWIO_GCC_PCIE_MISC_RESET_AXI_SLAVE_ARES_ENABLE_FVAL                                              0x1
#define HWIO_GCC_PCIE_MISC_RESET_AXI_MASTER_ARES_BMSK                                                    0x8
#define HWIO_GCC_PCIE_MISC_RESET_AXI_MASTER_ARES_SHFT                                                    0x3
#define HWIO_GCC_PCIE_MISC_RESET_AXI_MASTER_ARES_DISABLE_FVAL                                            0x0
#define HWIO_GCC_PCIE_MISC_RESET_AXI_MASTER_ARES_ENABLE_FVAL                                             0x1
#define HWIO_GCC_PCIE_MISC_RESET_CORE_STICKY_ARES_BMSK                                                   0x4
#define HWIO_GCC_PCIE_MISC_RESET_CORE_STICKY_ARES_SHFT                                                   0x2
#define HWIO_GCC_PCIE_MISC_RESET_CORE_STICKY_ARES_DISABLE_FVAL                                           0x0
#define HWIO_GCC_PCIE_MISC_RESET_CORE_STICKY_ARES_ENABLE_FVAL                                            0x1
#define HWIO_GCC_PCIE_MISC_RESET_SLEEP_ARES_BMSK                                                         0x2
#define HWIO_GCC_PCIE_MISC_RESET_SLEEP_ARES_SHFT                                                         0x1
#define HWIO_GCC_PCIE_MISC_RESET_SLEEP_ARES_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_PCIE_MISC_RESET_SLEEP_ARES_ENABLE_FVAL                                                  0x1
#define HWIO_GCC_PCIE_MISC_RESET_PIPE_ARES_BMSK                                                          0x1
#define HWIO_GCC_PCIE_MISC_RESET_PIPE_ARES_SHFT                                                          0x0
#define HWIO_GCC_PCIE_MISC_RESET_PIPE_ARES_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_PCIE_MISC_RESET_PIPE_ARES_ENABLE_FVAL                                                   0x1

#define HWIO_GCC_PCIE_LINK_DOWN_BCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0005d05c)
#define HWIO_GCC_PCIE_LINK_DOWN_BCR_PHYS                                                          (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0005d05c)
#define HWIO_GCC_PCIE_LINK_DOWN_BCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005d05c)
#define HWIO_GCC_PCIE_LINK_DOWN_BCR_RMSK                                                                 0x1
#define HWIO_GCC_PCIE_LINK_DOWN_BCR_IN          \
        in_dword_masked(HWIO_GCC_PCIE_LINK_DOWN_BCR_ADDR, HWIO_GCC_PCIE_LINK_DOWN_BCR_RMSK)
#define HWIO_GCC_PCIE_LINK_DOWN_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCIE_LINK_DOWN_BCR_ADDR, m)
#define HWIO_GCC_PCIE_LINK_DOWN_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PCIE_LINK_DOWN_BCR_ADDR,v)
#define HWIO_GCC_PCIE_LINK_DOWN_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCIE_LINK_DOWN_BCR_ADDR,m,v,HWIO_GCC_PCIE_LINK_DOWN_BCR_IN)
#define HWIO_GCC_PCIE_LINK_DOWN_BCR_BLK_ARES_BMSK                                                        0x1
#define HWIO_GCC_PCIE_LINK_DOWN_BCR_BLK_ARES_SHFT                                                        0x0
#define HWIO_GCC_PCIE_LINK_DOWN_BCR_BLK_ARES_DISABLE_FVAL                                                0x0
#define HWIO_GCC_PCIE_LINK_DOWN_BCR_BLK_ARES_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_USB_SS_LDO_EN_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0005e07c)
#define HWIO_GCC_USB_SS_LDO_EN_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0005e07c)
#define HWIO_GCC_USB_SS_LDO_EN_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005e07c)
#define HWIO_GCC_USB_SS_LDO_EN_RMSK                                                                      0x1
#define HWIO_GCC_USB_SS_LDO_EN_IN          \
        in_dword_masked(HWIO_GCC_USB_SS_LDO_EN_ADDR, HWIO_GCC_USB_SS_LDO_EN_RMSK)
#define HWIO_GCC_USB_SS_LDO_EN_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_SS_LDO_EN_ADDR, m)
#define HWIO_GCC_USB_SS_LDO_EN_OUT(v)      \
        out_dword(HWIO_GCC_USB_SS_LDO_EN_ADDR,v)
#define HWIO_GCC_USB_SS_LDO_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_SS_LDO_EN_ADDR,m,v,HWIO_GCC_USB_SS_LDO_EN_IN)
#define HWIO_GCC_USB_SS_LDO_EN_LDO_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_USB_SS_LDO_EN_LDO_ENABLE_SHFT                                                           0x0
#define HWIO_GCC_USB_SS_LDO_EN_LDO_ENABLE_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_USB_SS_LDO_EN_LDO_ENABLE_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_USB_PHY_CFG_AHB_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0005e080)
#define HWIO_GCC_USB_PHY_CFG_AHB_CBCR_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0005e080)
#define HWIO_GCC_USB_PHY_CFG_AHB_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005e080)
#define HWIO_GCC_USB_PHY_CFG_AHB_CBCR_RMSK                                                        0xf0008001
#define HWIO_GCC_USB_PHY_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB_PHY_CFG_AHB_CBCR_ADDR, HWIO_GCC_USB_PHY_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_USB_PHY_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_PHY_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_USB_PHY_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB_PHY_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_USB_PHY_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_PHY_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_USB_PHY_CFG_AHB_CBCR_IN)
#define HWIO_GCC_USB_PHY_CFG_AHB_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_USB_PHY_CFG_AHB_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_USB_PHY_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                               0x70000000
#define HWIO_GCC_USB_PHY_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                     0x1c
#define HWIO_GCC_USB_PHY_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                       0x8000
#define HWIO_GCC_USB_PHY_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                          0xf
#define HWIO_GCC_USB_PHY_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                  0x0
#define HWIO_GCC_USB_PHY_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                   0x1
#define HWIO_GCC_USB_PHY_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_USB_PHY_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                    0x0
#define HWIO_GCC_USB_PHY_CFG_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_USB_PHY_CFG_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_SYS_NOC_USB3_AXI_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0005e084)
#define HWIO_GCC_SYS_NOC_USB3_AXI_CBCR_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0005e084)
#define HWIO_GCC_SYS_NOC_USB3_AXI_CBCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005e084)
#define HWIO_GCC_SYS_NOC_USB3_AXI_CBCR_RMSK                                                       0x80000001
#define HWIO_GCC_SYS_NOC_USB3_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SYS_NOC_USB3_AXI_CBCR_ADDR, HWIO_GCC_SYS_NOC_USB3_AXI_CBCR_RMSK)
#define HWIO_GCC_SYS_NOC_USB3_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_USB3_AXI_CBCR_ADDR, m)
#define HWIO_GCC_SYS_NOC_USB3_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SYS_NOC_USB3_AXI_CBCR_ADDR,v)
#define HWIO_GCC_SYS_NOC_USB3_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYS_NOC_USB3_AXI_CBCR_ADDR,m,v,HWIO_GCC_SYS_NOC_USB3_AXI_CBCR_IN)
#define HWIO_GCC_SYS_NOC_USB3_AXI_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_SYS_NOC_USB3_AXI_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_SYS_NOC_USB3_AXI_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_SYS_NOC_USB3_AXI_CBCR_CLK_ENABLE_SHFT                                                   0x0
#define HWIO_GCC_SYS_NOC_USB3_AXI_CBCR_CLK_ENABLE_DISABLE_FVAL                                           0x0
#define HWIO_GCC_SYS_NOC_USB3_AXI_CBCR_CLK_ENABLE_ENABLE_FVAL                                            0x1

#define HWIO_GCC_USB_30_BCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0005e070)
#define HWIO_GCC_USB_30_BCR_PHYS                                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0005e070)
#define HWIO_GCC_USB_30_BCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005e070)
#define HWIO_GCC_USB_30_BCR_RMSK                                                                         0x1
#define HWIO_GCC_USB_30_BCR_IN          \
        in_dword_masked(HWIO_GCC_USB_30_BCR_ADDR, HWIO_GCC_USB_30_BCR_RMSK)
#define HWIO_GCC_USB_30_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_30_BCR_ADDR, m)
#define HWIO_GCC_USB_30_BCR_OUT(v)      \
        out_dword(HWIO_GCC_USB_30_BCR_ADDR,v)
#define HWIO_GCC_USB_30_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_30_BCR_ADDR,m,v,HWIO_GCC_USB_30_BCR_IN)
#define HWIO_GCC_USB_30_BCR_BLK_ARES_BMSK                                                                0x1
#define HWIO_GCC_USB_30_BCR_BLK_ARES_SHFT                                                                0x0
#define HWIO_GCC_USB_30_BCR_BLK_ARES_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_USB_30_BCR_BLK_ARES_ENABLE_FVAL                                                         0x1

#define HWIO_GCC_USB_30_MISC_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0005e074)
#define HWIO_GCC_USB_30_MISC_PHYS                                                                 (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0005e074)
#define HWIO_GCC_USB_30_MISC_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005e074)
#define HWIO_GCC_USB_30_MISC_RMSK                                                                        0x1
#define HWIO_GCC_USB_30_MISC_IN          \
        in_dword_masked(HWIO_GCC_USB_30_MISC_ADDR, HWIO_GCC_USB_30_MISC_RMSK)
#define HWIO_GCC_USB_30_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_30_MISC_ADDR, m)
#define HWIO_GCC_USB_30_MISC_OUT(v)      \
        out_dword(HWIO_GCC_USB_30_MISC_ADDR,v)
#define HWIO_GCC_USB_30_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_30_MISC_ADDR,m,v,HWIO_GCC_USB_30_MISC_IN)
#define HWIO_GCC_USB_30_MISC_BLK_ARES_ALL_BMSK                                                           0x1
#define HWIO_GCC_USB_30_MISC_BLK_ARES_ALL_SHFT                                                           0x0
#define HWIO_GCC_USB_30_MISC_BLK_ARES_ALL_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_USB_30_MISC_BLK_ARES_ALL_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_USB30_MASTER_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0005e000)
#define HWIO_GCC_USB30_MASTER_CBCR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0005e000)
#define HWIO_GCC_USB30_MASTER_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005e000)
#define HWIO_GCC_USB30_MASTER_CBCR_RMSK                                                           0xf000fff1
#define HWIO_GCC_USB30_MASTER_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB30_MASTER_CBCR_ADDR, HWIO_GCC_USB30_MASTER_CBCR_RMSK)
#define HWIO_GCC_USB30_MASTER_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB30_MASTER_CBCR_ADDR, m)
#define HWIO_GCC_USB30_MASTER_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB30_MASTER_CBCR_ADDR,v)
#define HWIO_GCC_USB30_MASTER_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB30_MASTER_CBCR_ADDR,m,v,HWIO_GCC_USB30_MASTER_CBCR_IN)
#define HWIO_GCC_USB30_MASTER_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_USB30_MASTER_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_USB30_MASTER_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                  0x70000000
#define HWIO_GCC_USB30_MASTER_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                        0x1c
#define HWIO_GCC_USB30_MASTER_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                          0x8000
#define HWIO_GCC_USB30_MASTER_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                             0xf
#define HWIO_GCC_USB30_MASTER_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                     0x0
#define HWIO_GCC_USB30_MASTER_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                      0x1
#define HWIO_GCC_USB30_MASTER_CBCR_FORCE_MEM_CORE_ON_BMSK                                             0x4000
#define HWIO_GCC_USB30_MASTER_CBCR_FORCE_MEM_CORE_ON_SHFT                                                0xe
#define HWIO_GCC_USB30_MASTER_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                  0x0
#define HWIO_GCC_USB30_MASTER_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                   0x1
#define HWIO_GCC_USB30_MASTER_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                           0x2000
#define HWIO_GCC_USB30_MASTER_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                              0xd
#define HWIO_GCC_USB30_MASTER_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                0x0
#define HWIO_GCC_USB30_MASTER_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                 0x1
#define HWIO_GCC_USB30_MASTER_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                          0x1000
#define HWIO_GCC_USB30_MASTER_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                             0xc
#define HWIO_GCC_USB30_MASTER_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                               0x0
#define HWIO_GCC_USB30_MASTER_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                0x1
#define HWIO_GCC_USB30_MASTER_CBCR_WAKEUP_BMSK                                                         0xf00
#define HWIO_GCC_USB30_MASTER_CBCR_WAKEUP_SHFT                                                           0x8
#define HWIO_GCC_USB30_MASTER_CBCR_WAKEUP_CLOCK0_FVAL                                                    0x0
#define HWIO_GCC_USB30_MASTER_CBCR_WAKEUP_CLOCK1_FVAL                                                    0x1
#define HWIO_GCC_USB30_MASTER_CBCR_WAKEUP_CLOCK2_FVAL                                                    0x2
#define HWIO_GCC_USB30_MASTER_CBCR_WAKEUP_CLOCK3_FVAL                                                    0x3
#define HWIO_GCC_USB30_MASTER_CBCR_WAKEUP_CLOCK4_FVAL                                                    0x4
#define HWIO_GCC_USB30_MASTER_CBCR_WAKEUP_CLOCK5_FVAL                                                    0x5
#define HWIO_GCC_USB30_MASTER_CBCR_WAKEUP_CLOCK6_FVAL                                                    0x6
#define HWIO_GCC_USB30_MASTER_CBCR_WAKEUP_CLOCK7_FVAL                                                    0x7
#define HWIO_GCC_USB30_MASTER_CBCR_WAKEUP_CLOCK8_FVAL                                                    0x8
#define HWIO_GCC_USB30_MASTER_CBCR_WAKEUP_CLOCK9_FVAL                                                    0x9
#define HWIO_GCC_USB30_MASTER_CBCR_WAKEUP_CLOCK10_FVAL                                                   0xa
#define HWIO_GCC_USB30_MASTER_CBCR_WAKEUP_CLOCK11_FVAL                                                   0xb
#define HWIO_GCC_USB30_MASTER_CBCR_WAKEUP_CLOCK12_FVAL                                                   0xc
#define HWIO_GCC_USB30_MASTER_CBCR_WAKEUP_CLOCK13_FVAL                                                   0xd
#define HWIO_GCC_USB30_MASTER_CBCR_WAKEUP_CLOCK14_FVAL                                                   0xe
#define HWIO_GCC_USB30_MASTER_CBCR_WAKEUP_CLOCK15_FVAL                                                   0xf
#define HWIO_GCC_USB30_MASTER_CBCR_SLEEP_BMSK                                                           0xf0
#define HWIO_GCC_USB30_MASTER_CBCR_SLEEP_SHFT                                                            0x4
#define HWIO_GCC_USB30_MASTER_CBCR_SLEEP_CLOCK0_FVAL                                                     0x0
#define HWIO_GCC_USB30_MASTER_CBCR_SLEEP_CLOCK1_FVAL                                                     0x1
#define HWIO_GCC_USB30_MASTER_CBCR_SLEEP_CLOCK2_FVAL                                                     0x2
#define HWIO_GCC_USB30_MASTER_CBCR_SLEEP_CLOCK3_FVAL                                                     0x3
#define HWIO_GCC_USB30_MASTER_CBCR_SLEEP_CLOCK4_FVAL                                                     0x4
#define HWIO_GCC_USB30_MASTER_CBCR_SLEEP_CLOCK5_FVAL                                                     0x5
#define HWIO_GCC_USB30_MASTER_CBCR_SLEEP_CLOCK6_FVAL                                                     0x6
#define HWIO_GCC_USB30_MASTER_CBCR_SLEEP_CLOCK7_FVAL                                                     0x7
#define HWIO_GCC_USB30_MASTER_CBCR_SLEEP_CLOCK8_FVAL                                                     0x8
#define HWIO_GCC_USB30_MASTER_CBCR_SLEEP_CLOCK9_FVAL                                                     0x9
#define HWIO_GCC_USB30_MASTER_CBCR_SLEEP_CLOCK10_FVAL                                                    0xa
#define HWIO_GCC_USB30_MASTER_CBCR_SLEEP_CLOCK11_FVAL                                                    0xb
#define HWIO_GCC_USB30_MASTER_CBCR_SLEEP_CLOCK12_FVAL                                                    0xc
#define HWIO_GCC_USB30_MASTER_CBCR_SLEEP_CLOCK13_FVAL                                                    0xd
#define HWIO_GCC_USB30_MASTER_CBCR_SLEEP_CLOCK14_FVAL                                                    0xe
#define HWIO_GCC_USB30_MASTER_CBCR_SLEEP_CLOCK15_FVAL                                                    0xf
#define HWIO_GCC_USB30_MASTER_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_USB30_MASTER_CBCR_CLK_ENABLE_SHFT                                                       0x0
#define HWIO_GCC_USB30_MASTER_CBCR_CLK_ENABLE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_USB30_MASTER_CBCR_CLK_ENABLE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_USB30_SLEEP_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0005e004)
#define HWIO_GCC_USB30_SLEEP_CBCR_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0005e004)
#define HWIO_GCC_USB30_SLEEP_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005e004)
#define HWIO_GCC_USB30_SLEEP_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_USB30_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB30_SLEEP_CBCR_ADDR, HWIO_GCC_USB30_SLEEP_CBCR_RMSK)
#define HWIO_GCC_USB30_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB30_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_USB30_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB30_SLEEP_CBCR_ADDR,v)
#define HWIO_GCC_USB30_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB30_SLEEP_CBCR_ADDR,m,v,HWIO_GCC_USB30_SLEEP_CBCR_IN)
#define HWIO_GCC_USB30_SLEEP_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_USB30_SLEEP_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_USB30_SLEEP_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_USB30_SLEEP_CBCR_CLK_ENABLE_SHFT                                                        0x0
#define HWIO_GCC_USB30_SLEEP_CBCR_CLK_ENABLE_DISABLE_FVAL                                                0x0
#define HWIO_GCC_USB30_SLEEP_CBCR_CLK_ENABLE_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_USB30_MOCK_UTMI_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0005e008)
#define HWIO_GCC_USB30_MOCK_UTMI_CBCR_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0005e008)
#define HWIO_GCC_USB30_MOCK_UTMI_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005e008)
#define HWIO_GCC_USB30_MOCK_UTMI_CBCR_RMSK                                                        0x80030001
#define HWIO_GCC_USB30_MOCK_UTMI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB30_MOCK_UTMI_CBCR_ADDR, HWIO_GCC_USB30_MOCK_UTMI_CBCR_RMSK)
#define HWIO_GCC_USB30_MOCK_UTMI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB30_MOCK_UTMI_CBCR_ADDR, m)
#define HWIO_GCC_USB30_MOCK_UTMI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB30_MOCK_UTMI_CBCR_ADDR,v)
#define HWIO_GCC_USB30_MOCK_UTMI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB30_MOCK_UTMI_CBCR_ADDR,m,v,HWIO_GCC_USB30_MOCK_UTMI_CBCR_IN)
#define HWIO_GCC_USB30_MOCK_UTMI_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_USB30_MOCK_UTMI_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_USB30_MOCK_UTMI_CBCR_CLK_DIV_BMSK                                                   0x30000
#define HWIO_GCC_USB30_MOCK_UTMI_CBCR_CLK_DIV_SHFT                                                      0x10
#define HWIO_GCC_USB30_MOCK_UTMI_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_USB30_MOCK_UTMI_CBCR_CLK_ENABLE_SHFT                                                    0x0
#define HWIO_GCC_USB30_MOCK_UTMI_CBCR_CLK_ENABLE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_USB30_MOCK_UTMI_CBCR_CLK_ENABLE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_USB30_MASTER_CMD_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0005e00c)
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0005e00c)
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005e00c)
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_RMSK                                                       0x800000f3
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_USB30_MASTER_CMD_RCGR_ADDR, HWIO_GCC_USB30_MASTER_CMD_RCGR_RMSK)
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB30_MASTER_CMD_RCGR_ADDR, m)
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_USB30_MASTER_CMD_RCGR_ADDR,v)
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB30_MASTER_CMD_RCGR_ADDR,m,v,HWIO_GCC_USB30_MASTER_CMD_RCGR_IN)
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_ROOT_OFF_BMSK                                              0x80000000
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_ROOT_OFF_SHFT                                                    0x1f
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_DIRTY_D_BMSK                                                     0x80
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_DIRTY_D_SHFT                                                      0x7
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_DIRTY_M_BMSK                                                     0x40
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_DIRTY_M_SHFT                                                      0x6
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_DIRTY_N_BMSK                                                     0x20
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_DIRTY_N_SHFT                                                      0x5
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                              0x10
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                               0x4
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_ROOT_EN_BMSK                                                      0x2
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_ROOT_EN_SHFT                                                      0x1
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                              0x0
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                               0x1
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_UPDATE_BMSK                                                       0x1
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_UPDATE_SHFT                                                       0x0
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_UPDATE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_UPDATE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_USB30_MASTER_CFG_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0005e010)
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0005e010)
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005e010)
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_RMSK                                                           0x371f
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_USB30_MASTER_CFG_RCGR_ADDR, HWIO_GCC_USB30_MASTER_CFG_RCGR_RMSK)
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB30_MASTER_CFG_RCGR_ADDR, m)
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_USB30_MASTER_CFG_RCGR_ADDR,v)
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB30_MASTER_CFG_RCGR_ADDR,m,v,HWIO_GCC_USB30_MASTER_CFG_RCGR_IN)
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_MODE_BMSK                                                      0x3000
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_MODE_SHFT                                                         0xc
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_MODE_BYPASS_FVAL                                                  0x0
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_MODE_SWALLOW_FVAL                                                 0x1
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                               0x2
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                             0x3
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_SEL_BMSK                                                    0x700
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_SEL_SHFT                                                      0x8
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                 0x0
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                 0x1
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                 0x2
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                 0x3
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                 0x4
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                 0x5
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                 0x6
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                 0x7
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_DIV_BMSK                                                     0x1f
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_DIV_SHFT                                                      0x0
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                               0x0
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                 0x1
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                               0x2
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                 0x3
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                               0x4
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                 0x5
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                               0x6
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                 0x7
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                               0x8
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                 0x9
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                               0xa
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                 0xb
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                               0xc
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                 0xd
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                               0xe
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                 0xf
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                              0x10
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                0x11
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                              0x12
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_DIV_DIV10_FVAL                                               0x13
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                             0x14
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_DIV_DIV11_FVAL                                               0x15
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                             0x16
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_DIV_DIV12_FVAL                                               0x17
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                             0x18
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_DIV_DIV13_FVAL                                               0x19
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                             0x1a
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_DIV_DIV14_FVAL                                               0x1b
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                             0x1c
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_DIV_DIV15_FVAL                                               0x1d
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                             0x1e
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_DIV_DIV16_FVAL                                               0x1f

#define HWIO_GCC_USB30_MASTER_M_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0005e014)
#define HWIO_GCC_USB30_MASTER_M_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0005e014)
#define HWIO_GCC_USB30_MASTER_M_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005e014)
#define HWIO_GCC_USB30_MASTER_M_RMSK                                                                    0xff
#define HWIO_GCC_USB30_MASTER_M_IN          \
        in_dword_masked(HWIO_GCC_USB30_MASTER_M_ADDR, HWIO_GCC_USB30_MASTER_M_RMSK)
#define HWIO_GCC_USB30_MASTER_M_INM(m)      \
        in_dword_masked(HWIO_GCC_USB30_MASTER_M_ADDR, m)
#define HWIO_GCC_USB30_MASTER_M_OUT(v)      \
        out_dword(HWIO_GCC_USB30_MASTER_M_ADDR,v)
#define HWIO_GCC_USB30_MASTER_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB30_MASTER_M_ADDR,m,v,HWIO_GCC_USB30_MASTER_M_IN)
#define HWIO_GCC_USB30_MASTER_M_M_BMSK                                                                  0xff
#define HWIO_GCC_USB30_MASTER_M_M_SHFT                                                                   0x0

#define HWIO_GCC_USB30_MASTER_N_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0005e018)
#define HWIO_GCC_USB30_MASTER_N_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0005e018)
#define HWIO_GCC_USB30_MASTER_N_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005e018)
#define HWIO_GCC_USB30_MASTER_N_RMSK                                                                    0xff
#define HWIO_GCC_USB30_MASTER_N_IN          \
        in_dword_masked(HWIO_GCC_USB30_MASTER_N_ADDR, HWIO_GCC_USB30_MASTER_N_RMSK)
#define HWIO_GCC_USB30_MASTER_N_INM(m)      \
        in_dword_masked(HWIO_GCC_USB30_MASTER_N_ADDR, m)
#define HWIO_GCC_USB30_MASTER_N_OUT(v)      \
        out_dword(HWIO_GCC_USB30_MASTER_N_ADDR,v)
#define HWIO_GCC_USB30_MASTER_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB30_MASTER_N_ADDR,m,v,HWIO_GCC_USB30_MASTER_N_IN)
#define HWIO_GCC_USB30_MASTER_N_NOT_N_MINUS_M_BMSK                                                      0xff
#define HWIO_GCC_USB30_MASTER_N_NOT_N_MINUS_M_SHFT                                                       0x0

#define HWIO_GCC_USB30_MASTER_D_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0005e01c)
#define HWIO_GCC_USB30_MASTER_D_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0005e01c)
#define HWIO_GCC_USB30_MASTER_D_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005e01c)
#define HWIO_GCC_USB30_MASTER_D_RMSK                                                                    0xff
#define HWIO_GCC_USB30_MASTER_D_IN          \
        in_dword_masked(HWIO_GCC_USB30_MASTER_D_ADDR, HWIO_GCC_USB30_MASTER_D_RMSK)
#define HWIO_GCC_USB30_MASTER_D_INM(m)      \
        in_dword_masked(HWIO_GCC_USB30_MASTER_D_ADDR, m)
#define HWIO_GCC_USB30_MASTER_D_OUT(v)      \
        out_dword(HWIO_GCC_USB30_MASTER_D_ADDR,v)
#define HWIO_GCC_USB30_MASTER_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB30_MASTER_D_ADDR,m,v,HWIO_GCC_USB30_MASTER_D_IN)
#define HWIO_GCC_USB30_MASTER_D_NOT_2D_BMSK                                                             0xff
#define HWIO_GCC_USB30_MASTER_D_NOT_2D_SHFT                                                              0x0

#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0005e020)
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0005e020)
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005e020)
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_RMSK                                                    0x80000013
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_ADDR, HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_RMSK)
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_ADDR, m)
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_ADDR,v)
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_ADDR,m,v,HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_IN)
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_ROOT_OFF_BMSK                                           0x80000000
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_ROOT_OFF_SHFT                                                 0x1f
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                           0x10
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                            0x4
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_ROOT_EN_BMSK                                                   0x2
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_ROOT_EN_SHFT                                                   0x1
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                           0x0
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                            0x1
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_UPDATE_BMSK                                                    0x1
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_UPDATE_SHFT                                                    0x0
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_UPDATE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_UPDATE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0005e024)
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0005e024)
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005e024)
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_RMSK                                                         0x71f
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_ADDR, HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_RMSK)
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_ADDR, m)
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_ADDR,v)
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_ADDR,m,v,HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_IN)
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_SEL_BMSK                                                 0x700
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_SEL_SHFT                                                   0x8
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_SEL_SRC0_FVAL                                              0x0
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_SEL_SRC1_FVAL                                              0x1
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_SEL_SRC2_FVAL                                              0x2
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_SEL_SRC3_FVAL                                              0x3
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_SEL_SRC4_FVAL                                              0x4
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_SEL_SRC5_FVAL                                              0x5
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_SEL_SRC6_FVAL                                              0x6
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_SEL_SRC7_FVAL                                              0x7
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_DIV_BMSK                                                  0x1f
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_DIV_SHFT                                                   0x0
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                            0x0
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_DIV_DIV1_FVAL                                              0x1
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                            0x2
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_DIV_DIV2_FVAL                                              0x3
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                            0x4
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_DIV_DIV3_FVAL                                              0x5
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                            0x6
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_DIV_DIV4_FVAL                                              0x7
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                            0x8
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_DIV_DIV5_FVAL                                              0x9
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                            0xa
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_DIV_DIV6_FVAL                                              0xb
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                            0xc
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_DIV_DIV7_FVAL                                              0xd
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                            0xe
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_DIV_DIV8_FVAL                                              0xf
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                           0x10
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_DIV_DIV9_FVAL                                             0x11
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                           0x12
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_DIV_DIV10_FVAL                                            0x13
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                          0x14
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_DIV_DIV11_FVAL                                            0x15
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                          0x16
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_DIV_DIV12_FVAL                                            0x17
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                          0x18
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_DIV_DIV13_FVAL                                            0x19
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                          0x1a
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_DIV_DIV14_FVAL                                            0x1b
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                          0x1c
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_DIV_DIV15_FVAL                                            0x1d
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                          0x1e
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_DIV_DIV16_FVAL                                            0x1f

#define HWIO_GCC_USB3_PHY_BCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0005e034)
#define HWIO_GCC_USB3_PHY_BCR_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0005e034)
#define HWIO_GCC_USB3_PHY_BCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005e034)
#define HWIO_GCC_USB3_PHY_BCR_RMSK                                                                       0x1
#define HWIO_GCC_USB3_PHY_BCR_IN          \
        in_dword_masked(HWIO_GCC_USB3_PHY_BCR_ADDR, HWIO_GCC_USB3_PHY_BCR_RMSK)
#define HWIO_GCC_USB3_PHY_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB3_PHY_BCR_ADDR, m)
#define HWIO_GCC_USB3_PHY_BCR_OUT(v)      \
        out_dword(HWIO_GCC_USB3_PHY_BCR_ADDR,v)
#define HWIO_GCC_USB3_PHY_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB3_PHY_BCR_ADDR,m,v,HWIO_GCC_USB3_PHY_BCR_IN)
#define HWIO_GCC_USB3_PHY_BCR_BLK_ARES_BMSK                                                              0x1
#define HWIO_GCC_USB3_PHY_BCR_BLK_ARES_SHFT                                                              0x0
#define HWIO_GCC_USB3_PHY_BCR_BLK_ARES_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_USB3_PHY_BCR_BLK_ARES_ENABLE_FVAL                                                       0x1

#define HWIO_GCC_USB3PHY_PHY_BCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0005e03c)
#define HWIO_GCC_USB3PHY_PHY_BCR_PHYS                                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0005e03c)
#define HWIO_GCC_USB3PHY_PHY_BCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005e03c)
#define HWIO_GCC_USB3PHY_PHY_BCR_RMSK                                                                    0x1
#define HWIO_GCC_USB3PHY_PHY_BCR_IN          \
        in_dword_masked(HWIO_GCC_USB3PHY_PHY_BCR_ADDR, HWIO_GCC_USB3PHY_PHY_BCR_RMSK)
#define HWIO_GCC_USB3PHY_PHY_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB3PHY_PHY_BCR_ADDR, m)
#define HWIO_GCC_USB3PHY_PHY_BCR_OUT(v)      \
        out_dword(HWIO_GCC_USB3PHY_PHY_BCR_ADDR,v)
#define HWIO_GCC_USB3PHY_PHY_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB3PHY_PHY_BCR_ADDR,m,v,HWIO_GCC_USB3PHY_PHY_BCR_IN)
#define HWIO_GCC_USB3PHY_PHY_BCR_BLK_ARES_BMSK                                                           0x1
#define HWIO_GCC_USB3PHY_PHY_BCR_BLK_ARES_SHFT                                                           0x0
#define HWIO_GCC_USB3PHY_PHY_BCR_BLK_ARES_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_USB3PHY_PHY_BCR_BLK_ARES_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_USB3_PIPE_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0005e040)
#define HWIO_GCC_USB3_PIPE_CBCR_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0005e040)
#define HWIO_GCC_USB3_PIPE_CBCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005e040)
#define HWIO_GCC_USB3_PIPE_CBCR_RMSK                                                              0x80000001
#define HWIO_GCC_USB3_PIPE_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB3_PIPE_CBCR_ADDR, HWIO_GCC_USB3_PIPE_CBCR_RMSK)
#define HWIO_GCC_USB3_PIPE_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB3_PIPE_CBCR_ADDR, m)
#define HWIO_GCC_USB3_PIPE_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB3_PIPE_CBCR_ADDR,v)
#define HWIO_GCC_USB3_PIPE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB3_PIPE_CBCR_ADDR,m,v,HWIO_GCC_USB3_PIPE_CBCR_IN)
#define HWIO_GCC_USB3_PIPE_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_USB3_PIPE_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_USB3_PIPE_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_USB3_PIPE_CBCR_CLK_ENABLE_SHFT                                                          0x0
#define HWIO_GCC_USB3_PIPE_CBCR_CLK_ENABLE_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_USB3_PIPE_CBCR_CLK_ENABLE_ENABLE_FVAL                                                   0x1

#define HWIO_GCC_USB3_AUX_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0005e044)
#define HWIO_GCC_USB3_AUX_CBCR_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0005e044)
#define HWIO_GCC_USB3_AUX_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005e044)
#define HWIO_GCC_USB3_AUX_CBCR_RMSK                                                               0x80000001
#define HWIO_GCC_USB3_AUX_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB3_AUX_CBCR_ADDR, HWIO_GCC_USB3_AUX_CBCR_RMSK)
#define HWIO_GCC_USB3_AUX_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB3_AUX_CBCR_ADDR, m)
#define HWIO_GCC_USB3_AUX_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB3_AUX_CBCR_ADDR,v)
#define HWIO_GCC_USB3_AUX_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB3_AUX_CBCR_ADDR,m,v,HWIO_GCC_USB3_AUX_CBCR_IN)
#define HWIO_GCC_USB3_AUX_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_USB3_AUX_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_USB3_AUX_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_USB3_AUX_CBCR_CLK_ENABLE_SHFT                                                           0x0
#define HWIO_GCC_USB3_AUX_CBCR_CLK_ENABLE_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_USB3_AUX_CBCR_CLK_ENABLE_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_USB3_PIPE_CMD_RCGR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0005e048)
#define HWIO_GCC_USB3_PIPE_CMD_RCGR_PHYS                                                          (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0005e048)
#define HWIO_GCC_USB3_PIPE_CMD_RCGR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005e048)
#define HWIO_GCC_USB3_PIPE_CMD_RCGR_RMSK                                                          0x80000013
#define HWIO_GCC_USB3_PIPE_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_USB3_PIPE_CMD_RCGR_ADDR, HWIO_GCC_USB3_PIPE_CMD_RCGR_RMSK)
#define HWIO_GCC_USB3_PIPE_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB3_PIPE_CMD_RCGR_ADDR, m)
#define HWIO_GCC_USB3_PIPE_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_USB3_PIPE_CMD_RCGR_ADDR,v)
#define HWIO_GCC_USB3_PIPE_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB3_PIPE_CMD_RCGR_ADDR,m,v,HWIO_GCC_USB3_PIPE_CMD_RCGR_IN)
#define HWIO_GCC_USB3_PIPE_CMD_RCGR_ROOT_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_USB3_PIPE_CMD_RCGR_ROOT_OFF_SHFT                                                       0x1f
#define HWIO_GCC_USB3_PIPE_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                 0x10
#define HWIO_GCC_USB3_PIPE_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                  0x4
#define HWIO_GCC_USB3_PIPE_CMD_RCGR_ROOT_EN_BMSK                                                         0x2
#define HWIO_GCC_USB3_PIPE_CMD_RCGR_ROOT_EN_SHFT                                                         0x1
#define HWIO_GCC_USB3_PIPE_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_USB3_PIPE_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                  0x1
#define HWIO_GCC_USB3_PIPE_CMD_RCGR_UPDATE_BMSK                                                          0x1
#define HWIO_GCC_USB3_PIPE_CMD_RCGR_UPDATE_SHFT                                                          0x0
#define HWIO_GCC_USB3_PIPE_CMD_RCGR_UPDATE_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_USB3_PIPE_CMD_RCGR_UPDATE_ENABLE_FVAL                                                   0x1

#define HWIO_GCC_USB3_PIPE_CFG_RCGR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0005e04c)
#define HWIO_GCC_USB3_PIPE_CFG_RCGR_PHYS                                                          (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0005e04c)
#define HWIO_GCC_USB3_PIPE_CFG_RCGR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005e04c)
#define HWIO_GCC_USB3_PIPE_CFG_RCGR_RMSK                                                               0x71f
#define HWIO_GCC_USB3_PIPE_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_USB3_PIPE_CFG_RCGR_ADDR, HWIO_GCC_USB3_PIPE_CFG_RCGR_RMSK)
#define HWIO_GCC_USB3_PIPE_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB3_PIPE_CFG_RCGR_ADDR, m)
#define HWIO_GCC_USB3_PIPE_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_USB3_PIPE_CFG_RCGR_ADDR,v)
#define HWIO_GCC_USB3_PIPE_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB3_PIPE_CFG_RCGR_ADDR,m,v,HWIO_GCC_USB3_PIPE_CFG_RCGR_IN)
#define HWIO_GCC_USB3_PIPE_CFG_RCGR_SRC_SEL_BMSK                                                       0x700
#define HWIO_GCC_USB3_PIPE_CFG_RCGR_SRC_SEL_SHFT                                                         0x8
#define HWIO_GCC_USB3_PIPE_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                    0x0
#define HWIO_GCC_USB3_PIPE_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                    0x1
#define HWIO_GCC_USB3_PIPE_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                    0x2
#define HWIO_GCC_USB3_PIPE_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                    0x3
#define HWIO_GCC_USB3_PIPE_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                    0x4
#define HWIO_GCC_USB3_PIPE_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                    0x5
#define HWIO_GCC_USB3_PIPE_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                    0x6
#define HWIO_GCC_USB3_PIPE_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                    0x7
#define HWIO_GCC_USB3_PIPE_CFG_RCGR_SRC_DIV_BMSK                                                        0x1f
#define HWIO_GCC_USB3_PIPE_CFG_RCGR_SRC_DIV_SHFT                                                         0x0
#define HWIO_GCC_USB3_PIPE_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                  0x0
#define HWIO_GCC_USB3_PIPE_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                    0x1
#define HWIO_GCC_USB3_PIPE_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                  0x2
#define HWIO_GCC_USB3_PIPE_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                    0x3
#define HWIO_GCC_USB3_PIPE_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                  0x4
#define HWIO_GCC_USB3_PIPE_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                    0x5
#define HWIO_GCC_USB3_PIPE_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                  0x6
#define HWIO_GCC_USB3_PIPE_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                    0x7
#define HWIO_GCC_USB3_PIPE_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                  0x8
#define HWIO_GCC_USB3_PIPE_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                    0x9
#define HWIO_GCC_USB3_PIPE_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                  0xa
#define HWIO_GCC_USB3_PIPE_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                    0xb
#define HWIO_GCC_USB3_PIPE_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                  0xc
#define HWIO_GCC_USB3_PIPE_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                    0xd
#define HWIO_GCC_USB3_PIPE_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                  0xe
#define HWIO_GCC_USB3_PIPE_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                    0xf
#define HWIO_GCC_USB3_PIPE_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                 0x10
#define HWIO_GCC_USB3_PIPE_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                   0x11
#define HWIO_GCC_USB3_PIPE_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                 0x12
#define HWIO_GCC_USB3_PIPE_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                  0x13
#define HWIO_GCC_USB3_PIPE_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                0x14
#define HWIO_GCC_USB3_PIPE_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                  0x15
#define HWIO_GCC_USB3_PIPE_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                0x16
#define HWIO_GCC_USB3_PIPE_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                  0x17
#define HWIO_GCC_USB3_PIPE_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                0x18
#define HWIO_GCC_USB3_PIPE_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                  0x19
#define HWIO_GCC_USB3_PIPE_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                0x1a
#define HWIO_GCC_USB3_PIPE_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                  0x1b
#define HWIO_GCC_USB3_PIPE_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                0x1c
#define HWIO_GCC_USB3_PIPE_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                  0x1d
#define HWIO_GCC_USB3_PIPE_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                0x1e
#define HWIO_GCC_USB3_PIPE_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                  0x1f

#define HWIO_GCC_USB3_AUX_CMD_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0005e05c)
#define HWIO_GCC_USB3_AUX_CMD_RCGR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0005e05c)
#define HWIO_GCC_USB3_AUX_CMD_RCGR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005e05c)
#define HWIO_GCC_USB3_AUX_CMD_RCGR_RMSK                                                           0x800000f3
#define HWIO_GCC_USB3_AUX_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_USB3_AUX_CMD_RCGR_ADDR, HWIO_GCC_USB3_AUX_CMD_RCGR_RMSK)
#define HWIO_GCC_USB3_AUX_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB3_AUX_CMD_RCGR_ADDR, m)
#define HWIO_GCC_USB3_AUX_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_USB3_AUX_CMD_RCGR_ADDR,v)
#define HWIO_GCC_USB3_AUX_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB3_AUX_CMD_RCGR_ADDR,m,v,HWIO_GCC_USB3_AUX_CMD_RCGR_IN)
#define HWIO_GCC_USB3_AUX_CMD_RCGR_ROOT_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_USB3_AUX_CMD_RCGR_ROOT_OFF_SHFT                                                        0x1f
#define HWIO_GCC_USB3_AUX_CMD_RCGR_DIRTY_D_BMSK                                                         0x80
#define HWIO_GCC_USB3_AUX_CMD_RCGR_DIRTY_D_SHFT                                                          0x7
#define HWIO_GCC_USB3_AUX_CMD_RCGR_DIRTY_M_BMSK                                                         0x40
#define HWIO_GCC_USB3_AUX_CMD_RCGR_DIRTY_M_SHFT                                                          0x6
#define HWIO_GCC_USB3_AUX_CMD_RCGR_DIRTY_N_BMSK                                                         0x20
#define HWIO_GCC_USB3_AUX_CMD_RCGR_DIRTY_N_SHFT                                                          0x5
#define HWIO_GCC_USB3_AUX_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                  0x10
#define HWIO_GCC_USB3_AUX_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                   0x4
#define HWIO_GCC_USB3_AUX_CMD_RCGR_ROOT_EN_BMSK                                                          0x2
#define HWIO_GCC_USB3_AUX_CMD_RCGR_ROOT_EN_SHFT                                                          0x1
#define HWIO_GCC_USB3_AUX_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_USB3_AUX_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                   0x1
#define HWIO_GCC_USB3_AUX_CMD_RCGR_UPDATE_BMSK                                                           0x1
#define HWIO_GCC_USB3_AUX_CMD_RCGR_UPDATE_SHFT                                                           0x0
#define HWIO_GCC_USB3_AUX_CMD_RCGR_UPDATE_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_USB3_AUX_CMD_RCGR_UPDATE_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_USB3_AUX_CFG_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0005e060)
#define HWIO_GCC_USB3_AUX_CFG_RCGR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0005e060)
#define HWIO_GCC_USB3_AUX_CFG_RCGR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005e060)
#define HWIO_GCC_USB3_AUX_CFG_RCGR_RMSK                                                               0x371f
#define HWIO_GCC_USB3_AUX_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_USB3_AUX_CFG_RCGR_ADDR, HWIO_GCC_USB3_AUX_CFG_RCGR_RMSK)
#define HWIO_GCC_USB3_AUX_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB3_AUX_CFG_RCGR_ADDR, m)
#define HWIO_GCC_USB3_AUX_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_USB3_AUX_CFG_RCGR_ADDR,v)
#define HWIO_GCC_USB3_AUX_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB3_AUX_CFG_RCGR_ADDR,m,v,HWIO_GCC_USB3_AUX_CFG_RCGR_IN)
#define HWIO_GCC_USB3_AUX_CFG_RCGR_MODE_BMSK                                                          0x3000
#define HWIO_GCC_USB3_AUX_CFG_RCGR_MODE_SHFT                                                             0xc
#define HWIO_GCC_USB3_AUX_CFG_RCGR_MODE_BYPASS_FVAL                                                      0x0
#define HWIO_GCC_USB3_AUX_CFG_RCGR_MODE_SWALLOW_FVAL                                                     0x1
#define HWIO_GCC_USB3_AUX_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                                   0x2
#define HWIO_GCC_USB3_AUX_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                                 0x3
#define HWIO_GCC_USB3_AUX_CFG_RCGR_SRC_SEL_BMSK                                                        0x700
#define HWIO_GCC_USB3_AUX_CFG_RCGR_SRC_SEL_SHFT                                                          0x8
#define HWIO_GCC_USB3_AUX_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                     0x0
#define HWIO_GCC_USB3_AUX_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                     0x1
#define HWIO_GCC_USB3_AUX_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                     0x2
#define HWIO_GCC_USB3_AUX_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                     0x3
#define HWIO_GCC_USB3_AUX_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                     0x4
#define HWIO_GCC_USB3_AUX_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                     0x5
#define HWIO_GCC_USB3_AUX_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                     0x6
#define HWIO_GCC_USB3_AUX_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                     0x7
#define HWIO_GCC_USB3_AUX_CFG_RCGR_SRC_DIV_BMSK                                                         0x1f
#define HWIO_GCC_USB3_AUX_CFG_RCGR_SRC_DIV_SHFT                                                          0x0
#define HWIO_GCC_USB3_AUX_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                   0x0
#define HWIO_GCC_USB3_AUX_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                     0x1
#define HWIO_GCC_USB3_AUX_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                   0x2
#define HWIO_GCC_USB3_AUX_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                     0x3
#define HWIO_GCC_USB3_AUX_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                   0x4
#define HWIO_GCC_USB3_AUX_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                     0x5
#define HWIO_GCC_USB3_AUX_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                   0x6
#define HWIO_GCC_USB3_AUX_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                     0x7
#define HWIO_GCC_USB3_AUX_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                   0x8
#define HWIO_GCC_USB3_AUX_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                     0x9
#define HWIO_GCC_USB3_AUX_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                   0xa
#define HWIO_GCC_USB3_AUX_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                     0xb
#define HWIO_GCC_USB3_AUX_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                   0xc
#define HWIO_GCC_USB3_AUX_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                     0xd
#define HWIO_GCC_USB3_AUX_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                   0xe
#define HWIO_GCC_USB3_AUX_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                     0xf
#define HWIO_GCC_USB3_AUX_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                  0x10
#define HWIO_GCC_USB3_AUX_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                    0x11
#define HWIO_GCC_USB3_AUX_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                  0x12
#define HWIO_GCC_USB3_AUX_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                   0x13
#define HWIO_GCC_USB3_AUX_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                 0x14
#define HWIO_GCC_USB3_AUX_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                   0x15
#define HWIO_GCC_USB3_AUX_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                 0x16
#define HWIO_GCC_USB3_AUX_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                   0x17
#define HWIO_GCC_USB3_AUX_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                 0x18
#define HWIO_GCC_USB3_AUX_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                   0x19
#define HWIO_GCC_USB3_AUX_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                 0x1a
#define HWIO_GCC_USB3_AUX_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                   0x1b
#define HWIO_GCC_USB3_AUX_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                 0x1c
#define HWIO_GCC_USB3_AUX_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                   0x1d
#define HWIO_GCC_USB3_AUX_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                 0x1e
#define HWIO_GCC_USB3_AUX_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                   0x1f

#define HWIO_GCC_USB3_AUX_M_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0005e064)
#define HWIO_GCC_USB3_AUX_M_PHYS                                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0005e064)
#define HWIO_GCC_USB3_AUX_M_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005e064)
#define HWIO_GCC_USB3_AUX_M_RMSK                                                                      0xffff
#define HWIO_GCC_USB3_AUX_M_IN          \
        in_dword_masked(HWIO_GCC_USB3_AUX_M_ADDR, HWIO_GCC_USB3_AUX_M_RMSK)
#define HWIO_GCC_USB3_AUX_M_INM(m)      \
        in_dword_masked(HWIO_GCC_USB3_AUX_M_ADDR, m)
#define HWIO_GCC_USB3_AUX_M_OUT(v)      \
        out_dword(HWIO_GCC_USB3_AUX_M_ADDR,v)
#define HWIO_GCC_USB3_AUX_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB3_AUX_M_ADDR,m,v,HWIO_GCC_USB3_AUX_M_IN)
#define HWIO_GCC_USB3_AUX_M_M_BMSK                                                                    0xffff
#define HWIO_GCC_USB3_AUX_M_M_SHFT                                                                       0x0

#define HWIO_GCC_USB3_AUX_N_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0005e068)
#define HWIO_GCC_USB3_AUX_N_PHYS                                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0005e068)
#define HWIO_GCC_USB3_AUX_N_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005e068)
#define HWIO_GCC_USB3_AUX_N_RMSK                                                                      0xffff
#define HWIO_GCC_USB3_AUX_N_IN          \
        in_dword_masked(HWIO_GCC_USB3_AUX_N_ADDR, HWIO_GCC_USB3_AUX_N_RMSK)
#define HWIO_GCC_USB3_AUX_N_INM(m)      \
        in_dword_masked(HWIO_GCC_USB3_AUX_N_ADDR, m)
#define HWIO_GCC_USB3_AUX_N_OUT(v)      \
        out_dword(HWIO_GCC_USB3_AUX_N_ADDR,v)
#define HWIO_GCC_USB3_AUX_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB3_AUX_N_ADDR,m,v,HWIO_GCC_USB3_AUX_N_IN)
#define HWIO_GCC_USB3_AUX_N_NOT_N_MINUS_M_BMSK                                                        0xffff
#define HWIO_GCC_USB3_AUX_N_NOT_N_MINUS_M_SHFT                                                           0x0

#define HWIO_GCC_USB3_AUX_D_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0005e06c)
#define HWIO_GCC_USB3_AUX_D_PHYS                                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0005e06c)
#define HWIO_GCC_USB3_AUX_D_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005e06c)
#define HWIO_GCC_USB3_AUX_D_RMSK                                                                      0xffff
#define HWIO_GCC_USB3_AUX_D_IN          \
        in_dword_masked(HWIO_GCC_USB3_AUX_D_ADDR, HWIO_GCC_USB3_AUX_D_RMSK)
#define HWIO_GCC_USB3_AUX_D_INM(m)      \
        in_dword_masked(HWIO_GCC_USB3_AUX_D_ADDR, m)
#define HWIO_GCC_USB3_AUX_D_OUT(v)      \
        out_dword(HWIO_GCC_USB3_AUX_D_ADDR,v)
#define HWIO_GCC_USB3_AUX_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB3_AUX_D_ADDR,m,v,HWIO_GCC_USB3_AUX_D_IN)
#define HWIO_GCC_USB3_AUX_D_NOT_2D_BMSK                                                               0xffff
#define HWIO_GCC_USB3_AUX_D_NOT_2D_SHFT                                                                  0x0

#define HWIO_GCC_USB_30_GDSCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0005e078)
#define HWIO_GCC_USB_30_GDSCR_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0005e078)
#define HWIO_GCC_USB_30_GDSCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005e078)
#define HWIO_GCC_USB_30_GDSCR_RMSK                                                                0xf8ffffff
#define HWIO_GCC_USB_30_GDSCR_IN          \
        in_dword_masked(HWIO_GCC_USB_30_GDSCR_ADDR, HWIO_GCC_USB_30_GDSCR_RMSK)
#define HWIO_GCC_USB_30_GDSCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_30_GDSCR_ADDR, m)
#define HWIO_GCC_USB_30_GDSCR_OUT(v)      \
        out_dword(HWIO_GCC_USB_30_GDSCR_ADDR,v)
#define HWIO_GCC_USB_30_GDSCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_30_GDSCR_ADDR,m,v,HWIO_GCC_USB_30_GDSCR_IN)
#define HWIO_GCC_USB_30_GDSCR_PWR_ON_BMSK                                                         0x80000000
#define HWIO_GCC_USB_30_GDSCR_PWR_ON_SHFT                                                               0x1f
#define HWIO_GCC_USB_30_GDSCR_GDSC_STATE_BMSK                                                     0x78000000
#define HWIO_GCC_USB_30_GDSCR_GDSC_STATE_SHFT                                                           0x1b
#define HWIO_GCC_USB_30_GDSCR_EN_REST_WAIT_BMSK                                                     0xf00000
#define HWIO_GCC_USB_30_GDSCR_EN_REST_WAIT_SHFT                                                         0x14
#define HWIO_GCC_USB_30_GDSCR_EN_FEW_WAIT_BMSK                                                       0xf0000
#define HWIO_GCC_USB_30_GDSCR_EN_FEW_WAIT_SHFT                                                          0x10
#define HWIO_GCC_USB_30_GDSCR_CLK_DIS_WAIT_BMSK                                                       0xf000
#define HWIO_GCC_USB_30_GDSCR_CLK_DIS_WAIT_SHFT                                                          0xc
#define HWIO_GCC_USB_30_GDSCR_RETAIN_FF_ENABLE_BMSK                                                    0x800
#define HWIO_GCC_USB_30_GDSCR_RETAIN_FF_ENABLE_SHFT                                                      0xb
#define HWIO_GCC_USB_30_GDSCR_RETAIN_FF_ENABLE_DISABLE_FVAL                                              0x0
#define HWIO_GCC_USB_30_GDSCR_RETAIN_FF_ENABLE_ENABLE_FVAL                                               0x1
#define HWIO_GCC_USB_30_GDSCR_RESTORE_BMSK                                                             0x400
#define HWIO_GCC_USB_30_GDSCR_RESTORE_SHFT                                                               0xa
#define HWIO_GCC_USB_30_GDSCR_RESTORE_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_USB_30_GDSCR_RESTORE_ENABLE_FVAL                                                        0x1
#define HWIO_GCC_USB_30_GDSCR_SAVE_BMSK                                                                0x200
#define HWIO_GCC_USB_30_GDSCR_SAVE_SHFT                                                                  0x9
#define HWIO_GCC_USB_30_GDSCR_SAVE_DISABLE_FVAL                                                          0x0
#define HWIO_GCC_USB_30_GDSCR_SAVE_ENABLE_FVAL                                                           0x1
#define HWIO_GCC_USB_30_GDSCR_RETAIN_BMSK                                                              0x100
#define HWIO_GCC_USB_30_GDSCR_RETAIN_SHFT                                                                0x8
#define HWIO_GCC_USB_30_GDSCR_RETAIN_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_USB_30_GDSCR_RETAIN_ENABLE_FVAL                                                         0x1
#define HWIO_GCC_USB_30_GDSCR_EN_REST_BMSK                                                              0x80
#define HWIO_GCC_USB_30_GDSCR_EN_REST_SHFT                                                               0x7
#define HWIO_GCC_USB_30_GDSCR_EN_REST_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_USB_30_GDSCR_EN_REST_ENABLE_FVAL                                                        0x1
#define HWIO_GCC_USB_30_GDSCR_EN_FEW_BMSK                                                               0x40
#define HWIO_GCC_USB_30_GDSCR_EN_FEW_SHFT                                                                0x6
#define HWIO_GCC_USB_30_GDSCR_EN_FEW_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_USB_30_GDSCR_EN_FEW_ENABLE_FVAL                                                         0x1
#define HWIO_GCC_USB_30_GDSCR_CLAMP_IO_BMSK                                                             0x20
#define HWIO_GCC_USB_30_GDSCR_CLAMP_IO_SHFT                                                              0x5
#define HWIO_GCC_USB_30_GDSCR_CLAMP_IO_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_USB_30_GDSCR_CLAMP_IO_ENABLE_FVAL                                                       0x1
#define HWIO_GCC_USB_30_GDSCR_CLK_DISABLE_BMSK                                                          0x10
#define HWIO_GCC_USB_30_GDSCR_CLK_DISABLE_SHFT                                                           0x4
#define HWIO_GCC_USB_30_GDSCR_CLK_DISABLE_CLK_NOT_DISABLE_FVAL                                           0x0
#define HWIO_GCC_USB_30_GDSCR_CLK_DISABLE_CLK_DISABLE_FVAL                                               0x1
#define HWIO_GCC_USB_30_GDSCR_PD_ARES_BMSK                                                               0x8
#define HWIO_GCC_USB_30_GDSCR_PD_ARES_SHFT                                                               0x3
#define HWIO_GCC_USB_30_GDSCR_PD_ARES_NO_RESET_FVAL                                                      0x0
#define HWIO_GCC_USB_30_GDSCR_PD_ARES_RESET_FVAL                                                         0x1
#define HWIO_GCC_USB_30_GDSCR_SW_OVERRIDE_BMSK                                                           0x4
#define HWIO_GCC_USB_30_GDSCR_SW_OVERRIDE_SHFT                                                           0x2
#define HWIO_GCC_USB_30_GDSCR_SW_OVERRIDE_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_USB_30_GDSCR_SW_OVERRIDE_ENABLE_FVAL                                                    0x1
#define HWIO_GCC_USB_30_GDSCR_HW_CONTROL_BMSK                                                            0x2
#define HWIO_GCC_USB_30_GDSCR_HW_CONTROL_SHFT                                                            0x1
#define HWIO_GCC_USB_30_GDSCR_HW_CONTROL_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_USB_30_GDSCR_HW_CONTROL_ENABLE_FVAL                                                     0x1
#define HWIO_GCC_USB_30_GDSCR_SW_COLLAPSE_BMSK                                                           0x1
#define HWIO_GCC_USB_30_GDSCR_SW_COLLAPSE_SHFT                                                           0x0
#define HWIO_GCC_USB_30_GDSCR_SW_COLLAPSE_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_USB_30_GDSCR_SW_COLLAPSE_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_IPA_TBU_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0001205c)
#define HWIO_GCC_IPA_TBU_CBCR_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001205c)
#define HWIO_GCC_IPA_TBU_CBCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001205c)
#define HWIO_GCC_IPA_TBU_CBCR_RMSK                                                                0x80007ff0
#define HWIO_GCC_IPA_TBU_CBCR_IN          \
        in_dword_masked(HWIO_GCC_IPA_TBU_CBCR_ADDR, HWIO_GCC_IPA_TBU_CBCR_RMSK)
#define HWIO_GCC_IPA_TBU_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_IPA_TBU_CBCR_ADDR, m)
#define HWIO_GCC_IPA_TBU_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_IPA_TBU_CBCR_ADDR,v)
#define HWIO_GCC_IPA_TBU_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IPA_TBU_CBCR_ADDR,m,v,HWIO_GCC_IPA_TBU_CBCR_IN)
#define HWIO_GCC_IPA_TBU_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_IPA_TBU_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_IPA_TBU_CBCR_FORCE_MEM_CORE_ON_BMSK                                                  0x4000
#define HWIO_GCC_IPA_TBU_CBCR_FORCE_MEM_CORE_ON_SHFT                                                     0xe
#define HWIO_GCC_IPA_TBU_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                       0x0
#define HWIO_GCC_IPA_TBU_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                        0x1
#define HWIO_GCC_IPA_TBU_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                0x2000
#define HWIO_GCC_IPA_TBU_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                   0xd
#define HWIO_GCC_IPA_TBU_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                     0x0
#define HWIO_GCC_IPA_TBU_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                      0x1
#define HWIO_GCC_IPA_TBU_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                               0x1000
#define HWIO_GCC_IPA_TBU_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                  0xc
#define HWIO_GCC_IPA_TBU_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                    0x0
#define HWIO_GCC_IPA_TBU_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                     0x1
#define HWIO_GCC_IPA_TBU_CBCR_WAKEUP_BMSK                                                              0xf00
#define HWIO_GCC_IPA_TBU_CBCR_WAKEUP_SHFT                                                                0x8
#define HWIO_GCC_IPA_TBU_CBCR_WAKEUP_CLOCK0_FVAL                                                         0x0
#define HWIO_GCC_IPA_TBU_CBCR_WAKEUP_CLOCK1_FVAL                                                         0x1
#define HWIO_GCC_IPA_TBU_CBCR_WAKEUP_CLOCK2_FVAL                                                         0x2
#define HWIO_GCC_IPA_TBU_CBCR_WAKEUP_CLOCK3_FVAL                                                         0x3
#define HWIO_GCC_IPA_TBU_CBCR_WAKEUP_CLOCK4_FVAL                                                         0x4
#define HWIO_GCC_IPA_TBU_CBCR_WAKEUP_CLOCK5_FVAL                                                         0x5
#define HWIO_GCC_IPA_TBU_CBCR_WAKEUP_CLOCK6_FVAL                                                         0x6
#define HWIO_GCC_IPA_TBU_CBCR_WAKEUP_CLOCK7_FVAL                                                         0x7
#define HWIO_GCC_IPA_TBU_CBCR_WAKEUP_CLOCK8_FVAL                                                         0x8
#define HWIO_GCC_IPA_TBU_CBCR_WAKEUP_CLOCK9_FVAL                                                         0x9
#define HWIO_GCC_IPA_TBU_CBCR_WAKEUP_CLOCK10_FVAL                                                        0xa
#define HWIO_GCC_IPA_TBU_CBCR_WAKEUP_CLOCK11_FVAL                                                        0xb
#define HWIO_GCC_IPA_TBU_CBCR_WAKEUP_CLOCK12_FVAL                                                        0xc
#define HWIO_GCC_IPA_TBU_CBCR_WAKEUP_CLOCK13_FVAL                                                        0xd
#define HWIO_GCC_IPA_TBU_CBCR_WAKEUP_CLOCK14_FVAL                                                        0xe
#define HWIO_GCC_IPA_TBU_CBCR_WAKEUP_CLOCK15_FVAL                                                        0xf
#define HWIO_GCC_IPA_TBU_CBCR_SLEEP_BMSK                                                                0xf0
#define HWIO_GCC_IPA_TBU_CBCR_SLEEP_SHFT                                                                 0x4
#define HWIO_GCC_IPA_TBU_CBCR_SLEEP_CLOCK0_FVAL                                                          0x0
#define HWIO_GCC_IPA_TBU_CBCR_SLEEP_CLOCK1_FVAL                                                          0x1
#define HWIO_GCC_IPA_TBU_CBCR_SLEEP_CLOCK2_FVAL                                                          0x2
#define HWIO_GCC_IPA_TBU_CBCR_SLEEP_CLOCK3_FVAL                                                          0x3
#define HWIO_GCC_IPA_TBU_CBCR_SLEEP_CLOCK4_FVAL                                                          0x4
#define HWIO_GCC_IPA_TBU_CBCR_SLEEP_CLOCK5_FVAL                                                          0x5
#define HWIO_GCC_IPA_TBU_CBCR_SLEEP_CLOCK6_FVAL                                                          0x6
#define HWIO_GCC_IPA_TBU_CBCR_SLEEP_CLOCK7_FVAL                                                          0x7
#define HWIO_GCC_IPA_TBU_CBCR_SLEEP_CLOCK8_FVAL                                                          0x8
#define HWIO_GCC_IPA_TBU_CBCR_SLEEP_CLOCK9_FVAL                                                          0x9
#define HWIO_GCC_IPA_TBU_CBCR_SLEEP_CLOCK10_FVAL                                                         0xa
#define HWIO_GCC_IPA_TBU_CBCR_SLEEP_CLOCK11_FVAL                                                         0xb
#define HWIO_GCC_IPA_TBU_CBCR_SLEEP_CLOCK12_FVAL                                                         0xc
#define HWIO_GCC_IPA_TBU_CBCR_SLEEP_CLOCK13_FVAL                                                         0xd
#define HWIO_GCC_IPA_TBU_CBCR_SLEEP_CLOCK14_FVAL                                                         0xe
#define HWIO_GCC_IPA_TBU_CBCR_SLEEP_CLOCK15_FVAL                                                         0xf

#define HWIO_GCC_USB3_AXI_TBU_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00012060)
#define HWIO_GCC_USB3_AXI_TBU_CBCR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00012060)
#define HWIO_GCC_USB3_AXI_TBU_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00012060)
#define HWIO_GCC_USB3_AXI_TBU_CBCR_RMSK                                                           0x80000000
#define HWIO_GCC_USB3_AXI_TBU_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB3_AXI_TBU_CBCR_ADDR, HWIO_GCC_USB3_AXI_TBU_CBCR_RMSK)
#define HWIO_GCC_USB3_AXI_TBU_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB3_AXI_TBU_CBCR_ADDR, m)
#define HWIO_GCC_USB3_AXI_TBU_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_USB3_AXI_TBU_CBCR_CLK_OFF_SHFT                                                         0x1f

#define HWIO_GCC_PCIE_AXI_TBU_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00012064)
#define HWIO_GCC_PCIE_AXI_TBU_CBCR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00012064)
#define HWIO_GCC_PCIE_AXI_TBU_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00012064)
#define HWIO_GCC_PCIE_AXI_TBU_CBCR_RMSK                                                           0x80000000
#define HWIO_GCC_PCIE_AXI_TBU_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCIE_AXI_TBU_CBCR_ADDR, HWIO_GCC_PCIE_AXI_TBU_CBCR_RMSK)
#define HWIO_GCC_PCIE_AXI_TBU_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCIE_AXI_TBU_CBCR_ADDR, m)
#define HWIO_GCC_PCIE_AXI_TBU_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_PCIE_AXI_TBU_CBCR_CLK_OFF_SHFT                                                         0x1f

#define HWIO_GCC_MSS_TBU_MCDMA_AXI_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00012068)
#define HWIO_GCC_MSS_TBU_MCDMA_AXI_CBCR_PHYS                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00012068)
#define HWIO_GCC_MSS_TBU_MCDMA_AXI_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00012068)
#define HWIO_GCC_MSS_TBU_MCDMA_AXI_CBCR_RMSK                                                      0x80000000
#define HWIO_GCC_MSS_TBU_MCDMA_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MSS_TBU_MCDMA_AXI_CBCR_ADDR, HWIO_GCC_MSS_TBU_MCDMA_AXI_CBCR_RMSK)
#define HWIO_GCC_MSS_TBU_MCDMA_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_TBU_MCDMA_AXI_CBCR_ADDR, m)
#define HWIO_GCC_MSS_TBU_MCDMA_AXI_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_MSS_TBU_MCDMA_AXI_CBCR_CLK_OFF_SHFT                                                    0x1f

#define HWIO_GCC_IPA_TBU_BCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0006e000)
#define HWIO_GCC_IPA_TBU_BCR_PHYS                                                                 (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0006e000)
#define HWIO_GCC_IPA_TBU_BCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0006e000)
#define HWIO_GCC_IPA_TBU_BCR_RMSK                                                                        0x1
#define HWIO_GCC_IPA_TBU_BCR_IN          \
        in_dword_masked(HWIO_GCC_IPA_TBU_BCR_ADDR, HWIO_GCC_IPA_TBU_BCR_RMSK)
#define HWIO_GCC_IPA_TBU_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_IPA_TBU_BCR_ADDR, m)
#define HWIO_GCC_IPA_TBU_BCR_OUT(v)      \
        out_dword(HWIO_GCC_IPA_TBU_BCR_ADDR,v)
#define HWIO_GCC_IPA_TBU_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IPA_TBU_BCR_ADDR,m,v,HWIO_GCC_IPA_TBU_BCR_IN)
#define HWIO_GCC_IPA_TBU_BCR_BLK_ARES_BMSK                                                               0x1
#define HWIO_GCC_IPA_TBU_BCR_BLK_ARES_SHFT                                                               0x0
#define HWIO_GCC_IPA_TBU_BCR_BLK_ARES_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_IPA_TBU_BCR_BLK_ARES_ENABLE_FVAL                                                        0x1

#define HWIO_GCC_USB3_AXI_TBU_BCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0006f000)
#define HWIO_GCC_USB3_AXI_TBU_BCR_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0006f000)
#define HWIO_GCC_USB3_AXI_TBU_BCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0006f000)
#define HWIO_GCC_USB3_AXI_TBU_BCR_RMSK                                                                   0x1
#define HWIO_GCC_USB3_AXI_TBU_BCR_IN          \
        in_dword_masked(HWIO_GCC_USB3_AXI_TBU_BCR_ADDR, HWIO_GCC_USB3_AXI_TBU_BCR_RMSK)
#define HWIO_GCC_USB3_AXI_TBU_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB3_AXI_TBU_BCR_ADDR, m)
#define HWIO_GCC_USB3_AXI_TBU_BCR_OUT(v)      \
        out_dword(HWIO_GCC_USB3_AXI_TBU_BCR_ADDR,v)
#define HWIO_GCC_USB3_AXI_TBU_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB3_AXI_TBU_BCR_ADDR,m,v,HWIO_GCC_USB3_AXI_TBU_BCR_IN)
#define HWIO_GCC_USB3_AXI_TBU_BCR_BLK_ARES_BMSK                                                          0x1
#define HWIO_GCC_USB3_AXI_TBU_BCR_BLK_ARES_SHFT                                                          0x0
#define HWIO_GCC_USB3_AXI_TBU_BCR_BLK_ARES_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_USB3_AXI_TBU_BCR_BLK_ARES_ENABLE_FVAL                                                   0x1

#define HWIO_GCC_PCIE_AXI_TBU_BCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0007d000)
#define HWIO_GCC_PCIE_AXI_TBU_BCR_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0007d000)
#define HWIO_GCC_PCIE_AXI_TBU_BCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007d000)
#define HWIO_GCC_PCIE_AXI_TBU_BCR_RMSK                                                                   0x1
#define HWIO_GCC_PCIE_AXI_TBU_BCR_IN          \
        in_dword_masked(HWIO_GCC_PCIE_AXI_TBU_BCR_ADDR, HWIO_GCC_PCIE_AXI_TBU_BCR_RMSK)
#define HWIO_GCC_PCIE_AXI_TBU_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCIE_AXI_TBU_BCR_ADDR, m)
#define HWIO_GCC_PCIE_AXI_TBU_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PCIE_AXI_TBU_BCR_ADDR,v)
#define HWIO_GCC_PCIE_AXI_TBU_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCIE_AXI_TBU_BCR_ADDR,m,v,HWIO_GCC_PCIE_AXI_TBU_BCR_IN)
#define HWIO_GCC_PCIE_AXI_TBU_BCR_BLK_ARES_BMSK                                                          0x1
#define HWIO_GCC_PCIE_AXI_TBU_BCR_BLK_ARES_SHFT                                                          0x0
#define HWIO_GCC_PCIE_AXI_TBU_BCR_BLK_ARES_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_PCIE_AXI_TBU_BCR_BLK_ARES_ENABLE_FVAL                                                   0x1

#define HWIO_GCC_MSS_TBU_MCDMA_AXI_BCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0007b000)
#define HWIO_GCC_MSS_TBU_MCDMA_AXI_BCR_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0007b000)
#define HWIO_GCC_MSS_TBU_MCDMA_AXI_BCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007b000)
#define HWIO_GCC_MSS_TBU_MCDMA_AXI_BCR_RMSK                                                              0x1
#define HWIO_GCC_MSS_TBU_MCDMA_AXI_BCR_IN          \
        in_dword_masked(HWIO_GCC_MSS_TBU_MCDMA_AXI_BCR_ADDR, HWIO_GCC_MSS_TBU_MCDMA_AXI_BCR_RMSK)
#define HWIO_GCC_MSS_TBU_MCDMA_AXI_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_TBU_MCDMA_AXI_BCR_ADDR, m)
#define HWIO_GCC_MSS_TBU_MCDMA_AXI_BCR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_TBU_MCDMA_AXI_BCR_ADDR,v)
#define HWIO_GCC_MSS_TBU_MCDMA_AXI_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_TBU_MCDMA_AXI_BCR_ADDR,m,v,HWIO_GCC_MSS_TBU_MCDMA_AXI_BCR_IN)
#define HWIO_GCC_MSS_TBU_MCDMA_AXI_BCR_BLK_ARES_BMSK                                                     0x1
#define HWIO_GCC_MSS_TBU_MCDMA_AXI_BCR_BLK_ARES_SHFT                                                     0x0
#define HWIO_GCC_MSS_TBU_MCDMA_AXI_BCR_BLK_ARES_DISABLE_FVAL                                             0x0
#define HWIO_GCC_MSS_TBU_MCDMA_AXI_BCR_BLK_ARES_ENABLE_FVAL                                              0x1

#define HWIO_GCC_MSS_MCDMA_BIMC_CMD_RCGR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0004900c)
#define HWIO_GCC_MSS_MCDMA_BIMC_CMD_RCGR_PHYS                                                     (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0004900c)
#define HWIO_GCC_MSS_MCDMA_BIMC_CMD_RCGR_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004900c)
#define HWIO_GCC_MSS_MCDMA_BIMC_CMD_RCGR_RMSK                                                     0x80000013
#define HWIO_GCC_MSS_MCDMA_BIMC_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_MSS_MCDMA_BIMC_CMD_RCGR_ADDR, HWIO_GCC_MSS_MCDMA_BIMC_CMD_RCGR_RMSK)
#define HWIO_GCC_MSS_MCDMA_BIMC_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_MCDMA_BIMC_CMD_RCGR_ADDR, m)
#define HWIO_GCC_MSS_MCDMA_BIMC_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_MCDMA_BIMC_CMD_RCGR_ADDR,v)
#define HWIO_GCC_MSS_MCDMA_BIMC_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_MCDMA_BIMC_CMD_RCGR_ADDR,m,v,HWIO_GCC_MSS_MCDMA_BIMC_CMD_RCGR_IN)
#define HWIO_GCC_MSS_MCDMA_BIMC_CMD_RCGR_ROOT_OFF_BMSK                                            0x80000000
#define HWIO_GCC_MSS_MCDMA_BIMC_CMD_RCGR_ROOT_OFF_SHFT                                                  0x1f
#define HWIO_GCC_MSS_MCDMA_BIMC_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                            0x10
#define HWIO_GCC_MSS_MCDMA_BIMC_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                             0x4
#define HWIO_GCC_MSS_MCDMA_BIMC_CMD_RCGR_ROOT_EN_BMSK                                                    0x2
#define HWIO_GCC_MSS_MCDMA_BIMC_CMD_RCGR_ROOT_EN_SHFT                                                    0x1
#define HWIO_GCC_MSS_MCDMA_BIMC_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                            0x0
#define HWIO_GCC_MSS_MCDMA_BIMC_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                             0x1
#define HWIO_GCC_MSS_MCDMA_BIMC_CMD_RCGR_UPDATE_BMSK                                                     0x1
#define HWIO_GCC_MSS_MCDMA_BIMC_CMD_RCGR_UPDATE_SHFT                                                     0x0
#define HWIO_GCC_MSS_MCDMA_BIMC_CMD_RCGR_UPDATE_DISABLE_FVAL                                             0x0
#define HWIO_GCC_MSS_MCDMA_BIMC_CMD_RCGR_UPDATE_ENABLE_FVAL                                              0x1

#define HWIO_GCC_MSS_MCDMA_BIMC_CFG_RCGR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00049010)
#define HWIO_GCC_MSS_MCDMA_BIMC_CFG_RCGR_PHYS                                                     (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00049010)
#define HWIO_GCC_MSS_MCDMA_BIMC_CFG_RCGR_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00049010)
#define HWIO_GCC_MSS_MCDMA_BIMC_CFG_RCGR_RMSK                                                          0x71f
#define HWIO_GCC_MSS_MCDMA_BIMC_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_MSS_MCDMA_BIMC_CFG_RCGR_ADDR, HWIO_GCC_MSS_MCDMA_BIMC_CFG_RCGR_RMSK)
#define HWIO_GCC_MSS_MCDMA_BIMC_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_MCDMA_BIMC_CFG_RCGR_ADDR, m)
#define HWIO_GCC_MSS_MCDMA_BIMC_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_MCDMA_BIMC_CFG_RCGR_ADDR,v)
#define HWIO_GCC_MSS_MCDMA_BIMC_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_MCDMA_BIMC_CFG_RCGR_ADDR,m,v,HWIO_GCC_MSS_MCDMA_BIMC_CFG_RCGR_IN)
#define HWIO_GCC_MSS_MCDMA_BIMC_CFG_RCGR_SRC_SEL_BMSK                                                  0x700
#define HWIO_GCC_MSS_MCDMA_BIMC_CFG_RCGR_SRC_SEL_SHFT                                                    0x8
#define HWIO_GCC_MSS_MCDMA_BIMC_CFG_RCGR_SRC_SEL_SRC0_FVAL                                               0x0
#define HWIO_GCC_MSS_MCDMA_BIMC_CFG_RCGR_SRC_SEL_SRC1_FVAL                                               0x1
#define HWIO_GCC_MSS_MCDMA_BIMC_CFG_RCGR_SRC_SEL_SRC2_FVAL                                               0x2
#define HWIO_GCC_MSS_MCDMA_BIMC_CFG_RCGR_SRC_SEL_SRC3_FVAL                                               0x3
#define HWIO_GCC_MSS_MCDMA_BIMC_CFG_RCGR_SRC_SEL_SRC4_FVAL                                               0x4
#define HWIO_GCC_MSS_MCDMA_BIMC_CFG_RCGR_SRC_SEL_SRC5_FVAL                                               0x5
#define HWIO_GCC_MSS_MCDMA_BIMC_CFG_RCGR_SRC_SEL_SRC6_FVAL                                               0x6
#define HWIO_GCC_MSS_MCDMA_BIMC_CFG_RCGR_SRC_SEL_SRC7_FVAL                                               0x7
#define HWIO_GCC_MSS_MCDMA_BIMC_CFG_RCGR_SRC_DIV_BMSK                                                   0x1f
#define HWIO_GCC_MSS_MCDMA_BIMC_CFG_RCGR_SRC_DIV_SHFT                                                    0x0
#define HWIO_GCC_MSS_MCDMA_BIMC_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                             0x0
#define HWIO_GCC_MSS_MCDMA_BIMC_CFG_RCGR_SRC_DIV_DIV1_FVAL                                               0x1
#define HWIO_GCC_MSS_MCDMA_BIMC_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                             0x2
#define HWIO_GCC_MSS_MCDMA_BIMC_CFG_RCGR_SRC_DIV_DIV2_FVAL                                               0x3
#define HWIO_GCC_MSS_MCDMA_BIMC_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                             0x4
#define HWIO_GCC_MSS_MCDMA_BIMC_CFG_RCGR_SRC_DIV_DIV3_FVAL                                               0x5
#define HWIO_GCC_MSS_MCDMA_BIMC_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                             0x6
#define HWIO_GCC_MSS_MCDMA_BIMC_CFG_RCGR_SRC_DIV_DIV4_FVAL                                               0x7
#define HWIO_GCC_MSS_MCDMA_BIMC_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                             0x8
#define HWIO_GCC_MSS_MCDMA_BIMC_CFG_RCGR_SRC_DIV_DIV5_FVAL                                               0x9
#define HWIO_GCC_MSS_MCDMA_BIMC_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                             0xa
#define HWIO_GCC_MSS_MCDMA_BIMC_CFG_RCGR_SRC_DIV_DIV6_FVAL                                               0xb
#define HWIO_GCC_MSS_MCDMA_BIMC_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                             0xc
#define HWIO_GCC_MSS_MCDMA_BIMC_CFG_RCGR_SRC_DIV_DIV7_FVAL                                               0xd
#define HWIO_GCC_MSS_MCDMA_BIMC_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                             0xe
#define HWIO_GCC_MSS_MCDMA_BIMC_CFG_RCGR_SRC_DIV_DIV8_FVAL                                               0xf
#define HWIO_GCC_MSS_MCDMA_BIMC_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                            0x10
#define HWIO_GCC_MSS_MCDMA_BIMC_CFG_RCGR_SRC_DIV_DIV9_FVAL                                              0x11
#define HWIO_GCC_MSS_MCDMA_BIMC_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                            0x12
#define HWIO_GCC_MSS_MCDMA_BIMC_CFG_RCGR_SRC_DIV_DIV10_FVAL                                             0x13
#define HWIO_GCC_MSS_MCDMA_BIMC_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                           0x14
#define HWIO_GCC_MSS_MCDMA_BIMC_CFG_RCGR_SRC_DIV_DIV11_FVAL                                             0x15
#define HWIO_GCC_MSS_MCDMA_BIMC_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                           0x16
#define HWIO_GCC_MSS_MCDMA_BIMC_CFG_RCGR_SRC_DIV_DIV12_FVAL                                             0x17
#define HWIO_GCC_MSS_MCDMA_BIMC_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                           0x18
#define HWIO_GCC_MSS_MCDMA_BIMC_CFG_RCGR_SRC_DIV_DIV13_FVAL                                             0x19
#define HWIO_GCC_MSS_MCDMA_BIMC_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                           0x1a
#define HWIO_GCC_MSS_MCDMA_BIMC_CFG_RCGR_SRC_DIV_DIV14_FVAL                                             0x1b
#define HWIO_GCC_MSS_MCDMA_BIMC_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                           0x1c
#define HWIO_GCC_MSS_MCDMA_BIMC_CFG_RCGR_SRC_DIV_DIV15_FVAL                                             0x1d
#define HWIO_GCC_MSS_MCDMA_BIMC_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                           0x1e
#define HWIO_GCC_MSS_MCDMA_BIMC_CFG_RCGR_SRC_DIV_DIV16_FVAL                                             0x1f

#define HWIO_GCC_BIMC_MCDMA_AXI_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00049024)
#define HWIO_GCC_BIMC_MCDMA_AXI_CBCR_PHYS                                                         (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00049024)
#define HWIO_GCC_BIMC_MCDMA_AXI_CBCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00049024)
#define HWIO_GCC_BIMC_MCDMA_AXI_CBCR_RMSK                                                         0x80000001
#define HWIO_GCC_BIMC_MCDMA_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_MCDMA_AXI_CBCR_ADDR, HWIO_GCC_BIMC_MCDMA_AXI_CBCR_RMSK)
#define HWIO_GCC_BIMC_MCDMA_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_MCDMA_AXI_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_MCDMA_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_MCDMA_AXI_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_MCDMA_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_MCDMA_AXI_CBCR_ADDR,m,v,HWIO_GCC_BIMC_MCDMA_AXI_CBCR_IN)
#define HWIO_GCC_BIMC_MCDMA_AXI_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_BIMC_MCDMA_AXI_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_BIMC_MCDMA_AXI_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_BIMC_MCDMA_AXI_CBCR_CLK_ENABLE_SHFT                                                     0x0
#define HWIO_GCC_BIMC_MCDMA_AXI_CBCR_CLK_ENABLE_DISABLE_FVAL                                             0x0
#define HWIO_GCC_BIMC_MCDMA_AXI_CBCR_CLK_ENABLE_ENABLE_FVAL                                              0x1

#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_CMD_RCGR_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c0d8)
#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_CMD_RCGR_PHYS                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c0d8)
#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_CMD_RCGR_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c0d8)
#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_CMD_RCGR_RMSK                                             0x800000f3
#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_CMD_RCGR_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_CMD_RCGR_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_CMD_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_CMD_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_CMD_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_CMD_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_CMD_RCGR_ROOT_OFF_BMSK                                    0x80000000
#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_CMD_RCGR_ROOT_OFF_SHFT                                          0x1f
#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_CMD_RCGR_DIRTY_D_BMSK                                           0x80
#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_CMD_RCGR_DIRTY_D_SHFT                                            0x7
#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_CMD_RCGR_DIRTY_N_BMSK                                           0x40
#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_CMD_RCGR_DIRTY_N_SHFT                                            0x6
#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_CMD_RCGR_DIRTY_M_BMSK                                           0x20
#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_CMD_RCGR_DIRTY_M_SHFT                                            0x5
#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                    0x10
#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                     0x4
#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_CMD_RCGR_ROOT_EN_BMSK                                            0x2
#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_CMD_RCGR_ROOT_EN_SHFT                                            0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_CMD_RCGR_UPDATE_BMSK                                             0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_CMD_RCGR_UPDATE_SHFT                                             0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_CFG_RCGR_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c0dc)
#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_CFG_RCGR_PHYS                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c0dc)
#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_CFG_RCGR_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c0dc)
#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_CFG_RCGR_RMSK                                                 0x371f
#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_CFG_RCGR_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_CFG_RCGR_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_CFG_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_CFG_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_CFG_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_CFG_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_CFG_RCGR_MODE_BMSK                                            0x3000
#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_CFG_RCGR_MODE_SHFT                                               0xc
#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_CFG_RCGR_SRC_SEL_BMSK                                          0x700
#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_CFG_RCGR_SRC_SEL_SHFT                                            0x8
#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_CFG_RCGR_SRC_DIV_BMSK                                           0x1f
#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_CFG_RCGR_SRC_DIV_SHFT                                            0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_M_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c0e0)
#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_M_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c0e0)
#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_M_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c0e0)
#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_M_RMSK                                                          0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_M_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_M_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_M_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_M_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_M_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_M_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_M_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_M_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_M_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_M_M_BMSK                                                        0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_M_M_SHFT                                                         0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_N_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c0e4)
#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_N_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c0e4)
#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_N_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c0e4)
#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_N_RMSK                                                          0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_N_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_N_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_N_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_N_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_N_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_N_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_N_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_N_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_N_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_N_NOT_N_MINUS_M_BMSK                                            0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_N_NOT_N_MINUS_M_SHFT                                             0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_D_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c0e8)
#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_D_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c0e8)
#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_D_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c0e8)
#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_D_RMSK                                                          0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_D_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_D_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_D_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_D_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_D_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_D_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_D_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_D_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_D_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_D_NOT_2D_BMSK                                                   0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_D_NOT_2D_SHFT                                                    0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_CBCR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c0ec)
#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_CBCR_PHYS                                                 (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c0ec)
#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_CBCR_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c0ec)
#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_CBCR_RMSK                                                 0x80000003
#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_CBCR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_CBCR_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_CBCR_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_CBCR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_CBCR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_CBCR_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_CBCR_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_CBCR_CLK_OFF_BMSK                                         0x80000000
#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_CBCR_CLK_OFF_SHFT                                               0x1f
#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_CBCR_HW_CTL_BMSK                                                 0x2
#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_CBCR_HW_CTL_SHFT                                                 0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_CBCR_CLK_ENABLE_BMSK                                             0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_EXT_I2S_CBCR_CLK_ENABLE_SHFT                                             0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_CMD_RCGR_ADDR                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c0c0)
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_CMD_RCGR_PHYS                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c0c0)
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_CMD_RCGR_OFFS                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c0c0)
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_CMD_RCGR_RMSK                                        0x800000f3
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_CMD_RCGR_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_CMD_RCGR_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_CMD_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_CMD_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_CMD_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_CMD_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_CMD_RCGR_ROOT_OFF_BMSK                               0x80000000
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_CMD_RCGR_ROOT_OFF_SHFT                                     0x1f
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_CMD_RCGR_DIRTY_D_BMSK                                      0x80
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_CMD_RCGR_DIRTY_D_SHFT                                       0x7
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_CMD_RCGR_DIRTY_N_BMSK                                      0x40
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_CMD_RCGR_DIRTY_N_SHFT                                       0x6
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_CMD_RCGR_DIRTY_M_BMSK                                      0x20
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_CMD_RCGR_DIRTY_M_SHFT                                       0x5
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                               0x10
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                0x4
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_CMD_RCGR_ROOT_EN_BMSK                                       0x2
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_CMD_RCGR_ROOT_EN_SHFT                                       0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_CMD_RCGR_UPDATE_BMSK                                        0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_CMD_RCGR_UPDATE_SHFT                                        0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_CFG_RCGR_ADDR                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c0c4)
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_CFG_RCGR_PHYS                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c0c4)
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_CFG_RCGR_OFFS                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c0c4)
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_CFG_RCGR_RMSK                                            0x371f
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_CFG_RCGR_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_CFG_RCGR_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_CFG_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_CFG_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_CFG_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_CFG_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_CFG_RCGR_MODE_BMSK                                       0x3000
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_CFG_RCGR_MODE_SHFT                                          0xc
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_CFG_RCGR_SRC_SEL_BMSK                                     0x700
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_CFG_RCGR_SRC_SEL_SHFT                                       0x8
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_CFG_RCGR_SRC_DIV_BMSK                                      0x1f
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_CFG_RCGR_SRC_DIV_SHFT                                       0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_M_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c0c8)
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_M_PHYS                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c0c8)
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_M_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c0c8)
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_M_RMSK                                                     0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_M_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_M_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_M_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_M_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_M_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_M_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_M_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_M_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_M_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_M_M_BMSK                                                   0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_M_M_SHFT                                                    0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_N_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c0cc)
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_N_PHYS                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c0cc)
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_N_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c0cc)
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_N_RMSK                                                     0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_N_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_N_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_N_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_N_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_N_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_N_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_N_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_N_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_N_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_N_NOT_N_MINUS_M_BMSK                                       0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_N_NOT_N_MINUS_M_SHFT                                        0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_D_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c0d0)
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_D_PHYS                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c0d0)
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_D_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c0d0)
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_D_RMSK                                                     0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_D_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_D_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_D_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_D_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_D_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_D_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_D_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_D_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_D_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_D_NOT_2D_BMSK                                              0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_D_NOT_2D_SHFT                                               0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_CBCR_ADDR                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c0d4)
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_CBCR_PHYS                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c0d4)
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_CBCR_OFFS                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c0d4)
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_CBCR_RMSK                                            0x80000003
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_CBCR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_CBCR_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_CBCR_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_CBCR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_CBCR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_CBCR_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_CBCR_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_CBCR_CLK_OFF_BMSK                                    0x80000000
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_CBCR_CLK_OFF_SHFT                                          0x1f
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_CBCR_HW_CTL_BMSK                                            0x2
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_CBCR_HW_CTL_SHFT                                            0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_CBCR_CLK_ENABLE_BMSK                                        0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_CBCR_CLK_ENABLE_SHFT                                        0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_BAM_CBCR_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c0bc)
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_BAM_CBCR_PHYS                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c0bc)
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_BAM_CBCR_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c0bc)
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_BAM_CBCR_RMSK                                             0x80007ff3
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_BAM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_BAM_CBCR_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_BAM_CBCR_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_BAM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_BAM_CBCR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_BAM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_BAM_CBCR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_BAM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_BAM_CBCR_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_BAM_CBCR_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_BAM_CBCR_CLK_OFF_BMSK                                     0x80000000
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_BAM_CBCR_CLK_OFF_SHFT                                           0x1f
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_BAM_CBCR_FORCE_MEM_CORE_ON_BMSK                               0x4000
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_BAM_CBCR_FORCE_MEM_CORE_ON_SHFT                                  0xe
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_BAM_CBCR_FORCE_MEM_PERIPH_ON_BMSK                             0x2000
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_BAM_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                0xd
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_BAM_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                            0x1000
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_BAM_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                               0xc
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_BAM_CBCR_WAKEUP_BMSK                                           0xf00
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_BAM_CBCR_WAKEUP_SHFT                                             0x8
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_BAM_CBCR_SLEEP_BMSK                                             0xf0
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_BAM_CBCR_SLEEP_SHFT                                              0x4
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_BAM_CBCR_HW_CTL_BMSK                                             0x2
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_BAM_CBCR_HW_CTL_SHFT                                             0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_BAM_CBCR_CLK_ENABLE_BMSK                                         0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_SLIMBUS_BAM_CBCR_CLK_ENABLE_SHFT                                         0x0

#define HWIO_GCC_AUDIO_EXT_REF_CLK_SEL_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c0b8)
#define HWIO_GCC_AUDIO_EXT_REF_CLK_SEL_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c0b8)
#define HWIO_GCC_AUDIO_EXT_REF_CLK_SEL_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c0b8)
#define HWIO_GCC_AUDIO_EXT_REF_CLK_SEL_RMSK                                                              0x1
#define HWIO_GCC_AUDIO_EXT_REF_CLK_SEL_IN          \
        in_dword_masked(HWIO_GCC_AUDIO_EXT_REF_CLK_SEL_ADDR, HWIO_GCC_AUDIO_EXT_REF_CLK_SEL_RMSK)
#define HWIO_GCC_AUDIO_EXT_REF_CLK_SEL_INM(m)      \
        in_dword_masked(HWIO_GCC_AUDIO_EXT_REF_CLK_SEL_ADDR, m)
#define HWIO_GCC_AUDIO_EXT_REF_CLK_SEL_OUT(v)      \
        out_dword(HWIO_GCC_AUDIO_EXT_REF_CLK_SEL_ADDR,v)
#define HWIO_GCC_AUDIO_EXT_REF_CLK_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AUDIO_EXT_REF_CLK_SEL_ADDR,m,v,HWIO_GCC_AUDIO_EXT_REF_CLK_SEL_IN)
#define HWIO_GCC_AUDIO_EXT_REF_CLK_SEL_EXT_CLK_ENABLE_BMSK                                               0x1
#define HWIO_GCC_AUDIO_EXT_REF_CLK_SEL_EXT_CLK_ENABLE_SHFT                                               0x0

#define HWIO_GCC_SMMU_TCU_BIMC_CMD_RCGR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0001206c)
#define HWIO_GCC_SMMU_TCU_BIMC_CMD_RCGR_PHYS                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001206c)
#define HWIO_GCC_SMMU_TCU_BIMC_CMD_RCGR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001206c)
#define HWIO_GCC_SMMU_TCU_BIMC_CMD_RCGR_RMSK                                                      0x80000013
#define HWIO_GCC_SMMU_TCU_BIMC_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SMMU_TCU_BIMC_CMD_RCGR_ADDR, HWIO_GCC_SMMU_TCU_BIMC_CMD_RCGR_RMSK)
#define HWIO_GCC_SMMU_TCU_BIMC_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SMMU_TCU_BIMC_CMD_RCGR_ADDR, m)
#define HWIO_GCC_SMMU_TCU_BIMC_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SMMU_TCU_BIMC_CMD_RCGR_ADDR,v)
#define HWIO_GCC_SMMU_TCU_BIMC_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SMMU_TCU_BIMC_CMD_RCGR_ADDR,m,v,HWIO_GCC_SMMU_TCU_BIMC_CMD_RCGR_IN)
#define HWIO_GCC_SMMU_TCU_BIMC_CMD_RCGR_ROOT_OFF_BMSK                                             0x80000000
#define HWIO_GCC_SMMU_TCU_BIMC_CMD_RCGR_ROOT_OFF_SHFT                                                   0x1f
#define HWIO_GCC_SMMU_TCU_BIMC_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                             0x10
#define HWIO_GCC_SMMU_TCU_BIMC_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                              0x4
#define HWIO_GCC_SMMU_TCU_BIMC_CMD_RCGR_ROOT_EN_BMSK                                                     0x2
#define HWIO_GCC_SMMU_TCU_BIMC_CMD_RCGR_ROOT_EN_SHFT                                                     0x1
#define HWIO_GCC_SMMU_TCU_BIMC_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                             0x0
#define HWIO_GCC_SMMU_TCU_BIMC_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                              0x1
#define HWIO_GCC_SMMU_TCU_BIMC_CMD_RCGR_UPDATE_BMSK                                                      0x1
#define HWIO_GCC_SMMU_TCU_BIMC_CMD_RCGR_UPDATE_SHFT                                                      0x0
#define HWIO_GCC_SMMU_TCU_BIMC_CMD_RCGR_UPDATE_DISABLE_FVAL                                              0x0
#define HWIO_GCC_SMMU_TCU_BIMC_CMD_RCGR_UPDATE_ENABLE_FVAL                                               0x1

#define HWIO_GCC_SMMU_TCU_BIMC_CFG_RCGR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00012070)
#define HWIO_GCC_SMMU_TCU_BIMC_CFG_RCGR_PHYS                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00012070)
#define HWIO_GCC_SMMU_TCU_BIMC_CFG_RCGR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00012070)
#define HWIO_GCC_SMMU_TCU_BIMC_CFG_RCGR_RMSK                                                           0x71f
#define HWIO_GCC_SMMU_TCU_BIMC_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SMMU_TCU_BIMC_CFG_RCGR_ADDR, HWIO_GCC_SMMU_TCU_BIMC_CFG_RCGR_RMSK)
#define HWIO_GCC_SMMU_TCU_BIMC_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SMMU_TCU_BIMC_CFG_RCGR_ADDR, m)
#define HWIO_GCC_SMMU_TCU_BIMC_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SMMU_TCU_BIMC_CFG_RCGR_ADDR,v)
#define HWIO_GCC_SMMU_TCU_BIMC_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SMMU_TCU_BIMC_CFG_RCGR_ADDR,m,v,HWIO_GCC_SMMU_TCU_BIMC_CFG_RCGR_IN)
#define HWIO_GCC_SMMU_TCU_BIMC_CFG_RCGR_SRC_SEL_BMSK                                                   0x700
#define HWIO_GCC_SMMU_TCU_BIMC_CFG_RCGR_SRC_SEL_SHFT                                                     0x8
#define HWIO_GCC_SMMU_TCU_BIMC_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                0x0
#define HWIO_GCC_SMMU_TCU_BIMC_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                0x1
#define HWIO_GCC_SMMU_TCU_BIMC_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                0x2
#define HWIO_GCC_SMMU_TCU_BIMC_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                0x3
#define HWIO_GCC_SMMU_TCU_BIMC_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                0x4
#define HWIO_GCC_SMMU_TCU_BIMC_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                0x5
#define HWIO_GCC_SMMU_TCU_BIMC_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                0x6
#define HWIO_GCC_SMMU_TCU_BIMC_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                0x7
#define HWIO_GCC_SMMU_TCU_BIMC_CFG_RCGR_SRC_DIV_BMSK                                                    0x1f
#define HWIO_GCC_SMMU_TCU_BIMC_CFG_RCGR_SRC_DIV_SHFT                                                     0x0
#define HWIO_GCC_SMMU_TCU_BIMC_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                              0x0
#define HWIO_GCC_SMMU_TCU_BIMC_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                0x1
#define HWIO_GCC_SMMU_TCU_BIMC_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                              0x2
#define HWIO_GCC_SMMU_TCU_BIMC_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                0x3
#define HWIO_GCC_SMMU_TCU_BIMC_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                              0x4
#define HWIO_GCC_SMMU_TCU_BIMC_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                0x5
#define HWIO_GCC_SMMU_TCU_BIMC_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                              0x6
#define HWIO_GCC_SMMU_TCU_BIMC_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                0x7
#define HWIO_GCC_SMMU_TCU_BIMC_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                              0x8
#define HWIO_GCC_SMMU_TCU_BIMC_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                0x9
#define HWIO_GCC_SMMU_TCU_BIMC_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                              0xa
#define HWIO_GCC_SMMU_TCU_BIMC_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                0xb
#define HWIO_GCC_SMMU_TCU_BIMC_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                              0xc
#define HWIO_GCC_SMMU_TCU_BIMC_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                0xd
#define HWIO_GCC_SMMU_TCU_BIMC_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                              0xe
#define HWIO_GCC_SMMU_TCU_BIMC_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                0xf
#define HWIO_GCC_SMMU_TCU_BIMC_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                             0x10
#define HWIO_GCC_SMMU_TCU_BIMC_CFG_RCGR_SRC_DIV_DIV9_FVAL                                               0x11
#define HWIO_GCC_SMMU_TCU_BIMC_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                             0x12
#define HWIO_GCC_SMMU_TCU_BIMC_CFG_RCGR_SRC_DIV_DIV10_FVAL                                              0x13
#define HWIO_GCC_SMMU_TCU_BIMC_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                            0x14
#define HWIO_GCC_SMMU_TCU_BIMC_CFG_RCGR_SRC_DIV_DIV11_FVAL                                              0x15
#define HWIO_GCC_SMMU_TCU_BIMC_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                            0x16
#define HWIO_GCC_SMMU_TCU_BIMC_CFG_RCGR_SRC_DIV_DIV12_FVAL                                              0x17
#define HWIO_GCC_SMMU_TCU_BIMC_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                            0x18
#define HWIO_GCC_SMMU_TCU_BIMC_CFG_RCGR_SRC_DIV_DIV13_FVAL                                              0x19
#define HWIO_GCC_SMMU_TCU_BIMC_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                            0x1a
#define HWIO_GCC_SMMU_TCU_BIMC_CFG_RCGR_SRC_DIV_DIV14_FVAL                                              0x1b
#define HWIO_GCC_SMMU_TCU_BIMC_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                            0x1c
#define HWIO_GCC_SMMU_TCU_BIMC_CFG_RCGR_SRC_DIV_DIV15_FVAL                                              0x1d
#define HWIO_GCC_SMMU_TCU_BIMC_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                            0x1e
#define HWIO_GCC_SMMU_TCU_BIMC_CFG_RCGR_SRC_DIV_DIV16_FVAL                                              0x1f

#define HWIO_GCC_SMMU_CATS_2X_CMD_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0007c010)
#define HWIO_GCC_SMMU_CATS_2X_CMD_RCGR_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0007c010)
#define HWIO_GCC_SMMU_CATS_2X_CMD_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007c010)
#define HWIO_GCC_SMMU_CATS_2X_CMD_RCGR_RMSK                                                       0x80000013
#define HWIO_GCC_SMMU_CATS_2X_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SMMU_CATS_2X_CMD_RCGR_ADDR, HWIO_GCC_SMMU_CATS_2X_CMD_RCGR_RMSK)
#define HWIO_GCC_SMMU_CATS_2X_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SMMU_CATS_2X_CMD_RCGR_ADDR, m)
#define HWIO_GCC_SMMU_CATS_2X_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SMMU_CATS_2X_CMD_RCGR_ADDR,v)
#define HWIO_GCC_SMMU_CATS_2X_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SMMU_CATS_2X_CMD_RCGR_ADDR,m,v,HWIO_GCC_SMMU_CATS_2X_CMD_RCGR_IN)
#define HWIO_GCC_SMMU_CATS_2X_CMD_RCGR_ROOT_OFF_BMSK                                              0x80000000
#define HWIO_GCC_SMMU_CATS_2X_CMD_RCGR_ROOT_OFF_SHFT                                                    0x1f
#define HWIO_GCC_SMMU_CATS_2X_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                              0x10
#define HWIO_GCC_SMMU_CATS_2X_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                               0x4
#define HWIO_GCC_SMMU_CATS_2X_CMD_RCGR_ROOT_EN_BMSK                                                      0x2
#define HWIO_GCC_SMMU_CATS_2X_CMD_RCGR_ROOT_EN_SHFT                                                      0x1
#define HWIO_GCC_SMMU_CATS_2X_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                              0x0
#define HWIO_GCC_SMMU_CATS_2X_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                               0x1
#define HWIO_GCC_SMMU_CATS_2X_CMD_RCGR_UPDATE_BMSK                                                       0x1
#define HWIO_GCC_SMMU_CATS_2X_CMD_RCGR_UPDATE_SHFT                                                       0x0
#define HWIO_GCC_SMMU_CATS_2X_CMD_RCGR_UPDATE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_SMMU_CATS_2X_CMD_RCGR_UPDATE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_SMMU_CATS_2X_CFG_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0007c014)
#define HWIO_GCC_SMMU_CATS_2X_CFG_RCGR_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0007c014)
#define HWIO_GCC_SMMU_CATS_2X_CFG_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007c014)
#define HWIO_GCC_SMMU_CATS_2X_CFG_RCGR_RMSK                                                            0x71f
#define HWIO_GCC_SMMU_CATS_2X_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SMMU_CATS_2X_CFG_RCGR_ADDR, HWIO_GCC_SMMU_CATS_2X_CFG_RCGR_RMSK)
#define HWIO_GCC_SMMU_CATS_2X_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SMMU_CATS_2X_CFG_RCGR_ADDR, m)
#define HWIO_GCC_SMMU_CATS_2X_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SMMU_CATS_2X_CFG_RCGR_ADDR,v)
#define HWIO_GCC_SMMU_CATS_2X_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SMMU_CATS_2X_CFG_RCGR_ADDR,m,v,HWIO_GCC_SMMU_CATS_2X_CFG_RCGR_IN)
#define HWIO_GCC_SMMU_CATS_2X_CFG_RCGR_SRC_SEL_BMSK                                                    0x700
#define HWIO_GCC_SMMU_CATS_2X_CFG_RCGR_SRC_SEL_SHFT                                                      0x8
#define HWIO_GCC_SMMU_CATS_2X_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                 0x0
#define HWIO_GCC_SMMU_CATS_2X_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                 0x1
#define HWIO_GCC_SMMU_CATS_2X_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                 0x2
#define HWIO_GCC_SMMU_CATS_2X_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                 0x3
#define HWIO_GCC_SMMU_CATS_2X_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                 0x4
#define HWIO_GCC_SMMU_CATS_2X_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                 0x5
#define HWIO_GCC_SMMU_CATS_2X_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                 0x6
#define HWIO_GCC_SMMU_CATS_2X_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                 0x7
#define HWIO_GCC_SMMU_CATS_2X_CFG_RCGR_SRC_DIV_BMSK                                                     0x1f
#define HWIO_GCC_SMMU_CATS_2X_CFG_RCGR_SRC_DIV_SHFT                                                      0x0
#define HWIO_GCC_SMMU_CATS_2X_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                               0x0
#define HWIO_GCC_SMMU_CATS_2X_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                 0x1
#define HWIO_GCC_SMMU_CATS_2X_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                               0x2
#define HWIO_GCC_SMMU_CATS_2X_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                 0x3
#define HWIO_GCC_SMMU_CATS_2X_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                               0x4
#define HWIO_GCC_SMMU_CATS_2X_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                 0x5
#define HWIO_GCC_SMMU_CATS_2X_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                               0x6
#define HWIO_GCC_SMMU_CATS_2X_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                 0x7
#define HWIO_GCC_SMMU_CATS_2X_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                               0x8
#define HWIO_GCC_SMMU_CATS_2X_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                 0x9
#define HWIO_GCC_SMMU_CATS_2X_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                               0xa
#define HWIO_GCC_SMMU_CATS_2X_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                 0xb
#define HWIO_GCC_SMMU_CATS_2X_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                               0xc
#define HWIO_GCC_SMMU_CATS_2X_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                 0xd
#define HWIO_GCC_SMMU_CATS_2X_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                               0xe
#define HWIO_GCC_SMMU_CATS_2X_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                 0xf
#define HWIO_GCC_SMMU_CATS_2X_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                              0x10
#define HWIO_GCC_SMMU_CATS_2X_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                0x11
#define HWIO_GCC_SMMU_CATS_2X_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                              0x12
#define HWIO_GCC_SMMU_CATS_2X_CFG_RCGR_SRC_DIV_DIV10_FVAL                                               0x13
#define HWIO_GCC_SMMU_CATS_2X_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                             0x14
#define HWIO_GCC_SMMU_CATS_2X_CFG_RCGR_SRC_DIV_DIV11_FVAL                                               0x15
#define HWIO_GCC_SMMU_CATS_2X_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                             0x16
#define HWIO_GCC_SMMU_CATS_2X_CFG_RCGR_SRC_DIV_DIV12_FVAL                                               0x17
#define HWIO_GCC_SMMU_CATS_2X_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                             0x18
#define HWIO_GCC_SMMU_CATS_2X_CFG_RCGR_SRC_DIV_DIV13_FVAL                                               0x19
#define HWIO_GCC_SMMU_CATS_2X_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                             0x1a
#define HWIO_GCC_SMMU_CATS_2X_CFG_RCGR_SRC_DIV_DIV14_FVAL                                               0x1b
#define HWIO_GCC_SMMU_CATS_2X_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                             0x1c
#define HWIO_GCC_SMMU_CATS_2X_CFG_RCGR_SRC_DIV_DIV15_FVAL                                               0x1d
#define HWIO_GCC_SMMU_CATS_2X_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                             0x1e
#define HWIO_GCC_SMMU_CATS_2X_CFG_RCGR_SRC_DIV_DIV16_FVAL                                               0x1f

#define HWIO_GCC_SYS_NOC_CATS_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0007c00c)
#define HWIO_GCC_SYS_NOC_CATS_CBCR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0007c00c)
#define HWIO_GCC_SYS_NOC_CATS_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007c00c)
#define HWIO_GCC_SYS_NOC_CATS_CBCR_RMSK                                                           0x80000001
#define HWIO_GCC_SYS_NOC_CATS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SYS_NOC_CATS_CBCR_ADDR, HWIO_GCC_SYS_NOC_CATS_CBCR_RMSK)
#define HWIO_GCC_SYS_NOC_CATS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_CATS_CBCR_ADDR, m)
#define HWIO_GCC_SYS_NOC_CATS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SYS_NOC_CATS_CBCR_ADDR,v)
#define HWIO_GCC_SYS_NOC_CATS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYS_NOC_CATS_CBCR_ADDR,m,v,HWIO_GCC_SYS_NOC_CATS_CBCR_IN)
#define HWIO_GCC_SYS_NOC_CATS_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_SYS_NOC_CATS_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_SYS_NOC_CATS_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_SYS_NOC_CATS_CBCR_CLK_ENABLE_SHFT                                                       0x0
#define HWIO_GCC_SYS_NOC_CATS_CBCR_CLK_ENABLE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_SYS_NOC_CATS_CBCR_CLK_ENABLE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_DDR_VOLTAGE_DROOP_DETECTOR_GPLL0_CBCR_ADDR                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a004)
#define HWIO_GCC_DDR_VOLTAGE_DROOP_DETECTOR_GPLL0_CBCR_PHYS                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0007a004)
#define HWIO_GCC_DDR_VOLTAGE_DROOP_DETECTOR_GPLL0_CBCR_OFFS                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007a004)
#define HWIO_GCC_DDR_VOLTAGE_DROOP_DETECTOR_GPLL0_CBCR_RMSK                                       0x80000001
#define HWIO_GCC_DDR_VOLTAGE_DROOP_DETECTOR_GPLL0_CBCR_IN          \
        in_dword_masked(HWIO_GCC_DDR_VOLTAGE_DROOP_DETECTOR_GPLL0_CBCR_ADDR, HWIO_GCC_DDR_VOLTAGE_DROOP_DETECTOR_GPLL0_CBCR_RMSK)
#define HWIO_GCC_DDR_VOLTAGE_DROOP_DETECTOR_GPLL0_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DDR_VOLTAGE_DROOP_DETECTOR_GPLL0_CBCR_ADDR, m)
#define HWIO_GCC_DDR_VOLTAGE_DROOP_DETECTOR_GPLL0_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DDR_VOLTAGE_DROOP_DETECTOR_GPLL0_CBCR_ADDR,v)
#define HWIO_GCC_DDR_VOLTAGE_DROOP_DETECTOR_GPLL0_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DDR_VOLTAGE_DROOP_DETECTOR_GPLL0_CBCR_ADDR,m,v,HWIO_GCC_DDR_VOLTAGE_DROOP_DETECTOR_GPLL0_CBCR_IN)
#define HWIO_GCC_DDR_VOLTAGE_DROOP_DETECTOR_GPLL0_CBCR_CLK_OFF_BMSK                               0x80000000
#define HWIO_GCC_DDR_VOLTAGE_DROOP_DETECTOR_GPLL0_CBCR_CLK_OFF_SHFT                                     0x1f
#define HWIO_GCC_DDR_VOLTAGE_DROOP_DETECTOR_GPLL0_CBCR_CLK_ENABLE_BMSK                                   0x1
#define HWIO_GCC_DDR_VOLTAGE_DROOP_DETECTOR_GPLL0_CBCR_CLK_ENABLE_SHFT                                   0x0
#define HWIO_GCC_DDR_VOLTAGE_DROOP_DETECTOR_GPLL0_CBCR_CLK_ENABLE_DISABLE_FVAL                           0x0
#define HWIO_GCC_DDR_VOLTAGE_DROOP_DETECTOR_GPLL0_CBCR_CLK_ENABLE_ENABLE_FVAL                            0x1

#define HWIO_GCC_VOLTAGE_DROOP_DETECTOR_BCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a000)
#define HWIO_GCC_VOLTAGE_DROOP_DETECTOR_BCR_PHYS                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0007a000)
#define HWIO_GCC_VOLTAGE_DROOP_DETECTOR_BCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007a000)
#define HWIO_GCC_VOLTAGE_DROOP_DETECTOR_BCR_RMSK                                                         0x1
#define HWIO_GCC_VOLTAGE_DROOP_DETECTOR_BCR_IN          \
        in_dword_masked(HWIO_GCC_VOLTAGE_DROOP_DETECTOR_BCR_ADDR, HWIO_GCC_VOLTAGE_DROOP_DETECTOR_BCR_RMSK)
#define HWIO_GCC_VOLTAGE_DROOP_DETECTOR_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_VOLTAGE_DROOP_DETECTOR_BCR_ADDR, m)
#define HWIO_GCC_VOLTAGE_DROOP_DETECTOR_BCR_OUT(v)      \
        out_dword(HWIO_GCC_VOLTAGE_DROOP_DETECTOR_BCR_ADDR,v)
#define HWIO_GCC_VOLTAGE_DROOP_DETECTOR_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VOLTAGE_DROOP_DETECTOR_BCR_ADDR,m,v,HWIO_GCC_VOLTAGE_DROOP_DETECTOR_BCR_IN)
#define HWIO_GCC_VOLTAGE_DROOP_DETECTOR_BCR_BLK_ARES_BMSK                                                0x1
#define HWIO_GCC_VOLTAGE_DROOP_DETECTOR_BCR_BLK_ARES_SHFT                                                0x0
#define HWIO_GCC_VOLTAGE_DROOP_DETECTOR_BCR_BLK_ARES_DISABLE_FVAL                                        0x0
#define HWIO_GCC_VOLTAGE_DROOP_DETECTOR_BCR_BLK_ARES_ENABLE_FVAL                                         0x1

#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_CMD_RCGR_ADDR                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c0f0)
#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_CMD_RCGR_PHYS                                          (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c0f0)
#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_CMD_RCGR_OFFS                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c0f0)
#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_CMD_RCGR_RMSK                                          0x800000f3
#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_CMD_RCGR_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_CMD_RCGR_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_CMD_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_CMD_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_CMD_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_CMD_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_CMD_RCGR_ROOT_OFF_BMSK                                 0x80000000
#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_CMD_RCGR_ROOT_OFF_SHFT                                       0x1f
#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_CMD_RCGR_DIRTY_D_BMSK                                        0x80
#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_CMD_RCGR_DIRTY_D_SHFT                                         0x7
#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_CMD_RCGR_DIRTY_N_BMSK                                        0x40
#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_CMD_RCGR_DIRTY_N_SHFT                                         0x6
#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_CMD_RCGR_DIRTY_M_BMSK                                        0x20
#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_CMD_RCGR_DIRTY_M_SHFT                                         0x5
#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                 0x10
#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                  0x4
#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_CMD_RCGR_ROOT_EN_BMSK                                         0x2
#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_CMD_RCGR_ROOT_EN_SHFT                                         0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_CMD_RCGR_UPDATE_BMSK                                          0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_CMD_RCGR_UPDATE_SHFT                                          0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_CFG_RCGR_ADDR                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c0f4)
#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_CFG_RCGR_PHYS                                          (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c0f4)
#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_CFG_RCGR_OFFS                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c0f4)
#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_CFG_RCGR_RMSK                                              0x371f
#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_CFG_RCGR_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_CFG_RCGR_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_CFG_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_CFG_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_CFG_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_CFG_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_CFG_RCGR_MODE_BMSK                                         0x3000
#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_CFG_RCGR_MODE_SHFT                                            0xc
#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_CFG_RCGR_SRC_SEL_BMSK                                       0x700
#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_CFG_RCGR_SRC_SEL_SHFT                                         0x8
#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_CFG_RCGR_SRC_DIV_BMSK                                        0x1f
#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_CFG_RCGR_SRC_DIV_SHFT                                         0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_M_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c0f8)
#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_M_PHYS                                                 (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c0f8)
#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_M_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c0f8)
#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_M_RMSK                                                       0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_M_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_M_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_M_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_M_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_M_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_M_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_M_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_M_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_M_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_M_M_BMSK                                                     0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_M_M_SHFT                                                      0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_N_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c0fc)
#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_N_PHYS                                                 (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c0fc)
#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_N_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c0fc)
#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_N_RMSK                                                       0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_N_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_N_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_N_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_N_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_N_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_N_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_N_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_N_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_N_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_N_NOT_N_MINUS_M_BMSK                                         0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_N_NOT_N_MINUS_M_SHFT                                          0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_D_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c100)
#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_D_PHYS                                                 (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c100)
#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_D_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c100)
#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_D_RMSK                                                       0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_D_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_D_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_D_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_D_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_D_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_D_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_D_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_D_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_D_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_D_NOT_2D_BMSK                                                0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_D_NOT_2D_SHFT                                                 0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_CBCR_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c104)
#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_CBCR_PHYS                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c104)
#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_CBCR_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c104)
#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_CBCR_RMSK                                              0x80000003
#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_CBCR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_CBCR_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_CBCR_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_CBCR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_CBCR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_CBCR_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_CBCR_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_CBCR_CLK_OFF_BMSK                                      0x80000000
#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_CBCR_CLK_OFF_SHFT                                            0x1f
#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_CBCR_HW_CTL_BMSK                                              0x2
#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_CBCR_HW_CTL_SHFT                                              0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_CBCR_CLK_ENABLE_BMSK                                          0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_PCM_DATAOE_CBCR_CLK_ENABLE_SHFT                                          0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CMD_RCGR_ADDR                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c108)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CMD_RCGR_PHYS                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c108)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CMD_RCGR_OFFS                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c108)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CMD_RCGR_RMSK                                      0x800000f3
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CMD_RCGR_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CMD_RCGR_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CMD_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CMD_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CMD_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CMD_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CMD_RCGR_ROOT_OFF_BMSK                             0x80000000
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CMD_RCGR_ROOT_OFF_SHFT                                   0x1f
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CMD_RCGR_DIRTY_D_BMSK                                    0x80
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CMD_RCGR_DIRTY_D_SHFT                                     0x7
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CMD_RCGR_DIRTY_N_BMSK                                    0x40
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CMD_RCGR_DIRTY_N_SHFT                                     0x6
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CMD_RCGR_DIRTY_M_BMSK                                    0x20
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CMD_RCGR_DIRTY_M_SHFT                                     0x5
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                             0x10
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                              0x4
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CMD_RCGR_ROOT_EN_BMSK                                     0x2
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CMD_RCGR_ROOT_EN_SHFT                                     0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CMD_RCGR_UPDATE_BMSK                                      0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CMD_RCGR_UPDATE_SHFT                                      0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CFG_RCGR_ADDR                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c10c)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CFG_RCGR_PHYS                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c10c)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CFG_RCGR_OFFS                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c10c)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CFG_RCGR_RMSK                                          0x371f
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CFG_RCGR_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CFG_RCGR_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CFG_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CFG_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CFG_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CFG_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CFG_RCGR_MODE_BMSK                                     0x3000
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CFG_RCGR_MODE_SHFT                                        0xc
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CFG_RCGR_SRC_SEL_BMSK                                   0x700
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CFG_RCGR_SRC_SEL_SHFT                                     0x8
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CFG_RCGR_SRC_DIV_BMSK                                    0x1f
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CFG_RCGR_SRC_DIV_SHFT                                     0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_M_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c110)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_M_PHYS                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c110)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_M_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c110)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_M_RMSK                                                   0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_M_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_M_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_M_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_M_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_M_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_M_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_M_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_M_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_M_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_M_M_BMSK                                                 0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_M_M_SHFT                                                  0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_N_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c114)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_N_PHYS                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c114)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_N_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c114)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_N_RMSK                                                   0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_N_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_N_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_N_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_N_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_N_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_N_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_N_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_N_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_N_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_N_NOT_N_MINUS_M_BMSK                                     0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_N_NOT_N_MINUS_M_SHFT                                      0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_D_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c118)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_D_PHYS                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c118)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_D_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c118)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_D_RMSK                                                   0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_D_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_D_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_D_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_D_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_D_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_D_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_D_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_D_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_D_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_D_NOT_2D_BMSK                                            0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_D_NOT_2D_SHFT                                             0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CBCR_ADDR                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c11c)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CBCR_PHYS                                          (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c11c)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CBCR_OFFS                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c11c)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CBCR_RMSK                                          0x80000003
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CBCR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CBCR_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CBCR_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CBCR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CBCR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CBCR_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CBCR_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CBCR_CLK_OFF_BMSK                                  0x80000000
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CBCR_CLK_OFF_SHFT                                        0x1f
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CBCR_HW_CTL_BMSK                                          0x2
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CBCR_HW_CTL_SHFT                                          0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CBCR_CLK_ENABLE_BMSK                                      0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CBCR_CLK_ENABLE_SHFT                                      0x0

#define HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c04c)
#define HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_PHYS                                                     (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0001c04c)
#define HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c04c)
#define HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_RMSK                                                     0x80000003
#define HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_ADDR, HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_RMSK)
#define HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_ADDR,m,v,HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_IN)
#define HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_CLK_OFF_BMSK                                             0x80000000
#define HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_CLK_OFF_SHFT                                                   0x1f
#define HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_HW_CTL_BMSK                                                     0x2
#define HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_HW_CTL_SHFT                                                     0x1
#define HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_CLK_ENABLE_BMSK                                                 0x1
#define HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_CLK_ENABLE_SHFT                                                 0x0


#endif /* __HWIO_9X45_H__ */
