ARM GAS  C:\Users\purdu\AppData\Local\Temp\ccQwcgOa.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/main.c"
  20              		.section	.text.fputc,"ax",%progbits
  21              		.align	1
  22              		.global	fputc
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	fputc:
  28              	.LVL0:
  29              	.LFB332:
  30              		.file 2 "Core/Inc/Serial.h"
   1:Core/Inc/Serial.h **** /**
   2:Core/Inc/Serial.h ****  * @file Serial.h
   3:Core/Inc/Serial.h ****  * @author Leo Liu
   4:Core/Inc/Serial.h ****  * @brief Serial Communication with Laptop
   5:Core/Inc/Serial.h ****  * @version 1.0
   6:Core/Inc/Serial.h ****  * @date 2023-10-31
   7:Core/Inc/Serial.h ****  * 
   8:Core/Inc/Serial.h ****  * @copyright Copyright (c) 2023
   9:Core/Inc/Serial.h ****  * 
  10:Core/Inc/Serial.h ****  */
  11:Core/Inc/Serial.h **** 
  12:Core/Inc/Serial.h **** #ifndef __SERIAL_H
  13:Core/Inc/Serial.h **** #define __SERIAL_H
  14:Core/Inc/Serial.h ****  
  15:Core/Inc/Serial.h **** #include <stdio.h>
  16:Core/Inc/Serial.h **** #include <stdint.h>
  17:Core/Inc/Serial.h **** #include "usart.h"
  18:Core/Inc/Serial.h **** 
  19:Core/Inc/Serial.h **** int fputc(int ch, FILE *f)
  20:Core/Inc/Serial.h **** {
  31              		.loc 2 20 1 view -0
  32              		.cfi_startproc
  33              		@ args = 0, pretend = 0, frame = 8
  34              		@ frame_needed = 0, uses_anonymous_args = 0
  35              		.loc 2 20 1 is_stmt 0 view .LVU1
  36 0000 00B5     		push	{lr}
  37              	.LCFI0:
  38              		.cfi_def_cfa_offset 4
ARM GAS  C:\Users\purdu\AppData\Local\Temp\ccQwcgOa.s 			page 2


  39              		.cfi_offset 14, -4
  40 0002 83B0     		sub	sp, sp, #12
  41              	.LCFI1:
  42              		.cfi_def_cfa_offset 16
  43 0004 0190     		str	r0, [sp, #4]
  21:Core/Inc/Serial.h **** 	HAL_UART_Transmit(&huart3,(uint8_t*)&ch,1,0xFFFF);
  44              		.loc 2 21 2 is_stmt 1 view .LVU2
  45 0006 4FF6FF73 		movw	r3, #65535
  46 000a 0122     		movs	r2, #1
  47 000c 01A9     		add	r1, sp, #4
  48              	.LVL1:
  49              		.loc 2 21 2 is_stmt 0 view .LVU3
  50 000e 0348     		ldr	r0, .L3
  51              	.LVL2:
  52              		.loc 2 21 2 view .LVU4
  53 0010 FFF7FEFF 		bl	HAL_UART_Transmit
  54              	.LVL3:
  22:Core/Inc/Serial.h **** 	return ch;
  55              		.loc 2 22 2 is_stmt 1 view .LVU5
  23:Core/Inc/Serial.h **** }
  56              		.loc 2 23 1 is_stmt 0 view .LVU6
  57 0014 0198     		ldr	r0, [sp, #4]
  58 0016 03B0     		add	sp, sp, #12
  59              	.LCFI2:
  60              		.cfi_def_cfa_offset 4
  61              		@ sp needed
  62 0018 5DF804FB 		ldr	pc, [sp], #4
  63              	.L4:
  64              		.align	2
  65              	.L3:
  66 001c 00000000 		.word	huart3
  67              		.cfi_endproc
  68              	.LFE332:
  70              		.section	.text.Error_Handler,"ax",%progbits
  71              		.align	1
  72              		.global	Error_Handler
  73              		.syntax unified
  74              		.thumb
  75              		.thumb_func
  77              	Error_Handler:
  78              	.LFB335:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
ARM GAS  C:\Users\purdu\AppData\Local\Temp\ccQwcgOa.s 			page 3


  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "adc.h"
  22:Core/Src/main.c **** #include "dma.h"
  23:Core/Src/main.c **** #include "fdcan.h"
  24:Core/Src/main.c **** #include "tim.h"
  25:Core/Src/main.c **** #include "usart.h"
  26:Core/Src/main.c **** #include "gpio.h"
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  30:Core/Src/main.c **** #include "supercap.h"
  31:Core/Src/main.c **** #include <stdio.h>
  32:Core/Src/main.c **** #include "Serial.h"
  33:Core/Src/main.c **** 
  34:Core/Src/main.c **** #define MAX_CAP_VOLTAGE 338 //3V in 12 bits
  35:Core/Src/main.c **** #define MAX_CURRENT 2125 //0.5A in 12 bits
  36:Core/Src/main.c **** #define MIN_CURRENT 2047 //0A in 12 bits
  37:Core/Src/main.c **** #define MAX_DUTY 300
  38:Core/Src/main.c **** #define MIN_DUTY 0
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END Includes */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  43:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* USER CODE END PTD */
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  48:Core/Src/main.c **** /* USER CODE BEGIN PD */
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* USER CODE END PD */
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  53:Core/Src/main.c **** /* USER CODE BEGIN PM */
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** /* USER CODE END PM */
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** /* USER CODE BEGIN PV */
  60:Core/Src/main.c ****   uint16_t supercap_ADC1[2];
  61:Core/Src/main.c ****   uint16_t supercap_ADC2[3];
  62:Core/Src/main.c ****   uint16_t supercap_ADC3[3];
  63:Core/Src/main.c **** 	uint16_t supercap_ADC4[2];
  64:Core/Src/main.c **** 
  65:Core/Src/main.c ****   _ADC_Sample_t C_left = {0};
  66:Core/Src/main.c ****   _ADC_Sample_t C_sys = {0};
  67:Core/Src/main.c ****   _ADC_Sample_t C_right = {0};
  68:Core/Src/main.c ****   _ADC_Sample_t V_sys_op = {0};
  69:Core/Src/main.c ****   _ADC_Sample_t V_cap_op = {0};
  70:Core/Src/main.c ****   _ADC_Sample_t V_cap = {0}; //V_right
  71:Core/Src/main.c ****   _ADC_Sample_t V_bat = {0}; //V_left
  72:Core/Src/main.c ****   _ADC_Sample_t V_sys = {0};
  73:Core/Src/main.c **** 	
ARM GAS  C:\Users\purdu\AppData\Local\Temp\ccQwcgOa.s 			page 4


  74:Core/Src/main.c **** 	_ADC_Sample_t V_1V6 = {0};
  75:Core/Src/main.c **** 	_ADC_Sample_t ADC4_3 = {0};
  76:Core/Src/main.c **** 
  77:Core/Src/main.c ****   _Supercap_PID_Controller_t Out_loop_PID;
  78:Core/Src/main.c ****   _Supercap_PID_Controller_t In_loop_PID;
  79:Core/Src/main.c **** 
  80:Core/Src/main.c **** /* USER CODE END PV */
  81:Core/Src/main.c **** 
  82:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  83:Core/Src/main.c **** void SystemClock_Config(void);
  84:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  85:Core/Src/main.c **** //void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc1)
  86:Core/Src/main.c **** //{
  87:Core/Src/main.c **** //  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
  88:Core/Src/main.c **** //}
  89:Core/Src/main.c **** /* USER CODE END PFP */
  90:Core/Src/main.c **** 
  91:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  92:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  93:Core/Src/main.c **** 
  94:Core/Src/main.c **** 
  95:Core/Src/main.c **** /* USER CODE END 0 */
  96:Core/Src/main.c **** 
  97:Core/Src/main.c **** /**
  98:Core/Src/main.c ****   * @brief  The application entry point.
  99:Core/Src/main.c ****   * @retval int
 100:Core/Src/main.c ****   */
 101:Core/Src/main.c **** int main(void)
 102:Core/Src/main.c **** {
 103:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 104:Core/Src/main.c ****   
 105:Core/Src/main.c ****   char tail[4] = {0x00, 0x00, 0x80, 0x7f};
 106:Core/Src/main.c **** 
 107:Core/Src/main.c ****   C_left.sample = &supercap_ADC1[0];
 108:Core/Src/main.c ****   C_sys.sample = &supercap_ADC1[1];
 109:Core/Src/main.c ****   C_right.sample = &supercap_ADC3[2];
 110:Core/Src/main.c ****   V_sys_op.sample = &supercap_ADC2[0];
 111:Core/Src/main.c ****   V_cap_op.sample = &supercap_ADC2[1];
 112:Core/Src/main.c ****   V_cap.sample = &supercap_ADC2[2];
 113:Core/Src/main.c ****   V_bat.sample = &supercap_ADC3[0];
 114:Core/Src/main.c ****   V_sys.sample = &supercap_ADC3[1];
 115:Core/Src/main.c **** 	
 116:Core/Src/main.c **** 	V_1V6.sample = &supercap_ADC4[0];
 117:Core/Src/main.c **** 	ADC4_3.sample = &supercap_ADC4[1];
 118:Core/Src/main.c **** 	
 119:Core/Src/main.c **** 	float temp;
 120:Core/Src/main.c ****   /* USER CODE END 1 */
 121:Core/Src/main.c **** 
 122:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 123:Core/Src/main.c **** 
 124:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 125:Core/Src/main.c ****   HAL_Init();
 126:Core/Src/main.c **** 
 127:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 128:Core/Src/main.c **** 
 129:Core/Src/main.c ****   /* USER CODE END Init */
 130:Core/Src/main.c **** 
ARM GAS  C:\Users\purdu\AppData\Local\Temp\ccQwcgOa.s 			page 5


 131:Core/Src/main.c ****   /* Configure the system clock */
 132:Core/Src/main.c ****   SystemClock_Config();
 133:Core/Src/main.c **** 
 134:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 135:Core/Src/main.c **** 
 136:Core/Src/main.c ****   /* USER CODE END SysInit */
 137:Core/Src/main.c **** 
 138:Core/Src/main.c ****   /* Initialize all configured peripherals */
 139:Core/Src/main.c ****   MX_GPIO_Init();
 140:Core/Src/main.c ****   MX_DMA_Init();
 141:Core/Src/main.c ****   MX_ADC1_Init();
 142:Core/Src/main.c ****   MX_ADC2_Init();
 143:Core/Src/main.c ****   MX_TIM1_Init();
 144:Core/Src/main.c ****   MX_USART1_UART_Init();
 145:Core/Src/main.c ****   MX_USART2_UART_Init();
 146:Core/Src/main.c ****   MX_USART3_UART_Init();
 147:Core/Src/main.c ****   MX_TIM3_Init();
 148:Core/Src/main.c ****   MX_TIM4_Init();
 149:Core/Src/main.c ****   MX_ADC4_Init();
 150:Core/Src/main.c ****   MX_FDCAN1_Init();
 151:Core/Src/main.c ****   MX_ADC5_Init();
 152:Core/Src/main.c ****   MX_ADC3_Init();
 153:Core/Src/main.c ****   MX_TIM2_Init();
 154:Core/Src/main.c ****   MX_TIM5_Init();
 155:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 156:Core/Src/main.c **** 	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 157:Core/Src/main.c **** 	HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 158:Core/Src/main.c **** 	HAL_ADCEx_Calibration_Start(&hadc3, ADC_SINGLE_ENDED);
 159:Core/Src/main.c **** 	HAL_ADCEx_Calibration_Start(&hadc4, ADC_SINGLE_ENDED);
 160:Core/Src/main.c **** 
 161:Core/Src/main.c ****   HAL_ADC_Start_DMA(&hadc1, (uint32_t*)supercap_ADC1, 2);
 162:Core/Src/main.c ****   HAL_ADC_Start_DMA(&hadc2, (uint32_t*)supercap_ADC2, 3);
 163:Core/Src/main.c ****   HAL_ADC_Start_DMA(&hadc3, (uint32_t*)supercap_ADC3, 3);
 164:Core/Src/main.c **** 	HAL_ADC_Start_DMA(&hadc4, (uint32_t*)supercap_ADC4, 2);
 165:Core/Src/main.c **** 	
 166:Core/Src/main.c **** 	HAL_TIM_Base_Start(&htim1);
 167:Core/Src/main.c **** 	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 168:Core/Src/main.c ****   HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 169:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 170:Core/Src/main.c ****   HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_4);
 171:Core/Src/main.c **** 	
 172:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 173:Core/Src/main.c **** 	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 174:Core/Src/main.c **** 	
 175:Core/Src/main.c **** 	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 176:Core/Src/main.c **** 	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 177:Core/Src/main.c **** 	
 178:Core/Src/main.c **** 	HAL_TIM_Base_Start_IT(&htim2);
 179:Core/Src/main.c **** 	HAL_TIM_Base_Start_IT(&htim5);
 180:Core/Src/main.c **** 
 181:Core/Src/main.c **** 	//__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 1);
 182:Core/Src/main.c ****   
 183:Core/Src/main.c ****   HAL_FDCAN_Start(&hfdcan1);
 184:Core/Src/main.c ****   FDCAN_TxHeaderTypeDef hfdcan1_pHeader;
 185:Core/Src/main.c ****   uint8_t hfdcan1_pTxData[2] = {0x00, 0x01};
 186:Core/Src/main.c **** 
 187:Core/Src/main.c ****   hfdcan1_pHeader.Identifier  = 0x114;
ARM GAS  C:\Users\purdu\AppData\Local\Temp\ccQwcgOa.s 			page 6


 188:Core/Src/main.c ****   hfdcan1_pHeader.IdType  = FDCAN_DATA_FRAME;
 189:Core/Src/main.c ****   hfdcan1_pHeader.DataLength  = FDCAN_DLC_BYTES_2;
 190:Core/Src/main.c ****   hfdcan1_pHeader.FDFormat = FDCAN_CLASSIC_CAN;
 191:Core/Src/main.c ****   //to do list: 这个地方为什么CAN不行
 192:Core/Src/main.c **** 	
 193:Core/Src/main.c ****   Supercap_PID_Init(&Out_loop_PID, 2, 0, 0, MAX_CAP_VOLTAGE, 0);
 194:Core/Src/main.c ****   Supercap_PID_Init(&In_loop_PID, 1, 0, 0, MAX_DUTY, MIN_DUTY);
 195:Core/Src/main.c ****   
 196:Core/Src/main.c **** 
 197:Core/Src/main.c ****   //HAL_UART_Transmit(&huart1, (uint8_t*)"Hello World\n", 12, 1000);
 198:Core/Src/main.c ****   //to do list: 弄弄这个配合VOFA
 199:Core/Src/main.c ****   /* USER CODE END 2 */
 200:Core/Src/main.c **** 
 201:Core/Src/main.c ****   /* Infinite loop */
 202:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 203:Core/Src/main.c ****   while (1)
 204:Core/Src/main.c ****   {
 205:Core/Src/main.c ****     /* USER CODE END WHILE */
 206:Core/Src/main.c **** 
 207:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 208:Core/Src/main.c ****     
 209:Core/Src/main.c ****     //HAL_Delay(3000);
 210:Core/Src/main.c ****     //HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &hfdcan1_pHeader, &hfdcan1_pTxData);
 211:Core/Src/main.c **** 
 212:Core/Src/main.c **** 
 213:Core/Src/main.c **** 
 214:Core/Src/main.c **** 
 215:Core/Src/main.c ****     //TIM 2 global interrupt -> 500kHz进行采样
 216:Core/Src/main.c ****     
 217:Core/Src/main.c **** 
 218:Core/Src/main.c **** //    uint8_t data[2];
 219:Core/Src/main.c **** //    data[0] = (uint8_t)(C_left.average >> 8);
 220:Core/Src/main.c **** //    data[1] = (uint8_t)(C_left.average);
 221:Core/Src/main.c **** 
 222:Core/Src/main.c ****     //HAL_UART_Transmit(&huart3, data, 2, 1000);
 223:Core/Src/main.c **** 		//HAL_UART_Transmit(&huart3, (uint8_t*)C_left.average, 2, 1000);
 224:Core/Src/main.c **** 
 225:Core/Src/main.c ****     //printf("%d,%4.2f\n", C_left.average,C_left.real_value);
 226:Core/Src/main.c **** 		temp = C_left.real_value_12bits;
 227:Core/Src/main.c **** 		HAL_UART_Transmit(&huart3, (uint8_t*)&(temp), 4, 1000);
 228:Core/Src/main.c **** 		temp = C_sys.real_value_12bits;
 229:Core/Src/main.c **** 		HAL_UART_Transmit(&huart3, (uint8_t*)&(temp), 4, 1000);
 230:Core/Src/main.c **** 		temp = C_right.real_value_12bits;
 231:Core/Src/main.c **** 		HAL_UART_Transmit(&huart3, (uint8_t*)&(temp), 4, 1000);
 232:Core/Src/main.c **** 		temp = V_cap.real_value_12bits;
 233:Core/Src/main.c **** 		HAL_UART_Transmit(&huart3, (uint8_t*)&(temp), 4, 1000);
 234:Core/Src/main.c **** 		temp = V_bat.real_value_12bits;
 235:Core/Src/main.c **** 		HAL_UART_Transmit(&huart3, (uint8_t*)&(temp), 4, 1000);
 236:Core/Src/main.c **** 		temp = V_sys.real_value_12bits;
 237:Core/Src/main.c **** 		HAL_UART_Transmit(&huart3, (uint8_t*)&(temp), 4, 1000);
 238:Core/Src/main.c **** 		HAL_UART_Transmit(&huart3, (uint8_t*)tail, 4, 1000);
 239:Core/Src/main.c **** 	
 240:Core/Src/main.c **** 	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 100);
 241:Core/Src/main.c **** 	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 50);
 242:Core/Src/main.c ****     
 243:Core/Src/main.c **** /*
 244:Core/Src/main.c ****     for(float i=0; i<100; i=i+1)
ARM GAS  C:\Users\purdu\AppData\Local\Temp\ccQwcgOa.s 			page 7


 245:Core/Src/main.c ****     {
 246:Core/Src/main.c ****       //HAL_Delay(100);
 247:Core/Src/main.c ****     //printf("%d\n", i);
 248:Core/Src/main.c ****     HAL_UART_Transmit(&huart3, (uint8_t*)&(i), 4, 1000);
 249:Core/Src/main.c ****     HAL_UART_Transmit(&huart3, (uint8_t*)tail, 4, 1000);
 250:Core/Src/main.c ****     }
 251:Core/Src/main.c ****     __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 1);
 252:Core/Src/main.c **** */
 253:Core/Src/main.c ****   }
 254:Core/Src/main.c ****   /* USER CODE END 3 */
 255:Core/Src/main.c **** }
 256:Core/Src/main.c **** 
 257:Core/Src/main.c **** /**
 258:Core/Src/main.c ****   * @brief System Clock Configuration
 259:Core/Src/main.c ****   * @retval None
 260:Core/Src/main.c ****   */
 261:Core/Src/main.c **** void SystemClock_Config(void)
 262:Core/Src/main.c **** {
 263:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 264:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 265:Core/Src/main.c **** 
 266:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 267:Core/Src/main.c ****   */
 268:Core/Src/main.c ****   HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 269:Core/Src/main.c **** 
 270:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 271:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 272:Core/Src/main.c ****   */
 273:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 274:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 275:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 276:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 277:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 278:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 279:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 75;
 280:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 281:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 282:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 283:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 284:Core/Src/main.c ****   {
 285:Core/Src/main.c ****     Error_Handler();
 286:Core/Src/main.c ****   }
 287:Core/Src/main.c **** 
 288:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 289:Core/Src/main.c ****   */
 290:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 291:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 292:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 293:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 294:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 295:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 296:Core/Src/main.c **** 
 297:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 298:Core/Src/main.c ****   {
 299:Core/Src/main.c ****     Error_Handler();
 300:Core/Src/main.c ****   }
 301:Core/Src/main.c **** }
ARM GAS  C:\Users\purdu\AppData\Local\Temp\ccQwcgOa.s 			page 8


 302:Core/Src/main.c **** 
 303:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 304:Core/Src/main.c **** 
 305:Core/Src/main.c **** /* USER CODE END 4 */
 306:Core/Src/main.c **** 
 307:Core/Src/main.c **** /**
 308:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 309:Core/Src/main.c ****   * @retval None
 310:Core/Src/main.c ****   */
 311:Core/Src/main.c **** void Error_Handler(void)
 312:Core/Src/main.c **** {
  79              		.loc 1 312 1 is_stmt 1 view -0
  80              		.cfi_startproc
  81              		@ Volatile: function does not return.
  82              		@ args = 0, pretend = 0, frame = 0
  83              		@ frame_needed = 0, uses_anonymous_args = 0
  84              		@ link register save eliminated.
 313:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 314:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 315:Core/Src/main.c ****   __disable_irq();
  85              		.loc 1 315 3 view .LVU8
  86              	.LBB4:
  87              	.LBI4:
  88              		.file 3 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\purdu\AppData\Local\Temp\ccQwcgOa.s 			page 9


  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
ARM GAS  C:\Users\purdu\AppData\Local\Temp\ccQwcgOa.s 			page 10


  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
ARM GAS  C:\Users\purdu\AppData\Local\Temp\ccQwcgOa.s 			page 11


 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
ARM GAS  C:\Users\purdu\AppData\Local\Temp\ccQwcgOa.s 			page 12


 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
  89              		.loc 3 207 27 view .LVU9
  90              	.LBB5:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  91              		.loc 3 209 3 view .LVU10
  92              		.syntax unified
  93              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
  94 0000 72B6     		cpsid i
  95              	@ 0 "" 2
  96              		.thumb
  97              		.syntax unified
  98              	.L6:
  99              	.LBE5:
 100              	.LBE4:
 316:Core/Src/main.c ****   while (1)
 101              		.loc 1 316 3 view .LVU11
 317:Core/Src/main.c ****   {
 318:Core/Src/main.c ****   }
 102              		.loc 1 318 3 view .LVU12
 316:Core/Src/main.c ****   while (1)
 103              		.loc 1 316 9 view .LVU13
 104 0002 FEE7     		b	.L6
 105              		.cfi_endproc
 106              	.LFE335:
 108              		.section	.text.SystemClock_Config,"ax",%progbits
 109              		.align	1
 110              		.global	SystemClock_Config
 111              		.syntax unified
 112              		.thumb
 113              		.thumb_func
 115              	SystemClock_Config:
 116              	.LFB334:
 262:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 117              		.loc 1 262 1 view -0
 118              		.cfi_startproc
 119              		@ args = 0, pretend = 0, frame = 80
 120              		@ frame_needed = 0, uses_anonymous_args = 0
 121 0000 00B5     		push	{lr}
 122              	.LCFI3:
 123              		.cfi_def_cfa_offset 4
 124              		.cfi_offset 14, -4
 125 0002 95B0     		sub	sp, sp, #84
 126              	.LCFI4:
 127              		.cfi_def_cfa_offset 88
 263:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 128              		.loc 1 263 3 view .LVU15
 263:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 129              		.loc 1 263 22 is_stmt 0 view .LVU16
 130 0004 3822     		movs	r2, #56
 131 0006 0021     		movs	r1, #0
 132 0008 06A8     		add	r0, sp, #24
 133 000a FFF7FEFF 		bl	memset
 134              	.LVL4:
 264:Core/Src/main.c **** 
ARM GAS  C:\Users\purdu\AppData\Local\Temp\ccQwcgOa.s 			page 13


 135              		.loc 1 264 3 is_stmt 1 view .LVU17
 264:Core/Src/main.c **** 
 136              		.loc 1 264 22 is_stmt 0 view .LVU18
 137 000e 0023     		movs	r3, #0
 138 0010 0193     		str	r3, [sp, #4]
 139 0012 0293     		str	r3, [sp, #8]
 140 0014 0393     		str	r3, [sp, #12]
 141 0016 0493     		str	r3, [sp, #16]
 142 0018 0593     		str	r3, [sp, #20]
 268:Core/Src/main.c **** 
 143              		.loc 1 268 3 is_stmt 1 view .LVU19
 144 001a 4FF40070 		mov	r0, #512
 145 001e FFF7FEFF 		bl	HAL_PWREx_ControlVoltageScaling
 146              	.LVL5:
 273:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 147              		.loc 1 273 3 view .LVU20
 273:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 148              		.loc 1 273 36 is_stmt 0 view .LVU21
 149 0022 0223     		movs	r3, #2
 150 0024 0693     		str	r3, [sp, #24]
 274:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 151              		.loc 1 274 3 is_stmt 1 view .LVU22
 274:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 152              		.loc 1 274 30 is_stmt 0 view .LVU23
 153 0026 4FF48072 		mov	r2, #256
 154 002a 0992     		str	r2, [sp, #36]
 275:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 155              		.loc 1 275 3 is_stmt 1 view .LVU24
 275:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 156              		.loc 1 275 41 is_stmt 0 view .LVU25
 157 002c 4022     		movs	r2, #64
 158 002e 0A92     		str	r2, [sp, #40]
 276:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 159              		.loc 1 276 3 is_stmt 1 view .LVU26
 276:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 160              		.loc 1 276 34 is_stmt 0 view .LVU27
 161 0030 0D93     		str	r3, [sp, #52]
 277:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 162              		.loc 1 277 3 is_stmt 1 view .LVU28
 277:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 163              		.loc 1 277 35 is_stmt 0 view .LVU29
 164 0032 0E93     		str	r3, [sp, #56]
 278:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 75;
 165              		.loc 1 278 3 is_stmt 1 view .LVU30
 278:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 75;
 166              		.loc 1 278 30 is_stmt 0 view .LVU31
 167 0034 0422     		movs	r2, #4
 168 0036 0F92     		str	r2, [sp, #60]
 279:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 169              		.loc 1 279 3 is_stmt 1 view .LVU32
 279:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 170              		.loc 1 279 30 is_stmt 0 view .LVU33
 171 0038 4B22     		movs	r2, #75
 172 003a 1092     		str	r2, [sp, #64]
 280:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 173              		.loc 1 280 3 is_stmt 1 view .LVU34
 280:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
ARM GAS  C:\Users\purdu\AppData\Local\Temp\ccQwcgOa.s 			page 14


 174              		.loc 1 280 30 is_stmt 0 view .LVU35
 175 003c 1193     		str	r3, [sp, #68]
 281:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 176              		.loc 1 281 3 is_stmt 1 view .LVU36
 281:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 177              		.loc 1 281 30 is_stmt 0 view .LVU37
 178 003e 1293     		str	r3, [sp, #72]
 282:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 179              		.loc 1 282 3 is_stmt 1 view .LVU38
 282:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 180              		.loc 1 282 30 is_stmt 0 view .LVU39
 181 0040 1393     		str	r3, [sp, #76]
 283:Core/Src/main.c ****   {
 182              		.loc 1 283 3 is_stmt 1 view .LVU40
 283:Core/Src/main.c ****   {
 183              		.loc 1 283 7 is_stmt 0 view .LVU41
 184 0042 06A8     		add	r0, sp, #24
 185 0044 FFF7FEFF 		bl	HAL_RCC_OscConfig
 186              	.LVL6:
 283:Core/Src/main.c ****   {
 187              		.loc 1 283 6 discriminator 1 view .LVU42
 188 0048 80B9     		cbnz	r0, .L11
 290:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 189              		.loc 1 290 3 is_stmt 1 view .LVU43
 290:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 190              		.loc 1 290 31 is_stmt 0 view .LVU44
 191 004a 0F23     		movs	r3, #15
 192 004c 0193     		str	r3, [sp, #4]
 292:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 193              		.loc 1 292 3 is_stmt 1 view .LVU45
 292:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 194              		.loc 1 292 34 is_stmt 0 view .LVU46
 195 004e 0323     		movs	r3, #3
 196 0050 0293     		str	r3, [sp, #8]
 293:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 197              		.loc 1 293 3 is_stmt 1 view .LVU47
 293:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 198              		.loc 1 293 35 is_stmt 0 view .LVU48
 199 0052 0023     		movs	r3, #0
 200 0054 0393     		str	r3, [sp, #12]
 294:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 201              		.loc 1 294 3 is_stmt 1 view .LVU49
 294:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 202              		.loc 1 294 36 is_stmt 0 view .LVU50
 203 0056 0493     		str	r3, [sp, #16]
 295:Core/Src/main.c **** 
 204              		.loc 1 295 3 is_stmt 1 view .LVU51
 295:Core/Src/main.c **** 
 205              		.loc 1 295 36 is_stmt 0 view .LVU52
 206 0058 0593     		str	r3, [sp, #20]
 297:Core/Src/main.c ****   {
 207              		.loc 1 297 3 is_stmt 1 view .LVU53
 297:Core/Src/main.c ****   {
 208              		.loc 1 297 7 is_stmt 0 view .LVU54
 209 005a 0421     		movs	r1, #4
 210 005c 0DEB0100 		add	r0, sp, r1
 211 0060 FFF7FEFF 		bl	HAL_RCC_ClockConfig
ARM GAS  C:\Users\purdu\AppData\Local\Temp\ccQwcgOa.s 			page 15


 212              	.LVL7:
 297:Core/Src/main.c ****   {
 213              		.loc 1 297 6 discriminator 1 view .LVU55
 214 0064 20B9     		cbnz	r0, .L12
 301:Core/Src/main.c **** 
 215              		.loc 1 301 1 view .LVU56
 216 0066 15B0     		add	sp, sp, #84
 217              	.LCFI5:
 218              		.cfi_remember_state
 219              		.cfi_def_cfa_offset 4
 220              		@ sp needed
 221 0068 5DF804FB 		ldr	pc, [sp], #4
 222              	.L11:
 223              	.LCFI6:
 224              		.cfi_restore_state
 285:Core/Src/main.c ****   }
 225              		.loc 1 285 5 is_stmt 1 view .LVU57
 226 006c FFF7FEFF 		bl	Error_Handler
 227              	.LVL8:
 228              	.L12:
 299:Core/Src/main.c ****   }
 229              		.loc 1 299 5 view .LVU58
 230 0070 FFF7FEFF 		bl	Error_Handler
 231              	.LVL9:
 232              		.cfi_endproc
 233              	.LFE334:
 235              		.section	.text.main,"ax",%progbits
 236              		.align	1
 237              		.global	main
 238              		.syntax unified
 239              		.thumb
 240              		.thumb_func
 242              	main:
 243              	.LFB333:
 102:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 244              		.loc 1 102 1 view -0
 245              		.cfi_startproc
 246              		@ Volatile: function does not return.
 247              		@ args = 0, pretend = 0, frame = 48
 248              		@ frame_needed = 0, uses_anonymous_args = 0
 249 0000 2DE98048 		push	{r7, fp, lr}
 250              	.LCFI7:
 251              		.cfi_def_cfa_offset 12
 252              		.cfi_offset 7, -12
 253              		.cfi_offset 11, -8
 254              		.cfi_offset 14, -4
 255 0004 8FB0     		sub	sp, sp, #60
 256              	.LCFI8:
 257              		.cfi_def_cfa_offset 72
 105:Core/Src/main.c **** 
 258              		.loc 1 105 3 view .LVU60
 105:Core/Src/main.c **** 
 259              		.loc 1 105 8 is_stmt 0 view .LVU61
 260 0006 4FF0FF43 		mov	r3, #2139095040
 261 000a 0D93     		str	r3, [sp, #52]
 107:Core/Src/main.c ****   C_sys.sample = &supercap_ADC1[1];
 262              		.loc 1 107 3 is_stmt 1 view .LVU62
ARM GAS  C:\Users\purdu\AppData\Local\Temp\ccQwcgOa.s 			page 16


 107:Core/Src/main.c ****   C_sys.sample = &supercap_ADC1[1];
 263              		.loc 1 107 17 is_stmt 0 view .LVU63
 264 000c 924F     		ldr	r7, .L16
 265 000e 934B     		ldr	r3, .L16+4
 266 0010 1F60     		str	r7, [r3]
 108:Core/Src/main.c ****   C_right.sample = &supercap_ADC3[2];
 267              		.loc 1 108 3 is_stmt 1 view .LVU64
 108:Core/Src/main.c ****   C_right.sample = &supercap_ADC3[2];
 268              		.loc 1 108 16 is_stmt 0 view .LVU65
 269 0012 BA1C     		adds	r2, r7, #2
 270 0014 924B     		ldr	r3, .L16+8
 271 0016 1A60     		str	r2, [r3]
 109:Core/Src/main.c ****   V_sys_op.sample = &supercap_ADC2[0];
 272              		.loc 1 109 3 is_stmt 1 view .LVU66
 109:Core/Src/main.c ****   V_sys_op.sample = &supercap_ADC2[0];
 273              		.loc 1 109 18 is_stmt 0 view .LVU67
 274 0018 924C     		ldr	r4, .L16+12
 275 001a 934B     		ldr	r3, .L16+16
 276 001c 1C60     		str	r4, [r3]
 110:Core/Src/main.c ****   V_cap_op.sample = &supercap_ADC2[1];
 277              		.loc 1 110 3 is_stmt 1 view .LVU68
 110:Core/Src/main.c ****   V_cap_op.sample = &supercap_ADC2[1];
 278              		.loc 1 110 19 is_stmt 0 view .LVU69
 279 001e 934D     		ldr	r5, .L16+20
 280 0020 934B     		ldr	r3, .L16+24
 281 0022 1D60     		str	r5, [r3]
 111:Core/Src/main.c ****   V_cap.sample = &supercap_ADC2[2];
 282              		.loc 1 111 3 is_stmt 1 view .LVU70
 111:Core/Src/main.c ****   V_cap.sample = &supercap_ADC2[2];
 283              		.loc 1 111 19 is_stmt 0 view .LVU71
 284 0024 AA1C     		adds	r2, r5, #2
 285 0026 934B     		ldr	r3, .L16+28
 286 0028 1A60     		str	r2, [r3]
 112:Core/Src/main.c ****   V_bat.sample = &supercap_ADC3[0];
 287              		.loc 1 112 3 is_stmt 1 view .LVU72
 112:Core/Src/main.c ****   V_bat.sample = &supercap_ADC3[0];
 288              		.loc 1 112 16 is_stmt 0 view .LVU73
 289 002a 2A1D     		adds	r2, r5, #4
 290 002c 924B     		ldr	r3, .L16+32
 291 002e 1A60     		str	r2, [r3]
 113:Core/Src/main.c ****   V_sys.sample = &supercap_ADC3[1];
 292              		.loc 1 113 3 is_stmt 1 view .LVU74
 113:Core/Src/main.c ****   V_sys.sample = &supercap_ADC3[1];
 293              		.loc 1 113 16 is_stmt 0 view .LVU75
 294 0030 043C     		subs	r4, r4, #4
 295 0032 924B     		ldr	r3, .L16+36
 296 0034 1C60     		str	r4, [r3]
 114:Core/Src/main.c **** 	
 297              		.loc 1 114 3 is_stmt 1 view .LVU76
 114:Core/Src/main.c **** 	
 298              		.loc 1 114 16 is_stmt 0 view .LVU77
 299 0036 A21C     		adds	r2, r4, #2
 300 0038 914B     		ldr	r3, .L16+40
 301 003a 1A60     		str	r2, [r3]
 116:Core/Src/main.c **** 	ADC4_3.sample = &supercap_ADC4[1];
 302              		.loc 1 116 2 is_stmt 1 view .LVU78
 116:Core/Src/main.c **** 	ADC4_3.sample = &supercap_ADC4[1];
ARM GAS  C:\Users\purdu\AppData\Local\Temp\ccQwcgOa.s 			page 17


 303              		.loc 1 116 15 is_stmt 0 view .LVU79
 304 003c 914E     		ldr	r6, .L16+44
 305 003e 924B     		ldr	r3, .L16+48
 306 0040 1E60     		str	r6, [r3]
 117:Core/Src/main.c **** 	
 307              		.loc 1 117 2 is_stmt 1 view .LVU80
 117:Core/Src/main.c **** 	
 308              		.loc 1 117 16 is_stmt 0 view .LVU81
 309 0042 B21C     		adds	r2, r6, #2
 310 0044 914B     		ldr	r3, .L16+52
 311 0046 1A60     		str	r2, [r3]
 119:Core/Src/main.c ****   /* USER CODE END 1 */
 312              		.loc 1 119 2 is_stmt 1 view .LVU82
 125:Core/Src/main.c **** 
 313              		.loc 1 125 3 view .LVU83
 314 0048 FFF7FEFF 		bl	HAL_Init
 315              	.LVL10:
 132:Core/Src/main.c **** 
 316              		.loc 1 132 3 view .LVU84
 317 004c FFF7FEFF 		bl	SystemClock_Config
 318              	.LVL11:
 139:Core/Src/main.c ****   MX_DMA_Init();
 319              		.loc 1 139 3 view .LVU85
 320 0050 FFF7FEFF 		bl	MX_GPIO_Init
 321              	.LVL12:
 140:Core/Src/main.c ****   MX_ADC1_Init();
 322              		.loc 1 140 3 view .LVU86
 323 0054 FFF7FEFF 		bl	MX_DMA_Init
 324              	.LVL13:
 141:Core/Src/main.c ****   MX_ADC2_Init();
 325              		.loc 1 141 3 view .LVU87
 326 0058 FFF7FEFF 		bl	MX_ADC1_Init
 327              	.LVL14:
 142:Core/Src/main.c ****   MX_TIM1_Init();
 328              		.loc 1 142 3 view .LVU88
 329 005c FFF7FEFF 		bl	MX_ADC2_Init
 330              	.LVL15:
 143:Core/Src/main.c ****   MX_USART1_UART_Init();
 331              		.loc 1 143 3 view .LVU89
 332 0060 FFF7FEFF 		bl	MX_TIM1_Init
 333              	.LVL16:
 144:Core/Src/main.c ****   MX_USART2_UART_Init();
 334              		.loc 1 144 3 view .LVU90
 335 0064 FFF7FEFF 		bl	MX_USART1_UART_Init
 336              	.LVL17:
 145:Core/Src/main.c ****   MX_USART3_UART_Init();
 337              		.loc 1 145 3 view .LVU91
 338 0068 FFF7FEFF 		bl	MX_USART2_UART_Init
 339              	.LVL18:
 146:Core/Src/main.c ****   MX_TIM3_Init();
 340              		.loc 1 146 3 view .LVU92
 341 006c FFF7FEFF 		bl	MX_USART3_UART_Init
 342              	.LVL19:
 147:Core/Src/main.c ****   MX_TIM4_Init();
 343              		.loc 1 147 3 view .LVU93
 344 0070 FFF7FEFF 		bl	MX_TIM3_Init
 345              	.LVL20:
ARM GAS  C:\Users\purdu\AppData\Local\Temp\ccQwcgOa.s 			page 18


 148:Core/Src/main.c ****   MX_ADC4_Init();
 346              		.loc 1 148 3 view .LVU94
 347 0074 FFF7FEFF 		bl	MX_TIM4_Init
 348              	.LVL21:
 149:Core/Src/main.c ****   MX_FDCAN1_Init();
 349              		.loc 1 149 3 view .LVU95
 350 0078 FFF7FEFF 		bl	MX_ADC4_Init
 351              	.LVL22:
 150:Core/Src/main.c ****   MX_ADC5_Init();
 352              		.loc 1 150 3 view .LVU96
 353 007c FFF7FEFF 		bl	MX_FDCAN1_Init
 354              	.LVL23:
 151:Core/Src/main.c ****   MX_ADC3_Init();
 355              		.loc 1 151 3 view .LVU97
 356 0080 FFF7FEFF 		bl	MX_ADC5_Init
 357              	.LVL24:
 152:Core/Src/main.c ****   MX_TIM2_Init();
 358              		.loc 1 152 3 view .LVU98
 359 0084 FFF7FEFF 		bl	MX_ADC3_Init
 360              	.LVL25:
 153:Core/Src/main.c ****   MX_TIM5_Init();
 361              		.loc 1 153 3 view .LVU99
 362 0088 FFF7FEFF 		bl	MX_TIM2_Init
 363              	.LVL26:
 154:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 364              		.loc 1 154 3 view .LVU100
 365 008c FFF7FEFF 		bl	MX_TIM5_Init
 366              	.LVL27:
 156:Core/Src/main.c **** 	HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 367              		.loc 1 156 2 view .LVU101
 368 0090 DFF820B2 		ldr	fp, .L16+92
 369 0094 7F21     		movs	r1, #127
 370 0096 5846     		mov	r0, fp
 371 0098 FFF7FEFF 		bl	HAL_ADCEx_Calibration_Start
 372              	.LVL28:
 157:Core/Src/main.c **** 	HAL_ADCEx_Calibration_Start(&hadc3, ADC_SINGLE_ENDED);
 373              		.loc 1 157 2 view .LVU102
 374 009c DFF818A2 		ldr	r10, .L16+96
 375 00a0 7F21     		movs	r1, #127
 376 00a2 5046     		mov	r0, r10
 377 00a4 FFF7FEFF 		bl	HAL_ADCEx_Calibration_Start
 378              	.LVL29:
 158:Core/Src/main.c **** 	HAL_ADCEx_Calibration_Start(&hadc4, ADC_SINGLE_ENDED);
 379              		.loc 1 158 2 view .LVU103
 380 00a8 DFF81092 		ldr	r9, .L16+100
 381 00ac 7F21     		movs	r1, #127
 382 00ae 4846     		mov	r0, r9
 383 00b0 FFF7FEFF 		bl	HAL_ADCEx_Calibration_Start
 384              	.LVL30:
 159:Core/Src/main.c **** 
 385              		.loc 1 159 2 view .LVU104
 386 00b4 DFF80882 		ldr	r8, .L16+104
 387 00b8 7F21     		movs	r1, #127
 388 00ba 4046     		mov	r0, r8
 389 00bc FFF7FEFF 		bl	HAL_ADCEx_Calibration_Start
 390              	.LVL31:
 161:Core/Src/main.c ****   HAL_ADC_Start_DMA(&hadc2, (uint32_t*)supercap_ADC2, 3);
ARM GAS  C:\Users\purdu\AppData\Local\Temp\ccQwcgOa.s 			page 19


 391              		.loc 1 161 3 view .LVU105
 392 00c0 0222     		movs	r2, #2
 393 00c2 3946     		mov	r1, r7
 394 00c4 5846     		mov	r0, fp
 395 00c6 FFF7FEFF 		bl	HAL_ADC_Start_DMA
 396              	.LVL32:
 162:Core/Src/main.c ****   HAL_ADC_Start_DMA(&hadc3, (uint32_t*)supercap_ADC3, 3);
 397              		.loc 1 162 3 view .LVU106
 398 00ca 0322     		movs	r2, #3
 399 00cc 2946     		mov	r1, r5
 400 00ce 5046     		mov	r0, r10
 401 00d0 FFF7FEFF 		bl	HAL_ADC_Start_DMA
 402              	.LVL33:
 163:Core/Src/main.c **** 	HAL_ADC_Start_DMA(&hadc4, (uint32_t*)supercap_ADC4, 2);
 403              		.loc 1 163 3 view .LVU107
 404 00d4 0322     		movs	r2, #3
 405 00d6 2146     		mov	r1, r4
 406 00d8 4846     		mov	r0, r9
 407 00da FFF7FEFF 		bl	HAL_ADC_Start_DMA
 408              	.LVL34:
 164:Core/Src/main.c **** 	
 409              		.loc 1 164 2 view .LVU108
 410 00de 0222     		movs	r2, #2
 411 00e0 3146     		mov	r1, r6
 412 00e2 4046     		mov	r0, r8
 413 00e4 FFF7FEFF 		bl	HAL_ADC_Start_DMA
 414              	.LVL35:
 166:Core/Src/main.c **** 	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 415              		.loc 1 166 2 view .LVU109
 416 00e8 694C     		ldr	r4, .L16+56
 417 00ea 2046     		mov	r0, r4
 418 00ec FFF7FEFF 		bl	HAL_TIM_Base_Start
 419              	.LVL36:
 167:Core/Src/main.c ****   HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 420              		.loc 1 167 2 view .LVU110
 421 00f0 0021     		movs	r1, #0
 422 00f2 2046     		mov	r0, r4
 423 00f4 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 424              	.LVL37:
 168:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 425              		.loc 1 168 3 view .LVU111
 426 00f8 0021     		movs	r1, #0
 427 00fa 2046     		mov	r0, r4
 428 00fc FFF7FEFF 		bl	HAL_TIMEx_PWMN_Start
 429              	.LVL38:
 169:Core/Src/main.c ****   HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_4);
 430              		.loc 1 169 3 view .LVU112
 431 0100 0C21     		movs	r1, #12
 432 0102 2046     		mov	r0, r4
 433 0104 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 434              	.LVL39:
 170:Core/Src/main.c **** 	
 435              		.loc 1 170 3 view .LVU113
 436 0108 0C21     		movs	r1, #12
 437 010a 2046     		mov	r0, r4
 438 010c FFF7FEFF 		bl	HAL_TIMEx_PWMN_Start
 439              	.LVL40:
ARM GAS  C:\Users\purdu\AppData\Local\Temp\ccQwcgOa.s 			page 20


 172:Core/Src/main.c **** 	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 440              		.loc 1 172 3 view .LVU114
 441 0110 604C     		ldr	r4, .L16+60
 442 0112 0421     		movs	r1, #4
 443 0114 2046     		mov	r0, r4
 444 0116 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 445              	.LVL41:
 173:Core/Src/main.c **** 	
 446              		.loc 1 173 2 view .LVU115
 447 011a 0821     		movs	r1, #8
 448 011c 2046     		mov	r0, r4
 449 011e FFF7FEFF 		bl	HAL_TIM_PWM_Start
 450              	.LVL42:
 175:Core/Src/main.c **** 	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 451              		.loc 1 175 2 view .LVU116
 452 0122 5D4C     		ldr	r4, .L16+64
 453 0124 0021     		movs	r1, #0
 454 0126 2046     		mov	r0, r4
 455 0128 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 456              	.LVL43:
 176:Core/Src/main.c **** 	
 457              		.loc 1 176 2 view .LVU117
 458 012c 0421     		movs	r1, #4
 459 012e 2046     		mov	r0, r4
 460 0130 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 461              	.LVL44:
 178:Core/Src/main.c **** 	HAL_TIM_Base_Start_IT(&htim5);
 462              		.loc 1 178 2 view .LVU118
 463 0134 5948     		ldr	r0, .L16+68
 464 0136 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 465              	.LVL45:
 179:Core/Src/main.c **** 
 466              		.loc 1 179 2 view .LVU119
 467 013a 5948     		ldr	r0, .L16+72
 468 013c FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 469              	.LVL46:
 183:Core/Src/main.c ****   FDCAN_TxHeaderTypeDef hfdcan1_pHeader;
 470              		.loc 1 183 3 view .LVU120
 471 0140 5848     		ldr	r0, .L16+76
 472 0142 FFF7FEFF 		bl	HAL_FDCAN_Start
 473              	.LVL47:
 184:Core/Src/main.c ****   uint8_t hfdcan1_pTxData[2] = {0x00, 0x01};
 474              		.loc 1 184 3 view .LVU121
 185:Core/Src/main.c **** 
 475              		.loc 1 185 3 view .LVU122
 185:Core/Src/main.c **** 
 476              		.loc 1 185 11 is_stmt 0 view .LVU123
 477 0146 4FF48073 		mov	r3, #256
 478 014a ADF80830 		strh	r3, [sp, #8]	@ movhi
 187:Core/Src/main.c ****   hfdcan1_pHeader.IdType  = FDCAN_DATA_FRAME;
 479              		.loc 1 187 3 is_stmt 1 view .LVU124
 187:Core/Src/main.c ****   hfdcan1_pHeader.IdType  = FDCAN_DATA_FRAME;
 480              		.loc 1 187 31 is_stmt 0 view .LVU125
 481 014e 4FF48A73 		mov	r3, #276
 482 0152 0393     		str	r3, [sp, #12]
 188:Core/Src/main.c ****   hfdcan1_pHeader.DataLength  = FDCAN_DLC_BYTES_2;
 483              		.loc 1 188 3 is_stmt 1 view .LVU126
ARM GAS  C:\Users\purdu\AppData\Local\Temp\ccQwcgOa.s 			page 21


 188:Core/Src/main.c ****   hfdcan1_pHeader.DataLength  = FDCAN_DLC_BYTES_2;
 484              		.loc 1 188 27 is_stmt 0 view .LVU127
 485 0154 0024     		movs	r4, #0
 486 0156 0494     		str	r4, [sp, #16]
 189:Core/Src/main.c ****   hfdcan1_pHeader.FDFormat = FDCAN_CLASSIC_CAN;
 487              		.loc 1 189 3 is_stmt 1 view .LVU128
 189:Core/Src/main.c ****   hfdcan1_pHeader.FDFormat = FDCAN_CLASSIC_CAN;
 488              		.loc 1 189 31 is_stmt 0 view .LVU129
 489 0158 0221     		movs	r1, #2
 490 015a 0691     		str	r1, [sp, #24]
 190:Core/Src/main.c ****   //to do list: 这个地方为什么CAN不行
 491              		.loc 1 190 3 is_stmt 1 view .LVU130
 190:Core/Src/main.c ****   //to do list: 这个地方为什么CAN不行
 492              		.loc 1 190 28 is_stmt 0 view .LVU131
 493 015c 0994     		str	r4, [sp, #36]
 193:Core/Src/main.c ****   Supercap_PID_Init(&In_loop_PID, 1, 0, 0, MAX_DUTY, MIN_DUTY);
 494              		.loc 1 193 3 is_stmt 1 view .LVU132
 495 015e 0194     		str	r4, [sp, #4]
 496 0160 4FF4A973 		mov	r3, #338
 497 0164 0093     		str	r3, [sp]
 498 0166 2346     		mov	r3, r4
 499 0168 2246     		mov	r2, r4
 500 016a 4F48     		ldr	r0, .L16+80
 501 016c FFF7FEFF 		bl	Supercap_PID_Init
 502              	.LVL48:
 194:Core/Src/main.c ****   
 503              		.loc 1 194 3 view .LVU133
 504 0170 0194     		str	r4, [sp, #4]
 505 0172 4FF49673 		mov	r3, #300
 506 0176 0093     		str	r3, [sp]
 507 0178 2346     		mov	r3, r4
 508 017a 2246     		mov	r2, r4
 509 017c 0121     		movs	r1, #1
 510 017e 4B48     		ldr	r0, .L16+84
 511 0180 FFF7FEFF 		bl	Supercap_PID_Init
 512              	.LVL49:
 513              	.L14:
 203:Core/Src/main.c ****   {
 514              		.loc 1 203 3 view .LVU134
 226:Core/Src/main.c **** 		HAL_UART_Transmit(&huart3, (uint8_t*)&(temp), 4, 1000);
 515              		.loc 1 226 3 view .LVU135
 226:Core/Src/main.c **** 		HAL_UART_Transmit(&huart3, (uint8_t*)&(temp), 4, 1000);
 516              		.loc 1 226 16 is_stmt 0 view .LVU136
 517 0184 354B     		ldr	r3, .L16+4
 518 0186 9B88     		ldrh	r3, [r3, #4]
 519 0188 07EE903A 		vmov	s15, r3	@ int
 226:Core/Src/main.c **** 		HAL_UART_Transmit(&huart3, (uint8_t*)&(temp), 4, 1000);
 520              		.loc 1 226 8 view .LVU137
 521 018c F8EE677A 		vcvt.f32.u32	s15, s15
 522 0190 CDED0C7A 		vstr.32	s15, [sp, #48]
 227:Core/Src/main.c **** 		temp = C_sys.real_value_12bits;
 523              		.loc 1 227 3 is_stmt 1 view .LVU138
 524 0194 464C     		ldr	r4, .L16+88
 525 0196 4FF47A73 		mov	r3, #1000
 526 019a 0422     		movs	r2, #4
 527 019c 0CA9     		add	r1, sp, #48
 528 019e 2046     		mov	r0, r4
ARM GAS  C:\Users\purdu\AppData\Local\Temp\ccQwcgOa.s 			page 22


 529 01a0 FFF7FEFF 		bl	HAL_UART_Transmit
 530              	.LVL50:
 228:Core/Src/main.c **** 		HAL_UART_Transmit(&huart3, (uint8_t*)&(temp), 4, 1000);
 531              		.loc 1 228 3 view .LVU139
 228:Core/Src/main.c **** 		HAL_UART_Transmit(&huart3, (uint8_t*)&(temp), 4, 1000);
 532              		.loc 1 228 15 is_stmt 0 view .LVU140
 533 01a4 2E4B     		ldr	r3, .L16+8
 534 01a6 9B88     		ldrh	r3, [r3, #4]
 535 01a8 07EE903A 		vmov	s15, r3	@ int
 228:Core/Src/main.c **** 		HAL_UART_Transmit(&huart3, (uint8_t*)&(temp), 4, 1000);
 536              		.loc 1 228 8 view .LVU141
 537 01ac F8EE677A 		vcvt.f32.u32	s15, s15
 538 01b0 CDED0C7A 		vstr.32	s15, [sp, #48]
 229:Core/Src/main.c **** 		temp = C_right.real_value_12bits;
 539              		.loc 1 229 3 is_stmt 1 view .LVU142
 540 01b4 4FF47A73 		mov	r3, #1000
 541 01b8 0422     		movs	r2, #4
 542 01ba 0CA9     		add	r1, sp, #48
 543 01bc 2046     		mov	r0, r4
 544 01be FFF7FEFF 		bl	HAL_UART_Transmit
 545              	.LVL51:
 230:Core/Src/main.c **** 		HAL_UART_Transmit(&huart3, (uint8_t*)&(temp), 4, 1000);
 546              		.loc 1 230 3 view .LVU143
 230:Core/Src/main.c **** 		HAL_UART_Transmit(&huart3, (uint8_t*)&(temp), 4, 1000);
 547              		.loc 1 230 17 is_stmt 0 view .LVU144
 548 01c2 294B     		ldr	r3, .L16+16
 549 01c4 9B88     		ldrh	r3, [r3, #4]
 550 01c6 07EE903A 		vmov	s15, r3	@ int
 230:Core/Src/main.c **** 		HAL_UART_Transmit(&huart3, (uint8_t*)&(temp), 4, 1000);
 551              		.loc 1 230 8 view .LVU145
 552 01ca F8EE677A 		vcvt.f32.u32	s15, s15
 553 01ce CDED0C7A 		vstr.32	s15, [sp, #48]
 231:Core/Src/main.c **** 		temp = V_cap.real_value_12bits;
 554              		.loc 1 231 3 is_stmt 1 view .LVU146
 555 01d2 4FF47A73 		mov	r3, #1000
 556 01d6 0422     		movs	r2, #4
 557 01d8 0CA9     		add	r1, sp, #48
 558 01da 2046     		mov	r0, r4
 559 01dc FFF7FEFF 		bl	HAL_UART_Transmit
 560              	.LVL52:
 232:Core/Src/main.c **** 		HAL_UART_Transmit(&huart3, (uint8_t*)&(temp), 4, 1000);
 561              		.loc 1 232 3 view .LVU147
 232:Core/Src/main.c **** 		HAL_UART_Transmit(&huart3, (uint8_t*)&(temp), 4, 1000);
 562              		.loc 1 232 15 is_stmt 0 view .LVU148
 563 01e0 254B     		ldr	r3, .L16+32
 564 01e2 9B88     		ldrh	r3, [r3, #4]
 565 01e4 07EE903A 		vmov	s15, r3	@ int
 232:Core/Src/main.c **** 		HAL_UART_Transmit(&huart3, (uint8_t*)&(temp), 4, 1000);
 566              		.loc 1 232 8 view .LVU149
 567 01e8 F8EE677A 		vcvt.f32.u32	s15, s15
 568 01ec CDED0C7A 		vstr.32	s15, [sp, #48]
 233:Core/Src/main.c **** 		temp = V_bat.real_value_12bits;
 569              		.loc 1 233 3 is_stmt 1 view .LVU150
 570 01f0 4FF47A73 		mov	r3, #1000
 571 01f4 0422     		movs	r2, #4
 572 01f6 0CA9     		add	r1, sp, #48
 573 01f8 2046     		mov	r0, r4
ARM GAS  C:\Users\purdu\AppData\Local\Temp\ccQwcgOa.s 			page 23


 574 01fa FFF7FEFF 		bl	HAL_UART_Transmit
 575              	.LVL53:
 234:Core/Src/main.c **** 		HAL_UART_Transmit(&huart3, (uint8_t*)&(temp), 4, 1000);
 576              		.loc 1 234 3 view .LVU151
 234:Core/Src/main.c **** 		HAL_UART_Transmit(&huart3, (uint8_t*)&(temp), 4, 1000);
 577              		.loc 1 234 15 is_stmt 0 view .LVU152
 578 01fe 1F4B     		ldr	r3, .L16+36
 579 0200 9B88     		ldrh	r3, [r3, #4]
 580 0202 07EE903A 		vmov	s15, r3	@ int
 234:Core/Src/main.c **** 		HAL_UART_Transmit(&huart3, (uint8_t*)&(temp), 4, 1000);
 581              		.loc 1 234 8 view .LVU153
 582 0206 F8EE677A 		vcvt.f32.u32	s15, s15
 583 020a CDED0C7A 		vstr.32	s15, [sp, #48]
 235:Core/Src/main.c **** 		temp = V_sys.real_value_12bits;
 584              		.loc 1 235 3 is_stmt 1 view .LVU154
 585 020e 4FF47A73 		mov	r3, #1000
 586 0212 0422     		movs	r2, #4
 587 0214 0CA9     		add	r1, sp, #48
 588 0216 2046     		mov	r0, r4
 589 0218 FFF7FEFF 		bl	HAL_UART_Transmit
 590              	.LVL54:
 236:Core/Src/main.c **** 		HAL_UART_Transmit(&huart3, (uint8_t*)&(temp), 4, 1000);
 591              		.loc 1 236 3 view .LVU155
 236:Core/Src/main.c **** 		HAL_UART_Transmit(&huart3, (uint8_t*)&(temp), 4, 1000);
 592              		.loc 1 236 15 is_stmt 0 view .LVU156
 593 021c 184B     		ldr	r3, .L16+40
 594 021e 9B88     		ldrh	r3, [r3, #4]
 595 0220 07EE903A 		vmov	s15, r3	@ int
 236:Core/Src/main.c **** 		HAL_UART_Transmit(&huart3, (uint8_t*)&(temp), 4, 1000);
 596              		.loc 1 236 8 view .LVU157
 597 0224 F8EE677A 		vcvt.f32.u32	s15, s15
 598 0228 CDED0C7A 		vstr.32	s15, [sp, #48]
 237:Core/Src/main.c **** 		HAL_UART_Transmit(&huart3, (uint8_t*)tail, 4, 1000);
 599              		.loc 1 237 3 is_stmt 1 view .LVU158
 600 022c 4FF47A73 		mov	r3, #1000
 601 0230 0422     		movs	r2, #4
 602 0232 0CA9     		add	r1, sp, #48
 603 0234 2046     		mov	r0, r4
 604 0236 FFF7FEFF 		bl	HAL_UART_Transmit
 605              	.LVL55:
 238:Core/Src/main.c **** 	
 606              		.loc 1 238 3 view .LVU159
 607 023a 4FF47A73 		mov	r3, #1000
 608 023e 0422     		movs	r2, #4
 609 0240 0DA9     		add	r1, sp, #52
 610 0242 2046     		mov	r0, r4
 611 0244 FFF7FEFF 		bl	HAL_UART_Transmit
 612              	.LVL56:
 240:Core/Src/main.c **** 	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 50);
 613              		.loc 1 240 2 view .LVU160
 614 0248 114B     		ldr	r3, .L16+56
 615 024a 1B68     		ldr	r3, [r3]
 616 024c 6422     		movs	r2, #100
 617 024e 5A63     		str	r2, [r3, #52]
 241:Core/Src/main.c ****     
 618              		.loc 1 241 2 discriminator 1 view .LVU161
 619 0250 3222     		movs	r2, #50
ARM GAS  C:\Users\purdu\AppData\Local\Temp\ccQwcgOa.s 			page 24


 620 0252 1A64     		str	r2, [r3, #64]
 203:Core/Src/main.c ****   {
 621              		.loc 1 203 9 view .LVU162
 622 0254 96E7     		b	.L14
 623              	.L17:
 624 0256 00BF     		.align	2
 625              	.L16:
 626 0258 00000000 		.word	supercap_ADC1
 627 025c 00000000 		.word	C_left
 628 0260 00000000 		.word	C_sys
 629 0264 04000000 		.word	supercap_ADC3+4
 630 0268 00000000 		.word	C_right
 631 026c 00000000 		.word	supercap_ADC2
 632 0270 00000000 		.word	V_sys_op
 633 0274 00000000 		.word	V_cap_op
 634 0278 00000000 		.word	V_cap
 635 027c 00000000 		.word	V_bat
 636 0280 00000000 		.word	V_sys
 637 0284 00000000 		.word	supercap_ADC4
 638 0288 00000000 		.word	V_1V6
 639 028c 00000000 		.word	ADC4_3
 640 0290 00000000 		.word	htim1
 641 0294 00000000 		.word	htim3
 642 0298 00000000 		.word	htim4
 643 029c 00000000 		.word	htim2
 644 02a0 00000000 		.word	htim5
 645 02a4 00000000 		.word	hfdcan1
 646 02a8 00000000 		.word	Out_loop_PID
 647 02ac 00000000 		.word	In_loop_PID
 648 02b0 00000000 		.word	huart3
 649 02b4 00000000 		.word	hadc1
 650 02b8 00000000 		.word	hadc2
 651 02bc 00000000 		.word	hadc3
 652 02c0 00000000 		.word	hadc4
 653              		.cfi_endproc
 654              	.LFE333:
 656              		.global	In_loop_PID
 657              		.section	.bss.In_loop_PID,"aw",%nobits
 658              		.align	2
 661              	In_loop_PID:
 662 0000 00000000 		.space	18
 662      00000000 
 662      00000000 
 662      00000000 
 662      0000
 663              		.global	Out_loop_PID
 664              		.section	.bss.Out_loop_PID,"aw",%nobits
 665              		.align	2
 668              	Out_loop_PID:
 669 0000 00000000 		.space	18
 669      00000000 
 669      00000000 
 669      00000000 
 669      0000
 670              		.global	ADC4_3
 671              		.section	.bss.ADC4_3,"aw",%nobits
 672              		.align	2
ARM GAS  C:\Users\purdu\AppData\Local\Temp\ccQwcgOa.s 			page 25


 675              	ADC4_3:
 676 0000 00000000 		.space	8
 676      00000000 
 677              		.global	V_1V6
 678              		.section	.bss.V_1V6,"aw",%nobits
 679              		.align	2
 682              	V_1V6:
 683 0000 00000000 		.space	8
 683      00000000 
 684              		.global	V_sys
 685              		.section	.bss.V_sys,"aw",%nobits
 686              		.align	2
 689              	V_sys:
 690 0000 00000000 		.space	8
 690      00000000 
 691              		.global	V_bat
 692              		.section	.bss.V_bat,"aw",%nobits
 693              		.align	2
 696              	V_bat:
 697 0000 00000000 		.space	8
 697      00000000 
 698              		.global	V_cap
 699              		.section	.bss.V_cap,"aw",%nobits
 700              		.align	2
 703              	V_cap:
 704 0000 00000000 		.space	8
 704      00000000 
 705              		.global	V_cap_op
 706              		.section	.bss.V_cap_op,"aw",%nobits
 707              		.align	2
 710              	V_cap_op:
 711 0000 00000000 		.space	8
 711      00000000 
 712              		.global	V_sys_op
 713              		.section	.bss.V_sys_op,"aw",%nobits
 714              		.align	2
 717              	V_sys_op:
 718 0000 00000000 		.space	8
 718      00000000 
 719              		.global	C_right
 720              		.section	.bss.C_right,"aw",%nobits
 721              		.align	2
 724              	C_right:
 725 0000 00000000 		.space	8
 725      00000000 
 726              		.global	C_sys
 727              		.section	.bss.C_sys,"aw",%nobits
 728              		.align	2
 731              	C_sys:
 732 0000 00000000 		.space	8
 732      00000000 
 733              		.global	C_left
 734              		.section	.bss.C_left,"aw",%nobits
 735              		.align	2
 738              	C_left:
 739 0000 00000000 		.space	8
 739      00000000 
ARM GAS  C:\Users\purdu\AppData\Local\Temp\ccQwcgOa.s 			page 26


 740              		.global	supercap_ADC4
 741              		.section	.bss.supercap_ADC4,"aw",%nobits
 742              		.align	2
 745              	supercap_ADC4:
 746 0000 00000000 		.space	4
 747              		.global	supercap_ADC3
 748              		.section	.bss.supercap_ADC3,"aw",%nobits
 749              		.align	2
 752              	supercap_ADC3:
 753 0000 00000000 		.space	6
 753      0000
 754              		.global	supercap_ADC2
 755              		.section	.bss.supercap_ADC2,"aw",%nobits
 756              		.align	2
 759              	supercap_ADC2:
 760 0000 00000000 		.space	6
 760      0000
 761              		.global	supercap_ADC1
 762              		.section	.bss.supercap_ADC1,"aw",%nobits
 763              		.align	2
 766              	supercap_ADC1:
 767 0000 00000000 		.space	4
 768              		.text
 769              	.Letext0:
 770              		.file 4 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/13.2 Rel1/arm-none-eabi/include/ma
 771              		.file 5 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/13.2 Rel1/arm-none-eabi/include/sy
 772              		.file 6 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g473xx.h"
 773              		.file 7 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g4xx.h"
 774              		.file 8 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_def.h"
 775              		.file 9 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_rcc.h"
 776              		.file 10 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_dma.h"
 777              		.file 11 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_adc.h"
 778              		.file 12 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_fdcan.h"
 779              		.file 13 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_tim.h"
 780              		.file 14 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_uart.h"
 781              		.file 15 "Core/Inc/adc.h"
 782              		.file 16 "Core/Inc/fdcan.h"
 783              		.file 17 "Core/Inc/tim.h"
 784              		.file 18 "Core/Inc/usart.h"
 785              		.file 19 "Core/Inc/supercap.h"
 786              		.file 20 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/13.2 Rel1/lib/gcc/arm-none-eabi/1
 787              		.file 21 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/13.2 Rel1/arm-none-eabi/include/s
 788              		.file 22 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/13.2 Rel1/arm-none-eabi/include/s
 789              		.file 23 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/13.2 Rel1/arm-none-eabi/include/s
 790              		.file 24 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/13.2 Rel1/arm-none-eabi/include/s
 791              		.file 25 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_pwr_ex.h"
 792              		.file 26 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_tim_ex.h"
 793              		.file 27 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_adc_ex.h"
 794              		.file 28 "Core/Inc/dma.h"
 795              		.file 29 "Core/Inc/gpio.h"
 796              		.file 30 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal.h"
 797              		.file 31 "<built-in>"
ARM GAS  C:\Users\purdu\AppData\Local\Temp\ccQwcgOa.s 			page 27


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\purdu\AppData\Local\Temp\ccQwcgOa.s:21     .text.fputc:00000000 $t
C:\Users\purdu\AppData\Local\Temp\ccQwcgOa.s:27     .text.fputc:00000000 fputc
C:\Users\purdu\AppData\Local\Temp\ccQwcgOa.s:66     .text.fputc:0000001c $d
C:\Users\purdu\AppData\Local\Temp\ccQwcgOa.s:71     .text.Error_Handler:00000000 $t
C:\Users\purdu\AppData\Local\Temp\ccQwcgOa.s:77     .text.Error_Handler:00000000 Error_Handler
C:\Users\purdu\AppData\Local\Temp\ccQwcgOa.s:109    .text.SystemClock_Config:00000000 $t
C:\Users\purdu\AppData\Local\Temp\ccQwcgOa.s:115    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\purdu\AppData\Local\Temp\ccQwcgOa.s:236    .text.main:00000000 $t
C:\Users\purdu\AppData\Local\Temp\ccQwcgOa.s:242    .text.main:00000000 main
C:\Users\purdu\AppData\Local\Temp\ccQwcgOa.s:626    .text.main:00000258 $d
C:\Users\purdu\AppData\Local\Temp\ccQwcgOa.s:766    .bss.supercap_ADC1:00000000 supercap_ADC1
C:\Users\purdu\AppData\Local\Temp\ccQwcgOa.s:738    .bss.C_left:00000000 C_left
C:\Users\purdu\AppData\Local\Temp\ccQwcgOa.s:731    .bss.C_sys:00000000 C_sys
C:\Users\purdu\AppData\Local\Temp\ccQwcgOa.s:752    .bss.supercap_ADC3:00000000 supercap_ADC3
C:\Users\purdu\AppData\Local\Temp\ccQwcgOa.s:724    .bss.C_right:00000000 C_right
C:\Users\purdu\AppData\Local\Temp\ccQwcgOa.s:759    .bss.supercap_ADC2:00000000 supercap_ADC2
C:\Users\purdu\AppData\Local\Temp\ccQwcgOa.s:717    .bss.V_sys_op:00000000 V_sys_op
C:\Users\purdu\AppData\Local\Temp\ccQwcgOa.s:710    .bss.V_cap_op:00000000 V_cap_op
C:\Users\purdu\AppData\Local\Temp\ccQwcgOa.s:703    .bss.V_cap:00000000 V_cap
C:\Users\purdu\AppData\Local\Temp\ccQwcgOa.s:696    .bss.V_bat:00000000 V_bat
C:\Users\purdu\AppData\Local\Temp\ccQwcgOa.s:689    .bss.V_sys:00000000 V_sys
C:\Users\purdu\AppData\Local\Temp\ccQwcgOa.s:745    .bss.supercap_ADC4:00000000 supercap_ADC4
C:\Users\purdu\AppData\Local\Temp\ccQwcgOa.s:682    .bss.V_1V6:00000000 V_1V6
C:\Users\purdu\AppData\Local\Temp\ccQwcgOa.s:675    .bss.ADC4_3:00000000 ADC4_3
C:\Users\purdu\AppData\Local\Temp\ccQwcgOa.s:668    .bss.Out_loop_PID:00000000 Out_loop_PID
C:\Users\purdu\AppData\Local\Temp\ccQwcgOa.s:661    .bss.In_loop_PID:00000000 In_loop_PID
C:\Users\purdu\AppData\Local\Temp\ccQwcgOa.s:658    .bss.In_loop_PID:00000000 $d
C:\Users\purdu\AppData\Local\Temp\ccQwcgOa.s:665    .bss.Out_loop_PID:00000000 $d
C:\Users\purdu\AppData\Local\Temp\ccQwcgOa.s:672    .bss.ADC4_3:00000000 $d
C:\Users\purdu\AppData\Local\Temp\ccQwcgOa.s:679    .bss.V_1V6:00000000 $d
C:\Users\purdu\AppData\Local\Temp\ccQwcgOa.s:686    .bss.V_sys:00000000 $d
C:\Users\purdu\AppData\Local\Temp\ccQwcgOa.s:693    .bss.V_bat:00000000 $d
C:\Users\purdu\AppData\Local\Temp\ccQwcgOa.s:700    .bss.V_cap:00000000 $d
C:\Users\purdu\AppData\Local\Temp\ccQwcgOa.s:707    .bss.V_cap_op:00000000 $d
C:\Users\purdu\AppData\Local\Temp\ccQwcgOa.s:714    .bss.V_sys_op:00000000 $d
C:\Users\purdu\AppData\Local\Temp\ccQwcgOa.s:721    .bss.C_right:00000000 $d
C:\Users\purdu\AppData\Local\Temp\ccQwcgOa.s:728    .bss.C_sys:00000000 $d
C:\Users\purdu\AppData\Local\Temp\ccQwcgOa.s:735    .bss.C_left:00000000 $d
C:\Users\purdu\AppData\Local\Temp\ccQwcgOa.s:742    .bss.supercap_ADC4:00000000 $d
C:\Users\purdu\AppData\Local\Temp\ccQwcgOa.s:749    .bss.supercap_ADC3:00000000 $d
C:\Users\purdu\AppData\Local\Temp\ccQwcgOa.s:756    .bss.supercap_ADC2:00000000 $d
C:\Users\purdu\AppData\Local\Temp\ccQwcgOa.s:763    .bss.supercap_ADC1:00000000 $d

UNDEFINED SYMBOLS
HAL_UART_Transmit
huart3
memset
HAL_PWREx_ControlVoltageScaling
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
MX_GPIO_Init
MX_DMA_Init
MX_ADC1_Init
MX_ADC2_Init
ARM GAS  C:\Users\purdu\AppData\Local\Temp\ccQwcgOa.s 			page 28


MX_TIM1_Init
MX_USART1_UART_Init
MX_USART2_UART_Init
MX_USART3_UART_Init
MX_TIM3_Init
MX_TIM4_Init
MX_ADC4_Init
MX_FDCAN1_Init
MX_ADC5_Init
MX_ADC3_Init
MX_TIM2_Init
MX_TIM5_Init
HAL_ADCEx_Calibration_Start
HAL_ADC_Start_DMA
HAL_TIM_Base_Start
HAL_TIM_PWM_Start
HAL_TIMEx_PWMN_Start
HAL_TIM_Base_Start_IT
HAL_FDCAN_Start
Supercap_PID_Init
htim1
htim3
htim4
htim2
htim5
hfdcan1
hadc1
hadc2
hadc3
hadc4
