Origin Design
Verilog Netlist File	bench_1.v
Cell Library File	cell_info_large_2.0
Top Module	 bench_1
IO Supply Voltage	3.3V
Core Supply Voltage	2.0V

Cell Name		Nmber	Area	Pin 	Freq. 	Power	Freq. 	Power
			(um*um)	Name	200MHz	(uW)	100MHz	(uW)
					Number		Number
-------------------------------------------------------------------------------------------------------
AND2X1		20	650.0	A	20	256.00 	0	0
				B	20	273.60 	0	0
AND2X2		12	600.0	A	12	223.20 	0	0
				B	12	252.48	0	0
AND4X1          	8	400.0	A	8	105.28	0	0
				B	8	115.20 	0	0
				C	8	128.32	0	0
				D	8	136.00 	0	0
DFFX1		20	2800.0	D	16	256.00	4	32.00
				CK	16	288.00	4	36.00 
				Data	16	256.00	4	32.00
DFFX2		21	3675.0	D	21	449.40	0	0
				CK	19	477.28 	2	25.12
				Data	19	471.20	2	24.80
INVX1		26	429.0	A	26	239.20	0	0
INVX2		7	175.0	A	7	128.24 	0	0
MX2X1		23	1529.5	A	23	378.12	0	0
				B	23	414.00	0	0
				S0	23	492.20	0	0
MX2X2		7	717.5	A	7	190.96 	0	0
				B	7	215.04	0	0
				S0	7	239.40	0	0
NAND2X1	1	25.0	A	1	11.00 	0	0
				B	1	12.12	0	0
NAND2X2	1	37.5	A	1	21.80	0	0
				B	0	0	1	12.10
NAND4X1	4	166.0	A	4	51.20	0	0
				B	4	61.76	0	0
				C	4	68.96	0	0
				D	4	79.68 	0	0
NAND4X2	4	254.0	A	4	96.16	0	0
				B	4	121.60	0	0
				C	4	132.80	0	0
				D	4	161.60	0	0
NOR2X1		17	425.0	A	1	11.12	16	88.96
				B	17	210.80 	0	0
NOR2X2		10	375.0	A	4	82.40	6	61.80
				B	10	234.00	0	0
NOR3X2		1	50.0	A	1	24.60	0	0
				B	0	0	1	14.58 
				C	1	36.60	0	0
OR2X1		1	32.5	A	1	11.92 	0	0
				B	1	12.72	0	0
OR2X2		2	100.0	A	0	0	2	18.20
				B	0	0	2	19.12
OR4X1		1	50.0	A	1	13.40	0	0
				B	1	14.60	0	0
				C	1	16.80	0	0
				D	1	18.68	0	0
OR4X2		1	76.5	A	1	23.12	0	0
				B	1	25.12	0	0
				C	1	26.64	0	0
				D	1	29.04	0	0
XNOR2X1	3	199.5	A	0	0	3	33.90
				B	3	86.64	0	0
XNOR2X2	3	277.5	A	1	38.80  	2	38.80 
				B	2	113.60	1	28.40
XOR2X1		6	399.0	A	2	41.20  	4	41.20
				B	6	155.28	0	0
XOR2X2		2	165.0	A	1	37.20	1	18.60
				B	2	110.00	0	0
-------------------------------------------------------------------------------------------------------

CORE
POWER			8.70 mW
CURRENT		4.35 mA	
 P/G PAD		2	800.00

IO
IN_PAD		5	2000.00		1	3760.00	4	7520.00
OUT_PAD		2	800.00		0	0	2	24800.0
POWER			36.08mW
CURRENT		18.04mA
P/G PAD		2	800.00

Total		212	18008.5 (um*um)


Partitioned Design
Verilog File		bench_1_mod_split_power.v
Top Module	bench_1_top
Layer Number	3

LAYER 1
Verilog File		bench_1_mod_split_power_1.v

Cell Name		Nmber	Area	Pin 	Freq. 	Power	Freq. 	Power
				Name	200MHz	(uW)	100MHz	(uW)
					Number		Number
--------------------------------------------------------------------------------------------------------
AND2X2		5	250.0	A	5	93.00  	0	0
				B	5	105.20	0	0
DFFX1		2	280.0	D	0	0	2	16.00
				CK	0	0	2	18.00
				Data	0	0	2	16.00
DFFX2		6	1050.0	D	6	128.40	0	0
				CK	6	150.72 	0	0
				Data	6	148.80	0	0
INVX1		6	99.0	A	6	55.20 	0	0
MX2X1		5	332.5	A	5	82.20 	0	0
				B	5	90.00 	0	0
				S0	5	107.00 	0	0
MX2X2		1	102.5	A	1	27.28	0	0
				B	1	30.72 	0	0
				S0	1	34.20 	0	0
NAND4X2	1	63.5	A	1	24.04  	0	0
				B	1	30.40	0	0
				C	1	33.20	0	0
				D	1	40.40 	0	0
NOR2X1		2	50.0	A	0	0	2	11.12
				B	2	24.80 	0	0
OR2X2		1	50.0	A	0	0	1	9.10
				B	0	0	1	9.56
XNOR2X1	1	66.5	A	0	0	1	11.30
				B	1	28.88 	0	0
XOR2X1		2	133.0	A	0	0	2	20.60
				B	2	51.76	0	0
XOR2X2		1	82.5	A	0	0	1	18.60
				B	1	55.00 	0	0
-------------------------------------------------------------------------------------------------------

TSV_LAND	14	0.0

CORE
POWER_PAD	2	800.00
POWER			1.47mW
CURRENT		0.74mA
PG_TSV_LAND	2	0.0

IO
IN_PAD		5	2000.00		1	5660.00	4	11320.00
OUT_PAD		2	800.00		0	0	2	39600.0
P/G PAD	2	800.00

Total		60	6959.5 (um*um)


LAYER 2
Verilog File		bench_1_mod_split_power_2.v
Power Density Limit	100 W/(cm*cm)

Cell Name		Nmber	Area	Pin 	Freq. 	Power	Freq. 	Power
				Name	200MHz	(uW)	100MHz	(uW)
					Number		Number
--------------------------------------------------------------------------------------------------------
AND2X1		9	292.5	A	9	115.20	0	0
				B	9	123.12	0	0
AND2X2		5	250.0	A	5	93.00	0	0
				B	5	105.20 	0	0
DFFX1		5	700.0	D	5	80.00	0	0
				CK	5	90.00 	0	0
				Data	5	80.00	0	0
DFFX2		10	1750.0	D	10	214.00 	0	0
				CK	10	251.20	0	0
				Data	10	248.00	0	0
INVX1		10	165.0	A	10	92.00	0	0
INVX2		 4	100.0	A	4	73.28	0	0
MX2X1		10	665.0	A	10	164.40	0	0
				B	10	180.00	0	0
				S0	10	214.00	0	0
MX2X2		3	307.5	A	3	81.84	0	0
				B	3	92.16	0	0
				S0	3	102.60	0	0
NAND2X2	1	37.5	A	1	21.80	0	0
				B	0	0	1	12.10
NAND4X1	1	41.5	A	1	12.80 	0	0
				B	1	15.44	0	0
				C	1	17.24 	0	0
				D	1	19.92	0	0
NAND4X2	3	190.5	A	3	72.12	0	0
				B	3	91.20	0	0
				C	3	99.60	0	0
				D	3	121.20	0	0
NOR2X1		7	175.0	A	0	0	7	38.92
				B	7	86.80 	0	0
NOR2X2		3	112.5	A	0	0	3	30.90
				B	3	70.20	0	0
NOR3X2		1	50.0	A	1	24.60	0	0
				B	0	0	1	14.58
				C	1	36.60	0	0
OR4X2		1	76.5	A	1	23.12	0	0
				B	1	25.12 	0	0
				C	1	26.64	0	0
				D	1	29.04 	0	0
XNOR2X1	2	133.0	A	0	0	2	22.60
				B	2	57.76	0	0
XNOR2X2	3	277.5	A	1	38.80	2	38.80
				B	2	113.60 	1	28.40
XOR2X1		2	133.0	A	1	20.60	1	10.30
				B	2	51.76 	0	0
-------------------------------------------------------------------------------------------------------

TSV_CELL	14	1400.0
TSV_LAND	15	0.0

POWER			3.67 mW
CURRENT		1.84 mA
PG_TSV_CELL	2	200.0
PG_TSV_LAND	2	0.0

PASS_THROUGH
PG_TSV_CELL	2	200.0
PG_TSV_LAND	2	0.0

Power Dnesity		50.6 W/(cm*cm)  

Total		117	7257.0 (um*um)


LAYER 3
Verilog File		bench_1_mod_split_power_3.v

Cell Name	Nmber	Area	Pin 	Freq. 	Power	Freq. 	Power
				Name	200MHz	(uW)	100MHz	(uW)
					Number		Number
-------------------------------------------------------------------------------------------------------
AND2X1		11	357.5	A	11	140.80 	0	0
				B	11	150.48	0	0
AND2X2		2	100.0	A	2	37.20	0	0
				B	2	42.08 	0	0
AND4X1		8	400.0	A	8	105.28	0	0
				B	8	115.20	0	0
				C	8	128.32	0	0
				D	8	136.00	0	0
DFFX1		13	1820.0	D	11	176.00 	2	16.00
				CK	11	198.00 	2	18.00	
				Data	11	176.00 	2	16.00	
DFFX2		 5	875.0	D	5	107.00	0	0
				CK	3	75.36	2	25.12
				Data	3	74.40	2	24.80
INVX1		10	165.0	A	10	92.00 	0	0
INVX2		3	75.0	A	3	54.96	0	0
MX2X1		8	532.0	A	8	131.52	0	0
				B	8	144.00	0	0
				S0	8	171.20	0	0		
MX2X2		3	307.5	A	3	81.84	0	0
				B	3	92.16 	0	0
				S0	3	102.60	0	0
NAND2X1	1	25.0	A	1	11.00	0	0
				B	1	12.12	0	0
NAND4X1	3	124.5	A	3	38.40 	0	0
				B	3	46.32	0	0
				C	3	51.72	0	0
				D	3	59.76	0	0
NOR2X1		8	200.0	A	1	11.12	7	38.92 
				B	8	99.20 	0	0
NOR2X2		7	262.5	A	4	82.40	3	30.90
				B	7	163.80	0	0
OR2X1		1	32.5	A	1	11.92 	0	0
				B	1	12.72 	0	0
OR2X2		1	50.0	A	0	0	1	9.10
				B	0	0	1	9.56
OR4X1		1	50.0	A	1	13.40	0	0
				B	1	14.60	0	0
				C	1	16.80 	0	0
				D	1	18.68	0	0
XOR2X1		2	133.0	A	1	20.60	1	10.30
				B	2	51.76 	0	0
XOR2X2		1	82.5	A	1	37.20	0	0
				B	1	55.00	0	0
-------------------------------------------------------------------------------------------------------

TSV_CELL	15	1500.0

POWER			5.56 mW
CURRENT		2.22 mA
PG_TSV_CELL	2	200.0
	

Total		105	7292.00 (um*um)

Design Summary (After Partition)
---------------------------------------------------
POWER_INFO
CORE
POWER			13.58 mW
CURRENT		5.43 mA
POWER_PAD	2	800.00
IO
POWER			56.58mW
CURRENT		17.15mA
POWER_PAD	2	800.00

TSV_INFO
SIGNAL
TSV_CELL	29	2900.0
TSV_LAND	29	0.0
POWER
TSV_CELL	6	600.0
TSV_LAND	6	0.0

Total Area (3 Layers)	21508.5
