/*
 * Instance header file for PIC32CM5164JH01100
 *
 * Copyright (c) 2025 Microchip Technology Inc. and its subsidiaries.
 *
 * SPDX-License-Identifier: Apache-2.0
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *   http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 *
 */

/* file generated from device description file (ATDF) version 2025-02-18T10:55:45Z */
#ifndef _PIC32CMJH01_ADC0_INSTANCE_
#define _PIC32CMJH01_ADC0_INSTANCE_


/* ========== Instance Parameter definitions for ADC0 peripheral ========== */
#define ADC0_DMAC_ID_RESRDY                      (42)       /* Index of DMA RESRDY trigger */
#define ADC0_EXTCHANNEL_MSB                      (11)       /* Number of external channels */
#define ADC0_GCLK_ID                             (36)       /* Index of Generic Clock */
#define ADC0_INSTANCE_ID                         (81)       /* Instance index for ADC0 */
#define ADC0_INT_CH30                            (0)        /* Select OPAMP or CTAT on Channel 30 */
#define ADC0_LOAD_CALIB                          (1)        /* CALIB register to be loaded from NVM */
#define ADC0_MASTER_SLAVE_MODE                   (1)        /* ADC Master/Slave Mode */

#endif /* _PIC32CMJH01_ADC0_INSTANCE_ */
