// Seed: 845155521
module module_0 (
    input  tri  id_0,
    output tri0 id_1,
    output tri  id_2,
    input  wand id_3,
    input  tri  id_4,
    input  tri0 id_5,
    output tri1 id_6
);
  assign id_2 = id_5;
endmodule
module module_1 (
    input uwire id_0,
    output uwire id_1,
    input wire id_2,
    input supply1 id_3,
    output supply1 id_4,
    input tri id_5,
    output tri id_6,
    input tri0 id_7,
    output tri1 id_8,
    input tri0 id_9,
    output tri0 id_10
);
  wire id_12 = id_12;
  id_13(
      .id_0(id_2), .id_1(1'b0), .id_2(1), .id_3(id_3(1 - 1)), .id_4(1'h0), .id_5(id_3)
  ); module_0(
      id_0, id_10, id_8, id_5, id_2, id_9, id_10
  );
endmodule
