/************************************************************************************************/
/*                                                                                              */
/*  Copyright 2010  Broadcom Corporation                                                        */
/*                                                                                              */
/*     Unless you and Broadcom execute a separate written software license agreement governing  */
/*     use of this software, this software is licensed to you under the terms of the GNU        */
/*     General Public License version 2 (the GPL), available at                                 */
/*                                                                                              */
/*          http://www.broadcom.com/licenses/GPLv2.php                                          */
/*                                                                                              */
/*     with the following added to such license:                                                */
/*                                                                                              */
/*     As a special exception, the copyright holders of this software give you permission to    */
/*     link this software with independent modules, and to copy and distribute the resulting    */
/*     executable under terms of your choice, provided that you also meet, for each linked      */
/*     independent module, the terms and conditions of the license of that module.              */
/*     An independent module is a module which is not derived from this software.  The special  */
/*     exception does not apply to any modifications of the software.                           */
/*                                                                                              */
/*     Notwithstanding the above, under no circumstances may you combine this software in any   */
/*     way with any other Broadcom software provided under a license other than the GPL,        */
/*     without Broadcom's express prior written consent.                                        */
/*                                                                                              */
/************************************************************************************************/

#ifndef __BRCM_RDB_DMAC_H__
#define __BRCM_RDB_DMAC_H__

#define DMAC_INTSTAT_OFFSET                                               0x00000000
#define DMAC_INTSTAT_TYPE                                                 UInt32
#define DMAC_INTSTAT_RESERVED_MASK                                        0xFFFFF000
#define    DMAC_INTSTAT_INTSTATUS_SHIFT                                   0
#define    DMAC_INTSTAT_INTSTATUS_MASK                                    0x00000FFF

#define DMAC_INTTCSTAT_OFFSET                                             0x00000004
#define DMAC_INTTCSTAT_TYPE                                               UInt32
#define DMAC_INTTCSTAT_RESERVED_MASK                                      0xFFFFF000
#define    DMAC_INTTCSTAT_INTTCSTATUS_SHIFT                               0
#define    DMAC_INTTCSTAT_INTTCSTATUS_MASK                                0x00000FFF

#define DMAC_INTTCCLEAR_OFFSET                                            0x00000008
#define DMAC_INTTCCLEAR_TYPE                                              UInt32
#define DMAC_INTTCCLEAR_RESERVED_MASK                                     0xFFFFF000
#define    DMAC_INTTCCLEAR_INTCCLEAR_SHIFT                                0
#define    DMAC_INTTCCLEAR_INTCCLEAR_MASK                                 0x00000FFF

#define DMAC_INTERRSTAT_OFFSET                                            0x0000000C
#define DMAC_INTERRSTAT_TYPE                                              UInt32
#define DMAC_INTERRSTAT_RESERVED_MASK                                     0xFFFFF000
#define    DMAC_INTERRSTAT_INTERRORSTATUS_SHIFT                           0
#define    DMAC_INTERRSTAT_INTERRORSTATUS_MASK                            0x00000FFF

#define DMAC_INTERRCLR_OFFSET                                             0x00000010
#define DMAC_INTERRCLR_TYPE                                               UInt32
#define DMAC_INTERRCLR_RESERVED_MASK                                      0xFFFFF000
#define    DMAC_INTERRCLR_INTERRCLR_SHIFT                                 0
#define    DMAC_INTERRCLR_INTERRCLR_MASK                                  0x00000FFF

#define DMAC_RAWINTTCSTAT_OFFSET                                          0x00000014
#define DMAC_RAWINTTCSTAT_TYPE                                            UInt32
#define DMAC_RAWINTTCSTAT_RESERVED_MASK                                   0xFFFFF000
#define    DMAC_RAWINTTCSTAT_RAWINTTCSTATUS_SHIFT                         0
#define    DMAC_RAWINTTCSTAT_RAWINTTCSTATUS_MASK                          0x00000FFF

#define DMAC_RAWINTERRSTAT_OFFSET                                         0x00000018
#define DMAC_RAWINTERRSTAT_TYPE                                           UInt32
#define DMAC_RAWINTERRSTAT_RESERVED_MASK                                  0xFFFFF000
#define    DMAC_RAWINTERRSTAT_RAWINTTCSTATUS_SHIFT                        0
#define    DMAC_RAWINTERRSTAT_RAWINTTCSTATUS_MASK                         0x00000FFF

#define DMAC_ENBLDCHNS_OFFSET                                             0x0000001C
#define DMAC_ENBLDCHNS_TYPE                                               UInt32
#define DMAC_ENBLDCHNS_RESERVED_MASK                                      0xFFFFF000
#define    DMAC_ENBLDCHNS_ENABLEDCHANNEL_SHIFT                            0
#define    DMAC_ENBLDCHNS_ENABLEDCHANNEL_MASK                             0x00000FFF

#define DMAC_SOFTBREQ_OFFSET                                              0x00000020
#define DMAC_SOFTBREQ_TYPE                                                UInt32
#define DMAC_SOFTBREQ_RESERVED_MASK                                       0x00000000
#define    DMAC_SOFTBREQ_SOFTBREQ_SHIFT                                   0
#define    DMAC_SOFTBREQ_SOFTBREQ_MASK                                    0xFFFFFFFF

#define DMAC_SOFTSREQ_OFFSET                                              0x00000024
#define DMAC_SOFTSREQ_TYPE                                                UInt32
#define DMAC_SOFTSREQ_RESERVED_MASK                                       0x00000000
#define    DMAC_SOFTSREQ_SOFTSREQ_SHIFT                                   0
#define    DMAC_SOFTSREQ_SOFTSREQ_MASK                                    0xFFFFFFFF

#define DMAC_SOFTLBREQ_OFFSET                                             0x00000028
#define DMAC_SOFTLBREQ_TYPE                                               UInt32
#define DMAC_SOFTLBREQ_RESERVED_MASK                                      0x00000000
#define    DMAC_SOFTLBREQ_SOFTLREQ_SHIFT                                  0
#define    DMAC_SOFTLBREQ_SOFTLREQ_MASK                                   0xFFFFFFFF

#define DMAC_SOFTLSREQ_OFFSET                                             0x0000002C
#define DMAC_SOFTLSREQ_TYPE                                               UInt32
#define DMAC_SOFTLSREQ_RESERVED_MASK                                      0x00000000
#define    DMAC_SOFTLSREQ_SOFTLSREQ_SHIFT                                 0
#define    DMAC_SOFTLSREQ_SOFTLSREQ_MASK                                  0xFFFFFFFF

#define DMAC_CONFIG_OFFSET                                                0x00000030
#define DMAC_CONFIG_TYPE                                                  UInt32
#define DMAC_CONFIG_RESERVED_MASK                                         0xFFFFFFF8
#define    DMAC_CONFIG_M2_SHIFT                                           2
#define    DMAC_CONFIG_M2_MASK                                            0x00000004
#define    DMAC_CONFIG_M1_SHIFT                                           1
#define    DMAC_CONFIG_M1_MASK                                            0x00000002
#define    DMAC_CONFIG_E_SHIFT                                            0
#define    DMAC_CONFIG_E_MASK                                             0x00000001

#define DMAC_SYNC_OFFSET                                                  0x00000034
#define DMAC_SYNC_TYPE                                                    UInt32
#define DMAC_SYNC_RESERVED_MASK                                           0x00000000
#define    DMAC_SYNC_DMACSYNC_SHIFT                                       0
#define    DMAC_SYNC_DMACSYNC_MASK                                        0xFFFFFFFF

#define DMAC_CH0SRCADDR_OFFSET                                            0x00000100
#define DMAC_CH0SRCADDR_TYPE                                              UInt32
#define DMAC_CH0SRCADDR_RESERVED_MASK                                     0x00000000
#define    DMAC_CH0SRCADDR_SRCADDR_SHIFT                                  0
#define    DMAC_CH0SRCADDR_SRCADDR_MASK                                   0xFFFFFFFF

#define DMAC_CH0DESTADDR_OFFSET                                           0x00000104
#define DMAC_CH0DESTADDR_TYPE                                             UInt32
#define DMAC_CH0DESTADDR_RESERVED_MASK                                    0x00000000
#define    DMAC_CH0DESTADDR_DESTADDR_SHIFT                                0
#define    DMAC_CH0DESTADDR_DESTADDR_MASK                                 0xFFFFFFFF

#define DMAC_CH0LLI_OFFSET                                                0x00000108
#define DMAC_CH0LLI_TYPE                                                  UInt32
#define DMAC_CH0LLI_RESERVED_MASK                                         0x00000002
#define    DMAC_CH0LLI_LLI_SHIFT                                          2
#define    DMAC_CH0LLI_LLI_MASK                                           0xFFFFFFFC
#define    DMAC_CH0LLI_LM_SHIFT                                           0
#define    DMAC_CH0LLI_LM_MASK                                            0x00000001

#define DMAC_CH0CONTROL_OFFSET                                            0x0000010C
#define DMAC_CH0CONTROL_TYPE                                              UInt32
#define DMAC_CH0CONTROL_RESERVED_MASK                                     0x00000000
#define    DMAC_CH0CONTROL_I_SHIFT                                        31
#define    DMAC_CH0CONTROL_I_MASK                                         0x80000000
#define    DMAC_CH0CONTROL_CACHEABLE_SHIFT                                30
#define    DMAC_CH0CONTROL_CACHEABLE_MASK                                 0x40000000
#define    DMAC_CH0CONTROL_BUFFERABLE_SHIFT                               29
#define    DMAC_CH0CONTROL_BUFFERABLE_MASK                                0x20000000
#define    DMAC_CH0CONTROL_MODE_SHIFT                                     28
#define    DMAC_CH0CONTROL_MODE_MASK                                      0x10000000
#define    DMAC_CH0CONTROL_DI_SHIFT                                       27
#define    DMAC_CH0CONTROL_DI_MASK                                        0x08000000
#define    DMAC_CH0CONTROL_SI_SHIFT                                       26
#define    DMAC_CH0CONTROL_SI_MASK                                        0x04000000
#define    DMAC_CH0CONTROL_D_SHIFT                                        25
#define    DMAC_CH0CONTROL_D_MASK                                         0x02000000
#define    DMAC_CH0CONTROL_S_SHIFT                                        24
#define    DMAC_CH0CONTROL_S_MASK                                         0x01000000
#define    DMAC_CH0CONTROL_DWIDTH_SHIFT                                   21
#define    DMAC_CH0CONTROL_DWIDTH_MASK                                    0x00E00000
#define       DMAC_CH0CONTROL_DWIDTH_CMD_SDWIDTH8BIT                      0x00000000
#define       DMAC_CH0CONTROL_DWIDTH_CMD_SDWIDTH16BIT                     0x00000001
#define       DMAC_CH0CONTROL_DWIDTH_CMD_SDWIDTH32BIT                     0x00000002
#define    DMAC_CH0CONTROL_SWIDTH_SHIFT                                   18
#define    DMAC_CH0CONTROL_SWIDTH_MASK                                    0x001C0000
#define       DMAC_CH0CONTROL_SWIDTH_CMD_SDWIDTH8BIT                      0x00000000
#define       DMAC_CH0CONTROL_SWIDTH_CMD_SDWIDTH16BIT                     0x00000001
#define       DMAC_CH0CONTROL_SWIDTH_CMD_SDWIDTH32BIT                     0x00000002
#define    DMAC_CH0CONTROL_DBSIZE_SHIFT                                   15
#define    DMAC_CH0CONTROL_DBSIZE_MASK                                    0x00038000
#define       DMAC_CH0CONTROL_DBSIZE_CMD_SDBSIZE1                         0x00000000
#define       DMAC_CH0CONTROL_DBSIZE_CMD_SDBSIZE4                         0x00000001
#define       DMAC_CH0CONTROL_DBSIZE_CMD_SDBSIZE8                         0x00000002
#define       DMAC_CH0CONTROL_DBSIZE_CMD_SDBSIZE16                        0x00000003
#define       DMAC_CH0CONTROL_DBSIZE_CMD_SDBSIZE32                        0x00000004
#define       DMAC_CH0CONTROL_DBSIZE_CMD_SDBSIZE64                        0x00000005
#define       DMAC_CH0CONTROL_DBSIZE_CMD_SDBSIZE128                       0x00000006
#define       DMAC_CH0CONTROL_DBSIZE_CMD_SDBSIZE256                       0x00000007
#define    DMAC_CH0CONTROL_SBSIZE_SHIFT                                   12
#define    DMAC_CH0CONTROL_SBSIZE_MASK                                    0x00007000
#define       DMAC_CH0CONTROL_SBSIZE_CMD_SDBSIZE1                         0x00000000
#define       DMAC_CH0CONTROL_SBSIZE_CMD_SDBSIZE4                         0x00000001
#define       DMAC_CH0CONTROL_SBSIZE_CMD_SDBSIZE8                         0x00000002
#define       DMAC_CH0CONTROL_SBSIZE_CMD_SDBSIZE16                        0x00000003
#define       DMAC_CH0CONTROL_SBSIZE_CMD_SDBSIZE32                        0x00000004
#define       DMAC_CH0CONTROL_SBSIZE_CMD_SDBSIZE64                        0x00000005
#define       DMAC_CH0CONTROL_SBSIZE_CMD_SDBSIZE128                       0x00000006
#define       DMAC_CH0CONTROL_SBSIZE_CMD_SDBSIZE256                       0x00000007
#define    DMAC_CH0CONTROL_TRANSFERSIZE_SHIFT                             0
#define    DMAC_CH0CONTROL_TRANSFERSIZE_MASK                              0x00000FFF

#define DMAC_CH0CONFIG_OFFSET                                             0x00000110
#define DMAC_CH0CONFIG_TYPE                                               UInt32
#define DMAC_CH0CONFIG_RESERVED_MASK                                      0xFFF80000
#define    DMAC_CH0CONFIG_H_SHIFT                                         18
#define    DMAC_CH0CONFIG_H_MASK                                          0x00040000
#define    DMAC_CH0CONFIG_A_SHIFT                                         17
#define    DMAC_CH0CONFIG_A_MASK                                          0x00020000
#define    DMAC_CH0CONFIG_L_SHIFT                                         16
#define    DMAC_CH0CONFIG_L_MASK                                          0x00010000
#define    DMAC_CH0CONFIG_ITC_SHIFT                                       15
#define    DMAC_CH0CONFIG_ITC_MASK                                        0x00008000
#define    DMAC_CH0CONFIG_IE_SHIFT                                        14
#define    DMAC_CH0CONFIG_IE_MASK                                         0x00004000
#define    DMAC_CH0CONFIG_FLOWCTRL_SHIFT                                  11
#define    DMAC_CH0CONFIG_FLOWCTRL_MASK                                   0x00003800
#define       DMAC_CH0CONFIG_FLOWCTRL_CMD_MEM2MEM_DMA                     0x00000000
#define       DMAC_CH0CONFIG_FLOWCTRL_CMD_MEM2PERIPH_DMA                  0x00000001
#define       DMAC_CH0CONFIG_FLOWCTRL_CMD_PERIPH2MEM_DMA                  0x00000002
#define       DMAC_CH0CONFIG_FLOWCTRL_CMD_PERIPH2PERIPH_DMA               0x00000003
#define       DMAC_CH0CONFIG_FLOWCTRL_CMD_PERIPH2PERIPH_DST               0x00000004
#define       DMAC_CH0CONFIG_FLOWCTRL_CMD_MEM2PERIPH_PERIPH               0x00000005
#define       DMAC_CH0CONFIG_FLOWCTRL_CMD_PERIPH2MEM_PERIPH               0x00000006
#define       DMAC_CH0CONFIG_FLOWCTRL_CMD_PERIPH2PERIPH_SRC               0x00000007
#define    DMAC_CH0CONFIG_DESTPERIPH_SHIFT                                6
#define    DMAC_CH0CONFIG_DESTPERIPH_MASK                                 0x000007C0
#define    DMAC_CH0CONFIG_SRCPERIPH_SHIFT                                 1
#define    DMAC_CH0CONFIG_SRCPERIPH_MASK                                  0x0000003E
#define    DMAC_CH0CONFIG_E_SHIFT                                         0
#define    DMAC_CH0CONFIG_E_MASK                                          0x00000001

#define DMAC_CH1SRCADDR_OFFSET                                            0x00000120
#define DMAC_CH1SRCADDR_TYPE                                              UInt32
#define DMAC_CH1SRCADDR_RESERVED_MASK                                     0x00000000
#define    DMAC_CH1SRCADDR_SRCADDR_SHIFT                                  0
#define    DMAC_CH1SRCADDR_SRCADDR_MASK                                   0xFFFFFFFF

#define DMAC_CH1DESTADDR_OFFSET                                           0x00000124
#define DMAC_CH1DESTADDR_TYPE                                             UInt32
#define DMAC_CH1DESTADDR_RESERVED_MASK                                    0x00000000
#define    DMAC_CH1DESTADDR_DESTADDR_SHIFT                                0
#define    DMAC_CH1DESTADDR_DESTADDR_MASK                                 0xFFFFFFFF

#define DMAC_CH1LLI_OFFSET                                                0x00000128
#define DMAC_CH1LLI_TYPE                                                  UInt32
#define DMAC_CH1LLI_RESERVED_MASK                                         0x00000002
#define    DMAC_CH1LLI_LLI_SHIFT                                          2
#define    DMAC_CH1LLI_LLI_MASK                                           0xFFFFFFFC
#define    DMAC_CH1LLI_LM_SHIFT                                           0
#define    DMAC_CH1LLI_LM_MASK                                            0x00000001

#define DMAC_CH1CONTROL_OFFSET                                            0x0000012C
#define DMAC_CH1CONTROL_TYPE                                              UInt32
#define DMAC_CH1CONTROL_RESERVED_MASK                                     0x00000000
#define    DMAC_CH1CONTROL_I_SHIFT                                        31
#define    DMAC_CH1CONTROL_I_MASK                                         0x80000000
#define    DMAC_CH1CONTROL_CACHEABLE_SHIFT                                30
#define    DMAC_CH1CONTROL_CACHEABLE_MASK                                 0x40000000
#define    DMAC_CH1CONTROL_BUFFERABLE_SHIFT                               29
#define    DMAC_CH1CONTROL_BUFFERABLE_MASK                                0x20000000
#define    DMAC_CH1CONTROL_MODE_SHIFT                                     28
#define    DMAC_CH1CONTROL_MODE_MASK                                      0x10000000
#define    DMAC_CH1CONTROL_DI_SHIFT                                       27
#define    DMAC_CH1CONTROL_DI_MASK                                        0x08000000
#define    DMAC_CH1CONTROL_SI_SHIFT                                       26
#define    DMAC_CH1CONTROL_SI_MASK                                        0x04000000
#define    DMAC_CH1CONTROL_D_SHIFT                                        25
#define    DMAC_CH1CONTROL_D_MASK                                         0x02000000
#define    DMAC_CH1CONTROL_S_SHIFT                                        24
#define    DMAC_CH1CONTROL_S_MASK                                         0x01000000
#define    DMAC_CH1CONTROL_DWIDTH_SHIFT                                   21
#define    DMAC_CH1CONTROL_DWIDTH_MASK                                    0x00E00000
#define       DMAC_CH1CONTROL_DWIDTH_CMD_SDWIDTH8BIT                      0x00000000
#define       DMAC_CH1CONTROL_DWIDTH_CMD_SDWIDTH16BIT                     0x00000001
#define       DMAC_CH1CONTROL_DWIDTH_CMD_SDWIDTH32BIT                     0x00000002
#define    DMAC_CH1CONTROL_SWIDTH_SHIFT                                   18
#define    DMAC_CH1CONTROL_SWIDTH_MASK                                    0x001C0000
#define       DMAC_CH1CONTROL_SWIDTH_CMD_SDWIDTH8BIT                      0x00000000
#define       DMAC_CH1CONTROL_SWIDTH_CMD_SDWIDTH16BIT                     0x00000001
#define       DMAC_CH1CONTROL_SWIDTH_CMD_SDWIDTH32BIT                     0x00000002
#define    DMAC_CH1CONTROL_DBSIZE_SHIFT                                   15
#define    DMAC_CH1CONTROL_DBSIZE_MASK                                    0x00038000
#define       DMAC_CH1CONTROL_DBSIZE_CMD_SDBSIZE1                         0x00000000
#define       DMAC_CH1CONTROL_DBSIZE_CMD_SDBSIZE4                         0x00000001
#define       DMAC_CH1CONTROL_DBSIZE_CMD_SDBSIZE8                         0x00000002
#define       DMAC_CH1CONTROL_DBSIZE_CMD_SDBSIZE16                        0x00000003
#define       DMAC_CH1CONTROL_DBSIZE_CMD_SDBSIZE32                        0x00000004
#define       DMAC_CH1CONTROL_DBSIZE_CMD_SDBSIZE64                        0x00000005
#define       DMAC_CH1CONTROL_DBSIZE_CMD_SDBSIZE128                       0x00000006
#define       DMAC_CH1CONTROL_DBSIZE_CMD_SDBSIZE256                       0x00000007
#define    DMAC_CH1CONTROL_SBSIZE_SHIFT                                   12
#define    DMAC_CH1CONTROL_SBSIZE_MASK                                    0x00007000
#define       DMAC_CH1CONTROL_SBSIZE_CMD_SDBSIZE1                         0x00000000
#define       DMAC_CH1CONTROL_SBSIZE_CMD_SDBSIZE4                         0x00000001
#define       DMAC_CH1CONTROL_SBSIZE_CMD_SDBSIZE8                         0x00000002
#define       DMAC_CH1CONTROL_SBSIZE_CMD_SDBSIZE16                        0x00000003
#define       DMAC_CH1CONTROL_SBSIZE_CMD_SDBSIZE32                        0x00000004
#define       DMAC_CH1CONTROL_SBSIZE_CMD_SDBSIZE64                        0x00000005
#define       DMAC_CH1CONTROL_SBSIZE_CMD_SDBSIZE128                       0x00000006
#define       DMAC_CH1CONTROL_SBSIZE_CMD_SDBSIZE256                       0x00000007
#define    DMAC_CH1CONTROL_TRANSFERSIZE_SHIFT                             0
#define    DMAC_CH1CONTROL_TRANSFERSIZE_MASK                              0x00000FFF

#define DMAC_CH1CONFIG_OFFSET                                             0x00000130
#define DMAC_CH1CONFIG_TYPE                                               UInt32
#define DMAC_CH1CONFIG_RESERVED_MASK                                      0xFFF80000
#define    DMAC_CH1CONFIG_H_SHIFT                                         18
#define    DMAC_CH1CONFIG_H_MASK                                          0x00040000
#define    DMAC_CH1CONFIG_A_SHIFT                                         17
#define    DMAC_CH1CONFIG_A_MASK                                          0x00020000
#define    DMAC_CH1CONFIG_L_SHIFT                                         16
#define    DMAC_CH1CONFIG_L_MASK                                          0x00010000
#define    DMAC_CH1CONFIG_ITC_SHIFT                                       15
#define    DMAC_CH1CONFIG_ITC_MASK                                        0x00008000
#define    DMAC_CH1CONFIG_IE_SHIFT                                        14
#define    DMAC_CH1CONFIG_IE_MASK                                         0x00004000
#define    DMAC_CH1CONFIG_FLOWCTRL_SHIFT                                  11
#define    DMAC_CH1CONFIG_FLOWCTRL_MASK                                   0x00003800
#define       DMAC_CH1CONFIG_FLOWCTRL_CMD_MEM2MEM_DMA                     0x00000000
#define       DMAC_CH1CONFIG_FLOWCTRL_CMD_MEM2PERIPH_DMA                  0x00000001
#define       DMAC_CH1CONFIG_FLOWCTRL_CMD_PERIPH2MEM_DMA                  0x00000002
#define       DMAC_CH1CONFIG_FLOWCTRL_CMD_PERIPH2PERIPH_DMA               0x00000003
#define       DMAC_CH1CONFIG_FLOWCTRL_CMD_PERIPH2PERIPH_DST               0x00000004
#define       DMAC_CH1CONFIG_FLOWCTRL_CMD_MEM2PERIPH_PERIPH               0x00000005
#define       DMAC_CH1CONFIG_FLOWCTRL_CMD_PERIPH2MEM_PERIPH               0x00000006
#define       DMAC_CH1CONFIG_FLOWCTRL_CMD_PERIPH2PERIPH_SRC               0x00000007
#define    DMAC_CH1CONFIG_DESTPERIPH_SHIFT                                6
#define    DMAC_CH1CONFIG_DESTPERIPH_MASK                                 0x000007C0
#define    DMAC_CH1CONFIG_SRCPERIPH_SHIFT                                 1
#define    DMAC_CH1CONFIG_SRCPERIPH_MASK                                  0x0000003E
#define    DMAC_CH1CONFIG_E_SHIFT                                         0
#define    DMAC_CH1CONFIG_E_MASK                                          0x00000001

#define DMAC_CH2SRCADDR_OFFSET                                            0x00000140
#define DMAC_CH2SRCADDR_TYPE                                              UInt32
#define DMAC_CH2SRCADDR_RESERVED_MASK                                     0x00000000
#define    DMAC_CH2SRCADDR_SRCADDR_SHIFT                                  0
#define    DMAC_CH2SRCADDR_SRCADDR_MASK                                   0xFFFFFFFF

#define DMAC_CH2DESTADDR_OFFSET                                           0x00000144
#define DMAC_CH2DESTADDR_TYPE                                             UInt32
#define DMAC_CH2DESTADDR_RESERVED_MASK                                    0x00000000
#define    DMAC_CH2DESTADDR_DESTADDR_SHIFT                                0
#define    DMAC_CH2DESTADDR_DESTADDR_MASK                                 0xFFFFFFFF

#define DMAC_CH2LLI_OFFSET                                                0x00000148
#define DMAC_CH2LLI_TYPE                                                  UInt32
#define DMAC_CH2LLI_RESERVED_MASK                                         0x00000002
#define    DMAC_CH2LLI_LLI_SHIFT                                          2
#define    DMAC_CH2LLI_LLI_MASK                                           0xFFFFFFFC
#define    DMAC_CH2LLI_LM_SHIFT                                           0
#define    DMAC_CH2LLI_LM_MASK                                            0x00000001

#define DMAC_CH2CONTROL_OFFSET                                            0x0000014C
#define DMAC_CH2CONTROL_TYPE                                              UInt32
#define DMAC_CH2CONTROL_RESERVED_MASK                                     0x00000000
#define    DMAC_CH2CONTROL_I_SHIFT                                        31
#define    DMAC_CH2CONTROL_I_MASK                                         0x80000000
#define    DMAC_CH2CONTROL_CACHEABLE_SHIFT                                30
#define    DMAC_CH2CONTROL_CACHEABLE_MASK                                 0x40000000
#define    DMAC_CH2CONTROL_BUFFERABLE_SHIFT                               29
#define    DMAC_CH2CONTROL_BUFFERABLE_MASK                                0x20000000
#define    DMAC_CH2CONTROL_MODE_SHIFT                                     28
#define    DMAC_CH2CONTROL_MODE_MASK                                      0x10000000
#define    DMAC_CH2CONTROL_DI_SHIFT                                       27
#define    DMAC_CH2CONTROL_DI_MASK                                        0x08000000
#define    DMAC_CH2CONTROL_SI_SHIFT                                       26
#define    DMAC_CH2CONTROL_SI_MASK                                        0x04000000
#define    DMAC_CH2CONTROL_D_SHIFT                                        25
#define    DMAC_CH2CONTROL_D_MASK                                         0x02000000
#define    DMAC_CH2CONTROL_S_SHIFT                                        24
#define    DMAC_CH2CONTROL_S_MASK                                         0x01000000
#define    DMAC_CH2CONTROL_DWIDTH_SHIFT                                   21
#define    DMAC_CH2CONTROL_DWIDTH_MASK                                    0x00E00000
#define       DMAC_CH2CONTROL_DWIDTH_CMD_SDWIDTH8BIT                      0x00000000
#define       DMAC_CH2CONTROL_DWIDTH_CMD_SDWIDTH16BIT                     0x00000001
#define       DMAC_CH2CONTROL_DWIDTH_CMD_SDWIDTH32BIT                     0x00000002
#define    DMAC_CH2CONTROL_SWIDTH_SHIFT                                   18
#define    DMAC_CH2CONTROL_SWIDTH_MASK                                    0x001C0000
#define       DMAC_CH2CONTROL_SWIDTH_CMD_SDWIDTH8BIT                      0x00000000
#define       DMAC_CH2CONTROL_SWIDTH_CMD_SDWIDTH16BIT                     0x00000001
#define       DMAC_CH2CONTROL_SWIDTH_CMD_SDWIDTH32BIT                     0x00000002
#define    DMAC_CH2CONTROL_DBSIZE_SHIFT                                   15
#define    DMAC_CH2CONTROL_DBSIZE_MASK                                    0x00038000
#define       DMAC_CH2CONTROL_DBSIZE_CMD_SDBSIZE1                         0x00000000
#define       DMAC_CH2CONTROL_DBSIZE_CMD_SDBSIZE4                         0x00000001
#define       DMAC_CH2CONTROL_DBSIZE_CMD_SDBSIZE8                         0x00000002
#define       DMAC_CH2CONTROL_DBSIZE_CMD_SDBSIZE16                        0x00000003
#define       DMAC_CH2CONTROL_DBSIZE_CMD_SDBSIZE32                        0x00000004
#define       DMAC_CH2CONTROL_DBSIZE_CMD_SDBSIZE64                        0x00000005
#define       DMAC_CH2CONTROL_DBSIZE_CMD_SDBSIZE128                       0x00000006
#define       DMAC_CH2CONTROL_DBSIZE_CMD_SDBSIZE256                       0x00000007
#define    DMAC_CH2CONTROL_SBSIZE_SHIFT                                   12
#define    DMAC_CH2CONTROL_SBSIZE_MASK                                    0x00007000
#define       DMAC_CH2CONTROL_SBSIZE_CMD_SDBSIZE1                         0x00000000
#define       DMAC_CH2CONTROL_SBSIZE_CMD_SDBSIZE4                         0x00000001
#define       DMAC_CH2CONTROL_SBSIZE_CMD_SDBSIZE8                         0x00000002
#define       DMAC_CH2CONTROL_SBSIZE_CMD_SDBSIZE16                        0x00000003
#define       DMAC_CH2CONTROL_SBSIZE_CMD_SDBSIZE32                        0x00000004
#define       DMAC_CH2CONTROL_SBSIZE_CMD_SDBSIZE64                        0x00000005
#define       DMAC_CH2CONTROL_SBSIZE_CMD_SDBSIZE128                       0x00000006
#define       DMAC_CH2CONTROL_SBSIZE_CMD_SDBSIZE256                       0x00000007
#define    DMAC_CH2CONTROL_TRANSFERSIZE_SHIFT                             0
#define    DMAC_CH2CONTROL_TRANSFERSIZE_MASK                              0x00000FFF

#define DMAC_CH2CONFIG_OFFSET                                             0x00000150
#define DMAC_CH2CONFIG_TYPE                                               UInt32
#define DMAC_CH2CONFIG_RESERVED_MASK                                      0xFFF80000
#define    DMAC_CH2CONFIG_H_SHIFT                                         18
#define    DMAC_CH2CONFIG_H_MASK                                          0x00040000
#define    DMAC_CH2CONFIG_A_SHIFT                                         17
#define    DMAC_CH2CONFIG_A_MASK                                          0x00020000
#define    DMAC_CH2CONFIG_L_SHIFT                                         16
#define    DMAC_CH2CONFIG_L_MASK                                          0x00010000
#define    DMAC_CH2CONFIG_ITC_SHIFT                                       15
#define    DMAC_CH2CONFIG_ITC_MASK                                        0x00008000
#define    DMAC_CH2CONFIG_IE_SHIFT                                        14
#define    DMAC_CH2CONFIG_IE_MASK                                         0x00004000
#define    DMAC_CH2CONFIG_FLOWCTRL_SHIFT                                  11
#define    DMAC_CH2CONFIG_FLOWCTRL_MASK                                   0x00003800
#define       DMAC_CH2CONFIG_FLOWCTRL_CMD_MEM2MEM_DMA                     0x00000000
#define       DMAC_CH2CONFIG_FLOWCTRL_CMD_MEM2PERIPH_DMA                  0x00000001
#define       DMAC_CH2CONFIG_FLOWCTRL_CMD_PERIPH2MEM_DMA                  0x00000002
#define       DMAC_CH2CONFIG_FLOWCTRL_CMD_PERIPH2PERIPH_DMA               0x00000003
#define       DMAC_CH2CONFIG_FLOWCTRL_CMD_PERIPH2PERIPH_DST               0x00000004
#define       DMAC_CH2CONFIG_FLOWCTRL_CMD_MEM2PERIPH_PERIPH               0x00000005
#define       DMAC_CH2CONFIG_FLOWCTRL_CMD_PERIPH2MEM_PERIPH               0x00000006
#define       DMAC_CH2CONFIG_FLOWCTRL_CMD_PERIPH2PERIPH_SRC               0x00000007
#define    DMAC_CH2CONFIG_DESTPERIPH_SHIFT                                6
#define    DMAC_CH2CONFIG_DESTPERIPH_MASK                                 0x000007C0
#define    DMAC_CH2CONFIG_SRCPERIPH_SHIFT                                 1
#define    DMAC_CH2CONFIG_SRCPERIPH_MASK                                  0x0000003E
#define    DMAC_CH2CONFIG_E_SHIFT                                         0
#define    DMAC_CH2CONFIG_E_MASK                                          0x00000001

#define DMAC_CH3SRCADDR_OFFSET                                            0x00000160
#define DMAC_CH3SRCADDR_TYPE                                              UInt32
#define DMAC_CH3SRCADDR_RESERVED_MASK                                     0x00000000
#define    DMAC_CH3SRCADDR_SRCADDR_SHIFT                                  0
#define    DMAC_CH3SRCADDR_SRCADDR_MASK                                   0xFFFFFFFF

#define DMAC_CH3DESTADDR_OFFSET                                           0x00000164
#define DMAC_CH3DESTADDR_TYPE                                             UInt32
#define DMAC_CH3DESTADDR_RESERVED_MASK                                    0x00000000
#define    DMAC_CH3DESTADDR_DESTADDR_SHIFT                                0
#define    DMAC_CH3DESTADDR_DESTADDR_MASK                                 0xFFFFFFFF

#define DMAC_CH3LLI_OFFSET                                                0x00000168
#define DMAC_CH3LLI_TYPE                                                  UInt32
#define DMAC_CH3LLI_RESERVED_MASK                                         0x00000002
#define    DMAC_CH3LLI_LLI_SHIFT                                          2
#define    DMAC_CH3LLI_LLI_MASK                                           0xFFFFFFFC
#define    DMAC_CH3LLI_LM_SHIFT                                           0
#define    DMAC_CH3LLI_LM_MASK                                            0x00000001

#define DMAC_CH3CONTROL_OFFSET                                            0x0000016C
#define DMAC_CH3CONTROL_TYPE                                              UInt32
#define DMAC_CH3CONTROL_RESERVED_MASK                                     0x00000000
#define    DMAC_CH3CONTROL_I_SHIFT                                        31
#define    DMAC_CH3CONTROL_I_MASK                                         0x80000000
#define    DMAC_CH3CONTROL_CACHEABLE_SHIFT                                30
#define    DMAC_CH3CONTROL_CACHEABLE_MASK                                 0x40000000
#define    DMAC_CH3CONTROL_BUFFERABLE_SHIFT                               29
#define    DMAC_CH3CONTROL_BUFFERABLE_MASK                                0x20000000
#define    DMAC_CH3CONTROL_MODE_SHIFT                                     28
#define    DMAC_CH3CONTROL_MODE_MASK                                      0x10000000
#define    DMAC_CH3CONTROL_DI_SHIFT                                       27
#define    DMAC_CH3CONTROL_DI_MASK                                        0x08000000
#define    DMAC_CH3CONTROL_SI_SHIFT                                       26
#define    DMAC_CH3CONTROL_SI_MASK                                        0x04000000
#define    DMAC_CH3CONTROL_D_SHIFT                                        25
#define    DMAC_CH3CONTROL_D_MASK                                         0x02000000
#define    DMAC_CH3CONTROL_S_SHIFT                                        24
#define    DMAC_CH3CONTROL_S_MASK                                         0x01000000
#define    DMAC_CH3CONTROL_DWIDTH_SHIFT                                   21
#define    DMAC_CH3CONTROL_DWIDTH_MASK                                    0x00E00000
#define       DMAC_CH3CONTROL_DWIDTH_CMD_SDWIDTH8BIT                      0x00000000
#define       DMAC_CH3CONTROL_DWIDTH_CMD_SDWIDTH16BIT                     0x00000001
#define       DMAC_CH3CONTROL_DWIDTH_CMD_SDWIDTH32BIT                     0x00000002
#define    DMAC_CH3CONTROL_SWIDTH_SHIFT                                   18
#define    DMAC_CH3CONTROL_SWIDTH_MASK                                    0x001C0000
#define       DMAC_CH3CONTROL_SWIDTH_CMD_SDWIDTH8BIT                      0x00000000
#define       DMAC_CH3CONTROL_SWIDTH_CMD_SDWIDTH16BIT                     0x00000001
#define       DMAC_CH3CONTROL_SWIDTH_CMD_SDWIDTH32BIT                     0x00000002
#define    DMAC_CH3CONTROL_DBSIZE_SHIFT                                   15
#define    DMAC_CH3CONTROL_DBSIZE_MASK                                    0x00038000
#define       DMAC_CH3CONTROL_DBSIZE_CMD_SDBSIZE1                         0x00000000
#define       DMAC_CH3CONTROL_DBSIZE_CMD_SDBSIZE4                         0x00000001
#define       DMAC_CH3CONTROL_DBSIZE_CMD_SDBSIZE8                         0x00000002
#define       DMAC_CH3CONTROL_DBSIZE_CMD_SDBSIZE16                        0x00000003
#define       DMAC_CH3CONTROL_DBSIZE_CMD_SDBSIZE32                        0x00000004
#define       DMAC_CH3CONTROL_DBSIZE_CMD_SDBSIZE64                        0x00000005
#define       DMAC_CH3CONTROL_DBSIZE_CMD_SDBSIZE128                       0x00000006
#define       DMAC_CH3CONTROL_DBSIZE_CMD_SDBSIZE256                       0x00000007
#define    DMAC_CH3CONTROL_SBSIZE_SHIFT                                   12
#define    DMAC_CH3CONTROL_SBSIZE_MASK                                    0x00007000
#define       DMAC_CH3CONTROL_SBSIZE_CMD_SDBSIZE1                         0x00000000
#define       DMAC_CH3CONTROL_SBSIZE_CMD_SDBSIZE4                         0x00000001
#define       DMAC_CH3CONTROL_SBSIZE_CMD_SDBSIZE8                         0x00000002
#define       DMAC_CH3CONTROL_SBSIZE_CMD_SDBSIZE16                        0x00000003
#define       DMAC_CH3CONTROL_SBSIZE_CMD_SDBSIZE32                        0x00000004
#define       DMAC_CH3CONTROL_SBSIZE_CMD_SDBSIZE64                        0x00000005
#define       DMAC_CH3CONTROL_SBSIZE_CMD_SDBSIZE128                       0x00000006
#define       DMAC_CH3CONTROL_SBSIZE_CMD_SDBSIZE256                       0x00000007
#define    DMAC_CH3CONTROL_TRANSFERSIZE_SHIFT                             0
#define    DMAC_CH3CONTROL_TRANSFERSIZE_MASK                              0x00000FFF

#define DMAC_CH3CONFIG_OFFSET                                             0x00000170
#define DMAC_CH3CONFIG_TYPE                                               UInt32
#define DMAC_CH3CONFIG_RESERVED_MASK                                      0xFFF80000
#define    DMAC_CH3CONFIG_H_SHIFT                                         18
#define    DMAC_CH3CONFIG_H_MASK                                          0x00040000
#define    DMAC_CH3CONFIG_A_SHIFT                                         17
#define    DMAC_CH3CONFIG_A_MASK                                          0x00020000
#define    DMAC_CH3CONFIG_L_SHIFT                                         16
#define    DMAC_CH3CONFIG_L_MASK                                          0x00010000
#define    DMAC_CH3CONFIG_ITC_SHIFT                                       15
#define    DMAC_CH3CONFIG_ITC_MASK                                        0x00008000
#define    DMAC_CH3CONFIG_IE_SHIFT                                        14
#define    DMAC_CH3CONFIG_IE_MASK                                         0x00004000
#define    DMAC_CH3CONFIG_FLOWCTRL_SHIFT                                  11
#define    DMAC_CH3CONFIG_FLOWCTRL_MASK                                   0x00003800
#define       DMAC_CH3CONFIG_FLOWCTRL_CMD_MEM2MEM_DMA                     0x00000000
#define       DMAC_CH3CONFIG_FLOWCTRL_CMD_MEM2PERIPH_DMA                  0x00000001
#define       DMAC_CH3CONFIG_FLOWCTRL_CMD_PERIPH2MEM_DMA                  0x00000002
#define       DMAC_CH3CONFIG_FLOWCTRL_CMD_PERIPH2PERIPH_DMA               0x00000003
#define       DMAC_CH3CONFIG_FLOWCTRL_CMD_PERIPH2PERIPH_DST               0x00000004
#define       DMAC_CH3CONFIG_FLOWCTRL_CMD_MEM2PERIPH_PERIPH               0x00000005
#define       DMAC_CH3CONFIG_FLOWCTRL_CMD_PERIPH2MEM_PERIPH               0x00000006
#define       DMAC_CH3CONFIG_FLOWCTRL_CMD_PERIPH2PERIPH_SRC               0x00000007
#define    DMAC_CH3CONFIG_DESTPERIPH_SHIFT                                6
#define    DMAC_CH3CONFIG_DESTPERIPH_MASK                                 0x000007C0
#define    DMAC_CH3CONFIG_SRCPERIPH_SHIFT                                 1
#define    DMAC_CH3CONFIG_SRCPERIPH_MASK                                  0x0000003E
#define    DMAC_CH3CONFIG_E_SHIFT                                         0
#define    DMAC_CH3CONFIG_E_MASK                                          0x00000001

#define DMAC_CH4SRCADDR_OFFSET                                            0x00000180
#define DMAC_CH4SRCADDR_TYPE                                              UInt32
#define DMAC_CH4SRCADDR_RESERVED_MASK                                     0x00000000
#define    DMAC_CH4SRCADDR_SRCADDR_SHIFT                                  0
#define    DMAC_CH4SRCADDR_SRCADDR_MASK                                   0xFFFFFFFF

#define DMAC_CH4DESTADDR_OFFSET                                           0x00000184
#define DMAC_CH4DESTADDR_TYPE                                             UInt32
#define DMAC_CH4DESTADDR_RESERVED_MASK                                    0x00000000
#define    DMAC_CH4DESTADDR_DESTADDR_SHIFT                                0
#define    DMAC_CH4DESTADDR_DESTADDR_MASK                                 0xFFFFFFFF

#define DMAC_CH4LLI_OFFSET                                                0x00000188
#define DMAC_CH4LLI_TYPE                                                  UInt32
#define DMAC_CH4LLI_RESERVED_MASK                                         0x00000002
#define    DMAC_CH4LLI_LLI_SHIFT                                          2
#define    DMAC_CH4LLI_LLI_MASK                                           0xFFFFFFFC
#define    DMAC_CH4LLI_LM_SHIFT                                           0
#define    DMAC_CH4LLI_LM_MASK                                            0x00000001

#define DMAC_CH4CONTROL_OFFSET                                            0x0000018C
#define DMAC_CH4CONTROL_TYPE                                              UInt32
#define DMAC_CH4CONTROL_RESERVED_MASK                                     0x00000000
#define    DMAC_CH4CONTROL_I_SHIFT                                        31
#define    DMAC_CH4CONTROL_I_MASK                                         0x80000000
#define    DMAC_CH4CONTROL_CACHEABLE_SHIFT                                30
#define    DMAC_CH4CONTROL_CACHEABLE_MASK                                 0x40000000
#define    DMAC_CH4CONTROL_BUFFERABLE_SHIFT                               29
#define    DMAC_CH4CONTROL_BUFFERABLE_MASK                                0x20000000
#define    DMAC_CH4CONTROL_MODE_SHIFT                                     28
#define    DMAC_CH4CONTROL_MODE_MASK                                      0x10000000
#define    DMAC_CH4CONTROL_DI_SHIFT                                       27
#define    DMAC_CH4CONTROL_DI_MASK                                        0x08000000
#define    DMAC_CH4CONTROL_SI_SHIFT                                       26
#define    DMAC_CH4CONTROL_SI_MASK                                        0x04000000
#define    DMAC_CH4CONTROL_D_SHIFT                                        25
#define    DMAC_CH4CONTROL_D_MASK                                         0x02000000
#define    DMAC_CH4CONTROL_S_SHIFT                                        24
#define    DMAC_CH4CONTROL_S_MASK                                         0x01000000
#define    DMAC_CH4CONTROL_DWIDTH_SHIFT                                   21
#define    DMAC_CH4CONTROL_DWIDTH_MASK                                    0x00E00000
#define       DMAC_CH4CONTROL_DWIDTH_CMD_SDWIDTH8BIT                      0x00000000
#define       DMAC_CH4CONTROL_DWIDTH_CMD_SDWIDTH16BIT                     0x00000001
#define       DMAC_CH4CONTROL_DWIDTH_CMD_SDWIDTH32BIT                     0x00000002
#define    DMAC_CH4CONTROL_SWIDTH_SHIFT                                   18
#define    DMAC_CH4CONTROL_SWIDTH_MASK                                    0x001C0000
#define       DMAC_CH4CONTROL_SWIDTH_CMD_SDWIDTH8BIT                      0x00000000
#define       DMAC_CH4CONTROL_SWIDTH_CMD_SDWIDTH16BIT                     0x00000001
#define       DMAC_CH4CONTROL_SWIDTH_CMD_SDWIDTH32BIT                     0x00000002
#define    DMAC_CH4CONTROL_DBSIZE_SHIFT                                   15
#define    DMAC_CH4CONTROL_DBSIZE_MASK                                    0x00038000
#define       DMAC_CH4CONTROL_DBSIZE_CMD_SDBSIZE1                         0x00000000
#define       DMAC_CH4CONTROL_DBSIZE_CMD_SDBSIZE4                         0x00000001
#define       DMAC_CH4CONTROL_DBSIZE_CMD_SDBSIZE8                         0x00000002
#define       DMAC_CH4CONTROL_DBSIZE_CMD_SDBSIZE16                        0x00000003
#define       DMAC_CH4CONTROL_DBSIZE_CMD_SDBSIZE32                        0x00000004
#define       DMAC_CH4CONTROL_DBSIZE_CMD_SDBSIZE64                        0x00000005
#define       DMAC_CH4CONTROL_DBSIZE_CMD_SDBSIZE128                       0x00000006
#define       DMAC_CH4CONTROL_DBSIZE_CMD_SDBSIZE256                       0x00000007
#define    DMAC_CH4CONTROL_SBSIZE_SHIFT                                   12
#define    DMAC_CH4CONTROL_SBSIZE_MASK                                    0x00007000
#define       DMAC_CH4CONTROL_SBSIZE_CMD_SDBSIZE1                         0x00000000
#define       DMAC_CH4CONTROL_SBSIZE_CMD_SDBSIZE4                         0x00000001
#define       DMAC_CH4CONTROL_SBSIZE_CMD_SDBSIZE8                         0x00000002
#define       DMAC_CH4CONTROL_SBSIZE_CMD_SDBSIZE16                        0x00000003
#define       DMAC_CH4CONTROL_SBSIZE_CMD_SDBSIZE32                        0x00000004
#define       DMAC_CH4CONTROL_SBSIZE_CMD_SDBSIZE64                        0x00000005
#define       DMAC_CH4CONTROL_SBSIZE_CMD_SDBSIZE128                       0x00000006
#define       DMAC_CH4CONTROL_SBSIZE_CMD_SDBSIZE256                       0x00000007
#define    DMAC_CH4CONTROL_TRANSFERSIZE_SHIFT                             0
#define    DMAC_CH4CONTROL_TRANSFERSIZE_MASK                              0x00000FFF

#define DMAC_CH4CONFIG_OFFSET                                             0x00000190
#define DMAC_CH4CONFIG_TYPE                                               UInt32
#define DMAC_CH4CONFIG_RESERVED_MASK                                      0xFFF80000
#define    DMAC_CH4CONFIG_H_SHIFT                                         18
#define    DMAC_CH4CONFIG_H_MASK                                          0x00040000
#define    DMAC_CH4CONFIG_A_SHIFT                                         17
#define    DMAC_CH4CONFIG_A_MASK                                          0x00020000
#define    DMAC_CH4CONFIG_L_SHIFT                                         16
#define    DMAC_CH4CONFIG_L_MASK                                          0x00010000
#define    DMAC_CH4CONFIG_ITC_SHIFT                                       15
#define    DMAC_CH4CONFIG_ITC_MASK                                        0x00008000
#define    DMAC_CH4CONFIG_IE_SHIFT                                        14
#define    DMAC_CH4CONFIG_IE_MASK                                         0x00004000
#define    DMAC_CH4CONFIG_FLOWCTRL_SHIFT                                  11
#define    DMAC_CH4CONFIG_FLOWCTRL_MASK                                   0x00003800
#define       DMAC_CH4CONFIG_FLOWCTRL_CMD_MEM2MEM_DMA                     0x00000000
#define       DMAC_CH4CONFIG_FLOWCTRL_CMD_MEM2PERIPH_DMA                  0x00000001
#define       DMAC_CH4CONFIG_FLOWCTRL_CMD_PERIPH2MEM_DMA                  0x00000002
#define       DMAC_CH4CONFIG_FLOWCTRL_CMD_PERIPH2PERIPH_DMA               0x00000003
#define       DMAC_CH4CONFIG_FLOWCTRL_CMD_PERIPH2PERIPH_DST               0x00000004
#define       DMAC_CH4CONFIG_FLOWCTRL_CMD_MEM2PERIPH_PERIPH               0x00000005
#define       DMAC_CH4CONFIG_FLOWCTRL_CMD_PERIPH2MEM_PERIPH               0x00000006
#define       DMAC_CH4CONFIG_FLOWCTRL_CMD_PERIPH2PERIPH_SRC               0x00000007
#define    DMAC_CH4CONFIG_DESTPERIPH_SHIFT                                6
#define    DMAC_CH4CONFIG_DESTPERIPH_MASK                                 0x000007C0
#define    DMAC_CH4CONFIG_SRCPERIPH_SHIFT                                 1
#define    DMAC_CH4CONFIG_SRCPERIPH_MASK                                  0x0000003E
#define    DMAC_CH4CONFIG_E_SHIFT                                         0
#define    DMAC_CH4CONFIG_E_MASK                                          0x00000001

#define DMAC_CH5SRCADDR_OFFSET                                            0x000001A0
#define DMAC_CH5SRCADDR_TYPE                                              UInt32
#define DMAC_CH5SRCADDR_RESERVED_MASK                                     0x00000000
#define    DMAC_CH5SRCADDR_SRCADDR_SHIFT                                  0
#define    DMAC_CH5SRCADDR_SRCADDR_MASK                                   0xFFFFFFFF

#define DMAC_CH5DESTADDR_OFFSET                                           0x000001A4
#define DMAC_CH5DESTADDR_TYPE                                             UInt32
#define DMAC_CH5DESTADDR_RESERVED_MASK                                    0x00000000
#define    DMAC_CH5DESTADDR_DESTADDR_SHIFT                                0
#define    DMAC_CH5DESTADDR_DESTADDR_MASK                                 0xFFFFFFFF

#define DMAC_CH5LLI_OFFSET                                                0x000001A8
#define DMAC_CH5LLI_TYPE                                                  UInt32
#define DMAC_CH5LLI_RESERVED_MASK                                         0x00000002
#define    DMAC_CH5LLI_LLI_SHIFT                                          2
#define    DMAC_CH5LLI_LLI_MASK                                           0xFFFFFFFC
#define    DMAC_CH5LLI_LM_SHIFT                                           0
#define    DMAC_CH5LLI_LM_MASK                                            0x00000001

#define DMAC_CH5CONTROL_OFFSET                                            0x000001AC
#define DMAC_CH5CONTROL_TYPE                                              UInt32
#define DMAC_CH5CONTROL_RESERVED_MASK                                     0x00000000
#define    DMAC_CH5CONTROL_I_SHIFT                                        31
#define    DMAC_CH5CONTROL_I_MASK                                         0x80000000
#define    DMAC_CH5CONTROL_CACHEABLE_SHIFT                                30
#define    DMAC_CH5CONTROL_CACHEABLE_MASK                                 0x40000000
#define    DMAC_CH5CONTROL_BUFFERABLE_SHIFT                               29
#define    DMAC_CH5CONTROL_BUFFERABLE_MASK                                0x20000000
#define    DMAC_CH5CONTROL_MODE_SHIFT                                     28
#define    DMAC_CH5CONTROL_MODE_MASK                                      0x10000000
#define    DMAC_CH5CONTROL_DI_SHIFT                                       27
#define    DMAC_CH5CONTROL_DI_MASK                                        0x08000000
#define    DMAC_CH5CONTROL_SI_SHIFT                                       26
#define    DMAC_CH5CONTROL_SI_MASK                                        0x04000000
#define    DMAC_CH5CONTROL_D_SHIFT                                        25
#define    DMAC_CH5CONTROL_D_MASK                                         0x02000000
#define    DMAC_CH5CONTROL_S_SHIFT                                        24
#define    DMAC_CH5CONTROL_S_MASK                                         0x01000000
#define    DMAC_CH5CONTROL_DWIDTH_SHIFT                                   21
#define    DMAC_CH5CONTROL_DWIDTH_MASK                                    0x00E00000
#define       DMAC_CH5CONTROL_DWIDTH_CMD_SDWIDTH8BIT                      0x00000000
#define       DMAC_CH5CONTROL_DWIDTH_CMD_SDWIDTH16BIT                     0x00000001
#define       DMAC_CH5CONTROL_DWIDTH_CMD_SDWIDTH32BIT                     0x00000002
#define    DMAC_CH5CONTROL_SWIDTH_SHIFT                                   18
#define    DMAC_CH5CONTROL_SWIDTH_MASK                                    0x001C0000
#define       DMAC_CH5CONTROL_SWIDTH_CMD_SDWIDTH8BIT                      0x00000000
#define       DMAC_CH5CONTROL_SWIDTH_CMD_SDWIDTH16BIT                     0x00000001
#define       DMAC_CH5CONTROL_SWIDTH_CMD_SDWIDTH32BIT                     0x00000002
#define    DMAC_CH5CONTROL_DBSIZE_SHIFT                                   15
#define    DMAC_CH5CONTROL_DBSIZE_MASK                                    0x00038000
#define       DMAC_CH5CONTROL_DBSIZE_CMD_SDBSIZE1                         0x00000000
#define       DMAC_CH5CONTROL_DBSIZE_CMD_SDBSIZE4                         0x00000001
#define       DMAC_CH5CONTROL_DBSIZE_CMD_SDBSIZE8                         0x00000002
#define       DMAC_CH5CONTROL_DBSIZE_CMD_SDBSIZE16                        0x00000003
#define       DMAC_CH5CONTROL_DBSIZE_CMD_SDBSIZE32                        0x00000004
#define       DMAC_CH5CONTROL_DBSIZE_CMD_SDBSIZE64                        0x00000005
#define       DMAC_CH5CONTROL_DBSIZE_CMD_SDBSIZE128                       0x00000006
#define       DMAC_CH5CONTROL_DBSIZE_CMD_SDBSIZE256                       0x00000007
#define    DMAC_CH5CONTROL_SBSIZE_SHIFT                                   12
#define    DMAC_CH5CONTROL_SBSIZE_MASK                                    0x00007000
#define       DMAC_CH5CONTROL_SBSIZE_CMD_SDBSIZE1                         0x00000000
#define       DMAC_CH5CONTROL_SBSIZE_CMD_SDBSIZE4                         0x00000001
#define       DMAC_CH5CONTROL_SBSIZE_CMD_SDBSIZE8                         0x00000002
#define       DMAC_CH5CONTROL_SBSIZE_CMD_SDBSIZE16                        0x00000003
#define       DMAC_CH5CONTROL_SBSIZE_CMD_SDBSIZE32                        0x00000004
#define       DMAC_CH5CONTROL_SBSIZE_CMD_SDBSIZE64                        0x00000005
#define       DMAC_CH5CONTROL_SBSIZE_CMD_SDBSIZE128                       0x00000006
#define       DMAC_CH5CONTROL_SBSIZE_CMD_SDBSIZE256                       0x00000007
#define    DMAC_CH5CONTROL_TRANSFERSIZE_SHIFT                             0
#define    DMAC_CH5CONTROL_TRANSFERSIZE_MASK                              0x00000FFF

#define DMAC_CH5CONFIG_OFFSET                                             0x000001B0
#define DMAC_CH5CONFIG_TYPE                                               UInt32
#define DMAC_CH5CONFIG_RESERVED_MASK                                      0xFFF80000
#define    DMAC_CH5CONFIG_H_SHIFT                                         18
#define    DMAC_CH5CONFIG_H_MASK                                          0x00040000
#define    DMAC_CH5CONFIG_A_SHIFT                                         17
#define    DMAC_CH5CONFIG_A_MASK                                          0x00020000
#define    DMAC_CH5CONFIG_L_SHIFT                                         16
#define    DMAC_CH5CONFIG_L_MASK                                          0x00010000
#define    DMAC_CH5CONFIG_ITC_SHIFT                                       15
#define    DMAC_CH5CONFIG_ITC_MASK                                        0x00008000
#define    DMAC_CH5CONFIG_IE_SHIFT                                        14
#define    DMAC_CH5CONFIG_IE_MASK                                         0x00004000
#define    DMAC_CH5CONFIG_FLOWCTRL_SHIFT                                  11
#define    DMAC_CH5CONFIG_FLOWCTRL_MASK                                   0x00003800
#define       DMAC_CH5CONFIG_FLOWCTRL_CMD_MEM2MEM_DMA                     0x00000000
#define       DMAC_CH5CONFIG_FLOWCTRL_CMD_MEM2PERIPH_DMA                  0x00000001
#define       DMAC_CH5CONFIG_FLOWCTRL_CMD_PERIPH2MEM_DMA                  0x00000002
#define       DMAC_CH5CONFIG_FLOWCTRL_CMD_PERIPH2PERIPH_DMA               0x00000003
#define       DMAC_CH5CONFIG_FLOWCTRL_CMD_PERIPH2PERIPH_DST               0x00000004
#define       DMAC_CH5CONFIG_FLOWCTRL_CMD_MEM2PERIPH_PERIPH               0x00000005
#define       DMAC_CH5CONFIG_FLOWCTRL_CMD_PERIPH2MEM_PERIPH               0x00000006
#define       DMAC_CH5CONFIG_FLOWCTRL_CMD_PERIPH2PERIPH_SRC               0x00000007
#define    DMAC_CH5CONFIG_DESTPERIPH_SHIFT                                6
#define    DMAC_CH5CONFIG_DESTPERIPH_MASK                                 0x000007C0
#define    DMAC_CH5CONFIG_SRCPERIPH_SHIFT                                 1
#define    DMAC_CH5CONFIG_SRCPERIPH_MASK                                  0x0000003E
#define    DMAC_CH5CONFIG_E_SHIFT                                         0
#define    DMAC_CH5CONFIG_E_MASK                                          0x00000001

#define DMAC_CH6SRCADDR_OFFSET                                            0x000001C0
#define DMAC_CH6SRCADDR_TYPE                                              UInt32
#define DMAC_CH6SRCADDR_RESERVED_MASK                                     0x00000000
#define    DMAC_CH6SRCADDR_SRCADDR_SHIFT                                  0
#define    DMAC_CH6SRCADDR_SRCADDR_MASK                                   0xFFFFFFFF

#define DMAC_CH6DESTADDR_OFFSET                                           0x000001C4
#define DMAC_CH6DESTADDR_TYPE                                             UInt32
#define DMAC_CH6DESTADDR_RESERVED_MASK                                    0x00000000
#define    DMAC_CH6DESTADDR_DESTADDR_SHIFT                                0
#define    DMAC_CH6DESTADDR_DESTADDR_MASK                                 0xFFFFFFFF

#define DMAC_CH6LLI_OFFSET                                                0x000001C8
#define DMAC_CH6LLI_TYPE                                                  UInt32
#define DMAC_CH6LLI_RESERVED_MASK                                         0x00000002
#define    DMAC_CH6LLI_LLI_SHIFT                                          2
#define    DMAC_CH6LLI_LLI_MASK                                           0xFFFFFFFC
#define    DMAC_CH6LLI_LM_SHIFT                                           0
#define    DMAC_CH6LLI_LM_MASK                                            0x00000001

#define DMAC_CH6CONTROL_OFFSET                                            0x000001CC
#define DMAC_CH6CONTROL_TYPE                                              UInt32
#define DMAC_CH6CONTROL_RESERVED_MASK                                     0x00000000
#define    DMAC_CH6CONTROL_I_SHIFT                                        31
#define    DMAC_CH6CONTROL_I_MASK                                         0x80000000
#define    DMAC_CH6CONTROL_CACHEABLE_SHIFT                                30
#define    DMAC_CH6CONTROL_CACHEABLE_MASK                                 0x40000000
#define    DMAC_CH6CONTROL_BUFFERABLE_SHIFT                               29
#define    DMAC_CH6CONTROL_BUFFERABLE_MASK                                0x20000000
#define    DMAC_CH6CONTROL_MODE_SHIFT                                     28
#define    DMAC_CH6CONTROL_MODE_MASK                                      0x10000000
#define    DMAC_CH6CONTROL_DI_SHIFT                                       27
#define    DMAC_CH6CONTROL_DI_MASK                                        0x08000000
#define    DMAC_CH6CONTROL_SI_SHIFT                                       26
#define    DMAC_CH6CONTROL_SI_MASK                                        0x04000000
#define    DMAC_CH6CONTROL_D_SHIFT                                        25
#define    DMAC_CH6CONTROL_D_MASK                                         0x02000000
#define    DMAC_CH6CONTROL_S_SHIFT                                        24
#define    DMAC_CH6CONTROL_S_MASK                                         0x01000000
#define    DMAC_CH6CONTROL_DWIDTH_SHIFT                                   21
#define    DMAC_CH6CONTROL_DWIDTH_MASK                                    0x00E00000
#define       DMAC_CH6CONTROL_DWIDTH_CMD_SDWIDTH8BIT                      0x00000000
#define       DMAC_CH6CONTROL_DWIDTH_CMD_SDWIDTH16BIT                     0x00000001
#define       DMAC_CH6CONTROL_DWIDTH_CMD_SDWIDTH32BIT                     0x00000002
#define    DMAC_CH6CONTROL_SWIDTH_SHIFT                                   18
#define    DMAC_CH6CONTROL_SWIDTH_MASK                                    0x001C0000
#define       DMAC_CH6CONTROL_SWIDTH_CMD_SDWIDTH8BIT                      0x00000000
#define       DMAC_CH6CONTROL_SWIDTH_CMD_SDWIDTH16BIT                     0x00000001
#define       DMAC_CH6CONTROL_SWIDTH_CMD_SDWIDTH32BIT                     0x00000002
#define    DMAC_CH6CONTROL_DBSIZE_SHIFT                                   15
#define    DMAC_CH6CONTROL_DBSIZE_MASK                                    0x00038000
#define       DMAC_CH6CONTROL_DBSIZE_CMD_SDBSIZE1                         0x00000000
#define       DMAC_CH6CONTROL_DBSIZE_CMD_SDBSIZE4                         0x00000001
#define       DMAC_CH6CONTROL_DBSIZE_CMD_SDBSIZE8                         0x00000002
#define       DMAC_CH6CONTROL_DBSIZE_CMD_SDBSIZE16                        0x00000003
#define       DMAC_CH6CONTROL_DBSIZE_CMD_SDBSIZE32                        0x00000004
#define       DMAC_CH6CONTROL_DBSIZE_CMD_SDBSIZE64                        0x00000005
#define       DMAC_CH6CONTROL_DBSIZE_CMD_SDBSIZE128                       0x00000006
#define       DMAC_CH6CONTROL_DBSIZE_CMD_SDBSIZE256                       0x00000007
#define    DMAC_CH6CONTROL_SBSIZE_SHIFT                                   12
#define    DMAC_CH6CONTROL_SBSIZE_MASK                                    0x00007000
#define       DMAC_CH6CONTROL_SBSIZE_CMD_SDBSIZE1                         0x00000000
#define       DMAC_CH6CONTROL_SBSIZE_CMD_SDBSIZE4                         0x00000001
#define       DMAC_CH6CONTROL_SBSIZE_CMD_SDBSIZE8                         0x00000002
#define       DMAC_CH6CONTROL_SBSIZE_CMD_SDBSIZE16                        0x00000003
#define       DMAC_CH6CONTROL_SBSIZE_CMD_SDBSIZE32                        0x00000004
#define       DMAC_CH6CONTROL_SBSIZE_CMD_SDBSIZE64                        0x00000005
#define       DMAC_CH6CONTROL_SBSIZE_CMD_SDBSIZE128                       0x00000006
#define       DMAC_CH6CONTROL_SBSIZE_CMD_SDBSIZE256                       0x00000007
#define    DMAC_CH6CONTROL_TRANSFERSIZE_SHIFT                             0
#define    DMAC_CH6CONTROL_TRANSFERSIZE_MASK                              0x00000FFF

#define DMAC_CH6CONFIG_OFFSET                                             0x000001D0
#define DMAC_CH6CONFIG_TYPE                                               UInt32
#define DMAC_CH6CONFIG_RESERVED_MASK                                      0xFFF80000
#define    DMAC_CH6CONFIG_H_SHIFT                                         18
#define    DMAC_CH6CONFIG_H_MASK                                          0x00040000
#define    DMAC_CH6CONFIG_A_SHIFT                                         17
#define    DMAC_CH6CONFIG_A_MASK                                          0x00020000
#define    DMAC_CH6CONFIG_L_SHIFT                                         16
#define    DMAC_CH6CONFIG_L_MASK                                          0x00010000
#define    DMAC_CH6CONFIG_ITC_SHIFT                                       15
#define    DMAC_CH6CONFIG_ITC_MASK                                        0x00008000
#define    DMAC_CH6CONFIG_IE_SHIFT                                        14
#define    DMAC_CH6CONFIG_IE_MASK                                         0x00004000
#define    DMAC_CH6CONFIG_FLOWCTRL_SHIFT                                  11
#define    DMAC_CH6CONFIG_FLOWCTRL_MASK                                   0x00003800
#define       DMAC_CH6CONFIG_FLOWCTRL_CMD_MEM2MEM_DMA                     0x00000000
#define       DMAC_CH6CONFIG_FLOWCTRL_CMD_MEM2PERIPH_DMA                  0x00000001
#define       DMAC_CH6CONFIG_FLOWCTRL_CMD_PERIPH2MEM_DMA                  0x00000002
#define       DMAC_CH6CONFIG_FLOWCTRL_CMD_PERIPH2PERIPH_DMA               0x00000003
#define       DMAC_CH6CONFIG_FLOWCTRL_CMD_PERIPH2PERIPH_DST               0x00000004
#define       DMAC_CH6CONFIG_FLOWCTRL_CMD_MEM2PERIPH_PERIPH               0x00000005
#define       DMAC_CH6CONFIG_FLOWCTRL_CMD_PERIPH2MEM_PERIPH               0x00000006
#define       DMAC_CH6CONFIG_FLOWCTRL_CMD_PERIPH2PERIPH_SRC               0x00000007
#define    DMAC_CH6CONFIG_DESTPERIPH_SHIFT                                6
#define    DMAC_CH6CONFIG_DESTPERIPH_MASK                                 0x000007C0
#define    DMAC_CH6CONFIG_SRCPERIPH_SHIFT                                 1
#define    DMAC_CH6CONFIG_SRCPERIPH_MASK                                  0x0000003E
#define    DMAC_CH6CONFIG_E_SHIFT                                         0
#define    DMAC_CH6CONFIG_E_MASK                                          0x00000001

#define DMAC_CH7SRCADDR_OFFSET                                            0x000001E0
#define DMAC_CH7SRCADDR_TYPE                                              UInt32
#define DMAC_CH7SRCADDR_RESERVED_MASK                                     0x00000000
#define    DMAC_CH7SRCADDR_SRCADDR_SHIFT                                  0
#define    DMAC_CH7SRCADDR_SRCADDR_MASK                                   0xFFFFFFFF

#define DMAC_CH7DESTADDR_OFFSET                                           0x000001E4
#define DMAC_CH7DESTADDR_TYPE                                             UInt32
#define DMAC_CH7DESTADDR_RESERVED_MASK                                    0x00000000
#define    DMAC_CH7DESTADDR_DESTADDR_SHIFT                                0
#define    DMAC_CH7DESTADDR_DESTADDR_MASK                                 0xFFFFFFFF

#define DMAC_CH7LLI_OFFSET                                                0x000001E8
#define DMAC_CH7LLI_TYPE                                                  UInt32
#define DMAC_CH7LLI_RESERVED_MASK                                         0x00000002
#define    DMAC_CH7LLI_LLI_SHIFT                                          2
#define    DMAC_CH7LLI_LLI_MASK                                           0xFFFFFFFC
#define    DMAC_CH7LLI_LM_SHIFT                                           0
#define    DMAC_CH7LLI_LM_MASK                                            0x00000001

#define DMAC_CH7CONTROL_OFFSET                                            0x000001EC
#define DMAC_CH7CONTROL_TYPE                                              UInt32
#define DMAC_CH7CONTROL_RESERVED_MASK                                     0x00000000
#define    DMAC_CH7CONTROL_I_SHIFT                                        31
#define    DMAC_CH7CONTROL_I_MASK                                         0x80000000
#define    DMAC_CH7CONTROL_CACHEABLE_SHIFT                                30
#define    DMAC_CH7CONTROL_CACHEABLE_MASK                                 0x40000000
#define    DMAC_CH7CONTROL_BUFFERABLE_SHIFT                               29
#define    DMAC_CH7CONTROL_BUFFERABLE_MASK                                0x20000000
#define    DMAC_CH7CONTROL_MODE_SHIFT                                     28
#define    DMAC_CH7CONTROL_MODE_MASK                                      0x10000000
#define    DMAC_CH7CONTROL_DI_SHIFT                                       27
#define    DMAC_CH7CONTROL_DI_MASK                                        0x08000000
#define    DMAC_CH7CONTROL_SI_SHIFT                                       26
#define    DMAC_CH7CONTROL_SI_MASK                                        0x04000000
#define    DMAC_CH7CONTROL_D_SHIFT                                        25
#define    DMAC_CH7CONTROL_D_MASK                                         0x02000000
#define    DMAC_CH7CONTROL_S_SHIFT                                        24
#define    DMAC_CH7CONTROL_S_MASK                                         0x01000000
#define    DMAC_CH7CONTROL_DWIDTH_SHIFT                                   21
#define    DMAC_CH7CONTROL_DWIDTH_MASK                                    0x00E00000
#define       DMAC_CH7CONTROL_DWIDTH_CMD_SDWIDTH8BIT                      0x00000000
#define       DMAC_CH7CONTROL_DWIDTH_CMD_SDWIDTH16BIT                     0x00000001
#define       DMAC_CH7CONTROL_DWIDTH_CMD_SDWIDTH32BIT                     0x00000002
#define    DMAC_CH7CONTROL_SWIDTH_SHIFT                                   18
#define    DMAC_CH7CONTROL_SWIDTH_MASK                                    0x001C0000
#define       DMAC_CH7CONTROL_SWIDTH_CMD_SDWIDTH8BIT                      0x00000000
#define       DMAC_CH7CONTROL_SWIDTH_CMD_SDWIDTH16BIT                     0x00000001
#define       DMAC_CH7CONTROL_SWIDTH_CMD_SDWIDTH32BIT                     0x00000002
#define    DMAC_CH7CONTROL_DBSIZE_SHIFT                                   15
#define    DMAC_CH7CONTROL_DBSIZE_MASK                                    0x00038000
#define       DMAC_CH7CONTROL_DBSIZE_CMD_SDBSIZE1                         0x00000000
#define       DMAC_CH7CONTROL_DBSIZE_CMD_SDBSIZE4                         0x00000001
#define       DMAC_CH7CONTROL_DBSIZE_CMD_SDBSIZE8                         0x00000002
#define       DMAC_CH7CONTROL_DBSIZE_CMD_SDBSIZE16                        0x00000003
#define       DMAC_CH7CONTROL_DBSIZE_CMD_SDBSIZE32                        0x00000004
#define       DMAC_CH7CONTROL_DBSIZE_CMD_SDBSIZE64                        0x00000005
#define       DMAC_CH7CONTROL_DBSIZE_CMD_SDBSIZE128                       0x00000006
#define       DMAC_CH7CONTROL_DBSIZE_CMD_SDBSIZE256                       0x00000007
#define    DMAC_CH7CONTROL_SBSIZE_SHIFT                                   12
#define    DMAC_CH7CONTROL_SBSIZE_MASK                                    0x00007000
#define       DMAC_CH7CONTROL_SBSIZE_CMD_SDBSIZE1                         0x00000000
#define       DMAC_CH7CONTROL_SBSIZE_CMD_SDBSIZE4                         0x00000001
#define       DMAC_CH7CONTROL_SBSIZE_CMD_SDBSIZE8                         0x00000002
#define       DMAC_CH7CONTROL_SBSIZE_CMD_SDBSIZE16                        0x00000003
#define       DMAC_CH7CONTROL_SBSIZE_CMD_SDBSIZE32                        0x00000004
#define       DMAC_CH7CONTROL_SBSIZE_CMD_SDBSIZE64                        0x00000005
#define       DMAC_CH7CONTROL_SBSIZE_CMD_SDBSIZE128                       0x00000006
#define       DMAC_CH7CONTROL_SBSIZE_CMD_SDBSIZE256                       0x00000007
#define    DMAC_CH7CONTROL_TRANSFERSIZE_SHIFT                             0
#define    DMAC_CH7CONTROL_TRANSFERSIZE_MASK                              0x00000FFF

#define DMAC_CH7CONFIG_OFFSET                                             0x000001F0
#define DMAC_CH7CONFIG_TYPE                                               UInt32
#define DMAC_CH7CONFIG_RESERVED_MASK                                      0xFFF80000
#define    DMAC_CH7CONFIG_H_SHIFT                                         18
#define    DMAC_CH7CONFIG_H_MASK                                          0x00040000
#define    DMAC_CH7CONFIG_A_SHIFT                                         17
#define    DMAC_CH7CONFIG_A_MASK                                          0x00020000
#define    DMAC_CH7CONFIG_L_SHIFT                                         16
#define    DMAC_CH7CONFIG_L_MASK                                          0x00010000
#define    DMAC_CH7CONFIG_ITC_SHIFT                                       15
#define    DMAC_CH7CONFIG_ITC_MASK                                        0x00008000
#define    DMAC_CH7CONFIG_IE_SHIFT                                        14
#define    DMAC_CH7CONFIG_IE_MASK                                         0x00004000
#define    DMAC_CH7CONFIG_FLOWCTRL_SHIFT                                  11
#define    DMAC_CH7CONFIG_FLOWCTRL_MASK                                   0x00003800
#define       DMAC_CH7CONFIG_FLOWCTRL_CMD_MEM2MEM_DMA                     0x00000000
#define       DMAC_CH7CONFIG_FLOWCTRL_CMD_MEM2PERIPH_DMA                  0x00000001
#define       DMAC_CH7CONFIG_FLOWCTRL_CMD_PERIPH2MEM_DMA                  0x00000002
#define       DMAC_CH7CONFIG_FLOWCTRL_CMD_PERIPH2PERIPH_DMA               0x00000003
#define       DMAC_CH7CONFIG_FLOWCTRL_CMD_PERIPH2PERIPH_DST               0x00000004
#define       DMAC_CH7CONFIG_FLOWCTRL_CMD_MEM2PERIPH_PERIPH               0x00000005
#define       DMAC_CH7CONFIG_FLOWCTRL_CMD_PERIPH2MEM_PERIPH               0x00000006
#define       DMAC_CH7CONFIG_FLOWCTRL_CMD_PERIPH2PERIPH_SRC               0x00000007
#define    DMAC_CH7CONFIG_DESTPERIPH_SHIFT                                6
#define    DMAC_CH7CONFIG_DESTPERIPH_MASK                                 0x000007C0
#define    DMAC_CH7CONFIG_SRCPERIPH_SHIFT                                 1
#define    DMAC_CH7CONFIG_SRCPERIPH_MASK                                  0x0000003E
#define    DMAC_CH7CONFIG_E_SHIFT                                         0
#define    DMAC_CH7CONFIG_E_MASK                                          0x00000001

#define DMAC_CH8SRCADDR_OFFSET                                            0x00000200
#define DMAC_CH8SRCADDR_TYPE                                              UInt32
#define DMAC_CH8SRCADDR_RESERVED_MASK                                     0x00000000
#define    DMAC_CH8SRCADDR_SRCADDR_SHIFT                                  0
#define    DMAC_CH8SRCADDR_SRCADDR_MASK                                   0xFFFFFFFF

#define DMAC_CH8DESTADDR_OFFSET                                           0x00000204
#define DMAC_CH8DESTADDR_TYPE                                             UInt32
#define DMAC_CH8DESTADDR_RESERVED_MASK                                    0x00000000
#define    DMAC_CH8DESTADDR_DESTADDR_SHIFT                                0
#define    DMAC_CH8DESTADDR_DESTADDR_MASK                                 0xFFFFFFFF

#define DMAC_CH8LLI_OFFSET                                                0x00000208
#define DMAC_CH8LLI_TYPE                                                  UInt32
#define DMAC_CH8LLI_RESERVED_MASK                                         0x00000002
#define    DMAC_CH8LLI_LLI_SHIFT                                          2
#define    DMAC_CH8LLI_LLI_MASK                                           0xFFFFFFFC
#define    DMAC_CH8LLI_LM_SHIFT                                           0
#define    DMAC_CH8LLI_LM_MASK                                            0x00000001

#define DMAC_CH8CONTROL_OFFSET                                            0x0000020C
#define DMAC_CH8CONTROL_TYPE                                              UInt32
#define DMAC_CH8CONTROL_RESERVED_MASK                                     0x00000000
#define    DMAC_CH8CONTROL_I_SHIFT                                        31
#define    DMAC_CH8CONTROL_I_MASK                                         0x80000000
#define    DMAC_CH8CONTROL_CACHEABLE_SHIFT                                30
#define    DMAC_CH8CONTROL_CACHEABLE_MASK                                 0x40000000
#define    DMAC_CH8CONTROL_BUFFERABLE_SHIFT                               29
#define    DMAC_CH8CONTROL_BUFFERABLE_MASK                                0x20000000
#define    DMAC_CH8CONTROL_MODE_SHIFT                                     28
#define    DMAC_CH8CONTROL_MODE_MASK                                      0x10000000
#define    DMAC_CH8CONTROL_DI_SHIFT                                       27
#define    DMAC_CH8CONTROL_DI_MASK                                        0x08000000
#define    DMAC_CH8CONTROL_SI_SHIFT                                       26
#define    DMAC_CH8CONTROL_SI_MASK                                        0x04000000
#define    DMAC_CH8CONTROL_D_SHIFT                                        25
#define    DMAC_CH8CONTROL_D_MASK                                         0x02000000
#define    DMAC_CH8CONTROL_S_SHIFT                                        24
#define    DMAC_CH8CONTROL_S_MASK                                         0x01000000
#define    DMAC_CH8CONTROL_DWIDTH_SHIFT                                   21
#define    DMAC_CH8CONTROL_DWIDTH_MASK                                    0x00E00000
#define       DMAC_CH8CONTROL_DWIDTH_CMD_SDWIDTH8BIT                      0x00000000
#define       DMAC_CH8CONTROL_DWIDTH_CMD_SDWIDTH16BIT                     0x00000001
#define       DMAC_CH8CONTROL_DWIDTH_CMD_SDWIDTH32BIT                     0x00000002
#define    DMAC_CH8CONTROL_SWIDTH_SHIFT                                   18
#define    DMAC_CH8CONTROL_SWIDTH_MASK                                    0x001C0000
#define       DMAC_CH8CONTROL_SWIDTH_CMD_SDWIDTH8BIT                      0x00000000
#define       DMAC_CH8CONTROL_SWIDTH_CMD_SDWIDTH16BIT                     0x00000001
#define       DMAC_CH8CONTROL_SWIDTH_CMD_SDWIDTH32BIT                     0x00000002
#define    DMAC_CH8CONTROL_DBSIZE_SHIFT                                   15
#define    DMAC_CH8CONTROL_DBSIZE_MASK                                    0x00038000
#define       DMAC_CH8CONTROL_DBSIZE_CMD_SDBSIZE1                         0x00000000
#define       DMAC_CH8CONTROL_DBSIZE_CMD_SDBSIZE4                         0x00000001
#define       DMAC_CH8CONTROL_DBSIZE_CMD_SDBSIZE8                         0x00000002
#define       DMAC_CH8CONTROL_DBSIZE_CMD_SDBSIZE16                        0x00000003
#define       DMAC_CH8CONTROL_DBSIZE_CMD_SDBSIZE32                        0x00000004
#define       DMAC_CH8CONTROL_DBSIZE_CMD_SDBSIZE64                        0x00000005
#define       DMAC_CH8CONTROL_DBSIZE_CMD_SDBSIZE128                       0x00000006
#define       DMAC_CH8CONTROL_DBSIZE_CMD_SDBSIZE256                       0x00000007
#define    DMAC_CH8CONTROL_SBSIZE_SHIFT                                   12
#define    DMAC_CH8CONTROL_SBSIZE_MASK                                    0x00007000
#define       DMAC_CH8CONTROL_SBSIZE_CMD_SDBSIZE1                         0x00000000
#define       DMAC_CH8CONTROL_SBSIZE_CMD_SDBSIZE4                         0x00000001
#define       DMAC_CH8CONTROL_SBSIZE_CMD_SDBSIZE8                         0x00000002
#define       DMAC_CH8CONTROL_SBSIZE_CMD_SDBSIZE16                        0x00000003
#define       DMAC_CH8CONTROL_SBSIZE_CMD_SDBSIZE32                        0x00000004
#define       DMAC_CH8CONTROL_SBSIZE_CMD_SDBSIZE64                        0x00000005
#define       DMAC_CH8CONTROL_SBSIZE_CMD_SDBSIZE128                       0x00000006
#define       DMAC_CH8CONTROL_SBSIZE_CMD_SDBSIZE256                       0x00000007
#define    DMAC_CH8CONTROL_TRANSFERSIZE_SHIFT                             0
#define    DMAC_CH8CONTROL_TRANSFERSIZE_MASK                              0x00000FFF

#define DMAC_CH8CONFIG_OFFSET                                             0x00000210
#define DMAC_CH8CONFIG_TYPE                                               UInt32
#define DMAC_CH8CONFIG_RESERVED_MASK                                      0xFFF80000
#define    DMAC_CH8CONFIG_H_SHIFT                                         18
#define    DMAC_CH8CONFIG_H_MASK                                          0x00040000
#define    DMAC_CH8CONFIG_A_SHIFT                                         17
#define    DMAC_CH8CONFIG_A_MASK                                          0x00020000
#define    DMAC_CH8CONFIG_L_SHIFT                                         16
#define    DMAC_CH8CONFIG_L_MASK                                          0x00010000
#define    DMAC_CH8CONFIG_ITC_SHIFT                                       15
#define    DMAC_CH8CONFIG_ITC_MASK                                        0x00008000
#define    DMAC_CH8CONFIG_IE_SHIFT                                        14
#define    DMAC_CH8CONFIG_IE_MASK                                         0x00004000
#define    DMAC_CH8CONFIG_FLOWCTRL_SHIFT                                  11
#define    DMAC_CH8CONFIG_FLOWCTRL_MASK                                   0x00003800
#define       DMAC_CH8CONFIG_FLOWCTRL_CMD_MEM2MEM_DMA                     0x00000000
#define       DMAC_CH8CONFIG_FLOWCTRL_CMD_MEM2PERIPH_DMA                  0x00000001
#define       DMAC_CH8CONFIG_FLOWCTRL_CMD_PERIPH2MEM_DMA                  0x00000002
#define       DMAC_CH8CONFIG_FLOWCTRL_CMD_PERIPH2PERIPH_DMA               0x00000003
#define       DMAC_CH8CONFIG_FLOWCTRL_CMD_PERIPH2PERIPH_DST               0x00000004
#define       DMAC_CH8CONFIG_FLOWCTRL_CMD_MEM2PERIPH_PERIPH               0x00000005
#define       DMAC_CH8CONFIG_FLOWCTRL_CMD_PERIPH2MEM_PERIPH               0x00000006
#define       DMAC_CH8CONFIG_FLOWCTRL_CMD_PERIPH2PERIPH_SRC               0x00000007
#define    DMAC_CH8CONFIG_DESTPERIPH_SHIFT                                6
#define    DMAC_CH8CONFIG_DESTPERIPH_MASK                                 0x000007C0
#define    DMAC_CH8CONFIG_SRCPERIPH_SHIFT                                 1
#define    DMAC_CH8CONFIG_SRCPERIPH_MASK                                  0x0000003E
#define    DMAC_CH8CONFIG_E_SHIFT                                         0
#define    DMAC_CH8CONFIG_E_MASK                                          0x00000001

#define DMAC_CH9SRCADDR_OFFSET                                            0x00000220
#define DMAC_CH9SRCADDR_TYPE                                              UInt32
#define DMAC_CH9SRCADDR_RESERVED_MASK                                     0x00000000
#define    DMAC_CH9SRCADDR_SRCADDR_SHIFT                                  0
#define    DMAC_CH9SRCADDR_SRCADDR_MASK                                   0xFFFFFFFF

#define DMAC_CH9DESTADDR_OFFSET                                           0x00000224
#define DMAC_CH9DESTADDR_TYPE                                             UInt32
#define DMAC_CH9DESTADDR_RESERVED_MASK                                    0x00000000
#define    DMAC_CH9DESTADDR_DESTADDR_SHIFT                                0
#define    DMAC_CH9DESTADDR_DESTADDR_MASK                                 0xFFFFFFFF

#define DMAC_CH9LLI_OFFSET                                                0x00000228
#define DMAC_CH9LLI_TYPE                                                  UInt32
#define DMAC_CH9LLI_RESERVED_MASK                                         0x00000002
#define    DMAC_CH9LLI_LLI_SHIFT                                          2
#define    DMAC_CH9LLI_LLI_MASK                                           0xFFFFFFFC
#define    DMAC_CH9LLI_LM_SHIFT                                           0
#define    DMAC_CH9LLI_LM_MASK                                            0x00000001

#define DMAC_CH9CONTROL_OFFSET                                            0x0000022C
#define DMAC_CH9CONTROL_TYPE                                              UInt32
#define DMAC_CH9CONTROL_RESERVED_MASK                                     0x00000000
#define    DMAC_CH9CONTROL_I_SHIFT                                        31
#define    DMAC_CH9CONTROL_I_MASK                                         0x80000000
#define    DMAC_CH9CONTROL_CACHEABLE_SHIFT                                30
#define    DMAC_CH9CONTROL_CACHEABLE_MASK                                 0x40000000
#define    DMAC_CH9CONTROL_BUFFERABLE_SHIFT                               29
#define    DMAC_CH9CONTROL_BUFFERABLE_MASK                                0x20000000
#define    DMAC_CH9CONTROL_MODE_SHIFT                                     28
#define    DMAC_CH9CONTROL_MODE_MASK                                      0x10000000
#define    DMAC_CH9CONTROL_DI_SHIFT                                       27
#define    DMAC_CH9CONTROL_DI_MASK                                        0x08000000
#define    DMAC_CH9CONTROL_SI_SHIFT                                       26
#define    DMAC_CH9CONTROL_SI_MASK                                        0x04000000
#define    DMAC_CH9CONTROL_D_SHIFT                                        25
#define    DMAC_CH9CONTROL_D_MASK                                         0x02000000
#define    DMAC_CH9CONTROL_S_SHIFT                                        24
#define    DMAC_CH9CONTROL_S_MASK                                         0x01000000
#define    DMAC_CH9CONTROL_DWIDTH_SHIFT                                   21
#define    DMAC_CH9CONTROL_DWIDTH_MASK                                    0x00E00000
#define       DMAC_CH9CONTROL_DWIDTH_CMD_SDWIDTH8BIT                      0x00000000
#define       DMAC_CH9CONTROL_DWIDTH_CMD_SDWIDTH16BIT                     0x00000001
#define       DMAC_CH9CONTROL_DWIDTH_CMD_SDWIDTH32BIT                     0x00000002
#define    DMAC_CH9CONTROL_SWIDTH_SHIFT                                   18
#define    DMAC_CH9CONTROL_SWIDTH_MASK                                    0x001C0000
#define       DMAC_CH9CONTROL_SWIDTH_CMD_SDWIDTH8BIT                      0x00000000
#define       DMAC_CH9CONTROL_SWIDTH_CMD_SDWIDTH16BIT                     0x00000001
#define       DMAC_CH9CONTROL_SWIDTH_CMD_SDWIDTH32BIT                     0x00000002
#define    DMAC_CH9CONTROL_DBSIZE_SHIFT                                   15
#define    DMAC_CH9CONTROL_DBSIZE_MASK                                    0x00038000
#define       DMAC_CH9CONTROL_DBSIZE_CMD_SDBSIZE1                         0x00000000
#define       DMAC_CH9CONTROL_DBSIZE_CMD_SDBSIZE4                         0x00000001
#define       DMAC_CH9CONTROL_DBSIZE_CMD_SDBSIZE8                         0x00000002
#define       DMAC_CH9CONTROL_DBSIZE_CMD_SDBSIZE16                        0x00000003
#define       DMAC_CH9CONTROL_DBSIZE_CMD_SDBSIZE32                        0x00000004
#define       DMAC_CH9CONTROL_DBSIZE_CMD_SDBSIZE64                        0x00000005
#define       DMAC_CH9CONTROL_DBSIZE_CMD_SDBSIZE128                       0x00000006
#define       DMAC_CH9CONTROL_DBSIZE_CMD_SDBSIZE256                       0x00000007
#define    DMAC_CH9CONTROL_SBSIZE_SHIFT                                   12
#define    DMAC_CH9CONTROL_SBSIZE_MASK                                    0x00007000
#define       DMAC_CH9CONTROL_SBSIZE_CMD_SDBSIZE1                         0x00000000
#define       DMAC_CH9CONTROL_SBSIZE_CMD_SDBSIZE4                         0x00000001
#define       DMAC_CH9CONTROL_SBSIZE_CMD_SDBSIZE8                         0x00000002
#define       DMAC_CH9CONTROL_SBSIZE_CMD_SDBSIZE16                        0x00000003
#define       DMAC_CH9CONTROL_SBSIZE_CMD_SDBSIZE32                        0x00000004
#define       DMAC_CH9CONTROL_SBSIZE_CMD_SDBSIZE64                        0x00000005
#define       DMAC_CH9CONTROL_SBSIZE_CMD_SDBSIZE128                       0x00000006
#define       DMAC_CH9CONTROL_SBSIZE_CMD_SDBSIZE256                       0x00000007
#define    DMAC_CH9CONTROL_TRANSFERSIZE_SHIFT                             0
#define    DMAC_CH9CONTROL_TRANSFERSIZE_MASK                              0x00000FFF

#define DMAC_CH9CONFIG_OFFSET                                             0x00000230
#define DMAC_CH9CONFIG_TYPE                                               UInt32
#define DMAC_CH9CONFIG_RESERVED_MASK                                      0xFFF80000
#define    DMAC_CH9CONFIG_H_SHIFT                                         18
#define    DMAC_CH9CONFIG_H_MASK                                          0x00040000
#define    DMAC_CH9CONFIG_A_SHIFT                                         17
#define    DMAC_CH9CONFIG_A_MASK                                          0x00020000
#define    DMAC_CH9CONFIG_L_SHIFT                                         16
#define    DMAC_CH9CONFIG_L_MASK                                          0x00010000
#define    DMAC_CH9CONFIG_ITC_SHIFT                                       15
#define    DMAC_CH9CONFIG_ITC_MASK                                        0x00008000
#define    DMAC_CH9CONFIG_IE_SHIFT                                        14
#define    DMAC_CH9CONFIG_IE_MASK                                         0x00004000
#define    DMAC_CH9CONFIG_FLOWCTRL_SHIFT                                  11
#define    DMAC_CH9CONFIG_FLOWCTRL_MASK                                   0x00003800
#define       DMAC_CH9CONFIG_FLOWCTRL_CMD_MEM2MEM_DMA                     0x00000000
#define       DMAC_CH9CONFIG_FLOWCTRL_CMD_MEM2PERIPH_DMA                  0x00000001
#define       DMAC_CH9CONFIG_FLOWCTRL_CMD_PERIPH2MEM_DMA                  0x00000002
#define       DMAC_CH9CONFIG_FLOWCTRL_CMD_PERIPH2PERIPH_DMA               0x00000003
#define       DMAC_CH9CONFIG_FLOWCTRL_CMD_PERIPH2PERIPH_DST               0x00000004
#define       DMAC_CH9CONFIG_FLOWCTRL_CMD_MEM2PERIPH_PERIPH               0x00000005
#define       DMAC_CH9CONFIG_FLOWCTRL_CMD_PERIPH2MEM_PERIPH               0x00000006
#define       DMAC_CH9CONFIG_FLOWCTRL_CMD_PERIPH2PERIPH_SRC               0x00000007
#define    DMAC_CH9CONFIG_DESTPERIPH_SHIFT                                6
#define    DMAC_CH9CONFIG_DESTPERIPH_MASK                                 0x000007C0
#define    DMAC_CH9CONFIG_SRCPERIPH_SHIFT                                 1
#define    DMAC_CH9CONFIG_SRCPERIPH_MASK                                  0x0000003E
#define    DMAC_CH9CONFIG_E_SHIFT                                         0
#define    DMAC_CH9CONFIG_E_MASK                                          0x00000001

#define DMAC_CH10SRCADDR_OFFSET                                           0x00000240
#define DMAC_CH10SRCADDR_TYPE                                             UInt32
#define DMAC_CH10SRCADDR_RESERVED_MASK                                    0x00000000
#define    DMAC_CH10SRCADDR_SRCADDR_SHIFT                                 0
#define    DMAC_CH10SRCADDR_SRCADDR_MASK                                  0xFFFFFFFF

#define DMAC_CH10DESTADDR_OFFSET                                          0x00000244
#define DMAC_CH10DESTADDR_TYPE                                            UInt32
#define DMAC_CH10DESTADDR_RESERVED_MASK                                   0x00000000
#define    DMAC_CH10DESTADDR_DESTADDR_SHIFT                               0
#define    DMAC_CH10DESTADDR_DESTADDR_MASK                                0xFFFFFFFF

#define DMAC_CH10LLI_OFFSET                                               0x00000248
#define DMAC_CH10LLI_TYPE                                                 UInt32
#define DMAC_CH10LLI_RESERVED_MASK                                        0x00000002
#define    DMAC_CH10LLI_LLI_SHIFT                                         2
#define    DMAC_CH10LLI_LLI_MASK                                          0xFFFFFFFC
#define    DMAC_CH10LLI_LM_SHIFT                                          0
#define    DMAC_CH10LLI_LM_MASK                                           0x00000001

#define DMAC_CH10CONTROL_OFFSET                                           0x0000024C
#define DMAC_CH10CONTROL_TYPE                                             UInt32
#define DMAC_CH10CONTROL_RESERVED_MASK                                    0x00000000
#define    DMAC_CH10CONTROL_I_SHIFT                                       31
#define    DMAC_CH10CONTROL_I_MASK                                        0x80000000
#define    DMAC_CH10CONTROL_CACHEABLE_SHIFT                               30
#define    DMAC_CH10CONTROL_CACHEABLE_MASK                                0x40000000
#define    DMAC_CH10CONTROL_BUFFERABLE_SHIFT                              29
#define    DMAC_CH10CONTROL_BUFFERABLE_MASK                               0x20000000
#define    DMAC_CH10CONTROL_MODE_SHIFT                                    28
#define    DMAC_CH10CONTROL_MODE_MASK                                     0x10000000
#define    DMAC_CH10CONTROL_DI_SHIFT                                      27
#define    DMAC_CH10CONTROL_DI_MASK                                       0x08000000
#define    DMAC_CH10CONTROL_SI_SHIFT                                      26
#define    DMAC_CH10CONTROL_SI_MASK                                       0x04000000
#define    DMAC_CH10CONTROL_D_SHIFT                                       25
#define    DMAC_CH10CONTROL_D_MASK                                        0x02000000
#define    DMAC_CH10CONTROL_S_SHIFT                                       24
#define    DMAC_CH10CONTROL_S_MASK                                        0x01000000
#define    DMAC_CH10CONTROL_DWIDTH_SHIFT                                  21
#define    DMAC_CH10CONTROL_DWIDTH_MASK                                   0x00E00000
#define       DMAC_CH10CONTROL_DWIDTH_CMD_SDWIDTH8BIT                     0x00000000
#define       DMAC_CH10CONTROL_DWIDTH_CMD_SDWIDTH16BIT                    0x00000001
#define       DMAC_CH10CONTROL_DWIDTH_CMD_SDWIDTH32BIT                    0x00000002
#define    DMAC_CH10CONTROL_SWIDTH_SHIFT                                  18
#define    DMAC_CH10CONTROL_SWIDTH_MASK                                   0x001C0000
#define       DMAC_CH10CONTROL_SWIDTH_CMD_SDWIDTH8BIT                     0x00000000
#define       DMAC_CH10CONTROL_SWIDTH_CMD_SDWIDTH16BIT                    0x00000001
#define       DMAC_CH10CONTROL_SWIDTH_CMD_SDWIDTH32BIT                    0x00000002
#define    DMAC_CH10CONTROL_DBSIZE_SHIFT                                  15
#define    DMAC_CH10CONTROL_DBSIZE_MASK                                   0x00038000
#define       DMAC_CH10CONTROL_DBSIZE_CMD_SDBSIZE1                        0x00000000
#define       DMAC_CH10CONTROL_DBSIZE_CMD_SDBSIZE4                        0x00000001
#define       DMAC_CH10CONTROL_DBSIZE_CMD_SDBSIZE8                        0x00000002
#define       DMAC_CH10CONTROL_DBSIZE_CMD_SDBSIZE16                       0x00000003
#define       DMAC_CH10CONTROL_DBSIZE_CMD_SDBSIZE32                       0x00000004
#define       DMAC_CH10CONTROL_DBSIZE_CMD_SDBSIZE64                       0x00000005
#define       DMAC_CH10CONTROL_DBSIZE_CMD_SDBSIZE128                      0x00000006
#define       DMAC_CH10CONTROL_DBSIZE_CMD_SDBSIZE256                      0x00000007
#define    DMAC_CH10CONTROL_SBSIZE_SHIFT                                  12
#define    DMAC_CH10CONTROL_SBSIZE_MASK                                   0x00007000
#define       DMAC_CH10CONTROL_SBSIZE_CMD_SDBSIZE1                        0x00000000
#define       DMAC_CH10CONTROL_SBSIZE_CMD_SDBSIZE4                        0x00000001
#define       DMAC_CH10CONTROL_SBSIZE_CMD_SDBSIZE8                        0x00000002
#define       DMAC_CH10CONTROL_SBSIZE_CMD_SDBSIZE16                       0x00000003
#define       DMAC_CH10CONTROL_SBSIZE_CMD_SDBSIZE32                       0x00000004
#define       DMAC_CH10CONTROL_SBSIZE_CMD_SDBSIZE64                       0x00000005
#define       DMAC_CH10CONTROL_SBSIZE_CMD_SDBSIZE128                      0x00000006
#define       DMAC_CH10CONTROL_SBSIZE_CMD_SDBSIZE256                      0x00000007
#define    DMAC_CH10CONTROL_TRANSFERSIZE_SHIFT                            0
#define    DMAC_CH10CONTROL_TRANSFERSIZE_MASK                             0x00000FFF

#define DMAC_CH10CONFIG_OFFSET                                            0x00000250
#define DMAC_CH10CONFIG_TYPE                                              UInt32
#define DMAC_CH10CONFIG_RESERVED_MASK                                     0xFFF80000
#define    DMAC_CH10CONFIG_H_SHIFT                                        18
#define    DMAC_CH10CONFIG_H_MASK                                         0x00040000
#define    DMAC_CH10CONFIG_A_SHIFT                                        17
#define    DMAC_CH10CONFIG_A_MASK                                         0x00020000
#define    DMAC_CH10CONFIG_L_SHIFT                                        16
#define    DMAC_CH10CONFIG_L_MASK                                         0x00010000
#define    DMAC_CH10CONFIG_ITC_SHIFT                                      15
#define    DMAC_CH10CONFIG_ITC_MASK                                       0x00008000
#define    DMAC_CH10CONFIG_IE_SHIFT                                       14
#define    DMAC_CH10CONFIG_IE_MASK                                        0x00004000
#define    DMAC_CH10CONFIG_FLOWCTRL_SHIFT                                 11
#define    DMAC_CH10CONFIG_FLOWCTRL_MASK                                  0x00003800
#define       DMAC_CH10CONFIG_FLOWCTRL_CMD_MEM2MEM_DMA                    0x00000000
#define       DMAC_CH10CONFIG_FLOWCTRL_CMD_MEM2PERIPH_DMA                 0x00000001
#define       DMAC_CH10CONFIG_FLOWCTRL_CMD_PERIPH2MEM_DMA                 0x00000002
#define       DMAC_CH10CONFIG_FLOWCTRL_CMD_PERIPH2PERIPH_DMA              0x00000003
#define       DMAC_CH10CONFIG_FLOWCTRL_CMD_PERIPH2PERIPH_DST              0x00000004
#define       DMAC_CH10CONFIG_FLOWCTRL_CMD_MEM2PERIPH_PERIPH              0x00000005
#define       DMAC_CH10CONFIG_FLOWCTRL_CMD_PERIPH2MEM_PERIPH              0x00000006
#define       DMAC_CH10CONFIG_FLOWCTRL_CMD_PERIPH2PERIPH_SRC              0x00000007
#define    DMAC_CH10CONFIG_DESTPERIPH_SHIFT                               6
#define    DMAC_CH10CONFIG_DESTPERIPH_MASK                                0x000007C0
#define    DMAC_CH10CONFIG_SRCPERIPH_SHIFT                                1
#define    DMAC_CH10CONFIG_SRCPERIPH_MASK                                 0x0000003E
#define    DMAC_CH10CONFIG_E_SHIFT                                        0
#define    DMAC_CH10CONFIG_E_MASK                                         0x00000001

#define DMAC_CH11SRCADDR_OFFSET                                           0x00000260
#define DMAC_CH11SRCADDR_TYPE                                             UInt32
#define DMAC_CH11SRCADDR_RESERVED_MASK                                    0x00000000
#define    DMAC_CH11SRCADDR_SRCADDR_SHIFT                                 0
#define    DMAC_CH11SRCADDR_SRCADDR_MASK                                  0xFFFFFFFF

#define DMAC_CH11DESTADDR_OFFSET                                          0x00000264
#define DMAC_CH11DESTADDR_TYPE                                            UInt32
#define DMAC_CH11DESTADDR_RESERVED_MASK                                   0x00000000
#define    DMAC_CH11DESTADDR_DESTADDR_SHIFT                               0
#define    DMAC_CH11DESTADDR_DESTADDR_MASK                                0xFFFFFFFF

#define DMAC_CH11LLI_OFFSET                                               0x00000268
#define DMAC_CH11LLI_TYPE                                                 UInt32
#define DMAC_CH11LLI_RESERVED_MASK                                        0x00000002
#define    DMAC_CH11LLI_LLI_SHIFT                                         2
#define    DMAC_CH11LLI_LLI_MASK                                          0xFFFFFFFC
#define    DMAC_CH11LLI_LM_SHIFT                                          0
#define    DMAC_CH11LLI_LM_MASK                                           0x00000001

#define DMAC_CH11CONTROL_OFFSET                                           0x0000026C
#define DMAC_CH11CONTROL_TYPE                                             UInt32
#define DMAC_CH11CONTROL_RESERVED_MASK                                    0x00000000
#define    DMAC_CH11CONTROL_I_SHIFT                                       31
#define    DMAC_CH11CONTROL_I_MASK                                        0x80000000
#define    DMAC_CH11CONTROL_CACHEABLE_SHIFT                               30
#define    DMAC_CH11CONTROL_CACHEABLE_MASK                                0x40000000
#define    DMAC_CH11CONTROL_BUFFERABLE_SHIFT                              29
#define    DMAC_CH11CONTROL_BUFFERABLE_MASK                               0x20000000
#define    DMAC_CH11CONTROL_MODE_SHIFT                                    28
#define    DMAC_CH11CONTROL_MODE_MASK                                     0x10000000
#define    DMAC_CH11CONTROL_DI_SHIFT                                      27
#define    DMAC_CH11CONTROL_DI_MASK                                       0x08000000
#define    DMAC_CH11CONTROL_SI_SHIFT                                      26
#define    DMAC_CH11CONTROL_SI_MASK                                       0x04000000
#define    DMAC_CH11CONTROL_D_SHIFT                                       25
#define    DMAC_CH11CONTROL_D_MASK                                        0x02000000
#define    DMAC_CH11CONTROL_S_SHIFT                                       24
#define    DMAC_CH11CONTROL_S_MASK                                        0x01000000
#define    DMAC_CH11CONTROL_DWIDTH_SHIFT                                  21
#define    DMAC_CH11CONTROL_DWIDTH_MASK                                   0x00E00000
#define       DMAC_CH11CONTROL_DWIDTH_CMD_SDWIDTH8BIT                     0x00000000
#define       DMAC_CH11CONTROL_DWIDTH_CMD_SDWIDTH16BIT                    0x00000001
#define       DMAC_CH11CONTROL_DWIDTH_CMD_SDWIDTH32BIT                    0x00000002
#define    DMAC_CH11CONTROL_SWIDTH_SHIFT                                  18
#define    DMAC_CH11CONTROL_SWIDTH_MASK                                   0x001C0000
#define       DMAC_CH11CONTROL_SWIDTH_CMD_SDWIDTH8BIT                     0x00000000
#define       DMAC_CH11CONTROL_SWIDTH_CMD_SDWIDTH16BIT                    0x00000001
#define       DMAC_CH11CONTROL_SWIDTH_CMD_SDWIDTH32BIT                    0x00000002
#define    DMAC_CH11CONTROL_DBSIZE_SHIFT                                  15
#define    DMAC_CH11CONTROL_DBSIZE_MASK                                   0x00038000
#define       DMAC_CH11CONTROL_DBSIZE_CMD_SDBSIZE1                        0x00000000
#define       DMAC_CH11CONTROL_DBSIZE_CMD_SDBSIZE4                        0x00000001
#define       DMAC_CH11CONTROL_DBSIZE_CMD_SDBSIZE8                        0x00000002
#define       DMAC_CH11CONTROL_DBSIZE_CMD_SDBSIZE16                       0x00000003
#define       DMAC_CH11CONTROL_DBSIZE_CMD_SDBSIZE32                       0x00000004
#define       DMAC_CH11CONTROL_DBSIZE_CMD_SDBSIZE64                       0x00000005
#define       DMAC_CH11CONTROL_DBSIZE_CMD_SDBSIZE128                      0x00000006
#define       DMAC_CH11CONTROL_DBSIZE_CMD_SDBSIZE256                      0x00000007
#define    DMAC_CH11CONTROL_SBSIZE_SHIFT                                  12
#define    DMAC_CH11CONTROL_SBSIZE_MASK                                   0x00007000
#define       DMAC_CH11CONTROL_SBSIZE_CMD_SDBSIZE1                        0x00000000
#define       DMAC_CH11CONTROL_SBSIZE_CMD_SDBSIZE4                        0x00000001
#define       DMAC_CH11CONTROL_SBSIZE_CMD_SDBSIZE8                        0x00000002
#define       DMAC_CH11CONTROL_SBSIZE_CMD_SDBSIZE16                       0x00000003
#define       DMAC_CH11CONTROL_SBSIZE_CMD_SDBSIZE32                       0x00000004
#define       DMAC_CH11CONTROL_SBSIZE_CMD_SDBSIZE64                       0x00000005
#define       DMAC_CH11CONTROL_SBSIZE_CMD_SDBSIZE128                      0x00000006
#define       DMAC_CH11CONTROL_SBSIZE_CMD_SDBSIZE256                      0x00000007
#define    DMAC_CH11CONTROL_TRANSFERSIZE_SHIFT                            0
#define    DMAC_CH11CONTROL_TRANSFERSIZE_MASK                             0x00000FFF

#define DMAC_CH11CONFIG_OFFSET                                            0x00000270
#define DMAC_CH11CONFIG_TYPE                                              UInt32
#define DMAC_CH11CONFIG_RESERVED_MASK                                     0xFFF80000
#define    DMAC_CH11CONFIG_H_SHIFT                                        18
#define    DMAC_CH11CONFIG_H_MASK                                         0x00040000
#define    DMAC_CH11CONFIG_A_SHIFT                                        17
#define    DMAC_CH11CONFIG_A_MASK                                         0x00020000
#define    DMAC_CH11CONFIG_L_SHIFT                                        16
#define    DMAC_CH11CONFIG_L_MASK                                         0x00010000
#define    DMAC_CH11CONFIG_ITC_SHIFT                                      15
#define    DMAC_CH11CONFIG_ITC_MASK                                       0x00008000
#define    DMAC_CH11CONFIG_IE_SHIFT                                       14
#define    DMAC_CH11CONFIG_IE_MASK                                        0x00004000
#define    DMAC_CH11CONFIG_FLOWCTRL_SHIFT                                 11
#define    DMAC_CH11CONFIG_FLOWCTRL_MASK                                  0x00003800
#define       DMAC_CH11CONFIG_FLOWCTRL_CMD_MEM2MEM_DMA                    0x00000000
#define       DMAC_CH11CONFIG_FLOWCTRL_CMD_MEM2PERIPH_DMA                 0x00000001
#define       DMAC_CH11CONFIG_FLOWCTRL_CMD_PERIPH2MEM_DMA                 0x00000002
#define       DMAC_CH11CONFIG_FLOWCTRL_CMD_PERIPH2PERIPH_DMA              0x00000003
#define       DMAC_CH11CONFIG_FLOWCTRL_CMD_PERIPH2PERIPH_DST              0x00000004
#define       DMAC_CH11CONFIG_FLOWCTRL_CMD_MEM2PERIPH_PERIPH              0x00000005
#define       DMAC_CH11CONFIG_FLOWCTRL_CMD_PERIPH2MEM_PERIPH              0x00000006
#define       DMAC_CH11CONFIG_FLOWCTRL_CMD_PERIPH2PERIPH_SRC              0x00000007
#define    DMAC_CH11CONFIG_DESTPERIPH_SHIFT                               6
#define    DMAC_CH11CONFIG_DESTPERIPH_MASK                                0x000007C0
#define    DMAC_CH11CONFIG_SRCPERIPH_SHIFT                                1
#define    DMAC_CH11CONFIG_SRCPERIPH_MASK                                 0x0000003E
#define    DMAC_CH11CONFIG_E_SHIFT                                        0
#define    DMAC_CH11CONFIG_E_MASK                                         0x00000001

#define DMAC_ITCR_OFFSET                                                  0x00000500
#define DMAC_ITCR_TYPE                                                    UInt32
#define DMAC_ITCR_RESERVED_MASK                                           0xFFFFFFFE
#define    DMAC_ITCR_T_SHIFT                                              0
#define    DMAC_ITCR_T_MASK                                               0x00000001

#define DMAC_ITOP1_OFFSET                                                 0x00000504
#define DMAC_ITOP1_TYPE                                                   UInt32
#define DMAC_ITOP1_RESERVED_MASK                                          0xFFFF0000
#define    DMAC_ITOP1_DMACCLR_SHIFT                                       0
#define    DMAC_ITOP1_DMACCLR_MASK                                        0x0000FFFF

#define DMAC_ITOP2_OFFSET                                                 0x00000508
#define DMAC_ITOP2_TYPE                                                   UInt32
#define DMAC_ITOP2_RESERVED_MASK                                          0xFFFF0000
#define    DMAC_ITOP2_DMACCLR_SHIFT                                       0
#define    DMAC_ITOP2_DMACCLR_MASK                                        0x0000FFFF

#define DMAC_ITOP3_OFFSET                                                 0x0000050C
#define DMAC_ITOP3_TYPE                                                   UInt32
#define DMAC_ITOP3_RESERVED_MASK                                          0xFFFFFFFC
#define    DMAC_ITOP3_TC_SHIFT                                            1
#define    DMAC_ITOP3_TC_MASK                                             0x00000002
#define    DMAC_ITOP3_E_SHIFT                                             0
#define    DMAC_ITOP3_E_MASK                                              0x00000001

#define DMAC_PERIPHID0_OFFSET                                             0x00000FE0
#define DMAC_PERIPHID0_TYPE                                               UInt32
#define DMAC_PERIPHID0_RESERVED_MASK                                      0xFFFFFF00
#define    DMAC_PERIPHID0_PARTNUMBER0_SHIFT                               0
#define    DMAC_PERIPHID0_PARTNUMBER0_MASK                                0x000000FF

#define DMAC_PERIPHID1_OFFSET                                             0x00000FE4
#define DMAC_PERIPHID1_TYPE                                               UInt32
#define DMAC_PERIPHID1_RESERVED_MASK                                      0xFFFFFF00
#define    DMAC_PERIPHID1_DESIGNER0_SHIFT                                 4
#define    DMAC_PERIPHID1_DESIGNER0_MASK                                  0x000000F0
#define    DMAC_PERIPHID1_PARTNUMBER1_SHIFT                               0
#define    DMAC_PERIPHID1_PARTNUMBER1_MASK                                0x0000000F

#define DMAC_PERIPHID2_OFFSET                                             0x00000FE8
#define DMAC_PERIPHID2_TYPE                                               UInt32
#define DMAC_PERIPHID2_RESERVED_MASK                                      0xFFFFFF00
#define    DMAC_PERIPHID2_REVISION_SHIFT                                  4
#define    DMAC_PERIPHID2_REVISION_MASK                                   0x000000F0
#define    DMAC_PERIPHID2_DESGINER1_SHIFT                                 0
#define    DMAC_PERIPHID2_DESGINER1_MASK                                  0x0000000F

#define DMAC_PERIPHID3_OFFSET                                             0x00000FEC
#define DMAC_PERIPHID3_TYPE                                               UInt32
#define DMAC_PERIPHID3_RESERVED_MASK                                      0xFFFFFF00
#define    DMAC_PERIPHID3_CONFIG_NUMDMACSOURCEREQS_SHIFT                  7
#define    DMAC_PERIPHID3_CONFIG_NUMDMACSOURCEREQS_MASK                   0x00000080
#define    DMAC_PERIPHID3_CONFIG_AHBMASTERBUSWIDTH_SHIFT                  4
#define    DMAC_PERIPHID3_CONFIG_AHBMASTERBUSWIDTH_MASK                   0x00000070
#define    DMAC_PERIPHID3_CONFIG_NUMAHBMASTERS_SHIFT                      3
#define    DMAC_PERIPHID3_CONFIG_NUMAHBMASTERS_MASK                       0x00000008
#define    DMAC_PERIPHID3_CONFIG_NUMCHANNELS_SHIFT                        0
#define    DMAC_PERIPHID3_CONFIG_NUMCHANNELS_MASK                         0x00000007

#define DMAC_PCELLID0_OFFSET                                              0x00000FF0
#define DMAC_PCELLID0_TYPE                                                UInt32
#define DMAC_PCELLID0_RESERVED_MASK                                       0xFFFFFF00
#define    DMAC_PCELLID0_PCELLID0_SHIFT                                   0
#define    DMAC_PCELLID0_PCELLID0_MASK                                    0x000000FF

#define DMAC_PCELLID1_OFFSET                                              0x00000FF4
#define DMAC_PCELLID1_TYPE                                                UInt32
#define DMAC_PCELLID1_RESERVED_MASK                                       0xFFFFFF00
#define    DMAC_PCELLID1_PCELLID1_SHIFT                                   0
#define    DMAC_PCELLID1_PCELLID1_MASK                                    0x000000FF

#define DMAC_PCELLID2_OFFSET                                              0x00000FF8
#define DMAC_PCELLID2_TYPE                                                UInt32
#define DMAC_PCELLID2_RESERVED_MASK                                       0xFFFFFF00
#define    DMAC_PCELLID2_PCELLID2_SHIFT                                   0
#define    DMAC_PCELLID2_PCELLID2_MASK                                    0x000000FF

#define DMAC_PCELLID3_OFFSET                                              0x00000FFC
#define DMAC_PCELLID3_TYPE                                                UInt32
#define DMAC_PCELLID3_RESERVED_MASK                                       0xFFFFFF00
#define    DMAC_PCELLID3_PCELLID3_SHIFT                                   0
#define    DMAC_PCELLID3_PCELLID3_MASK                                    0x000000FF

#endif /* __BRCM_RDB_DMAC_H__ */


