INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/manis/Desktop/RTL_Semester/bridge_rtl/bridge_rtl.srcs/sources_1/new/bridge_rtl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_rtl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/manis/Desktop/RTL_Semester/bridge_rtl/bridge_rtl.srcs/sim_1/new/bridge_rtl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_rtl_tb
