###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Tue Nov  8 20:47:59 2016
#  Command:           optDesign -preCTS -drv
###############################################################
Path 1: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[8]          (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.571
= Slack Time                    0.579
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                     |         |       |       |  Time   |   Time   | 
     |-----------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^        |         | 0.000 |       |   0.000 |    0.579 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v          | INVX8   | 0.000 | 0.000 |   0.000 |    0.579 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^          | INVX4   | 0.000 | 0.000 |   0.000 |    0.579 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v        | DFFSR   | 0.014 | 0.129 |   0.129 |    0.708 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v          | BUFX2   | 0.003 | 0.034 |   0.163 |    0.742 | 
     | U442                        | A v -> Y v          | BUFX2   | 0.033 | 0.055 |   0.218 |    0.797 | 
     | U441                        | A v -> Y ^          | INVX1   | 0.086 | 0.078 |   0.296 |    0.875 | 
     | U304                        | A ^ -> Y ^          | OR2X2   | 0.023 | 0.048 |   0.344 |    0.923 | 
     | U302                        | B ^ -> Y ^          | OR2X2   | 0.170 | 0.144 |   0.488 |    1.067 | 
     | U258                        | A ^ -> Y v          | INVX4   | 0.508 | 0.173 |   0.661 |    1.240 | 
     | U272                        | B v -> Y v          | OR2X2   | 0.131 | 0.167 |   0.828 |    1.407 | 
     | U273                        | A v -> Y ^          | INVX2   | 0.641 | 0.359 |   1.187 |    1.766 | 
     | U575                        | C ^ -> Y v          | AOI22X1 | 0.135 | 0.191 |   1.378 |    1.957 | 
     | FE_OFCC103_n421             | A v -> Y v          | BUFX2   | 0.039 | 0.071 |   1.449 |    2.028 | 
     | U275                        | A v -> Y v          | BUFX2   | 0.022 | 0.051 |   1.499 |    2.078 | 
     | U576                        | A v -> Y ^          | INVX1   | 0.080 | 0.070 |   1.570 |    2.149 | 
     |                             | reg_write_addr[8] ^ |         | 0.080 | 0.001 |   1.571 |    2.150 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 2: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[9]          (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.571
= Slack Time                    0.579
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                     |         |       |       |  Time   |   Time   | 
     |-----------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^        |         | 0.000 |       |   0.000 |    0.579 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v          | INVX8   | 0.000 | 0.000 |   0.000 |    0.579 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^          | INVX4   | 0.000 | 0.000 |   0.000 |    0.579 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v        | DFFSR   | 0.014 | 0.129 |   0.129 |    0.708 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v          | BUFX2   | 0.003 | 0.034 |   0.163 |    0.742 | 
     | U442                        | A v -> Y v          | BUFX2   | 0.033 | 0.055 |   0.218 |    0.798 | 
     | U441                        | A v -> Y ^          | INVX1   | 0.086 | 0.078 |   0.296 |    0.876 | 
     | U304                        | A ^ -> Y ^          | OR2X2   | 0.023 | 0.048 |   0.344 |    0.923 | 
     | U302                        | B ^ -> Y ^          | OR2X2   | 0.170 | 0.144 |   0.488 |    1.067 | 
     | U258                        | A ^ -> Y v          | INVX4   | 0.508 | 0.173 |   0.661 |    1.240 | 
     | U272                        | B v -> Y v          | OR2X2   | 0.131 | 0.167 |   0.828 |    1.407 | 
     | U273                        | A v -> Y ^          | INVX2   | 0.641 | 0.359 |   1.187 |    1.766 | 
     | U577                        | C ^ -> Y v          | AOI22X1 | 0.136 | 0.192 |   1.379 |    1.958 | 
     | FE_OFCC102_n422             | A v -> Y v          | BUFX2   | 0.031 | 0.062 |   1.441 |    2.020 | 
     | U276                        | A v -> Y v          | BUFX2   | 0.039 | 0.063 |   1.504 |    2.084 | 
     | U578                        | A v -> Y ^          | INVX1   | 0.063 | 0.066 |   1.570 |    2.149 | 
     |                             | reg_write_addr[9] ^ |         | 0.063 | 0.001 |   1.571 |    2.150 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 3: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[10]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.550
= Slack Time                    0.600
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                      |         |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^         |         | 0.000 |       |   0.000 |    0.600 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v           | INVX8   | 0.000 | 0.000 |   0.000 |    0.600 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^           | INVX4   | 0.000 | 0.000 |   0.000 |    0.600 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v         | DFFSR   | 0.014 | 0.129 |   0.129 |    0.729 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v           | BUFX2   | 0.003 | 0.034 |   0.163 |    0.763 | 
     | U442                        | A v -> Y v           | BUFX2   | 0.033 | 0.055 |   0.218 |    0.818 | 
     | U441                        | A v -> Y ^           | INVX1   | 0.086 | 0.078 |   0.296 |    0.896 | 
     | U304                        | A ^ -> Y ^           | OR2X2   | 0.023 | 0.048 |   0.344 |    0.944 | 
     | U302                        | B ^ -> Y ^           | OR2X2   | 0.170 | 0.144 |   0.488 |    1.088 | 
     | U258                        | A ^ -> Y v           | INVX4   | 0.508 | 0.173 |   0.661 |    1.261 | 
     | U272                        | B v -> Y v           | OR2X2   | 0.131 | 0.167 |   0.828 |    1.428 | 
     | U273                        | A v -> Y ^           | INVX2   | 0.641 | 0.359 |   1.187 |    1.787 | 
     | U579                        | C ^ -> Y v           | AOI22X1 | 0.139 | 0.185 |   1.372 |    1.972 | 
     | FE_OFCC101_n423             | A v -> Y v           | BUFX2   | 0.033 | 0.064 |   1.436 |    2.036 | 
     | U277                        | A v -> Y v           | BUFX2   | 0.026 | 0.053 |   1.489 |    2.089 | 
     | U580                        | A v -> Y ^           | INVX1   | 0.062 | 0.060 |   1.549 |    2.149 | 
     |                             | reg_write_addr[10] ^ |         | 0.062 | 0.001 |   1.550 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 4: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[30]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.546
= Slack Time                    0.604
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                      |         |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^         |         | 0.000 |       |   0.000 |    0.604 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v           | INVX8   | 0.000 | 0.000 |   0.000 |    0.604 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^           | INVX4   | 0.000 | 0.000 |   0.000 |    0.604 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v         | DFFSR   | 0.014 | 0.129 |   0.129 |    0.733 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v           | BUFX2   | 0.003 | 0.034 |   0.163 |    0.767 | 
     | U442                        | A v -> Y v           | BUFX2   | 0.033 | 0.055 |   0.218 |    0.823 | 
     | U441                        | A v -> Y ^           | INVX1   | 0.086 | 0.078 |   0.296 |    0.900 | 
     | U304                        | A ^ -> Y ^           | OR2X2   | 0.023 | 0.048 |   0.344 |    0.948 | 
     | U302                        | B ^ -> Y ^           | OR2X2   | 0.170 | 0.144 |   0.488 |    1.092 | 
     | U258                        | A ^ -> Y v           | INVX4   | 0.508 | 0.173 |   0.661 |    1.265 | 
     | U272                        | B v -> Y v           | OR2X2   | 0.131 | 0.167 |   0.828 |    1.432 | 
     | U273                        | A v -> Y ^           | INVX2   | 0.641 | 0.359 |   1.187 |    1.791 | 
     | U619                        | C ^ -> Y v           | AOI22X1 | 0.135 | 0.185 |   1.372 |    1.976 | 
     | FE_OFCC81_n443              | A v -> Y v           | BUFX2   | 0.030 | 0.061 |   1.433 |    2.037 | 
     | U297                        | A v -> Y v           | BUFX2   | 0.015 | 0.044 |   1.477 |    2.081 | 
     | U620                        | A v -> Y ^           | INVX1   | 0.079 | 0.067 |   1.544 |    2.149 | 
     |                             | reg_write_addr[30] ^ |         | 0.079 | 0.001 |   1.546 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 5: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[5]          (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.541
= Slack Time                    0.609
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                     |         |       |       |  Time   |   Time   | 
     |-----------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^        |         | 0.000 |       |   0.000 |    0.609 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v          | INVX8   | 0.000 | 0.000 |   0.000 |    0.609 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^          | INVX4   | 0.000 | 0.000 |   0.000 |    0.609 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v        | DFFSR   | 0.014 | 0.129 |   0.129 |    0.738 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v          | BUFX2   | 0.003 | 0.034 |   0.163 |    0.772 | 
     | U442                        | A v -> Y v          | BUFX2   | 0.033 | 0.055 |   0.218 |    0.827 | 
     | U441                        | A v -> Y ^          | INVX1   | 0.086 | 0.078 |   0.296 |    0.905 | 
     | U304                        | A ^ -> Y ^          | OR2X2   | 0.023 | 0.048 |   0.344 |    0.953 | 
     | U302                        | B ^ -> Y ^          | OR2X2   | 0.170 | 0.144 |   0.488 |    1.097 | 
     | U258                        | A ^ -> Y v          | INVX4   | 0.508 | 0.173 |   0.661 |    1.269 | 
     | U272                        | B v -> Y v          | OR2X2   | 0.131 | 0.167 |   0.828 |    1.436 | 
     | U273                        | A v -> Y ^          | INVX2   | 0.641 | 0.359 |   1.187 |    1.795 | 
     | U569                        | C ^ -> Y v          | AOI22X1 | 0.136 | 0.192 |   1.378 |    1.987 | 
     | FE_OFCC105_n418             | A v -> Y v          | BUFX2   | 0.035 | 0.066 |   1.445 |    2.053 | 
     | U274                        | A v -> Y v          | BUFX2   | 0.014 | 0.044 |   1.489 |    2.098 | 
     | U570                        | A v -> Y ^          | INVX1   | 0.054 | 0.052 |   1.541 |    2.149 | 
     |                             | reg_write_addr[5] ^ |         | 0.054 | 0.001 |   1.541 |    2.150 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 6: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[26]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.541
= Slack Time                    0.609
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                      |         |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^         |         | 0.000 |       |   0.000 |    0.609 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v           | INVX8   | 0.000 | 0.000 |   0.000 |    0.609 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^           | INVX4   | 0.000 | 0.000 |   0.000 |    0.609 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v         | DFFSR   | 0.014 | 0.129 |   0.129 |    0.738 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v           | BUFX2   | 0.003 | 0.034 |   0.163 |    0.772 | 
     | U442                        | A v -> Y v           | BUFX2   | 0.033 | 0.055 |   0.218 |    0.827 | 
     | U441                        | A v -> Y ^           | INVX1   | 0.086 | 0.078 |   0.296 |    0.905 | 
     | U304                        | A ^ -> Y ^           | OR2X2   | 0.023 | 0.048 |   0.344 |    0.953 | 
     | U302                        | B ^ -> Y ^           | OR2X2   | 0.170 | 0.144 |   0.488 |    1.097 | 
     | U258                        | A ^ -> Y v           | INVX4   | 0.508 | 0.173 |   0.661 |    1.270 | 
     | U272                        | B v -> Y v           | OR2X2   | 0.131 | 0.167 |   0.828 |    1.437 | 
     | U273                        | A v -> Y ^           | INVX2   | 0.641 | 0.359 |   1.187 |    1.796 | 
     | U611                        | C ^ -> Y v           | AOI22X1 | 0.136 | 0.192 |   1.378 |    1.988 | 
     | FE_OFCC85_n439              | A v -> Y v           | BUFX2   | 0.030 | 0.061 |   1.439 |    2.048 | 
     | U293                        | A v -> Y v           | BUFX2   | 0.020 | 0.048 |   1.487 |    2.097 | 
     | U612                        | A v -> Y ^           | INVX1   | 0.053 | 0.053 |   1.540 |    2.149 | 
     |                             | reg_write_addr[26] ^ |         | 0.053 | 0.001 |   1.541 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 7: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[31]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.540
= Slack Time                    0.610
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                      |         |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^         |         | 0.000 |       |   0.000 |    0.610 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v           | INVX8   | 0.000 | 0.000 |   0.000 |    0.610 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^           | INVX4   | 0.000 | 0.000 |   0.000 |    0.610 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v         | DFFSR   | 0.014 | 0.129 |   0.129 |    0.739 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v           | BUFX2   | 0.003 | 0.034 |   0.163 |    0.773 | 
     | U442                        | A v -> Y v           | BUFX2   | 0.033 | 0.055 |   0.218 |    0.828 | 
     | U441                        | A v -> Y ^           | INVX1   | 0.086 | 0.078 |   0.296 |    0.906 | 
     | U304                        | A ^ -> Y ^           | OR2X2   | 0.023 | 0.048 |   0.344 |    0.954 | 
     | U302                        | B ^ -> Y ^           | OR2X2   | 0.170 | 0.144 |   0.488 |    1.098 | 
     | U258                        | A ^ -> Y v           | INVX4   | 0.508 | 0.173 |   0.661 |    1.270 | 
     | U272                        | B v -> Y v           | OR2X2   | 0.131 | 0.167 |   0.828 |    1.437 | 
     | U273                        | A v -> Y ^           | INVX2   | 0.641 | 0.359 |   1.187 |    1.797 | 
     | U621                        | C ^ -> Y v           | AOI22X1 | 0.137 | 0.191 |   1.378 |    1.988 | 
     | FE_OFCC80_n444              | A v -> Y v           | BUFX2   | 0.030 | 0.061 |   1.439 |    2.049 | 
     | U298                        | A v -> Y v           | BUFX2   | 0.011 | 0.041 |   1.480 |    2.090 | 
     | U622                        | A v -> Y ^           | INVX1   | 0.068 | 0.059 |   1.539 |    2.149 | 
     |                             | reg_write_addr[31] ^ |         | 0.068 | 0.001 |   1.540 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 8: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[25]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.539
= Slack Time                    0.611
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                      |         |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^         |         | 0.000 |       |   0.000 |    0.611 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v           | INVX8   | 0.000 | 0.000 |   0.000 |    0.611 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^           | INVX4   | 0.000 | 0.000 |   0.000 |    0.611 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v         | DFFSR   | 0.014 | 0.129 |   0.129 |    0.740 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v           | BUFX2   | 0.003 | 0.034 |   0.163 |    0.774 | 
     | U442                        | A v -> Y v           | BUFX2   | 0.033 | 0.055 |   0.218 |    0.830 | 
     | U441                        | A v -> Y ^           | INVX1   | 0.086 | 0.078 |   0.296 |    0.908 | 
     | U304                        | A ^ -> Y ^           | OR2X2   | 0.023 | 0.048 |   0.344 |    0.955 | 
     | U302                        | B ^ -> Y ^           | OR2X2   | 0.170 | 0.144 |   0.488 |    1.099 | 
     | U258                        | A ^ -> Y v           | INVX4   | 0.508 | 0.173 |   0.661 |    1.272 | 
     | U272                        | B v -> Y v           | OR2X2   | 0.131 | 0.167 |   0.828 |    1.439 | 
     | U273                        | A v -> Y ^           | INVX2   | 0.641 | 0.359 |   1.187 |    1.798 | 
     | U609                        | C ^ -> Y v           | AOI22X1 | 0.137 | 0.192 |   1.379 |    1.990 | 
     | FE_OFCC86_n438              | A v -> Y v           | BUFX2   | 0.029 | 0.059 |   1.438 |    2.050 | 
     | U292                        | A v -> Y v           | BUFX2   | 0.009 | 0.039 |   1.477 |    2.089 | 
     | U610                        | A v -> Y ^           | INVX1   | 0.070 | 0.060 |   1.538 |    2.149 | 
     |                             | reg_write_addr[25] ^ |         | 0.070 | 0.001 |   1.539 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 9: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[28]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.537
= Slack Time                    0.613
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                      |         |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^         |         | 0.000 |       |   0.000 |    0.613 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v           | INVX8   | 0.000 | 0.000 |   0.000 |    0.613 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^           | INVX4   | 0.000 | 0.000 |   0.000 |    0.613 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v         | DFFSR   | 0.014 | 0.129 |   0.129 |    0.742 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v           | BUFX2   | 0.003 | 0.034 |   0.163 |    0.776 | 
     | U442                        | A v -> Y v           | BUFX2   | 0.033 | 0.055 |   0.218 |    0.832 | 
     | U441                        | A v -> Y ^           | INVX1   | 0.086 | 0.078 |   0.296 |    0.909 | 
     | U304                        | A ^ -> Y ^           | OR2X2   | 0.023 | 0.048 |   0.344 |    0.957 | 
     | U302                        | B ^ -> Y ^           | OR2X2   | 0.170 | 0.144 |   0.488 |    1.101 | 
     | U258                        | A ^ -> Y v           | INVX4   | 0.508 | 0.173 |   0.661 |    1.274 | 
     | U272                        | B v -> Y v           | OR2X2   | 0.131 | 0.167 |   0.828 |    1.441 | 
     | U273                        | A v -> Y ^           | INVX2   | 0.641 | 0.359 |   1.187 |    1.800 | 
     | U615                        | C ^ -> Y v           | AOI22X1 | 0.148 | 0.179 |   1.366 |    1.979 | 
     | FE_OFCC83_n441              | A v -> Y v           | BUFX2   | 0.032 | 0.063 |   1.428 |    2.042 | 
     | U295                        | A v -> Y v           | BUFX2   | 0.026 | 0.053 |   1.481 |    2.094 | 
     | U616                        | A v -> Y ^           | INVX1   | 0.054 | 0.055 |   1.536 |    2.149 | 
     |                             | reg_write_addr[28] ^ |         | 0.054 | 0.001 |   1.537 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 10: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[13]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.537
= Slack Time                    0.613
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                      |         |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^         |         | 0.000 |       |   0.000 |    0.613 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v           | INVX8   | 0.000 | 0.000 |   0.000 |    0.613 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^           | INVX4   | 0.000 | 0.000 |   0.000 |    0.613 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v         | DFFSR   | 0.014 | 0.129 |   0.129 |    0.743 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v           | BUFX2   | 0.003 | 0.034 |   0.163 |    0.776 | 
     | U442                        | A v -> Y v           | BUFX2   | 0.033 | 0.055 |   0.218 |    0.832 | 
     | U441                        | A v -> Y ^           | INVX1   | 0.086 | 0.078 |   0.296 |    0.910 | 
     | U304                        | A ^ -> Y ^           | OR2X2   | 0.023 | 0.048 |   0.344 |    0.958 | 
     | U302                        | B ^ -> Y ^           | OR2X2   | 0.170 | 0.144 |   0.488 |    1.102 | 
     | U258                        | A ^ -> Y v           | INVX4   | 0.508 | 0.173 |   0.661 |    1.274 | 
     | U272                        | B v -> Y v           | OR2X2   | 0.131 | 0.167 |   0.828 |    1.441 | 
     | U273                        | A v -> Y ^           | INVX2   | 0.641 | 0.359 |   1.187 |    1.800 | 
     | U585                        | C ^ -> Y v           | AOI22X1 | 0.140 | 0.179 |   1.365 |    1.979 | 
     | FE_OFCC98_n426              | A v -> Y v           | BUFX2   | 0.034 | 0.066 |   1.431 |    2.045 | 
     | U280                        | A v -> Y v           | BUFX2   | 0.015 | 0.044 |   1.476 |    2.089 | 
     | U586                        | A v -> Y ^           | INVX1   | 0.067 | 0.060 |   1.535 |    2.149 | 
     |                             | reg_write_addr[13] ^ |         | 0.067 | 0.001 |   1.537 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 11: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[24]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.537
= Slack Time                    0.613
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                      |         |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^         |         | 0.000 |       |   0.000 |    0.613 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v           | INVX8   | 0.000 | 0.000 |   0.000 |    0.613 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^           | INVX4   | 0.000 | 0.000 |   0.000 |    0.613 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v         | DFFSR   | 0.014 | 0.129 |   0.129 |    0.743 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v           | BUFX2   | 0.003 | 0.034 |   0.163 |    0.776 | 
     | U442                        | A v -> Y v           | BUFX2   | 0.033 | 0.055 |   0.218 |    0.832 | 
     | U441                        | A v -> Y ^           | INVX1   | 0.086 | 0.078 |   0.296 |    0.910 | 
     | U304                        | A ^ -> Y ^           | OR2X2   | 0.023 | 0.048 |   0.344 |    0.958 | 
     | U302                        | B ^ -> Y ^           | OR2X2   | 0.170 | 0.144 |   0.488 |    1.102 | 
     | U258                        | A ^ -> Y v           | INVX4   | 0.508 | 0.173 |   0.661 |    1.274 | 
     | U272                        | B v -> Y v           | OR2X2   | 0.131 | 0.167 |   0.828 |    1.441 | 
     | U273                        | A v -> Y ^           | INVX2   | 0.641 | 0.359 |   1.187 |    1.800 | 
     | U607                        | C ^ -> Y v           | AOI22X1 | 0.137 | 0.192 |   1.378 |    1.992 | 
     | FE_OFCC87_n437              | A v -> Y v           | BUFX2   | 0.031 | 0.062 |   1.440 |    2.054 | 
     | U291                        | A v -> Y v           | BUFX2   | 0.010 | 0.040 |   1.480 |    2.094 | 
     | U608                        | A v -> Y ^           | INVX1   | 0.062 | 0.055 |   1.536 |    2.149 | 
     |                             | reg_write_addr[24] ^ |         | 0.062 | 0.001 |   1.537 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 12: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[23]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.535
= Slack Time                    0.615
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                      |         |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^         |         | 0.000 |       |   0.000 |    0.615 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v           | INVX8   | 0.000 | 0.000 |   0.000 |    0.615 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^           | INVX4   | 0.000 | 0.000 |   0.000 |    0.615 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v         | DFFSR   | 0.014 | 0.129 |   0.129 |    0.744 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v           | BUFX2   | 0.003 | 0.034 |   0.163 |    0.778 | 
     | U442                        | A v -> Y v           | BUFX2   | 0.033 | 0.055 |   0.218 |    0.833 | 
     | U441                        | A v -> Y ^           | INVX1   | 0.086 | 0.078 |   0.296 |    0.911 | 
     | U304                        | A ^ -> Y ^           | OR2X2   | 0.023 | 0.048 |   0.344 |    0.959 | 
     | U302                        | B ^ -> Y ^           | OR2X2   | 0.170 | 0.144 |   0.488 |    1.103 | 
     | U258                        | A ^ -> Y v           | INVX4   | 0.508 | 0.173 |   0.661 |    1.276 | 
     | U272                        | B v -> Y v           | OR2X2   | 0.131 | 0.167 |   0.828 |    1.442 | 
     | U273                        | A v -> Y ^           | INVX2   | 0.641 | 0.359 |   1.187 |    1.802 | 
     | U605                        | C ^ -> Y v           | AOI22X1 | 0.141 | 0.180 |   1.367 |    1.982 | 
     | FE_OFCC88_n436              | A v -> Y v           | BUFX2   | 0.032 | 0.063 |   1.430 |    2.044 | 
     | U290                        | A v -> Y v           | BUFX2   | 0.016 | 0.045 |   1.475 |    2.090 | 
     | U606                        | A v -> Y ^           | INVX1   | 0.065 | 0.059 |   1.534 |    2.149 | 
     |                             | reg_write_addr[23] ^ |         | 0.065 | 0.001 |   1.535 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 13: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[27]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.535
= Slack Time                    0.616
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                      |         |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^         |         | 0.000 |       |   0.000 |    0.615 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v           | INVX8   | 0.000 | 0.000 |   0.000 |    0.615 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^           | INVX4   | 0.000 | 0.000 |   0.000 |    0.615 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v         | DFFSR   | 0.014 | 0.129 |   0.129 |    0.745 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v           | BUFX2   | 0.003 | 0.034 |   0.163 |    0.778 | 
     | U442                        | A v -> Y v           | BUFX2   | 0.033 | 0.055 |   0.218 |    0.834 | 
     | U441                        | A v -> Y ^           | INVX1   | 0.086 | 0.078 |   0.296 |    0.912 | 
     | U304                        | A ^ -> Y ^           | OR2X2   | 0.023 | 0.048 |   0.344 |    0.960 | 
     | U302                        | B ^ -> Y ^           | OR2X2   | 0.170 | 0.144 |   0.488 |    1.104 | 
     | U258                        | A ^ -> Y v           | INVX4   | 0.508 | 0.173 |   0.661 |    1.276 | 
     | U272                        | B v -> Y v           | OR2X2   | 0.131 | 0.167 |   0.828 |    1.443 | 
     | U273                        | A v -> Y ^           | INVX2   | 0.641 | 0.359 |   1.187 |    1.802 | 
     | U613                        | C ^ -> Y v           | AOI22X1 | 0.140 | 0.163 |   1.350 |    1.965 | 
     | FE_OFCC84_n440              | A v -> Y v           | BUFX2   | 0.033 | 0.064 |   1.413 |    2.029 | 
     | U294                        | A v -> Y v           | BUFX2   | 0.035 | 0.060 |   1.474 |    2.089 | 
     | U614                        | A v -> Y ^           | INVX1   | 0.056 | 0.060 |   1.534 |    2.149 | 
     |                             | reg_write_addr[27] ^ |         | 0.056 | 0.001 |   1.535 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 14: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[18]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.534
= Slack Time                    0.617
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                      |         |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^         |         | 0.000 |       |   0.000 |    0.616 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v           | INVX8   | 0.000 | 0.000 |   0.000 |    0.616 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^           | INVX4   | 0.000 | 0.000 |   0.000 |    0.616 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v         | DFFSR   | 0.014 | 0.129 |   0.129 |    0.746 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v           | BUFX2   | 0.003 | 0.034 |   0.163 |    0.779 | 
     | U442                        | A v -> Y v           | BUFX2   | 0.033 | 0.055 |   0.218 |    0.835 | 
     | U441                        | A v -> Y ^           | INVX1   | 0.086 | 0.078 |   0.296 |    0.913 | 
     | U304                        | A ^ -> Y ^           | OR2X2   | 0.023 | 0.048 |   0.344 |    0.961 | 
     | U302                        | B ^ -> Y ^           | OR2X2   | 0.170 | 0.144 |   0.488 |    1.105 | 
     | U258                        | A ^ -> Y v           | INVX4   | 0.508 | 0.173 |   0.661 |    1.277 | 
     | U272                        | B v -> Y v           | OR2X2   | 0.131 | 0.167 |   0.828 |    1.444 | 
     | U273                        | A v -> Y ^           | INVX2   | 0.641 | 0.359 |   1.187 |    1.803 | 
     | U595                        | C ^ -> Y v           | AOI22X1 | 0.138 | 0.178 |   1.365 |    1.981 | 
     | FE_OFCC93_n431              | A v -> Y v           | BUFX2   | 0.031 | 0.062 |   1.426 |    2.043 | 
     | U285                        | A v -> Y v           | BUFX2   | 0.018 | 0.047 |   1.473 |    2.089 | 
     | U596                        | A v -> Y ^           | INVX1   | 0.064 | 0.059 |   1.533 |    2.149 | 
     |                             | reg_write_addr[18] ^ |         | 0.064 | 0.001 |   1.534 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 15: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[6]          (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.533
= Slack Time                    0.617
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                     |         |       |       |  Time   |   Time   | 
     |-----------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^        |         | 0.000 |       |   0.000 |    0.617 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v          | INVX8   | 0.000 | 0.000 |   0.000 |    0.617 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^          | INVX4   | 0.000 | 0.000 |   0.000 |    0.617 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v        | DFFSR   | 0.014 | 0.129 |   0.129 |    0.746 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v          | BUFX2   | 0.003 | 0.034 |   0.163 |    0.780 | 
     | U442                        | A v -> Y v          | BUFX2   | 0.033 | 0.055 |   0.218 |    0.835 | 
     | U441                        | A v -> Y ^          | INVX1   | 0.086 | 0.078 |   0.296 |    0.913 | 
     | U304                        | A ^ -> Y ^          | OR2X2   | 0.023 | 0.048 |   0.344 |    0.961 | 
     | U302                        | B ^ -> Y ^          | OR2X2   | 0.170 | 0.144 |   0.488 |    1.105 | 
     | U258                        | A ^ -> Y v          | INVX4   | 0.508 | 0.173 |   0.661 |    1.278 | 
     | U272                        | B v -> Y v          | OR2X2   | 0.131 | 0.167 |   0.828 |    1.445 | 
     | U273                        | A v -> Y ^          | INVX2   | 0.641 | 0.359 |   1.187 |    1.804 | 
     | U571                        | C ^ -> Y v          | AOI22X1 | 0.136 | 0.188 |   1.375 |    1.992 | 
     | FE_OFCC104_n419             | A v -> Y v          | BUFX2   | 0.029 | 0.059 |   1.434 |    2.051 | 
     | U453                        | A v -> Y v          | BUFX2   | 0.016 | 0.045 |   1.479 |    2.096 | 
     | U572                        | A v -> Y ^          | INVX1   | 0.055 | 0.053 |   1.532 |    2.149 | 
     |                             | reg_write_addr[6] ^ |         | 0.055 | 0.001 |   1.533 |    2.150 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 16: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[14]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.528
= Slack Time                    0.622
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                      |         |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^         |         | 0.000 |       |   0.000 |    0.622 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v           | INVX8   | 0.000 | 0.000 |   0.000 |    0.622 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^           | INVX4   | 0.000 | 0.000 |   0.000 |    0.622 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v         | DFFSR   | 0.014 | 0.129 |   0.129 |    0.751 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v           | BUFX2   | 0.003 | 0.034 |   0.163 |    0.785 | 
     | U442                        | A v -> Y v           | BUFX2   | 0.033 | 0.055 |   0.218 |    0.840 | 
     | U441                        | A v -> Y ^           | INVX1   | 0.086 | 0.078 |   0.296 |    0.918 | 
     | U304                        | A ^ -> Y ^           | OR2X2   | 0.023 | 0.048 |   0.344 |    0.966 | 
     | U302                        | B ^ -> Y ^           | OR2X2   | 0.170 | 0.144 |   0.488 |    1.110 | 
     | U258                        | A ^ -> Y v           | INVX4   | 0.508 | 0.173 |   0.661 |    1.283 | 
     | U272                        | B v -> Y v           | OR2X2   | 0.131 | 0.167 |   0.828 |    1.450 | 
     | U273                        | A v -> Y ^           | INVX2   | 0.641 | 0.359 |   1.187 |    1.809 | 
     | U587                        | C ^ -> Y v           | AOI22X1 | 0.135 | 0.191 |   1.378 |    2.000 | 
     | FE_OFCC97_n427              | A v -> Y v           | BUFX2   | 0.032 | 0.063 |   1.441 |    2.063 | 
     | U281                        | A v -> Y v           | BUFX2   | 0.011 | 0.041 |   1.482 |    2.104 | 
     | U588                        | A v -> Y ^           | INVX1   | 0.046 | 0.045 |   1.527 |    2.149 | 
     |                             | reg_write_addr[14] ^ |         | 0.046 | 0.001 |   1.528 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 17: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[19]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.525
= Slack Time                    0.625
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                      |         |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^         |         | 0.000 |       |   0.000 |    0.625 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v           | INVX8   | 0.000 | 0.000 |   0.000 |    0.625 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^           | INVX4   | 0.000 | 0.000 |   0.000 |    0.625 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v         | DFFSR   | 0.014 | 0.129 |   0.129 |    0.754 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v           | BUFX2   | 0.003 | 0.034 |   0.163 |    0.788 | 
     | U442                        | A v -> Y v           | BUFX2   | 0.033 | 0.055 |   0.218 |    0.843 | 
     | U441                        | A v -> Y ^           | INVX1   | 0.086 | 0.078 |   0.296 |    0.921 | 
     | U304                        | A ^ -> Y ^           | OR2X2   | 0.023 | 0.048 |   0.344 |    0.969 | 
     | U302                        | B ^ -> Y ^           | OR2X2   | 0.170 | 0.144 |   0.488 |    1.113 | 
     | U258                        | A ^ -> Y v           | INVX4   | 0.508 | 0.173 |   0.661 |    1.286 | 
     | U272                        | B v -> Y v           | OR2X2   | 0.131 | 0.167 |   0.828 |    1.452 | 
     | U273                        | A v -> Y ^           | INVX2   | 0.641 | 0.359 |   1.187 |    1.812 | 
     | U597                        | C ^ -> Y v           | AOI22X1 | 0.143 | 0.173 |   1.360 |    1.985 | 
     | FE_OFCC92_n432              | A v -> Y v           | BUFX2   | 0.029 | 0.060 |   1.420 |    2.045 | 
     | U286                        | A v -> Y v           | BUFX2   | 0.006 | 0.037 |   1.457 |    2.082 | 
     | U598                        | A v -> Y ^           | INVX1   | 0.081 | 0.066 |   1.524 |    2.149 | 
     |                             | reg_write_addr[19] ^ |         | 0.081 | 0.001 |   1.525 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 18: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[15]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.524
= Slack Time                    0.626
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                      |         |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^         |         | 0.000 |       |   0.000 |    0.626 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v           | INVX8   | 0.000 | 0.000 |   0.000 |    0.626 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^           | INVX4   | 0.000 | 0.000 |   0.000 |    0.626 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v         | DFFSR   | 0.014 | 0.129 |   0.129 |    0.755 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v           | BUFX2   | 0.003 | 0.034 |   0.163 |    0.789 | 
     | U442                        | A v -> Y v           | BUFX2   | 0.033 | 0.055 |   0.218 |    0.844 | 
     | U441                        | A v -> Y ^           | INVX1   | 0.086 | 0.078 |   0.296 |    0.922 | 
     | U304                        | A ^ -> Y ^           | OR2X2   | 0.023 | 0.048 |   0.344 |    0.970 | 
     | U302                        | B ^ -> Y ^           | OR2X2   | 0.170 | 0.144 |   0.488 |    1.114 | 
     | U258                        | A ^ -> Y v           | INVX4   | 0.508 | 0.173 |   0.661 |    1.286 | 
     | U272                        | B v -> Y v           | OR2X2   | 0.131 | 0.167 |   0.828 |    1.453 | 
     | U273                        | A v -> Y ^           | INVX2   | 0.641 | 0.359 |   1.187 |    1.812 | 
     | U589                        | C ^ -> Y v           | AOI22X1 | 0.135 | 0.188 |   1.375 |    2.001 | 
     | FE_OFCC96_n428              | A v -> Y v           | BUFX2   | 0.032 | 0.064 |   1.439 |    2.064 | 
     | U282                        | A v -> Y v           | BUFX2   | 0.010 | 0.041 |   1.480 |    2.105 | 
     | U590                        | A v -> Y ^           | INVX1   | 0.044 | 0.044 |   1.524 |    2.149 | 
     |                             | reg_write_addr[15] ^ |         | 0.044 | 0.001 |   1.524 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 19: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[17]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.521
= Slack Time                    0.629
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                      |         |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^         |         | 0.000 |       |   0.000 |    0.629 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v           | INVX8   | 0.000 | 0.000 |   0.000 |    0.629 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^           | INVX4   | 0.000 | 0.000 |   0.000 |    0.629 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v         | DFFSR   | 0.014 | 0.129 |   0.129 |    0.758 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v           | BUFX2   | 0.003 | 0.034 |   0.163 |    0.792 | 
     | U442                        | A v -> Y v           | BUFX2   | 0.033 | 0.055 |   0.218 |    0.847 | 
     | U441                        | A v -> Y ^           | INVX1   | 0.086 | 0.078 |   0.296 |    0.925 | 
     | U304                        | A ^ -> Y ^           | OR2X2   | 0.023 | 0.048 |   0.344 |    0.973 | 
     | U302                        | B ^ -> Y ^           | OR2X2   | 0.170 | 0.144 |   0.488 |    1.117 | 
     | U258                        | A ^ -> Y v           | INVX4   | 0.508 | 0.173 |   0.661 |    1.290 | 
     | U272                        | B v -> Y v           | OR2X2   | 0.131 | 0.167 |   0.828 |    1.456 | 
     | U273                        | A v -> Y ^           | INVX2   | 0.641 | 0.359 |   1.187 |    1.816 | 
     | U593                        | C ^ -> Y v           | AOI22X1 | 0.138 | 0.177 |   1.364 |    1.993 | 
     | FE_OFCC94_n430              | A v -> Y v           | BUFX2   | 0.029 | 0.060 |   1.424 |    2.053 | 
     | U284                        | A v -> Y v           | BUFX2   | 0.016 | 0.045 |   1.469 |    2.098 | 
     | U594                        | A v -> Y ^           | INVX1   | 0.053 | 0.051 |   1.520 |    2.149 | 
     |                             | reg_write_addr[17] ^ |         | 0.053 | 0.001 |   1.521 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 20: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[20]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.520
= Slack Time                    0.630
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                      |         |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^         |         | 0.000 |       |   0.000 |    0.630 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v           | INVX8   | 0.000 | 0.000 |   0.000 |    0.630 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^           | INVX4   | 0.000 | 0.000 |   0.000 |    0.630 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v         | DFFSR   | 0.014 | 0.129 |   0.129 |    0.759 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v           | BUFX2   | 0.003 | 0.034 |   0.163 |    0.793 | 
     | U442                        | A v -> Y v           | BUFX2   | 0.033 | 0.055 |   0.218 |    0.848 | 
     | U441                        | A v -> Y ^           | INVX1   | 0.086 | 0.078 |   0.296 |    0.926 | 
     | U304                        | A ^ -> Y ^           | OR2X2   | 0.023 | 0.048 |   0.344 |    0.974 | 
     | U302                        | B ^ -> Y ^           | OR2X2   | 0.170 | 0.144 |   0.488 |    1.118 | 
     | U258                        | A ^ -> Y v           | INVX4   | 0.508 | 0.173 |   0.661 |    1.291 | 
     | U272                        | B v -> Y v           | OR2X2   | 0.131 | 0.167 |   0.828 |    1.458 | 
     | U273                        | A v -> Y ^           | INVX2   | 0.641 | 0.359 |   1.187 |    1.817 | 
     | U599                        | C ^ -> Y v           | AOI22X1 | 0.136 | 0.179 |   1.366 |    1.996 | 
     | FE_OFCC91_n433              | A v -> Y v           | BUFX2   | 0.030 | 0.061 |   1.427 |    2.057 | 
     | U287                        | A v -> Y v           | BUFX2   | 0.016 | 0.045 |   1.472 |    2.102 | 
     | U600                        | A v -> Y ^           | INVX1   | 0.046 | 0.047 |   1.519 |    2.149 | 
     |                             | reg_write_addr[20] ^ |         | 0.046 | 0.001 |   1.520 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 21: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[16]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.519
= Slack Time                    0.631
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                      |         |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^         |         | 0.000 |       |   0.000 |    0.631 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v           | INVX8   | 0.000 | 0.000 |   0.000 |    0.631 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^           | INVX4   | 0.000 | 0.000 |   0.000 |    0.631 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v         | DFFSR   | 0.014 | 0.129 |   0.129 |    0.761 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v           | BUFX2   | 0.003 | 0.034 |   0.163 |    0.794 | 
     | U442                        | A v -> Y v           | BUFX2   | 0.033 | 0.055 |   0.218 |    0.850 | 
     | U441                        | A v -> Y ^           | INVX1   | 0.086 | 0.078 |   0.296 |    0.928 | 
     | U304                        | A ^ -> Y ^           | OR2X2   | 0.023 | 0.048 |   0.344 |    0.976 | 
     | U302                        | B ^ -> Y ^           | OR2X2   | 0.170 | 0.144 |   0.488 |    1.120 | 
     | U258                        | A ^ -> Y v           | INVX4   | 0.508 | 0.173 |   0.661 |    1.292 | 
     | U272                        | B v -> Y v           | OR2X2   | 0.131 | 0.167 |   0.828 |    1.459 | 
     | U273                        | A v -> Y ^           | INVX2   | 0.641 | 0.359 |   1.187 |    1.818 | 
     | U591                        | C ^ -> Y v           | AOI22X1 | 0.139 | 0.160 |   1.347 |    1.978 | 
     | FE_OFCC95_n429              | A v -> Y v           | BUFX2   | 0.034 | 0.066 |   1.412 |    2.044 | 
     | U283                        | A v -> Y v           | BUFX2   | 0.007 | 0.039 |   1.451 |    2.082 | 
     | U592                        | A v -> Y ^           | INVX1   | 0.081 | 0.067 |   1.517 |    2.149 | 
     |                             | reg_write_addr[16] ^ |         | 0.081 | 0.001 |   1.519 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 22: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[29]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.517
= Slack Time                    0.633
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                      |         |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^         |         | 0.000 |       |   0.000 |    0.633 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v           | INVX8   | 0.000 | 0.000 |   0.000 |    0.633 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^           | INVX4   | 0.000 | 0.000 |   0.000 |    0.633 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v         | DFFSR   | 0.014 | 0.129 |   0.129 |    0.762 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v           | BUFX2   | 0.003 | 0.034 |   0.163 |    0.796 | 
     | U442                        | A v -> Y v           | BUFX2   | 0.033 | 0.055 |   0.218 |    0.851 | 
     | U441                        | A v -> Y ^           | INVX1   | 0.086 | 0.078 |   0.296 |    0.929 | 
     | U304                        | A ^ -> Y ^           | OR2X2   | 0.023 | 0.048 |   0.344 |    0.977 | 
     | U302                        | B ^ -> Y ^           | OR2X2   | 0.170 | 0.144 |   0.488 |    1.121 | 
     | U258                        | A ^ -> Y v           | INVX4   | 0.508 | 0.173 |   0.661 |    1.294 | 
     | U272                        | B v -> Y v           | OR2X2   | 0.131 | 0.167 |   0.828 |    1.461 | 
     | U273                        | A v -> Y ^           | INVX2   | 0.641 | 0.359 |   1.187 |    1.820 | 
     | U617                        | C ^ -> Y v           | AOI22X1 | 0.142 | 0.172 |   1.359 |    1.992 | 
     | FE_OFCC82_n442              | A v -> Y v           | BUFX2   | 0.033 | 0.064 |   1.423 |    2.056 | 
     | U296                        | A v -> Y v           | BUFX2   | 0.007 | 0.038 |   1.461 |    2.094 | 
     | U618                        | A v -> Y ^           | INVX1   | 0.063 | 0.055 |   1.516 |    2.149 | 
     |                             | reg_write_addr[29] ^ |         | 0.063 | 0.001 |   1.517 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 23: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[11]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.515
= Slack Time                    0.635
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                      |         |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^         |         | 0.000 |       |   0.000 |    0.635 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v           | INVX8   | 0.000 | 0.000 |   0.000 |    0.635 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^           | INVX4   | 0.000 | 0.000 |   0.000 |    0.635 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v         | DFFSR   | 0.014 | 0.129 |   0.129 |    0.764 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v           | BUFX2   | 0.003 | 0.034 |   0.163 |    0.798 | 
     | U442                        | A v -> Y v           | BUFX2   | 0.033 | 0.055 |   0.218 |    0.853 | 
     | U441                        | A v -> Y ^           | INVX1   | 0.086 | 0.078 |   0.296 |    0.931 | 
     | U304                        | A ^ -> Y ^           | OR2X2   | 0.023 | 0.048 |   0.344 |    0.979 | 
     | U302                        | B ^ -> Y ^           | OR2X2   | 0.170 | 0.144 |   0.488 |    1.123 | 
     | U258                        | A ^ -> Y v           | INVX4   | 0.508 | 0.173 |   0.661 |    1.296 | 
     | U272                        | B v -> Y v           | OR2X2   | 0.131 | 0.167 |   0.828 |    1.463 | 
     | U273                        | A v -> Y ^           | INVX2   | 0.641 | 0.359 |   1.187 |    1.822 | 
     | U581                        | C ^ -> Y v           | AOI22X1 | 0.146 | 0.176 |   1.362 |    1.998 | 
     | FE_OFCC100_n424             | A v -> Y v           | BUFX2   | 0.032 | 0.063 |   1.425 |    2.060 | 
     | U278                        | A v -> Y v           | BUFX2   | 0.013 | 0.043 |   1.468 |    2.103 | 
     | U582                        | A v -> Y ^           | INVX1   | 0.046 | 0.046 |   1.514 |    2.149 | 
     |                             | reg_write_addr[11] ^ |         | 0.046 | 0.001 |   1.515 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 24: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[12]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.508
= Slack Time                    0.642
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                      |         |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^         |         | 0.000 |       |   0.000 |    0.642 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v           | INVX8   | 0.000 | 0.000 |   0.000 |    0.642 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^           | INVX4   | 0.000 | 0.000 |   0.000 |    0.642 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v         | DFFSR   | 0.014 | 0.129 |   0.129 |    0.771 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v           | BUFX2   | 0.003 | 0.034 |   0.163 |    0.805 | 
     | U442                        | A v -> Y v           | BUFX2   | 0.033 | 0.055 |   0.218 |    0.860 | 
     | U441                        | A v -> Y ^           | INVX1   | 0.086 | 0.078 |   0.296 |    0.938 | 
     | U304                        | A ^ -> Y ^           | OR2X2   | 0.023 | 0.048 |   0.344 |    0.986 | 
     | U302                        | B ^ -> Y ^           | OR2X2   | 0.170 | 0.144 |   0.488 |    1.130 | 
     | U258                        | A ^ -> Y v           | INVX4   | 0.508 | 0.173 |   0.661 |    1.302 | 
     | U272                        | B v -> Y v           | OR2X2   | 0.131 | 0.167 |   0.828 |    1.469 | 
     | U273                        | A v -> Y ^           | INVX2   | 0.641 | 0.359 |   1.187 |    1.828 | 
     | U583                        | C ^ -> Y v           | AOI22X1 | 0.142 | 0.173 |   1.360 |    2.001 | 
     | FE_OFCC99_n425              | A v -> Y v           | BUFX2   | 0.031 | 0.062 |   1.422 |    2.063 | 
     | U279                        | A v -> Y v           | BUFX2   | 0.010 | 0.041 |   1.463 |    2.104 | 
     | U584                        | A v -> Y ^           | INVX1   | 0.046 | 0.045 |   1.508 |    2.149 | 
     |                             | reg_write_addr[12] ^ |         | 0.046 | 0.001 |   1.508 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 25: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[21]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.503
= Slack Time                    0.648
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                      |         |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^         |         | 0.000 |       |   0.000 |    0.647 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v           | INVX8   | 0.000 | 0.000 |   0.000 |    0.647 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^           | INVX4   | 0.000 | 0.000 |   0.000 |    0.647 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v         | DFFSR   | 0.014 | 0.129 |   0.129 |    0.777 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v           | BUFX2   | 0.003 | 0.034 |   0.163 |    0.810 | 
     | U442                        | A v -> Y v           | BUFX2   | 0.033 | 0.055 |   0.218 |    0.866 | 
     | U441                        | A v -> Y ^           | INVX1   | 0.086 | 0.078 |   0.296 |    0.944 | 
     | U304                        | A ^ -> Y ^           | OR2X2   | 0.023 | 0.048 |   0.344 |    0.992 | 
     | U302                        | B ^ -> Y ^           | OR2X2   | 0.170 | 0.144 |   0.488 |    1.136 | 
     | U258                        | A ^ -> Y v           | INVX4   | 0.508 | 0.173 |   0.661 |    1.308 | 
     | U272                        | B v -> Y v           | OR2X2   | 0.131 | 0.167 |   0.828 |    1.475 | 
     | U273                        | A v -> Y ^           | INVX2   | 0.641 | 0.359 |   1.187 |    1.834 | 
     | U601                        | C ^ -> Y v           | AOI22X1 | 0.138 | 0.155 |   1.342 |    1.989 | 
     | FE_OFCC90_n434              | A v -> Y v           | BUFX2   | 0.029 | 0.059 |   1.401 |    2.048 | 
     | U288                        | A v -> Y v           | BUFX2   | 0.023 | 0.051 |   1.451 |    2.099 | 
     | U602                        | A v -> Y ^           | INVX1   | 0.047 | 0.050 |   1.502 |    2.149 | 
     |                             | reg_write_addr[21] ^ |         | 0.047 | 0.001 |   1.503 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 26: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[22]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.501
= Slack Time                    0.649
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                      |         |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^         |         | 0.000 |       |   0.000 |    0.649 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v           | INVX8   | 0.000 | 0.000 |   0.000 |    0.649 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^           | INVX4   | 0.000 | 0.000 |   0.000 |    0.649 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v         | DFFSR   | 0.014 | 0.129 |   0.129 |    0.778 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v           | BUFX2   | 0.003 | 0.034 |   0.163 |    0.812 | 
     | U442                        | A v -> Y v           | BUFX2   | 0.033 | 0.055 |   0.218 |    0.868 | 
     | U441                        | A v -> Y ^           | INVX1   | 0.086 | 0.078 |   0.296 |    0.946 | 
     | U304                        | A ^ -> Y ^           | OR2X2   | 0.023 | 0.048 |   0.344 |    0.993 | 
     | U302                        | B ^ -> Y ^           | OR2X2   | 0.170 | 0.144 |   0.488 |    1.137 | 
     | U258                        | A ^ -> Y v           | INVX4   | 0.508 | 0.173 |   0.661 |    1.310 | 
     | U272                        | B v -> Y v           | OR2X2   | 0.131 | 0.167 |   0.828 |    1.477 | 
     | U273                        | A v -> Y ^           | INVX2   | 0.641 | 0.359 |   1.187 |    1.836 | 
     | U603                        | C ^ -> Y v           | AOI22X1 | 0.139 | 0.170 |   1.357 |    2.007 | 
     | FE_OFCC89_n435              | A v -> Y v           | BUFX2   | 0.031 | 0.062 |   1.419 |    2.068 | 
     | U289                        | A v -> Y v           | BUFX2   | 0.006 | 0.037 |   1.456 |    2.106 | 
     | U604                        | A v -> Y ^           | INVX1   | 0.045 | 0.044 |   1.500 |    2.149 | 
     |                             | reg_write_addr[22] ^ |         | 0.045 | 0.001 |   1.501 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 27: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[3]          (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.427
= Slack Time                    0.723
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                     |         |       |       |  Time   |   Time   | 
     |-----------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^        |         | 0.000 |       |   0.000 |    0.723 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v          | INVX8   | 0.000 | 0.000 |   0.000 |    0.723 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^          | INVX4   | 0.000 | 0.000 |   0.000 |    0.723 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v        | DFFSR   | 0.014 | 0.129 |   0.129 |    0.852 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v          | BUFX2   | 0.003 | 0.034 |   0.163 |    0.886 | 
     | U442                        | A v -> Y v          | BUFX2   | 0.033 | 0.055 |   0.218 |    0.941 | 
     | U441                        | A v -> Y ^          | INVX1   | 0.086 | 0.078 |   0.296 |    1.019 | 
     | U304                        | A ^ -> Y ^          | OR2X2   | 0.023 | 0.048 |   0.344 |    1.067 | 
     | U302                        | B ^ -> Y ^          | OR2X2   | 0.170 | 0.144 |   0.488 |    1.211 | 
     | U258                        | A ^ -> Y v          | INVX4   | 0.508 | 0.173 |   0.661 |    1.383 | 
     | U272                        | B v -> Y v          | OR2X2   | 0.131 | 0.167 |   0.828 |    1.550 | 
     | U273                        | A v -> Y ^          | INVX2   | 0.641 | 0.359 |   1.187 |    1.909 | 
     | U385                        | A ^ -> Y ^          | AND2X2  | 0.222 | 0.095 |   1.281 |    2.004 | 
     | U384                        | A ^ -> Y v          | INVX1   | 0.016 | 0.086 |   1.367 |    2.090 | 
     | U564                        | B v -> Y ^          | NAND2X1 | 0.102 | 0.059 |   1.427 |    2.149 | 
     |                             | reg_write_addr[3] ^ |         | 0.102 | 0.001 |   1.427 |    2.150 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 28: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[4]          (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.418
= Slack Time                    0.732
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                     |         |       |       |  Time   |   Time   | 
     |-----------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^        |         | 0.000 |       |   0.000 |    0.732 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v          | INVX8   | 0.000 | 0.000 |   0.000 |    0.732 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^          | INVX4   | 0.000 | 0.000 |   0.000 |    0.732 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v        | DFFSR   | 0.014 | 0.129 |   0.129 |    0.861 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v          | BUFX2   | 0.003 | 0.034 |   0.163 |    0.895 | 
     | U442                        | A v -> Y v          | BUFX2   | 0.033 | 0.055 |   0.218 |    0.950 | 
     | U441                        | A v -> Y ^          | INVX1   | 0.086 | 0.078 |   0.296 |    1.028 | 
     | U304                        | A ^ -> Y ^          | OR2X2   | 0.023 | 0.048 |   0.344 |    1.076 | 
     | U302                        | B ^ -> Y ^          | OR2X2   | 0.170 | 0.144 |   0.488 |    1.220 | 
     | U258                        | A ^ -> Y v          | INVX4   | 0.508 | 0.173 |   0.661 |    1.392 | 
     | U272                        | B v -> Y v          | OR2X2   | 0.131 | 0.167 |   0.828 |    1.559 | 
     | U273                        | A v -> Y ^          | INVX2   | 0.641 | 0.359 |   1.187 |    1.918 | 
     | U457                        | A ^ -> Y ^          | AND2X2  | 0.222 | 0.097 |   1.284 |    2.016 | 
     | U458                        | A ^ -> Y v          | INVX1   | 0.005 | 0.079 |   1.362 |    2.094 | 
     | U568                        | B v -> Y ^          | NAND2X1 | 0.102 | 0.055 |   1.418 |    2.149 | 
     |                             | reg_write_addr[4] ^ |         | 0.102 | 0.001 |   1.418 |    2.150 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 29: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[7]          (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.366
= Slack Time                    0.784
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                     |         |       |       |  Time   |   Time   | 
     |-----------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^        |         | 0.000 |       |   0.000 |    0.784 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v          | INVX8   | 0.000 | 0.000 |   0.000 |    0.784 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^          | INVX4   | 0.000 | 0.000 |   0.000 |    0.784 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q ^        | DFFSR   | 0.016 | 0.134 |   0.134 |    0.918 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A ^ -> Y ^          | BUFX2   | 0.007 | 0.034 |   0.167 |    0.952 | 
     | U442                        | A ^ -> Y ^          | BUFX2   | 0.061 | 0.069 |   0.236 |    1.021 | 
     | U441                        | A ^ -> Y v          | INVX1   | 0.071 | 0.074 |   0.310 |    1.094 | 
     | U304                        | A v -> Y v          | OR2X2   | 0.018 | 0.050 |   0.360 |    1.144 | 
     | U302                        | B v -> Y v          | OR2X2   | 0.102 | 0.115 |   0.475 |    1.259 | 
     | U258                        | A v -> Y ^          | INVX4   | 0.649 | 0.263 |   0.738 |    1.522 | 
     | U272                        | B ^ -> Y ^          | OR2X2   | 0.154 | 0.116 |   0.854 |    1.638 | 
     | U273                        | A ^ -> Y v          | INVX2   | 0.473 | 0.237 |   1.092 |    1.876 | 
     | U381                        | B v -> Y v          | AND2X2  | 0.023 | 0.216 |   1.308 |    2.092 | 
     | U380                        | A v -> Y ^          | INVX1   | 0.002 | 0.021 |   1.329 |    2.113 | 
     | U574                        | C ^ -> Y v          | OAI21X1 | 0.054 | 0.036 |   1.365 |    2.149 | 
     |                             | reg_write_addr[7] v |         | 0.054 | 0.001 |   1.366 |    2.150 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 30: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[1]          (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.292
= Slack Time                    0.858
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc         |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |                     |        |       |       |  Time   |   Time   | 
     |-----------------------------+---------------------+--------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^        |        | 0.000 |       |   0.000 |    0.858 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v          | INVX8  | 0.000 | 0.000 |   0.000 |    0.858 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^          | INVX4  | 0.000 | 0.000 |   0.000 |    0.858 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v        | DFFSR  | 0.014 | 0.129 |   0.129 |    0.987 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v          | BUFX2  | 0.003 | 0.034 |   0.163 |    1.021 | 
     | U442                        | A v -> Y v          | BUFX2  | 0.033 | 0.055 |   0.218 |    1.076 | 
     | U441                        | A v -> Y ^          | INVX1  | 0.086 | 0.078 |   0.296 |    1.154 | 
     | U304                        | A ^ -> Y ^          | OR2X2  | 0.023 | 0.048 |   0.344 |    1.202 | 
     | U302                        | B ^ -> Y ^          | OR2X2  | 0.170 | 0.144 |   0.488 |    1.346 | 
     | U258                        | A ^ -> Y v          | INVX4  | 0.508 | 0.173 |   0.661 |    1.519 | 
     | U272                        | B v -> Y v          | OR2X2  | 0.131 | 0.167 |   0.828 |    1.685 | 
     | U273                        | A v -> Y ^          | INVX2  | 0.641 | 0.359 |   1.187 |    2.045 | 
     | U566                        | A ^ -> Y ^          | AND2X2 | 0.240 | 0.105 |   1.292 |    2.149 | 
     |                             | reg_write_addr[1] ^ |        | 0.240 | 0.001 |   1.292 |    2.150 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 31: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[0]          (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.292
= Slack Time                    0.858
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc         |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |                     |        |       |       |  Time   |   Time   | 
     |-----------------------------+---------------------+--------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^        |        | 0.000 |       |   0.000 |    0.858 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v          | INVX8  | 0.000 | 0.000 |   0.000 |    0.858 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^          | INVX4  | 0.000 | 0.000 |   0.000 |    0.858 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v        | DFFSR  | 0.014 | 0.129 |   0.129 |    0.987 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v          | BUFX2  | 0.003 | 0.034 |   0.163 |    1.021 | 
     | U442                        | A v -> Y v          | BUFX2  | 0.033 | 0.055 |   0.218 |    1.076 | 
     | U441                        | A v -> Y ^          | INVX1  | 0.086 | 0.078 |   0.296 |    1.154 | 
     | U304                        | A ^ -> Y ^          | OR2X2  | 0.023 | 0.048 |   0.344 |    1.202 | 
     | U302                        | B ^ -> Y ^          | OR2X2  | 0.170 | 0.144 |   0.488 |    1.346 | 
     | U258                        | A ^ -> Y v          | INVX4  | 0.508 | 0.173 |   0.661 |    1.519 | 
     | U272                        | B v -> Y v          | OR2X2  | 0.131 | 0.167 |   0.828 |    1.686 | 
     | U273                        | A v -> Y ^          | INVX2  | 0.641 | 0.359 |   1.187 |    2.045 | 
     | U565                        | A ^ -> Y ^          | AND2X2 | 0.240 | 0.105 |   1.292 |    2.149 | 
     |                             | reg_write_addr[0] ^ |        | 0.240 | 0.001 |   1.292 |    2.150 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 32: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[2]          (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.292
= Slack Time                    0.858
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc         |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |                     |        |       |       |  Time   |   Time   | 
     |-----------------------------+---------------------+--------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^        |        | 0.000 |       |   0.000 |    0.858 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v          | INVX8  | 0.000 | 0.000 |   0.000 |    0.858 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^          | INVX4  | 0.000 | 0.000 |   0.000 |    0.858 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v        | DFFSR  | 0.014 | 0.129 |   0.129 |    0.987 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v          | BUFX2  | 0.003 | 0.034 |   0.163 |    1.021 | 
     | U442                        | A v -> Y v          | BUFX2  | 0.033 | 0.055 |   0.218 |    1.076 | 
     | U441                        | A v -> Y ^          | INVX1  | 0.086 | 0.078 |   0.296 |    1.154 | 
     | U304                        | A ^ -> Y ^          | OR2X2  | 0.023 | 0.048 |   0.344 |    1.202 | 
     | U302                        | B ^ -> Y ^          | OR2X2  | 0.170 | 0.144 |   0.488 |    1.346 | 
     | U258                        | A ^ -> Y v          | INVX4  | 0.508 | 0.173 |   0.661 |    1.519 | 
     | U272                        | B v -> Y v          | OR2X2  | 0.131 | 0.167 |   0.828 |    1.686 | 
     | U273                        | A v -> Y ^          | INVX2  | 0.641 | 0.359 |   1.187 |    2.045 | 
     | U567                        | A ^ -> Y ^          | AND2X2 | 0.241 | 0.105 |   1.291 |    2.149 | 
     |                             | reg_write_addr[2] ^ |        | 0.241 | 0.001 |   1.292 |    2.150 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 33: MET Late External Delay Assertion 
Endpoint:   \w_rspch.BVALID                   (v) checked with  leading edge of 
'clk'
Beginpoint: \wchrsp_fifo/depth_left_reg[4] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.889
= Slack Time                    1.261
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |            Instance            |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^       |         | 0.000 |       |   0.000 |    1.261 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v         | INVX8   | 0.000 | 0.000 |   0.000 |    1.261 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^         | INVX4   | 0.000 | 0.000 |   0.000 |    1.261 | 
     | \wchrsp_fifo/depth_left_reg[4] | CLK ^ -> Q v       | DFFSR   | 0.024 | 0.137 |   0.137 |    1.398 | 
     | FE_OFCC43_wchrsp_fifo_n2       | A v -> Y v         | BUFX2   | 0.007 | 0.038 |   0.175 |    1.436 | 
     | U446                           | A v -> Y v         | BUFX2   | 0.040 | 0.061 |   0.236 |    1.496 | 
     | U314                           | B v -> Y v         | OR2X2   | 0.024 | 0.063 |   0.299 |    1.559 | 
     | U313                           | A v -> Y ^         | INVX1   | 0.478 | 0.013 |   0.312 |    1.573 | 
     | U233                           | B ^ -> Y ^         | AND2X2  | 0.079 | 0.019 |   0.331 |    1.592 | 
     | U462                           | A ^ -> Y v         | INVX1   | 0.042 | 0.058 |   0.390 |    1.651 | 
     | U515                           | C v -> Y ^         | NOR3X1  | 0.358 | 0.239 |   0.629 |    1.890 | 
     | U517                           | B ^ -> Y v         | AOI21X1 | 0.094 | 0.130 |   0.759 |    2.020 | 
     | FE_OFCC67_n534                 | A v -> Y v         | BUFX4   | 0.042 | 0.070 |   0.829 |    2.090 | 
     | U404                           | A v -> Y v         | BUFX2   | 0.031 | 0.060 |   0.888 |    2.149 | 
     |                                | \w_rspch.BVALID  v |         | 0.031 | 0.001 |   0.889 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 34: MET Late External Delay Assertion 
Endpoint:   wr_en          (^) checked with  leading edge of 'clk'
Beginpoint: wready_d_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.441
= Slack Time                    1.710
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                        |              |        |       |       |  Time   |   Time   | 
     |------------------------+--------------+--------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |        | 0.000 |       |   0.000 |    1.709 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |   0.000 |    1.709 | 
     | FECTS_clks_clk___L2_I4 | A v -> Y ^   | INVX4  | 0.000 | 0.000 |   0.000 |    1.709 | 
     | wready_d_reg           | CLK ^ -> Q ^ | DFFSR  | 0.047 | 0.154 |   0.154 |    1.864 | 
     | FE_OFCC38_n538         | A ^ -> Y ^   | BUFX2  | 0.043 | 0.057 |   0.212 |    1.921 | 
     | U403                   | A ^ -> Y ^   | BUFX2  | 0.060 | 0.070 |   0.281 |    1.991 | 
     | U511                   | B ^ -> Y ^   | AND2X2 | 0.192 | 0.146 |   0.428 |    2.137 | 
     |                        | wr_en ^      |        | 0.192 | 0.013 |   0.441 |    2.150 | 
     +-------------------------------------------------------------------------------------+ 
Path 35: MET Late External Delay Assertion 
Endpoint:   \memif_swchrsp.f0_write  (^) checked with  leading edge of 'clk'
Beginpoint: wready_d_reg/Q           (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.440
= Slack Time                    1.710
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |        Instance        |            Arc             |  Cell  |  Slew | Delay | Arrival | Required | 
     |                        |                            |        |       |       |  Time   |   Time   | 
     |------------------------+----------------------------+--------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^               |        | 0.000 |       |   0.000 |    1.710 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v                 | INVX8  | 0.000 | 0.000 |   0.000 |    1.710 | 
     | FECTS_clks_clk___L2_I4 | A v -> Y ^                 | INVX4  | 0.000 | 0.000 |   0.000 |    1.710 | 
     | wready_d_reg           | CLK ^ -> Q ^               | DFFSR  | 0.047 | 0.154 |   0.154 |    1.864 | 
     | FE_OFCC38_n538         | A ^ -> Y ^                 | BUFX2  | 0.043 | 0.057 |   0.212 |    1.921 | 
     | U403                   | A ^ -> Y ^                 | BUFX2  | 0.060 | 0.070 |   0.281 |    1.991 | 
     | U511                   | B ^ -> Y ^                 | AND2X2 | 0.192 | 0.146 |   0.428 |    2.137 | 
     |                        | \memif_swchrsp.f0_write  ^ |        | 0.192 | 0.013 |   0.440 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 36: MET Late External Delay Assertion 
Endpoint:   \memif_swchaddr.f0_write  (^) checked with  leading edge of 'clk'
Beginpoint: awready_d_reg/Q           (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.328
= Slack Time                    1.822
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |        Instance        |             Arc             |  Cell  |  Slew | Delay | Arrival | Required | 
     |                        |                             |        |       |       |  Time   |   Time   | 
     |------------------------+-----------------------------+--------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^                |        | 0.000 |       |   0.000 |    1.822 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v                  | INVX8  | 0.000 | 0.000 |   0.000 |    1.822 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^                  | INVX4  | 0.000 | 0.000 |   0.000 |    1.822 | 
     | awready_d_reg          | CLK ^ -> Q ^                | DFFSR  | 0.019 | 0.136 |   0.136 |    1.958 | 
     | FE_OFCC2_n537          | A ^ -> Y ^                  | BUFX2  | 0.022 | 0.043 |   0.179 |    2.001 | 
     | U463                   | A ^ -> Y ^                  | BUFX2  | 0.051 | 0.063 |   0.241 |    2.064 | 
     | U259                   | B ^ -> Y ^                  | AND2X2 | 0.088 | 0.085 |   0.326 |    2.148 | 
     |                        | \memif_swchaddr.f0_write  ^ |        | 0.088 | 0.002 |   0.328 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 37: MET Late External Delay Assertion 
Endpoint:   \memif_swchrsp.f0_raddr [1]  (^) checked with  leading edge of 'clk'
Beginpoint: \wchrsp_fifo/r_ptr_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.304
= Slack Time                    1.846
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |         Instance          |              Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |                               |       |       |       |  Time   |   Time   | 
     |---------------------------+-------------------------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^                  |       | 0.000 |       |   0.000 |    1.845 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v                    | INVX8 | 0.000 | 0.000 |   0.000 |    1.845 | 
     | FECTS_clks_clk___L2_I4    | A v -> Y ^                    | INVX4 | 0.000 | 0.000 |   0.000 |    1.845 | 
     | \wchrsp_fifo/r_ptr_reg[1] | CLK ^ -> Q ^                  | DFFSR | 0.055 | 0.160 |   0.159 |    2.005 | 
     | FE_OFCC50_n557            | A ^ -> Y ^                    | BUFX2 | 0.039 | 0.055 |   0.214 |    2.060 | 
     | U461                      | A ^ -> Y ^                    | BUFX2 | 0.088 | 0.087 |   0.302 |    2.147 | 
     |                           | \memif_swchrsp.f0_raddr [1] ^ |       | 0.088 | 0.003 |   0.304 |    2.150 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 38: MET Late External Delay Assertion 
Endpoint:   \memif_swchaddr.f0_raddr [3]  (^) checked with  leading edge of 
'clk'
Beginpoint: \wchaddr_fifo/r_ptr_reg[3] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.302
= Slack Time                    1.848
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |                                |       |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+-------+-------+-------+---------+----------| 
     |                            | \clks.clk  ^                   |       | 0.000 |       |   0.000 |    1.848 | 
     | FECTS_clks_clk___L1_I0     | A ^ -> Y v                     | INVX8 | 0.000 | 0.000 |   0.000 |    1.848 | 
     | FECTS_clks_clk___L2_I6     | A v -> Y ^                     | INVX4 | 0.000 | 0.000 |   0.000 |    1.848 | 
     | \wchaddr_fifo/r_ptr_reg[3] | CLK ^ -> Q ^                   | DFFSR | 0.020 | 0.136 |   0.136 |    1.985 | 
     | FE_OFCC62_n545             | A ^ -> Y ^                     | BUFX2 | 0.036 | 0.053 |   0.189 |    2.037 | 
     | U473                       | A ^ -> Y ^                     | BUFX2 | 0.119 | 0.108 |   0.297 |    2.146 | 
     |                            | \memif_swchaddr.f0_raddr [3] ^ |       | 0.119 | 0.004 |   0.302 |    2.150 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 39: MET Late External Delay Assertion 
Endpoint:   \memif_swchaddr.f0_raddr [0]  (^) checked with  leading edge of 
'clk'
Beginpoint: \wchaddr_fifo/r_ptr_reg[0] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.290
= Slack Time                    1.860
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |                                |       |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+-------+-------+-------+---------+----------| 
     |                            | \clks.clk  ^                   |       | 0.000 |       |   0.000 |    1.860 | 
     | FECTS_clks_clk___L1_I0     | A ^ -> Y v                     | INVX8 | 0.000 | 0.000 |   0.000 |    1.860 | 
     | FECTS_clks_clk___L2_I4     | A v -> Y ^                     | INVX4 | 0.000 | 0.000 |   0.000 |    1.860 | 
     | \wchaddr_fifo/r_ptr_reg[0] | CLK ^ -> Q ^                   | DFFSR | 0.026 | 0.141 |   0.141 |    2.001 | 
     | FE_OFCC59_n548             | A ^ -> Y ^                     | BUFX2 | 0.070 | 0.075 |   0.216 |    2.076 | 
     | U414                       | A ^ -> Y ^                     | BUFX2 | 0.063 | 0.073 |   0.289 |    2.149 | 
     |                            | \memif_swchaddr.f0_raddr [0] ^ |       | 0.063 | 0.001 |   0.290 |    2.150 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 40: MET Late External Delay Assertion 
Endpoint:   \memif_swchaddr.f0_raddr [2]  (^) checked with  leading edge of 
'clk'
Beginpoint: \wchaddr_fifo/r_ptr_reg[2] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.289
= Slack Time                    1.861
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |                                |       |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+-------+-------+-------+---------+----------| 
     |                            | \clks.clk  ^                   |       | 0.000 |       |   0.000 |    1.861 | 
     | FECTS_clks_clk___L1_I0     | A ^ -> Y v                     | INVX8 | 0.000 | 0.000 |   0.000 |    1.861 | 
     | FECTS_clks_clk___L2_I4     | A v -> Y ^                     | INVX4 | 0.000 | 0.000 |   0.000 |    1.861 | 
     | \wchaddr_fifo/r_ptr_reg[2] | CLK ^ -> Q ^                   | DFFSR | 0.021 | 0.137 |   0.137 |    1.998 | 
     | FE_OFCC61_n546             | A ^ -> Y ^                     | BUFX2 | 0.034 | 0.051 |   0.188 |    2.049 | 
     | U470                       | A ^ -> Y ^                     | BUFX2 | 0.103 | 0.097 |   0.286 |    2.147 | 
     |                            | \memif_swchaddr.f0_raddr [2] ^ |       | 0.103 | 0.003 |   0.289 |    2.150 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 41: MET Late External Delay Assertion 
Endpoint:   \memif_swchaddr.f0_waddr [2]  (^) checked with  leading edge of 
'clk'
Beginpoint: \wchaddr_fifo/w_ptr_reg[2] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.286
= Slack Time                    1.864
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |                                |       |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+-------+-------+-------+---------+----------| 
     |                            | \clks.clk  ^                   |       | 0.000 |       |   0.000 |    1.864 | 
     | FECTS_clks_clk___L1_I0     | A ^ -> Y v                     | INVX8 | 0.000 | 0.000 |   0.000 |    1.864 | 
     | FECTS_clks_clk___L2_I5     | A v -> Y ^                     | INVX4 | 0.000 | 0.000 |   0.000 |    1.864 | 
     | \wchaddr_fifo/w_ptr_reg[2] | CLK ^ -> Q ^                   | DFFSR | 0.028 | 0.142 |   0.142 |    2.006 | 
     | FE_OFCC56_n541             | A ^ -> Y ^                     | BUFX2 | 0.011 | 0.036 |   0.178 |    2.042 | 
     | U476                       | A ^ -> Y ^                     | BUFX2 | 0.119 | 0.103 |   0.280 |    2.145 | 
     |                            | \memif_swchaddr.f0_waddr [2] ^ |       | 0.119 | 0.005 |   0.286 |    2.150 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 42: MET Late External Delay Assertion 
Endpoint:   \memif_swchaddr.f0_raddr [1]  (^) checked with  leading edge of 
'clk'
Beginpoint: \wchaddr_fifo/r_ptr_reg[1] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.283
= Slack Time                    1.867
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |                                |       |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+-------+-------+-------+---------+----------| 
     |                            | \clks.clk  ^                   |       | 0.000 |       |   0.000 |    1.867 | 
     | FECTS_clks_clk___L1_I0     | A ^ -> Y v                     | INVX8 | 0.000 | 0.000 |   0.000 |    1.867 | 
     | FECTS_clks_clk___L2_I4     | A v -> Y ^                     | INVX4 | 0.000 | 0.000 |   0.000 |    1.867 | 
     | \wchaddr_fifo/r_ptr_reg[1] | CLK ^ -> Q ^                   | DFFSR | 0.031 | 0.144 |   0.143 |    2.010 | 
     | FE_OFCC60_n547             | A ^ -> Y ^                     | BUFX2 | 0.049 | 0.061 |   0.204 |    2.071 | 
     | U394                       | A ^ -> Y ^                     | BUFX2 | 0.071 | 0.077 |   0.282 |    2.148 | 
     |                            | \memif_swchaddr.f0_raddr [1] ^ |       | 0.071 | 0.002 |   0.283 |    2.150 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 43: MET Late External Delay Assertion 
Endpoint:   \w_dch.WREADY  (^) checked with  leading edge of 'clk'
Beginpoint: wready_d_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.283
= Slack Time                    1.867
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------+ 
     |        Instance        |       Arc        |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |                  |       |       |       |  Time   |   Time   | 
     |------------------------+------------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^     |       | 0.000 |       |   0.000 |    1.867 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v       | INVX8 | 0.000 | 0.000 |   0.000 |    1.867 | 
     | FECTS_clks_clk___L2_I4 | A v -> Y ^       | INVX4 | 0.000 | 0.000 |   0.000 |    1.867 | 
     | wready_d_reg           | CLK ^ -> Q ^     | DFFSR | 0.047 | 0.154 |   0.154 |    2.022 | 
     | FE_OFCC38_n538         | A ^ -> Y ^       | BUFX2 | 0.043 | 0.057 |   0.212 |    2.079 | 
     | U403                   | A ^ -> Y ^       | BUFX2 | 0.060 | 0.070 |   0.281 |    2.149 | 
     |                        | \w_dch.WREADY  ^ |       | 0.060 | 0.001 |   0.283 |    2.150 | 
     +----------------------------------------------------------------------------------------+ 
Path 44: MET Late External Delay Assertion 
Endpoint:   \memif_swchrsp.f0_raddr [0]  (^) checked with  leading edge of 'clk'
Beginpoint: \wchrsp_fifo/r_ptr_reg[0] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.280
= Slack Time                    1.870
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |         Instance          |              Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |                               |       |       |       |  Time   |   Time   | 
     |---------------------------+-------------------------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^                  |       | 0.000 |       |   0.000 |    1.870 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v                    | INVX8 | 0.000 | 0.000 |   0.000 |    1.870 | 
     | FECTS_clks_clk___L2_I4    | A v -> Y ^                    | INVX4 | 0.000 | 0.000 |   0.000 |    1.870 | 
     | \wchrsp_fifo/r_ptr_reg[0] | CLK ^ -> Q ^                  | DFFSR | 0.018 | 0.135 |   0.135 |    2.004 | 
     | FE_OFCC49_n558            | A ^ -> Y ^                    | BUFX2 | 0.010 | 0.036 |   0.170 |    2.040 | 
     | U478                      | A ^ -> Y ^                    | BUFX2 | 0.117 | 0.106 |   0.276 |    2.146 | 
     |                           | \memif_swchrsp.f0_raddr [0] ^ |       | 0.117 | 0.004 |   0.280 |    2.150 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 45: MET Late External Delay Assertion 
Endpoint:   \memif_swchrsp.f0_waddr [3]  (^) checked with  leading edge of 'clk'
Beginpoint: \wchrsp_fifo/w_ptr_reg[3] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.276
= Slack Time                    1.874
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |         Instance          |              Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |                               |       |       |       |  Time   |   Time   | 
     |---------------------------+-------------------------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^                  |       | 0.000 |       |   0.000 |    1.874 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v                    | INVX8 | 0.000 | 0.000 |   0.000 |    1.874 | 
     | FECTS_clks_clk___L2_I4    | A v -> Y ^                    | INVX4 | 0.000 | 0.000 |   0.000 |    1.874 | 
     | \wchrsp_fifo/w_ptr_reg[3] | CLK ^ -> Q ^                  | DFFSR | 0.015 | 0.133 |   0.133 |    2.007 | 
     | FE_OFCC47_n550            | A ^ -> Y ^                    | BUFX2 | 0.009 | 0.035 |   0.168 |    2.042 | 
     | U471                      | A ^ -> Y ^                    | BUFX2 | 0.115 | 0.104 |   0.272 |    2.146 | 
     |                           | \memif_swchrsp.f0_waddr [3] ^ |       | 0.115 | 0.004 |   0.276 |    2.150 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 46: MET Late External Delay Assertion 
Endpoint:   \memif_swchaddr.f0_waddr [3]  (^) checked with  leading edge of 
'clk'
Beginpoint: \wchaddr_fifo/w_ptr_reg[3] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.274
= Slack Time                    1.876
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |                                |       |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+-------+-------+-------+---------+----------| 
     |                            | \clks.clk  ^                   |       | 0.000 |       |   0.000 |    1.876 | 
     | FECTS_clks_clk___L1_I0     | A ^ -> Y v                     | INVX8 | 0.000 | 0.000 |   0.000 |    1.876 | 
     | FECTS_clks_clk___L2_I5     | A v -> Y ^                     | INVX4 | 0.000 | 0.000 |   0.000 |    1.876 | 
     | \wchaddr_fifo/w_ptr_reg[3] | CLK ^ -> Q ^                   | DFFSR | 0.018 | 0.135 |   0.135 |    2.011 | 
     | FE_OFCC57_n540             | A ^ -> Y ^                     | BUFX2 | 0.009 | 0.035 |   0.170 |    2.046 | 
     | U472                       | A ^ -> Y ^                     | BUFX2 | 0.110 | 0.101 |   0.271 |    2.147 | 
     |                            | \memif_swchaddr.f0_waddr [3] ^ |       | 0.110 | 0.004 |   0.274 |    2.150 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 47: MET Late External Delay Assertion 
Endpoint:   \memif_swchaddr.f0_waddr [4]  (^) checked with  leading edge of 
'clk'
Beginpoint: \wchaddr_fifo/w_ptr_reg[4] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.271
= Slack Time                    1.879
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |                                |       |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+-------+-------+-------+---------+----------| 
     |                            | \clks.clk  ^                   |       | 0.000 |       |   0.000 |    1.879 | 
     | FECTS_clks_clk___L1_I0     | A ^ -> Y v                     | INVX8 | 0.000 | 0.000 |   0.000 |    1.879 | 
     | FECTS_clks_clk___L2_I5     | A v -> Y ^                     | INVX4 | 0.000 | 0.000 |   0.000 |    1.879 | 
     | \wchaddr_fifo/w_ptr_reg[4] | CLK ^ -> Q ^                   | DFFSR | 0.016 | 0.134 |   0.134 |    2.013 | 
     | FE_OFCC58_n539             | A ^ -> Y ^                     | BUFX2 | 0.008 | 0.034 |   0.168 |    2.047 | 
     | U468                       | A ^ -> Y ^                     | BUFX2 | 0.108 | 0.099 |   0.267 |    2.146 | 
     |                            | \memif_swchaddr.f0_waddr [4] ^ |       | 0.108 | 0.004 |   0.271 |    2.150 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 48: MET Late External Delay Assertion 
Endpoint:   \memif_swchaddr.f0_raddr [4]  (^) checked with  leading edge of 
'clk'
Beginpoint: \wchaddr_fifo/r_ptr_reg[4] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.267
= Slack Time                    1.883
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |                                |       |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+-------+-------+-------+---------+----------| 
     |                            | \clks.clk  ^                   |       | 0.000 |       |   0.000 |    1.883 | 
     | FECTS_clks_clk___L1_I0     | A ^ -> Y v                     | INVX8 | 0.000 | 0.000 |   0.000 |    1.883 | 
     | FECTS_clks_clk___L2_I5     | A v -> Y ^                     | INVX4 | 0.000 | 0.000 |   0.000 |    1.883 | 
     | \wchaddr_fifo/r_ptr_reg[4] | CLK ^ -> Q ^                   | DFFSR | 0.016 | 0.134 |   0.134 |    2.017 | 
     | FE_OFCC63_n544             | A ^ -> Y ^                     | BUFX2 | 0.015 | 0.038 |   0.172 |    2.055 | 
     | U469                       | A ^ -> Y ^                     | BUFX2 | 0.097 | 0.092 |   0.264 |    2.148 | 
     |                            | \memif_swchaddr.f0_raddr [4] ^ |       | 0.097 | 0.002 |   0.267 |    2.150 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 49: MET Late External Delay Assertion 
Endpoint:   \memif_swchrsp.f0_raddr [3]  (^) checked with  leading edge of 'clk'
Beginpoint: \wchrsp_fifo/r_ptr_reg[3] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.267
= Slack Time                    1.883
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |         Instance          |              Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |                               |       |       |       |  Time   |   Time   | 
     |---------------------------+-------------------------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^                  |       | 0.000 |       |   0.000 |    1.883 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v                    | INVX8 | 0.000 | 0.000 |   0.000 |    1.883 | 
     | FECTS_clks_clk___L2_I5    | A v -> Y ^                    | INVX4 | 0.000 | 0.000 |   0.000 |    1.883 | 
     | \wchrsp_fifo/r_ptr_reg[3] | CLK ^ -> Q ^                  | DFFSR | 0.015 | 0.133 |   0.133 |    2.016 | 
     | FE_OFCC52_n555            | A ^ -> Y ^                    | BUFX2 | 0.007 | 0.034 |   0.167 |    2.050 | 
     | U427                      | A ^ -> Y ^                    | BUFX2 | 0.103 | 0.096 |   0.263 |    2.146 | 
     |                           | \memif_swchrsp.f0_raddr [3] ^ |       | 0.103 | 0.004 |   0.267 |    2.150 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 50: MET Late External Delay Assertion 
Endpoint:   \memif_swchrsp.f0_raddr [2]  (^) checked with  leading edge of 'clk'
Beginpoint: \wchrsp_fifo/r_ptr_reg[2] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.266
= Slack Time                    1.884
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |         Instance          |              Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |                               |       |       |       |  Time   |   Time   | 
     |---------------------------+-------------------------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^                  |       | 0.000 |       |   0.000 |    1.884 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v                    | INVX8 | 0.000 | 0.000 |   0.000 |    1.884 | 
     | FECTS_clks_clk___L2_I5    | A v -> Y ^                    | INVX4 | 0.000 | 0.000 |   0.000 |    1.884 | 
     | \wchrsp_fifo/r_ptr_reg[2] | CLK ^ -> Q ^                  | DFFSR | 0.016 | 0.134 |   0.134 |    2.018 | 
     | FE_OFCC51_n556            | A ^ -> Y ^                    | BUFX2 | 0.015 | 0.039 |   0.173 |    2.056 | 
     | U425                      | A ^ -> Y ^                    | BUFX2 | 0.094 | 0.090 |   0.263 |    2.147 | 
     |                           | \memif_swchrsp.f0_raddr [2] ^ |       | 0.094 | 0.003 |   0.266 |    2.150 | 
     +--------------------------------------------------------------------------------------------------------+ 

