// #include <mcs51/compiler.h>
#ifndef __DEF_H__
#define __DEF_H__

#ifdef __C51__
#define XDATA xdata
#define CODE code
#define REENTRANT reentrant

#define SBIT(name, addr, bit) sbit name = addr ^ bit
#define SFR(name, addr) sfr name = addr
#define INTERRUPT(name, vector) void name(void) interrupt vector
#define INTERRUPT_USING(name, vector, regnum) void name(void) interrupt vector using regnum

extern void _nop_(void);
#define NOP() _nop_()

#elif defined(__SDCC) || defined(SDCC)
#define XDATA __xdata
#define REENTRANT __reentrant

#define SBIT(name, addr, bit) __sbit __at(addr + bit) name
#define SFR(name, addr) __sfr __at(addr) name
#define INTERRUPT(name, vector) void name(void) __interrupt(vector)
#define INTERRUPT_USING(name, vector, regnum) void name(void) __interrupt(vector) __using(regnum)

#define NOP() __asm NOP __endasm
#endif

#define __DO_WHILE0(x) \
  do {                \
    x;                \
  } while(0)
// #define xdata __xdata
// #define reentrant __reentrant
// #include"mcs51/compiler.h"

typedef unsigned char uint8_t;
typedef signed char int8_t;
typedef unsigned short int uint16_t;
typedef short int int16_t;
typedef unsigned long int uint32_t;
typedef long int32_t;

SFR(P0, 0x80);
SBIT(P0_0, 0x80, 0);
SBIT(P0_1, 0x80, 1);
SBIT(P0_2, 0x80, 2);
SBIT(P0_3, 0x80, 3);
SBIT(P0_4, 0x80, 4);
SBIT(P0_5, 0x80, 5);
SBIT(P0_6, 0x80, 6);
SBIT(P0_7, 0x80, 7);

SFR(P1, 0x90);
SBIT(P1_0, 0x90, 0);
SBIT(P1_1, 0x90, 1);
SBIT(P1_2, 0x90, 2);
SBIT(P1_3, 0x90, 3);
SBIT(P1_4, 0x90, 4);
SBIT(P1_5, 0x90, 5);
SBIT(P1_6, 0x90, 6);
SBIT(P1_7, 0x90, 7);

SFR(P2, 0xA0);
SBIT(P2_3, 0xA0, 3);
SBIT(P2_4, 0xA0, 4);

SFR(P3, 0xB0);
SBIT(P3_0, 0xB0, 0);
SBIT(P3_1, 0xB0, 1);
SBIT(P3_2, 0xB0, 2);
SBIT(P3_3, 0xB0, 3);
SBIT(P3_4, 0xB0, 4);
SBIT(P3_5, 0xB0, 5);
SBIT(P3_7, 0xB0, 7);


SFR(P4, 0xC0);
SBIT(P4_0, 0xC0, 0);

SFR(P5, 0xC8);
SBIT(P5_5, 0xC8, 5);


SFR(PSW, 0xD0);
SBIT(CY, 0xD0, 7);


SFR(TL0, 0x8A);
SFR(TL1, 0x8B);
SFR(TH0, 0x8C);
SFR(TH1, 0x8D);
SFR(T2H, 0xD6);  // 0000,0000 T2���ֽ�
SFR(T2L, 0xD7);  // 0000,0000 T2���ֽ�

SFR(P1ASF, 0x9D);  // 0000,0000 �˿�1ģ�⹦�����üĴ���

SFR(CLK_DIV, 0x97);  // 0000,0000 ʱ�ӷ�Ƶ���ƼĴ���

SFR(P0M0, 0x94);
SFR(P0M1, 0x93);
SFR(P1M0, 0x92);
SFR(P1M1, 0x91);
SFR(P2M0, 0x96);
SFR(P2M1, 0x95);
SFR(P3M0, 0xB2);
SFR(P3M1, 0xB1);

SFR(IE, 0xA8);
SBIT(EA, 0xA8, 7);
SBIT(ES, 0xA8, 4);
SBIT(ET1, 0xA8, 3);
SBIT(EX1, 0xA8, 2);
SBIT(ET0, 0xA8, 1);
SBIT(EX0, 0xA8, 0);

SFR(IE2, 0xAF);

SFR(TMOD, 0x89);

SFR(SCON, 0x98);
SBIT(SM0, 0x98, 7);
SBIT(SM1, 0x98, 6);
SBIT(SM2, 0x98, 5);
SBIT(REN, 0x98, 4);
SBIT(TB8, 0x98, 3);
SBIT(RB8, 0x98, 2);
SBIT(TI, 0x98, 1);
SBIT(RI, 0x98, 0);

SFR(S2CON, 0x9A);

SFR(SBUF, 0x99);

SFR(S2BUF, 0x9B);

SFR(TCON, 0x88);
SBIT(TR1, 0x88, 6);
SBIT(TR0, 0x88, 4);
SBIT(IT1, 0x88, 2);
SBIT(IT0, 0x88, 0);

SFR(P_SW1, 0xA2);  // 0000,0000 ����˿��л��Ĵ���1

SFR(P_SW2, 0xBA);  // 0000,0000 ����˿��л��Ĵ���2

SFR(CCON, 0xD8);  // 0000,0000 PCA���ƼĴ���
SBIT(CF, 0xD8, 7); //PCA�����������־
SBIT(CR, 0xD8, 6); //PCA���������п���λ
SBIT(CCF2, 0xD8, 2);
SBIT(CCF1, 0xD8, 1);
SBIT(CCF0, 0xD8, 0);

SFR(CMOD, 0xD9);  // 0000,0000 PCA ����ģʽ�Ĵ���

SFR(CCAP1H, 0xFB);  // 0000,0000 PCAģ��1�Ĳ�׽/�ȽϼĴ������ֽ�
SFR(CCAP1L, 0xEB);  // 0000,0000 PCAģ��1�Ĳ�׽/�ȽϼĴ������ֽ�

SFR(CCAPM1, 0xDB);  // 0000,0000 PCAģ��1��PWM�Ĵ���


SFR(IP, 0xB8);
SBIT(PPCA, 0xB8, 7);
SBIT(PLVD, 0xB8, 6);
SBIT(PADC, 0xB8, 5);
SBIT(PS, 0xB8, 4);
SBIT(PT1, 0xB8, 3);
SBIT(PX1, 0xB8, 2);
SBIT(PT0, 0xB8, 1);
SBIT(PX0, 0xB8, 0);

/**
 * @brief Auxiliary Register
 * @note
 * |bit|name|description|
 * |---|----|-----------|
 * |7|T0x12|��ʱ��0��Ƶ����λ,0:��Ƶ,1:����Ƶ|
 * |6|T1x12|��ʱ��1��Ƶ����λ,0:��Ƶ,1:����Ƶ|
 * |5|UART_M0x6|����1�����ʷ���������λ|
 * |4|T2R|��ʱ��2���п���λ,0:ֹͣ,1:����|
 * |3|T2_CT|��ʱ��2�������Ϳ���λ,0:ģʽ0,1:ģʽ1|
 * |2|T2x12|��ʱ��2��Ƶ����λ,0:��Ƶ,1:����Ƶ|
 * |1|EXTRAM|�ⲿRAM����λ|
 * |0|S1ST2|UART1�жϲ����ʷ���������λ,0:��ʱ��1,1:��ʱ��2|
 */

SFR(IP2, 0xB5);

SFR(AUXR, 0x8E);  // 0000,0001 �����Ĵ���

#define IE0_VECTOR 0 /* 0x03 external interrupt 0 */
#define TF0_VECTOR 1 /* 0x0b timer 0 */
#define IE1_VECTOR 2 /* 0x13 external interrupt 1 */
#define TF1_VECTOR 3 /* 0x1b timer 1 */
#define SI0_VECTOR 4 /* 0x23 serial port 0 */
#define SI1_VECTOR 8 /* 0x43 serial port 1 */
#endif               // !__DEF_H__
