Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Apr 30 15:43:56 2019
| Host         : Asus-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file AHBliteTop_timing_summary_routed.rpt -rpx AHBliteTop_timing_summary_routed.rpx
| Design       : AHBliteTop
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 57 register/latch pins with no clock driven by root clock pin: vga_sync/vdisp_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 57 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 24 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 61 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.390        0.000                      0                 4762        0.032        0.000                      0                 4762        3.000        0.000                       0                  1720  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out0_clk_wiz_1  {0.000 4.643}        9.286           107.692         
  clk_out1_clk_wiz_0  {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     2  
  clk_out0_clk_wiz_1        1.798        0.000                      0                   61        0.211        0.000                      0                   61        4.143        0.000                       0                   101  
  clk_out1_clk_wiz_0        2.688        0.000                      0                 3817        0.032        0.000                      0                 3817        9.500        0.000                       0                  1611  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  
  clkfbout_clk_wiz_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  clk_out0_clk_wiz_1        0.390        0.000                      0                   57        0.119        0.000                      0                   57  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0        9.726        0.000                      0                  827        1.629        0.000                      0                  827  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  clockGen/plle2_adv_inst/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst_high/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  clockGen/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst_high/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst_high/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  clockGen/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst_high/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  clockGen/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  clockGen/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  clockGen/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst_high/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst_high/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out0_clk_wiz_1
  To Clock:  clk_out0_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        1.798ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.143ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.798ns  (required time - arrival time)
  Source:                 vga_sync/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_1  {rise@0.000ns fall@4.643ns period=9.286ns})
  Destination:            vga_pixels/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_1  {rise@0.000ns fall@4.643ns period=9.286ns})
  Path Group:             clk_out0_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.286ns  (clk_out0_clk_wiz_1 rise@9.286ns - clk_out0_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.244ns  (logic 2.192ns (30.258%)  route 5.052ns (69.742%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.047ns = ( 7.239 - 9.286 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockGen/plle2_adv_inst_high/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockGen/clk_out0_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout2_buf/O
                         net (fo=99, routed)          1.615    -2.432    vga_sync/clk_out2
    SLICE_X43Y112        FDRE                                         r  vga_sync/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y112        FDRE (Prop_fdre_C_Q)         0.419    -2.013 r  vga_sync/vcount_reg[3]/Q
                         net (fo=11, routed)          0.988    -1.025    vga_sync/vcount[3]
    SLICE_X44Y111        LUT5 (Prop_lut5_I3_O)        0.299    -0.726 r  vga_sync/i__carry_i_22/O
                         net (fo=1, routed)           0.669    -0.057    vga_sync/i__carry_i_22_n_0
    SLICE_X44Y111        LUT3 (Prop_lut3_I0_O)        0.154     0.097 r  vga_sync/i__carry_i_13/O
                         net (fo=4, routed)           0.848     0.945    vga_sync/vpix[3]
    SLICE_X46Y112        LUT5 (Prop_lut5_I2_O)        0.327     1.272 r  vga_sync/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000     1.272    vga_pixels/ypos_r_reg[7]_0[2]
    SLICE_X46Y112        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.652 r  vga_pixels/within_area1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.652    vga_pixels/within_area1_inferred__0/i__carry_n_0
    SLICE_X46Y113        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.809 r  vga_pixels/within_area1_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.961     2.770    vga_pixels/within_area10_in
    SLICE_X48Y110        LUT4 (Prop_lut4_I1_O)        0.332     3.102 r  vga_pixels/red[3]_i_2/O
                         net (fo=12, routed)          0.945     4.047    vga_pixels/within_area__2
    SLICE_X63Y109        LUT6 (Prop_lut6_I3_O)        0.124     4.171 r  vga_pixels/green[3]_i_1/O
                         net (fo=2, routed)           0.641     4.812    vga_pixels/green[3]_i_1_n_0
    SLICE_X64Y112        FDRE                                         r  vga_pixels/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_clk_wiz_1 rise edge)
                                                      9.286     9.286 r  
    E3                                                0.000     9.286 r  clk (IN)
                         net (fo=0)                   0.000     9.286    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.697 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    11.878    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     4.022 r  clockGen/plle2_adv_inst_high/CLKOUT0
                         net (fo=1, routed)           1.634     5.656    clockGen/clk_out0_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.747 r  clockGen/clkout2_buf/O
                         net (fo=99, routed)          1.492     7.239    vga_pixels/CLK
    SLICE_X64Y112        FDRE                                         r  vga_pixels/green_reg[3]/C
                         clock pessimism             -0.501     6.738    
                         clock uncertainty           -0.061     6.677    
    SLICE_X64Y112        FDRE (Setup_fdre_C_D)       -0.067     6.610    vga_pixels/green_reg[3]
  -------------------------------------------------------------------
                         required time                          6.610    
                         arrival time                          -4.812    
  -------------------------------------------------------------------
                         slack                                  1.798    

Slack (MET) :             1.936ns  (required time - arrival time)
  Source:                 vga_sync/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_1  {rise@0.000ns fall@4.643ns period=9.286ns})
  Destination:            vga_pixels/red_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_1  {rise@0.000ns fall@4.643ns period=9.286ns})
  Path Group:             clk_out0_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.286ns  (clk_out0_clk_wiz_1 rise@9.286ns - clk_out0_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.113ns  (logic 2.192ns (30.817%)  route 4.921ns (69.183%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 7.240 - 9.286 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockGen/plle2_adv_inst_high/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockGen/clk_out0_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout2_buf/O
                         net (fo=99, routed)          1.615    -2.432    vga_sync/clk_out2
    SLICE_X43Y112        FDRE                                         r  vga_sync/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y112        FDRE (Prop_fdre_C_Q)         0.419    -2.013 r  vga_sync/vcount_reg[3]/Q
                         net (fo=11, routed)          0.988    -1.025    vga_sync/vcount[3]
    SLICE_X44Y111        LUT5 (Prop_lut5_I3_O)        0.299    -0.726 r  vga_sync/i__carry_i_22/O
                         net (fo=1, routed)           0.669    -0.057    vga_sync/i__carry_i_22_n_0
    SLICE_X44Y111        LUT3 (Prop_lut3_I0_O)        0.154     0.097 r  vga_sync/i__carry_i_13/O
                         net (fo=4, routed)           0.848     0.945    vga_sync/vpix[3]
    SLICE_X46Y112        LUT5 (Prop_lut5_I2_O)        0.327     1.272 r  vga_sync/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000     1.272    vga_pixels/ypos_r_reg[7]_0[2]
    SLICE_X46Y112        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.652 r  vga_pixels/within_area1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.652    vga_pixels/within_area1_inferred__0/i__carry_n_0
    SLICE_X46Y113        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.809 r  vga_pixels/within_area1_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.961     2.770    vga_pixels/within_area10_in
    SLICE_X48Y110        LUT4 (Prop_lut4_I1_O)        0.332     3.102 r  vga_pixels/red[3]_i_2/O
                         net (fo=12, routed)          0.942     4.044    vga_pixels/within_area__2
    SLICE_X63Y109        LUT6 (Prop_lut6_I3_O)        0.124     4.168 r  vga_pixels/red[3]_i_1/O
                         net (fo=2, routed)           0.513     4.681    vga_pixels/red[3]_i_1_n_0
    SLICE_X63Y110        FDRE                                         r  vga_pixels/red_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_clk_wiz_1 rise edge)
                                                      9.286     9.286 r  
    E3                                                0.000     9.286 r  clk (IN)
                         net (fo=0)                   0.000     9.286    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.697 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    11.878    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     4.022 r  clockGen/plle2_adv_inst_high/CLKOUT0
                         net (fo=1, routed)           1.634     5.656    clockGen/clk_out0_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.747 r  clockGen/clkout2_buf/O
                         net (fo=99, routed)          1.493     7.240    vga_pixels/CLK
    SLICE_X63Y110        FDRE                                         r  vga_pixels/red_reg[3]_lopt_replica/C
                         clock pessimism             -0.501     6.739    
                         clock uncertainty           -0.061     6.678    
    SLICE_X63Y110        FDRE (Setup_fdre_C_D)       -0.061     6.617    vga_pixels/red_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          6.617    
                         arrival time                          -4.681    
  -------------------------------------------------------------------
                         slack                                  1.936    

Slack (MET) :             1.944ns  (required time - arrival time)
  Source:                 vga_sync/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_1  {rise@0.000ns fall@4.643ns period=9.286ns})
  Destination:            vga_pixels/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_1  {rise@0.000ns fall@4.643ns period=9.286ns})
  Path Group:             clk_out0_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.286ns  (clk_out0_clk_wiz_1 rise@9.286ns - clk_out0_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.105ns  (logic 2.192ns (30.854%)  route 4.913ns (69.146%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 7.240 - 9.286 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockGen/plle2_adv_inst_high/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockGen/clk_out0_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout2_buf/O
                         net (fo=99, routed)          1.615    -2.432    vga_sync/clk_out2
    SLICE_X43Y112        FDRE                                         r  vga_sync/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y112        FDRE (Prop_fdre_C_Q)         0.419    -2.013 r  vga_sync/vcount_reg[3]/Q
                         net (fo=11, routed)          0.988    -1.025    vga_sync/vcount[3]
    SLICE_X44Y111        LUT5 (Prop_lut5_I3_O)        0.299    -0.726 r  vga_sync/i__carry_i_22/O
                         net (fo=1, routed)           0.669    -0.057    vga_sync/i__carry_i_22_n_0
    SLICE_X44Y111        LUT3 (Prop_lut3_I0_O)        0.154     0.097 r  vga_sync/i__carry_i_13/O
                         net (fo=4, routed)           0.848     0.945    vga_sync/vpix[3]
    SLICE_X46Y112        LUT5 (Prop_lut5_I2_O)        0.327     1.272 r  vga_sync/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000     1.272    vga_pixels/ypos_r_reg[7]_0[2]
    SLICE_X46Y112        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.652 r  vga_pixels/within_area1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.652    vga_pixels/within_area1_inferred__0/i__carry_n_0
    SLICE_X46Y113        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.809 r  vga_pixels/within_area1_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.961     2.770    vga_pixels/within_area10_in
    SLICE_X48Y110        LUT4 (Prop_lut4_I1_O)        0.332     3.102 r  vga_pixels/red[3]_i_2/O
                         net (fo=12, routed)          0.942     4.044    vga_pixels/within_area__2
    SLICE_X63Y109        LUT6 (Prop_lut6_I3_O)        0.124     4.168 r  vga_pixels/red[3]_i_1/O
                         net (fo=2, routed)           0.504     4.672    vga_pixels/red[3]_i_1_n_0
    SLICE_X65Y111        FDRE                                         r  vga_pixels/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_clk_wiz_1 rise edge)
                                                      9.286     9.286 r  
    E3                                                0.000     9.286 r  clk (IN)
                         net (fo=0)                   0.000     9.286    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.697 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    11.878    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     4.022 r  clockGen/plle2_adv_inst_high/CLKOUT0
                         net (fo=1, routed)           1.634     5.656    clockGen/clk_out0_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.747 r  clockGen/clkout2_buf/O
                         net (fo=99, routed)          1.493     7.240    vga_pixels/CLK
    SLICE_X65Y111        FDRE                                         r  vga_pixels/red_reg[3]/C
                         clock pessimism             -0.501     6.739    
                         clock uncertainty           -0.061     6.678    
    SLICE_X65Y111        FDRE (Setup_fdre_C_D)       -0.062     6.616    vga_pixels/red_reg[3]
  -------------------------------------------------------------------
                         required time                          6.616    
                         arrival time                          -4.672    
  -------------------------------------------------------------------
                         slack                                  1.944    

Slack (MET) :             1.954ns  (required time - arrival time)
  Source:                 vga_sync/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_1  {rise@0.000ns fall@4.643ns period=9.286ns})
  Destination:            vga_pixels/green_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_1  {rise@0.000ns fall@4.643ns period=9.286ns})
  Path Group:             clk_out0_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.286ns  (clk_out0_clk_wiz_1 rise@9.286ns - clk_out0_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.088ns  (logic 2.192ns (30.927%)  route 4.896ns (69.073%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.048ns = ( 7.238 - 9.286 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockGen/plle2_adv_inst_high/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockGen/clk_out0_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout2_buf/O
                         net (fo=99, routed)          1.615    -2.432    vga_sync/clk_out2
    SLICE_X43Y112        FDRE                                         r  vga_sync/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y112        FDRE (Prop_fdre_C_Q)         0.419    -2.013 r  vga_sync/vcount_reg[3]/Q
                         net (fo=11, routed)          0.988    -1.025    vga_sync/vcount[3]
    SLICE_X44Y111        LUT5 (Prop_lut5_I3_O)        0.299    -0.726 r  vga_sync/i__carry_i_22/O
                         net (fo=1, routed)           0.669    -0.057    vga_sync/i__carry_i_22_n_0
    SLICE_X44Y111        LUT3 (Prop_lut3_I0_O)        0.154     0.097 r  vga_sync/i__carry_i_13/O
                         net (fo=4, routed)           0.848     0.945    vga_sync/vpix[3]
    SLICE_X46Y112        LUT5 (Prop_lut5_I2_O)        0.327     1.272 r  vga_sync/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000     1.272    vga_pixels/ypos_r_reg[7]_0[2]
    SLICE_X46Y112        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.652 r  vga_pixels/within_area1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.652    vga_pixels/within_area1_inferred__0/i__carry_n_0
    SLICE_X46Y113        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.809 r  vga_pixels/within_area1_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.961     2.770    vga_pixels/within_area10_in
    SLICE_X48Y110        LUT4 (Prop_lut4_I1_O)        0.332     3.102 r  vga_pixels/red[3]_i_2/O
                         net (fo=12, routed)          0.945     4.047    vga_pixels/within_area__2
    SLICE_X63Y109        LUT6 (Prop_lut6_I3_O)        0.124     4.171 r  vga_pixels/green[3]_i_1/O
                         net (fo=2, routed)           0.485     4.656    vga_pixels/green[3]_i_1_n_0
    SLICE_X63Y112        FDRE                                         r  vga_pixels/green_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_clk_wiz_1 rise edge)
                                                      9.286     9.286 r  
    E3                                                0.000     9.286 r  clk (IN)
                         net (fo=0)                   0.000     9.286    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.697 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    11.878    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     4.022 r  clockGen/plle2_adv_inst_high/CLKOUT0
                         net (fo=1, routed)           1.634     5.656    clockGen/clk_out0_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.747 r  clockGen/clkout2_buf/O
                         net (fo=99, routed)          1.491     7.238    vga_pixels/CLK
    SLICE_X63Y112        FDRE                                         r  vga_pixels/green_reg[3]_lopt_replica/C
                         clock pessimism             -0.501     6.737    
                         clock uncertainty           -0.061     6.676    
    SLICE_X63Y112        FDRE (Setup_fdre_C_D)       -0.067     6.609    vga_pixels/green_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          6.609    
                         arrival time                          -4.656    
  -------------------------------------------------------------------
                         slack                                  1.954    

Slack (MET) :             2.202ns  (required time - arrival time)
  Source:                 vga_sync/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_1  {rise@0.000ns fall@4.643ns period=9.286ns})
  Destination:            vga_pixels/red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_1  {rise@0.000ns fall@4.643ns period=9.286ns})
  Path Group:             clk_out0_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.286ns  (clk_out0_clk_wiz_1 rise@9.286ns - clk_out0_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.942ns  (logic 2.192ns (31.577%)  route 4.750ns (68.423%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.045ns = ( 7.241 - 9.286 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockGen/plle2_adv_inst_high/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockGen/clk_out0_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout2_buf/O
                         net (fo=99, routed)          1.615    -2.432    vga_sync/clk_out2
    SLICE_X43Y112        FDRE                                         r  vga_sync/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y112        FDRE (Prop_fdre_C_Q)         0.419    -2.013 r  vga_sync/vcount_reg[3]/Q
                         net (fo=11, routed)          0.988    -1.025    vga_sync/vcount[3]
    SLICE_X44Y111        LUT5 (Prop_lut5_I3_O)        0.299    -0.726 r  vga_sync/i__carry_i_22/O
                         net (fo=1, routed)           0.669    -0.057    vga_sync/i__carry_i_22_n_0
    SLICE_X44Y111        LUT3 (Prop_lut3_I0_O)        0.154     0.097 r  vga_sync/i__carry_i_13/O
                         net (fo=4, routed)           0.848     0.945    vga_sync/vpix[3]
    SLICE_X46Y112        LUT5 (Prop_lut5_I2_O)        0.327     1.272 r  vga_sync/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000     1.272    vga_pixels/ypos_r_reg[7]_0[2]
    SLICE_X46Y112        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.652 r  vga_pixels/within_area1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.652    vga_pixels/within_area1_inferred__0/i__carry_n_0
    SLICE_X46Y113        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.809 r  vga_pixels/within_area1_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.961     2.770    vga_pixels/within_area10_in
    SLICE_X48Y110        LUT4 (Prop_lut4_I1_O)        0.332     3.102 r  vga_pixels/red[3]_i_2/O
                         net (fo=12, routed)          1.284     4.386    vga_pixels/within_area__2
    SLICE_X69Y110        LUT6 (Prop_lut6_I3_O)        0.124     4.510 r  vga_pixels/red[0]_i_1/O
                         net (fo=1, routed)           0.000     4.510    vga_pixels/red[0]_i_1_n_0
    SLICE_X69Y110        FDRE                                         r  vga_pixels/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_clk_wiz_1 rise edge)
                                                      9.286     9.286 r  
    E3                                                0.000     9.286 r  clk (IN)
                         net (fo=0)                   0.000     9.286    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.697 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    11.878    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     4.022 r  clockGen/plle2_adv_inst_high/CLKOUT0
                         net (fo=1, routed)           1.634     5.656    clockGen/clk_out0_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.747 r  clockGen/clkout2_buf/O
                         net (fo=99, routed)          1.494     7.241    vga_pixels/CLK
    SLICE_X69Y110        FDRE                                         r  vga_pixels/red_reg[0]/C
                         clock pessimism             -0.501     6.740    
                         clock uncertainty           -0.061     6.679    
    SLICE_X69Y110        FDRE (Setup_fdre_C_D)        0.032     6.711    vga_pixels/red_reg[0]
  -------------------------------------------------------------------
                         required time                          6.711    
                         arrival time                          -4.510    
  -------------------------------------------------------------------
                         slack                                  2.202    

Slack (MET) :             2.204ns  (required time - arrival time)
  Source:                 vga_sync/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_1  {rise@0.000ns fall@4.643ns period=9.286ns})
  Destination:            vga_pixels/green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_1  {rise@0.000ns fall@4.643ns period=9.286ns})
  Path Group:             clk_out0_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.286ns  (clk_out0_clk_wiz_1 rise@9.286ns - clk_out0_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.939ns  (logic 2.192ns (31.591%)  route 4.747ns (68.409%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.045ns = ( 7.241 - 9.286 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockGen/plle2_adv_inst_high/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockGen/clk_out0_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout2_buf/O
                         net (fo=99, routed)          1.615    -2.432    vga_sync/clk_out2
    SLICE_X43Y112        FDRE                                         r  vga_sync/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y112        FDRE (Prop_fdre_C_Q)         0.419    -2.013 r  vga_sync/vcount_reg[3]/Q
                         net (fo=11, routed)          0.988    -1.025    vga_sync/vcount[3]
    SLICE_X44Y111        LUT5 (Prop_lut5_I3_O)        0.299    -0.726 r  vga_sync/i__carry_i_22/O
                         net (fo=1, routed)           0.669    -0.057    vga_sync/i__carry_i_22_n_0
    SLICE_X44Y111        LUT3 (Prop_lut3_I0_O)        0.154     0.097 r  vga_sync/i__carry_i_13/O
                         net (fo=4, routed)           0.848     0.945    vga_sync/vpix[3]
    SLICE_X46Y112        LUT5 (Prop_lut5_I2_O)        0.327     1.272 r  vga_sync/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000     1.272    vga_pixels/ypos_r_reg[7]_0[2]
    SLICE_X46Y112        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.652 r  vga_pixels/within_area1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.652    vga_pixels/within_area1_inferred__0/i__carry_n_0
    SLICE_X46Y113        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.809 r  vga_pixels/within_area1_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.961     2.770    vga_pixels/within_area10_in
    SLICE_X48Y110        LUT4 (Prop_lut4_I1_O)        0.332     3.102 r  vga_pixels/red[3]_i_2/O
                         net (fo=12, routed)          1.281     4.383    vga_pixels/within_area__2
    SLICE_X69Y110        LUT6 (Prop_lut6_I3_O)        0.124     4.507 r  vga_pixels/green[1]_i_1/O
                         net (fo=1, routed)           0.000     4.507    vga_pixels/green[1]_i_1_n_0
    SLICE_X69Y110        FDRE                                         r  vga_pixels/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_clk_wiz_1 rise edge)
                                                      9.286     9.286 r  
    E3                                                0.000     9.286 r  clk (IN)
                         net (fo=0)                   0.000     9.286    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.697 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    11.878    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     4.022 r  clockGen/plle2_adv_inst_high/CLKOUT0
                         net (fo=1, routed)           1.634     5.656    clockGen/clk_out0_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.747 r  clockGen/clkout2_buf/O
                         net (fo=99, routed)          1.494     7.241    vga_pixels/CLK
    SLICE_X69Y110        FDRE                                         r  vga_pixels/green_reg[1]/C
                         clock pessimism             -0.501     6.740    
                         clock uncertainty           -0.061     6.679    
    SLICE_X69Y110        FDRE (Setup_fdre_C_D)        0.031     6.710    vga_pixels/green_reg[1]
  -------------------------------------------------------------------
                         required time                          6.710    
                         arrival time                          -4.507    
  -------------------------------------------------------------------
                         slack                                  2.204    

Slack (MET) :             2.329ns  (required time - arrival time)
  Source:                 vga_sync/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_1  {rise@0.000ns fall@4.643ns period=9.286ns})
  Destination:            vga_pixels/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_1  {rise@0.000ns fall@4.643ns period=9.286ns})
  Path Group:             clk_out0_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.286ns  (clk_out0_clk_wiz_1 rise@9.286ns - clk_out0_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.812ns  (logic 2.192ns (32.178%)  route 4.620ns (67.822%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 7.242 - 9.286 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockGen/plle2_adv_inst_high/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockGen/clk_out0_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout2_buf/O
                         net (fo=99, routed)          1.615    -2.432    vga_sync/clk_out2
    SLICE_X43Y112        FDRE                                         r  vga_sync/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y112        FDRE (Prop_fdre_C_Q)         0.419    -2.013 r  vga_sync/vcount_reg[3]/Q
                         net (fo=11, routed)          0.988    -1.025    vga_sync/vcount[3]
    SLICE_X44Y111        LUT5 (Prop_lut5_I3_O)        0.299    -0.726 r  vga_sync/i__carry_i_22/O
                         net (fo=1, routed)           0.669    -0.057    vga_sync/i__carry_i_22_n_0
    SLICE_X44Y111        LUT3 (Prop_lut3_I0_O)        0.154     0.097 r  vga_sync/i__carry_i_13/O
                         net (fo=4, routed)           0.848     0.945    vga_sync/vpix[3]
    SLICE_X46Y112        LUT5 (Prop_lut5_I2_O)        0.327     1.272 r  vga_sync/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000     1.272    vga_pixels/ypos_r_reg[7]_0[2]
    SLICE_X46Y112        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.652 r  vga_pixels/within_area1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.652    vga_pixels/within_area1_inferred__0/i__carry_n_0
    SLICE_X46Y113        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.809 r  vga_pixels/within_area1_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.961     2.770    vga_pixels/within_area10_in
    SLICE_X48Y110        LUT4 (Prop_lut4_I1_O)        0.332     3.102 r  vga_pixels/red[3]_i_2/O
                         net (fo=12, routed)          1.154     4.256    vga_pixels/within_area__2
    SLICE_X69Y108        LUT6 (Prop_lut6_I3_O)        0.124     4.380 r  vga_pixels/blue[3]_i_1/O
                         net (fo=1, routed)           0.000     4.380    vga_pixels/blue[3]_i_1_n_0
    SLICE_X69Y108        FDRE                                         r  vga_pixels/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_clk_wiz_1 rise edge)
                                                      9.286     9.286 r  
    E3                                                0.000     9.286 r  clk (IN)
                         net (fo=0)                   0.000     9.286    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.697 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    11.878    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     4.022 r  clockGen/plle2_adv_inst_high/CLKOUT0
                         net (fo=1, routed)           1.634     5.656    clockGen/clk_out0_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.747 r  clockGen/clkout2_buf/O
                         net (fo=99, routed)          1.495     7.242    vga_pixels/CLK
    SLICE_X69Y108        FDRE                                         r  vga_pixels/blue_reg[3]/C
                         clock pessimism             -0.501     6.741    
                         clock uncertainty           -0.061     6.680    
    SLICE_X69Y108        FDRE (Setup_fdre_C_D)        0.029     6.709    vga_pixels/blue_reg[3]
  -------------------------------------------------------------------
                         required time                          6.709    
                         arrival time                          -4.380    
  -------------------------------------------------------------------
                         slack                                  2.329    

Slack (MET) :             2.329ns  (required time - arrival time)
  Source:                 vga_sync/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_1  {rise@0.000ns fall@4.643ns period=9.286ns})
  Destination:            vga_pixels/blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_1  {rise@0.000ns fall@4.643ns period=9.286ns})
  Path Group:             clk_out0_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.286ns  (clk_out0_clk_wiz_1 rise@9.286ns - clk_out0_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.810ns  (logic 2.192ns (32.187%)  route 4.618ns (67.813%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 7.240 - 9.286 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockGen/plle2_adv_inst_high/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockGen/clk_out0_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout2_buf/O
                         net (fo=99, routed)          1.615    -2.432    vga_sync/clk_out2
    SLICE_X43Y112        FDRE                                         r  vga_sync/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y112        FDRE (Prop_fdre_C_Q)         0.419    -2.013 r  vga_sync/vcount_reg[3]/Q
                         net (fo=11, routed)          0.988    -1.025    vga_sync/vcount[3]
    SLICE_X44Y111        LUT5 (Prop_lut5_I3_O)        0.299    -0.726 r  vga_sync/i__carry_i_22/O
                         net (fo=1, routed)           0.669    -0.057    vga_sync/i__carry_i_22_n_0
    SLICE_X44Y111        LUT3 (Prop_lut3_I0_O)        0.154     0.097 r  vga_sync/i__carry_i_13/O
                         net (fo=4, routed)           0.848     0.945    vga_sync/vpix[3]
    SLICE_X46Y112        LUT5 (Prop_lut5_I2_O)        0.327     1.272 r  vga_sync/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000     1.272    vga_pixels/ypos_r_reg[7]_0[2]
    SLICE_X46Y112        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.652 r  vga_pixels/within_area1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.652    vga_pixels/within_area1_inferred__0/i__carry_n_0
    SLICE_X46Y113        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.809 r  vga_pixels/within_area1_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.961     2.770    vga_pixels/within_area10_in
    SLICE_X48Y110        LUT4 (Prop_lut4_I1_O)        0.332     3.102 r  vga_pixels/red[3]_i_2/O
                         net (fo=12, routed)          1.152     4.254    vga_pixels/within_area__2
    SLICE_X68Y111        LUT6 (Prop_lut6_I3_O)        0.124     4.378 r  vga_pixels/blue[1]_i_1/O
                         net (fo=1, routed)           0.000     4.378    vga_pixels/blue[1]_i_1_n_0
    SLICE_X68Y111        FDRE                                         r  vga_pixels/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_clk_wiz_1 rise edge)
                                                      9.286     9.286 r  
    E3                                                0.000     9.286 r  clk (IN)
                         net (fo=0)                   0.000     9.286    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.697 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    11.878    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     4.022 r  clockGen/plle2_adv_inst_high/CLKOUT0
                         net (fo=1, routed)           1.634     5.656    clockGen/clk_out0_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.747 r  clockGen/clkout2_buf/O
                         net (fo=99, routed)          1.493     7.240    vga_pixels/CLK
    SLICE_X68Y111        FDRE                                         r  vga_pixels/blue_reg[1]/C
                         clock pessimism             -0.501     6.739    
                         clock uncertainty           -0.061     6.678    
    SLICE_X68Y111        FDRE (Setup_fdre_C_D)        0.029     6.707    vga_pixels/blue_reg[1]
  -------------------------------------------------------------------
                         required time                          6.707    
                         arrival time                          -4.378    
  -------------------------------------------------------------------
                         slack                                  2.329    

Slack (MET) :             2.334ns  (required time - arrival time)
  Source:                 vga_sync/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_1  {rise@0.000ns fall@4.643ns period=9.286ns})
  Destination:            vga_pixels/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_1  {rise@0.000ns fall@4.643ns period=9.286ns})
  Path Group:             clk_out0_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.286ns  (clk_out0_clk_wiz_1 rise@9.286ns - clk_out0_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.809ns  (logic 2.192ns (32.192%)  route 4.617ns (67.808%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 7.242 - 9.286 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockGen/plle2_adv_inst_high/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockGen/clk_out0_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout2_buf/O
                         net (fo=99, routed)          1.615    -2.432    vga_sync/clk_out2
    SLICE_X43Y112        FDRE                                         r  vga_sync/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y112        FDRE (Prop_fdre_C_Q)         0.419    -2.013 r  vga_sync/vcount_reg[3]/Q
                         net (fo=11, routed)          0.988    -1.025    vga_sync/vcount[3]
    SLICE_X44Y111        LUT5 (Prop_lut5_I3_O)        0.299    -0.726 r  vga_sync/i__carry_i_22/O
                         net (fo=1, routed)           0.669    -0.057    vga_sync/i__carry_i_22_n_0
    SLICE_X44Y111        LUT3 (Prop_lut3_I0_O)        0.154     0.097 r  vga_sync/i__carry_i_13/O
                         net (fo=4, routed)           0.848     0.945    vga_sync/vpix[3]
    SLICE_X46Y112        LUT5 (Prop_lut5_I2_O)        0.327     1.272 r  vga_sync/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000     1.272    vga_pixels/ypos_r_reg[7]_0[2]
    SLICE_X46Y112        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.652 r  vga_pixels/within_area1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.652    vga_pixels/within_area1_inferred__0/i__carry_n_0
    SLICE_X46Y113        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.809 r  vga_pixels/within_area1_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.961     2.770    vga_pixels/within_area10_in
    SLICE_X48Y110        LUT4 (Prop_lut4_I1_O)        0.332     3.102 r  vga_pixels/red[3]_i_2/O
                         net (fo=12, routed)          1.151     4.253    vga_pixels/within_area__2
    SLICE_X69Y108        LUT6 (Prop_lut6_I3_O)        0.124     4.377 r  vga_pixels/green[2]_i_1/O
                         net (fo=1, routed)           0.000     4.377    vga_pixels/green[2]_i_1_n_0
    SLICE_X69Y108        FDRE                                         r  vga_pixels/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_clk_wiz_1 rise edge)
                                                      9.286     9.286 r  
    E3                                                0.000     9.286 r  clk (IN)
                         net (fo=0)                   0.000     9.286    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.697 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    11.878    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     4.022 r  clockGen/plle2_adv_inst_high/CLKOUT0
                         net (fo=1, routed)           1.634     5.656    clockGen/clk_out0_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.747 r  clockGen/clkout2_buf/O
                         net (fo=99, routed)          1.495     7.242    vga_pixels/CLK
    SLICE_X69Y108        FDRE                                         r  vga_pixels/green_reg[2]/C
                         clock pessimism             -0.501     6.741    
                         clock uncertainty           -0.061     6.680    
    SLICE_X69Y108        FDRE (Setup_fdre_C_D)        0.031     6.711    vga_pixels/green_reg[2]
  -------------------------------------------------------------------
                         required time                          6.711    
                         arrival time                          -4.377    
  -------------------------------------------------------------------
                         slack                                  2.334    

Slack (MET) :             2.355ns  (required time - arrival time)
  Source:                 vga_sync/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_1  {rise@0.000ns fall@4.643ns period=9.286ns})
  Destination:            vga_pixels/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_1  {rise@0.000ns fall@4.643ns period=9.286ns})
  Path Group:             clk_out0_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.286ns  (clk_out0_clk_wiz_1 rise@9.286ns - clk_out0_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.790ns  (logic 2.192ns (32.284%)  route 4.598ns (67.716%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 7.242 - 9.286 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockGen/plle2_adv_inst_high/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockGen/clk_out0_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout2_buf/O
                         net (fo=99, routed)          1.615    -2.432    vga_sync/clk_out2
    SLICE_X43Y112        FDRE                                         r  vga_sync/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y112        FDRE (Prop_fdre_C_Q)         0.419    -2.013 r  vga_sync/vcount_reg[3]/Q
                         net (fo=11, routed)          0.988    -1.025    vga_sync/vcount[3]
    SLICE_X44Y111        LUT5 (Prop_lut5_I3_O)        0.299    -0.726 r  vga_sync/i__carry_i_22/O
                         net (fo=1, routed)           0.669    -0.057    vga_sync/i__carry_i_22_n_0
    SLICE_X44Y111        LUT3 (Prop_lut3_I0_O)        0.154     0.097 r  vga_sync/i__carry_i_13/O
                         net (fo=4, routed)           0.848     0.945    vga_sync/vpix[3]
    SLICE_X46Y112        LUT5 (Prop_lut5_I2_O)        0.327     1.272 r  vga_sync/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000     1.272    vga_pixels/ypos_r_reg[7]_0[2]
    SLICE_X46Y112        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.652 r  vga_pixels/within_area1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.652    vga_pixels/within_area1_inferred__0/i__carry_n_0
    SLICE_X46Y113        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.809 r  vga_pixels/within_area1_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.961     2.770    vga_pixels/within_area10_in
    SLICE_X48Y110        LUT4 (Prop_lut4_I1_O)        0.332     3.102 r  vga_pixels/red[3]_i_2/O
                         net (fo=12, routed)          1.132     4.234    vga_pixels/within_area__2
    SLICE_X69Y108        LUT6 (Prop_lut6_I3_O)        0.124     4.358 r  vga_pixels/red[2]_i_1/O
                         net (fo=1, routed)           0.000     4.358    vga_pixels/red[2]_i_1_n_0
    SLICE_X69Y108        FDRE                                         r  vga_pixels/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_clk_wiz_1 rise edge)
                                                      9.286     9.286 r  
    E3                                                0.000     9.286 r  clk (IN)
                         net (fo=0)                   0.000     9.286    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.697 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    11.878    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     4.022 r  clockGen/plle2_adv_inst_high/CLKOUT0
                         net (fo=1, routed)           1.634     5.656    clockGen/clk_out0_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.747 r  clockGen/clkout2_buf/O
                         net (fo=99, routed)          1.495     7.242    vga_pixels/CLK
    SLICE_X69Y108        FDRE                                         r  vga_pixels/red_reg[2]/C
                         clock pessimism             -0.501     6.741    
                         clock uncertainty           -0.061     6.680    
    SLICE_X69Y108        FDRE (Setup_fdre_C_D)        0.032     6.712    vga_pixels/red_reg[2]
  -------------------------------------------------------------------
                         required time                          6.712    
                         arrival time                          -4.358    
  -------------------------------------------------------------------
                         slack                                  2.355    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 vga_sync/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_1  {rise@0.000ns fall@4.643ns period=9.286ns})
  Destination:            vga_sync/vcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_1  {rise@0.000ns fall@4.643ns period=9.286ns})
  Path Group:             clk_out0_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out0_clk_wiz_1 rise@0.000ns - clk_out0_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.250%)  route 0.163ns (46.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockGen/plle2_adv_inst_high/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockGen/clk_out0_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout2_buf/O
                         net (fo=99, routed)          0.559    -0.553    vga_sync/clk_out2
    SLICE_X43Y112        FDRE                                         r  vga_sync/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  vga_sync/vcount_reg[2]/Q
                         net (fo=12, routed)          0.163    -0.249    vga_sync/vcount[2]
    SLICE_X42Y111        LUT6 (Prop_lut6_I1_O)        0.045    -0.204 r  vga_sync/vcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    vga_sync/vcount[4]_i_1_n_0
    SLICE_X42Y111        FDRE                                         r  vga_sync/vcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockGen/plle2_adv_inst_high/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockGen/clk_out0_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout2_buf/O
                         net (fo=99, routed)          0.830    -0.322    vga_sync/clk_out2
    SLICE_X42Y111        FDRE                                         r  vga_sync/vcount_reg[4]/C
                         clock pessimism             -0.214    -0.536    
    SLICE_X42Y111        FDRE (Hold_fdre_C_D)         0.121    -0.415    vga_sync/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 vga_sync/vcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_1  {rise@0.000ns fall@4.643ns period=9.286ns})
  Destination:            vga_sync/vcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_1  {rise@0.000ns fall@4.643ns period=9.286ns})
  Path Group:             clk_out0_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out0_clk_wiz_1 rise@0.000ns - clk_out0_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.188ns (46.504%)  route 0.216ns (53.496%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockGen/plle2_adv_inst_high/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockGen/clk_out0_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout2_buf/O
                         net (fo=99, routed)          0.559    -0.553    vga_sync/clk_out2
    SLICE_X43Y112        FDRE                                         r  vga_sync/vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  vga_sync/vcount_reg[9]/Q
                         net (fo=9, routed)           0.216    -0.196    vga_sync/vcount[9]
    SLICE_X42Y111        LUT4 (Prop_lut4_I0_O)        0.047    -0.149 r  vga_sync/vcount[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.149    vga_sync/vcount[10]_i_2_n_0
    SLICE_X42Y111        FDRE                                         r  vga_sync/vcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockGen/plle2_adv_inst_high/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockGen/clk_out0_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout2_buf/O
                         net (fo=99, routed)          0.830    -0.322    vga_sync/clk_out2
    SLICE_X42Y111        FDRE                                         r  vga_sync/vcount_reg[10]/C
                         clock pessimism             -0.214    -0.536    
    SLICE_X42Y111        FDRE (Hold_fdre_C_D)         0.131    -0.405    vga_sync/vcount_reg[10]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vga_sync/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_1  {rise@0.000ns fall@4.643ns period=9.286ns})
  Destination:            vga_sync/hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_1  {rise@0.000ns fall@4.643ns period=9.286ns})
  Path Group:             clk_out0_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out0_clk_wiz_1 rise@0.000ns - clk_out0_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockGen/plle2_adv_inst_high/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockGen/clk_out0_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout2_buf/O
                         net (fo=99, routed)          0.559    -0.553    vga_sync/clk_out2
    SLICE_X38Y112        FDRE                                         r  vga_sync/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y112        FDRE (Prop_fdre_C_Q)         0.164    -0.389 r  vga_sync/hcount_reg[7]/Q
                         net (fo=10, routed)          0.187    -0.202    vga_sync/hcount[7]
    SLICE_X38Y112        LUT5 (Prop_lut5_I0_O)        0.043    -0.159 r  vga_sync/hcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.159    vga_sync/hcount[8]_i_1_n_0
    SLICE_X38Y112        FDRE                                         r  vga_sync/hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockGen/plle2_adv_inst_high/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockGen/clk_out0_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout2_buf/O
                         net (fo=99, routed)          0.830    -0.322    vga_sync/clk_out2
    SLICE_X38Y112        FDRE                                         r  vga_sync/hcount_reg[8]/C
                         clock pessimism             -0.231    -0.553    
    SLICE_X38Y112        FDRE (Hold_fdre_C_D)         0.131    -0.422    vga_sync/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 vga_sync/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_1  {rise@0.000ns fall@4.643ns period=9.286ns})
  Destination:            vga_sync/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_1  {rise@0.000ns fall@4.643ns period=9.286ns})
  Path Group:             clk_out0_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out0_clk_wiz_1 rise@0.000ns - clk_out0_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.275%)  route 0.170ns (47.725%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockGen/plle2_adv_inst_high/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockGen/clk_out0_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout2_buf/O
                         net (fo=99, routed)          0.560    -0.552    vga_sync/clk_out2
    SLICE_X39Y111        FDRE                                         r  vga_sync/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  vga_sync/hcount_reg[5]/Q
                         net (fo=11, routed)          0.170    -0.241    vga_sync/hcount[5]
    SLICE_X39Y111        LUT3 (Prop_lut3_I2_O)        0.045    -0.196 r  vga_sync/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    vga_sync/hcount[5]_i_1_n_0
    SLICE_X39Y111        FDRE                                         r  vga_sync/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockGen/plle2_adv_inst_high/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockGen/clk_out0_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout2_buf/O
                         net (fo=99, routed)          0.832    -0.320    vga_sync/clk_out2
    SLICE_X39Y111        FDRE                                         r  vga_sync/hcount_reg[5]/C
                         clock pessimism             -0.232    -0.552    
    SLICE_X39Y111        FDRE (Hold_fdre_C_D)         0.092    -0.460    vga_sync/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 vga_sync/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_1  {rise@0.000ns fall@4.643ns period=9.286ns})
  Destination:            vga_sync/hcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_1  {rise@0.000ns fall@4.643ns period=9.286ns})
  Path Group:             clk_out0_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out0_clk_wiz_1 rise@0.000ns - clk_out0_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.209ns (52.064%)  route 0.192ns (47.936%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockGen/plle2_adv_inst_high/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockGen/clk_out0_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout2_buf/O
                         net (fo=99, routed)          0.559    -0.553    vga_sync/clk_out2
    SLICE_X38Y112        FDRE                                         r  vga_sync/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y112        FDRE (Prop_fdre_C_Q)         0.164    -0.389 r  vga_sync/hcount_reg[7]/Q
                         net (fo=10, routed)          0.192    -0.197    vga_sync/hcount[7]
    SLICE_X38Y111        LUT6 (Prop_lut6_I3_O)        0.045    -0.152 r  vga_sync/hcount[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.152    vga_sync/hcount[9]_i_1_n_0
    SLICE_X38Y111        FDRE                                         r  vga_sync/hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockGen/plle2_adv_inst_high/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockGen/clk_out0_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout2_buf/O
                         net (fo=99, routed)          0.832    -0.320    vga_sync/clk_out2
    SLICE_X38Y111        FDRE                                         r  vga_sync/hcount_reg[9]/C
                         clock pessimism             -0.216    -0.536    
    SLICE_X38Y111        FDRE (Hold_fdre_C_D)         0.120    -0.416    vga_sync/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 vga_sync/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_1  {rise@0.000ns fall@4.643ns period=9.286ns})
  Destination:            vga_sync/hcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_1  {rise@0.000ns fall@4.643ns period=9.286ns})
  Path Group:             clk_out0_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out0_clk_wiz_1 rise@0.000ns - clk_out0_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.212ns (50.656%)  route 0.207ns (49.344%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockGen/plle2_adv_inst_high/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockGen/clk_out0_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout2_buf/O
                         net (fo=99, routed)          0.560    -0.552    vga_sync/clk_out2
    SLICE_X38Y111        FDRE                                         r  vga_sync/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y111        FDRE (Prop_fdre_C_Q)         0.164    -0.388 r  vga_sync/hcount_reg[9]/Q
                         net (fo=11, routed)          0.207    -0.182    vga_sync/hcount[9]
    SLICE_X38Y110        LUT4 (Prop_lut4_I0_O)        0.048    -0.134 r  vga_sync/hcount[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.134    vga_sync/hcount[10]_i_2_n_0
    SLICE_X38Y110        FDRE                                         r  vga_sync/hcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockGen/plle2_adv_inst_high/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockGen/clk_out0_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout2_buf/O
                         net (fo=99, routed)          0.832    -0.320    vga_sync/clk_out2
    SLICE_X38Y110        FDRE                                         r  vga_sync/hcount_reg[10]/C
                         clock pessimism             -0.216    -0.536    
    SLICE_X38Y110        FDRE (Hold_fdre_C_D)         0.131    -0.405    vga_sync/hcount_reg[10]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 vga_sync/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_1  {rise@0.000ns fall@4.643ns period=9.286ns})
  Destination:            vga_sync/hcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_1  {rise@0.000ns fall@4.643ns period=9.286ns})
  Path Group:             clk_out0_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out0_clk_wiz_1 rise@0.000ns - clk_out0_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockGen/plle2_adv_inst_high/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockGen/clk_out0_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout2_buf/O
                         net (fo=99, routed)          0.559    -0.553    vga_sync/clk_out2
    SLICE_X38Y112        FDRE                                         r  vga_sync/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y112        FDRE (Prop_fdre_C_Q)         0.164    -0.389 r  vga_sync/hcount_reg[7]/Q
                         net (fo=10, routed)          0.187    -0.202    vga_sync/hcount[7]
    SLICE_X38Y112        LUT4 (Prop_lut4_I3_O)        0.045    -0.157 r  vga_sync/hcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.157    vga_sync/hcount[7]_i_1_n_0
    SLICE_X38Y112        FDRE                                         r  vga_sync/hcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockGen/plle2_adv_inst_high/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockGen/clk_out0_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout2_buf/O
                         net (fo=99, routed)          0.830    -0.322    vga_sync/clk_out2
    SLICE_X38Y112        FDRE                                         r  vga_sync/hcount_reg[7]/C
                         clock pessimism             -0.231    -0.553    
    SLICE_X38Y112        FDRE (Hold_fdre_C_D)         0.120    -0.433    vga_sync/hcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 vga_sync/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_1  {rise@0.000ns fall@4.643ns period=9.286ns})
  Destination:            vga_sync/hcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_1  {rise@0.000ns fall@4.643ns period=9.286ns})
  Path Group:             clk_out0_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out0_clk_wiz_1 rise@0.000ns - clk_out0_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.227ns (59.830%)  route 0.152ns (40.170%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockGen/plle2_adv_inst_high/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockGen/clk_out0_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout2_buf/O
                         net (fo=99, routed)          0.560    -0.552    vga_sync/clk_out2
    SLICE_X40Y111        FDRE                                         r  vga_sync/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y111        FDRE (Prop_fdre_C_Q)         0.128    -0.424 r  vga_sync/hcount_reg[3]/Q
                         net (fo=19, routed)          0.152    -0.272    vga_sync/hcount[3]
    SLICE_X40Y111        LUT6 (Prop_lut6_I4_O)        0.099    -0.173 r  vga_sync/hcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.173    vga_sync/hcount[4]_i_1_n_0
    SLICE_X40Y111        FDRE                                         r  vga_sync/hcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockGen/plle2_adv_inst_high/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockGen/clk_out0_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout2_buf/O
                         net (fo=99, routed)          0.832    -0.320    vga_sync/clk_out2
    SLICE_X40Y111        FDRE                                         r  vga_sync/hcount_reg[4]/C
                         clock pessimism             -0.232    -0.552    
    SLICE_X40Y111        FDRE (Hold_fdre_C_D)         0.092    -0.460    vga_sync/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 vga_sync/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_1  {rise@0.000ns fall@4.643ns period=9.286ns})
  Destination:            vga_sync/hcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_1  {rise@0.000ns fall@4.643ns period=9.286ns})
  Path Group:             clk_out0_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out0_clk_wiz_1 rise@0.000ns - clk_out0_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.154%)  route 0.200ns (48.846%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockGen/plle2_adv_inst_high/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockGen/clk_out0_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout2_buf/O
                         net (fo=99, routed)          0.560    -0.552    vga_sync/clk_out2
    SLICE_X38Y110        FDRE                                         r  vga_sync/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y110        FDRE (Prop_fdre_C_Q)         0.164    -0.388 f  vga_sync/hcount_reg[0]/Q
                         net (fo=16, routed)          0.200    -0.189    vga_sync/hcount[0]
    SLICE_X38Y110        LUT2 (Prop_lut2_I1_O)        0.045    -0.144 r  vga_sync/hcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    vga_sync/hcount[0]_i_1_n_0
    SLICE_X38Y110        FDRE                                         r  vga_sync/hcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockGen/plle2_adv_inst_high/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockGen/clk_out0_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout2_buf/O
                         net (fo=99, routed)          0.832    -0.320    vga_sync/clk_out2
    SLICE_X38Y110        FDRE                                         r  vga_sync/hcount_reg[0]/C
                         clock pessimism             -0.232    -0.552    
    SLICE_X38Y110        FDRE (Hold_fdre_C_D)         0.120    -0.432    vga_sync/hcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 vga_sync/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_1  {rise@0.000ns fall@4.643ns period=9.286ns})
  Destination:            vga_sync/vcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_1  {rise@0.000ns fall@4.643ns period=9.286ns})
  Path Group:             clk_out0_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out0_clk_wiz_1 rise@0.000ns - clk_out0_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.249ns (56.993%)  route 0.188ns (43.007%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockGen/plle2_adv_inst_high/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockGen/clk_out0_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout2_buf/O
                         net (fo=99, routed)          0.560    -0.552    vga_sync/clk_out2
    SLICE_X42Y110        FDRE                                         r  vga_sync/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y110        FDRE (Prop_fdre_C_Q)         0.148    -0.404 r  vga_sync/vcount_reg[6]/Q
                         net (fo=12, routed)          0.188    -0.216    vga_sync/vcount[6]
    SLICE_X42Y110        LUT3 (Prop_lut3_I2_O)        0.101    -0.115 r  vga_sync/vcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.115    vga_sync/vcount[6]_i_1_n_0
    SLICE_X42Y110        FDRE                                         r  vga_sync/vcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockGen/plle2_adv_inst_high/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockGen/clk_out0_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout2_buf/O
                         net (fo=99, routed)          0.830    -0.322    vga_sync/clk_out2
    SLICE_X42Y110        FDRE                                         r  vga_sync/vcount_reg[6]/C
                         clock pessimism             -0.230    -0.552    
    SLICE_X42Y110        FDRE (Hold_fdre_C_D)         0.131    -0.421    vga_sync/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.306    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out0_clk_wiz_1
Waveform(ns):       { 0.000 4.643 }
Period(ns):         9.286
Sources:            { clockGen/plle2_adv_inst_high/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         9.286       7.131      BUFGCTRL_X0Y16  clockGen/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         9.286       8.037      PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst_high/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         9.286       8.286      SLICE_X67Y110   vga_pixels/point_in_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.286       8.286      SLICE_X67Y108   vga_pixels/point_in_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.286       8.286      SLICE_X65Y109   vga_pixels/point_in_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.286       8.286      SLICE_X64Y112   vga_pixels/point_in_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.286       8.286      SLICE_X67Y110   vga_pixels/point_in_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.286       8.286      SLICE_X67Y108   vga_pixels/point_in_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.286       8.286      SLICE_X65Y111   vga_pixels/point_in_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.286       8.286      SLICE_X67Y109   vga_pixels/point_in_reg[5]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       9.286       150.714    PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst_high/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.643       4.143      SLICE_X67Y108   vga_pixels/point_in_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.643       4.143      SLICE_X67Y108   vga_pixels/point_in_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.643       4.143      SLICE_X65Y109   vga_pixels/point_in_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.643       4.143      SLICE_X67Y108   vga_pixels/point_in_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.643       4.143      SLICE_X67Y108   vga_pixels/point_in_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.643       4.143      SLICE_X65Y111   vga_pixels/point_in_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.643       4.143      SLICE_X67Y109   vga_pixels/point_in_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.643       4.143      SLICE_X67Y108   vga_pixels/point_in_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.643       4.143      SLICE_X67Y108   vga_pixels/point_in_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.643       4.143      SLICE_X67Y109   vga_pixels/point_in_reg[8]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.643       4.143      SLICE_X67Y108   vga_pixels/point_in_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.643       4.143      SLICE_X65Y109   vga_pixels/point_in_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.643       4.143      SLICE_X64Y112   vga_pixels/point_in_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.643       4.143      SLICE_X67Y108   vga_pixels/point_in_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.643       4.143      SLICE_X67Y109   vga_pixels/point_in_reg[5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.643       4.143      SLICE_X67Y108   vga_pixels/point_in_reg[6]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.643       4.143      SLICE_X63Y110   vga_pixels/point_in_reg[7]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.643       4.143      SLICE_X67Y109   vga_pixels/point_in_reg[8]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.643       4.143      SLICE_X69Y108   vga_pixels/point_in_reg[9]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.643       4.143      SLICE_X69Y108   vga_pixels/red_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.688ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.688ns  (required time - arrival time)
  Source:                 cpu/u_logic/Sgj2z4_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RAM/rConflict_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.267ns  (logic 5.514ns (31.934%)  route 11.753ns (68.066%))
  Logic Levels:           24  (CARRY4=9 LUT2=4 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns = ( 18.002 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.316     2.798    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        1.607    -2.391    cpu/u_logic/HCLK
    SLICE_X55Y137        FDCE                                         r  cpu/u_logic/Sgj2z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y137        FDCE (Prop_fdce_C_Q)         0.456    -1.935 f  cpu/u_logic/Sgj2z4_reg/Q
                         net (fo=206, routed)         1.608    -0.327    cpu/u_logic/Sgj2z4
    SLICE_X49Y125        LUT3 (Prop_lut3_I2_O)        0.150    -0.177 r  cpu/u_logic/Aii3z4_i_3/O
                         net (fo=6, routed)           0.546     0.369    cpu/u_logic/Aii3z4_i_3_n_0
    SLICE_X48Y133        LUT6 (Prop_lut6_I3_O)        0.326     0.695 f  cpu/u_logic/HADDR[28]_INST_0_i_40/O
                         net (fo=1, routed)           0.610     1.305    cpu/u_logic/HADDR[28]_INST_0_i_40_n_0
    SLICE_X40Y134        LUT6 (Prop_lut6_I5_O)        0.124     1.429 f  cpu/u_logic/HADDR[28]_INST_0_i_26/O
                         net (fo=2, routed)           0.566     1.994    cpu/u_logic/HADDR[28]_INST_0_i_26_n_0
    SLICE_X39Y131        LUT6 (Prop_lut6_I5_O)        0.124     2.118 f  cpu/u_logic/HADDR[28]_INST_0_i_11/O
                         net (fo=30, routed)          0.749     2.867    cpu/u_logic/HADDR[28]_INST_0_i_11_n_0
    SLICE_X31Y127        LUT2 (Prop_lut2_I1_O)        0.124     2.991 r  cpu/u_logic/HADDR[28]_INST_0_i_13/O
                         net (fo=32, routed)          0.780     3.772    cpu/u_logic/HADDR[28]_INST_0_i_13_n_0
    SLICE_X39Y130        LUT6 (Prop_lut6_I1_O)        0.124     3.896 r  cpu/u_logic/G6d3z4_i_3/O
                         net (fo=5, routed)           0.674     4.569    cpu/u_logic/G6d3z4_i_3_n_0
    SLICE_X41Y122        LUT6 (Prop_lut6_I0_O)        0.124     4.693 r  cpu/u_logic/HADDR[6]_INST_0_i_24/O
                         net (fo=2, routed)           0.441     5.134    cpu/u_logic/p_1_in[3]
    SLICE_X39Y121        LUT4 (Prop_lut4_I2_O)        0.124     5.258 r  cpu/u_logic/HADDR[6]_INST_0_i_27/O
                         net (fo=1, routed)           0.000     5.258    cpu/u_logic/HADDR[6]_INST_0_i_27_n_0
    SLICE_X39Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.659 r  cpu/u_logic/HADDR[6]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.659    cpu/u_logic/HADDR[6]_INST_0_i_17_n_0
    SLICE_X39Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.773 r  cpu/u_logic/HADDR[6]_INST_0_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.773    cpu/u_logic/HADDR[6]_INST_0_i_21_n_0
    SLICE_X39Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.887 r  cpu/u_logic/HADDR[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.887    cpu/u_logic/HADDR[10]_INST_0_i_14_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.001 r  cpu/u_logic/HADDR[13]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.009     6.010    cpu/u_logic/HADDR[13]_INST_0_i_15_n_0
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.232 r  cpu/u_logic/HADDR[18]_INST_0_i_15/O[0]
                         net (fo=1, routed)           0.566     6.798    cpu/u_logic/p_1_in1_in[14]
    SLICE_X38Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.610 r  cpu/u_logic/HADDR[18]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.610    cpu/u_logic/HADDR[18]_INST_0_i_2_n_0
    SLICE_X38Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.727 r  cpu/u_logic/HADDR[22]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.727    cpu/u_logic/HADDR[22]_INST_0_i_2_n_0
    SLICE_X38Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.844 r  cpu/u_logic/HADDR[26]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.844    cpu/u_logic/HADDR[26]_INST_0_i_2_n_0
    SLICE_X38Y128        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.159 f  cpu/u_logic/HADDR[28]_INST_0_i_3/O[3]
                         net (fo=4, routed)           0.896     9.055    cpu/u_logic/p_0_in52_in
    SLICE_X40Y124        LUT2 (Prop_lut2_I0_O)        0.307     9.362 f  cpu/u_logic/HADDR[30]_INST_0_i_2/O
                         net (fo=3, routed)           0.659    10.020    cpu/u_logic/HADDR[30]_INST_0_i_2_n_0
    SLICE_X40Y122        LUT4 (Prop_lut4_I3_O)        0.150    10.170 r  cpu/u_logic/HTRANS[1]_INST_0_i_9/O
                         net (fo=2, routed)           0.703    10.874    cpu/u_logic/HTRANS[1]_INST_0_i_9_n_0
    SLICE_X40Y122        LUT2 (Prop_lut2_I0_O)        0.351    11.225 r  cpu/u_logic/HTRANS[1]_INST_0_i_5/O
                         net (fo=8, routed)           0.841    12.066    cpu/u_logic/HTRANS[1]_INST_0_i_5_n_0
    SLICE_X46Y122        LUT6 (Prop_lut6_I4_O)        0.332    12.398 r  cpu/u_logic/HTRANS[1]_INST_0/O
                         net (fo=7, routed)           0.991    13.388    RAM/HTRANS[0]
    SLICE_X52Y107        LUT5 (Prop_lut5_I4_O)        0.124    13.512 r  RAM/rActive_i_1/O
                         net (fo=2, routed)           0.629    14.141    RAM/active
    SLICE_X60Y107        LUT5 (Prop_lut5_I0_O)        0.124    14.265 r  RAM/rConflict[3]_i_2/O
                         net (fo=4, routed)           0.486    14.751    RAM/conflict__2
    SLICE_X60Y108        LUT2 (Prop_lut2_I0_O)        0.124    14.875 r  RAM/rConflict[2]_i_1/O
                         net (fo=1, routed)           0.000    14.875    RAM/rConflict[2]_i_1_n_0
    SLICE_X60Y108        FDRE                                         r  RAM/rConflict_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.241    22.652    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.508 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        1.495    18.002    RAM/clk_out1
    SLICE_X60Y108        FDRE                                         r  RAM/rConflict_reg[2]/C
                         clock pessimism             -0.428    17.575    
                         clock uncertainty           -0.089    17.486    
    SLICE_X60Y108        FDRE (Setup_fdre_C_D)        0.077    17.563    RAM/rConflict_reg[2]
  -------------------------------------------------------------------
                         required time                         17.563    
                         arrival time                         -14.875    
  -------------------------------------------------------------------
                         slack                                  2.688    

Slack (MET) :             2.688ns  (required time - arrival time)
  Source:                 cpu/u_logic/Sgj2z4_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RAM/rConflict_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.268ns  (logic 5.514ns (31.931%)  route 11.754ns (68.069%))
  Logic Levels:           24  (CARRY4=9 LUT2=3 LUT3=1 LUT4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns = ( 18.002 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.316     2.798    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        1.607    -2.391    cpu/u_logic/HCLK
    SLICE_X55Y137        FDCE                                         r  cpu/u_logic/Sgj2z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y137        FDCE (Prop_fdce_C_Q)         0.456    -1.935 f  cpu/u_logic/Sgj2z4_reg/Q
                         net (fo=206, routed)         1.608    -0.327    cpu/u_logic/Sgj2z4
    SLICE_X49Y125        LUT3 (Prop_lut3_I2_O)        0.150    -0.177 r  cpu/u_logic/Aii3z4_i_3/O
                         net (fo=6, routed)           0.546     0.369    cpu/u_logic/Aii3z4_i_3_n_0
    SLICE_X48Y133        LUT6 (Prop_lut6_I3_O)        0.326     0.695 f  cpu/u_logic/HADDR[28]_INST_0_i_40/O
                         net (fo=1, routed)           0.610     1.305    cpu/u_logic/HADDR[28]_INST_0_i_40_n_0
    SLICE_X40Y134        LUT6 (Prop_lut6_I5_O)        0.124     1.429 f  cpu/u_logic/HADDR[28]_INST_0_i_26/O
                         net (fo=2, routed)           0.566     1.994    cpu/u_logic/HADDR[28]_INST_0_i_26_n_0
    SLICE_X39Y131        LUT6 (Prop_lut6_I5_O)        0.124     2.118 f  cpu/u_logic/HADDR[28]_INST_0_i_11/O
                         net (fo=30, routed)          0.749     2.867    cpu/u_logic/HADDR[28]_INST_0_i_11_n_0
    SLICE_X31Y127        LUT2 (Prop_lut2_I1_O)        0.124     2.991 r  cpu/u_logic/HADDR[28]_INST_0_i_13/O
                         net (fo=32, routed)          0.780     3.772    cpu/u_logic/HADDR[28]_INST_0_i_13_n_0
    SLICE_X39Y130        LUT6 (Prop_lut6_I1_O)        0.124     3.896 r  cpu/u_logic/G6d3z4_i_3/O
                         net (fo=5, routed)           0.674     4.569    cpu/u_logic/G6d3z4_i_3_n_0
    SLICE_X41Y122        LUT6 (Prop_lut6_I0_O)        0.124     4.693 r  cpu/u_logic/HADDR[6]_INST_0_i_24/O
                         net (fo=2, routed)           0.441     5.134    cpu/u_logic/p_1_in[3]
    SLICE_X39Y121        LUT4 (Prop_lut4_I2_O)        0.124     5.258 r  cpu/u_logic/HADDR[6]_INST_0_i_27/O
                         net (fo=1, routed)           0.000     5.258    cpu/u_logic/HADDR[6]_INST_0_i_27_n_0
    SLICE_X39Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.659 r  cpu/u_logic/HADDR[6]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.659    cpu/u_logic/HADDR[6]_INST_0_i_17_n_0
    SLICE_X39Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.773 r  cpu/u_logic/HADDR[6]_INST_0_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.773    cpu/u_logic/HADDR[6]_INST_0_i_21_n_0
    SLICE_X39Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.887 r  cpu/u_logic/HADDR[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.887    cpu/u_logic/HADDR[10]_INST_0_i_14_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.001 r  cpu/u_logic/HADDR[13]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.009     6.010    cpu/u_logic/HADDR[13]_INST_0_i_15_n_0
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.232 r  cpu/u_logic/HADDR[18]_INST_0_i_15/O[0]
                         net (fo=1, routed)           0.566     6.798    cpu/u_logic/p_1_in1_in[14]
    SLICE_X38Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.610 r  cpu/u_logic/HADDR[18]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.610    cpu/u_logic/HADDR[18]_INST_0_i_2_n_0
    SLICE_X38Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.727 r  cpu/u_logic/HADDR[22]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.727    cpu/u_logic/HADDR[22]_INST_0_i_2_n_0
    SLICE_X38Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.844 r  cpu/u_logic/HADDR[26]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.844    cpu/u_logic/HADDR[26]_INST_0_i_2_n_0
    SLICE_X38Y128        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.159 f  cpu/u_logic/HADDR[28]_INST_0_i_3/O[3]
                         net (fo=4, routed)           0.896     9.055    cpu/u_logic/p_0_in52_in
    SLICE_X40Y124        LUT2 (Prop_lut2_I0_O)        0.307     9.362 f  cpu/u_logic/HADDR[30]_INST_0_i_2/O
                         net (fo=3, routed)           0.659    10.020    cpu/u_logic/HADDR[30]_INST_0_i_2_n_0
    SLICE_X40Y122        LUT4 (Prop_lut4_I3_O)        0.150    10.170 r  cpu/u_logic/HTRANS[1]_INST_0_i_9/O
                         net (fo=2, routed)           0.703    10.874    cpu/u_logic/HTRANS[1]_INST_0_i_9_n_0
    SLICE_X40Y122        LUT2 (Prop_lut2_I0_O)        0.351    11.225 r  cpu/u_logic/HTRANS[1]_INST_0_i_5/O
                         net (fo=8, routed)           0.841    12.066    cpu/u_logic/HTRANS[1]_INST_0_i_5_n_0
    SLICE_X46Y122        LUT6 (Prop_lut6_I4_O)        0.332    12.398 r  cpu/u_logic/HTRANS[1]_INST_0/O
                         net (fo=7, routed)           0.991    13.388    RAM/HTRANS[0]
    SLICE_X52Y107        LUT5 (Prop_lut5_I4_O)        0.124    13.512 r  RAM/rActive_i_1/O
                         net (fo=2, routed)           0.629    14.141    RAM/active
    SLICE_X60Y107        LUT5 (Prop_lut5_I0_O)        0.124    14.265 r  RAM/rConflict[3]_i_2/O
                         net (fo=4, routed)           0.487    14.753    RAM/conflict__2
    SLICE_X60Y107        LUT4 (Prop_lut4_I0_O)        0.124    14.877 r  RAM/rConflict[0]_i_1/O
                         net (fo=1, routed)           0.000    14.877    RAM/rConflict[0]_i_1_n_0
    SLICE_X60Y107        FDRE                                         r  RAM/rConflict_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.241    22.652    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.508 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        1.495    18.002    RAM/clk_out1
    SLICE_X60Y107        FDRE                                         r  RAM/rConflict_reg[0]/C
                         clock pessimism             -0.428    17.575    
                         clock uncertainty           -0.089    17.486    
    SLICE_X60Y107        FDRE (Setup_fdre_C_D)        0.079    17.565    RAM/rConflict_reg[0]
  -------------------------------------------------------------------
                         required time                         17.565    
                         arrival time                         -14.877    
  -------------------------------------------------------------------
                         slack                                  2.688    

Slack (MET) :             2.737ns  (required time - arrival time)
  Source:                 cpu/u_logic/Sgj2z4_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RAM/rConflict_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.259ns  (logic 5.506ns (31.903%)  route 11.753ns (68.097%))
  Logic Levels:           24  (CARRY4=9 LUT2=4 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns = ( 18.002 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.316     2.798    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        1.607    -2.391    cpu/u_logic/HCLK
    SLICE_X55Y137        FDCE                                         r  cpu/u_logic/Sgj2z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y137        FDCE (Prop_fdce_C_Q)         0.456    -1.935 f  cpu/u_logic/Sgj2z4_reg/Q
                         net (fo=206, routed)         1.608    -0.327    cpu/u_logic/Sgj2z4
    SLICE_X49Y125        LUT3 (Prop_lut3_I2_O)        0.150    -0.177 r  cpu/u_logic/Aii3z4_i_3/O
                         net (fo=6, routed)           0.546     0.369    cpu/u_logic/Aii3z4_i_3_n_0
    SLICE_X48Y133        LUT6 (Prop_lut6_I3_O)        0.326     0.695 f  cpu/u_logic/HADDR[28]_INST_0_i_40/O
                         net (fo=1, routed)           0.610     1.305    cpu/u_logic/HADDR[28]_INST_0_i_40_n_0
    SLICE_X40Y134        LUT6 (Prop_lut6_I5_O)        0.124     1.429 f  cpu/u_logic/HADDR[28]_INST_0_i_26/O
                         net (fo=2, routed)           0.566     1.994    cpu/u_logic/HADDR[28]_INST_0_i_26_n_0
    SLICE_X39Y131        LUT6 (Prop_lut6_I5_O)        0.124     2.118 f  cpu/u_logic/HADDR[28]_INST_0_i_11/O
                         net (fo=30, routed)          0.749     2.867    cpu/u_logic/HADDR[28]_INST_0_i_11_n_0
    SLICE_X31Y127        LUT2 (Prop_lut2_I1_O)        0.124     2.991 r  cpu/u_logic/HADDR[28]_INST_0_i_13/O
                         net (fo=32, routed)          0.780     3.772    cpu/u_logic/HADDR[28]_INST_0_i_13_n_0
    SLICE_X39Y130        LUT6 (Prop_lut6_I1_O)        0.124     3.896 r  cpu/u_logic/G6d3z4_i_3/O
                         net (fo=5, routed)           0.674     4.569    cpu/u_logic/G6d3z4_i_3_n_0
    SLICE_X41Y122        LUT6 (Prop_lut6_I0_O)        0.124     4.693 r  cpu/u_logic/HADDR[6]_INST_0_i_24/O
                         net (fo=2, routed)           0.441     5.134    cpu/u_logic/p_1_in[3]
    SLICE_X39Y121        LUT4 (Prop_lut4_I2_O)        0.124     5.258 r  cpu/u_logic/HADDR[6]_INST_0_i_27/O
                         net (fo=1, routed)           0.000     5.258    cpu/u_logic/HADDR[6]_INST_0_i_27_n_0
    SLICE_X39Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.659 r  cpu/u_logic/HADDR[6]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.659    cpu/u_logic/HADDR[6]_INST_0_i_17_n_0
    SLICE_X39Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.773 r  cpu/u_logic/HADDR[6]_INST_0_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.773    cpu/u_logic/HADDR[6]_INST_0_i_21_n_0
    SLICE_X39Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.887 r  cpu/u_logic/HADDR[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.887    cpu/u_logic/HADDR[10]_INST_0_i_14_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.001 r  cpu/u_logic/HADDR[13]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.009     6.010    cpu/u_logic/HADDR[13]_INST_0_i_15_n_0
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.232 r  cpu/u_logic/HADDR[18]_INST_0_i_15/O[0]
                         net (fo=1, routed)           0.566     6.798    cpu/u_logic/p_1_in1_in[14]
    SLICE_X38Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.610 r  cpu/u_logic/HADDR[18]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.610    cpu/u_logic/HADDR[18]_INST_0_i_2_n_0
    SLICE_X38Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.727 r  cpu/u_logic/HADDR[22]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.727    cpu/u_logic/HADDR[22]_INST_0_i_2_n_0
    SLICE_X38Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.844 r  cpu/u_logic/HADDR[26]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.844    cpu/u_logic/HADDR[26]_INST_0_i_2_n_0
    SLICE_X38Y128        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.159 f  cpu/u_logic/HADDR[28]_INST_0_i_3/O[3]
                         net (fo=4, routed)           0.896     9.055    cpu/u_logic/p_0_in52_in
    SLICE_X40Y124        LUT2 (Prop_lut2_I0_O)        0.307     9.362 f  cpu/u_logic/HADDR[30]_INST_0_i_2/O
                         net (fo=3, routed)           0.659    10.020    cpu/u_logic/HADDR[30]_INST_0_i_2_n_0
    SLICE_X40Y122        LUT4 (Prop_lut4_I3_O)        0.150    10.170 r  cpu/u_logic/HTRANS[1]_INST_0_i_9/O
                         net (fo=2, routed)           0.703    10.874    cpu/u_logic/HTRANS[1]_INST_0_i_9_n_0
    SLICE_X40Y122        LUT2 (Prop_lut2_I0_O)        0.351    11.225 r  cpu/u_logic/HTRANS[1]_INST_0_i_5/O
                         net (fo=8, routed)           0.841    12.066    cpu/u_logic/HTRANS[1]_INST_0_i_5_n_0
    SLICE_X46Y122        LUT6 (Prop_lut6_I4_O)        0.332    12.398 r  cpu/u_logic/HTRANS[1]_INST_0/O
                         net (fo=7, routed)           0.991    13.388    RAM/HTRANS[0]
    SLICE_X52Y107        LUT5 (Prop_lut5_I4_O)        0.124    13.512 r  RAM/rActive_i_1/O
                         net (fo=2, routed)           0.629    14.141    RAM/active
    SLICE_X60Y107        LUT5 (Prop_lut5_I0_O)        0.124    14.265 r  RAM/rConflict[3]_i_2/O
                         net (fo=4, routed)           0.486    14.751    RAM/conflict__2
    SLICE_X60Y108        LUT2 (Prop_lut2_I0_O)        0.116    14.867 r  RAM/rConflict[3]_i_1/O
                         net (fo=1, routed)           0.000    14.867    RAM/rConflict[3]_i_1_n_0
    SLICE_X60Y108        FDRE                                         r  RAM/rConflict_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.241    22.652    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.508 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        1.495    18.002    RAM/clk_out1
    SLICE_X60Y108        FDRE                                         r  RAM/rConflict_reg[3]/C
                         clock pessimism             -0.428    17.575    
                         clock uncertainty           -0.089    17.486    
    SLICE_X60Y108        FDRE (Setup_fdre_C_D)        0.118    17.604    RAM/rConflict_reg[3]
  -------------------------------------------------------------------
                         required time                         17.604    
                         arrival time                         -14.867    
  -------------------------------------------------------------------
                         slack                                  2.737    

Slack (MET) :             2.994ns  (required time - arrival time)
  Source:                 cpu/u_logic/Sgj2z4_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RAM/rConflict_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.964ns  (logic 5.514ns (32.504%)  route 11.450ns (67.496%))
  Logic Levels:           24  (CARRY4=9 LUT2=3 LUT3=1 LUT4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns = ( 18.002 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.316     2.798    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        1.607    -2.391    cpu/u_logic/HCLK
    SLICE_X55Y137        FDCE                                         r  cpu/u_logic/Sgj2z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y137        FDCE (Prop_fdce_C_Q)         0.456    -1.935 f  cpu/u_logic/Sgj2z4_reg/Q
                         net (fo=206, routed)         1.608    -0.327    cpu/u_logic/Sgj2z4
    SLICE_X49Y125        LUT3 (Prop_lut3_I2_O)        0.150    -0.177 r  cpu/u_logic/Aii3z4_i_3/O
                         net (fo=6, routed)           0.546     0.369    cpu/u_logic/Aii3z4_i_3_n_0
    SLICE_X48Y133        LUT6 (Prop_lut6_I3_O)        0.326     0.695 f  cpu/u_logic/HADDR[28]_INST_0_i_40/O
                         net (fo=1, routed)           0.610     1.305    cpu/u_logic/HADDR[28]_INST_0_i_40_n_0
    SLICE_X40Y134        LUT6 (Prop_lut6_I5_O)        0.124     1.429 f  cpu/u_logic/HADDR[28]_INST_0_i_26/O
                         net (fo=2, routed)           0.566     1.994    cpu/u_logic/HADDR[28]_INST_0_i_26_n_0
    SLICE_X39Y131        LUT6 (Prop_lut6_I5_O)        0.124     2.118 f  cpu/u_logic/HADDR[28]_INST_0_i_11/O
                         net (fo=30, routed)          0.749     2.867    cpu/u_logic/HADDR[28]_INST_0_i_11_n_0
    SLICE_X31Y127        LUT2 (Prop_lut2_I1_O)        0.124     2.991 r  cpu/u_logic/HADDR[28]_INST_0_i_13/O
                         net (fo=32, routed)          0.780     3.772    cpu/u_logic/HADDR[28]_INST_0_i_13_n_0
    SLICE_X39Y130        LUT6 (Prop_lut6_I1_O)        0.124     3.896 r  cpu/u_logic/G6d3z4_i_3/O
                         net (fo=5, routed)           0.674     4.569    cpu/u_logic/G6d3z4_i_3_n_0
    SLICE_X41Y122        LUT6 (Prop_lut6_I0_O)        0.124     4.693 r  cpu/u_logic/HADDR[6]_INST_0_i_24/O
                         net (fo=2, routed)           0.441     5.134    cpu/u_logic/p_1_in[3]
    SLICE_X39Y121        LUT4 (Prop_lut4_I2_O)        0.124     5.258 r  cpu/u_logic/HADDR[6]_INST_0_i_27/O
                         net (fo=1, routed)           0.000     5.258    cpu/u_logic/HADDR[6]_INST_0_i_27_n_0
    SLICE_X39Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.659 r  cpu/u_logic/HADDR[6]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.659    cpu/u_logic/HADDR[6]_INST_0_i_17_n_0
    SLICE_X39Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.773 r  cpu/u_logic/HADDR[6]_INST_0_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.773    cpu/u_logic/HADDR[6]_INST_0_i_21_n_0
    SLICE_X39Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.887 r  cpu/u_logic/HADDR[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.887    cpu/u_logic/HADDR[10]_INST_0_i_14_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.001 r  cpu/u_logic/HADDR[13]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.009     6.010    cpu/u_logic/HADDR[13]_INST_0_i_15_n_0
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.232 r  cpu/u_logic/HADDR[18]_INST_0_i_15/O[0]
                         net (fo=1, routed)           0.566     6.798    cpu/u_logic/p_1_in1_in[14]
    SLICE_X38Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.610 r  cpu/u_logic/HADDR[18]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.610    cpu/u_logic/HADDR[18]_INST_0_i_2_n_0
    SLICE_X38Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.727 r  cpu/u_logic/HADDR[22]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.727    cpu/u_logic/HADDR[22]_INST_0_i_2_n_0
    SLICE_X38Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.844 r  cpu/u_logic/HADDR[26]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.844    cpu/u_logic/HADDR[26]_INST_0_i_2_n_0
    SLICE_X38Y128        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.159 f  cpu/u_logic/HADDR[28]_INST_0_i_3/O[3]
                         net (fo=4, routed)           0.896     9.055    cpu/u_logic/p_0_in52_in
    SLICE_X40Y124        LUT2 (Prop_lut2_I0_O)        0.307     9.362 f  cpu/u_logic/HADDR[30]_INST_0_i_2/O
                         net (fo=3, routed)           0.659    10.020    cpu/u_logic/HADDR[30]_INST_0_i_2_n_0
    SLICE_X40Y122        LUT4 (Prop_lut4_I3_O)        0.150    10.170 r  cpu/u_logic/HTRANS[1]_INST_0_i_9/O
                         net (fo=2, routed)           0.703    10.874    cpu/u_logic/HTRANS[1]_INST_0_i_9_n_0
    SLICE_X40Y122        LUT2 (Prop_lut2_I0_O)        0.351    11.225 r  cpu/u_logic/HTRANS[1]_INST_0_i_5/O
                         net (fo=8, routed)           0.841    12.066    cpu/u_logic/HTRANS[1]_INST_0_i_5_n_0
    SLICE_X46Y122        LUT6 (Prop_lut6_I4_O)        0.332    12.398 r  cpu/u_logic/HTRANS[1]_INST_0/O
                         net (fo=7, routed)           0.991    13.388    RAM/HTRANS[0]
    SLICE_X52Y107        LUT5 (Prop_lut5_I4_O)        0.124    13.512 r  RAM/rActive_i_1/O
                         net (fo=2, routed)           0.629    14.141    RAM/active
    SLICE_X60Y107        LUT5 (Prop_lut5_I0_O)        0.124    14.265 r  RAM/rConflict[3]_i_2/O
                         net (fo=4, routed)           0.183    14.449    RAM/conflict__2
    SLICE_X60Y107        LUT4 (Prop_lut4_I0_O)        0.124    14.573 r  RAM/rConflict[1]_i_1/O
                         net (fo=1, routed)           0.000    14.573    RAM/rConflict[1]_i_1_n_0
    SLICE_X60Y107        FDRE                                         r  RAM/rConflict_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.241    22.652    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.508 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        1.495    18.002    RAM/clk_out1
    SLICE_X60Y107        FDRE                                         r  RAM/rConflict_reg[1]/C
                         clock pessimism             -0.428    17.575    
                         clock uncertainty           -0.089    17.486    
    SLICE_X60Y107        FDRE (Setup_fdre_C_D)        0.081    17.567    RAM/rConflict_reg[1]
  -------------------------------------------------------------------
                         required time                         17.567    
                         arrival time                         -14.573    
  -------------------------------------------------------------------
                         slack                                  2.994    

Slack (MET) :             3.266ns  (required time - arrival time)
  Source:                 cpu/u_logic/Sgj2z4_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RAM/rActive_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.581ns  (logic 5.266ns (31.760%)  route 11.315ns (68.240%))
  Logic Levels:           22  (CARRY4=9 LUT2=3 LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns = ( 18.002 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.316     2.798    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        1.607    -2.391    cpu/u_logic/HCLK
    SLICE_X55Y137        FDCE                                         r  cpu/u_logic/Sgj2z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y137        FDCE (Prop_fdce_C_Q)         0.456    -1.935 f  cpu/u_logic/Sgj2z4_reg/Q
                         net (fo=206, routed)         1.608    -0.327    cpu/u_logic/Sgj2z4
    SLICE_X49Y125        LUT3 (Prop_lut3_I2_O)        0.150    -0.177 r  cpu/u_logic/Aii3z4_i_3/O
                         net (fo=6, routed)           0.546     0.369    cpu/u_logic/Aii3z4_i_3_n_0
    SLICE_X48Y133        LUT6 (Prop_lut6_I3_O)        0.326     0.695 f  cpu/u_logic/HADDR[28]_INST_0_i_40/O
                         net (fo=1, routed)           0.610     1.305    cpu/u_logic/HADDR[28]_INST_0_i_40_n_0
    SLICE_X40Y134        LUT6 (Prop_lut6_I5_O)        0.124     1.429 f  cpu/u_logic/HADDR[28]_INST_0_i_26/O
                         net (fo=2, routed)           0.566     1.994    cpu/u_logic/HADDR[28]_INST_0_i_26_n_0
    SLICE_X39Y131        LUT6 (Prop_lut6_I5_O)        0.124     2.118 f  cpu/u_logic/HADDR[28]_INST_0_i_11/O
                         net (fo=30, routed)          0.749     2.867    cpu/u_logic/HADDR[28]_INST_0_i_11_n_0
    SLICE_X31Y127        LUT2 (Prop_lut2_I1_O)        0.124     2.991 r  cpu/u_logic/HADDR[28]_INST_0_i_13/O
                         net (fo=32, routed)          0.780     3.772    cpu/u_logic/HADDR[28]_INST_0_i_13_n_0
    SLICE_X39Y130        LUT6 (Prop_lut6_I1_O)        0.124     3.896 r  cpu/u_logic/G6d3z4_i_3/O
                         net (fo=5, routed)           0.674     4.569    cpu/u_logic/G6d3z4_i_3_n_0
    SLICE_X41Y122        LUT6 (Prop_lut6_I0_O)        0.124     4.693 r  cpu/u_logic/HADDR[6]_INST_0_i_24/O
                         net (fo=2, routed)           0.441     5.134    cpu/u_logic/p_1_in[3]
    SLICE_X39Y121        LUT4 (Prop_lut4_I2_O)        0.124     5.258 r  cpu/u_logic/HADDR[6]_INST_0_i_27/O
                         net (fo=1, routed)           0.000     5.258    cpu/u_logic/HADDR[6]_INST_0_i_27_n_0
    SLICE_X39Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.659 r  cpu/u_logic/HADDR[6]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.659    cpu/u_logic/HADDR[6]_INST_0_i_17_n_0
    SLICE_X39Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.773 r  cpu/u_logic/HADDR[6]_INST_0_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.773    cpu/u_logic/HADDR[6]_INST_0_i_21_n_0
    SLICE_X39Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.887 r  cpu/u_logic/HADDR[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.887    cpu/u_logic/HADDR[10]_INST_0_i_14_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.001 r  cpu/u_logic/HADDR[13]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.009     6.010    cpu/u_logic/HADDR[13]_INST_0_i_15_n_0
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.232 r  cpu/u_logic/HADDR[18]_INST_0_i_15/O[0]
                         net (fo=1, routed)           0.566     6.798    cpu/u_logic/p_1_in1_in[14]
    SLICE_X38Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.610 r  cpu/u_logic/HADDR[18]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.610    cpu/u_logic/HADDR[18]_INST_0_i_2_n_0
    SLICE_X38Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.727 r  cpu/u_logic/HADDR[22]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.727    cpu/u_logic/HADDR[22]_INST_0_i_2_n_0
    SLICE_X38Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.844 r  cpu/u_logic/HADDR[26]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.844    cpu/u_logic/HADDR[26]_INST_0_i_2_n_0
    SLICE_X38Y128        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.159 f  cpu/u_logic/HADDR[28]_INST_0_i_3/O[3]
                         net (fo=4, routed)           0.896     9.055    cpu/u_logic/p_0_in52_in
    SLICE_X40Y124        LUT2 (Prop_lut2_I0_O)        0.307     9.362 f  cpu/u_logic/HADDR[30]_INST_0_i_2/O
                         net (fo=3, routed)           0.659    10.020    cpu/u_logic/HADDR[30]_INST_0_i_2_n_0
    SLICE_X40Y122        LUT4 (Prop_lut4_I3_O)        0.150    10.170 r  cpu/u_logic/HTRANS[1]_INST_0_i_9/O
                         net (fo=2, routed)           0.703    10.874    cpu/u_logic/HTRANS[1]_INST_0_i_9_n_0
    SLICE_X40Y122        LUT2 (Prop_lut2_I0_O)        0.351    11.225 r  cpu/u_logic/HTRANS[1]_INST_0_i_5/O
                         net (fo=8, routed)           0.841    12.066    cpu/u_logic/HTRANS[1]_INST_0_i_5_n_0
    SLICE_X46Y122        LUT6 (Prop_lut6_I4_O)        0.332    12.398 r  cpu/u_logic/HTRANS[1]_INST_0/O
                         net (fo=7, routed)           0.991    13.388    RAM/HTRANS[0]
    SLICE_X52Y107        LUT5 (Prop_lut5_I4_O)        0.124    13.512 r  RAM/rActive_i_1/O
                         net (fo=2, routed)           0.677    14.189    RAM/active
    SLICE_X60Y107        FDRE                                         r  RAM/rActive_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.241    22.652    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.508 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        1.495    18.002    RAM/clk_out1
    SLICE_X60Y107        FDRE                                         r  RAM/rActive_reg/C
                         clock pessimism             -0.428    17.575    
                         clock uncertainty           -0.089    17.486    
    SLICE_X60Y107        FDRE (Setup_fdre_C_D)       -0.031    17.455    RAM/rActive_reg
  -------------------------------------------------------------------
                         required time                         17.455    
                         arrival time                         -14.189    
  -------------------------------------------------------------------
                         slack                                  3.266    

Slack (MET) :             3.849ns  (required time - arrival time)
  Source:                 cpu/u_logic/Sgj2z4_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            GPIO/rWrite_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.053ns  (logic 5.266ns (32.804%)  route 10.787ns (67.196%))
  Logic Levels:           22  (CARRY4=9 LUT2=3 LUT3=1 LUT4=2 LUT6=7)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 17.998 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.316     2.798    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        1.607    -2.391    cpu/u_logic/HCLK
    SLICE_X55Y137        FDCE                                         r  cpu/u_logic/Sgj2z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y137        FDCE (Prop_fdce_C_Q)         0.456    -1.935 f  cpu/u_logic/Sgj2z4_reg/Q
                         net (fo=206, routed)         1.608    -0.327    cpu/u_logic/Sgj2z4
    SLICE_X49Y125        LUT3 (Prop_lut3_I2_O)        0.150    -0.177 r  cpu/u_logic/Aii3z4_i_3/O
                         net (fo=6, routed)           0.546     0.369    cpu/u_logic/Aii3z4_i_3_n_0
    SLICE_X48Y133        LUT6 (Prop_lut6_I3_O)        0.326     0.695 f  cpu/u_logic/HADDR[28]_INST_0_i_40/O
                         net (fo=1, routed)           0.610     1.305    cpu/u_logic/HADDR[28]_INST_0_i_40_n_0
    SLICE_X40Y134        LUT6 (Prop_lut6_I5_O)        0.124     1.429 f  cpu/u_logic/HADDR[28]_INST_0_i_26/O
                         net (fo=2, routed)           0.566     1.994    cpu/u_logic/HADDR[28]_INST_0_i_26_n_0
    SLICE_X39Y131        LUT6 (Prop_lut6_I5_O)        0.124     2.118 f  cpu/u_logic/HADDR[28]_INST_0_i_11/O
                         net (fo=30, routed)          0.749     2.867    cpu/u_logic/HADDR[28]_INST_0_i_11_n_0
    SLICE_X31Y127        LUT2 (Prop_lut2_I1_O)        0.124     2.991 r  cpu/u_logic/HADDR[28]_INST_0_i_13/O
                         net (fo=32, routed)          0.780     3.772    cpu/u_logic/HADDR[28]_INST_0_i_13_n_0
    SLICE_X39Y130        LUT6 (Prop_lut6_I1_O)        0.124     3.896 r  cpu/u_logic/G6d3z4_i_3/O
                         net (fo=5, routed)           0.674     4.569    cpu/u_logic/G6d3z4_i_3_n_0
    SLICE_X41Y122        LUT6 (Prop_lut6_I0_O)        0.124     4.693 r  cpu/u_logic/HADDR[6]_INST_0_i_24/O
                         net (fo=2, routed)           0.441     5.134    cpu/u_logic/p_1_in[3]
    SLICE_X39Y121        LUT4 (Prop_lut4_I2_O)        0.124     5.258 r  cpu/u_logic/HADDR[6]_INST_0_i_27/O
                         net (fo=1, routed)           0.000     5.258    cpu/u_logic/HADDR[6]_INST_0_i_27_n_0
    SLICE_X39Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.659 r  cpu/u_logic/HADDR[6]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.659    cpu/u_logic/HADDR[6]_INST_0_i_17_n_0
    SLICE_X39Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.773 r  cpu/u_logic/HADDR[6]_INST_0_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.773    cpu/u_logic/HADDR[6]_INST_0_i_21_n_0
    SLICE_X39Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.887 r  cpu/u_logic/HADDR[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.887    cpu/u_logic/HADDR[10]_INST_0_i_14_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.001 r  cpu/u_logic/HADDR[13]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.009     6.010    cpu/u_logic/HADDR[13]_INST_0_i_15_n_0
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.232 r  cpu/u_logic/HADDR[18]_INST_0_i_15/O[0]
                         net (fo=1, routed)           0.566     6.798    cpu/u_logic/p_1_in1_in[14]
    SLICE_X38Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.610 r  cpu/u_logic/HADDR[18]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.610    cpu/u_logic/HADDR[18]_INST_0_i_2_n_0
    SLICE_X38Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.727 r  cpu/u_logic/HADDR[22]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.727    cpu/u_logic/HADDR[22]_INST_0_i_2_n_0
    SLICE_X38Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.844 r  cpu/u_logic/HADDR[26]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.844    cpu/u_logic/HADDR[26]_INST_0_i_2_n_0
    SLICE_X38Y128        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.159 f  cpu/u_logic/HADDR[28]_INST_0_i_3/O[3]
                         net (fo=4, routed)           0.896     9.055    cpu/u_logic/p_0_in52_in
    SLICE_X40Y124        LUT2 (Prop_lut2_I0_O)        0.307     9.362 f  cpu/u_logic/HADDR[30]_INST_0_i_2/O
                         net (fo=3, routed)           0.659    10.020    cpu/u_logic/HADDR[30]_INST_0_i_2_n_0
    SLICE_X40Y122        LUT4 (Prop_lut4_I3_O)        0.150    10.170 r  cpu/u_logic/HTRANS[1]_INST_0_i_9/O
                         net (fo=2, routed)           0.703    10.874    cpu/u_logic/HTRANS[1]_INST_0_i_9_n_0
    SLICE_X40Y122        LUT2 (Prop_lut2_I0_O)        0.351    11.225 r  cpu/u_logic/HTRANS[1]_INST_0_i_5/O
                         net (fo=8, routed)           0.841    12.066    cpu/u_logic/HTRANS[1]_INST_0_i_5_n_0
    SLICE_X46Y122        LUT6 (Prop_lut6_I4_O)        0.332    12.398 r  cpu/u_logic/HTRANS[1]_INST_0/O
                         net (fo=7, routed)           1.140    13.538    GPIO/HTRANS[0]
    SLICE_X52Y106        LUT6 (Prop_lut6_I0_O)        0.124    13.662 r  GPIO/rWrite_i_1__3/O
                         net (fo=1, routed)           0.000    13.662    GPIO/nextWrite
    SLICE_X52Y106        FDRE                                         r  GPIO/rWrite_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.241    22.652    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.508 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        1.491    17.998    GPIO/clk_out1
    SLICE_X52Y106        FDRE                                         r  GPIO/rWrite_reg/C
                         clock pessimism             -0.428    17.571    
                         clock uncertainty           -0.089    17.482    
    SLICE_X52Y106        FDRE (Setup_fdre_C_D)        0.029    17.511    GPIO/rWrite_reg
  -------------------------------------------------------------------
                         required time                         17.511    
                         arrival time                         -13.662    
  -------------------------------------------------------------------
                         slack                                  3.849    

Slack (MET) :             3.854ns  (required time - arrival time)
  Source:                 cpu/u_logic/Sgj2z4_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LEDSEG/rWrite_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.050ns  (logic 5.266ns (32.810%)  route 10.784ns (67.190%))
  Logic Levels:           22  (CARRY4=9 LUT2=3 LUT3=1 LUT4=2 LUT6=7)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 17.998 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.316     2.798    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        1.607    -2.391    cpu/u_logic/HCLK
    SLICE_X55Y137        FDCE                                         r  cpu/u_logic/Sgj2z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y137        FDCE (Prop_fdce_C_Q)         0.456    -1.935 f  cpu/u_logic/Sgj2z4_reg/Q
                         net (fo=206, routed)         1.608    -0.327    cpu/u_logic/Sgj2z4
    SLICE_X49Y125        LUT3 (Prop_lut3_I2_O)        0.150    -0.177 r  cpu/u_logic/Aii3z4_i_3/O
                         net (fo=6, routed)           0.546     0.369    cpu/u_logic/Aii3z4_i_3_n_0
    SLICE_X48Y133        LUT6 (Prop_lut6_I3_O)        0.326     0.695 f  cpu/u_logic/HADDR[28]_INST_0_i_40/O
                         net (fo=1, routed)           0.610     1.305    cpu/u_logic/HADDR[28]_INST_0_i_40_n_0
    SLICE_X40Y134        LUT6 (Prop_lut6_I5_O)        0.124     1.429 f  cpu/u_logic/HADDR[28]_INST_0_i_26/O
                         net (fo=2, routed)           0.566     1.994    cpu/u_logic/HADDR[28]_INST_0_i_26_n_0
    SLICE_X39Y131        LUT6 (Prop_lut6_I5_O)        0.124     2.118 f  cpu/u_logic/HADDR[28]_INST_0_i_11/O
                         net (fo=30, routed)          0.749     2.867    cpu/u_logic/HADDR[28]_INST_0_i_11_n_0
    SLICE_X31Y127        LUT2 (Prop_lut2_I1_O)        0.124     2.991 r  cpu/u_logic/HADDR[28]_INST_0_i_13/O
                         net (fo=32, routed)          0.780     3.772    cpu/u_logic/HADDR[28]_INST_0_i_13_n_0
    SLICE_X39Y130        LUT6 (Prop_lut6_I1_O)        0.124     3.896 r  cpu/u_logic/G6d3z4_i_3/O
                         net (fo=5, routed)           0.674     4.569    cpu/u_logic/G6d3z4_i_3_n_0
    SLICE_X41Y122        LUT6 (Prop_lut6_I0_O)        0.124     4.693 r  cpu/u_logic/HADDR[6]_INST_0_i_24/O
                         net (fo=2, routed)           0.441     5.134    cpu/u_logic/p_1_in[3]
    SLICE_X39Y121        LUT4 (Prop_lut4_I2_O)        0.124     5.258 r  cpu/u_logic/HADDR[6]_INST_0_i_27/O
                         net (fo=1, routed)           0.000     5.258    cpu/u_logic/HADDR[6]_INST_0_i_27_n_0
    SLICE_X39Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.659 r  cpu/u_logic/HADDR[6]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.659    cpu/u_logic/HADDR[6]_INST_0_i_17_n_0
    SLICE_X39Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.773 r  cpu/u_logic/HADDR[6]_INST_0_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.773    cpu/u_logic/HADDR[6]_INST_0_i_21_n_0
    SLICE_X39Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.887 r  cpu/u_logic/HADDR[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.887    cpu/u_logic/HADDR[10]_INST_0_i_14_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.001 r  cpu/u_logic/HADDR[13]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.009     6.010    cpu/u_logic/HADDR[13]_INST_0_i_15_n_0
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.232 r  cpu/u_logic/HADDR[18]_INST_0_i_15/O[0]
                         net (fo=1, routed)           0.566     6.798    cpu/u_logic/p_1_in1_in[14]
    SLICE_X38Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.610 r  cpu/u_logic/HADDR[18]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.610    cpu/u_logic/HADDR[18]_INST_0_i_2_n_0
    SLICE_X38Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.727 r  cpu/u_logic/HADDR[22]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.727    cpu/u_logic/HADDR[22]_INST_0_i_2_n_0
    SLICE_X38Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.844 r  cpu/u_logic/HADDR[26]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.844    cpu/u_logic/HADDR[26]_INST_0_i_2_n_0
    SLICE_X38Y128        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.159 f  cpu/u_logic/HADDR[28]_INST_0_i_3/O[3]
                         net (fo=4, routed)           0.896     9.055    cpu/u_logic/p_0_in52_in
    SLICE_X40Y124        LUT2 (Prop_lut2_I0_O)        0.307     9.362 f  cpu/u_logic/HADDR[30]_INST_0_i_2/O
                         net (fo=3, routed)           0.659    10.020    cpu/u_logic/HADDR[30]_INST_0_i_2_n_0
    SLICE_X40Y122        LUT4 (Prop_lut4_I3_O)        0.150    10.170 r  cpu/u_logic/HTRANS[1]_INST_0_i_9/O
                         net (fo=2, routed)           0.703    10.874    cpu/u_logic/HTRANS[1]_INST_0_i_9_n_0
    SLICE_X40Y122        LUT2 (Prop_lut2_I0_O)        0.351    11.225 r  cpu/u_logic/HTRANS[1]_INST_0_i_5/O
                         net (fo=8, routed)           0.841    12.066    cpu/u_logic/HTRANS[1]_INST_0_i_5_n_0
    SLICE_X46Y122        LUT6 (Prop_lut6_I4_O)        0.332    12.398 r  cpu/u_logic/HTRANS[1]_INST_0/O
                         net (fo=7, routed)           1.137    13.535    LEDSEG/HTRANS[0]
    SLICE_X52Y106        LUT6 (Prop_lut6_I0_O)        0.124    13.659 r  LEDSEG/rWrite_i_1__1/O
                         net (fo=1, routed)           0.000    13.659    LEDSEG/rWrite_i_1__1_n_0
    SLICE_X52Y106        FDRE                                         r  LEDSEG/rWrite_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.241    22.652    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.508 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        1.491    17.998    LEDSEG/clk_out1
    SLICE_X52Y106        FDRE                                         r  LEDSEG/rWrite_reg/C
                         clock pessimism             -0.428    17.571    
                         clock uncertainty           -0.089    17.482    
    SLICE_X52Y106        FDRE (Setup_fdre_C_D)        0.031    17.513    LEDSEG/rWrite_reg
  -------------------------------------------------------------------
                         required time                         17.513    
                         arrival time                         -13.659    
  -------------------------------------------------------------------
                         slack                                  3.854    

Slack (MET) :             3.979ns  (required time - arrival time)
  Source:                 cpu/u_logic/Sgj2z4_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi/rWrite_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.911ns  (logic 5.266ns (33.097%)  route 10.645ns (66.903%))
  Logic Levels:           22  (CARRY4=9 LUT2=3 LUT3=1 LUT4=2 LUT6=7)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.993ns = ( 18.007 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.316     2.798    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        1.607    -2.391    cpu/u_logic/HCLK
    SLICE_X55Y137        FDCE                                         r  cpu/u_logic/Sgj2z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y137        FDCE (Prop_fdce_C_Q)         0.456    -1.935 f  cpu/u_logic/Sgj2z4_reg/Q
                         net (fo=206, routed)         1.608    -0.327    cpu/u_logic/Sgj2z4
    SLICE_X49Y125        LUT3 (Prop_lut3_I2_O)        0.150    -0.177 r  cpu/u_logic/Aii3z4_i_3/O
                         net (fo=6, routed)           0.546     0.369    cpu/u_logic/Aii3z4_i_3_n_0
    SLICE_X48Y133        LUT6 (Prop_lut6_I3_O)        0.326     0.695 f  cpu/u_logic/HADDR[28]_INST_0_i_40/O
                         net (fo=1, routed)           0.610     1.305    cpu/u_logic/HADDR[28]_INST_0_i_40_n_0
    SLICE_X40Y134        LUT6 (Prop_lut6_I5_O)        0.124     1.429 f  cpu/u_logic/HADDR[28]_INST_0_i_26/O
                         net (fo=2, routed)           0.566     1.994    cpu/u_logic/HADDR[28]_INST_0_i_26_n_0
    SLICE_X39Y131        LUT6 (Prop_lut6_I5_O)        0.124     2.118 f  cpu/u_logic/HADDR[28]_INST_0_i_11/O
                         net (fo=30, routed)          0.749     2.867    cpu/u_logic/HADDR[28]_INST_0_i_11_n_0
    SLICE_X31Y127        LUT2 (Prop_lut2_I1_O)        0.124     2.991 r  cpu/u_logic/HADDR[28]_INST_0_i_13/O
                         net (fo=32, routed)          0.780     3.772    cpu/u_logic/HADDR[28]_INST_0_i_13_n_0
    SLICE_X39Y130        LUT6 (Prop_lut6_I1_O)        0.124     3.896 r  cpu/u_logic/G6d3z4_i_3/O
                         net (fo=5, routed)           0.674     4.569    cpu/u_logic/G6d3z4_i_3_n_0
    SLICE_X41Y122        LUT6 (Prop_lut6_I0_O)        0.124     4.693 r  cpu/u_logic/HADDR[6]_INST_0_i_24/O
                         net (fo=2, routed)           0.441     5.134    cpu/u_logic/p_1_in[3]
    SLICE_X39Y121        LUT4 (Prop_lut4_I2_O)        0.124     5.258 r  cpu/u_logic/HADDR[6]_INST_0_i_27/O
                         net (fo=1, routed)           0.000     5.258    cpu/u_logic/HADDR[6]_INST_0_i_27_n_0
    SLICE_X39Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.659 r  cpu/u_logic/HADDR[6]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.659    cpu/u_logic/HADDR[6]_INST_0_i_17_n_0
    SLICE_X39Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.773 r  cpu/u_logic/HADDR[6]_INST_0_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.773    cpu/u_logic/HADDR[6]_INST_0_i_21_n_0
    SLICE_X39Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.887 r  cpu/u_logic/HADDR[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.887    cpu/u_logic/HADDR[10]_INST_0_i_14_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.001 r  cpu/u_logic/HADDR[13]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.009     6.010    cpu/u_logic/HADDR[13]_INST_0_i_15_n_0
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.232 r  cpu/u_logic/HADDR[18]_INST_0_i_15/O[0]
                         net (fo=1, routed)           0.566     6.798    cpu/u_logic/p_1_in1_in[14]
    SLICE_X38Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.610 r  cpu/u_logic/HADDR[18]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.610    cpu/u_logic/HADDR[18]_INST_0_i_2_n_0
    SLICE_X38Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.727 r  cpu/u_logic/HADDR[22]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.727    cpu/u_logic/HADDR[22]_INST_0_i_2_n_0
    SLICE_X38Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.844 r  cpu/u_logic/HADDR[26]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.844    cpu/u_logic/HADDR[26]_INST_0_i_2_n_0
    SLICE_X38Y128        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.159 f  cpu/u_logic/HADDR[28]_INST_0_i_3/O[3]
                         net (fo=4, routed)           0.896     9.055    cpu/u_logic/p_0_in52_in
    SLICE_X40Y124        LUT2 (Prop_lut2_I0_O)        0.307     9.362 f  cpu/u_logic/HADDR[30]_INST_0_i_2/O
                         net (fo=3, routed)           0.659    10.020    cpu/u_logic/HADDR[30]_INST_0_i_2_n_0
    SLICE_X40Y122        LUT4 (Prop_lut4_I3_O)        0.150    10.170 r  cpu/u_logic/HTRANS[1]_INST_0_i_9/O
                         net (fo=2, routed)           0.703    10.874    cpu/u_logic/HTRANS[1]_INST_0_i_9_n_0
    SLICE_X40Y122        LUT2 (Prop_lut2_I0_O)        0.351    11.225 r  cpu/u_logic/HTRANS[1]_INST_0_i_5/O
                         net (fo=8, routed)           0.841    12.066    cpu/u_logic/HTRANS[1]_INST_0_i_5_n_0
    SLICE_X46Y122        LUT6 (Prop_lut6_I4_O)        0.332    12.398 r  cpu/u_logic/HTRANS[1]_INST_0/O
                         net (fo=7, routed)           0.997    13.395    spi/HTRANS[0]
    SLICE_X46Y106        LUT6 (Prop_lut6_I0_O)        0.124    13.519 r  spi/rWrite_i_1__0/O
                         net (fo=1, routed)           0.000    13.519    spi/rWrite0
    SLICE_X46Y106        FDRE                                         r  spi/rWrite_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.241    22.652    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.508 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        1.500    18.007    spi/clk_out1
    SLICE_X46Y106        FDRE                                         r  spi/rWrite_reg/C
                         clock pessimism             -0.499    17.508    
                         clock uncertainty           -0.089    17.419    
    SLICE_X46Y106        FDRE (Setup_fdre_C_D)        0.079    17.498    spi/rWrite_reg
  -------------------------------------------------------------------
                         required time                         17.498    
                         arrival time                         -13.519    
  -------------------------------------------------------------------
                         slack                                  3.979    

Slack (MET) :             3.987ns  (required time - arrival time)
  Source:                 cpu/u_logic/Sgj2z4_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mux/APHASE_MUX_SEL_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.959ns  (logic 4.831ns (30.271%)  route 11.128ns (69.729%))
  Logic Levels:           22  (CARRY4=9 LUT2=4 LUT3=1 LUT4=2 LUT6=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 17.996 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.316     2.798    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        1.607    -2.391    cpu/u_logic/HCLK
    SLICE_X55Y137        FDCE                                         r  cpu/u_logic/Sgj2z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y137        FDCE (Prop_fdce_C_Q)         0.456    -1.935 f  cpu/u_logic/Sgj2z4_reg/Q
                         net (fo=206, routed)         1.608    -0.327    cpu/u_logic/Sgj2z4
    SLICE_X49Y125        LUT3 (Prop_lut3_I2_O)        0.150    -0.177 r  cpu/u_logic/Aii3z4_i_3/O
                         net (fo=6, routed)           0.546     0.369    cpu/u_logic/Aii3z4_i_3_n_0
    SLICE_X48Y133        LUT6 (Prop_lut6_I3_O)        0.326     0.695 f  cpu/u_logic/HADDR[28]_INST_0_i_40/O
                         net (fo=1, routed)           0.610     1.305    cpu/u_logic/HADDR[28]_INST_0_i_40_n_0
    SLICE_X40Y134        LUT6 (Prop_lut6_I5_O)        0.124     1.429 f  cpu/u_logic/HADDR[28]_INST_0_i_26/O
                         net (fo=2, routed)           0.566     1.994    cpu/u_logic/HADDR[28]_INST_0_i_26_n_0
    SLICE_X39Y131        LUT6 (Prop_lut6_I5_O)        0.124     2.118 f  cpu/u_logic/HADDR[28]_INST_0_i_11/O
                         net (fo=30, routed)          0.749     2.867    cpu/u_logic/HADDR[28]_INST_0_i_11_n_0
    SLICE_X31Y127        LUT2 (Prop_lut2_I1_O)        0.124     2.991 r  cpu/u_logic/HADDR[28]_INST_0_i_13/O
                         net (fo=32, routed)          0.780     3.772    cpu/u_logic/HADDR[28]_INST_0_i_13_n_0
    SLICE_X39Y130        LUT6 (Prop_lut6_I1_O)        0.124     3.896 r  cpu/u_logic/G6d3z4_i_3/O
                         net (fo=5, routed)           0.674     4.569    cpu/u_logic/G6d3z4_i_3_n_0
    SLICE_X41Y122        LUT6 (Prop_lut6_I0_O)        0.124     4.693 r  cpu/u_logic/HADDR[6]_INST_0_i_24/O
                         net (fo=2, routed)           0.441     5.134    cpu/u_logic/p_1_in[3]
    SLICE_X39Y121        LUT4 (Prop_lut4_I2_O)        0.124     5.258 r  cpu/u_logic/HADDR[6]_INST_0_i_27/O
                         net (fo=1, routed)           0.000     5.258    cpu/u_logic/HADDR[6]_INST_0_i_27_n_0
    SLICE_X39Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.659 r  cpu/u_logic/HADDR[6]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.659    cpu/u_logic/HADDR[6]_INST_0_i_17_n_0
    SLICE_X39Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.773 r  cpu/u_logic/HADDR[6]_INST_0_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.773    cpu/u_logic/HADDR[6]_INST_0_i_21_n_0
    SLICE_X39Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.887 r  cpu/u_logic/HADDR[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.887    cpu/u_logic/HADDR[10]_INST_0_i_14_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.001 r  cpu/u_logic/HADDR[13]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.009     6.010    cpu/u_logic/HADDR[13]_INST_0_i_15_n_0
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.232 r  cpu/u_logic/HADDR[18]_INST_0_i_15/O[0]
                         net (fo=1, routed)           0.566     6.798    cpu/u_logic/p_1_in1_in[14]
    SLICE_X38Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.610 r  cpu/u_logic/HADDR[18]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.610    cpu/u_logic/HADDR[18]_INST_0_i_2_n_0
    SLICE_X38Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.727 r  cpu/u_logic/HADDR[22]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.727    cpu/u_logic/HADDR[22]_INST_0_i_2_n_0
    SLICE_X38Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.844 r  cpu/u_logic/HADDR[26]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.844    cpu/u_logic/HADDR[26]_INST_0_i_2_n_0
    SLICE_X38Y128        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.159 r  cpu/u_logic/HADDR[28]_INST_0_i_3/O[3]
                         net (fo=4, routed)           0.896     9.055    cpu/u_logic/p_0_in52_in
    SLICE_X40Y124        LUT2 (Prop_lut2_I0_O)        0.307     9.362 r  cpu/u_logic/HADDR[30]_INST_0_i_2/O
                         net (fo=3, routed)           0.659    10.020    cpu/u_logic/HADDR[30]_INST_0_i_2_n_0
    SLICE_X40Y122        LUT4 (Prop_lut4_I1_O)        0.124    10.144 r  cpu/u_logic/HADDR[30]_INST_0/O
                         net (fo=4, routed)           0.822    10.966    mux/HADDR[6]
    SLICE_X36Y118        LUT6 (Prop_lut6_I0_O)        0.124    11.090 r  mux/APHASE_MUX_SEL[3]_i_8/O
                         net (fo=1, routed)           0.670    11.761    mux/APHASE_MUX_SEL[3]_i_8_n_0
    SLICE_X36Y118        LUT2 (Prop_lut2_I0_O)        0.124    11.885 r  mux/APHASE_MUX_SEL[3]_i_5/O
                         net (fo=9, routed)           1.533    13.418    mux/APHASE_MUX_SEL_reg[3]_2
    SLICE_X52Y110        LUT2 (Prop_lut2_I1_O)        0.150    13.568 r  mux/APHASE_MUX_SEL[1]_i_1/O
                         net (fo=1, routed)           0.000    13.568    mux/muxSel[1]
    SLICE_X52Y110        FDRE                                         r  mux/APHASE_MUX_SEL_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.241    22.652    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.508 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        1.489    17.996    mux/clk_out1
    SLICE_X52Y110        FDRE                                         r  mux/APHASE_MUX_SEL_reg[1]/C
                         clock pessimism             -0.428    17.569    
                         clock uncertainty           -0.089    17.480    
    SLICE_X52Y110        FDRE (Setup_fdre_C_D)        0.075    17.555    mux/APHASE_MUX_SEL_reg[1]
  -------------------------------------------------------------------
                         required time                         17.555    
                         arrival time                         -13.568    
  -------------------------------------------------------------------
                         slack                                  3.987    

Slack (MET) :             3.994ns  (required time - arrival time)
  Source:                 cpu/u_logic/Sgj2z4_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART/rWrite_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.892ns  (logic 5.266ns (33.136%)  route 10.626ns (66.864%))
  Logic Levels:           22  (CARRY4=9 LUT2=3 LUT3=1 LUT4=2 LUT6=7)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 18.005 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.316     2.798    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        1.607    -2.391    cpu/u_logic/HCLK
    SLICE_X55Y137        FDCE                                         r  cpu/u_logic/Sgj2z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y137        FDCE (Prop_fdce_C_Q)         0.456    -1.935 f  cpu/u_logic/Sgj2z4_reg/Q
                         net (fo=206, routed)         1.608    -0.327    cpu/u_logic/Sgj2z4
    SLICE_X49Y125        LUT3 (Prop_lut3_I2_O)        0.150    -0.177 r  cpu/u_logic/Aii3z4_i_3/O
                         net (fo=6, routed)           0.546     0.369    cpu/u_logic/Aii3z4_i_3_n_0
    SLICE_X48Y133        LUT6 (Prop_lut6_I3_O)        0.326     0.695 f  cpu/u_logic/HADDR[28]_INST_0_i_40/O
                         net (fo=1, routed)           0.610     1.305    cpu/u_logic/HADDR[28]_INST_0_i_40_n_0
    SLICE_X40Y134        LUT6 (Prop_lut6_I5_O)        0.124     1.429 f  cpu/u_logic/HADDR[28]_INST_0_i_26/O
                         net (fo=2, routed)           0.566     1.994    cpu/u_logic/HADDR[28]_INST_0_i_26_n_0
    SLICE_X39Y131        LUT6 (Prop_lut6_I5_O)        0.124     2.118 f  cpu/u_logic/HADDR[28]_INST_0_i_11/O
                         net (fo=30, routed)          0.749     2.867    cpu/u_logic/HADDR[28]_INST_0_i_11_n_0
    SLICE_X31Y127        LUT2 (Prop_lut2_I1_O)        0.124     2.991 r  cpu/u_logic/HADDR[28]_INST_0_i_13/O
                         net (fo=32, routed)          0.780     3.772    cpu/u_logic/HADDR[28]_INST_0_i_13_n_0
    SLICE_X39Y130        LUT6 (Prop_lut6_I1_O)        0.124     3.896 r  cpu/u_logic/G6d3z4_i_3/O
                         net (fo=5, routed)           0.674     4.569    cpu/u_logic/G6d3z4_i_3_n_0
    SLICE_X41Y122        LUT6 (Prop_lut6_I0_O)        0.124     4.693 r  cpu/u_logic/HADDR[6]_INST_0_i_24/O
                         net (fo=2, routed)           0.441     5.134    cpu/u_logic/p_1_in[3]
    SLICE_X39Y121        LUT4 (Prop_lut4_I2_O)        0.124     5.258 r  cpu/u_logic/HADDR[6]_INST_0_i_27/O
                         net (fo=1, routed)           0.000     5.258    cpu/u_logic/HADDR[6]_INST_0_i_27_n_0
    SLICE_X39Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.659 r  cpu/u_logic/HADDR[6]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.659    cpu/u_logic/HADDR[6]_INST_0_i_17_n_0
    SLICE_X39Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.773 r  cpu/u_logic/HADDR[6]_INST_0_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.773    cpu/u_logic/HADDR[6]_INST_0_i_21_n_0
    SLICE_X39Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.887 r  cpu/u_logic/HADDR[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.887    cpu/u_logic/HADDR[10]_INST_0_i_14_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.001 r  cpu/u_logic/HADDR[13]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.009     6.010    cpu/u_logic/HADDR[13]_INST_0_i_15_n_0
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.232 r  cpu/u_logic/HADDR[18]_INST_0_i_15/O[0]
                         net (fo=1, routed)           0.566     6.798    cpu/u_logic/p_1_in1_in[14]
    SLICE_X38Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.610 r  cpu/u_logic/HADDR[18]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.610    cpu/u_logic/HADDR[18]_INST_0_i_2_n_0
    SLICE_X38Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.727 r  cpu/u_logic/HADDR[22]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.727    cpu/u_logic/HADDR[22]_INST_0_i_2_n_0
    SLICE_X38Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.844 r  cpu/u_logic/HADDR[26]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.844    cpu/u_logic/HADDR[26]_INST_0_i_2_n_0
    SLICE_X38Y128        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.159 f  cpu/u_logic/HADDR[28]_INST_0_i_3/O[3]
                         net (fo=4, routed)           0.896     9.055    cpu/u_logic/p_0_in52_in
    SLICE_X40Y124        LUT2 (Prop_lut2_I0_O)        0.307     9.362 f  cpu/u_logic/HADDR[30]_INST_0_i_2/O
                         net (fo=3, routed)           0.659    10.020    cpu/u_logic/HADDR[30]_INST_0_i_2_n_0
    SLICE_X40Y122        LUT4 (Prop_lut4_I3_O)        0.150    10.170 r  cpu/u_logic/HTRANS[1]_INST_0_i_9/O
                         net (fo=2, routed)           0.703    10.874    cpu/u_logic/HTRANS[1]_INST_0_i_9_n_0
    SLICE_X40Y122        LUT2 (Prop_lut2_I0_O)        0.351    11.225 r  cpu/u_logic/HTRANS[1]_INST_0_i_5/O
                         net (fo=8, routed)           0.841    12.066    cpu/u_logic/HTRANS[1]_INST_0_i_5_n_0
    SLICE_X46Y122        LUT6 (Prop_lut6_I4_O)        0.332    12.398 r  cpu/u_logic/HTRANS[1]_INST_0/O
                         net (fo=7, routed)           0.979    13.377    UART/HTRANS[0]
    SLICE_X50Y106        LUT6 (Prop_lut6_I0_O)        0.124    13.501 r  UART/rWrite_i_1/O
                         net (fo=1, routed)           0.000    13.501    UART/rWrite0
    SLICE_X50Y106        FDRE                                         r  UART/rWrite_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.241    22.652    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.508 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        1.498    18.005    UART/clk_out1
    SLICE_X50Y106        FDRE                                         r  UART/rWrite_reg/C
                         clock pessimism             -0.499    17.506    
                         clock uncertainty           -0.089    17.417    
    SLICE_X50Y106        FDRE (Setup_fdre_C_D)        0.077    17.494    UART/rWrite_reg
  -------------------------------------------------------------------
                         required time                         17.494    
                         arrival time                         -13.501    
  -------------------------------------------------------------------
                         slack                                  3.994    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 ROM/loader/nibbleReg_reg[7][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.615%)  route 0.266ns (65.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.251ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.463     0.713    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        0.566    -0.527    ROM/loader/clk_out1
    SLICE_X64Y94         FDRE                                         r  ROM/loader/nibbleReg_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  ROM/loader/nibbleReg_reg[7][2]/Q
                         net (fo=1, routed)           0.266    -0.120    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[2]
    RAMB36_X1Y18         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.507     0.945    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        0.879    -0.251    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.197    -0.448    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296    -0.152    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 UART/uart2/shiftreg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART/uart2/shiftreg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.526%)  route 0.245ns (63.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.463     0.713    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        0.565    -0.528    UART/uart2/clk_out1
    SLICE_X39Y100        FDRE                                         r  UART/uart2/shiftreg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  UART/uart2/shiftreg_reg[8]/Q
                         net (fo=4, routed)           0.245    -0.142    UART/uart2/stopbit
    SLICE_X39Y99         FDRE                                         r  UART/uart2/shiftreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.507     0.945    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        0.839    -0.291    UART/uart2/clk_out1
    SLICE_X39Y99         FDRE                                         r  UART/uart2/shiftreg_reg[7]/C
                         clock pessimism              0.037    -0.254    
    SLICE_X39Y99         FDRE (Hold_fdre_C_D)         0.078    -0.176    UART/uart2/shiftreg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 ROM/loader/nibbleReg_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.211%)  route 0.248ns (63.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.463     0.713    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        0.592    -0.501    ROM/loader/clk_out1
    SLICE_X73Y100        FDRE                                         r  ROM/loader/nibbleReg_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  ROM/loader/nibbleReg_reg[5][2]/Q
                         net (fo=1, routed)           0.248    -0.112    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[2]
    RAMB36_X2Y21         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.507     0.945    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        0.904    -0.226    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y21         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.219    -0.445    
    RAMB36_X2Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296    -0.149    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ROM/loader/wordCount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.164ns (29.901%)  route 0.384ns (70.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.251ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.463     0.713    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        0.565    -0.528    ROM/loader/clk_out1
    SLICE_X66Y100        FDRE                                         r  ROM/loader/wordCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.364 r  ROM/loader/wordCount_reg[3]/Q
                         net (fo=10, routed)          0.384     0.020    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB36_X1Y18         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.507     0.945    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        0.879    -0.251    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.037    -0.214    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.031    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.031    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ROM/loader/nibbleReg_reg[7][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.034%)  route 0.299ns (67.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.251ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.463     0.713    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        0.566    -0.527    ROM/loader/clk_out1
    SLICE_X64Y94         FDRE                                         r  ROM/loader/nibbleReg_reg[7][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  ROM/loader/nibbleReg_reg[7][1]/Q
                         net (fo=1, routed)           0.299    -0.087    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[1]
    RAMB36_X1Y18         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.507     0.945    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        0.879    -0.251    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.197    -0.448    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296    -0.152    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 cpu/u_logic/Jca3z4_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Uei3z4_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.542%)  route 0.232ns (55.458%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.463     0.713    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        0.550    -0.543    cpu/u_logic/HCLK
    SLICE_X55Y122        FDPE                                         r  cpu/u_logic/Jca3z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y122        FDPE (Prop_fdpe_C_Q)         0.141    -0.402 r  cpu/u_logic/Jca3z4_reg/Q
                         net (fo=2, routed)           0.232    -0.170    cpu/u_logic/Jca3z4
    SLICE_X51Y124        LUT6 (Prop_lut6_I2_O)        0.045    -0.125 r  cpu/u_logic/Uei3z4_i_1/O
                         net (fo=1, routed)           0.000    -0.125    cpu/u_logic/Zmmvx4
    SLICE_X51Y124        FDPE                                         r  cpu/u_logic/Uei3z4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.507     0.945    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        0.815    -0.315    cpu/u_logic/HCLK
    SLICE_X51Y124        FDPE                                         r  cpu/u_logic/Uei3z4_reg/C
                         clock pessimism              0.032    -0.283    
    SLICE_X51Y124        FDPE (Hold_fdpe_C_D)         0.092    -0.191    cpu/u_logic/Uei3z4_reg
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 cpu/u_logic/Rbi3z4_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Ahw2z4_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.209ns (50.147%)  route 0.208ns (49.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.463     0.713    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        0.552    -0.541    cpu/u_logic/HCLK
    SLICE_X46Y122        FDPE                                         r  cpu/u_logic/Rbi3z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y122        FDPE (Prop_fdpe_C_Q)         0.164    -0.377 f  cpu/u_logic/Rbi3z4_reg/Q
                         net (fo=21, routed)          0.208    -0.169    cpu/u_logic/Rbi3z4
    SLICE_X53Y124        LUT5 (Prop_lut5_I0_O)        0.045    -0.124 r  cpu/u_logic/Ahw2z4_i_1/O
                         net (fo=1, routed)           0.000    -0.124    cpu/u_logic/Cqhvx4
    SLICE_X53Y124        FDPE                                         r  cpu/u_logic/Ahw2z4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.507     0.945    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        0.813    -0.316    cpu/u_logic/HCLK
    SLICE_X53Y124        FDPE                                         r  cpu/u_logic/Ahw2z4_reg/C
                         clock pessimism              0.032    -0.284    
    SLICE_X53Y124        FDPE (Hold_fdpe_C_D)         0.091    -0.193    cpu/u_logic/Ahw2z4_reg
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 ROM/loader/wordCount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.164ns (28.728%)  route 0.407ns (71.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.251ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.463     0.713    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        0.565    -0.528    ROM/loader/clk_out1
    SLICE_X66Y102        FDRE                                         r  ROM/loader/wordCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y102        FDRE (Prop_fdre_C_Q)         0.164    -0.364 r  ROM/loader/wordCount_reg[8]/Q
                         net (fo=10, routed)          0.407     0.043    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y18         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.507     0.945    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        0.879    -0.251    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.037    -0.214    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.031    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.031    
                         arrival time                           0.043    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 ROM/loader/nibbleReg_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.817%)  route 0.289ns (67.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.463     0.713    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        0.592    -0.501    ROM/loader/clk_out1
    SLICE_X73Y100        FDRE                                         r  ROM/loader/nibbleReg_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  ROM/loader/nibbleReg_reg[5][0]/Q
                         net (fo=1, routed)           0.289    -0.071    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[0]
    RAMB36_X2Y21         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.507     0.945    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        0.904    -0.226    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y21         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.219    -0.445    
    RAMB36_X2Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296    -0.149    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 ROM/loader/nibbleReg_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.817%)  route 0.289ns (67.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.463     0.713    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        0.592    -0.501    ROM/loader/clk_out1
    SLICE_X73Y100        FDRE                                         r  ROM/loader/nibbleReg_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  ROM/loader/nibbleReg_reg[5][1]/Q
                         net (fo=1, routed)           0.289    -0.071    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[1]
    RAMB36_X2Y21         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.507     0.945    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        0.904    -0.226    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y21         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.219    -0.445    
    RAMB36_X2Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296    -0.149    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.077    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clockGen/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y20    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y20    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y21    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y21    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y18    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y18    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y20    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y20    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y19    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y19    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y1  clockGen/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y97    UART/uFIFO_RX/array_reg_reg[10][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y97    UART/uFIFO_RX/array_reg_reg[10][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y97    UART/uFIFO_RX/array_reg_reg[10][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y97    UART/uFIFO_RX/array_reg_reg[10][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y97    UART/uFIFO_RX/array_reg_reg[12][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y97    UART/uFIFO_RX/array_reg_reg[12][4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X62Y121   cpu/u_logic/Gxk2z4_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y118   cpu/u_logic/Vve3z4_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y97    UART/uFIFO_RX/array_reg_reg[12][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y97    UART/uFIFO_RX/array_reg_reg[12][6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y118   cpu/u_logic/Vve3z4_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X34Y123   cpu/u_logic/B9g3z4_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X47Y120   cpu/u_logic/H2f3z4_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X32Y126   cpu/u_logic/H4p2z4_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X29Y124   cpu/u_logic/Bnx2z4_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X30Y127   cpu/u_logic/Wd13z4_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X43Y96    GPIO/in1B_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X72Y93    ROM/loader/nibbleReg_reg[1][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X72Y93    ROM/loader/nibbleReg_reg[1][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X72Y93    ROM/loader/nibbleReg_reg[1][2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clockGen/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   clockGen/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  clockGen/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  clockGen/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  clockGen/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  clockGen/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clockGen/plle2_adv_inst_high/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  clockGen/clkf1_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst_high/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst_high/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst_high/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst_high/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out0_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        0.390ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.390ns  (required time - arrival time)
  Source:                 pixpos/posx_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_pixels/xpos_in_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_1  {rise@0.000ns fall@4.643ns period=9.286ns})
  Path Group:             clk_out0_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        1.640ns  (logic 0.518ns (31.594%)  route 1.122ns (68.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns
    Source Clock Delay      (SCD):    -2.384ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.139ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.316     2.798    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        1.614    -2.384    pixpos/clk_out1
    SLICE_X50Y112        FDRE                                         r  pixpos/posx_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y112        FDRE (Prop_fdre_C_Q)         0.518    -1.866 r  pixpos/posx_out_reg[9]/Q
                         net (fo=1, routed)           1.122    -0.745    vga_pixels/posx_out_reg[10][9]
    SLICE_X47Y112        FDRE                                         r  vga_pixels/xpos_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.181     4.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -3.264 r  clockGen/plle2_adv_inst_high/CLKOUT0
                         net (fo=1, routed)           1.634    -1.630    clockGen/clk_out0_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.539 r  clockGen/clkout2_buf/O
                         net (fo=99, routed)          1.493    -0.046    vga_pixels/CLK
    SLICE_X47Y112        FDRE                                         r  vga_pixels/xpos_in_reg[9]/C
                         clock pessimism              0.071     0.025    
                         clock uncertainty           -0.275    -0.250    
    SLICE_X47Y112        FDRE (Setup_fdre_C_D)       -0.105    -0.355    vga_pixels/xpos_in_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.355    
                         arrival time                           0.745    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.417ns  (required time - arrival time)
  Source:                 pixpos/posy_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_pixels/ypos_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_1  {rise@0.000ns fall@4.643ns period=9.286ns})
  Path Group:             clk_out0_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        1.481ns  (logic 0.419ns (28.287%)  route 1.062ns (71.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.047ns
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.139ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.316     2.798    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        1.615    -2.383    pixpos/clk_out1
    SLICE_X48Y114        FDRE                                         r  pixpos/posy_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y114        FDRE (Prop_fdre_C_Q)         0.419    -1.964 r  pixpos/posy_out_reg[6]/Q
                         net (fo=1, routed)           1.062    -0.902    vga_pixels/posy_out_reg[10][6]
    SLICE_X49Y114        FDRE                                         r  vga_pixels/ypos_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.181     4.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -3.264 r  clockGen/plle2_adv_inst_high/CLKOUT0
                         net (fo=1, routed)           1.634    -1.630    clockGen/clk_out0_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.539 r  clockGen/clkout2_buf/O
                         net (fo=99, routed)          1.492    -0.047    vga_pixels/CLK
    SLICE_X49Y114        FDRE                                         r  vga_pixels/ypos_in_reg[6]/C
                         clock pessimism              0.071     0.024    
                         clock uncertainty           -0.275    -0.251    
    SLICE_X49Y114        FDRE (Setup_fdre_C_D)       -0.234    -0.485    vga_pixels/ypos_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.485    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.418ns  (required time - arrival time)
  Source:                 pixpos/posz_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_pixels/zpos_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_1  {rise@0.000ns fall@4.643ns period=9.286ns})
  Path Group:             clk_out0_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        1.655ns  (logic 0.456ns (27.552%)  route 1.199ns (72.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.048ns
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.139ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.316     2.798    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        1.612    -2.386    pixpos/clk_out1
    SLICE_X47Y116        FDRE                                         r  pixpos/posz_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  pixpos/posz_out_reg[10]/Q
                         net (fo=1, routed)           1.199    -0.731    vga_pixels/D[9]
    SLICE_X47Y115        FDRE                                         r  vga_pixels/zpos_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.181     4.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -3.264 r  clockGen/plle2_adv_inst_high/CLKOUT0
                         net (fo=1, routed)           1.634    -1.630    clockGen/clk_out0_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.539 r  clockGen/clkout2_buf/O
                         net (fo=99, routed)          1.491    -0.048    vga_pixels/CLK
    SLICE_X47Y115        FDRE                                         r  vga_pixels/zpos_in_reg[10]/C
                         clock pessimism              0.071     0.023    
                         clock uncertainty           -0.275    -0.252    
    SLICE_X47Y115        FDRE (Setup_fdre_C_D)       -0.061    -0.313    vga_pixels/zpos_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.313    
                         arrival time                           0.731    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.420ns  (required time - arrival time)
  Source:                 pixpos/point_out_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_pixels/point_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_1  {rise@0.000ns fall@4.643ns period=9.286ns})
  Path Group:             clk_out0_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        1.631ns  (logic 0.456ns (27.963%)  route 1.175ns (72.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns
    Source Clock Delay      (SCD):    -2.382ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.139ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.316     2.798    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        1.616    -2.382    pixpos/clk_out1
    SLICE_X64Y111        FDSE                                         r  pixpos/point_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y111        FDSE (Prop_fdse_C_Q)         0.456    -1.926 r  pixpos/point_out_reg[7]/Q
                         net (fo=1, routed)           1.175    -0.752    vga_pixels/point_out_reg[11][7]
    SLICE_X63Y110        FDRE                                         r  vga_pixels/point_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.181     4.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -3.264 r  clockGen/plle2_adv_inst_high/CLKOUT0
                         net (fo=1, routed)           1.634    -1.630    clockGen/clk_out0_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.539 r  clockGen/clkout2_buf/O
                         net (fo=99, routed)          1.493    -0.046    vga_pixels/CLK
    SLICE_X63Y110        FDRE                                         r  vga_pixels/point_in_reg[7]/C
                         clock pessimism              0.071     0.025    
                         clock uncertainty           -0.275    -0.250    
    SLICE_X63Y110        FDRE (Setup_fdre_C_D)       -0.081    -0.331    vga_pixels/point_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.331    
                         arrival time                           0.752    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.459ns  (required time - arrival time)
  Source:                 pixpos/background_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_pixels/background_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_1  {rise@0.000ns fall@4.643ns period=9.286ns})
  Path Group:             clk_out0_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        1.612ns  (logic 0.518ns (32.135%)  route 1.094ns (67.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.045ns
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.139ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.316     2.798    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        1.617    -2.381    pixpos/clk_out1
    SLICE_X66Y110        FDRE                                         r  pixpos/background_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y110        FDRE (Prop_fdre_C_Q)         0.518    -1.863 r  pixpos/background_out_reg[8]/Q
                         net (fo=1, routed)           1.094    -0.770    vga_pixels/background_out_reg[11][8]
    SLICE_X67Y110        FDRE                                         r  vga_pixels/background_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.181     4.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -3.264 r  clockGen/plle2_adv_inst_high/CLKOUT0
                         net (fo=1, routed)           1.634    -1.630    clockGen/clk_out0_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.539 r  clockGen/clkout2_buf/O
                         net (fo=99, routed)          1.494    -0.045    vga_pixels/CLK
    SLICE_X67Y110        FDRE                                         r  vga_pixels/background_in_reg[8]/C
                         clock pessimism              0.071     0.026    
                         clock uncertainty           -0.275    -0.249    
    SLICE_X67Y110        FDRE (Setup_fdre_C_D)       -0.061    -0.310    vga_pixels/background_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.310    
                         arrival time                           0.770    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.460ns  (required time - arrival time)
  Source:                 pixpos/posx_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_pixels/xpos_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_1  {rise@0.000ns fall@4.643ns period=9.286ns})
  Path Group:             clk_out0_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        1.570ns  (logic 0.456ns (29.043%)  route 1.114ns (70.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns
    Source Clock Delay      (SCD):    -2.382ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.139ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.316     2.798    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        1.616    -2.382    pixpos/clk_out1
    SLICE_X44Y113        FDRE                                         r  pixpos/posx_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y113        FDRE (Prop_fdre_C_Q)         0.456    -1.926 r  pixpos/posx_out_reg[1]/Q
                         net (fo=1, routed)           1.114    -0.812    vga_pixels/posx_out_reg[10][1]
    SLICE_X43Y111        FDRE                                         r  vga_pixels/xpos_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.181     4.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -3.264 r  clockGen/plle2_adv_inst_high/CLKOUT0
                         net (fo=1, routed)           1.634    -1.630    clockGen/clk_out0_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.539 r  clockGen/clkout2_buf/O
                         net (fo=99, routed)          1.496    -0.043    vga_pixels/CLK
    SLICE_X43Y111        FDRE                                         r  vga_pixels/xpos_in_reg[1]/C
                         clock pessimism              0.071     0.028    
                         clock uncertainty           -0.275    -0.247    
    SLICE_X43Y111        FDRE (Setup_fdre_C_D)       -0.105    -0.352    vga_pixels/xpos_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.352    
                         arrival time                           0.812    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.462ns  (required time - arrival time)
  Source:                 pixpos/posx_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_pixels/xpos_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_1  {rise@0.000ns fall@4.643ns period=9.286ns})
  Path Group:             clk_out0_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        1.566ns  (logic 0.456ns (29.122%)  route 1.110ns (70.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.139ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.316     2.798    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        1.617    -2.381    pixpos/clk_out1
    SLICE_X47Y111        FDRE                                         r  pixpos/posx_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y111        FDRE (Prop_fdre_C_Q)         0.456    -1.925 r  pixpos/posx_out_reg[5]/Q
                         net (fo=1, routed)           1.110    -0.816    vga_pixels/posx_out_reg[10][5]
    SLICE_X47Y110        FDRE                                         r  vga_pixels/xpos_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.181     4.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -3.264 r  clockGen/plle2_adv_inst_high/CLKOUT0
                         net (fo=1, routed)           1.634    -1.630    clockGen/clk_out0_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.539 r  clockGen/clkout2_buf/O
                         net (fo=99, routed)          1.495    -0.044    vga_pixels/CLK
    SLICE_X47Y110        FDRE                                         r  vga_pixels/xpos_in_reg[5]/C
                         clock pessimism              0.071     0.027    
                         clock uncertainty           -0.275    -0.248    
    SLICE_X47Y110        FDRE (Setup_fdre_C_D)       -0.105    -0.353    vga_pixels/xpos_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.353    
                         arrival time                           0.816    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.466ns  (required time - arrival time)
  Source:                 pixpos/posz_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_pixels/zpos_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_1  {rise@0.000ns fall@4.643ns period=9.286ns})
  Path Group:             clk_out0_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        1.562ns  (logic 0.456ns (29.190%)  route 1.106ns (70.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.139ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.316     2.798    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        1.615    -2.383    pixpos/clk_out1
    SLICE_X48Y113        FDRE                                         r  pixpos/posz_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y113        FDRE (Prop_fdre_C_Q)         0.456    -1.927 r  pixpos/posz_out_reg[1]/Q
                         net (fo=1, routed)           1.106    -0.821    vga_pixels/D[0]
    SLICE_X48Y112        FDRE                                         r  vga_pixels/zpos_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.181     4.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -3.264 r  clockGen/plle2_adv_inst_high/CLKOUT0
                         net (fo=1, routed)           1.634    -1.630    clockGen/clk_out0_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.539 r  clockGen/clkout2_buf/O
                         net (fo=99, routed)          1.493    -0.046    vga_pixels/CLK
    SLICE_X48Y112        FDRE                                         r  vga_pixels/zpos_in_reg[1]/C
                         clock pessimism              0.071     0.025    
                         clock uncertainty           -0.275    -0.250    
    SLICE_X48Y112        FDRE (Setup_fdre_C_D)       -0.105    -0.355    vga_pixels/zpos_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.355    
                         arrival time                           0.821    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.467ns  (required time - arrival time)
  Source:                 pixpos/point_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_pixels/point_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_1  {rise@0.000ns fall@4.643ns period=9.286ns})
  Path Group:             clk_out0_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        1.607ns  (logic 0.518ns (32.237%)  route 1.089ns (67.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.045ns
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.139ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.316     2.798    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        1.617    -2.381    pixpos/clk_out1
    SLICE_X66Y109        FDSE                                         r  pixpos/point_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y109        FDSE (Prop_fdse_C_Q)         0.518    -1.863 r  pixpos/point_out_reg[0]/Q
                         net (fo=1, routed)           1.089    -0.775    vga_pixels/point_out_reg[11][0]
    SLICE_X67Y110        FDRE                                         r  vga_pixels/point_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.181     4.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -3.264 r  clockGen/plle2_adv_inst_high/CLKOUT0
                         net (fo=1, routed)           1.634    -1.630    clockGen/clk_out0_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.539 r  clockGen/clkout2_buf/O
                         net (fo=99, routed)          1.494    -0.045    vga_pixels/CLK
    SLICE_X67Y110        FDRE                                         r  vga_pixels/point_in_reg[0]/C
                         clock pessimism              0.071     0.026    
                         clock uncertainty           -0.275    -0.249    
    SLICE_X67Y110        FDRE (Setup_fdre_C_D)       -0.058    -0.307    vga_pixels/point_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.307    
                         arrival time                           0.775    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 pixpos/point_out_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_pixels/point_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_1  {rise@0.000ns fall@4.643ns period=9.286ns})
  Path Group:             clk_out0_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        1.448ns  (logic 0.478ns (33.019%)  route 0.970ns (66.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.139ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.316     2.798    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        1.617    -2.381    pixpos/clk_out1
    SLICE_X66Y109        FDSE                                         r  pixpos/point_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y109        FDSE (Prop_fdse_C_Q)         0.478    -1.903 r  pixpos/point_out_reg[3]/Q
                         net (fo=1, routed)           0.970    -0.934    vga_pixels/point_out_reg[11][3]
    SLICE_X67Y108        FDRE                                         r  vga_pixels/point_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.181     4.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -3.264 r  clockGen/plle2_adv_inst_high/CLKOUT0
                         net (fo=1, routed)           1.634    -1.630    clockGen/clk_out0_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.539 r  clockGen/clkout2_buf/O
                         net (fo=99, routed)          1.495    -0.044    vga_pixels/CLK
    SLICE_X67Y108        FDRE                                         r  vga_pixels/point_in_reg[3]/C
                         clock pessimism              0.071     0.027    
                         clock uncertainty           -0.275    -0.248    
    SLICE_X67Y108        FDRE (Setup_fdre_C_D)       -0.214    -0.462    vga_pixels/point_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.462    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.471    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 pixpos/posx_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_pixels/xpos_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_1  {rise@0.000ns fall@4.643ns period=9.286ns})
  Path Group:             clk_out0_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out0_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.763%)  route 0.333ns (70.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.463     0.713    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        0.560    -0.533    pixpos/clk_out1
    SLICE_X44Y113        FDRE                                         r  pixpos/posx_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  pixpos/posx_out_reg[6]/Q
                         net (fo=1, routed)           0.333    -0.059    vga_pixels/posx_out_reg[10][6]
    SLICE_X43Y111        FDRE                                         r  vga_pixels/xpos_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockGen/plle2_adv_inst_high/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockGen/clk_out0_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout2_buf/O
                         net (fo=99, routed)          0.830    -0.322    vga_pixels/CLK
    SLICE_X43Y111        FDRE                                         r  vga_pixels/xpos_in_reg[6]/C
                         clock pessimism             -0.188    -0.510    
                         clock uncertainty            0.275    -0.235    
    SLICE_X43Y111        FDRE (Hold_fdre_C_D)         0.057    -0.178    vga_pixels/xpos_in_reg[6]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 pixpos/posz_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_pixels/zpos_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_1  {rise@0.000ns fall@4.643ns period=9.286ns})
  Path Group:             clk_out0_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out0_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.141ns (28.425%)  route 0.355ns (71.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.463     0.713    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        0.560    -0.533    pixpos/clk_out1
    SLICE_X45Y113        FDRE                                         r  pixpos/posz_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  pixpos/posz_out_reg[8]/Q
                         net (fo=1, routed)           0.355    -0.037    vga_pixels/D[7]
    SLICE_X46Y113        FDRE                                         r  vga_pixels/zpos_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockGen/plle2_adv_inst_high/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockGen/clk_out0_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout2_buf/O
                         net (fo=99, routed)          0.826    -0.326    vga_pixels/CLK
    SLICE_X46Y113        FDRE                                         r  vga_pixels/zpos_in_reg[8]/C
                         clock pessimism             -0.188    -0.514    
                         clock uncertainty            0.275    -0.239    
    SLICE_X46Y113        FDRE (Hold_fdre_C_D)         0.083    -0.156    vga_pixels/zpos_in_reg[8]
  -------------------------------------------------------------------
                         required time                          0.156    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 pixpos/background_out_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_pixels/background_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_1  {rise@0.000ns fall@4.643ns period=9.286ns})
  Path Group:             clk_out0_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out0_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.164ns (34.248%)  route 0.315ns (65.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.463     0.713    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        0.563    -0.530    pixpos/clk_out1
    SLICE_X66Y108        FDSE                                         r  pixpos/background_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y108        FDSE (Prop_fdse_C_Q)         0.164    -0.366 r  pixpos/background_out_reg[6]/Q
                         net (fo=1, routed)           0.315    -0.051    vga_pixels/background_out_reg[11][6]
    SLICE_X67Y108        FDRE                                         r  vga_pixels/background_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockGen/plle2_adv_inst_high/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockGen/clk_out0_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout2_buf/O
                         net (fo=99, routed)          0.833    -0.319    vga_pixels/CLK
    SLICE_X67Y108        FDRE                                         r  vga_pixels/background_in_reg[6]/C
                         clock pessimism             -0.188    -0.507    
                         clock uncertainty            0.275    -0.232    
    SLICE_X67Y108        FDRE (Hold_fdre_C_D)         0.047    -0.185    vga_pixels/background_in_reg[6]
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 pixpos/point_out_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_pixels/point_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_1  {rise@0.000ns fall@4.643ns period=9.286ns})
  Path Group:             clk_out0_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out0_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.148ns (31.749%)  route 0.318ns (68.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.463     0.713    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        0.563    -0.530    pixpos/clk_out1
    SLICE_X66Y109        FDSE                                         r  pixpos/point_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y109        FDSE (Prop_fdse_C_Q)         0.148    -0.382 r  pixpos/point_out_reg[5]/Q
                         net (fo=1, routed)           0.318    -0.064    vga_pixels/point_out_reg[11][5]
    SLICE_X67Y109        FDRE                                         r  vga_pixels/point_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockGen/plle2_adv_inst_high/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockGen/clk_out0_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout2_buf/O
                         net (fo=99, routed)          0.833    -0.319    vga_pixels/CLK
    SLICE_X67Y109        FDRE                                         r  vga_pixels/point_in_reg[5]/C
                         clock pessimism             -0.188    -0.507    
                         clock uncertainty            0.275    -0.232    
    SLICE_X67Y109        FDRE (Hold_fdre_C_D)         0.016    -0.216    vga_pixels/point_in_reg[5]
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 pixpos/posz_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_pixels/zpos_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_1  {rise@0.000ns fall@4.643ns period=9.286ns})
  Path Group:             clk_out0_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out0_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.141ns (27.709%)  route 0.368ns (72.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.463     0.713    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        0.558    -0.535    pixpos/clk_out1
    SLICE_X48Y113        FDRE                                         r  pixpos/posz_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  pixpos/posz_out_reg[2]/Q
                         net (fo=1, routed)           0.368    -0.026    vga_pixels/D[1]
    SLICE_X48Y112        FDRE                                         r  vga_pixels/zpos_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockGen/plle2_adv_inst_high/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockGen/clk_out0_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout2_buf/O
                         net (fo=99, routed)          0.827    -0.325    vga_pixels/CLK
    SLICE_X48Y112        FDRE                                         r  vga_pixels/zpos_in_reg[2]/C
                         clock pessimism             -0.188    -0.513    
                         clock uncertainty            0.275    -0.238    
    SLICE_X48Y112        FDRE (Hold_fdre_C_D)         0.057    -0.181    vga_pixels/zpos_in_reg[2]
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                          -0.026    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 pixpos/posz_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_pixels/zpos_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_1  {rise@0.000ns fall@4.643ns period=9.286ns})
  Path Group:             clk_out0_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out0_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.141ns (27.442%)  route 0.373ns (72.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.463     0.713    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        0.558    -0.535    pixpos/clk_out1
    SLICE_X48Y113        FDRE                                         r  pixpos/posz_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  pixpos/posz_out_reg[5]/Q
                         net (fo=1, routed)           0.373    -0.021    vga_pixels/D[4]
    SLICE_X48Y112        FDRE                                         r  vga_pixels/zpos_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockGen/plle2_adv_inst_high/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockGen/clk_out0_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout2_buf/O
                         net (fo=99, routed)          0.827    -0.325    vga_pixels/CLK
    SLICE_X48Y112        FDRE                                         r  vga_pixels/zpos_in_reg[5]/C
                         clock pessimism             -0.188    -0.513    
                         clock uncertainty            0.275    -0.238    
    SLICE_X48Y112        FDRE (Hold_fdre_C_D)         0.060    -0.178    vga_pixels/zpos_in_reg[5]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 pixpos/posx_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_pixels/xpos_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_1  {rise@0.000ns fall@4.643ns period=9.286ns})
  Path Group:             clk_out0_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out0_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.141ns (27.076%)  route 0.380ns (72.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.463     0.713    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        0.560    -0.533    pixpos/clk_out1
    SLICE_X44Y113        FDRE                                         r  pixpos/posx_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  pixpos/posx_out_reg[4]/Q
                         net (fo=1, routed)           0.380    -0.012    vga_pixels/posx_out_reg[10][4]
    SLICE_X43Y111        FDRE                                         r  vga_pixels/xpos_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockGen/plle2_adv_inst_high/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockGen/clk_out0_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout2_buf/O
                         net (fo=99, routed)          0.830    -0.322    vga_pixels/CLK
    SLICE_X43Y111        FDRE                                         r  vga_pixels/xpos_in_reg[4]/C
                         clock pessimism             -0.188    -0.510    
                         clock uncertainty            0.275    -0.235    
    SLICE_X43Y111        FDRE (Hold_fdre_C_D)         0.059    -0.176    vga_pixels/xpos_in_reg[4]
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 pixpos/posy_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_pixels/ypos_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_1  {rise@0.000ns fall@4.643ns period=9.286ns})
  Path Group:             clk_out0_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out0_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.141ns (27.709%)  route 0.368ns (72.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.463     0.713    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        0.560    -0.533    pixpos/clk_out1
    SLICE_X45Y115        FDRE                                         r  pixpos/posy_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  pixpos/posy_out_reg[7]/Q
                         net (fo=1, routed)           0.368    -0.024    vga_pixels/posy_out_reg[10][7]
    SLICE_X46Y115        FDRE                                         r  vga_pixels/ypos_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockGen/plle2_adv_inst_high/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockGen/clk_out0_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout2_buf/O
                         net (fo=99, routed)          0.825    -0.327    vga_pixels/CLK
    SLICE_X46Y115        FDRE                                         r  vga_pixels/ypos_in_reg[7]/C
                         clock pessimism             -0.188    -0.515    
                         clock uncertainty            0.275    -0.240    
    SLICE_X46Y115        FDRE (Hold_fdre_C_D)         0.052    -0.188    vga_pixels/ypos_in_reg[7]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 pixpos/posz_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_pixels/zpos_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_1  {rise@0.000ns fall@4.643ns period=9.286ns})
  Path Group:             clk_out0_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out0_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.141ns (26.952%)  route 0.382ns (73.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.463     0.713    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        0.558    -0.535    pixpos/clk_out1
    SLICE_X48Y113        FDRE                                         r  pixpos/posz_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  pixpos/posz_out_reg[1]/Q
                         net (fo=1, routed)           0.382    -0.012    vga_pixels/D[0]
    SLICE_X48Y112        FDRE                                         r  vga_pixels/zpos_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockGen/plle2_adv_inst_high/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockGen/clk_out0_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout2_buf/O
                         net (fo=99, routed)          0.827    -0.325    vga_pixels/CLK
    SLICE_X48Y112        FDRE                                         r  vga_pixels/zpos_in_reg[1]/C
                         clock pessimism             -0.188    -0.513    
                         clock uncertainty            0.275    -0.238    
    SLICE_X48Y112        FDRE (Hold_fdre_C_D)         0.061    -0.177    vga_pixels/zpos_in_reg[1]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 pixpos/posx_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_pixels/xpos_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out0_clk_wiz_1  {rise@0.000ns fall@4.643ns period=9.286ns})
  Path Group:             clk_out0_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out0_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.128ns (27.029%)  route 0.346ns (72.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.463     0.713    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        0.560    -0.533    pixpos/clk_out1
    SLICE_X44Y113        FDRE                                         r  pixpos/posx_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y113        FDRE (Prop_fdre_C_Q)         0.128    -0.405 r  pixpos/posx_out_reg[8]/Q
                         net (fo=1, routed)           0.346    -0.060    vga_pixels/posx_out_reg[10][8]
    SLICE_X44Y112        FDRE                                         r  vga_pixels/xpos_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockGen/plle2_adv_inst_high/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockGen/clk_out0_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout2_buf/O
                         net (fo=99, routed)          0.827    -0.324    vga_pixels/CLK
    SLICE_X44Y112        FDRE                                         r  vga_pixels/xpos_in_reg[8]/C
                         clock pessimism             -0.188    -0.512    
                         clock uncertainty            0.275    -0.237    
    SLICE_X44Y112        FDRE (Hold_fdre_C_D)         0.012    -0.225    vga_pixels/xpos_in_reg[8]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.166    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.726ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.629ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.726ns  (required time - arrival time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Q273z4_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.712ns  (logic 0.715ns (7.362%)  route 8.997ns (92.638%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.994ns = ( 18.006 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.378ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.316     2.798    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        1.620    -2.378    resetGen/clk_out1
    SLICE_X64Y100        FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDCE (Prop_fdce_C_Q)         0.419    -1.959 r  resetGen/resetFF_reg[4]/Q
                         net (fo=18, routed)          3.225     1.266    cpu/u_logic/HRESETn
    SLICE_X43Y119        LUT1 (Prop_lut1_I0_O)        0.296     1.562 f  cpu/u_logic/Glj2z4_i_1/O
                         net (fo=120, routed)         5.771     7.333    cpu/u_logic/Glj2z4_i_1_n_0
    SLICE_X47Y141        FDPE                                         f  cpu/u_logic/Q273z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.241    22.652    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.508 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        1.499    18.006    cpu/u_logic/HCLK
    SLICE_X47Y141        FDPE                                         r  cpu/u_logic/Q273z4_reg/C
                         clock pessimism             -0.499    17.507    
                         clock uncertainty           -0.089    17.418    
    SLICE_X47Y141        FDPE (Recov_fdpe_C_PRE)     -0.359    17.059    cpu/u_logic/Q273z4_reg
  -------------------------------------------------------------------
                         required time                         17.059    
                         arrival time                          -7.333    
  -------------------------------------------------------------------
                         slack                                  9.726    

Slack (MET) :             9.826ns  (required time - arrival time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Dng3z4_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.619ns  (logic 0.715ns (7.433%)  route 8.904ns (92.567%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.987ns = ( 18.013 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.378ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.316     2.798    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        1.620    -2.378    resetGen/clk_out1
    SLICE_X64Y100        FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDCE (Prop_fdce_C_Q)         0.419    -1.959 r  resetGen/resetFF_reg[4]/Q
                         net (fo=18, routed)          3.003     1.044    cpu/u_logic/HRESETn
    SLICE_X43Y119        LUT1 (Prop_lut1_I0_O)        0.296     1.340 f  cpu/u_logic/Ek03z4_i_3/O
                         net (fo=113, routed)         5.901     7.240    cpu/u_logic/Ek03z4_i_3_n_0
    SLICE_X33Y141        FDPE                                         f  cpu/u_logic/Dng3z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.241    22.652    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.508 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        1.506    18.013    cpu/u_logic/HCLK
    SLICE_X33Y141        FDPE                                         r  cpu/u_logic/Dng3z4_reg/C
                         clock pessimism             -0.499    17.514    
                         clock uncertainty           -0.089    17.425    
    SLICE_X33Y141        FDPE (Recov_fdpe_C_PRE)     -0.359    17.066    cpu/u_logic/Dng3z4_reg
  -------------------------------------------------------------------
                         required time                         17.066    
                         arrival time                          -7.240    
  -------------------------------------------------------------------
                         slack                                  9.826    

Slack (MET) :             9.826ns  (required time - arrival time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Vcv2z4_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.619ns  (logic 0.715ns (7.433%)  route 8.904ns (92.567%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.987ns = ( 18.013 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.378ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.316     2.798    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        1.620    -2.378    resetGen/clk_out1
    SLICE_X64Y100        FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDCE (Prop_fdce_C_Q)         0.419    -1.959 r  resetGen/resetFF_reg[4]/Q
                         net (fo=18, routed)          3.003     1.044    cpu/u_logic/HRESETn
    SLICE_X43Y119        LUT1 (Prop_lut1_I0_O)        0.296     1.340 f  cpu/u_logic/Ek03z4_i_3/O
                         net (fo=113, routed)         5.901     7.240    cpu/u_logic/Ek03z4_i_3_n_0
    SLICE_X33Y141        FDPE                                         f  cpu/u_logic/Vcv2z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.241    22.652    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.508 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        1.506    18.013    cpu/u_logic/HCLK
    SLICE_X33Y141        FDPE                                         r  cpu/u_logic/Vcv2z4_reg/C
                         clock pessimism             -0.499    17.514    
                         clock uncertainty           -0.089    17.425    
    SLICE_X33Y141        FDPE (Recov_fdpe_C_PRE)     -0.359    17.066    cpu/u_logic/Vcv2z4_reg
  -------------------------------------------------------------------
                         required time                         17.066    
                         arrival time                          -7.240    
  -------------------------------------------------------------------
                         slack                                  9.826    

Slack (MET) :             9.826ns  (required time - arrival time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Y1v2z4_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.619ns  (logic 0.715ns (7.433%)  route 8.904ns (92.567%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.987ns = ( 18.013 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.378ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.316     2.798    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        1.620    -2.378    resetGen/clk_out1
    SLICE_X64Y100        FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDCE (Prop_fdce_C_Q)         0.419    -1.959 r  resetGen/resetFF_reg[4]/Q
                         net (fo=18, routed)          3.003     1.044    cpu/u_logic/HRESETn
    SLICE_X43Y119        LUT1 (Prop_lut1_I0_O)        0.296     1.340 f  cpu/u_logic/Ek03z4_i_3/O
                         net (fo=113, routed)         5.901     7.240    cpu/u_logic/Ek03z4_i_3_n_0
    SLICE_X33Y141        FDPE                                         f  cpu/u_logic/Y1v2z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.241    22.652    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.508 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        1.506    18.013    cpu/u_logic/HCLK
    SLICE_X33Y141        FDPE                                         r  cpu/u_logic/Y1v2z4_reg/C
                         clock pessimism             -0.499    17.514    
                         clock uncertainty           -0.089    17.425    
    SLICE_X33Y141        FDPE (Recov_fdpe_C_PRE)     -0.359    17.066    cpu/u_logic/Y1v2z4_reg
  -------------------------------------------------------------------
                         required time                         17.066    
                         arrival time                          -7.240    
  -------------------------------------------------------------------
                         slack                                  9.826    

Slack (MET) :             9.865ns  (required time - arrival time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Cc63z4_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.572ns  (logic 0.715ns (7.470%)  route 8.857ns (92.530%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 18.005 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.378ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.316     2.798    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        1.620    -2.378    resetGen/clk_out1
    SLICE_X64Y100        FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDCE (Prop_fdce_C_Q)         0.419    -1.959 r  resetGen/resetFF_reg[4]/Q
                         net (fo=18, routed)          3.225     1.266    cpu/u_logic/HRESETn
    SLICE_X43Y119        LUT1 (Prop_lut1_I0_O)        0.296     1.562 f  cpu/u_logic/Glj2z4_i_1/O
                         net (fo=120, routed)         5.632     7.193    cpu/u_logic/Glj2z4_i_1_n_0
    SLICE_X47Y140        FDPE                                         f  cpu/u_logic/Cc63z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.241    22.652    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.508 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        1.498    18.005    cpu/u_logic/HCLK
    SLICE_X47Y140        FDPE                                         r  cpu/u_logic/Cc63z4_reg/C
                         clock pessimism             -0.499    17.506    
                         clock uncertainty           -0.089    17.417    
    SLICE_X47Y140        FDPE (Recov_fdpe_C_PRE)     -0.359    17.058    cpu/u_logic/Cc63z4_reg
  -------------------------------------------------------------------
                         required time                         17.058    
                         arrival time                          -7.193    
  -------------------------------------------------------------------
                         slack                                  9.865    

Slack (MET) :             9.865ns  (required time - arrival time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Ll63z4_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.572ns  (logic 0.715ns (7.470%)  route 8.857ns (92.530%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 18.005 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.378ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.316     2.798    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        1.620    -2.378    resetGen/clk_out1
    SLICE_X64Y100        FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDCE (Prop_fdce_C_Q)         0.419    -1.959 r  resetGen/resetFF_reg[4]/Q
                         net (fo=18, routed)          3.225     1.266    cpu/u_logic/HRESETn
    SLICE_X43Y119        LUT1 (Prop_lut1_I0_O)        0.296     1.562 f  cpu/u_logic/Glj2z4_i_1/O
                         net (fo=120, routed)         5.632     7.193    cpu/u_logic/Glj2z4_i_1_n_0
    SLICE_X47Y140        FDPE                                         f  cpu/u_logic/Ll63z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.241    22.652    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.508 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        1.498    18.005    cpu/u_logic/HCLK
    SLICE_X47Y140        FDPE                                         r  cpu/u_logic/Ll63z4_reg/C
                         clock pessimism             -0.499    17.506    
                         clock uncertainty           -0.089    17.417    
    SLICE_X47Y140        FDPE (Recov_fdpe_C_PRE)     -0.359    17.058    cpu/u_logic/Ll63z4_reg
  -------------------------------------------------------------------
                         required time                         17.058    
                         arrival time                          -7.193    
  -------------------------------------------------------------------
                         slack                                  9.865    

Slack (MET) :             9.995ns  (required time - arrival time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/M4j2z4_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.449ns  (logic 0.715ns (7.567%)  route 8.734ns (92.433%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.988ns = ( 18.012 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.378ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.316     2.798    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        1.620    -2.378    resetGen/clk_out1
    SLICE_X64Y100        FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDCE (Prop_fdce_C_Q)         0.419    -1.959 r  resetGen/resetFF_reg[4]/Q
                         net (fo=18, routed)          3.003     1.044    cpu/u_logic/HRESETn
    SLICE_X43Y119        LUT1 (Prop_lut1_I0_O)        0.296     1.340 f  cpu/u_logic/Ek03z4_i_3/O
                         net (fo=113, routed)         5.731     7.071    cpu/u_logic/Ek03z4_i_3_n_0
    SLICE_X39Y144        FDPE                                         f  cpu/u_logic/M4j2z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.241    22.652    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.508 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        1.505    18.012    cpu/u_logic/HCLK
    SLICE_X39Y144        FDPE                                         r  cpu/u_logic/M4j2z4_reg/C
                         clock pessimism             -0.499    17.513    
                         clock uncertainty           -0.089    17.424    
    SLICE_X39Y144        FDPE (Recov_fdpe_C_PRE)     -0.359    17.065    cpu/u_logic/M4j2z4_reg
  -------------------------------------------------------------------
                         required time                         17.065    
                         arrival time                          -7.071    
  -------------------------------------------------------------------
                         slack                                  9.995    

Slack (MET) :             10.091ns  (required time - arrival time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Nqz2z4_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.353ns  (logic 0.715ns (7.644%)  route 8.638ns (92.356%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.988ns = ( 18.012 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.378ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.316     2.798    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        1.620    -2.378    resetGen/clk_out1
    SLICE_X64Y100        FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDCE (Prop_fdce_C_Q)         0.419    -1.959 r  resetGen/resetFF_reg[4]/Q
                         net (fo=18, routed)          3.003     1.044    cpu/u_logic/HRESETn
    SLICE_X43Y119        LUT1 (Prop_lut1_I0_O)        0.296     1.340 f  cpu/u_logic/Ek03z4_i_3/O
                         net (fo=113, routed)         5.635     6.975    cpu/u_logic/Ek03z4_i_3_n_0
    SLICE_X35Y141        FDPE                                         f  cpu/u_logic/Nqz2z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.241    22.652    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.508 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        1.505    18.012    cpu/u_logic/HCLK
    SLICE_X35Y141        FDPE                                         r  cpu/u_logic/Nqz2z4_reg/C
                         clock pessimism             -0.499    17.513    
                         clock uncertainty           -0.089    17.424    
    SLICE_X35Y141        FDPE (Recov_fdpe_C_PRE)     -0.359    17.065    cpu/u_logic/Nqz2z4_reg
  -------------------------------------------------------------------
                         required time                         17.065    
                         arrival time                          -6.975    
  -------------------------------------------------------------------
                         slack                                 10.091    

Slack (MET) :             10.228ns  (required time - arrival time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/K2k2z4_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.214ns  (logic 0.715ns (7.760%)  route 8.499ns (92.240%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.990ns = ( 18.010 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.378ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.316     2.798    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        1.620    -2.378    resetGen/clk_out1
    SLICE_X64Y100        FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDCE (Prop_fdce_C_Q)         0.419    -1.959 r  resetGen/resetFF_reg[4]/Q
                         net (fo=18, routed)          3.003     1.044    cpu/u_logic/HRESETn
    SLICE_X43Y119        LUT1 (Prop_lut1_I0_O)        0.296     1.340 f  cpu/u_logic/Ek03z4_i_3/O
                         net (fo=113, routed)         5.496     6.836    cpu/u_logic/Ek03z4_i_3_n_0
    SLICE_X41Y140        FDPE                                         f  cpu/u_logic/K2k2z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.241    22.652    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.508 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        1.503    18.010    cpu/u_logic/HCLK
    SLICE_X41Y140        FDPE                                         r  cpu/u_logic/K2k2z4_reg/C
                         clock pessimism             -0.499    17.511    
                         clock uncertainty           -0.089    17.422    
    SLICE_X41Y140        FDPE (Recov_fdpe_C_PRE)     -0.359    17.063    cpu/u_logic/K2k2z4_reg
  -------------------------------------------------------------------
                         required time                         17.063    
                         arrival time                          -6.836    
  -------------------------------------------------------------------
                         slack                                 10.228    

Slack (MET) :             10.228ns  (required time - arrival time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Vmj2z4_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.214ns  (logic 0.715ns (7.760%)  route 8.499ns (92.240%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.990ns = ( 18.010 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.378ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.316     2.798    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        1.620    -2.378    resetGen/clk_out1
    SLICE_X64Y100        FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDCE (Prop_fdce_C_Q)         0.419    -1.959 r  resetGen/resetFF_reg[4]/Q
                         net (fo=18, routed)          3.003     1.044    cpu/u_logic/HRESETn
    SLICE_X43Y119        LUT1 (Prop_lut1_I0_O)        0.296     1.340 f  cpu/u_logic/Ek03z4_i_3/O
                         net (fo=113, routed)         5.496     6.836    cpu/u_logic/Ek03z4_i_3_n_0
    SLICE_X41Y140        FDPE                                         f  cpu/u_logic/Vmj2z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           1.241    22.652    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.508 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        1.503    18.010    cpu/u_logic/HCLK
    SLICE_X41Y140        FDPE                                         r  cpu/u_logic/Vmj2z4_reg/C
                         clock pessimism             -0.499    17.511    
                         clock uncertainty           -0.089    17.422    
    SLICE_X41Y140        FDPE (Recov_fdpe_C_PRE)     -0.359    17.063    cpu/u_logic/Vmj2z4_reg
  -------------------------------------------------------------------
                         required time                         17.063    
                         arrival time                          -6.836    
  -------------------------------------------------------------------
                         slack                                 10.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.629ns  (arrival time - required time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Cax2z4_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.753ns  (logic 0.227ns (12.948%)  route 1.526ns (87.052%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.463     0.713    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        0.565    -0.528    resetGen/clk_out1
    SLICE_X64Y100        FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDCE (Prop_fdce_C_Q)         0.128    -0.400 r  resetGen/resetFF_reg[4]/Q
                         net (fo=18, routed)          1.303     0.903    cpu/u_logic/HRESETn
    SLICE_X43Y119        LUT1 (Prop_lut1_I0_O)        0.099     1.002 f  cpu/u_logic/Ypi3z4_i_2/O
                         net (fo=114, routed)         0.223     1.225    cpu/u_logic/Ypi3z4_i_2_n_0
    SLICE_X34Y119        FDPE                                         f  cpu/u_logic/Cax2z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.507     0.945    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        0.826    -0.303    cpu/u_logic/HCLK
    SLICE_X34Y119        FDPE                                         r  cpu/u_logic/Cax2z4_reg/C
                         clock pessimism              0.032    -0.271    
    SLICE_X34Y119        FDPE (Remov_fdpe_C_PRE)     -0.133    -0.404    cpu/u_logic/Cax2z4_reg
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  1.629    

Slack (MET) :             1.629ns  (arrival time - required time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/J7q2z4_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.753ns  (logic 0.227ns (12.948%)  route 1.526ns (87.052%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.463     0.713    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        0.565    -0.528    resetGen/clk_out1
    SLICE_X64Y100        FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDCE (Prop_fdce_C_Q)         0.128    -0.400 r  resetGen/resetFF_reg[4]/Q
                         net (fo=18, routed)          1.303     0.903    cpu/u_logic/HRESETn
    SLICE_X43Y119        LUT1 (Prop_lut1_I0_O)        0.099     1.002 f  cpu/u_logic/Ypi3z4_i_2/O
                         net (fo=114, routed)         0.223     1.225    cpu/u_logic/Ypi3z4_i_2_n_0
    SLICE_X34Y119        FDPE                                         f  cpu/u_logic/J7q2z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.507     0.945    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        0.826    -0.303    cpu/u_logic/HCLK
    SLICE_X34Y119        FDPE                                         r  cpu/u_logic/J7q2z4_reg/C
                         clock pessimism              0.032    -0.271    
    SLICE_X34Y119        FDPE (Remov_fdpe_C_PRE)     -0.133    -0.404    cpu/u_logic/J7q2z4_reg
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  1.629    

Slack (MET) :             1.629ns  (arrival time - required time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Szr2z4_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.753ns  (logic 0.227ns (12.948%)  route 1.526ns (87.052%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.463     0.713    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        0.565    -0.528    resetGen/clk_out1
    SLICE_X64Y100        FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDCE (Prop_fdce_C_Q)         0.128    -0.400 r  resetGen/resetFF_reg[4]/Q
                         net (fo=18, routed)          1.303     0.903    cpu/u_logic/HRESETn
    SLICE_X43Y119        LUT1 (Prop_lut1_I0_O)        0.099     1.002 f  cpu/u_logic/Ypi3z4_i_2/O
                         net (fo=114, routed)         0.223     1.225    cpu/u_logic/Ypi3z4_i_2_n_0
    SLICE_X34Y119        FDPE                                         f  cpu/u_logic/Szr2z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.507     0.945    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        0.826    -0.303    cpu/u_logic/HCLK
    SLICE_X34Y119        FDPE                                         r  cpu/u_logic/Szr2z4_reg/C
                         clock pessimism              0.032    -0.271    
    SLICE_X34Y119        FDPE (Remov_fdpe_C_PRE)     -0.133    -0.404    cpu/u_logic/Szr2z4_reg
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  1.629    

Slack (MET) :             1.629ns  (arrival time - required time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/V4d3z4_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.753ns  (logic 0.227ns (12.948%)  route 1.526ns (87.052%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.463     0.713    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        0.565    -0.528    resetGen/clk_out1
    SLICE_X64Y100        FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDCE (Prop_fdce_C_Q)         0.128    -0.400 r  resetGen/resetFF_reg[4]/Q
                         net (fo=18, routed)          1.303     0.903    cpu/u_logic/HRESETn
    SLICE_X43Y119        LUT1 (Prop_lut1_I0_O)        0.099     1.002 f  cpu/u_logic/Ypi3z4_i_2/O
                         net (fo=114, routed)         0.223     1.225    cpu/u_logic/Ypi3z4_i_2_n_0
    SLICE_X34Y119        FDPE                                         f  cpu/u_logic/V4d3z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.507     0.945    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        0.826    -0.303    cpu/u_logic/HCLK
    SLICE_X34Y119        FDPE                                         r  cpu/u_logic/V4d3z4_reg/C
                         clock pessimism              0.032    -0.271    
    SLICE_X34Y119        FDPE (Remov_fdpe_C_PRE)     -0.133    -0.404    cpu/u_logic/V4d3z4_reg
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  1.629    

Slack (MET) :             1.658ns  (arrival time - required time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Hxx2z4_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.841ns  (logic 0.226ns (12.279%)  route 1.615ns (87.721%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.463     0.713    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        0.565    -0.528    resetGen/clk_out1
    SLICE_X64Y100        FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDCE (Prop_fdce_C_Q)         0.128    -0.400 r  resetGen/resetFF_reg[4]/Q
                         net (fo=18, routed)          1.423     1.023    cpu/u_logic/HRESETn
    SLICE_X42Y119        LUT1 (Prop_lut1_I0_O)        0.098     1.121 f  cpu/u_logic/Cps2z4_i_3/O
                         net (fo=120, routed)         0.192     1.312    cpu/u_logic/Cps2z4_i_3_n_0
    SLICE_X42Y119        FDPE                                         f  cpu/u_logic/Hxx2z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.507     0.945    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        0.823    -0.306    cpu/u_logic/HCLK
    SLICE_X42Y119        FDPE                                         r  cpu/u_logic/Hxx2z4_reg/C
                         clock pessimism              0.032    -0.274    
    SLICE_X42Y119        FDPE (Remov_fdpe_C_PRE)     -0.071    -0.345    cpu/u_logic/Hxx2z4_reg
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  1.658    

Slack (MET) :             1.659ns  (arrival time - required time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Qxa3z4_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.753ns  (logic 0.227ns (12.948%)  route 1.526ns (87.052%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.463     0.713    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        0.565    -0.528    resetGen/clk_out1
    SLICE_X64Y100        FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDCE (Prop_fdce_C_Q)         0.128    -0.400 r  resetGen/resetFF_reg[4]/Q
                         net (fo=18, routed)          1.303     0.903    cpu/u_logic/HRESETn
    SLICE_X43Y119        LUT1 (Prop_lut1_I0_O)        0.099     1.002 f  cpu/u_logic/Ypi3z4_i_2/O
                         net (fo=114, routed)         0.223     1.225    cpu/u_logic/Ypi3z4_i_2_n_0
    SLICE_X51Y119        FDPE                                         f  cpu/u_logic/Qxa3z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.507     0.945    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        0.821    -0.309    cpu/u_logic/HCLK
    SLICE_X51Y119        FDPE                                         r  cpu/u_logic/Qxa3z4_reg/C
                         clock pessimism              0.032    -0.277    
    SLICE_X51Y119        FDPE (Remov_fdpe_C_PRE)     -0.157    -0.434    cpu/u_logic/Qxa3z4_reg
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  1.659    

Slack (MET) :             1.660ns  (arrival time - required time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Jw93z4_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.782ns  (logic 0.227ns (12.736%)  route 1.555ns (87.264%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.463     0.713    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        0.565    -0.528    resetGen/clk_out1
    SLICE_X64Y100        FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDCE (Prop_fdce_C_Q)         0.128    -0.400 r  resetGen/resetFF_reg[4]/Q
                         net (fo=18, routed)          1.303     0.903    cpu/u_logic/HRESETn
    SLICE_X43Y119        LUT1 (Prop_lut1_I0_O)        0.099     1.002 f  cpu/u_logic/Ypi3z4_i_2/O
                         net (fo=114, routed)         0.252     1.254    cpu/u_logic/Ypi3z4_i_2_n_0
    SLICE_X38Y119        FDPE                                         f  cpu/u_logic/Jw93z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.507     0.945    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        0.826    -0.304    cpu/u_logic/HCLK
    SLICE_X38Y119        FDPE                                         r  cpu/u_logic/Jw93z4_reg/C
                         clock pessimism              0.032    -0.272    
    SLICE_X38Y119        FDPE (Remov_fdpe_C_PRE)     -0.133    -0.405    cpu/u_logic/Jw93z4_reg
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  1.660    

Slack (MET) :             1.666ns  (arrival time - required time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/G6d3z4_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.826ns  (logic 0.226ns (12.376%)  route 1.600ns (87.624%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.463     0.713    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        0.565    -0.528    resetGen/clk_out1
    SLICE_X64Y100        FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDCE (Prop_fdce_C_Q)         0.128    -0.400 r  resetGen/resetFF_reg[4]/Q
                         net (fo=18, routed)          1.391     0.991    cpu/u_logic/HRESETn
    SLICE_X43Y119        LUT1 (Prop_lut1_I0_O)        0.098     1.089 f  cpu/u_logic/Y1n2z4_i_1/O
                         net (fo=120, routed)         0.209     1.298    cpu/u_logic/Y1n2z4_i_1_n_0
    SLICE_X40Y120        FDPE                                         f  cpu/u_logic/G6d3z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.507     0.945    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        0.825    -0.305    cpu/u_logic/HCLK
    SLICE_X40Y120        FDPE                                         r  cpu/u_logic/G6d3z4_reg/C
                         clock pessimism              0.032    -0.273    
    SLICE_X40Y120        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.368    cpu/u_logic/G6d3z4_reg
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  1.666    

Slack (MET) :             1.670ns  (arrival time - required time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Ipn2z4_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.831ns  (logic 0.226ns (12.343%)  route 1.605ns (87.657%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.463     0.713    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        0.565    -0.528    resetGen/clk_out1
    SLICE_X64Y100        FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDCE (Prop_fdce_C_Q)         0.128    -0.400 r  resetGen/resetFF_reg[4]/Q
                         net (fo=18, routed)          1.391     0.991    cpu/u_logic/HRESETn
    SLICE_X43Y119        LUT1 (Prop_lut1_I0_O)        0.098     1.089 f  cpu/u_logic/Y1n2z4_i_1/O
                         net (fo=120, routed)         0.214     1.303    cpu/u_logic/Y1n2z4_i_1_n_0
    SLICE_X47Y119        FDCE                                         f  cpu/u_logic/Ipn2z4_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.507     0.945    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        0.822    -0.307    cpu/u_logic/HCLK
    SLICE_X47Y119        FDCE                                         r  cpu/u_logic/Ipn2z4_reg/C
                         clock pessimism              0.032    -0.275    
    SLICE_X47Y119        FDCE (Remov_fdce_C_CLR)     -0.092    -0.367    cpu/u_logic/Ipn2z4_reg
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  1.670    

Slack (MET) :             1.690ns  (arrival time - required time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Vve3z4_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.790ns  (logic 0.227ns (12.681%)  route 1.563ns (87.319%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.463     0.713    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        0.565    -0.528    resetGen/clk_out1
    SLICE_X64Y100        FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDCE (Prop_fdce_C_Q)         0.128    -0.400 r  resetGen/resetFF_reg[4]/Q
                         net (fo=18, routed)          1.303     0.903    cpu/u_logic/HRESETn
    SLICE_X43Y119        LUT1 (Prop_lut1_I0_O)        0.099     1.002 f  cpu/u_logic/Ypi3z4_i_2/O
                         net (fo=114, routed)         0.260     1.262    cpu/u_logic/Ypi3z4_i_2_n_0
    SLICE_X49Y118        FDCE                                         f  cpu/u_logic/Vve3z4_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=2, routed)           0.507     0.945    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  clockGen/clkout1_buf/O
                         net (fo=1609, routed)        0.823    -0.306    cpu/u_logic/HCLK
    SLICE_X49Y118        FDCE                                         r  cpu/u_logic/Vve3z4_reg/C
                         clock pessimism              0.032    -0.274    
    SLICE_X49Y118        FDCE (Remov_fdce_C_CLR)     -0.154    -0.428    cpu/u_logic/Vve3z4_reg
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  1.690    





