/******************************************************************************
 *
 * Copyright(c) 2007 - 2020  Realtek Corporation.
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms of version 2 of the GNU General Public License as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 *
 * The full GNU General Public License is included in this distribution in the
 * file called LICENSE.
 *
 * Contact Information:
 * wlanfae <wlanfae@realtek.com>
 * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park,
 * Hsinchu 300, Taiwan.
 *
 * Larry Finger <Larry.Finger@lwfinger.net>
 *
 *****************************************************************************/

#ifndef _HALBB_CR_INFO_8852C_H_
#define _HALBB_CR_INFO_8852C_H_

#define DIS_UPD_5MHZ_SYNC_EN_A2		0x0000
#define DIS_UPD_5MHZ_SYNC_EN_A2_M		0x1
#define UPD_5MHZ_CNT_EN_A2		0x0000
#define UPD_5MHZ_CNT_EN_A2_M		0x2
#define CLK_640M_EN_A2		0x0000
#define CLK_640M_EN_A2_M		0x4
#define RFC_CK_PHASE_SEL_A2		0x0000
#define RFC_CK_PHASE_SEL_A2_M		0x8
#define RFC_CKEN_A2		0x0000
#define RFC_CKEN_A2_M		0x10
#define CLK_MLD_PHASE_A2		0x0000
#define CLK_MLD_PHASE_A2_M		0x60
#define DFS_PATH1_EN_A2		0x0000
#define DFS_PATH1_EN_A2_M		0x80
#define UPD_5MHZ_PHASE_SEL_P0_A2		0x0000
#define UPD_5MHZ_PHASE_SEL_P0_A2_M		0x7F00
#define UPD_5MHZ_PHASE_SEL_P0_EN_A2		0x0000
#define UPD_5MHZ_PHASE_SEL_P0_EN_A2_M		0x8000
#define UPD_5MHZ_PHASE_SEL_P1_A2		0x0000
#define UPD_5MHZ_PHASE_SEL_P1_A2_M		0x7F0000
#define UPD_5MHZ_PHASE_SEL_P1_EN_A2		0x0000
#define UPD_5MHZ_PHASE_SEL_P1_EN_A2_M		0x800000
#define CLK_640M_P0_EN_A2		0x0000
#define CLK_640M_P0_EN_A2_M		0x1000000
#define CLK_640M_P1_EN_A2		0x0000
#define CLK_640M_P1_EN_A2_M		0x2000000
#define UPD_TOP_CNT_P0_EN_A2		0x0000
#define UPD_TOP_CNT_P0_EN_A2_M		0x4000000
#define UPD_TOP_CNT_P1_EN_A2		0x0000
#define UPD_TOP_CNT_P1_EN_A2_M		0x8000000
#define P0_SMALL_BW_EN_A2		0x0000
#define P0_SMALL_BW_EN_A2_M		0x10000000
#define P1_SMALL_BW_EN_A2		0x0000
#define P1_SMALL_BW_EN_A2_M		0x20000000
#define EN_UPD_5MHZ_INV_A2		0x0000
#define EN_UPD_5MHZ_INV_A2_M		0x40000000
#define DFS_EN_A2		0x0000
#define DFS_EN_A2_M		0x80000000
#define DFS_EN_A2_P1	0x0000
#define DFS_EN_A2_P1_M	0x00000080
#define DFS_L2H_TH		0x47C0
#define DFS_L2H_TH_M	0xFF
#define TW_DFS_EN_A2	0x4D30
#define TW_DFS_EN_A2_M	0x00000001
#define UPD_TD_PHASE_SEL_P0_A2		0x0004
#define UPD_TD_PHASE_SEL_P0_A2_M		0x1F
#define UPD_TD_PHASE_SEL_P0_EN_A2		0x0004
#define UPD_TD_PHASE_SEL_P0_EN_A2_M		0x80
#define UPD_TD_PHASE_SEL_P1_A2		0x0004
#define UPD_TD_PHASE_SEL_P1_A2_M		0x1F00
#define UPD_TD_PHASE_SEL_P1_EN_A2		0x0004
#define UPD_TD_PHASE_SEL_P1_EN_A2_M		0x8000
#define UPD_IN_PHASE_SEL_P0_A2		0x0004
#define UPD_IN_PHASE_SEL_P0_A2_M		0x1F0000
#define UPD_IN_PHASE_SEL_P0_EN_A2		0x0004
#define UPD_IN_PHASE_SEL_P0_EN_A2_M		0x800000
#define UPD_IN_PHASE_SEL_P1_A2		0x0004
#define UPD_IN_PHASE_SEL_P1_A2_M		0x1F000000
#define UPD_IN_PHASE_SEL_P1_EN_A2		0x0004
#define UPD_IN_PHASE_SEL_P1_EN_A2_M		0x80000000
#define UPD_OUT_PHASE_SEL_P0_A2		0x0008
#define UPD_OUT_PHASE_SEL_P0_A2_M		0x1F
#define UPD_OUT_PHASE_SEL_P0_EN_A2		0x0008
#define UPD_OUT_PHASE_SEL_P0_EN_A2_M		0x80
#define UPD_OUT_PHASE_SEL_P1_A2		0x0008
#define UPD_OUT_PHASE_SEL_P1_A2_M		0x1F00
#define UPD_OUT_PHASE_SEL_P1_EN_A2		0x0008
#define UPD_OUT_PHASE_SEL_P1_EN_A2_M		0x8000
#define UPD_MCU_PHASE_SEL_P0_A2		0x0008
#define UPD_MCU_PHASE_SEL_P0_A2_M		0x1F0000
#define UPD_MCU_PHASE_SEL_P0_EN_A2		0x0008
#define UPD_MCU_PHASE_SEL_P0_EN_A2_M		0x800000
#define UPD_MCU_PHASE_SEL_P1_A2		0x0008
#define UPD_MCU_PHASE_SEL_P1_A2_M		0x1F000000
#define UPD_MCU_PHASE_SEL_P1_EN_A2		0x0008
#define UPD_MCU_PHASE_SEL_P1_EN_A2_M		0x80000000
#define RSTB_WATCH_DOG_P0_EN_A2		0x000C
#define RSTB_WATCH_DOG_P0_EN_A2_M		0x1
#define RSTB_WATCH_DOG_P1_EN_A2		0x000C
#define RSTB_WATCH_DOG_P1_EN_A2_M		0x2
#define MAC_RST_P0_EN_A2		0x000C
#define MAC_RST_P0_EN_A2_M		0x4
#define MAC_RST_P1_EN_A2		0x000C
#define MAC_RST_P1_EN_A2_M		0x8
#define WMAC_RST_P0_EN_A2		0x000C
#define WMAC_RST_P0_EN_A2_M		0x10
#define WMAC_RST_P1_EN_A2		0x000C
#define WMAC_RST_P1_EN_A2_M		0x20
#define EN_HW_RST_TRIG_AFTER_MASK_P0_A2		0x000C
#define EN_HW_RST_TRIG_AFTER_MASK_P0_A2_M		0x40
#define EN_HW_RST_TRIG_AFTER_MASK_P1_A2		0x000C
#define EN_HW_RST_TRIG_AFTER_MASK_P1_A2_M		0x80
#define OPT_WATCH_DOG_RSTB_MASK_P0_A2		0x000C
#define OPT_WATCH_DOG_RSTB_MASK_P0_A2_M		0xFF0000
#define OPT_WATCH_DOG_RSTB_MASK_P1_A2		0x000C
#define OPT_WATCH_DOG_RSTB_MASK_P1_A2_M		0xFF000000
#define P0_PATH_EN_A2		0x0010
#define P0_PATH_EN_A2_M		0xF
#define P1_PATH_EN_A2		0x0010
#define P1_PATH_EN_A2_M		0xF0
#define DBG_CKEN_A2		0x0010
#define DBG_CKEN_A2_M		0x100
#define RX_CKEN_CCK_P0_A2		0x0010
#define RX_CKEN_CCK_P0_A2_M		0x200
#define RX_CKEN_CCK_P1_A2		0x0010
#define RX_CKEN_CCK_P1_A2_M		0x400
#define TX_CKEN_CCK_P0_A2		0x0010
#define TX_CKEN_CCK_P0_A2_M		0x800
#define TX_CKEN_CCK_P1_A2		0x0010
#define TX_CKEN_CCK_P1_A2_M		0x1000
#define RX_TD_CKEN_OFDM_P0_A2		0x0010
#define RX_TD_CKEN_OFDM_P0_A2_M		0x2000
#define RX_TD_CKEN_OFDM_P1_A2		0x0010
#define RX_TD_CKEN_OFDM_P1_A2_M		0x4000
#define TX_TD_CKEN_OFDM_P0_A2		0x0010
#define TX_TD_CKEN_OFDM_P0_A2_M		0x8000
#define TX_TD_CKEN_OFDM_P1_A2		0x0010
#define TX_TD_CKEN_OFDM_P1_A2_M		0x10000
#define FORCE_GNT_WL_ON_A2		0x0010
#define FORCE_GNT_WL_ON_A2_M		0x20000
#define FORCE_GNT_WL_VAL_A2		0x0010
#define FORCE_GNT_WL_VAL_A2_M		0x40000
#define TXINFO_CH20_WITH_DATA_ANTI_REV_EN_P0_A2		0x0010
#define TXINFO_CH20_WITH_DATA_ANTI_REV_EN_P0_A2_M		0x80000
#define TXINFO_CH20_WITH_DATA_ANTI_REV_EN_P1_A2		0x0010
#define TXINFO_CH20_WITH_DATA_ANTI_REV_EN_P1_A2_M		0x100000
#define RSV_A2		0x0010
#define RSV_A2_M		0xFFE00000
#define LA_CKEN_A2		0x0014
#define LA_CKEN_A2_M		0x1
#define PSD_CKEN_A2		0x0014
#define PSD_CKEN_A2_M		0x2
#define CCX_CKEN_A2		0x0014
#define CCX_CKEN_A2_M		0x4
#define IFS_CKEN_A2		0x0014
#define IFS_CKEN_A2_M		0x8
#define DFS_CKEN_A2		0x0014
#define DFS_CKEN_A2_M		0x10
#define FTM_CKEN_P0_A2		0x0014
#define FTM_CKEN_P0_A2_M		0x20
#define FTM_CKEN_P1_A2		0x0014
#define FTM_CKEN_P1_A2_M		0x40
#define TX_IN_CKEN_P0_A2		0x0014
#define TX_IN_CKEN_P0_A2_M		0x80
#define TX_IN_CKEN_P1_A2		0x0014
#define TX_IN_CKEN_P1_A2_M		0x100
#define BF_CKEN_P0_A2		0x0014
#define BF_CKEN_P0_A2_M		0x200
#define BF_CKEN_P1_A2		0x0014
#define BF_CKEN_P1_A2_M		0x400
#define SW_SI_CKEN_A2		0x0014
#define SW_SI_CKEN_A2_M		0x800
#define SW_SI_CK_PHASE_SEL_A2		0x0014
#define SW_SI_CK_PHASE_SEL_A2_M		0x1000
#define FTM_CKEN_A2		0x0014
#define FTM_CKEN_A2_M		0x2000
#define SNDCCA_S80_TIE1_A2		0x0014
#define SNDCCA_S80_TIE1_A2_M		0x80000000
#define RX_IN_HBUF_CKEN_P0_A2		0x0018
#define RX_IN_HBUF_CKEN_P0_A2_M		0x1
#define RX_IN_HBUF_CKEN_P1_A2		0x0018
#define RX_IN_HBUF_CKEN_P1_A2_M		0x2
#define RSTB_BF_P0_A2		0x001C
#define RSTB_BF_P0_A2_M		0x1
#define RSTB_BF_P1_A2		0x001C
#define RSTB_BF_P1_A2_M		0x2
#define PAGE00_1C_DUMMY_A2		0x001C
#define PAGE00_1C_DUMMY_A2_M		0xFFFFFFFC
#define RSTN_ADC_FIFO_PATH0_A2		0x0020
#define RSTN_ADC_FIFO_PATH0_A2_M		0xFFFF
#define PAGE00_20_RSV_A2		0x0020
#define PAGE00_20_RSV_A2_M		0xFFFF0000
#define RSTN_ADC_FIFO_PATH1_A2		0x0024
#define RSTN_ADC_FIFO_PATH1_A2_M		0xFFFF
#define PAGE00_24_RSV_A2		0x0024
#define PAGE00_24_RSV_A2_M		0xFFFF0000
#define RSTN_ADC_FIFO_PATH2_A2		0x0028
#define RSTN_ADC_FIFO_PATH2_A2_M		0xFFFF
#define PAGE00_28_RSV_A2		0x0028
#define PAGE00_28_RSV_A2_M		0xFFFF0000
#define RSTN_ADC_FIFO_PATH3_A2		0x002C
#define RSTN_ADC_FIFO_PATH3_A2_M		0xFFFF
#define PAGE00_2C_RSV_A2		0x002C
#define PAGE00_2C_RSV_A2_M		0xFFFF0000
#define P0_WATCH_DOG_EN_A2		0x0030
#define P0_WATCH_DOG_EN_A2_M		0x1
#define P1_WATCH_DOG_EN_A2		0x0030
#define P1_WATCH_DOG_EN_A2_M		0x2
#define P0_WATCH_DOG_INTF_EN_A2		0x0030
#define P0_WATCH_DOG_INTF_EN_A2_M		0x4
#define P1_WATCH_DOG_INTF_EN_A2		0x0030
#define P1_WATCH_DOG_INTF_EN_A2_M		0x8
#define P0_WATCH_DOG_RXD_CHK_EN_A2		0x0030
#define P0_WATCH_DOG_RXD_CHK_EN_A2_M		0x10
#define P1_WATCH_DOG_RXD_CHK_EN_A2		0x0030
#define P1_WATCH_DOG_RXD_CHK_EN_A2_M		0x20
#define P0_WATCH_DOG_TD_EN_A2		0x0030
#define P0_WATCH_DOG_TD_EN_A2_M		0x10000
#define P1_WATCH_DOG_TD_EN_A2		0x0030
#define P1_WATCH_DOG_TD_EN_A2_M		0x20000
#define P0_WATCH_DOG_IN_EN_A2		0x0034
#define P0_WATCH_DOG_IN_EN_A2_M		0x1
#define P1_WATCH_DOG_IN_EN_A2		0x0034
#define P1_WATCH_DOG_IN_EN_A2_M		0x2
#define P0_WATCH_DOG_OUT_EN_A2		0x0034
#define P0_WATCH_DOG_OUT_EN_A2_M		0x10000
#define P1_WATCH_DOG_OUT_EN_A2		0x0034
#define P1_WATCH_DOG_OUT_EN_A2_M		0x20000
#define IOWE_GATING_EN_A2		0x0038
#define IOWE_GATING_EN_A2_M		0x1
#define IOAD_ALLOWED0_A2		0x0038
#define IOAD_ALLOWED0_A2_M		0xFFFC
#define IOAD_ALLOWED1_A2		0x0038
#define IOAD_ALLOWED1_A2_M		0xFFFC0000
#define IOWE_GATING_RF_EN_A2		0x003C
#define IOWE_GATING_RF_EN_A2_M		0x1
#define IOAD_ALLOWED_RF0_A2		0x003C
#define IOAD_ALLOWED_RF0_A2_M		0xFFFC
#define IOAD_ALLOWED_RF1_A2		0x003C
#define IOAD_ALLOWED_RF1_A2_M		0xFFFC0000
#define IOWE_GATING_AFE_EN_A2		0x0040
#define IOWE_GATING_AFE_EN_A2_M		0x1
#define IOAD_ALLOWED_AFE0_A2		0x0040
#define IOAD_ALLOWED_AFE0_A2_M		0xFFFC
#define IOAD_ALLOWED_AFE1_A2		0x0040
#define IOAD_ALLOWED_AFE1_A2_M		0xFFFC0000
#define VERSION0_A2		0x00F0
#define VERSION0_A2_M		0xFFFFFFFF
#define VERSION1_A2		0x00F4
#define VERSION1_A2_M		0xFFFFFFFF
#define VERSION2_A2		0x00F8
#define VERSION2_A2_M		0xFFFFFFFF
#define VERSION3_A2		0x00FC
#define VERSION3_A2_M		0xFFFFFFFF
#define TOP1_ALL_A2		0x0100
#define TOP1_ALL_A2_M		0xFFFFFFFF
#define BIST_MOD_2_31_0__A2		0x0110
#define BIST_MOD_2_31_0__A2_M		0xFFFFFFFF
#define BIST_MOD_2_63_32__A2		0x0114
#define BIST_MOD_2_63_32__A2_M		0xFFFFFFFF
#define BIST_MOD_2_95_64__A2		0x0118
#define BIST_MOD_2_95_64__A2_M		0xFFFFFFFF
#define BIST_MOD_2_127_96__A2		0x011C
#define BIST_MOD_2_127_96__A2_M		0xFFFFFFFF
#define DRF_BIST_MOD_2_31_0__A2		0x0120
#define DRF_BIST_MOD_2_31_0__A2_M		0xFFFFFFFF
#define DRF_BIST_MOD_2_63_32__A2		0x0124
#define DRF_BIST_MOD_2_63_32__A2_M		0xFFFFFFFF
#define DRF_BIST_MOD_2_95_64__A2		0x0128
#define DRF_BIST_MOD_2_95_64__A2_M		0xFFFFFFFF
#define DRF_BIST_MOD_2_127_96__A2		0x012C
#define DRF_BIST_MOD_2_127_96__A2_M		0xFFFFFFFF
#define BIST_DVSE_2_31_0__A2		0x0130
#define BIST_DVSE_2_31_0__A2_M		0xFFFFFFFF
#define BIST_DVSE_2_63_32__A2		0x0134
#define BIST_DVSE_2_63_32__A2_M		0xFFFFFFFF
#define BIST_DVSE_2_95_64__A2		0x0138
#define BIST_DVSE_2_95_64__A2_M		0xFFFFFFFF
#define BIST_DVSE_2_127_96__A2		0x013C
#define BIST_DVSE_2_127_96__A2_M		0xFFFFFFFF
#define P0_BAND_CR_LATCH_DIS_A2		0x0140
#define P0_BAND_CR_LATCH_DIS_A2_M		0x1
#define P1_BAND_CR_LATCH_DIS_A2		0x0140
#define P1_BAND_CR_LATCH_DIS_A2_M		0x10
#define TEST1_2_31_0__A2		0x0150
#define TEST1_2_31_0__A2_M		0xFFFFFFFF
#define TEST1_2_63_32__A2		0x0154
#define TEST1_2_63_32__A2_M		0xFFFFFFFF
#define TEST1_2_95_64__A2		0x0158
#define TEST1_2_95_64__A2_M		0xFFFFFFFF
#define TEST1_2_127_96__A2		0x015C
#define TEST1_2_127_96__A2_M		0xFFFFFFFF
#define INTF_R_MAC_SEL_DMA_A2		0x0200
#define INTF_R_MAC_SEL_DMA_A2_M		0x3
#define INTF_R_PMAC_CH_INFO_ON_A2		0x0200
#define INTF_R_PMAC_CH_INFO_ON_A2_M		0x10
#define INTF_R_PMAC_CH_INFO_A2		0x0200
#define INTF_R_PMAC_CH_INFO_A2_M		0x100
#define INTF_R_INTF_RPT_SEL_P1_A2		0x0200
#define INTF_R_INTF_RPT_SEL_P1_A2_M		0x1000
#define INTF_R_CH_INFO_EN_P0_A2		0x025C
#define INTF_R_CH_INFO_EN_P0_A2_M		0x1
#define INTF_R_CH_INFO_EN_P1_A2		0x025C
#define INTF_R_CH_INFO_EN_P1_A2_M		0x2
#define INTF_R_CH_INFO_DATA_SRC_A2		0x025C
#define INTF_R_CH_INFO_DATA_SRC_A2_M		0x4
#define INTF_R_COMPRESSION_A2		0x025C
#define INTF_R_COMPRESSION_A2_M		0x8
#define INTF_R_GRP_NUM_NON_HE_A2		0x025C
#define INTF_R_GRP_NUM_NON_HE_A2_M		0x30
#define INTF_R_GRP_NUM_HE_A2		0x025C
#define INTF_R_GRP_NUM_HE_A2_M		0xC0
#define INTF_R_BLOCK_START_IDX_A2		0x025C
#define INTF_R_BLOCK_START_IDX_A2_M		0xF00
#define INTF_R_BLOCK_END_IDX_A2		0x025C
#define INTF_R_BLOCK_END_IDX_A2_M		0xF000
#define INTF_R_TEST_CH_INFO_EN_A2		0x025C
#define INTF_R_TEST_CH_INFO_EN_A2_M		0x10000
#define INTF_R_TEST_SEG_LEN_A2		0x025C
#define INTF_R_TEST_SEG_LEN_A2_M		0x60000
#define INTF_R_TEST_SEG_NUM_A2		0x025C
#define INTF_R_TEST_SEG_NUM_A2_M		0x3F80000
#define INTF_R_TEST_VLD_BIT_A2		0x025C
#define INTF_R_TEST_VLD_BIT_A2_M		0x4000000
#define INTF_R_TEST_DFS_EN_A2		0x025C
#define INTF_R_TEST_DFS_EN_A2_M		0x8000000
#define INTF_R_TEST_DFS_PERIOD_A2		0x025C
#define INTF_R_TEST_DFS_PERIOD_A2_M		0xF0000000
#define INTF_R_ELE_BITMAP_A2		0x0260
#define INTF_R_ELE_BITMAP_A2_M		0xFFFFFFFF
#define INTF_R_TEST_DFS_START_DATA_31_0__A2		0x0264
#define INTF_R_TEST_DFS_START_DATA_31_0__A2_M		0xFFFFFFFF
#define INTF_R_TEST_DFS_START_DATA_63_32__A2		0x0268
#define INTF_R_TEST_DFS_START_DATA_63_32__A2_M		0xFFFFFFFF
#define INTF_R_TEST_CH_INFO_START_DATA_31_0__A2		0x026C
#define INTF_R_TEST_CH_INFO_START_DATA_31_0__A2_M		0xFFFFFFFF
#define INTF_R_TEST_CH_INFO_START_DATA_63_32__A2		0x0270
#define INTF_R_TEST_CH_INFO_START_DATA_63_32__A2_M		0xFFFFFFFF
#define INTF_R_CH20_WITH_DATA_BIT_FORCE_VAL_A2		0x0274
#define INTF_R_CH20_WITH_DATA_BIT_FORCE_VAL_A2_M		0xFF
#define INTF_R_CH20_WITH_DATA_BIT_FORCE_A2		0x0274
#define INTF_R_CH20_WITH_DATA_BIT_FORCE_A2_M		0x100
#define INTF_R_CH20_WITH_DATA_BIT_INV_A2		0x0274
#define INTF_R_CH20_WITH_DATA_BIT_INV_A2_M		0x200
#define INTF_R_CH20_WITH_DATA_BIT_REV_A2		0x0274
#define INTF_R_CH20_WITH_DATA_BIT_REV_A2_M		0x400
#define ANAPAR_PW_0_A2		0x0300
#define ANAPAR_PW_0_A2_M		0xFF
#define ANAPAR_PW_1_A2		0x0300
#define ANAPAR_PW_1_A2_M		0xFF00
#define ANAPAR_PW_2_A2		0x0300
#define ANAPAR_PW_2_A2_M		0xFF0000
#define ANAPAR_PW_3_A2		0x0300
#define ANAPAR_PW_3_A2_M		0xFF000000
#define ANAPAR_PW_4_A2		0x0304
#define ANAPAR_PW_4_A2_M		0xFF
#define ANAPAR_PW_5_A2		0x0304
#define ANAPAR_PW_5_A2_M		0xFF00
#define ANAPAR_PW_6_A2		0x0304
#define ANAPAR_PW_6_A2_M		0xFF0000
#define ANAPAR_PW_7_A2		0x0304
#define ANAPAR_PW_7_A2_M		0xFF000000
#define ANAPAR_PW_8_A2		0x0308
#define ANAPAR_PW_8_A2_M		0xFF
#define ANAPAR_PW_9_A2		0x0308
#define ANAPAR_PW_9_A2_M		0xFF00
#define ANAPAR_PW_10_A2		0x0308
#define ANAPAR_PW_10_A2_M		0xFF0000
#define ANAPAR_PW_11_A2		0x0308
#define ANAPAR_PW_11_A2_M		0xFF000000
#define ANAPAR_PW_12_A2		0x030C
#define ANAPAR_PW_12_A2_M		0xFF
#define ANAPAR_PW_13_A2		0x030C
#define ANAPAR_PW_13_A2_M		0xFF00
#define ANAPAR_PW_14_A2		0x030C
#define ANAPAR_PW_14_A2_M		0xFF0000
#define ANAPAR_PW_15_A2		0x030C
#define ANAPAR_PW_15_A2_M		0xFF000000
#define ANAPAR_0_A2		0x0310
#define ANAPAR_0_A2_M		0xFFFF
#define ANAPAR_1_A2		0x0310
#define ANAPAR_1_A2_M		0xFFFF0000
#define ANAPAR_2_A2		0x0314
#define ANAPAR_2_A2_M		0xFFFF
#define ANAPAR_3_A2		0x0314
#define ANAPAR_3_A2_M		0xFFFF0000
#define ANAPAR_4_A2		0x0318
#define ANAPAR_4_A2_M		0xFFFF
#define ANAPAR_5_A2		0x0318
#define ANAPAR_5_A2_M		0xFFFF0000
#define ANAPAR_6_A2		0x031C
#define ANAPAR_6_A2_M		0xFFFF
#define ANAPAR_7_A2		0x031C
#define ANAPAR_7_A2_M		0xFFFF0000
#define ANAPAR_8_A2		0x0320
#define ANAPAR_8_A2_M		0xFFFF
#define ANAPAR_9_A2		0x0320
#define ANAPAR_9_A2_M		0xFFFF0000
#define ANAPAR_10_A2		0x0324
#define ANAPAR_10_A2_M		0xFFFF
#define ANAPAR_11_A2		0x0324
#define ANAPAR_11_A2_M		0xFFFF0000
#define ANAPAR_12_A2		0x0328
#define ANAPAR_12_A2_M		0xFFFF
#define ANAPAR_13_A2		0x0328
#define ANAPAR_13_A2_M		0xFFFF0000
#define ANAPAR_14_A2		0x032C
#define ANAPAR_14_A2_M		0xFFFF
#define ANAPAR_15_A2		0x032C
#define ANAPAR_15_A2_M		0xFFFF0000
#define RFE_E_A2		0x0334
#define RFE_E_A2_M		0xFFFFFFFF
#define RFE_O_SEL_DBG_A2		0x0338
#define RFE_O_SEL_DBG_A2_M		0xFFFFFFFF
#define RFE_SEL_PATH_31_0__A2		0x033C
#define RFE_SEL_PATH_31_0__A2_M		0xFFFFFFFF
#define RFE_SEL_PATH_63_32__A2		0x0340
#define RFE_SEL_PATH_63_32__A2_M		0xFFFFFFFF
#define RFE_SEL_DBG_MAC1_A2		0x0344
#define RFE_SEL_DBG_MAC1_A2_M		0xFFFFFFFF
#define DLYSEL0_PINMUX_I_A2		0x034C
#define DLYSEL0_PINMUX_I_A2_M		0xFFFF
#define DLYSEL1_PINMUX_I_A2		0x034C
#define DLYSEL1_PINMUX_I_A2_M		0xFFFF0000
#define DLYSEL0_PINMUX_O_A2		0x0350
#define DLYSEL0_PINMUX_O_A2_M		0xFFFF
#define DLYSEL1_PINMUX_O_A2		0x0350
#define DLYSEL1_PINMUX_O_A2_M		0xFFFF0000
#define DBG_GPIO_SEL_P0_A2		0x0354
#define DBG_GPIO_SEL_P0_A2_M		0xF
#define DBG_GPIO_SEL_P1_A2		0x0354
#define DBG_GPIO_SEL_P1_A2_M		0xF0
#define DBG_GPIO_MAC_SEL_A2		0x0354
#define DBG_GPIO_MAC_SEL_A2_M		0xFF00
#define TEST_PIN_OE_A2		0x0354
#define TEST_PIN_OE_A2_M		0xFFFF0000
#define PINMUX_SEL_A2		0x0358
#define PINMUX_SEL_A2_M		0x1F
#define AFE_DEB_INFILTER_MSB_LSB_A2		0x0358
#define AFE_DEB_INFILTER_MSB_LSB_A2_M		0x20
#define AFE_DEB_PREFILTER_MSB_LSB_A2		0x0358
#define AFE_DEB_PREFILTER_MSB_LSB_A2_M		0x40
#define AFE_PINMUX_WB_IQ_SEL_A2		0x0358
#define AFE_PINMUX_WB_IQ_SEL_A2_M		0x80
#define MBIST_PINMUX_SEL_A2		0x0358
#define MBIST_PINMUX_SEL_A2_M		0x1F00
#define AFE_UPD80_PHASE_A2		0x0358
#define AFE_UPD80_PHASE_A2_M		0x2000
#define AFE_DBG_SRAM_FREQ_A2		0x0358
#define AFE_DBG_SRAM_FREQ_A2_M		0xC000
#define GPIO_BIT_SEL_A2		0x0358
#define GPIO_BIT_SEL_A2_M		0x10000
#define LO_SEL_80P80_A2		0x035C
#define LO_SEL_80P80_A2_M		0x3
#define LO_SEL_2X2_A2		0x035C
#define LO_SEL_2X2_A2_M		0xC
#define LO_SEL_1X1_A2		0x035C
#define LO_SEL_1X1_A2_M		0x30
#define LO_SEL_DBCC_A2		0x035C
#define LO_SEL_DBCC_A2_M		0xC0
#define LO_SEL_HWEN_A2		0x035C
#define LO_SEL_HWEN_A2_M		0x100
#define LO_SEL_SW_A2		0x035C
#define LO_SEL_SW_A2_M		0xC00
#define LO_SEL_CH20_INV_A2		0x035C
#define LO_SEL_CH20_INV_A2_M		0x1000
#define DIS_CCK_CCA_TO_RFC_A2		0x035C
#define DIS_CCK_CCA_TO_RFC_A2_M		0x10000
#define DIS_OFDM_CCA_TO_RFC_A2		0x035C
#define DIS_OFDM_CCA_TO_RFC_A2_M		0x20000
#define RSTB_AFC_3WIRE_A2		0x0360
#define RSTB_AFC_3WIRE_A2_M		0x1
#define AFC_SI_WADDR_A2		0x0360
#define AFC_SI_WADDR_A2_M		0x3FF0
#define RST_AFC_SI_CONFLICT_CNT_A2		0x0360
#define RST_AFC_SI_CONFLICT_CNT_A2_M		0x80000000
#define AFC_SI_RADDR_A2		0x0364
#define AFC_SI_RADDR_A2_M		0x3FF
#define AFC_SI_WDATA_A2		0x0368
#define AFC_SI_WDATA_A2_M		0xFFFFFFFF
#define HW_SI_CLK_START_PHASE_A2		0x036C
#define HW_SI_CLK_START_PHASE_A2_M		0x1
#define RSTB_HW_SI_CLK_A2		0x036C
#define RSTB_HW_SI_CLK_A2_M		0x2
#define HW_SI_HALF_SPEED_EN_A2		0x036C
#define HW_SI_HALF_SPEED_EN_A2_M		0x10
#define SW_SI_HALF_SPEED_EN_A2		0x036C
#define SW_SI_HALF_SPEED_EN_A2_M		0x20
#define SW_SI_DATA_A2		0x0370
#define SW_SI_DATA_A2_M		0xFFFFFFFF
#define SW_SI_BIT_MASK_A2		0x0374
#define SW_SI_BIT_MASK_A2_M		0xFFFFF
#define RSTB_SW_SI_A2		0x0374
#define RSTB_SW_SI_A2_M		0x100000
#define SW_SI_CLK_START_PHASE_A2		0x0374
#define SW_SI_CLK_START_PHASE_A2_M		0x200000
#define SW_SI_DATA_E_INV_A2		0x0374
#define SW_SI_DATA_E_INV_A2_M		0x400000
#define SW_SI_ZERO_PADDING_EN_A2		0x0374
#define SW_SI_ZERO_PADDING_EN_A2_M		0x800000
#define SW_SI_ZERO_PADDING_NUM_A2		0x0374
#define SW_SI_ZERO_PADDING_NUM_A2_M		0x3F000000
#define RST_SW_SI_CONFLICT_CNT_A2		0x0374
#define RST_SW_SI_CONFLICT_CNT_A2_M		0x80000000
#define SW_SI_READ_ADDR_A2		0x0378
#define SW_SI_READ_ADDR_A2_M		0x7FF
#define SW_SI_WAIT_TIMING_A2		0x037C
#define SW_SI_WAIT_TIMING_A2_M		0xF
#define SW_SI_READ_EDGE_OPT_A2		0x037C
#define SW_SI_READ_EDGE_OPT_A2_M		0x30
#define SW_SI_DIS_W_TRIG_A2		0x037C
#define SW_SI_DIS_W_TRIG_A2_M		0x1000
#define SW_SI_DIS_R_TRIG_A2		0x037C
#define SW_SI_DIS_R_TRIG_A2_M		0x2000
#define HWSI_KEEPER_RSTB_A2		0x0380
#define HWSI_KEEPER_RSTB_A2_M		0x1
#define SWSI_KEEPER_RSTB_A2		0x0380
#define SWSI_KEEPER_RSTB_A2_M		0x2
#define HWSI_KEEPER_SEL_PATH_A2		0x0380
#define HWSI_KEEPER_SEL_PATH_A2_M		0x30
#define CCA_MASK_EN_A2		0x0600
#define CCA_MASK_EN_A2_M		0xFFFFFFFF
#define TIME_CCA_MASK_RX_I_A2		0x0604
#define TIME_CCA_MASK_RX_I_A2_M		0x3F
#define TIME_CCA_MASK_BRK_I_A2		0x0604
#define TIME_CCA_MASK_BRK_I_A2_M		0x3F00
#define TIME_CCA_MASK_BRK_CCK_I_A2		0x0604
#define TIME_CCA_MASK_BRK_CCK_I_A2_M		0x3F0000
#define TIME_CCA_MASK_RIFS_I_A2		0x0604
#define TIME_CCA_MASK_RIFS_I_A2_M		0x3F000000
#define TIME_CCA_MASK_HT_I_A2		0x0608
#define TIME_CCA_MASK_HT_I_A2_M		0x3F
#define TIME_CCA_MASK_T2R_I_A2		0x0608
#define TIME_CCA_MASK_T2R_I_A2_M		0x3F00
#define TIME_CCA_MASK_T2R_TB_I_A2		0x0608
#define TIME_CCA_MASK_T2R_TB_I_A2_M		0x3F0000
#define TIME_CCA_MASK_T2R_TXTP_I_A2		0x0608
#define TIME_CCA_MASK_T2R_TXTP_I_A2_M		0x3F000000
#define TIME_CCA_MASK_RX_NDP_I_A2		0x060C
#define TIME_CCA_MASK_RX_NDP_I_A2_M		0x3F
#define CCA_MASK_T2R_TXTP_I_A2		0x060C
#define CCA_MASK_T2R_TXTP_I_A2_M		0x3F0000
#define CCA_MASK_T2R_EN_I_A2		0x060C
#define CCA_MASK_T2R_EN_I_A2_M		0x400000
#define CCA_MASK_T2R_TB_EN_I_A2		0x060C
#define CCA_MASK_T2R_TB_EN_I_A2_M		0x800000
#define CCA_MASK_T2R_MURTS_EN_I_A2		0x060C
#define CCA_MASK_T2R_MURTS_EN_I_A2_M		0x1000000
#define CCA_MASK_T2R_TXTP_EN_I_A2		0x060C
#define CCA_MASK_T2R_TXTP_EN_I_A2_M		0x2000000
#define CCA_MASK_BRK_EN_I_A2		0x060C
#define CCA_MASK_BRK_EN_I_A2_M		0x4000000
#define CCA_MASK_BRK_CCK_EN_I_A2		0x060C
#define CCA_MASK_BRK_CCK_EN_I_A2_M		0x8000000
#define CCA_MASK_SEARCH_FAILED_EN_I_A2		0x060C
#define CCA_MASK_SEARCH_FAILED_EN_I_A2_M		0x10000000
#define CCA_MASK_RIFS_EN_I_A2		0x060C
#define CCA_MASK_RIFS_EN_I_A2_M		0x20000000
#define CCA_MASK_HT_EN_I_A2		0x060C
#define CCA_MASK_HT_EN_I_A2_M		0x40000000
#define R1B_CCA_MASK_EN_A2		0x0610
#define R1B_CCA_MASK_EN_A2_M		0xFFFFFFFF
#define TIME_B_CCA_MASK_RX_I_A2		0x0614
#define TIME_B_CCA_MASK_RX_I_A2_M		0x3F
#define TIME_B_CCA_MASK_BRK_I_A2		0x0614
#define TIME_B_CCA_MASK_BRK_I_A2_M		0x3F00
#define TIME_B_CCA_MASK_BRK_CCK_I_A2		0x0614
#define TIME_B_CCA_MASK_BRK_CCK_I_A2_M		0x3F0000
#define TIME_B_CCA_MASK_RIFS_I_A2		0x0614
#define TIME_B_CCA_MASK_RIFS_I_A2_M		0x3F000000
#define TIME_B_CCA_MASK_HT_I_A2		0x0618
#define TIME_B_CCA_MASK_HT_I_A2_M		0x3F
#define TIME_B_CCA_MASK_T2R_I_A2		0x0618
#define TIME_B_CCA_MASK_T2R_I_A2_M		0x3F00
#define TIME_B_CCA_MASK_T2R_TB_I_A2		0x0618
#define TIME_B_CCA_MASK_T2R_TB_I_A2_M		0x3F0000
#define TIME_B_CCA_MASK_T2R_TXTP_I_A2		0x0618
#define TIME_B_CCA_MASK_T2R_TXTP_I_A2_M		0x3F000000
#define TIME_B_CCA_MASK_RX_NDP_I_A2		0x061C
#define TIME_B_CCA_MASK_RX_NDP_I_A2_M		0x3F
#define R1B_CCA_MASK_T2R_TXTP_I_A2		0x061C
#define R1B_CCA_MASK_T2R_TXTP_I_A2_M		0x3F0000
#define R1B_CCA_MASK_T2R_EN_I_A2		0x061C
#define R1B_CCA_MASK_T2R_EN_I_A2_M		0x400000
#define R1B_CCA_MASK_T2R_TB_EN_I_A2		0x061C
#define R1B_CCA_MASK_T2R_TB_EN_I_A2_M		0x800000
#define R1B_CCA_MASK_T2R_MURTS_EN_I_A2		0x061C
#define R1B_CCA_MASK_T2R_MURTS_EN_I_A2_M		0x1000000
#define R1B_CCA_MASK_T2R_TXTP_EN_I_A2		0x061C
#define R1B_CCA_MASK_T2R_TXTP_EN_I_A2_M		0x2000000
#define R1B_CCA_MASK_BRK_EN_I_A2		0x061C
#define R1B_CCA_MASK_BRK_EN_I_A2_M		0x4000000
#define R1B_CCA_MASK_BRK_CCK_EN_I_A2		0x061C
#define R1B_CCA_MASK_BRK_CCK_EN_I_A2_M		0x8000000
#define R1B_CCA_MASK_SEARCH_FAILED_EN_I_A2		0x061C
#define R1B_CCA_MASK_SEARCH_FAILED_EN_I_A2_M		0x10000000
#define R1B_CCA_MASK_RIFS_EN_I_A2		0x061C
#define R1B_CCA_MASK_RIFS_EN_I_A2_M		0x20000000
#define R1B_CCA_MASK_HT_EN_I_A2		0x061C
#define R1B_CCA_MASK_HT_EN_I_A2_M		0x40000000
#define EN_RXHP_H2L_A2		0x0620
#define EN_RXHP_H2L_A2_M		0x1
#define EN_KEEP_AGC_FOR_RIFS_A2		0x0620
#define EN_KEEP_AGC_FOR_RIFS_A2_M		0x2
#define PWSAV_RIFS_A2		0x0620
#define PWSAV_RIFS_A2_M		0x4
#define EN_TB_FAIL_A2		0x0620
#define EN_TB_FAIL_A2_M		0x8
#define RFON_END_CCK_A2		0x0620
#define RFON_END_CCK_A2_M		0xF0
#define RFON_END_OFDM_A2		0x0620
#define RFON_END_OFDM_A2_M		0x3F00
#define RIFS_END_A2		0x0620
#define RIFS_END_A2_M		0x3F0000
#define TIME_TX_TO_RX_END_A2		0x0624
#define TIME_TX_TO_RX_END_A2_M		0x3F
#define TIME_RXHP_H2L_A2		0x0624
#define TIME_RXHP_H2L_A2_M		0x3F00
#define TIME_RX_NDP_END_A2		0x0624
#define TIME_RX_NDP_END_A2_M		0x3F0000
#define TIME_RX_CCK_END_A2		0x0624
#define TIME_RX_CCK_END_A2_M		0x3F000000
#define TIME_RX_OFDM_END_A2		0x0628
#define TIME_RX_OFDM_END_A2_M		0x3F
#define TIME_RX_BRK_END_A2		0x0628
#define TIME_RX_BRK_END_A2_M		0x3F00
#define TIME_RX2RX_HE_TB_END_A2		0x0628
#define TIME_RX2RX_HE_TB_END_A2_M		0x3F0000
#define TIME_HE_PE04U_I_A2		0x062C
#define TIME_HE_PE04U_I_A2_M		0x7FF
#define TIME_HE_PE08U_I_A2		0x062C
#define TIME_HE_PE08U_I_A2_M		0x7FF0000
#define TIME_HE_PE12U_I_A2		0x0630
#define TIME_HE_PE12U_I_A2_M		0x7FF
#define TIME_HE_PE16U_I_A2		0x0630
#define TIME_HE_PE16U_I_A2_M		0x7FF0000
#define RX_TD_CKEN_A2		0x0634
#define RX_TD_CKEN_A2_M		0xFFFF
#define RX_T2F_CKEN_A2		0x0634
#define RX_T2F_CKEN_A2_M		0xFFFF0000
#define RX_IN_CKEN_A2		0x0638
#define RX_IN_CKEN_A2_M		0x1
#define RX_OUT_CKEN_A2		0x0638
#define RX_OUT_CKEN_A2_M		0x2
#define TX_CKEN_CCK_A2		0x0638
#define TX_CKEN_CCK_A2_M		0x4
#define TX_CKEN_OFDM_A2		0x0638
#define TX_CKEN_OFDM_A2_M		0x8
#define TX_OFDM_DLY_A2		0x063C
#define TX_OFDM_DLY_A2_M		0xF
#define TX_CCK_DLY_A2		0x063C
#define TX_CCK_DLY_A2_M		0xF0
#define TX_OFDM_RF_DLY_160_A2		0x0640
#define TX_OFDM_RF_DLY_160_A2_M		0x7F
#define TX_OFDM_RF_DLY_80_A2		0x0640
#define TX_OFDM_RF_DLY_80_A2_M		0x7F00
#define TX_OFDM_RF_DLY_40_A2		0x0640
#define TX_OFDM_RF_DLY_40_A2_M		0x7F0000
#define TX_OFDM_RF_DLY_20_A2		0x0640
#define TX_OFDM_RF_DLY_20_A2_M		0x7F000000
#define TX_OFDM_PATH_DLY_160_A2		0x0644
#define TX_OFDM_PATH_DLY_160_A2_M		0x7F
#define TX_OFDM_PATH_DLY_80_A2		0x0644
#define TX_OFDM_PATH_DLY_80_A2_M		0x7F00
#define TX_OFDM_PATH_DLY_40_A2		0x0644
#define TX_OFDM_PATH_DLY_40_A2_M		0x7F0000
#define TX_OFDM_PATH_DLY_20_A2		0x0644
#define TX_OFDM_PATH_DLY_20_A2_M		0x7F000000
#define TX_CCK_RF_DLY_160_A2		0x0648
#define TX_CCK_RF_DLY_160_A2_M		0x7F
#define TX_CCK_RF_DLY_80_A2		0x0648
#define TX_CCK_RF_DLY_80_A2_M		0x7F00
#define TX_CCK_RF_DLY_40_A2		0x0648
#define TX_CCK_RF_DLY_40_A2_M		0x7F0000
#define TX_CCK_RF_DLY_20_A2		0x0648
#define TX_CCK_RF_DLY_20_A2_M		0x7F000000
#define TX_CCK_PATH_DLY_160_A2		0x064C
#define TX_CCK_PATH_DLY_160_A2_M		0x7F
#define TX_CCK_PATH_DLY_80_A2		0x064C
#define TX_CCK_PATH_DLY_80_A2_M		0x7F00
#define TX_CCK_PATH_DLY_40_A2		0x064C
#define TX_CCK_PATH_DLY_40_A2_M		0x7F0000
#define TX_CCK_PATH_DLY_20_A2		0x064C
#define TX_CCK_PATH_DLY_20_A2_M		0x7F000000
#define AFE_DATA_MASK_EN_A2		0x0650
#define AFE_DATA_MASK_EN_A2_M		0xFFFFFFFF
#define AFE_DATA_MASK_TH_SEL_A2		0x0654
#define AFE_DATA_MASK_TH_SEL_A2_M		0xFFFFFFFF
#define AFE_DATA_MASK_TH0_A2		0x0658
#define AFE_DATA_MASK_TH0_A2_M		0xFF
#define AFE_DATA_MASK_TH1_A2		0x0658
#define AFE_DATA_MASK_TH1_A2_M		0xFF00
#define AFE_DATA_MASK_TH2_A2		0x0658
#define AFE_DATA_MASK_TH2_A2_M		0xFF0000
#define AFE_DATA_MASK_TH3_A2		0x0658
#define AFE_DATA_MASK_TH3_A2_M		0xFF000000
#define MONITOR_SEL0_A2		0x065C
#define MONITOR_SEL0_A2_M		0xF
#define MONITOR_SEL1_A2		0x065C
#define MONITOR_SEL1_A2_M		0xF0
#define MONITOR_KEEP_A2		0x065C
#define MONITOR_KEEP_A2_M		0x80000000
#define REDUCE_PEAK_PW_EN_A2		0x0660
#define REDUCE_PEAK_PW_EN_A2_M		0x1
#define CLR_DLY_CNT_BY_BRK_A2		0x0660
#define CLR_DLY_CNT_BY_BRK_A2_M		0x2
#define RX_IN_RSTN_OPT1_A2		0x0660
#define RX_IN_RSTN_OPT1_A2_M		0x4
#define OUT_RSTN_OPT1_A2		0x0660
#define OUT_RSTN_OPT1_A2_M		0x8
#define MUX_CNT_RFON2OFDM_A2		0x0664
#define MUX_CNT_RFON2OFDM_A2_M		0x7FF
#define STOP_CLK_A2		0x0700
#define STOP_CLK_A2_M		0x1
#define SYNC_UPD_5MHZ_A2		0x0700
#define SYNC_UPD_5MHZ_A2_M		0x2
#define SMALL_BW_A2		0x0700
#define SMALL_BW_A2_M		0xC
#define ENABLE_OFDM_A2		0x0700
#define ENABLE_OFDM_A2_M		0x10
#define ENABLE_CCK_A2		0x0700
#define ENABLE_CCK_A2_M		0x20
#define ENABKE_LPS_CCK_A2		0x0700
#define ENABKE_LPS_CCK_A2_M		0x40
#define ENABLE_LPS_OFDM_A2		0x0700
#define ENABLE_LPS_OFDM_A2_M		0x80
#define R55MHZ_PHASE_A2		0x0700
#define R55MHZ_PHASE_A2_M		0x7F00
#define ENABLE_OB_INFO_A2		0x0700
#define ENABLE_OB_INFO_A2_M		0x8000
#define DIS_CLK_SOURCE_A2		0x0700
#define DIS_CLK_SOURCE_A2_M		0xFF0000
#define UPD_CLK_ADC_FORCE_ON_A2		0x0700
#define UPD_CLK_ADC_FORCE_ON_A2_M		0x1000000
#define UPD_CLK_ADC_FORCE_VAL_A2		0x0700
#define UPD_CLK_ADC_FORCE_VAL_A2_M		0x6000000
#define TD_UPD_GEN_FORCE_ON_A2		0x0700
#define TD_UPD_GEN_FORCE_ON_A2_M		0x8000000
#define RSTN_EARLY_RELEASE_A2		0x0700
#define RSTN_EARLY_RELEASE_A2_M		0xF0000000
#define RSTB_ASYNC_UPDGEN_A2		0x0704
#define RSTB_ASYNC_UPDGEN_A2_M		0x1
#define RSTB_ASYNC_ALL_A2		0x0704
#define RSTB_ASYNC_ALL_A2_M		0x2
#define RSTB_ASYNC_RXTD_A2		0x0704
#define RSTB_ASYNC_RXTD_A2_M		0x4
#define RSTB_ASYNC_TXTD_A2		0x0704
#define RSTB_ASYNC_TXTD_A2_M		0x8
#define RSTB_ASYNC_RXFD_A2		0x0704
#define RSTB_ASYNC_RXFD_A2_M		0x10
#define RSTB_ASYNC_TXFD_A2		0x0704
#define RSTB_ASYNC_TXFD_A2_M		0x20
#define RSTB_ASYNC_TX_OUT_A2		0x0704
#define RSTB_ASYNC_TX_OUT_A2_M		0x40
#define RSTB_ASYNC_RX_OUT_A2		0x0704
#define RSTB_ASYNC_RX_OUT_A2_M		0x80
#define UPD_CLK_ADC_TX_A2		0x0704
#define UPD_CLK_ADC_TX_A2_M		0x300
#define FTM_LBK_RFTXEN_CTL_EN_A2		0x0704
#define FTM_LBK_RFTXEN_CTL_EN_A2_M		0x400
#define RFTXEN_START_DLY_50NS_EN_A2		0x0704
#define RFTXEN_START_DLY_50NS_EN_A2_M		0x800
#define RST_HIT_ON_TX_EN_A2		0x0704
#define RST_HIT_ON_TX_EN_A2_M		0x1000
#define RSTN_DAC_FIFO_A2		0x0704
#define RSTN_DAC_FIFO_A2_M		0xFFFF0000
#define EN_POP_PRD_RST_ADC_FIFO_I_A2		0x0708
#define EN_POP_PRD_RST_ADC_FIFO_I_A2_M		0x1
#define BRK_SEL_CNT_PPDU_SEL_A2		0x070C
#define BRK_SEL_CNT_PPDU_SEL_A2_M		0xF
#define STS_USER_SEL_EXT_MSB_A2		0x070C
#define STS_USER_SEL_EXT_MSB_A2_M		0x10
#define STS_CQI_FORCE_EN_A2		0x070C
#define STS_CQI_FORCE_EN_A2_M		0x20
#define INVERSE_ADC_AUX_CIC_SIGN_BIT_A2		0x070C
#define INVERSE_ADC_AUX_CIC_SIGN_BIT_A2_M		0x40
#define PERIOD_CNT_EN_A2		0x0710
#define PERIOD_CNT_EN_A2_M		0x1
#define PERIOD_CNT_RST_A2		0x0710
#define PERIOD_CNT_RST_A2_M		0x2
#define PERIOD_UNIT_SEL_S1_A2		0x0710
#define PERIOD_UNIT_SEL_S1_A2_M		0x30
#define PERIOD_UNIT_SEL_S2_A2		0x0710
#define PERIOD_UNIT_SEL_S2_A2_M		0xC0
#define PERIOD_UNIT_SEL_S3_A2		0x0710
#define PERIOD_UNIT_SEL_S3_A2_M		0x300
#define PERIOD_UNIT_SEL_S4_A2		0x0710
#define PERIOD_UNIT_SEL_S4_A2_M		0xC00
#define PERIOD_KEEP_COND_S1_A2		0x0710
#define PERIOD_KEEP_COND_S1_A2_M		0x1000
#define PERIOD_KEEP_COND_S2_A2		0x0710
#define PERIOD_KEEP_COND_S2_A2_M		0x2000
#define PERIOD_KEEP_COND_S3_A2		0x0710
#define PERIOD_KEEP_COND_S3_A2_M		0x4000
#define PERIOD_KEEP_COND_S4_A2		0x0710
#define PERIOD_KEEP_COND_S4_A2_M		0x8000
#define RSTN_ADC_FIFO_A2		0x0710
#define RSTN_ADC_FIFO_A2_M		0xFFFF0000
#define IDX_EN_BY_MUX_ST_A2		0x0714
#define IDX_EN_BY_MUX_ST_A2_M		0x3F
#define EN_BY_MUX_ST_A2		0x0714
#define EN_BY_MUX_ST_A2_M		0x40
#define FILL_EN_BY_MUX_ST_A2		0x0714
#define FILL_EN_BY_MUX_ST_A2_M		0x80
#define VAL_EN_BY_MUX_ST_A2		0x0714
#define VAL_EN_BY_MUX_ST_A2_M		0xFF00
#define APPLY_MUX_ST_A2		0x0714
#define APPLY_MUX_ST_A2_M		0x10000
#define LBK_A2		0x0714
#define LBK_A2_M		0x20000
#define LBK_MODE_A2		0x0714
#define LBK_MODE_A2_M		0x40000
#define ST_CCA_BYPASS_A2		0x0714
#define ST_CCA_BYPASS_A2_M		0x80000
#define PMAC_MOD_A2		0x0714
#define PMAC_MOD_A2_M		0x100000
#define PMAC_A2		0x0714
#define PMAC_A2_M		0x200000
#define PMAC_CORX_A2		0x0714
#define PMAC_CORX_A2_M		0x400000
#define PMAC_TX_A2		0x0714
#define PMAC_TX_A2_M		0x800000
#define PERIOD_R2R_A2		0x0714
#define PERIOD_R2R_A2_M		0xFF000000
#define DLY_EN_BY_MUX_ST_A2		0x0718
#define DLY_EN_BY_MUX_ST_A2_M		0xFFFFFFFF
#define SYMB_NUM_PKT_FMT_A2		0x071C
#define SYMB_NUM_PKT_FMT_A2_M		0xFF
#define SAMPLE_NUM_PKT_FMT_A2		0x071C
#define SAMPLE_NUM_PKT_FMT_A2_M		0xFF00
#define SYMB_NUM_CCA_A2		0x071C
#define SYMB_NUM_CCA_A2_M		0xFF0000
#define SAMPLE_NUM_CCA_A2		0x071C
#define SAMPLE_NUM_CCA_A2_M		0xFF000000
#define DBG_FPGA_A2		0x0720
#define DBG_FPGA_A2_M		0xFFF
#define RSTB_FPGA_A2		0x0720
#define RSTB_FPGA_A2_M		0x1000
#define CBW_FPGA_A2		0x0720
#define CBW_FPGA_A2_M		0xE000
#define PRICH_FPGA_A2		0x0720
#define PRICH_FPGA_A2_M		0xF0000
#define PATH_EN_FPGA_A2		0x0720
#define PATH_EN_FPGA_A2_M		0xF00000
#define PATH_EN_1RCCA_FPGA_A2		0x0720
#define PATH_EN_1RCCA_FPGA_A2_M		0xF000000
#define INVERSE_ADC_SIGN_BIT_A2		0x0720
#define INVERSE_ADC_SIGN_BIT_A2_M		0x10000000
#define INVERSE_WB_ADC_SIGN_BIT_A2		0x0720
#define INVERSE_WB_ADC_SIGN_BIT_A2_M		0x20000000
#define CHANGE_PHASE_FPGA_ADC_A2		0x0720
#define CHANGE_PHASE_FPGA_ADC_A2_M		0x40000000
#define CHANGE_PHASE_FPGA_WB_ADC_A2		0x0720
#define CHANGE_PHASE_FPGA_WB_ADC_A2_M		0x80000000
#define RFTXEN_START_A2		0x0724
#define RFTXEN_START_A2_M		0xF
#define RFTXEN_END_A2		0x0724
#define RFTXEN_END_A2_M		0xF0
#define PAPE_START_A2		0x0724
#define PAPE_START_A2_M		0xF00
#define PAPE_END_A2		0x0724
#define PAPE_END_A2_M		0xF000
#define TRSW_START_A2		0x0724
#define TRSW_START_A2_M		0xF0000
#define TRSW_END_A2		0x0724
#define TRSW_END_A2_M		0xF00000
#define LNAOFF_START_A2		0x0724
#define LNAOFF_START_A2_M		0xF000000
#define LNAOFF_END_A2		0x0724
#define LNAOFF_END_A2_M		0xF0000000
#define TRSW_TX_EXTEND_A2		0x0728
#define TRSW_TX_EXTEND_A2_M		0xF
#define PMAC_GNT_BT_A2		0x0728
#define PMAC_GNT_BT_A2_M		0x10
#define GNT_BT_A2		0x0728
#define GNT_BT_A2_M		0x20
#define GNT_BT_TX_A2		0x0728
#define GNT_BT_TX_A2_M		0x40
#define GNT_WL_A2		0x0728
#define GNT_WL_A2_M		0x80
#define RFAFE_PWSAV_EN_A2		0x0728
#define RFAFE_PWSAV_EN_A2_M		0x100
#define RFAFE_PWSAV_SEL_SLEEP_A2		0x0728
#define RFAFE_PWSAV_SEL_SLEEP_A2_M		0x200
#define RSTB_STANDBY_A2		0x0728
#define RSTB_STANDBY_A2_M		0x400
#define CCAMASK_TXDIS_A2		0x0728
#define CCAMASK_TXDIS_A2_M		0x800
#define HW_ANTSW_DIS_BY_GNT_BT_A2		0x0728
#define HW_ANTSW_DIS_BY_GNT_BT_A2_M		0x1000
#define NOTRSW_BT_A2		0x0728
#define NOTRSW_BT_A2_M		0x2000
#define IGNORE_MAC_ID_A2		0x0728
#define IGNORE_MAC_ID_A2_M		0x4000
#define ANTSEL_WATCHDOG_EN_A2		0x0728
#define ANTSEL_WATCHDOG_EN_A2_M		0x8000
#define ANTSEL_WATCHDOG_OPT_A2		0x0728
#define ANTSEL_WATCHDOG_OPT_A2_M		0x30000
#define ANTSEL_WATCHDOG_TH_EXT_A2		0x0728
#define ANTSEL_WATCHDOG_TH_EXT_A2_M		0xC0000
#define ANTSEL_WATCHDOG_TH_A2		0x0728
#define ANTSEL_WATCHDOG_TH_A2_M		0x300000
#define MAC_ID_MATCH_A2		0x0728
#define MAC_ID_MATCH_A2_M		0x400000
#define LTE_RX_A2		0x0728
#define LTE_RX_A2_M		0x800000
#define CCK_HIGHPW_A2		0x0728
#define CCK_HIGHPW_A2_M		0x1000000
#define AAGC_BY_TABLE_A2		0x0728
#define AAGC_BY_TABLE_A2_M		0x2000000
#define EN_LNA_TRSW_A2		0x0728
#define EN_LNA_TRSW_A2_M		0x4000000
#define EN_ANTSEL_CCK_A2		0x0728
#define EN_ANTSEL_CCK_A2_M		0x8000000
#define IBADC_SHIFT_FPGA_A2		0x0728
#define IBADC_SHIFT_FPGA_A2_M		0x30000000
#define WBADC_SHIFT_FPGA_A2		0x0728
#define WBADC_SHIFT_FPGA_A2_M		0xC0000000
#define BT_TRXMODE_A2		0x072C
#define BT_TRXMODE_A2_M		0xFFFF
#define BT_TXMODE_A2		0x072C
#define BT_TXMODE_A2_M		0xFFFF0000
#define RST_ALL_CNT_A2		0x0730
#define RST_ALL_CNT_A2_M		0x1
#define ENABLE_ALL_CNT_A2		0x0730
#define ENABLE_ALL_CNT_A2_M		0x2
#define COUNTER_FOR_TB_A2		0x0730
#define COUNTER_FOR_TB_A2_M		0x4
#define PPDU_IDX_RPT_CLR_A2		0x0730
#define PPDU_IDX_RPT_CLR_A2_M		0x8
#define PERIOD_KEEP_EN_S1_A2		0x0730
#define PERIOD_KEEP_EN_S1_A2_M		0x10
#define PERIOD_KEEP_EN_S2_A2		0x0730
#define PERIOD_KEEP_EN_S2_A2_M		0x20
#define PERIOD_KEEP_EN_S3_A2		0x0730
#define PERIOD_KEEP_EN_S3_A2_M		0x40
#define PERIOD_KEEP_EN_S4_A2		0x0730
#define PERIOD_KEEP_EN_S4_A2_M		0x80
#define STS_KEEPER_COND_LA_EN_A2		0x0730
#define STS_KEEPER_COND_LA_EN_A2_M		0x100
#define RST_PROOF_CLR_A2		0x0730
#define RST_PROOF_CLR_A2_M		0x200
#define RST_PROOF_ACK_OPT_A2		0x0730
#define RST_PROOF_ACK_OPT_A2_M		0x400
#define RST_HIT_ON_TX_MASK_DAC_DIS_A2		0x0730
#define RST_HIT_ON_TX_MASK_DAC_DIS_A2_M		0x800
#define RST_HIT_ON_TX_TOO_LONG_DIS_A2		0x0730
#define RST_HIT_ON_TX_TOO_LONG_DIS_A2_M		0x1000
#define RST_HIT_ON_RFK_EN_A2		0x0730
#define RST_HIT_ON_RFK_EN_A2_M		0x2000
#define PHYSTS_STS_END_OPT_A2		0x0730
#define PHYSTS_STS_END_OPT_A2_M		0x4000
#define SUB_5M_COUNTER_RST_A2		0x0730
#define SUB_5M_COUNTER_RST_A2_M		0x8000
#define CNT_PWDB_TH_A2		0x0730
#define CNT_PWDB_TH_A2_M		0xFFFF0000
#define MAC_PIN_SEL_A2		0x0734
#define MAC_PIN_SEL_A2_M		0xFFFF
#define CH_IDX_SEG0_A2		0x0734
#define CH_IDX_SEG0_A2_M		0xFF0000
#define CH_IDX_SEG1_A2		0x0734
#define CH_IDX_SEG1_A2_M		0xFF000000
#define PLCP_HISTOGRAM_EN_A2		0x0738
#define PLCP_HISTOGRAM_EN_A2_M		0x1
#define PLCP_HIST_TYPE_SEL_A2		0x0738
#define PLCP_HIST_TYPE_SEL_A2_M		0x2
#define STS_DIS_TRIG_BY_BRK_A2		0x0738
#define STS_DIS_TRIG_BY_BRK_A2_M		0x4
#define STS_DIS_TRIG_BY_FAIL_A2		0x0738
#define STS_DIS_TRIG_BY_FAIL_A2_M		0x8
#define STS_KEEPER_EN_A2		0x0738
#define STS_KEEPER_EN_A2_M		0x10
#define STS_KEEPER_READ_A2		0x0738
#define STS_KEEPER_READ_A2_M		0x20
#define STS_KEEPER_TRIG_COND_A2		0x0738
#define STS_KEEPER_TRIG_COND_A2_M		0xC0
#define STS_KEEPER_ADDR_A2		0x0738
#define STS_KEEPER_ADDR_A2_M		0xFF00
#define DATAON_TO_STS_FLAG_A2		0x0738
#define DATAON_TO_STS_FLAG_A2_M		0xF0000
#define STS_FLAG_GUARD_A2		0x0738
#define STS_FLAG_GUARD_A2_M		0xF00000
#define PHYSTS_INCR_DBG_EN_A2		0x0738
#define PHYSTS_INCR_DBG_EN_A2_M		0x1000000
#define STS_USER_SEL_A2		0x0738
#define STS_USER_SEL_A2_M		0x6000000
#define STS_SEG_SEL_A2		0x0738
#define STS_SEG_SEL_A2_M		0x8000000
#define STS_DBG_SEL_A2		0x0738
#define STS_DBG_SEL_A2_M		0x70000000
#define STS_TRIG_BY_FEQ_END_IN_NDP_A2		0x0738
#define STS_TRIG_BY_FEQ_END_IN_NDP_A2_M		0x80000000
#define PHY_STS_BITMAP_SEARCH_FAIL_A2		0x073C
#define PHY_STS_BITMAP_SEARCH_FAIL_A2_M		0xFFFFFFFF
#define PHY_STS_BITMAP_R2T_A2		0x0740
#define PHY_STS_BITMAP_R2T_A2_M		0xFFFFFFFF
#define PHY_STS_BITMAP_CCA_SPOOF_A2		0x0744
#define PHY_STS_BITMAP_CCA_SPOOF_A2_M		0xFFFFFFFF
#define PHY_STS_BITMAP_OFDM_BRK_A2		0x0748
#define PHY_STS_BITMAP_OFDM_BRK_A2_M		0xFFFFFFFF
#define PHY_STS_BITMAP_CCK_BRK_A2		0x074C
#define PHY_STS_BITMAP_CCK_BRK_A2_M		0xFFFFFFFF
#define PHY_STS_BITMAP_DL_MU_SPOOF_A2		0x0750
#define PHY_STS_BITMAP_DL_MU_SPOOF_A2_M		0xFFFFFFFF
#define PHY_STS_BITMAP_HE_MU_A2		0x0754
#define PHY_STS_BITMAP_HE_MU_A2_M		0xFFFFFFFF
#define PHY_STS_BITMAP_VHT_MU_A2		0x0758
#define PHY_STS_BITMAP_VHT_MU_A2_M		0xFFFFFFFF
#define PHY_STS_BITMAP_UL_TB_SPOOF_A2		0x075C
#define PHY_STS_BITMAP_UL_TB_SPOOF_A2_M		0xFFFFFFFF
#define PHY_STS_BITMAP_TRIGBASE_A2		0x0760
#define PHY_STS_BITMAP_TRIGBASE_A2_M		0xFFFFFFFF
#define PHY_STS_BITMAP_CCK_A2		0x0764
#define PHY_STS_BITMAP_CCK_A2_M		0xFFFFFFFF
#define PHY_STS_BITMAP_LEGACY_A2		0x0768
#define PHY_STS_BITMAP_LEGACY_A2_M		0xFFFFFFFF
#define PHY_STS_BITMAP_HT_A2		0x076C
#define PHY_STS_BITMAP_HT_A2_M		0xFFFFFFFF
#define PHY_STS_BITMAP_VHT_A2		0x0770
#define PHY_STS_BITMAP_VHT_A2_M		0xFFFFFFFF
#define PHY_STS_BITMAP_HE_A2		0x0774
#define PHY_STS_BITMAP_HE_A2_M		0xFFFFFFFF
#define PW_CUT_R2T_A2		0x0778
#define PW_CUT_R2T_A2_M		0xFF
#define PW_CUT_TXON_A2		0x0778
#define PW_CUT_TXON_A2_M		0xFF00
#define PW_CUT_WAIT_CCA_A2		0x0778
#define PW_CUT_WAIT_CCA_A2_M		0xFF0000
#define PW_CUT_RX_LEGACY_A2		0x0778
#define PW_CUT_RX_LEGACY_A2_M		0xFF000000
#define PW_CUT_RX_HTDATA_TIME_A2		0x077C
#define PW_CUT_RX_HTDATA_TIME_A2_M		0xFF
#define PW_CUT_RX_HTDATA_IORD_BCC_A2		0x077C
#define PW_CUT_RX_HTDATA_IORD_BCC_A2_M		0xFF00
#define PW_CUT_RX_HTDATA_IORD_LDPC_A2		0x077C
#define PW_CUT_RX_HTDATA_IORD_LDPC_A2_M		0xFF0000
#define PW_CUT_RX_HTDATA_CSI_RPT_A2		0x077C
#define PW_CUT_RX_HTDATA_CSI_RPT_A2_M		0xFF000000
#define SEL_V_COLUMN_VAL_EN_A2		0x0800
#define SEL_V_COLUMN_VAL_EN_A2_M		0x1
#define SEL_V_COLUMN_VAL_A2		0x0800
#define SEL_V_COLUMN_VAL_A2_M		0x3E
#define TXBF_SCAL_FCTR_A2		0x0800
#define TXBF_SCAL_FCTR_A2_M		0xFFC0
#define TXBF_SCAL_FCTR_EN_A2		0x0800
#define TXBF_SCAL_FCTR_EN_A2_M		0x10000
#define RST_BFER_EDGE_CNT_A2		0x0800
#define RST_BFER_EDGE_CNT_A2_M		0x20000
#define RST_BFEE_EDGE_CNT_A2		0x0800
#define RST_BFEE_EDGE_CNT_A2_M		0x40000
#define CSI_PARA_SEL_TO_RPT_A2		0x0800
#define CSI_PARA_SEL_TO_RPT_A2_M		0x7F80000
#define DIS_MU_GOUPING_TRIG_FB_CHK_A2		0x0800
#define DIS_MU_GOUPING_TRIG_FB_CHK_A2_M		0x8000000
#define GRPING_SEARCH_NUM_A2		0x0804
#define GRPING_SEARCH_NUM_A2_M		0xFF
#define GRP_USER_EN_A2		0x0804
#define GRP_USER_EN_A2_M		0x3FF00
#define DIS_MU_GRPING_A2		0x0804
#define DIS_MU_GRPING_A2_M		0x40000
#define DIS_BF_USER_CHK_A2		0x0804
#define DIS_BF_USER_CHK_A2_M		0x80000
#define SOUND_DONE_MUX_A2		0x0804
#define SOUND_DONE_MUX_A2_M		0x300000
#define ALWAYS_LAT_GRP_GMER_A2		0x0804
#define ALWAYS_LAT_GRP_GMER_A2_M		0x400000
#define BFEE_NR_NSTS_SEL_A2		0x0808
#define BFEE_NR_NSTS_SEL_A2_M		0x1
#define CAL_FEEDBACK_CSI_EN_A2		0x0808
#define CAL_FEEDBACK_CSI_EN_A2_M		0x2
#define RST_TXBF_COMPRESSOR_A2		0x0808
#define RST_TXBF_COMPRESSOR_A2_M		0x4
#define EN_SNR_RPT_COMP_A2		0x0808
#define EN_SNR_RPT_COMP_A2_M		0x8
#define TXBF_SNR_RPT_LIMT_EN_A2		0x0808
#define TXBF_SNR_RPT_LIMT_EN_A2_M		0x10
#define EN_DEF_SNR_A2		0x0808
#define EN_DEF_SNR_A2_M		0x20
#define DIS_BFEE_GCLK_A2		0x0808
#define DIS_BFEE_GCLK_A2_M		0x40
#define DIS_MAC_P_A2		0x0808
#define DIS_MAC_P_A2_M		0x80
#define DIS_CSI_CHKSUM_A2		0x0808
#define DIS_CSI_CHKSUM_A2_M		0x100
#define DIS_BFEE_CB_LMT_A2		0x0808
#define DIS_BFEE_CB_LMT_A2_M		0x200
#define BFMX_NDP_TRIG_SEL_A2		0x0808
#define BFMX_NDP_TRIG_SEL_A2_M		0x400
#define NDP_STANDBY_MUX_A2		0x0808
#define NDP_STANDBY_MUX_A2_M		0x1800
#define CSI_RPT_RATE_SEL_A2		0x0808
#define CSI_RPT_RATE_SEL_A2_M		0xE000
#define DIS_BFER_GCLK_A2		0x0808
#define DIS_BFER_GCLK_A2_M		0x10000
#define CSI_PARA_DBG_SEL_A2		0x0808
#define CSI_PARA_DBG_SEL_A2_M		0xFE0000
#define DIS_BF_CLK_A2		0x0808
#define DIS_BF_CLK_A2_M		0x1000000
#define DEF_DSNR_A2		0x080C
#define DEF_DSNR_A2_M		0xFFFF
#define BF_MIMO_BUS_DBG_EN_A2		0x080C
#define BF_MIMO_BUS_DBG_EN_A2_M		0x7F0000
#define BF_MIMO_BUS_DBG_SEL_A2		0x080C
#define BF_MIMO_BUS_DBG_SEL_A2_M		0x800000
#define R11ST_CIS_TIME_A2		0x080C
#define R11ST_CIS_TIME_A2_M		0xFF000000
#define DEF_SNR0_A2		0x0810
#define DEF_SNR0_A2_M		0xFF
#define DEF_SNR1_A2		0x0810
#define DEF_SNR1_A2_M		0xFF00
#define DEF_SNR2_A2		0x0810
#define DEF_SNR2_A2_M		0xFF0000
#define DEF_SNR3_A2		0x0810
#define DEF_SNR3_A2_M		0xFF000000
#define CSI_PARA_USER_EN_0_A2		0x0814
#define CSI_PARA_USER_EN_0_A2_M		0xFFFFFFFF
#define CSI_PARA_USER_EN_1_A2		0x0818
#define CSI_PARA_USER_EN_1_A2_M		0xFFFFFFFF
#define CSI_PARA_USER_EN_2_A2		0x081C
#define CSI_PARA_USER_EN_2_A2_M		0xFFFFFFFF
#define CSI_PARA_USER_EN_3_A2		0x0820
#define CSI_PARA_USER_EN_3_A2_M		0xFFFFFFFF
#define CSI_PARA_PARA_EN_A2		0x0824
#define CSI_PARA_PARA_EN_A2_M		0xFFFF
#define CSI_PARA_USE_EN_A2		0x0824
#define CSI_PARA_USE_EN_A2_M		0xF0000
#define CSI_PARA_READY_TIMEOUT_A2		0x0824
#define CSI_PARA_READY_TIMEOUT_A2_M		0x700000
#define CSI_PARA_END_SEL_A2		0x0824
#define CSI_PARA_END_SEL_A2_M		0x3800000
#define BFEE_CSI_DEF_MODE_A2		0x0824
#define BFEE_CSI_DEF_MODE_A2_M		0xC000000
#define CSI_PARA_IDX_0_A2		0x0828
#define CSI_PARA_IDX_0_A2_M		0xFFFFFFFF
#define CSI_PARA_IDX_1_A2		0x082C
#define CSI_PARA_IDX_1_A2_M		0xFFFF
#define CSI_PARA_A2		0x082C
#define CSI_PARA_A2_M		0xFFFF0000
#define BFEE_CSI_DEF_VAL_A2		0x0830
#define BFEE_CSI_DEF_VAL_A2_M		0xFFFFFFFF
#define DIS_BFEE_RST_CRTL_A2		0x0834
#define DIS_BFEE_RST_CRTL_A2_M		0xFF
#define CSI_RDRDY_TIME_OUT_SEL_A2		0x0834
#define CSI_RDRDY_TIME_OUT_SEL_A2_M		0xF00
#define INTF_R_CNT_RATE_A2		0x0900
#define INTF_R_CNT_RATE_A2_M		0xF
#define INTF_R_CNT_MCS_A2		0x0900
#define INTF_R_CNT_MCS_A2_M		0x7F0
#define INTF_R_CNT_VHT_MCS_A2		0x0900
#define INTF_R_CNT_VHT_MCS_A2_M		0x7800
#define INTF_R_CNT_HE_MCS_A2		0x0900
#define INTF_R_CNT_HE_MCS_A2_M		0x78000
#define INTF_R_CNT_VHT_NSS_A2		0x0900
#define INTF_R_CNT_VHT_NSS_A2_M		0x180000
#define INTF_R_CNT_HE_NSS_A2		0x0900
#define INTF_R_CNT_HE_NSS_A2_M		0x600000
#define INTF_R_MAC_HDR_TYPE_A2		0x0900
#define INTF_R_MAC_HDR_TYPE_A2_M		0x1F800000
#define INTF_R_PKT_TYPE_A2		0x0904
#define INTF_R_PKT_TYPE_A2_M		0xF
#define INTF_R_CRC32_TARGET_UID_A2		0x0904
#define INTF_R_CRC32_TARGET_UID_A2_M		0xFF0
#define INTF_R_CRC32_TARGET_UID_EN_A2		0x0904
#define INTF_R_CRC32_TARGET_UID_EN_A2_M		0x1000
#define INTF_R_RX_LBK_MODE_USER_EN_A2		0x0904
#define INTF_R_RX_LBK_MODE_USER_EN_A2_M		0x2000
#define INTF_R_RX_LBK_MODE_N_USER_A2		0x0904
#define INTF_R_RX_LBK_MODE_N_USER_A2_M		0x1C000
#define INTF_R_RX_LBK_MODE_AMPDU_EN_A2		0x0904
#define INTF_R_RX_LBK_MODE_AMPDU_EN_A2_M		0x20000
#define INTF_R_RX_LBK_MODE_N_USER_EXT_A2		0x0904
#define INTF_R_RX_LBK_MODE_N_USER_EXT_A2_M		0x3C0000
#define INTF_R_DIS_TB_BRK_PROTECT_A2		0x0908
#define INTF_R_DIS_TB_BRK_PROTECT_A2_M		0x1
#define INTF_R_DIS_TB_FIFO_CLR_A2		0x0908
#define INTF_R_DIS_TB_FIFO_CLR_A2_M		0x2
#define INTF_R_PMAC_TB_N_USER_CLR_TARGET_A2		0x0908
#define INTF_R_PMAC_TB_N_USER_CLR_TARGET_A2_M		0xF0
#define INTF_R_PMAC_TB_RSSI_A2		0x0908
#define INTF_R_PMAC_TB_RSSI_A2_M		0x7F00
#define INTF_R_MAC_TRX_SEL_A2		0x090C
#define INTF_R_MAC_TRX_SEL_A2_M		0xFFFF
#define INTF_R_MAC_INFO_RPT_USER_SEL_A2		0x090C
#define INTF_R_MAC_INFO_RPT_USER_SEL_A2_M		0x10000
#define INTF_R_IMR_HIGH_A2		0x090C
#define INTF_R_IMR_HIGH_A2_M		0x100000
#define INTF_R_IMR_LOW_A2		0x090C
#define INTF_R_IMR_LOW_A2_M		0x200000
#define INTF_R_CLR_ISR_HIGH_A2		0x090C
#define INTF_R_CLR_ISR_HIGH_A2_M		0x400000
#define INTF_R_CLR_ISR_LOW_A2		0x090C
#define INTF_R_CLR_ISR_LOW_A2_M		0x800000
#define INTF_R_TX_PMAC_EN_A2		0x0980
#define INTF_R_TX_PMAC_EN_A2_M		0x1
#define INTF_R_PMAC_TX_U_ID_PHASE_OPT_A2		0x0980
#define INTF_R_PMAC_TX_U_ID_PHASE_OPT_A2_M		0x30
#define INTF_R_PMAC_TXD_PHASE_OPT_A2		0x0980
#define INTF_R_PMAC_TXD_PHASE_OPT_A2_M		0xC0
#define INTF_R_PMAC_TX_INFO_DLY_CNT_A2		0x0980
#define INTF_R_PMAC_TX_INFO_DLY_CNT_A2_M		0x700
#define INTF_R_PMAC_TDRDY_EXT_CNT_A2		0x0980
#define INTF_R_PMAC_TDRDY_EXT_CNT_A2_M		0x7000
#define INTF_R_MAC_SEL_A2		0x0980
#define INTF_R_MAC_SEL_A2_M		0xFF0000
#define INTF_R_PMAC_TBTT_A2		0x0980
#define INTF_R_PMAC_TBTT_A2_M		0x1000000
#define INTF_R_PMAC_PMAC_MOD_A2		0x0980
#define INTF_R_PMAC_PMAC_MOD_A2_M		0x2000000
#define INTF_R_PMAC_GNT_BT_A2		0x0980
#define INTF_R_PMAC_GNT_BT_A2_M		0x4000000
#define INTF_R_PMAC_GNT_BT_TX_A2		0x0980
#define INTF_R_PMAC_GNT_BT_TX_A2_M		0x8000000
#define INTF_R_PMAC_GNT_WL_A2		0x0980
#define INTF_R_PMAC_GNT_WL_A2_M		0x10000000
#define INTF_R_PMAC_LTE_RX_A2		0x0980
#define INTF_R_PMAC_LTE_RX_A2_M		0x20000000
#define INTF_R_PMAC_RXPKT_OK_A2		0x0980
#define INTF_R_PMAC_RXPKT_OK_A2_M		0x40000000
#define INTF_R_PMAC_RXPKT_FAIL_A2		0x0980
#define INTF_R_PMAC_RXPKT_FAIL_A2_M		0x80000000
#define INTF_R_MAC_SEL_FTM_A2		0x0984
#define INTF_R_MAC_SEL_FTM_A2_M		0x3
#define INTF_R_PMAC_FTM_EN_A2		0x0984
#define INTF_R_PMAC_FTM_EN_A2_M		0x10
#define INTF_R_BT_MODEM_TX_AND_A2		0x0984
#define INTF_R_BT_MODEM_TX_AND_A2_M		0x20
#define INTF_R_BT_MODEM_RX_AND0_A2		0x0984
#define INTF_R_BT_MODEM_RX_AND0_A2_M		0x40
#define INTF_R_BT_MODEM_RX_AND1_A2		0x0984
#define INTF_R_BT_MODEM_RX_AND1_A2_M		0x80
#define INTF_R_PMAC_FTM_RPT_TRIG_A2		0x0984
#define INTF_R_PMAC_FTM_RPT_TRIG_A2_M		0x100
#define INTF_R_MAC_VIRTUAL_CCA_SEL_A2		0x0984
#define INTF_R_MAC_VIRTUAL_CCA_SEL_A2_M		0x10000
#define INTF_R_MAC_SR_ENABLE_SEL_A2		0x0984
#define INTF_R_MAC_SR_ENABLE_SEL_A2_M		0x20000
#define INTF_R_PMAC_VIRTUAL_CCA_A2		0x0984
#define INTF_R_PMAC_VIRTUAL_CCA_A2_M		0x1000000
#define INTF_R_PMAC_SR_ENABLE_A2		0x0984
#define INTF_R_PMAC_SR_ENABLE_A2_M		0x2000000
#define INTF_R_MAC_SEL_RXD_A2		0x0988
#define INTF_R_MAC_SEL_RXD_A2_M		0x3F
#define INTF_R_RX_PMAC_EN_A2		0x0988
#define INTF_R_RX_PMAC_EN_A2_M		0x100
#define INTF_R_PMAC_RX_INVLD_PKT_A2		0x0988
#define INTF_R_PMAC_RX_INVLD_PKT_A2_M		0x200
#define INTF_R_PMAC_RX_ID_MATCH_A2		0x0988
#define INTF_R_PMAC_RX_ID_MATCH_A2_M		0x400
#define INTF_R_PMAC_DONT_RST_MAC_A2		0x0988
#define INTF_R_PMAC_DONT_RST_MAC_A2_M		0x800
#define INTF_R_PMAC_RX_TB_PPDU_STANDBY_A2		0x0988
#define INTF_R_PMAC_RX_TB_PPDU_STANDBY_A2_M		0x1000
#define INTF_R_PMAC_RX_TB_EN_A2		0x0988
#define INTF_R_PMAC_RX_TB_EN_A2_M		0x2000
#define INTF_R_MAC_RXD_PHASE_OPT_A2		0x0988
#define INTF_R_MAC_RXD_PHASE_OPT_A2_M		0xC000
#define INTF_R_TIME_RX_AIR_END_A2		0x0988
#define INTF_R_TIME_RX_AIR_END_A2_M		0x3F0000
#define INTF_R_TIME_RX_AIR_END_CCA_LAT_A2		0x0988
#define INTF_R_TIME_RX_AIR_END_CCA_LAT_A2_M		0x3F000000
#define INTF_R_PMAC_RX_TB_BUS_31_0_A2		0x098C
#define INTF_R_PMAC_RX_TB_BUS_31_0_A2_M		0xFFFFFFFF
#define INTF_R_PMAC_RX_TB_BUS_63_32_A2		0x0990
#define INTF_R_PMAC_RX_TB_BUS_63_32_A2_M		0xFFFFFFFF
#define INTF_R_MAC_SEL_BFMU_A2		0x0994
#define INTF_R_MAC_SEL_BFMU_A2_M		0xFF
#define INTF_R_PMAC_CSI_DATA_PAUSE_A2		0x0994
#define INTF_R_PMAC_CSI_DATA_PAUSE_A2_M		0x100
#define INTF_R_PMAC_NDP_STANDBY_A2		0x0994
#define INTF_R_PMAC_NDP_STANDBY_A2_M		0x200
#define INTF_R_PMAC_CSI_STANDBY_A2		0x0994
#define INTF_R_PMAC_CSI_STANDBY_A2_M		0x400
#define INTF_R_PMAC_SOUND_DONE_A2		0x0994
#define INTF_R_PMAC_SOUND_DONE_A2_M		0x800
#define INTF_R_PMAC_VHT_MU_USER_IDX_A2		0x0994
#define INTF_R_PMAC_VHT_MU_USER_IDX_A2_M		0x3000
#define INTF_R_PMAC_MIMO_PARA_EN_A2		0x0994
#define INTF_R_PMAC_MIMO_PARA_EN_A2_M		0x10000
#define INTF_R_PMAC_MIMO_FIELD_31_0_A2		0x0998
#define INTF_R_PMAC_MIMO_FIELD_31_0_A2_M		0xFFFFFFFF
#define INTF_R_PMAC_MIMO_FIELD_63_32_A2		0x099C
#define INTF_R_PMAC_MIMO_FIELD_63_32_A2_M		0xFFFFFFFF
#define INTF_R_PMAC_MIMO_FIELD_66_64_A2		0x09A0
#define INTF_R_PMAC_MIMO_FIELD_66_64_A2_M		0xFFFFFFFF
#define INTF_R_MAC_SEL_TXINFO_A2		0x09A4
#define INTF_R_MAC_SEL_TXINFO_A2_M		0xFFFFFFFF
#define INTF_R_TIME_RX_AIR_END_B_BW005_I_A2		0x09A8
#define INTF_R_TIME_RX_AIR_END_B_BW005_I_A2_M		0xFF
#define INTF_R_TIME_RX_AIR_END_B_BW010_I_A2		0x09A8
#define INTF_R_TIME_RX_AIR_END_B_BW010_I_A2_M		0xFF00
#define INTF_R_TIME_RX_AIR_END_B_BW020_I_A2		0x09A8
#define INTF_R_TIME_RX_AIR_END_B_BW020_I_A2_M		0xFF0000
#define INTF_R_TIME_RX_AIR_END_B_BW040_I_A2		0x09A8
#define INTF_R_TIME_RX_AIR_END_B_BW040_I_A2_M		0xFF000000
#define INTF_R_TIME_RX_AIR_END_B_BW080_I_A2		0x09AC
#define INTF_R_TIME_RX_AIR_END_B_BW080_I_A2_M		0xFF
#define INTF_R_TIME_RX_AIR_END_B_BW160_I_A2		0x09AC
#define INTF_R_TIME_RX_AIR_END_B_BW160_I_A2_M		0xFF00
#define INTF_R_TIME_RX_AIR_END_NHT6M_BW005_I_A2		0x09AC
#define INTF_R_TIME_RX_AIR_END_NHT6M_BW005_I_A2_M		0xFF0000
#define INTF_R_TIME_RX_AIR_END_NHT6M_BW010_I_A2		0x09AC
#define INTF_R_TIME_RX_AIR_END_NHT6M_BW010_I_A2_M		0xFF000000
#define INTF_R_TIME_RX_AIR_END_NHT6M_BW020_I_A2		0x09B0
#define INTF_R_TIME_RX_AIR_END_NHT6M_BW020_I_A2_M		0xFF
#define INTF_R_TIME_RX_AIR_END_NHT6M_BW040_I_A2		0x09B0
#define INTF_R_TIME_RX_AIR_END_NHT6M_BW040_I_A2_M		0xFF00
#define INTF_R_TIME_RX_AIR_END_NHT6M_BW080_I_A2		0x09B0
#define INTF_R_TIME_RX_AIR_END_NHT6M_BW080_I_A2_M		0xFF0000
#define INTF_R_TIME_RX_AIR_END_NHT6M_BW160_I_A2		0x09B0
#define INTF_R_TIME_RX_AIR_END_NHT6M_BW160_I_A2_M		0xFF000000
#define INTF_R_TIME_RX_AIR_END_BW005_I_A2		0x09B4
#define INTF_R_TIME_RX_AIR_END_BW005_I_A2_M		0xFF
#define INTF_R_TIME_RX_AIR_END_BW010_I_A2		0x09B4
#define INTF_R_TIME_RX_AIR_END_BW010_I_A2_M		0xFF00
#define INTF_R_TIME_RX_AIR_END_BW020_I_A2		0x09B4
#define INTF_R_TIME_RX_AIR_END_BW020_I_A2_M		0xFF0000
#define INTF_R_TIME_RX_AIR_END_BW040_I_A2		0x09B4
#define INTF_R_TIME_RX_AIR_END_BW040_I_A2_M		0xFF000000
#define INTF_R_TIME_RX_AIR_END_BW080_I_A2		0x09B8
#define INTF_R_TIME_RX_AIR_END_BW080_I_A2_M		0xFF
#define INTF_R_TIME_RX_AIR_END_BW160_I_A2		0x09B8
#define INTF_R_TIME_RX_AIR_END_BW160_I_A2_M		0xFF00
#define INTF_R_EN_CLR_CCA_BKUP_BY_DROP_I_A2		0x09B8
#define INTF_R_EN_CLR_CCA_BKUP_BY_DROP_I_A2_M		0x10000
#define INTF_R_EN_CCA_OPT_I_A2		0x09B8
#define INTF_R_EN_CCA_OPT_I_A2_M		0x20000
#define INTF_R_EN_RECCA_I_A2		0x09B8
#define INTF_R_EN_RECCA_I_A2_M		0x40000
#define INTF_R_PMAC_TRIG_TB_A2		0x09BC
#define INTF_R_PMAC_TRIG_TB_A2_M		0x1
#define INTF_R_PMAC_TB_TRIG_MODE_A2		0x09BC
#define INTF_R_PMAC_TB_TRIG_MODE_A2_M		0x6
#define INTF_R_MAC_INFO_RPT_SEL_A2		0x09BC
#define INTF_R_MAC_INFO_RPT_SEL_A2_M		0x10
#define INTF_R_TX_EN_A2		0x09C0
#define INTF_R_TX_EN_A2_M		0x1
#define INTF_R_TX_CONTINUOUS_EN_A2		0x09C4
#define INTF_R_TX_CONTINUOUS_EN_A2_M		0x1
#define INTF_R_TX_ACK_EN_A2		0x09C4
#define INTF_R_TX_ACK_EN_A2_M		0x2
#define INTF_R_TX_N_PACKET_EN_A2		0x09C4
#define INTF_R_TX_N_PACKET_EN_A2_M		0x10
#define INTF_R_TX_N_PACKET_PERIOD_50NS_A2		0x09C4
#define INTF_R_TX_N_PACKET_PERIOD_50NS_A2_M		0xFFFFFF00
#define INTF_R_TX_N_PACKET_A2		0x09C8
#define INTF_R_TX_N_PACKET_A2_M		0xFFFFFFFF
#define INTF_R_TAR_TXINFO_TXTP_EN_A2		0x09CC
#define INTF_R_TAR_TXINFO_TXTP_EN_A2_M		0x1
#define INTF_R_TAR_TXINFO_TXTP_A2		0x09CC
#define INTF_R_TAR_TXINFO_TXTP_A2_M		0x3F0
#define INTF_R_TX_20M_MODE_EN_A2		0x09D0
#define INTF_R_TX_20M_MODE_EN_A2_M		0x1
#define INTF_R_TXBF_DIS_A2		0x09D0
#define INTF_R_TXBF_DIS_A2_M		0x10
#define INTF_R_TX_1SSCSD_ENABLE_A2		0x09D0
#define INTF_R_TX_1SSCSD_ENABLE_A2_M		0x100
#define INTF_R_TXBF_TRIG_DAGC_NEW_A2		0x09D0
#define INTF_R_TXBF_TRIG_DAGC_NEW_A2_M		0x1000
#define INTF_R_MAC_SEL1_TXINFO_A2		0x09D4
#define INTF_R_MAC_SEL1_TXINFO_A2_M		0xFFFFFFFF
#define INTF_R_TB_LSIG_MATCH_TARGET_A2		0x09D8
#define INTF_R_TB_LSIG_MATCH_TARGET_A2_M		0xFFFFFF
#define INTF_R_TB_LSIG_MATCH_SEL_A2		0x09D8
#define INTF_R_TB_LSIG_MATCH_SEL_A2_M		0x1000000
#define INTF_R_TB_FIFO_IN_SEL_A2		0x09D8
#define INTF_R_TB_FIFO_IN_SEL_A2_M		0x2000000
#define NOT_SUPPORT_STBC_NSS_LMT_A2		0x0A00
#define NOT_SUPPORT_STBC_NSS_LMT_A2_M		0xF
#define NOT_SUPPORT_DCM_NSS_LMT_A2		0x0A00
#define NOT_SUPPORT_DCM_NSS_LMT_A2_M		0xF0
#define NOT_SUPPORT_NSS_LMT_A2		0x0A00
#define NOT_SUPPORT_NSS_LMT_A2_M		0xF00
#define NOT_SUPPORT_MU_BCC_NSS_LMT_A2		0x0A00
#define NOT_SUPPORT_MU_BCC_NSS_LMT_A2_M		0xF000
#define EN_LDPC_RX_IN_A2		0x0A00
#define EN_LDPC_RX_IN_A2_M		0x10000
#define HEMUR_MUMIMO_EN_A2		0x0A00
#define HEMUR_MUMIMO_EN_A2_M		0x20000
#define BYPASS_HE_ERR_BCC_UP242_A2		0x0A00
#define BYPASS_HE_ERR_BCC_UP242_A2_M		0x40000
#define BYPASS_HE_ERR_BCC_MCS_A2		0x0A00
#define BYPASS_HE_ERR_BCC_MCS_A2_M		0x80000
#define BYPASS_HE_ERR_MCS_A2		0x0A00
#define BYPASS_HE_ERR_MCS_A2_M		0x100000
#define BYPASS_HE_ERR_NSTS_TOT_A2		0x0A00
#define BYPASS_HE_ERR_NSTS_TOT_A2_M		0x200000
#define BYPASS_HE_ERR_SPATIAL_CONFIG_A2		0x0A00
#define BYPASS_HE_ERR_SPATIAL_CONFIG_A2_M		0x400000
#define BYPASS_HE_ERR_STBC_MIMO_A2		0x0A00
#define BYPASS_HE_ERR_STBC_MIMO_A2_M		0x800000
#define BYPASS_HE_ERR_DCM_MIMO_A2		0x0A00
#define BYPASS_HE_ERR_DCM_MIMO_A2_M		0x1000000
#define BYPASS_HE_ERR_STBC_DCM_A2		0x0A00
#define BYPASS_HE_ERR_STBC_DCM_A2_M		0x2000000
#define BYPASS_HE_NOT_SUPPORT_STBC_NSS_A2		0x0A00
#define BYPASS_HE_NOT_SUPPORT_STBC_NSS_A2_M		0x4000000
#define BYPASS_HE_NOT_SUPPORT_DCM_NSS_A2		0x0A00
#define BYPASS_HE_NOT_SUPPORT_DCM_NSS_A2_M		0x8000000
#define BYPASS_HE_NOT_SUPPORT_NSS_A2		0x0A00
#define BYPASS_HE_NOT_SUPPORT_NSS_A2_M		0x10000000
#define BYPASS_HE_NOT_SUPPORT_MU_BCC_NSS_A2		0x0A00
#define BYPASS_HE_NOT_SUPPORT_MU_BCC_NSS_A2_M		0x20000000
#define BYPASS_HE_NOT_SUPPORT_MU_MIMO_A2		0x0A00
#define BYPASS_HE_NOT_SUPPORT_MU_MIMO_A2_M		0x40000000
#define QBPSK_FLAG_FIX_A2		0x0A00
#define QBPSK_FLAG_FIX_A2_M		0x80000000
#define BYPASS_SMO_NDP_SEL_A2		0x0A04
#define BYPASS_SMO_NDP_SEL_A2_M		0x1
#define FORCE_LS_NDP_A2		0x0A04
#define FORCE_LS_NDP_A2_M		0x2
#define CQI_DD_OPT_A2		0x0A04
#define CQI_DD_OPT_A2_M		0x3FC
#define CQI_TRIG_SEL_A2		0x0A04
#define CQI_TRIG_SEL_A2_M		0x400
#define EN_PILOT_TRACKING_ONLY_A2		0x0A04
#define EN_PILOT_TRACKING_ONLY_A2_M		0x800
#define HE_SIGB_STF_DELAY_SPACING_A2		0x0A04
#define HE_SIGB_STF_DELAY_SPACING_A2_M		0xFF000
#define TB_LTF_TRACK_CNT_START_VAL_A2		0x0A04
#define TB_LTF_TRACK_CNT_START_VAL_A2_M		0x700000
#define PILOT_DC_ALIGN_SEL_A2		0x0A04
#define PILOT_DC_ALIGN_SEL_A2_M		0x800000
#define CQI_EN_5SS_UP_A2		0x0A04
#define CQI_EN_5SS_UP_A2_M		0x1000000
#define RESERVED_A2		0x0A04
#define RESERVED_A2_M		0xFE000000
#define STS_NDP_KEEP_COND_IN_IN_A2		0x0A08
#define STS_NDP_KEEP_COND_IN_IN_A2_M		0x1
#define FTM_T_OFF_PKT_CNT_TO_BRK_A2		0x0A08
#define FTM_T_OFF_PKT_CNT_TO_BRK_A2_M		0x3800
#define BWD_VERYLOW_SNR_MODE_EN_A2		0x0A08
#define BWD_VERYLOW_SNR_MODE_EN_A2_M		0x4000
#define CQI_CHK_2US_A2		0x0A08
#define CQI_CHK_2US_A2_M		0x18000
#define TB_RSSI_RPT_USR_SEL_A2		0x0A08
#define TB_RSSI_RPT_USR_SEL_A2_M		0xE0000
#define FD_AGC_STAGE0_KEEP_A2		0x0A0C
#define FD_AGC_STAGE0_KEEP_A2_M		0x1
#define RESERVED_IN_0C_A2		0x0A0C
#define RESERVED_IN_0C_A2_M		0xFFFFFFFC
#define DBCC_80P80_SEL_EVM_RPT_EN_A2		0x0A10
#define DBCC_80P80_SEL_EVM_RPT_EN_A2_M		0x1
#define RESERVED_IN_10_A2		0x0A10
#define RESERVED_IN_10_A2_M		0xFFFFFFFE
#define CCX_EN_A2		0x0C00
#define CCX_EN_A2_M		0x1
#define CCX_TRIG_OPT_A2		0x0C00
#define CCX_TRIG_OPT_A2_M		0x2
#define MEASUREMENT_TRIG_A2		0x0C00
#define MEASUREMENT_TRIG_A2_M		0x4
#define CCX_EDCCA_OPT_A2		0x0C00
#define CCX_EDCCA_OPT_A2_M		0x70
#define CCX_TXON_OPT_A2		0x0C00
#define CCX_TXON_OPT_A2_M		0x80
#define CLM_COUNTER_UNIT_A2		0x0C00
#define CLM_COUNTER_UNIT_A2_M		0xC00
#define CLM_EN_A2		0x0C00
#define CLM_EN_A2_M		0x1000
#define CLM_CCA_OPT_A2		0x0C00
#define CLM_CCA_OPT_A2_M		0xE000
#define CLM_PERIOD_A2		0x0C00
#define CLM_PERIOD_A2_M		0xFFFF0000
#define CLM_EDCCA_PERIOD_A2		0x0C04
#define CLM_EDCCA_PERIOD_A2_M		0xFFFF
#define CLM_EDCCA_COUNTER_UNIT_A2		0x0C04
#define CLM_EDCCA_COUNTER_UNIT_A2_M		0x30000
#define CLM_EDCCA_EN_A2		0x0C04
#define CLM_EDCCA_EN_A2_M		0x40000
#define CLM_FROM_DBG_SEL_A2		0x0C04
#define CLM_FROM_DBG_SEL_A2_M		0x3F00000
#define DPD_LBK_EFEM_EN_A2		0x0C04
#define DPD_LBK_EFEM_EN_A2_M		0x10000000
#define NHM_PERIOD_A2		0x0C08
#define NHM_PERIOD_A2_M		0xFFFF
#define NHM_COUNTER_UNIT_A2		0x0C08
#define NHM_COUNTER_UNIT_A2_M		0x30000
#define NHM_EN_A2		0x0C08
#define NHM_EN_A2_M		0x40000
#define NHM_IGNORE_CCA_A2		0x0C08
#define NHM_IGNORE_CCA_A2_M		0x80000
#define NHM_TH0_A2		0x0C08
#define NHM_TH0_A2_M		0xFF000000
#define NHM_TH1_A2		0x0C0C
#define NHM_TH1_A2_M		0xFF
#define NHM_TH2_A2		0x0C0C
#define NHM_TH2_A2_M		0xFF00
#define NHM_TH3_A2		0x0C0C
#define NHM_TH3_A2_M		0xFF0000
#define NHM_TH4_A2		0x0C0C
#define NHM_TH4_A2_M		0xFF000000
#define NHM_TH5_A2		0x0C10
#define NHM_TH5_A2_M		0xFF
#define NHM_TH6_A2		0x0C10
#define NHM_TH6_A2_M		0xFF00
#define NHM_TH7_A2		0x0C10
#define NHM_TH7_A2_M		0xFF0000
#define NHM_TH8_A2		0x0C10
#define NHM_TH8_A2_M		0xFF000000
#define NHM_TH9_A2		0x0C14
#define NHM_TH9_A2_M		0xFF
#define NHM_TH10_A2		0x0C14
#define NHM_TH10_A2_M		0xFF00
#define NHM_PWDB_METHOD_SEL_A2		0x0C14
#define NHM_PWDB_METHOD_SEL_A2_M		0x30000
#define NHM_PWDB_PATH_SEL_A2		0x0C14
#define NHM_PWDB_PATH_SEL_A2_M		0xF00000
#define AVG_IDLE_PW_IDX_A2		0x0C14
#define AVG_IDLE_PW_IDX_A2_M		0x7000000
#define T2F_BRK_CNT_END_A2		0x0C14
#define T2F_BRK_CNT_END_A2_M		0x38000000
#define T2F_IDLE_CNT_BRK_SWITCH_A2		0x0C14
#define T2F_IDLE_CNT_BRK_SWITCH_A2_M		0x40000000
#define T2F_HE_CDD_SKIP_EN_A2		0x0C14
#define T2F_HE_CDD_SKIP_EN_A2_M		0x80000000
#define FAHM_EN_A2		0x0C18
#define FAHM_EN_A2_M		0x1
#define FAHM_EN_OFDM_A2		0x0C18
#define FAHM_EN_OFDM_A2_M		0x2
#define FAHM_EN_CCK_A2		0x0C18
#define FAHM_EN_CCK_A2_M		0x4
#define FAHM_NUM_CANDIDATE_A2		0x0C18
#define FAHM_NUM_CANDIDATE_A2_M		0x38
#define FAHM_DEN_CANDIDATE_A2		0x0C18
#define FAHM_DEN_CANDIDATE_A2_M		0x1C0
#define FAHM_EN_TH_LMT_A2		0x0C18
#define FAHM_EN_TH_LMT_A2_M		0x200
#define FAHM_COUNTER_UNIT_A2		0x0C18
#define FAHM_COUNTER_UNIT_A2_M		0xC00
#define FAHM_TH_UP_LMT_A2		0x0C18
#define FAHM_TH_UP_LMT_A2_M		0xF000
#define FAHM_PERIOD_A2		0x0C18
#define FAHM_PERIOD_A2_M		0xFFFF0000
#define FAHM_CRC32_ERR_LEGACY_A2		0x0C1C
#define FAHM_CRC32_ERR_LEGACY_A2_M		0x1
#define FAHM_AMPDU_CRC32_OPT_A2		0x0C1C
#define FAHM_AMPDU_CRC32_OPT_A2_M		0x2
#define RX_TD_CKEN_OFDM_A2		0x0C1C
#define RX_TD_CKEN_OFDM_A2_M		0x4
#define FAHM_PWDB_SEL_A2		0x0C1C
#define FAHM_PWDB_SEL_A2_M		0x70
#define FAHM_TH0_A2		0x0C1C
#define FAHM_TH0_A2_M		0xFF0000
#define FAHM_TH1_A2		0x0C1C
#define FAHM_TH1_A2_M		0xFF000000
#define FAHM_TH2_A2		0x0C20
#define FAHM_TH2_A2_M		0xFF
#define FAHM_TH3_A2		0x0C20
#define FAHM_TH3_A2_M		0xFF00
#define FAHM_TH4_A2		0x0C20
#define FAHM_TH4_A2_M		0xFF0000
#define FAHM_TH5_A2		0x0C20
#define FAHM_TH5_A2_M		0xFF000000
#define FAHM_TH6_A2		0x0C24
#define FAHM_TH6_A2_M		0xFF
#define FAHM_TH7_A2		0x0C24
#define FAHM_TH7_A2_M		0xFF00
#define FAHM_TH8_A2		0x0C24
#define FAHM_TH8_A2_M		0xFF0000
#define FAHM_TH9_A2		0x0C24
#define FAHM_TH9_A2_M		0xFF000000
#define FAHM_TH10_A2		0x0C28
#define FAHM_TH10_A2_M		0xFF
#define FAHM_DIS_COUNT_EACH_MPDU_A2		0x0C28
#define FAHM_DIS_COUNT_EACH_MPDU_A2_M		0x100
#define IFS_COLLECT_EN_A2		0x0C28
#define IFS_COLLECT_EN_A2_M		0x1000
#define IFS_COUNTER_CLR_A2		0x0C28
#define IFS_COUNTER_CLR_A2_M		0x2000
#define IFS_COUNTER_UNIT_A2		0x0C28
#define IFS_COUNTER_UNIT_A2_M		0xC000
#define IFS_COLLECT_TOTAL_TIME_A2		0x0C28
#define IFS_COLLECT_TOTAL_TIME_A2_M		0xFFFF0000
#define IFS_T1_TH_LOW_A2		0x0C2C
#define IFS_T1_TH_LOW_A2_M		0x7FFF
#define IFS_T1_EN_A2		0x0C2C
#define IFS_T1_EN_A2_M		0x8000
#define IFS_T1_TH_HIGH_A2		0x0C2C
#define IFS_T1_TH_HIGH_A2_M		0xFFFF0000
#define IFS_T2_TH_LOW_A2		0x0C30
#define IFS_T2_TH_LOW_A2_M		0x7FFF
#define IFS_T2_EN_A2		0x0C30
#define IFS_T2_EN_A2_M		0x8000
#define IFS_T2_TH_HIGH_A2		0x0C30
#define IFS_T2_TH_HIGH_A2_M		0xFFFF0000
#define IFS_T3_TH_LOW_A2		0x0C34
#define IFS_T3_TH_LOW_A2_M		0x7FFF
#define IFS_T3_EN_A2		0x0C34
#define IFS_T3_EN_A2_M		0x8000
#define IFS_T3_TH_HIGH_A2		0x0C34
#define IFS_T3_TH_HIGH_A2_M		0xFFFF0000
#define IFS_T4_TH_LOW_A2		0x0C38
#define IFS_T4_TH_LOW_A2_M		0x7FFF
#define IFS_T4_EN_A2		0x0C38
#define IFS_T4_EN_A2_M		0x8000
#define IFS_T4_TH_HIGH_A2		0x0C38
#define IFS_T4_TH_HIGH_A2_M		0xFFFF0000
#define EN_AGC_A2		0x0C3C
#define EN_AGC_A2_M		0x1
#define EN_DFIR_TMP_A2		0x0C3C
#define EN_DFIR_TMP_A2_M		0x2
#define EN_ACI_DET_TMP_A2		0x0C3C
#define EN_ACI_DET_TMP_A2_M		0x4
#define EN_DCCL_TMP_A2		0x0C3C
#define EN_DCCL_TMP_A2_M		0x8
#define EN_NBIFLT_TMP_A2		0x0C3C
#define EN_NBIFLT_TMP_A2_M		0x10
#define EN_SUBFLT_TMP_A2		0x0C3C
#define EN_SUBFLT_TMP_A2_M		0x20
#define OPT_PW_A2		0x0C3C
#define OPT_PW_A2_M		0x40
#define DC_EN_A2		0x0C3C
#define DC_EN_A2_M		0x80
#define SMF_EN_A2		0x0C3C
#define SMF_EN_A2_M		0x100
#define DIS_PD_FLAG_A2		0x0C3C
#define DIS_PD_FLAG_A2_M		0x200
#define DBG_OPT_SYNC_A2		0x0C3C
#define DBG_OPT_SYNC_A2_M		0x400
#define DIS_GATE_SYNC_PATH_BY_TXON_A2		0x0C3C
#define DIS_GATE_SYNC_PATH_BY_TXON_A2_M		0x800
#define DIS_RST_SYNC_PATH_BY_TXON_A2		0x0C3C
#define DIS_RST_SYNC_PATH_BY_TXON_A2_M		0x1000
#define EN_2ND20_A2		0x0C3C
#define EN_2ND20_A2_M		0x2000
#define SYNC_RST_OPT_A2		0x0C3C
#define SYNC_RST_OPT_A2_M		0xC000
#define BYPASS_BW20_INDICATE_A2		0x0C3C
#define BYPASS_BW20_INDICATE_A2_M		0x10000
#define FORCE_RXSC_EN_A2		0x0C3C
#define FORCE_RXSC_EN_A2_M		0x20000
#define FORCE_RXSC_A2		0x0C3C
#define FORCE_RXSC_A2_M		0x40000
#define FINE_TUNE_PROCESS_DELAY_EXT_A2		0x0C3C
#define FINE_TUNE_PROCESS_DELAY_EXT_A2_M		0x80000
#define FINE_TUNE_STOP_LMT_EXT_A2		0x0C3C
#define FINE_TUNE_STOP_LMT_EXT_A2_M		0x100000
#define DIS_RST_CR_OFST_BY_RFGC_A2		0x0C3C
#define DIS_RST_CR_OFST_BY_RFGC_A2_M		0x200000
#define LONG_CFO_EST_EN_A2		0x0C3C
#define LONG_CFO_EST_EN_A2_M		0x400000
#define LONG_CFO_EST_SEL_A2		0x0C3C
#define LONG_CFO_EST_SEL_A2_M		0x800000
#define RST_AGC_DCNF_BY_TRIG_A2		0x0C3C
#define RST_AGC_DCNF_BY_TRIG_A2_M		0x1000000
#define DIS_RST_CNT_BY_AGCSTS_CHANGE_A2		0x0C3C
#define DIS_RST_CNT_BY_AGCSTS_CHANGE_A2_M		0x2000000
#define SYNC_ALWAYS_ON_A2		0x0C3C
#define SYNC_ALWAYS_ON_A2_M		0x4000000
#define SBFLT5M_EN_TMP_A2		0x0C3C
#define SBFLT5M_EN_TMP_A2_M		0x8000000
#define SBDFT_FINE_CFO_EN_A2		0x0C3C
#define SBDFT_FINE_CFO_EN_A2_M		0x10000000
#define CFO_ANT_SUM_RTL_A2		0x0C3C
#define CFO_ANT_SUM_RTL_A2_M		0x20000000
#define MANUAL_COARSE_CFO_EN_A2		0x0C3C
#define MANUAL_COARSE_CFO_EN_A2_M		0x40000000
#define MANUAL_FINE_CFO_EN_A2		0x0C3C
#define MANUAL_FINE_CFO_EN_A2_M		0x80000000
#define CDD0_COUNT_LMT_RTL_A2		0x0C40
#define CDD0_COUNT_LMT_RTL_A2_M		0x1F
#define CDD0_JUMP_SUB_TUNE_RTL_A2		0x0C40
#define CDD0_JUMP_SUB_TUNE_RTL_A2_M		0x3E0
#define CDD0_DELAY_SPREAD_SIZE_RTL_A2		0x0C40
#define CDD0_DELAY_SPREAD_SIZE_RTL_A2_M		0x3C00
#define SYNC_DATA_DELAY_DIFF_A2		0x0C40
#define SYNC_DATA_DELAY_DIFF_A2_M		0x1FC000
#define MANUAL_COARSE_CFO_A2		0x0C40
#define MANUAL_COARSE_CFO_A2_M		0xFFE00000
#define L1_L2_PROCESS_DELAY_CFO_A2		0x0C44
#define L1_L2_PROCESS_DELAY_CFO_A2_M		0xF
#define SYNC_DATA_DELAY_DIFF_CFO_A2		0x0C44
#define SYNC_DATA_DELAY_DIFF_CFO_A2_M		0x7F0
#define FIX_SYNC_DGAIN_EN_A2		0x0C44
#define FIX_SYNC_DGAIN_EN_A2_M		0x800
#define OFST_SYNC_DAGC_A2		0x0C44
#define OFST_SYNC_DAGC_A2_M		0xF000
#define SYNC_DAGC_FREE_RUN_A2		0x0C44
#define SYNC_DAGC_FREE_RUN_A2_M		0x10000
#define FIX_SYNC_DGAIN_PWDB_A2		0x0C44
#define FIX_SYNC_DGAIN_PWDB_A2_M		0xFE0000
#define FIX_SYNC_DGAIN_A2		0x0C44
#define FIX_SYNC_DGAIN_A2_M		0xFF000000
#define MANUAL_FINE_CFO_A2		0x0C48
#define MANUAL_FINE_CFO_A2_M		0x3FFF
#define L1_CFO_CMP_EN_RTL_A2		0x0C48
#define L1_CFO_CMP_EN_RTL_A2_M		0x4000
#define DIS_CCA_MASK_A2		0x0C48
#define DIS_CCA_MASK_A2_M		0x8000
#define FOLLOW_MAC_NDP_A2		0x0C48
#define FOLLOW_MAC_NDP_A2_M		0x10000
#define EN_LDPC_RX_A2		0x0C48
#define EN_LDPC_RX_A2_M		0x20000
#define VHTLEN_USE_LSIG_RX_BCC_A2		0x0C48
#define VHTLEN_USE_LSIG_RX_BCC_A2_M		0x40000
#define VHTLEN_USE_LSIG_RX_LDPC_A2		0x0C48
#define VHTLEN_USE_LSIG_RX_LDPC_A2_M		0x80000
#define RFC_TX_RATE_BIAS_AT_DL_OFDMA_A2		0x0C48
#define RFC_TX_RATE_BIAS_AT_DL_OFDMA_A2_M		0x300000
#define EN_SYNCDAGC_RFGCUP_A2		0x0C48
#define EN_SYNCDAGC_RFGCUP_A2_M		0x400000
#define RST_AGC_RPT_A2		0x0C48
#define RST_AGC_RPT_A2_M		0x800000
#define EN_AGC_RPT_A2		0x0C48
#define EN_AGC_RPT_A2_M		0x1000000
#define EN_FREERUN_A2		0x0C48
#define EN_FREERUN_A2_M		0x2000000
#define OPT_FREERUN_A2		0x0C48
#define OPT_FREERUN_A2_M		0x4000000
#define SIZE_PWCAL_FREERUN_A2		0x0C48
#define SIZE_PWCAL_FREERUN_A2_M		0x18000000
#define HE_TB_RTL_A2		0x0C48
#define HE_TB_RTL_A2_M		0x20000000
#define SNDCCA_GNTBT_EN_A2		0x0C48
#define SNDCCA_GNTBT_EN_A2_M		0x40000000
#define DIS_RST_BY_OFDM_ENABLE_A2		0x0C48
#define DIS_RST_BY_OFDM_ENABLE_A2_M		0x80000000
#define NCLKWAIT_LGY_A2		0x0C4C
#define NCLKWAIT_LGY_A2_M		0x3F
#define NCLKWAIT_HE_A2		0x0C4C
#define NCLKWAIT_HE_A2_M		0xFC0
#define NCLKWAIT_ANTSW_A2		0x0C4C
#define NCLKWAIT_ANTSW_A2_M		0x3F000
#define NCLKWAIT_CCK_A2		0x0C4C
#define NCLKWAIT_CCK_A2_M		0xFC0000
#define NCLKWAIT_PRE_A2		0x0C4C
#define NCLKWAIT_PRE_A2_M		0x3F000000
#define NCLKWAIT_MANUAL_EN_A2		0x0C4C
#define NCLKWAIT_MANUAL_EN_A2_M		0x40000000
#define NCLKPW_MANUAL_EN_A2		0x0C4C
#define NCLKPW_MANUAL_EN_A2_M		0x80000000
#define NCLKWAIT_TIAEXTRA_A2		0x0C50
#define NCLKWAIT_TIAEXTRA_A2_M		0x3F
#define NCLKPW_MANUAL_PRE0_A2		0x0C50
#define NCLKPW_MANUAL_PRE0_A2_M		0xC0
#define NCLKPW_MANUAL_PRE1_A2		0x0C50
#define NCLKPW_MANUAL_PRE1_A2_M		0x300
#define MASK_POP_START_A2		0x0C50
#define MASK_POP_START_A2_M		0x1C00
#define MASK_POP_STOP_A2		0x0C50
#define MASK_POP_STOP_A2_M		0xFE000
#define DLY_FINETUNE_STF_A2		0x0C50
#define DLY_FINETUNE_STF_A2_M		0xFF00000
#define CG_RSSI_A2		0x0C54
#define CG_RSSI_A2_M		0x1
#define CG_SYNC_COMM_A2		0x0C54
#define CG_SYNC_COMM_A2_M		0x2
#define CG_BY_B_CCA_0_A2		0x0C54
#define CG_BY_B_CCA_0_A2_M		0x4
#define CG_BY_B_CCA_1_A2		0x0C54
#define CG_BY_B_CCA_1_A2_M		0x8
#define DIS_RST_SYNC_FSM_BY_B_PD_HIT_A2		0x0C54
#define DIS_RST_SYNC_FSM_BY_B_PD_HIT_A2_M		0x10
#define EN_PPDU_FIX_GAIN_A2		0x0C54
#define EN_PPDU_FIX_GAIN_A2_M		0x20
#define EN_CCA_PW_TH_A2		0x0C54
#define EN_CCA_PW_TH_A2_M		0x40
#define DIS_1RCCA_CCK_A2		0x0C54
#define DIS_1RCCA_CCK_A2_M		0x80
#define PATH_EN_NOT_FIND_80P80_A2		0x0C54
#define PATH_EN_NOT_FIND_80P80_A2_M		0xF00
#define DIS_CHANGE_PATH_80P80_A2		0x0C54
#define DIS_CHANGE_PATH_80P80_A2_M		0x1000
#define DIS_BRK_NOT_FIND_80P80_A2		0x0C54
#define DIS_BRK_NOT_FIND_80P80_A2_M		0x2000
#define BW80P80_A2		0x0C54
#define BW80P80_A2_M		0x1C000
#define HALT_WAIT_80P80_BY_RFGC_SEG0_A2		0x0C54
#define HALT_WAIT_80P80_BY_RFGC_SEG0_A2_M		0x20000
#define HALT_WAIT_80P80_BY_RFGC_SEG1_A2		0x0C54
#define HALT_WAIT_80P80_BY_RFGC_SEG1_A2_M		0x40000
#define DIS_1RCCA_OFDM_A2		0x0C54
#define DIS_1RCCA_OFDM_A2_M		0x80000
#define NSS_DEFINE_OPT_A2		0x0C54
#define NSS_DEFINE_OPT_A2_M		0x100000
#define BRK_RXTD_OPT_A2		0x0C54
#define BRK_RXTD_OPT_A2_M		0xFE00000
#define EN_SBDFT_A2		0x0C54
#define EN_SBDFT_A2_M		0x10000000
#define DIS_RST_BY_DIS_PD_FLAG_A2		0x0C54
#define DIS_RST_BY_DIS_PD_FLAG_A2_M		0x20000000
#define EN_RST_CHANGE_CORNER_A2		0x0C54
#define EN_RST_CHANGE_CORNER_A2_M		0x40000000
#define EN_POP_WHEN_TB_A2		0x0C54
#define EN_POP_WHEN_TB_A2_M		0x80000000
#define MASK_LSB_RXDFIR_A2		0x0C58
#define MASK_LSB_RXDFIR_A2_M		0xF
#define MASK_LSB_SYNC_PATH_A2		0x0C58
#define MASK_LSB_SYNC_PATH_A2_M		0xF0
#define TB_STS_ON_A2		0x0C58
#define TB_STS_ON_A2_M		0xFF00
#define SEL_RPTREG_A2		0x0C58
#define SEL_RPTREG_A2_M		0x30000
#define PW_HIT_OPT_A2		0x0C58
#define PW_HIT_OPT_A2_M		0x40000
#define PREAGC_RPT_OPT_A2		0x0C58
#define PREAGC_RPT_OPT_A2_M		0x80000
#define PATH_EN_FIX_A2		0x0C58
#define PATH_EN_FIX_A2_M		0x100000
#define TB_SYNC_PATH_END_OPT_A2		0x0C58
#define TB_SYNC_PATH_END_OPT_A2_M		0x200000
#define EN_SYNC_WHEN_TB_FIX_MODE_A2		0x0C58
#define EN_SYNC_WHEN_TB_FIX_MODE_A2_M		0x400000
#define TB_BW_COMB_OPT_A2		0x0C58
#define TB_BW_COMB_OPT_A2_M		0x800000
#define ELNA_INIT_IDX_A2		0x0C58
#define ELNA_INIT_IDX_A2_M		0x1000000
#define DIS_CCA_SPOOF_A2		0x0C58
#define DIS_CCA_SPOOF_A2_M		0x2000000
#define FORCE_CCA_SPOOF_A2		0x0C58
#define FORCE_CCA_SPOOF_A2_M		0x4000000
#define OPT_TB_KEEP_A2		0x0C58
#define OPT_TB_KEEP_A2_M		0x8000000
#define ON_SYNC_PATH_COMM_A2		0x0C58
#define ON_SYNC_PATH_COMM_A2_M		0x10000000
#define CONTI_CCA_PW_TH_A2		0x0C58
#define CONTI_CCA_PW_TH_A2_M		0x20000000
#define OPT_LMT_CCA_PW_TH_A2		0x0C58
#define OPT_LMT_CCA_PW_TH_A2_M		0xC0000000
#define LMT_PPDU_FIX_GAIN_A2		0x0C5C
#define LMT_PPDU_FIX_GAIN_A2_M		0xFF
#define LMT_CCA_PW_TH_A2		0x0C5C
#define LMT_CCA_PW_TH_A2_M		0xFF00
#define AGC_BT_SEL_PATH0_A2		0x0C5C
#define AGC_BT_SEL_PATH0_A2_M		0x30000
#define AGC_BT_SEL_PATH1_A2		0x0C5C
#define AGC_BT_SEL_PATH1_A2_M		0xC0000
#define AGC_BT_SEL_PATH2_A2		0x0C5C
#define AGC_BT_SEL_PATH2_A2_M		0x300000
#define AGC_BT_SEL_PATH3_A2		0x0C5C
#define AGC_BT_SEL_PATH3_A2_M		0xC00000
#define EN_TB_CCA_LMT_A2		0x0C5C
#define EN_TB_CCA_LMT_A2_M		0x1000000
#define TB_CCA_LMT_A2		0x0C5C
#define TB_CCA_LMT_A2_M		0xFE000000
#define IQK_DPK_CLK_ON_A2		0x0C60
#define IQK_DPK_CLK_ON_A2_M		0x1
#define EN_IOQ_IQK_DPK_A2		0x0C60
#define EN_IOQ_IQK_DPK_A2_M		0x2
#define IQK_OFDM_CCA_FORCE_ON_A2		0x0C60
#define IQK_OFDM_CCA_FORCE_ON_A2_M		0x4
#define IQK_CCK_CCA_FORCE_ON_A2		0x0C60
#define IQK_CCK_CCA_FORCE_ON_A2_M		0x8
#define RST_COMM_3_0__A2		0x0C60
#define RST_COMM_3_0__A2_M		0xF0
#define RST_COMM_SYNC_3_0__A2		0x0C60
#define RST_COMM_SYNC_3_0__A2_M		0xF00
#define RST_SYNC_3_0__A2		0x0C60
#define RST_SYNC_3_0__A2_M		0xF000
#define RST_COMM_5_4__A2		0x0C60
#define RST_COMM_5_4__A2_M		0x30000
#define RST_COMM_SYNC_5_4__A2		0x0C60
#define RST_COMM_SYNC_5_4__A2_M		0xC0000
#define RST_SYNC_5_4__A2		0x0C60
#define RST_SYNC_5_4__A2_M		0x300000
#define DLY_DET_OUT_A2		0x0C60
#define DLY_DET_OUT_A2_M		0xC00000
#define DLY_NORMAL_DET_OUT_A2		0x0C60
#define DLY_NORMAL_DET_OUT_A2_M		0x3000000
#define SNIFFER_MODE_A2		0x0C60
#define SNIFFER_MODE_A2_M		0x3C000000
#define OPT_LMT_PPDU_FIX_GAIN_A2		0x0C60
#define OPT_LMT_PPDU_FIX_GAIN_A2_M		0xC0000000
#define RFC_TX_CCK_IND_DIS_SEL_A2		0x0C64
#define RFC_TX_CCK_IND_DIS_SEL_A2_M		0xF
#define OPT_EN_CCA_PW_TH_A2		0x0C64
#define OPT_EN_CCA_PW_TH_A2_M		0x30
#define EN_2ND20_BW_A2		0x0C64
#define EN_2ND20_BW_A2_M		0x40
#define CG_BY_OFDM_ENABLE_0_A2		0x0C64
#define CG_BY_OFDM_ENABLE_0_A2_M		0x80
#define CG_BY_OFDM_ENABLE_1_A2		0x0C64
#define CG_BY_OFDM_ENABLE_1_A2_M		0x100
#define DIS_SBDFT_A2		0x0C64
#define DIS_SBDFT_A2_M		0x200
#define FPGA_OPT_PRD_A2		0x0C64
#define FPGA_OPT_PRD_A2_M		0xC00
#define MUX_ST_POP_A2		0x0C64
#define MUX_ST_POP_A2_M		0xF000
#define MUX_ST_VLD_POP_A2		0x0C64
#define MUX_ST_VLD_POP_A2_M		0xF0000
#define EN_CFIR_MODEL_A2		0x0C64
#define EN_CFIR_MODEL_A2_M		0x100000
#define LOCK_NBIFLT_A2		0x0C64
#define LOCK_NBIFLT_A2_M		0x200000
#define MANUAL_EN_CCA_PW_TH_A2		0x0C64
#define MANUAL_EN_CCA_PW_TH_A2_M		0x400000
#define CCA_PW_TH_A2		0x0C64
#define CCA_PW_TH_A2_M		0x7F800000
#define CCA_PW_TH_PRIORITY_A2		0x0C64
#define CCA_PW_TH_PRIORITY_A2_M		0x80000000
#define MAX_CNT_POP_A2		0x0C68
#define MAX_CNT_POP_A2_M		0xFF
#define CCA_MASK_CNT_POP_A2		0x0C68
#define CCA_MASK_CNT_POP_A2_M		0xFF00
#define OPT_ANT_EN_RSSI_A2		0x0C68
#define OPT_ANT_EN_RSSI_A2_M		0x10000
#define EN_NCLKWAIT_BY_IDX_A2		0x0C68
#define EN_NCLKWAIT_BY_IDX_A2_M		0x20000
#define OPT_MASK_POP_A2		0x0C68
#define OPT_MASK_POP_A2_M		0x40000
#define SYNCDLY_OFST_A2		0x0C68
#define SYNCDLY_OFST_A2_M		0xF80000
#define EN_SYNCDLY_OFST_PRIM_A2		0x0C68
#define EN_SYNCDLY_OFST_PRIM_A2_M		0x1000000
#define EN_SYNCDLY_OFST_DFE_A2		0x0C68
#define EN_SYNCDLY_OFST_DFE_A2_M		0x2000000
#define EN_SYNCDLY_OFST_DCCL_A2		0x0C68
#define EN_SYNCDLY_OFST_DCCL_A2_M		0x4000000
#define EN_SYNCDLY_OFST_SYNC_A2		0x0C68
#define EN_SYNCDLY_OFST_SYNC_A2_M		0x8000000
#define SBD_FAIL_OPT_A2		0x0C68
#define SBD_FAIL_OPT_A2_M		0x10000000
#define EN_POP_CFOE_LATE_A2		0x0C68
#define EN_POP_CFOE_LATE_A2_M		0x20000000
#define DIS_POP_CFOE_A2		0x0C68
#define DIS_POP_CFOE_A2_M		0x40000000
#define FORCE_SBD_BY_SYNC_DAGC_A2		0x0C68
#define FORCE_SBD_BY_SYNC_DAGC_A2_M		0x80000000
#define IQK_DPK_COM_RST_A2		0x0C6C
#define IQK_DPK_COM_RST_A2_M		0x1
#define FAGCRDY_DLY_A2		0x0C6C
#define FAGCRDY_DLY_A2_M		0x1E
#define INITRST_BY_BACKINIT_A2		0x0C6C
#define INITRST_BY_BACKINIT_A2_M		0x20
#define POP_MISS_BRK_EN_A2		0x0C6C
#define POP_MISS_BRK_EN_A2_M		0x40
#define RPT_CNT_OPT_A2		0x0C6C
#define RPT_CNT_OPT_A2_M		0x380
#define OPT_VLD_POP_A2		0x0C6C
#define OPT_VLD_POP_A2_M		0x400
#define CH_MUX_ST_MANUAL_A2		0x0C6C
#define CH_MUX_ST_MANUAL_A2_M		0x800
#define BT_GNT_SEG_OPT_A2		0x0C6C
#define BT_GNT_SEG_OPT_A2_M		0x3000
#define EN_PRERDY_BY_MAXITER_A2		0x0C6C
#define EN_PRERDY_BY_MAXITER_A2_M		0x4000
#define RXTD_RESERVED_1_A2		0x0C6C
#define RXTD_RESERVED_1_A2_M		0xFFFF8000
#define IQK_COM_TX_PATH_EN_FORCE_VAL_A2		0x0C70
#define IQK_COM_TX_PATH_EN_FORCE_VAL_A2_M		0xF
#define IQK_COM_TX_PATH_EN_FORCE_ON_A2		0x0C70
#define IQK_COM_TX_PATH_EN_FORCE_ON_A2_M		0x10
#define IQK_COM_RX_PATH_EN_FORCE_VAL_A2		0x0C70
#define IQK_COM_RX_PATH_EN_FORCE_VAL_A2_M		0x1E0
#define IQK_COM_RX_PATH_EN_FORCE_ON_A2		0x0C70
#define IQK_COM_RX_PATH_EN_FORCE_ON_A2_M		0x200
#define COLLISION_DET_EN_A2		0x0C70
#define COLLISION_DET_EN_A2_M		0x400
#define COLLISION_R2T_TH_A2		0x0C70
#define COLLISION_R2T_TH_A2_M		0xF800
#define COLLISION_R2T_PW_TIMING_A2		0x0C70
#define COLLISION_R2T_PW_TIMING_A2_M		0x30000
#define COLLISION_T2R_PW_TIMING_A2		0x0C70
#define COLLISION_T2R_PW_TIMING_A2_M		0x40000
#define COLLISION_PRIMARY_FLAG_A2		0x0C70
#define COLLISION_PRIMARY_FLAG_A2_M		0x80000
#define TX_COLLISION_T2R_ST_A2		0x0C70
#define TX_COLLISION_T2R_ST_A2_M		0x3F00000
#define TX_COLLISION_R2T_ST_A2		0x0C70
#define TX_COLLISION_R2T_ST_A2_M		0xFC000000
#define COLLISION_T2R_TH_MCS0_A2		0x0C74
#define COLLISION_T2R_TH_MCS0_A2_M		0x1F
#define COLLISION_T2R_TH_MCS1_A2		0x0C74
#define COLLISION_T2R_TH_MCS1_A2_M		0x3E0
#define COLLISION_T2R_TH_MCS2_A2		0x0C74
#define COLLISION_T2R_TH_MCS2_A2_M		0x7C00
#define COLLISION_T2R_TH_MCS3_A2		0x0C74
#define COLLISION_T2R_TH_MCS3_A2_M		0xF8000
#define COLLISION_T2R_TH_MCS4_A2		0x0C74
#define COLLISION_T2R_TH_MCS4_A2_M		0x1F00000
#define COLLISION_T2R_TH_MCS5_A2		0x0C74
#define COLLISION_T2R_TH_MCS5_A2_M		0x3E000000
#define PD_BOOST_FOR_40M_A2		0x0C74
#define PD_BOOST_FOR_40M_A2_M		0x40000000
#define TX_COLLISION_OR_CCA_MASK_A2		0x0C74
#define TX_COLLISION_OR_CCA_MASK_A2_M		0x80000000
#define COLLISION_T2R_TH_MCS6_A2		0x0C78
#define COLLISION_T2R_TH_MCS6_A2_M		0x1F
#define COLLISION_T2R_TH_MCS7_A2		0x0C78
#define COLLISION_T2R_TH_MCS7_A2_M		0x3E0
#define COLLISION_T2R_TH_MCS8_A2		0x0C78
#define COLLISION_T2R_TH_MCS8_A2_M		0x7C00
#define COLLISION_T2R_TH_MCS9_A2		0x0C78
#define COLLISION_T2R_TH_MCS9_A2_M		0xF8000
#define COLLISION_T2R_TH_MCS10_A2		0x0C78
#define COLLISION_T2R_TH_MCS10_A2_M		0x1F00000
#define COLLISION_T2R_TH_MCS11_A2		0x0C78
#define COLLISION_T2R_TH_MCS11_A2_M		0x3E000000
#define SEL_ANT_EN_SNDCCA_STF_A2		0x0C78
#define SEL_ANT_EN_SNDCCA_STF_A2_M		0x40000000
#define TXDAGC_DEF_N_RU0_3_A2		0x0C78
#define TXDAGC_DEF_N_RU0_3_A2_M		0x80000000
#define COLLISION_T2R_TH_CCK_A2		0x0C7C
#define COLLISION_T2R_TH_CCK_A2_M		0x1F
#define TXDAGC_DBG_EN_A2		0x0C7C
#define TXDAGC_DBG_EN_A2_M		0x20
#define DPD_OFF_BY_TXPW_TH_A2		0x0C7C
#define DPD_OFF_BY_TXPW_TH_A2_M		0x7FC0
#define DPD_OFF_BY_TXPW_OV_A2		0x0C7C
#define DPD_OFF_BY_TXPW_OV_A2_M		0x8000
#define DPD_OFF_BY_TXPW_BELOW_A2		0x0C7C
#define DPD_OFF_BY_TXPW_BELOW_A2_M		0x10000
#define SEL_DBG_SDAGC_A2		0x0C7C
#define SEL_DBG_SDAGC_A2_M		0x60000
#define SEL_DBG_POP_A2		0x0C7C
#define SEL_DBG_POP_A2_M		0x80000
#define T2F_ST_HANG_PROTECT_A2		0x0C7C
#define T2F_ST_HANG_PROTECT_A2_M		0x100000
#define TXRFC_RSTB_A2		0x0C7C
#define TXRFC_RSTB_A2_M		0x200000
#define DIS_TXRFC_IOWE_A2		0x0C7C
#define DIS_TXRFC_IOWE_A2_M		0x400000
#define DIS_TXRFC_IOQ_A2		0x0C7C
#define DIS_TXRFC_IOQ_A2_M		0x800000
#define T2F_BRK_PDHIT_AT_SAME_TIME_A2		0x0C7C
#define T2F_BRK_PDHIT_AT_SAME_TIME_A2_M		0x1000000
#define T2F_NEG_GI2OFST_CNT_TH_A2		0x0C7C
#define T2F_NEG_GI2OFST_CNT_TH_A2_M		0xFE000000
#define CLM_RSSI_TH_EN_A2		0x0C80
#define CLM_RSSI_TH_EN_A2_M		0x1
#define CLM_NAV_EN_A2		0x0C80
#define CLM_NAV_EN_A2_M		0x2
#define SNIFFER_MODE_OPT_A2		0x0C80
#define SNIFFER_MODE_OPT_A2_M		0xC
#define NHM_RSSI_TH_EN_A2		0x0C80
#define NHM_RSSI_TH_EN_A2_M		0x10
#define NHM_NAV_EN_A2		0x0C80
#define NHM_NAV_EN_A2_M		0x20
#define PD_ARBITER_TIMEOUT_EN_A2		0x0C80
#define PD_ARBITER_TIMEOUT_EN_A2_M		0x40
#define PD_ARBITER_OPT_A2		0x0C80
#define PD_ARBITER_OPT_A2_M		0x80
#define CLM_RSSI_TH_A2		0x0C80
#define CLM_RSSI_TH_A2_M		0xFF00
#define NHM_RSSI_TH_A2		0x0C80
#define NHM_RSSI_TH_A2_M		0xFF0000
#define CCA_MASK_SNIFFER_LMT_A2		0x0C80
#define CCA_MASK_SNIFFER_LMT_A2_M		0x7F000000
#define PD_ARBITER_OFF_A2		0x0C80
#define PD_ARBITER_OFF_A2_M		0x80000000
#define SHIFT_TB_USED_CH20_A2		0x0C84
#define SHIFT_TB_USED_CH20_A2_M		0x7
#define FORCE_TB_USED_CH20_EN_A2		0x0C84
#define FORCE_TB_USED_CH20_EN_A2_M		0x8
#define FORCE_TB_USED_CH20_A2		0x0C84
#define FORCE_TB_USED_CH20_A2_M		0xFF0
#define FORCE_TB_IDX_EN_A2		0x0C84
#define FORCE_TB_IDX_EN_A2_M		0x1000
#define FORCE_IDX_PRIM_A2		0x0C84
#define FORCE_IDX_PRIM_A2_M		0xE000
#define FORCE_IDX_SEC1_A2		0x0C84
#define FORCE_IDX_SEC1_A2_M		0x70000
#define EXTEND_BT_TRACKING_OFF_A2		0x0C84
#define EXTEND_BT_TRACKING_OFF_A2_M		0x1F80000
#define DBG_TB_MX_A2		0x0C84
#define DBG_TB_MX_A2_M		0x2000000
#define OPT_UPD_TB_USED_CH20_A2		0x0C84
#define OPT_UPD_TB_USED_CH20_A2_M		0x4000000
#define COLLISION_T2R_TH_DEFAULT_A2		0x0C84
#define COLLISION_T2R_TH_DEFAULT_A2_M		0xF8000000
#define PD_ARBITER_HIT_TIME_A2		0x0C88
#define PD_ARBITER_HIT_TIME_A2_M		0x1F
#define PD_ARBITER_RETURN_TIME_A2		0x0C88
#define PD_ARBITER_RETURN_TIME_A2_M		0x3E0
#define PD_ARBITER_TIMEOUT_TIME_A2		0x0C88
#define PD_ARBITER_TIMEOUT_TIME_A2_M		0x7C00
#define EN_EDCCA_SUB5M_A2		0x0C88
#define EN_EDCCA_SUB5M_A2_M		0x8000
#define PATH_SEL_SUB5M_A2		0x0C88
#define PATH_SEL_SUB5M_A2_M		0x30000
#define OPT_ACCLEN_SUB5M_A2		0x0C88
#define OPT_ACCLEN_SUB5M_A2_M		0xC0000
#define ADCPKPW_SUB5M_A2		0x0C88
#define ADCPKPW_SUB5M_A2_M		0x3FF00000
#define OPT_CATCH_EDCCA_SUB5M_A2		0x0C88
#define OPT_CATCH_EDCCA_SUB5M_A2_M		0xC0000000
#define PWOFST_SUB5M_A2		0x0C8C
#define PWOFST_SUB5M_A2_M		0x3FF
#define TH_HIGH_SUB5M_A2		0x0C8C
#define TH_HIGH_SUB5M_A2_M		0x3FC00
#define TH_LOW_SUB5M_A2		0x0C8C
#define TH_LOW_SUB5M_A2_M		0x3FC0000
#define DIS_FLAG_R2T_A2		0x0C8C
#define DIS_FLAG_R2T_A2_M		0x4000000
#define DIS_FLAG_T2R_A2		0x0C8C
#define DIS_FLAG_T2R_A2_M		0x8000000
#define EXTEND_PWDET_SUB5M_RFGC_A2		0x0C8C
#define EXTEND_PWDET_SUB5M_RFGC_A2_M		0xF0000000
#define EN_POP_REFPW_MANUAL_A2		0x0C90
#define EN_POP_REFPW_MANUAL_A2_M		0x1
#define POP_REFPW_MANUAL_A2		0x0C90
#define POP_REFPW_MANUAL_A2_M		0xFE
#define EN_KEEP_IS_HIGH_PIN_TB_A2		0x0C90
#define EN_KEEP_IS_HIGH_PIN_TB_A2_M		0x100
#define OPT0_ANT_EN_POP_A2		0x0C90
#define OPT0_ANT_EN_POP_A2_M		0x200
#define DIS_PD_BOOST_TB_A2		0x0C90
#define DIS_PD_BOOST_TB_A2_M		0x400
#define DIS_5M_POP_A2		0x0C90
#define DIS_5M_POP_A2_M		0x800
#define EN_POP_CLIP_INIT_GAIN_A2		0x0C90
#define EN_POP_CLIP_INIT_GAIN_A2_M		0x1000
#define ELNA_IDX_INIT_POP_A2		0x0C90
#define ELNA_IDX_INIT_POP_A2_M		0x2000
#define LNA_IDX_INIT_POP_A2		0x0C90
#define LNA_IDX_INIT_POP_A2_M		0x1C000
#define TIA_IDX_INIT_POP_A2		0x0C90
#define TIA_IDX_INIT_POP_A2_M		0x20000
#define RXIDX_INIT_POP_A2		0x0C90
#define RXIDX_INIT_POP_A2_M		0x7C0000
#define TIA_SHRINK_INIT_POP_A2		0x0C90
#define TIA_SHRINK_INIT_POP_A2_M		0x800000
#define OPT_POP_TIASHRINK_INIT_A2		0x0C90
#define OPT_POP_TIASHRINK_INIT_A2_M		0x3000000
#define EXT_INIT_ST_POP_A2		0x0C90
#define EXT_INIT_ST_POP_A2_M		0xC000000
#define OPT_POP_EXTEND_TRIG_A2		0x0C90
#define OPT_POP_EXTEND_TRIG_A2_M		0x30000000
#define EN_GNT_TX_ANT_EN_BT_A2		0x0C90
#define EN_GNT_TX_ANT_EN_BT_A2_M		0x40000000
#define NRX_INC_BT_ANT_EN_A2		0x0C90
#define NRX_INC_BT_ANT_EN_A2_M		0x80000000
#define FORCE_TB_MAX_RU_SIZE_IDX_EN_A2		0x0C94
#define FORCE_TB_MAX_RU_SIZE_IDX_EN_A2_M		0x1
#define FORCE_TB_MAX_RU_SIZE_IDX_A2		0x0C94
#define FORCE_TB_MAX_RU_SIZE_IDX_A2_M		0x1E
#define OPT_NRX_EXBT_A2		0x0C94
#define OPT_NRX_EXBT_A2_M		0x20
#define OPT1_ANT_EN_POP_A2		0x0C94
#define OPT1_ANT_EN_POP_A2_M		0x40
#define EN_FIXGAIN_BY_MAC_FOR_TB_A2		0x0C94
#define EN_FIXGAIN_BY_MAC_FOR_TB_A2_M		0x80
#define EN_ELNA_IDX_MAC_A2		0x0C94
#define EN_ELNA_IDX_MAC_A2_M		0x100
#define OPT_CCAPW_TH_ENH_A2		0x0C94
#define OPT_CCAPW_TH_ENH_A2_M		0x200
#define OFST_CCAPW_TH_A2		0x0C94
#define OFST_CCAPW_TH_A2_M		0xFC00
#define EN_TBTT_FREERUN_A2		0x0C94
#define EN_TBTT_FREERUN_A2_M		0x10000
#define OPT_TBTT_FREERUN_A2		0x0C94
#define OPT_TBTT_FREERUN_A2_M		0x20000
#define IND_RTL_ONLY_SEG0_A2		0x0C94
#define IND_RTL_ONLY_SEG0_A2_M		0xC0000
#define IND_RTL_ONLY_SEG1_A2		0x0C94
#define IND_RTL_ONLY_SEG1_A2_M		0x300000
#define RFGCRST_PWDB_IB_SUB_BUF_A2		0x0C94
#define RFGCRST_PWDB_IB_SUB_BUF_A2_M		0x400000
#define BW_EN_MAX_ACI2SIG_A2		0x0C94
#define BW_EN_MAX_ACI2SIG_A2_M		0x7800000
#define SNDCCA_SR_CBW160_OPT_EN_A2		0x0C94
#define SNDCCA_SR_CBW160_OPT_EN_A2_M		0x8000000
#define SNDCCA_SR_DD_RSTN_A2		0x0C94
#define SNDCCA_SR_DD_RSTN_A2_M		0x10000000
#define SNDCCA_SR_OFF_A2		0x0C94
#define SNDCCA_SR_OFF_A2_M		0x20000000
#define SNDCCA_SR_DBG_SEL_A2		0x0C94
#define SNDCCA_SR_DBG_SEL_A2_M		0xC0000000
#define TH_T2F_LSIG_ST_LEN_A2		0x0C98
#define TH_T2F_LSIG_ST_LEN_A2_M		0x7
#define T2F_RPT_CNT_MUX_A2		0x0C98
#define T2F_RPT_CNT_MUX_A2_M		0xF8
#define T2F_PKT_FIELD_DELAY_MANUAL_EN_A2		0x0C98
#define T2F_PKT_FIELD_DELAY_MANUAL_EN_A2_M		0x100
#define T2F_PKT_FIELD_DELAY_MANUAL_A2		0x0C98
#define T2F_PKT_FIELD_DELAY_MANUAL_A2_M		0x3E00
#define T2F_IDLE_CNT_MANUAL_EN_A2		0x0C98
#define T2F_IDLE_CNT_MANUAL_EN_A2_M		0x4000
#define T2F_IDLE_CNT_MANUAL_A2		0x0C98
#define T2F_IDLE_CNT_MANUAL_A2_M		0xFF8000
#define RXCFIR_DC_COMP_ORDER_SWITCH_EN_A2		0x0C98
#define RXCFIR_DC_COMP_ORDER_SWITCH_EN_A2_M		0x1000000
#define REAL_IQK_PATTERN_MATCH_DIS_A2		0x0C98
#define REAL_IQK_PATTERN_MATCH_DIS_A2_M		0x2000000
#define OFST_2ND20_BW_TH_A2		0x0C98
#define OFST_2ND20_BW_TH_A2_M		0x7C000000
#define SYNC_WGT_OPT_A2		0x0C98
#define SYNC_WGT_OPT_A2_M		0x80000000
#define SNDCCA_MAC_INTF_FORCE_EN_A2		0x0C9C
#define SNDCCA_MAC_INTF_FORCE_EN_A2_M		0xFFFFF
#define SNDCCA_MAC_INTF_FORCE_VAL_A2		0x0CA0
#define SNDCCA_MAC_INTF_FORCE_VAL_A2_M		0xFFFFF
#define BRK_R_HT_BW020_1SS_BOUND_A2		0x0D00
#define BRK_R_HT_BW020_1SS_BOUND_A2_M		0xF
#define BRK_R_HT_BW020_2SS_BOUND_A2		0x0D00
#define BRK_R_HT_BW020_2SS_BOUND_A2_M		0xF0
#define BRK_R_HT_BW020_3SS_BOUND_A2		0x0D00
#define BRK_R_HT_BW020_3SS_BOUND_A2_M		0xF00
#define BRK_R_HT_BW020_4SS_BOUND_A2		0x0D00
#define BRK_R_HT_BW020_4SS_BOUND_A2_M		0xF000
#define BRK_R_HT_BW040_1SS_BOUND_A2		0x0D00
#define BRK_R_HT_BW040_1SS_BOUND_A2_M		0xF0000
#define BRK_R_HT_BW040_2SS_BOUND_A2		0x0D00
#define BRK_R_HT_BW040_2SS_BOUND_A2_M		0xF00000
#define BRK_R_HT_BW040_3SS_BOUND_A2		0x0D00
#define BRK_R_HT_BW040_3SS_BOUND_A2_M		0xF000000
#define BRK_R_HT_BW040_4SS_BOUND_A2		0x0D00
#define BRK_R_HT_BW040_4SS_BOUND_A2_M		0xF0000000
#define BRK_R_VHT_BW020_1SS_BOUND_A2		0x0D04
#define BRK_R_VHT_BW020_1SS_BOUND_A2_M		0xF
#define BRK_R_VHT_BW020_2SS_BOUND_A2		0x0D04
#define BRK_R_VHT_BW020_2SS_BOUND_A2_M		0xF0
#define BRK_R_VHT_BW020_3SS_BOUND_A2		0x0D04
#define BRK_R_VHT_BW020_3SS_BOUND_A2_M		0xF00
#define BRK_R_VHT_BW020_4SS_BOUND_A2		0x0D04
#define BRK_R_VHT_BW020_4SS_BOUND_A2_M		0xF000
#define BRK_R_VHT_BW040_1SS_BOUND_A2		0x0D04
#define BRK_R_VHT_BW040_1SS_BOUND_A2_M		0xF0000
#define BRK_R_VHT_BW040_2SS_BOUND_A2		0x0D04
#define BRK_R_VHT_BW040_2SS_BOUND_A2_M		0xF00000
#define BRK_R_VHT_BW040_3SS_BOUND_A2		0x0D04
#define BRK_R_VHT_BW040_3SS_BOUND_A2_M		0xF000000
#define BRK_R_VHT_BW040_4SS_BOUND_A2		0x0D04
#define BRK_R_VHT_BW040_4SS_BOUND_A2_M		0xF0000000
#define BRK_R_VHT_BW080_1SS_BOUND_A2		0x0D08
#define BRK_R_VHT_BW080_1SS_BOUND_A2_M		0xF
#define BRK_R_VHT_BW080_2SS_BOUND_A2		0x0D08
#define BRK_R_VHT_BW080_2SS_BOUND_A2_M		0xF0
#define BRK_R_VHT_BW080_3SS_BOUND_A2		0x0D08
#define BRK_R_VHT_BW080_3SS_BOUND_A2_M		0xF00
#define BRK_R_VHT_BW080_4SS_BOUND_A2		0x0D08
#define BRK_R_VHT_BW080_4SS_BOUND_A2_M		0xF000
#define BRK_R_VHT_BW160_1SS_BOUND_A2		0x0D08
#define BRK_R_VHT_BW160_1SS_BOUND_A2_M		0xF0000
#define BRK_R_VHT_BW160_2SS_BOUND_A2		0x0D08
#define BRK_R_VHT_BW160_2SS_BOUND_A2_M		0xF00000
#define BRK_R_VHT_BW160_3SS_BOUND_A2		0x0D08
#define BRK_R_VHT_BW160_3SS_BOUND_A2_M		0xF000000
#define BRK_R_VHT_BW160_4SS_BOUND_A2		0x0D08
#define BRK_R_VHT_BW160_4SS_BOUND_A2_M		0xF0000000
#define BRK_R_CHK_NDP_LSIG_VHT_A2		0x0D0C
#define BRK_R_CHK_NDP_LSIG_VHT_A2_M		0x1
#define BRK_R_CHK_NDP_LSIG_N_A2		0x0D0C
#define BRK_R_CHK_NDP_LSIG_N_A2_M		0x2
#define BRK_R_CHK_NDP_LSIG_VHT_34SS_A2		0x0D0C
#define BRK_R_CHK_NDP_LSIG_VHT_34SS_A2_M		0x4
#define BRK_R_CHK_NDP_LSIG_N_34SS_A2		0x0D0C
#define BRK_R_CHK_NDP_LSIG_N_34SS_A2_M		0x8
#define BRK_R_VHT_MU_NSTS_LMT_A2		0x0D0C
#define BRK_R_VHT_MU_NSTS_LMT_A2_M		0x70
#define BRK_R_NSTS_SPEC_MU_SEL_A2		0x0D0C
#define BRK_R_NSTS_SPEC_MU_SEL_A2_M		0x780
#define BRK_R_L_LEN_OVER_TH_A2		0x0D10
#define BRK_R_L_LEN_OVER_TH_A2_M		0xFFF
#define BRK_R_L_LEN_UNDER_TH_A2		0x0D10
#define BRK_R_L_LEN_UNDER_TH_A2_M		0xF000
#define BRK_R_HT_LEN_UNDER_TH_A2		0x0D10
#define BRK_R_HT_LEN_UNDER_TH_A2_M		0xF0000
#define BRK_R_VHT_LEN_UNDER_TH_A2		0x0D10
#define BRK_R_VHT_LEN_UNDER_TH_A2_M		0xF00000
#define BRK_R_VHT_BW_SUPPORT_A2		0x0D10
#define BRK_R_VHT_BW_SUPPORT_A2_M		0x3000000
#define BRK_R_VHT_BW_SUPPORT_FORCE_A2		0x0D10
#define BRK_R_VHT_BW_SUPPORT_FORCE_A2_M		0x4000000
#define BRK_R_RX_SUPPORT_BW_A2		0x0D10
#define BRK_R_RX_SUPPORT_BW_A2_M		0x38000000
#define BRK_R_BRK_SEL_FOR_CNT_A2		0x0D14
#define BRK_R_BRK_SEL_FOR_CNT_A2_M		0xFF
#define BRK_R_HT_LEN_MAX_A2		0x0D14
#define BRK_R_HT_LEN_MAX_A2_M		0xFF00
#define BRK_R_VHT_LEN_MAX_A2		0x0D14
#define BRK_R_VHT_LEN_MAX_A2_M		0x3FFF0000
#define BRK_R_LRATE_DIS_A2		0x0D18
#define BRK_R_LRATE_DIS_A2_M		0xFF
#define BRK_R_HT_MCS_LMT_A2		0x0D18
#define BRK_R_HT_MCS_LMT_A2_M		0x300
#define BRK_R_EN_HT_MCS32_A2		0x0D18
#define BRK_R_EN_HT_MCS32_A2_M		0x400
#define BRK_R_EN_LDPC_RX_A2		0x0D18
#define BRK_R_EN_LDPC_RX_A2_M		0x800
#define BRK_R_EN_HT_SHORTGI_A2		0x0D18
#define BRK_R_EN_HT_SHORTGI_A2_M		0x1000
#define BRK_R_DIS_MASK_ILL_RATE_A2		0x0D18
#define BRK_R_DIS_MASK_ILL_RATE_A2_M		0x2000
#define BRK_R_EN_VHT_SHORTGI_A2		0x0D18
#define BRK_R_EN_VHT_SHORTGI_A2_M		0x8000
#define BRK_R_EN_VHT_LEN_LMT_A2		0x0D18
#define BRK_R_EN_VHT_LEN_LMT_A2_M		0x10000
#define BRK_R_HT_NOT_SUPPORT_A2		0x0D18
#define BRK_R_HT_NOT_SUPPORT_A2_M		0x20000
#define BRK_R_VHT_NOT_SUPPORT_A2		0x0D18
#define BRK_R_VHT_NOT_SUPPORT_A2_M		0x40000
#define BRK_R_OFDM_VBON_NEG_BRK_OPT_A2		0x0D18
#define BRK_R_OFDM_VBON_NEG_BRK_OPT_A2_M		0x180000
#define BRK_R_VHT_NSS_LMT_A2		0x0D18
#define BRK_R_VHT_NSS_LMT_A2_M		0x600000
#define BRK_R_BYPASS_VHT_NOT_SUPPORT_NSS_A2		0x0D18
#define BRK_R_BYPASS_VHT_NOT_SUPPORT_NSS_A2_M		0x1000000
#define BRK_R_EN_HT_STBC_1SS_A2		0x0D18
#define BRK_R_EN_HT_STBC_1SS_A2_M		0x10000000
#define BRK_R_EN_HT_STBC_2SS_A2		0x0D18
#define BRK_R_EN_HT_STBC_2SS_A2_M		0x20000000
#define BRK_R_EN_VHT_STBC_1SS_A2		0x0D18
#define BRK_R_EN_VHT_STBC_1SS_A2_M		0x40000000
#define BRK_R_EN_VHT_STBC_2SS_A2		0x0D18
#define BRK_R_EN_VHT_STBC_2SS_A2_M		0x80000000
#define BRK_R_ILL_ST0_A2		0x0D20
#define BRK_R_ILL_ST0_A2_M		0xFFFFFFFF
#define BRK_R_ILL_ST1_A2		0x0D24
#define BRK_R_ILL_ST1_A2_M		0xFFFFFFFF
#define BRK_R_ILL_ST2_A2		0x0D28
#define BRK_R_ILL_ST2_A2_M		0xFFFFFFFF
#define BRK_R_ILL_ST3_A2		0x0D2C
#define BRK_R_ILL_ST3_A2_M		0xFFFFFFFF
#define BRK_R_ILL_ST0_EN_A2		0x0D30
#define BRK_R_ILL_ST0_EN_A2_M		0xFFFFFFFF
#define BRK_R_ILL_ST1_EN_A2		0x0D34
#define BRK_R_ILL_ST1_EN_A2_M		0xFFFFFFFF
#define BRK_R_ILL_ST2_EN_A2		0x0D38
#define BRK_R_ILL_ST2_EN_A2_M		0xFFFFFFFF
#define BRK_R_ILL_ST3_EN_A2		0x0D3C
#define BRK_R_ILL_ST3_EN_A2_M		0xFFFFFFFF
#define BRK_R_BRK_OPT_31_0__A2		0x0D40
#define BRK_R_BRK_OPT_31_0__A2_M		0xFFFFFFFF
#define BRK_R_BRK_OPT_63_32__A2		0x0D44
#define BRK_R_BRK_OPT_63_32__A2_M		0xFFFFFFFF
#define BRK_R_BRK_OPT_95_64__A2		0x0D48
#define BRK_R_BRK_OPT_95_64__A2_M		0xFFFFFFFF
#define BRK_R_BRK_OPT_127_96__A2		0x0D4C
#define BRK_R_BRK_OPT_127_96__A2_M		0xFFFFFFFF
#define BRK_R_BRK_OPT_NDP_31_0__A2		0x0D50
#define BRK_R_BRK_OPT_NDP_31_0__A2_M		0xFFFFFFFF
#define BRK_R_BRK_OPT_NDP_63_32__A2		0x0D54
#define BRK_R_BRK_OPT_NDP_63_32__A2_M		0xFFFFFFFF
#define BRK_R_BRK_OPT_NDP_95_64__A2		0x0D58
#define BRK_R_BRK_OPT_NDP_95_64__A2_M		0xFFFFFFFF
#define BRK_R_BRK_OPT_NDP_127_96__A2		0x0D5C
#define BRK_R_BRK_OPT_NDP_127_96__A2_M		0xFFFFFFFF
#define BRK_R_BRK_OPT5_A2		0x0D60
#define BRK_R_BRK_OPT5_A2_M		0xFFFFFFFF
#define BRK_R_BRK_OPT5_NDP_A2		0x0D64
#define BRK_R_BRK_OPT5_NDP_A2_M		0xFFFFFFFF
#define BRK_R_BRK_OPT_MU_A2		0x0D70
#define BRK_R_BRK_OPT_MU_A2_M		0xFFFFFFFF
#define BRK_R_BRK_SRC_MONITOR_RST_A2		0x0D74
#define BRK_R_BRK_SRC_MONITOR_RST_A2_M		0x1
#define BRK_R_T2F_PDHIT_ST_LMT_IDX_A2		0x0D78
#define BRK_R_T2F_PDHIT_ST_LMT_IDX_A2_M		0x3
#define BRK_R_T2F_PFD3_ST_LMT_IDX_A2		0x0D78
#define BRK_R_T2F_PFD3_ST_LMT_IDX_A2_M		0x4
#define BRK_R_WATCH_DOG_ALWAYS_CHK_TXEN_A2		0x0D78
#define BRK_R_WATCH_DOG_ALWAYS_CHK_TXEN_A2_M		0x10
#define BRK_R_TB_NOT_CHK_DATA_ON_TXEN_A2		0x0D78
#define BRK_R_TB_NOT_CHK_DATA_ON_TXEN_A2_M		0x20
#define BRK_R_WATCH_DOG_TB_EXT_US_A2		0x0D78
#define BRK_R_WATCH_DOG_TB_EXT_US_A2_M		0x40
#define BRK_R_TB_CCA_LMT_A2		0x0D78
#define BRK_R_TB_CCA_LMT_A2_M		0x3F80
#define BRK_R_EN_HT_N_ESS_A2		0x0D7C
#define BRK_R_EN_HT_N_ESS_A2_M		0x1
#define BRK_R_EN_SOUND_WO_NDP_A2		0x0D7C
#define BRK_R_EN_SOUND_WO_NDP_A2_M		0x2
#define BRK_R_WATCH_DOG_TX_DUR_DATA_ON_A2		0x0D7C
#define BRK_R_WATCH_DOG_TX_DUR_DATA_ON_A2_M		0x4
#define BRK_R_WATCH_DOG_STBC_EXT_US_A2		0x0D7C
#define BRK_R_WATCH_DOG_STBC_EXT_US_A2_M		0x8
#define BRK_R_NORMAL_CCA_LMT_A2		0x0D7C
#define BRK_R_NORMAL_CCA_LMT_A2_M		0x7F0
#define BRK_R_EXTEND_CCA_LMT_A2		0x0D7C
#define BRK_R_EXTEND_CCA_LMT_A2_M		0x7F000
#define BRK_R_SPOOF_IVLD_PKT_EN_A2		0x0D7C
#define BRK_R_SPOOF_IVLD_PKT_EN_A2_M		0x80000
#define BRK_R_SPOOF_RXTD_EN_A2		0x0D7C
#define BRK_R_SPOOF_RXTD_EN_A2_M		0x100000
#define BRK_R_WATCH_DOG_NDP_EXT_US_A2		0x0D7C
#define BRK_R_WATCH_DOG_NDP_EXT_US_A2_M		0x800000
#define BRK_R_NDP_CCA_LMT_A2		0x0D7C
#define BRK_R_NDP_CCA_LMT_A2_M		0x7F000000
#define BRK_R_HE_SU_NOT_SUPPORT_A2		0x0D80
#define BRK_R_HE_SU_NOT_SUPPORT_A2_M		0x1
#define BRK_R_HE_MU_NOT_SUPPORT_A2		0x0D80
#define BRK_R_HE_MU_NOT_SUPPORT_A2_M		0x2
#define BRK_R_HE_ERSU_NOT_SUPPORT_A2		0x0D80
#define BRK_R_HE_ERSU_NOT_SUPPORT_A2_M		0x4
#define BRK_R_HE_TB_NOT_SUPPORT_A2		0x0D80
#define BRK_R_HE_TB_NOT_SUPPORT_A2_M		0x8
#define BRK_R_HE_STBC_NOT_SUPPORT_A2		0x0D80
#define BRK_R_HE_STBC_NOT_SUPPORT_A2_M		0x10
#define BRK_R_HE_DCM_NOT_SUPPORT_A2		0x0D80
#define BRK_R_HE_DCM_NOT_SUPPORT_A2_M		0x20
#define BRK_R_HE_N_USER_MAX_A2		0x0D80
#define BRK_R_HE_N_USER_MAX_A2_M		0x3FC0
#define BRK_R_HE_MAX_NSS_A2		0x0D80
#define BRK_R_HE_MAX_NSS_A2_M		0x1C000
#define BRK_R_HE_STBC_NSS_LMT_A2		0x0D80
#define BRK_R_HE_STBC_NSS_LMT_A2_M		0xE0000
#define BRK_R_HE_DCM_NSS_LMT_A2		0x0D80
#define BRK_R_HE_DCM_NSS_LMT_A2_M		0x700000
#define BRK_R_TB_MAX_NSS_A2		0x0D80
#define BRK_R_TB_MAX_NSS_A2_M		0x3800000
#define BRK_R_TB_STBC_NSS_LMT_A2		0x0D80
#define BRK_R_TB_STBC_NSS_LMT_A2_M		0x1C000000
#define BRK_R_TB_DCM_NSS_LMT_A2		0x0D80
#define BRK_R_TB_DCM_NSS_LMT_A2_M		0xE0000000
#define BRK_R_EN_HE_GI_0P8_A2		0x0D84
#define BRK_R_EN_HE_GI_0P8_A2_M		0x1
#define BRK_R_EN_HE_GI_1P6_A2		0x0D84
#define BRK_R_EN_HE_GI_1P6_A2_M		0x2
#define BRK_R_EN_HE_GI_3P2_A2		0x0D84
#define BRK_R_EN_HE_GI_3P2_A2_M		0x4
#define BRK_R_EN_HE_DOPPLER_A2		0x0D84
#define BRK_R_EN_HE_DOPPLER_A2_M		0x8
#define BRK_R_HE_MU_BCC_NSS_LMT_A2		0x0D84
#define BRK_R_HE_MU_BCC_NSS_LMT_A2_M		0x70
#define BRK_R_HEMU_MULTI_USER_MUMIMO_EN_A2		0x0D84
#define BRK_R_HEMU_MULTI_USER_MUMIMO_EN_A2_M		0x80
#define BRK_R_TB_MUMIMO_EN_A2		0x0D84
#define BRK_R_TB_MUMIMO_EN_A2_M		0x100
#define BRK_R_EN_HE_BEAM_CHANGE_A2		0x0D84
#define BRK_R_EN_HE_BEAM_CHANGE_A2_M		0x200
#define BRK_R_EN_HE_PREAMBLE_PUNC_A2		0x0D84
#define BRK_R_EN_HE_PREAMBLE_PUNC_A2_M		0x400
#define BRK_R_EN_HE_ZERO_USER_A2		0x0D84
#define BRK_R_EN_HE_ZERO_USER_A2_M		0x800
#define BRK_R_EN_HESU_TB_TYPE_A2		0x0D84
#define BRK_R_EN_HESU_TB_TYPE_A2_M		0x1000
#define BRK_R_CHK_20M_RU_ALLOC_EN_A2		0x0D84
#define BRK_R_CHK_20M_RU_ALLOC_EN_A2_M		0x2000
#define BRK_R_EN_NDP_NEG_CLR_COND_A2		0x0D84
#define BRK_R_EN_NDP_NEG_CLR_COND_A2_M		0x4000
#define BRK_R_SPOOF_FOR_ASYNC_RST_EN_A2		0x0D84
#define BRK_R_SPOOF_FOR_ASYNC_RST_EN_A2_M		0x8000
#define BRK_R_EN_HE_MSSBCC_MIX_LDPC_A2		0x0D84
#define BRK_R_EN_HE_MSSBCC_MIX_LDPC_A2_M		0x10000
#define BRK_R_RUALLOC_NOT_MAP_RU1992_A2		0x0D84
#define BRK_R_RUALLOC_NOT_MAP_RU1992_A2_M		0x20000
#define BRK_R_NOMINAL_PE_LEN_TH_A2		0x0D84
#define BRK_R_NOMINAL_PE_LEN_TH_A2_M		0xC0000
#define BRK_R_CHK_ST_IDX_T2F_A2		0x0D88
#define BRK_R_CHK_ST_IDX_T2F_A2_M		0x3F
#define BRK_R_ST_HANG_LMT_T2F_A2		0x0D88
#define BRK_R_ST_HANG_LMT_T2F_A2_M		0x7F00
#define BRK_R_CHK_ST_IDX_RX_FEQ_A2		0x0D88
#define BRK_R_CHK_ST_IDX_RX_FEQ_A2_M		0x1F0000
#define BRK_R_ST_HANG_LMT_RX_FEQ_A2		0x0D88
#define BRK_R_ST_HANG_LMT_RX_FEQ_A2_M		0x7F000000
#define BRK_R_BRK_OPT6_HE_USER_31_0__A2		0x0D90
#define BRK_R_BRK_OPT6_HE_USER_31_0__A2_M		0xFFFFFFFF
#define BRK_R_BRK_OPT7_SPOOF_HE_USER_31_0__A2		0x0D94
#define BRK_R_BRK_OPT7_SPOOF_HE_USER_31_0__A2_M		0xFFFFFFFF
#define BRK_R_BRK_OPT8_TB_USER_31_0__A2		0x0D98
#define BRK_R_BRK_OPT8_TB_USER_31_0__A2_M		0xFFFFFFFF
#define BRK_R_BRK_OPT9_SPOOF_TB_USER_31_0__A2		0x0D9C
#define BRK_R_BRK_OPT9_SPOOF_TB_USER_31_0__A2_M		0xFFFFFFFF
#define BRK_R_BRK_OPT6_HE_USER_NDP_31_0__A2		0x0DA0
#define BRK_R_BRK_OPT6_HE_USER_NDP_31_0__A2_M		0xFFFFFFFF
#define BRK_R_BRK_OPT7_SPOOF_HE_USER_NDP_31_0__A2		0x0DA4
#define BRK_R_BRK_OPT7_SPOOF_HE_USER_NDP_31_0__A2_M		0xFFFFFFFF
#define BRK_R_BRK_OPT8_TB_USER_NDP_31_0__A2		0x0DA8
#define BRK_R_BRK_OPT8_TB_USER_NDP_31_0__A2_M		0xFFFFFFFF
#define BRK_R_BRK_OPT9_SPOOF_TB_USER_NDP_31_0__A2		0x0DAC
#define BRK_R_BRK_OPT9_SPOOF_TB_USER_NDP_31_0__A2_M		0xFFFFFFFF
#define BRK_R_BRK_FOR_ASYNC_RST_EN_1_A2		0x0DC0
#define BRK_R_BRK_FOR_ASYNC_RST_EN_1_A2_M		0xFFFFFFFF
#define BRK_R_BRK_FOR_ASYNC_RST_EN_2_A2		0x0DC4
#define BRK_R_BRK_FOR_ASYNC_RST_EN_2_A2_M		0xFFFFFFFF
#define BRK_R_BRK_FOR_ASYNC_RST_EN_3_A2		0x0DC8
#define BRK_R_BRK_FOR_ASYNC_RST_EN_3_A2_M		0xFFFFFFFF
#define BRK_R_BRK_FOR_ASYNC_RST_EN_4_A2		0x0DCC
#define BRK_R_BRK_FOR_ASYNC_RST_EN_4_A2_M		0xFFFFFFFF
#define BRK_R_BRK_FOR_ASYNC_RST_EN_5_A2		0x0DD0
#define BRK_R_BRK_FOR_ASYNC_RST_EN_5_A2_M		0xFFFFFFFF
#define BRK_R_BRK_FOR_ASYNC_RST_EN_6_A2		0x0DD4
#define BRK_R_BRK_FOR_ASYNC_RST_EN_6_A2_M		0xFFFFFFFF
#define BRK_R_BRK_FOR_ASYNC_RST_EN_7_A2		0x0DD8
#define BRK_R_BRK_FOR_ASYNC_RST_EN_7_A2_M		0xFFFFFFFF
#define BRK_R_BRK_FOR_ASYNC_RST_EN_8_A2		0x0DDC
#define BRK_R_BRK_FOR_ASYNC_RST_EN_8_A2_M		0xFFFFFFFF
#define BRK_R_BRK_FOR_ASYNC_RST_EN_9_A2		0x0DE0
#define BRK_R_BRK_FOR_ASYNC_RST_EN_9_A2_M		0xFFFFFFFF
#define BRK_R_BRK_FOR_ASYNC_RST_EN_MU_A2		0x0DE4
#define BRK_R_BRK_FOR_ASYNC_RST_EN_MU_A2_M		0xFFFFFFFF
#define PATH0_R_DAC_QINV_A2		0x1000
#define PATH0_R_DAC_QINV_A2_M		0x1
#define PATH0_R_FIFO_CLR_ENB_A2		0x1000
#define PATH0_R_FIFO_CLR_ENB_A2_M		0x10
#define PATH0_R_T2F_FREERUN_BUF_EN_A2		0x1004
#define PATH0_R_T2F_FREERUN_BUF_EN_A2_M		0x1
#define PATH0_R_T2F_L1_LATE_EN_A2		0x1004
#define PATH0_R_T2F_L1_LATE_EN_A2_M		0x2
#define PATH0_R_T2F_DCCL_BT_GNT_BEFORE_CCA_MODE_A2		0x1004
#define PATH0_R_T2F_DCCL_BT_GNT_BEFORE_CCA_MODE_A2_M		0x10
#define PATH0_R_T2F_DCCL_FILT_EN_A2		0x1004
#define PATH0_R_T2F_DCCL_FILT_EN_A2_M		0x100
#define PATH0_R_BT_GNT_RXTD_LATCH_EN_A2		0x1004
#define PATH0_R_BT_GNT_RXTD_LATCH_EN_A2_M		0x1000
#define PATH0_R_T2F_CFOSTO_REFINE_EN_A2		0x1004
#define PATH0_R_T2F_CFOSTO_REFINE_EN_A2_M		0x2000
#define PATH0_R_TD_CLK_GCK_EN_A2		0x1008
#define PATH0_R_TD_CLK_GCK_EN_A2_M		0x1
#define PATH0_R_1RCCA_CLK_GCK_ON_A2		0x1008
#define PATH0_R_1RCCA_CLK_GCK_ON_A2_M		0x10
#define PATH0_R_SYNC_RST_EN_TD_PATH_A2		0x100C
#define PATH0_R_SYNC_RST_EN_TD_PATH_A2_M		0x1
#define PATH0_R_SYNC_RST_EN_FFT_A2		0x100C
#define PATH0_R_SYNC_RST_EN_FFT_A2_M		0x10
#define PATH0_R_SYNC_RST_EN_TXBUF_A2		0x100C
#define PATH0_R_SYNC_RST_EN_TXBUF_A2_M		0x100
#define PATH0_R_SYNC_RST_EN_RXBUF_A2		0x100C
#define PATH0_R_SYNC_RST_EN_RXBUF_A2_M		0x1000
#define PATH0_R_SYNC_RST_EN_DCCL_A2		0x100C
#define PATH0_R_SYNC_RST_EN_DCCL_A2_M		0x10000
#define PATH0_R_SYNC_RST_EN_T2F_A2		0x100C
#define PATH0_R_SYNC_RST_EN_T2F_A2_M		0x100000
#define PATH0_R_SYNC_RST_EN_RXFIR_COMP_A2		0x100C
#define PATH0_R_SYNC_RST_EN_RXFIR_COMP_A2_M		0x1000000
#define PATH0_R_DCCL_CFO_TH_EN_A2		0x1010
#define PATH0_R_DCCL_CFO_TH_EN_A2_M		0x1
#define PATH0_R_TX_STO_TRIG_SELECT_A2		0x1014
#define PATH0_R_TX_STO_TRIG_SELECT_A2_M		0x1
#define PATH0_R_TX_STO_FIRST_PE_SELECT_A2		0x1014
#define PATH0_R_TX_STO_FIRST_PE_SELECT_A2_M		0x2
#define PATH0_R_TX_STO_INT_PART_BP_TARGET1_L_A2		0x1018
#define PATH0_R_TX_STO_INT_PART_BP_TARGET1_L_A2_M		0x7
#define PATH0_R_TX_STO_INT_PART_BP_TARGET2_L_A2		0x1018
#define PATH0_R_TX_STO_INT_PART_BP_TARGET2_L_A2_M		0x70
#define PATH0_R_TX_STO_INT_PART_BP_TARGET3_L_A2		0x1018
#define PATH0_R_TX_STO_INT_PART_BP_TARGET3_L_A2_M		0x700
#define PATH0_R_TX_STO_INT_PART_BP_TARGET4_L_A2		0x1018
#define PATH0_R_TX_STO_INT_PART_BP_TARGET4_L_A2_M		0x7000
#define PATH0_R_TX_STO_INT_PART_BP_TARGET5_L_A2		0x1018
#define PATH0_R_TX_STO_INT_PART_BP_TARGET5_L_A2_M		0x70000
#define PATH0_R_TX_STO_INT_PART_BP_TARGET6_L_A2		0x1018
#define PATH0_R_TX_STO_INT_PART_BP_TARGET6_L_A2_M		0x700000
#define PATH0_R_TX_STO_INT_PART_BP_TARGET7_L_A2		0x1018
#define PATH0_R_TX_STO_INT_PART_BP_TARGET7_L_A2_M		0x7000000
#define PATH0_R_TX_STO_INT_PART_BP_TARGET8_L_A2		0x1018
#define PATH0_R_TX_STO_INT_PART_BP_TARGET8_L_A2_M		0x70000000
#define PATH0_R_TX_STO_INT1_BYPASS_MODE_L_A2		0x101C
#define PATH0_R_TX_STO_INT1_BYPASS_MODE_L_A2_M		0x8
#define PATH0_R_TX_STO_INT1_BYPASS_ALWAYS_HIGH_L_A2		0x101C
#define PATH0_R_TX_STO_INT1_BYPASS_ALWAYS_HIGH_L_A2_M		0x10
#define PATH0_R_STO_INT_SEL_L_A2		0x101C
#define PATH0_R_STO_INT_SEL_L_A2_M		0x20
#define PATH0_R_TX_STO_INT_PART_BP_TARGET_STOP_L_A2		0x101C
#define PATH0_R_TX_STO_INT_PART_BP_TARGET_STOP_L_A2_M		0x380
#define PATH0_R_STO7_NXT_SYMBOL_SEL_20M_L_A2		0x101C
#define PATH0_R_STO7_NXT_SYMBOL_SEL_20M_L_A2_M		0x400
#define PATH0_R_STO7_NXT_SYMBOL_SEL_40M_L_A2		0x101C
#define PATH0_R_STO7_NXT_SYMBOL_SEL_40M_L_A2_M		0x800
#define PATH0_R_STO7_NXT_SYMBOL_SEL_80M_L_A2		0x101C
#define PATH0_R_STO7_NXT_SYMBOL_SEL_80M_L_A2_M		0x1000
#define PATH0_R_TXCFO_RX_OFST_A2		0x101C
#define PATH0_R_TXCFO_RX_OFST_A2_M		0xF0000
#define PATH0_R_TX_STO_INT_PART_BP_TARGET1_HT_A2		0x1020
#define PATH0_R_TX_STO_INT_PART_BP_TARGET1_HT_A2_M		0x7
#define PATH0_R_TX_STO_INT_PART_BP_TARGET2_HT_A2		0x1020
#define PATH0_R_TX_STO_INT_PART_BP_TARGET2_HT_A2_M		0x70
#define PATH0_R_TX_STO_INT_PART_BP_TARGET3_HT_A2		0x1020
#define PATH0_R_TX_STO_INT_PART_BP_TARGET3_HT_A2_M		0x700
#define PATH0_R_TX_STO_INT_PART_BP_TARGET4_HT_A2		0x1020
#define PATH0_R_TX_STO_INT_PART_BP_TARGET4_HT_A2_M		0x7000
#define PATH0_R_TX_STO_INT_PART_BP_TARGET5_HT_A2		0x1020
#define PATH0_R_TX_STO_INT_PART_BP_TARGET5_HT_A2_M		0x70000
#define PATH0_R_TX_STO_INT_PART_BP_TARGET6_HT_A2		0x1020
#define PATH0_R_TX_STO_INT_PART_BP_TARGET6_HT_A2_M		0x700000
#define PATH0_R_TX_STO_INT_PART_BP_TARGET7_HT_A2		0x1020
#define PATH0_R_TX_STO_INT_PART_BP_TARGET7_HT_A2_M		0x7000000
#define PATH0_R_TX_STO_INT_PART_BP_TARGET8_HT_A2		0x1020
#define PATH0_R_TX_STO_INT_PART_BP_TARGET8_HT_A2_M		0x70000000
#define PATH0_R_TX_STO_INT1_BYPASS_MODE_HT_A2		0x1024
#define PATH0_R_TX_STO_INT1_BYPASS_MODE_HT_A2_M		0x8
#define PATH0_R_TX_STO_INT1_BYPASS_ALWAYS_HIGH_HT_A2		0x1024
#define PATH0_R_TX_STO_INT1_BYPASS_ALWAYS_HIGH_HT_A2_M		0x10
#define PATH0_R_STO_INT_SEL_HT_A2		0x1024
#define PATH0_R_STO_INT_SEL_HT_A2_M		0x20
#define PATH0_R_TX_STO_INT_PART_BP_TARGET_STOP_HT_A2		0x1024
#define PATH0_R_TX_STO_INT_PART_BP_TARGET_STOP_HT_A2_M		0x380
#define PATH0_R_STO7_NXT_SYMBOL_SEL_20M_HT_A2		0x1024
#define PATH0_R_STO7_NXT_SYMBOL_SEL_20M_HT_A2_M		0x400
#define PATH0_R_STO7_NXT_SYMBOL_SEL_40M_HT_A2		0x1024
#define PATH0_R_STO7_NXT_SYMBOL_SEL_40M_HT_A2_M		0x800
#define PATH0_R_STO7_NXT_SYMBOL_SEL_80M_HT_A2		0x1024
#define PATH0_R_STO7_NXT_SYMBOL_SEL_80M_HT_A2_M		0x1000
#define PATH0_R_TX_STO_INT_PART_BP_TARGET1_VHT_A2		0x1028
#define PATH0_R_TX_STO_INT_PART_BP_TARGET1_VHT_A2_M		0x7
#define PATH0_R_TX_STO_INT_PART_BP_TARGET2_VHT_A2		0x1028
#define PATH0_R_TX_STO_INT_PART_BP_TARGET2_VHT_A2_M		0x70
#define PATH0_R_TX_STO_INT_PART_BP_TARGET3_VHT_A2		0x1028
#define PATH0_R_TX_STO_INT_PART_BP_TARGET3_VHT_A2_M		0x700
#define PATH0_R_TX_STO_INT_PART_BP_TARGET4_VHT_A2		0x1028
#define PATH0_R_TX_STO_INT_PART_BP_TARGET4_VHT_A2_M		0x7000
#define PATH0_R_TX_STO_INT_PART_BP_TARGET5_VHT_A2		0x1028
#define PATH0_R_TX_STO_INT_PART_BP_TARGET5_VHT_A2_M		0x70000
#define PATH0_R_TX_STO_INT_PART_BP_TARGET6_VHT_A2		0x1028
#define PATH0_R_TX_STO_INT_PART_BP_TARGET6_VHT_A2_M		0x700000
#define PATH0_R_TX_STO_INT_PART_BP_TARGET7_VHT_A2		0x1028
#define PATH0_R_TX_STO_INT_PART_BP_TARGET7_VHT_A2_M		0x7000000
#define PATH0_R_TX_STO_INT_PART_BP_TARGET8_VHT_A2		0x1028
#define PATH0_R_TX_STO_INT_PART_BP_TARGET8_VHT_A2_M		0x70000000
#define PATH0_R_TX_STO_INT1_BYPASS_MODE_VHT_A2		0x102C
#define PATH0_R_TX_STO_INT1_BYPASS_MODE_VHT_A2_M		0x8
#define PATH0_R_TX_STO_INT1_BYPASS_ALWAYS_HIGH_VHT_A2		0x102C
#define PATH0_R_TX_STO_INT1_BYPASS_ALWAYS_HIGH_VHT_A2_M		0x10
#define PATH0_R_STO_INT_SEL_VHT_A2		0x102C
#define PATH0_R_STO_INT_SEL_VHT_A2_M		0x20
#define PATH0_R_TX_STO_INT_PART_BP_TARGET_STOP_VHT_A2		0x102C
#define PATH0_R_TX_STO_INT_PART_BP_TARGET_STOP_VHT_A2_M		0x380
#define PATH0_R_STO7_NXT_SYMBOL_SEL_20M_VHT_A2		0x102C
#define PATH0_R_STO7_NXT_SYMBOL_SEL_20M_VHT_A2_M		0x400
#define PATH0_R_STO7_NXT_SYMBOL_SEL_40M_VHT_A2		0x102C
#define PATH0_R_STO7_NXT_SYMBOL_SEL_40M_VHT_A2_M		0x800
#define PATH0_R_STO7_NXT_SYMBOL_SEL_80M_VHT_A2		0x102C
#define PATH0_R_STO7_NXT_SYMBOL_SEL_80M_VHT_A2_M		0x1000
#define PATH0_R_TX_STO_INT_PART_BP_TARGET1_HE_A2		0x1030
#define PATH0_R_TX_STO_INT_PART_BP_TARGET1_HE_A2_M		0x7
#define PATH0_R_TX_STO_INT_PART_BP_TARGET2_HE_A2		0x1030
#define PATH0_R_TX_STO_INT_PART_BP_TARGET2_HE_A2_M		0x70
#define PATH0_R_TX_STO_INT_PART_BP_TARGET3_HE_A2		0x1030
#define PATH0_R_TX_STO_INT_PART_BP_TARGET3_HE_A2_M		0x700
#define PATH0_R_TX_STO_INT_PART_BP_TARGET4_HE_A2		0x1030
#define PATH0_R_TX_STO_INT_PART_BP_TARGET4_HE_A2_M		0x7000
#define PATH0_R_TX_STO_INT_PART_BP_TARGET5_HE_A2		0x1030
#define PATH0_R_TX_STO_INT_PART_BP_TARGET5_HE_A2_M		0x70000
#define PATH0_R_TX_STO_INT_PART_BP_TARGET6_HE_A2		0x1030
#define PATH0_R_TX_STO_INT_PART_BP_TARGET6_HE_A2_M		0x700000
#define PATH0_R_TX_STO_INT_PART_BP_TARGET7_HE_A2		0x1030
#define PATH0_R_TX_STO_INT_PART_BP_TARGET7_HE_A2_M		0x7000000
#define PATH0_R_TX_STO_INT_PART_BP_TARGET8_HE_A2		0x1030
#define PATH0_R_TX_STO_INT_PART_BP_TARGET8_HE_A2_M		0x70000000
#define PATH0_R_TX_STO_INT1_BYPASS_MODE_HE_A2		0x1034
#define PATH0_R_TX_STO_INT1_BYPASS_MODE_HE_A2_M		0x8
#define PATH0_R_TX_STO_INT1_BYPASS_ALWAYS_HIGH_HE_A2		0x1034
#define PATH0_R_TX_STO_INT1_BYPASS_ALWAYS_HIGH_HE_A2_M		0x10
#define PATH0_R_STO_INT_SEL_HE_A2		0x1034
#define PATH0_R_STO_INT_SEL_HE_A2_M		0x20
#define PATH0_R_TX_STO_INT_PART_BP_TARGET_STOP_HE_A2		0x1034
#define PATH0_R_TX_STO_INT_PART_BP_TARGET_STOP_HE_A2_M		0x380
#define PATH0_R_STO7_NXT_SYMBOL_SEL_20M_HE_A2		0x1034
#define PATH0_R_STO7_NXT_SYMBOL_SEL_20M_HE_A2_M		0x400
#define PATH0_R_STO7_NXT_SYMBOL_SEL_40M_HE_A2		0x1034
#define PATH0_R_STO7_NXT_SYMBOL_SEL_40M_HE_A2_M		0x800
#define PATH0_R_STO7_NXT_SYMBOL_SEL_80M_HE_A2		0x1034
#define PATH0_R_STO7_NXT_SYMBOL_SEL_80M_HE_A2_M		0x1000
#define PATH0_R_DCCL_RFGC_DELAY_20_A2		0x1038
#define PATH0_R_DCCL_RFGC_DELAY_20_A2_M		0xF
#define PATH0_R_DCCL_RFGC_DELAY_40_A2		0x1038
#define PATH0_R_DCCL_RFGC_DELAY_40_A2_M		0xF0
#define PATH0_R_DCCL_RFGC_DELAY_80_A2		0x1038
#define PATH0_R_DCCL_RFGC_DELAY_80_A2_M		0xF00
#define PATH0_R_DCCL_RFGC_DELAY_160_A2		0x1038
#define PATH0_R_DCCL_RFGC_DELAY_160_A2_M		0xF000
#define PATH0_R_HW_SI_READ_ADDR_A2		0x1200
#define PATH0_R_HW_SI_READ_ADDR_A2_M		0xFF
#define PATH0_R_HW_SI_READ_EDGE_OPT_A2		0x1200
#define PATH0_R_HW_SI_READ_EDGE_OPT_A2_M		0x300
#define PATH0_R_HW_SI_ZERO_PADDING_EN_A2		0x1200
#define PATH0_R_HW_SI_ZERO_PADDING_EN_A2_M		0x8000
#define PATH0_R_HW_SI_BYPASS_ST_MASK_A2		0x1200
#define PATH0_R_HW_SI_BYPASS_ST_MASK_A2_M		0x10000
#define PATH0_R_HW_SI_DATA_E_INV_A2		0x1200
#define PATH0_R_HW_SI_DATA_E_INV_A2_M		0x20000
#define PATH0_R_HW_SI_SEL_DBG_A2		0x1200
#define PATH0_R_HW_SI_SEL_DBG_A2_M		0xC0000
#define PATH0_R_HW_SI_DBG_MODE_A2		0x1200
#define PATH0_R_HW_SI_DBG_MODE_A2_M		0x100000
#define PATH0_R_HW_SI_ZERO_PADDING_NUM_A2		0x1200
#define PATH0_R_HW_SI_ZERO_PADDING_NUM_A2_M		0x3E00000
#define PATH0_R_HW_SI_DBG_TX_TRIG_A2		0x1200
#define PATH0_R_HW_SI_DBG_TX_TRIG_A2_M		0x4000000
#define PATH0_R_HW_SI_DIS_W_RX_TRIG_A2		0x1200
#define PATH0_R_HW_SI_DIS_W_RX_TRIG_A2_M		0x10000000
#define PATH0_R_HW_SI_DIS_W_TX_TRIG_A2		0x1200
#define PATH0_R_HW_SI_DIS_W_TX_TRIG_A2_M		0x20000000
#define PATH0_R_HW_SI_DIS_R_TRIG_A2		0x1200
#define PATH0_R_HW_SI_DIS_R_TRIG_A2_M		0x40000000
#define PATH0_R_HW_SI_DBG_RX_CMD_0_A2		0x1204
#define PATH0_R_HW_SI_DBG_RX_CMD_0_A2_M		0xFFFF
#define PATH0_R_HW_SI_DBG_RX_CMD_1_A2		0x1204
#define PATH0_R_HW_SI_DBG_RX_CMD_1_A2_M		0xFFFF0000
#define PATH0_R_HW_SI_DBG_TX_CMD_0_A2		0x1208
#define PATH0_R_HW_SI_DBG_TX_CMD_0_A2_M		0xFFFF
#define PATH0_R_HW_SI_DBG_TX_CMD_1_A2		0x1208
#define PATH0_R_HW_SI_DBG_TX_CMD_1_A2_M		0xFFFF0000
#define PATH0_R_ANAPAR_ST1P5_SEL_A2		0x120C
#define PATH0_R_ANAPAR_ST1P5_SEL_A2_M		0xF
#define PATH0_R_ANAPAR_ST3P5_SEL_A2		0x120C
#define PATH0_R_ANAPAR_ST3P5_SEL_A2_M		0xF0
#define PATH0_R_RFMODE_ORI_TX_LEAVE_TSSI_A2		0x120C
#define PATH0_R_RFMODE_ORI_TX_LEAVE_TSSI_A2_M		0xF00
#define PATH0_R_RFMODE_ORI_TX_LEAVE_TSSI_ST_A2		0x120C
#define PATH0_R_RFMODE_ORI_TX_LEAVE_TSSI_ST_A2_M		0xF000
#define PATH0_R_RFMODE_ORI_TX_LEAVE_TSSI_EN_A2		0x120C
#define PATH0_R_RFMODE_ORI_TX_LEAVE_TSSI_EN_A2_M		0x10000
#define PATH0_R_ANAPAR_DIS_TSSI_DCK_ST_A2		0x120C
#define PATH0_R_ANAPAR_DIS_TSSI_DCK_ST_A2_M		0x80000000
#define PATH0_R_RFMODE_RSTB_EQ0_EN_A2		0x1210
#define PATH0_R_RFMODE_RSTB_EQ0_EN_A2_M		0x1
#define PATH0_R_PW_RSTB_EQ0_EN_A2		0x1210
#define PATH0_R_PW_RSTB_EQ0_EN_A2_M		0x2
#define PATH0_R_RSTB_EQ0_EN_A2		0x1210
#define PATH0_R_RSTB_EQ0_EN_A2_M		0x4
#define PATH0_R_RFMODE_RSTB_EQ0_A2		0x1210
#define PATH0_R_RFMODE_RSTB_EQ0_A2_M		0xF0
#define PATH0_R_PW_RSTB_EQ0_A2		0x1210
#define PATH0_R_PW_RSTB_EQ0_A2_M		0xFF00
#define PATH0_R_RSTB_EQ0_A2		0x1210
#define PATH0_R_RSTB_EQ0_A2_M		0xFFFF0000
#define PATH0_R_RFC_SI_SEL_0_A2		0x1214
#define PATH0_R_RFC_SI_SEL_0_A2_M		0x1
#define PATH0_R_RFC_SI_SEL_1_A2		0x1214
#define PATH0_R_RFC_SI_SEL_1_A2_M		0x10
#define PATH0_R_HW_SI_W_RX_TRIG_DLY_EN_A2		0x1218
#define PATH0_R_HW_SI_W_RX_TRIG_DLY_EN_A2_M		0x1
#define PATH0_R_HW_SI_W_TX_TRIG_DLY_EN_A2		0x1218
#define PATH0_R_HW_SI_W_TX_TRIG_DLY_EN_A2_M		0x2
#define PATH0_R_HW_SI_R_TRIG_DLY_EN_A2		0x1218
#define PATH0_R_HW_SI_R_TRIG_DLY_EN_A2_M		0x4
#define PATH0_R_HW_SI_W_RX_TRIG_DLY_A2		0x1218
#define PATH0_R_HW_SI_W_RX_TRIG_DLY_A2_M		0xF0
#define PATH0_R_HW_SI_W_TX_TRIG_DLY_A2		0x1218
#define PATH0_R_HW_SI_W_TX_TRIG_DLY_A2_M		0xF00
#define PATH0_R_HW_SI_R_TRIG_DLY_A2		0x1218
#define PATH0_R_HW_SI_R_TRIG_DLY_A2_M		0xF000
#define PATH0_R_ANAPAR_ST_DPD_LBK_EFEM_RFON_TX_A2		0x121C
#define PATH0_R_ANAPAR_ST_DPD_LBK_EFEM_RFON_TX_A2_M		0xF
#define PATH0_R_ANAPAR_ST_DPD_LBK_EFEM_TX_A2		0x121C
#define PATH0_R_ANAPAR_ST_DPD_LBK_EFEM_TX_A2_M		0xF0
#define PATH0_R_ANAPAR_ST_DPD_LBK_EFEM_RFON_RX_A2		0x121C
#define PATH0_R_ANAPAR_ST_DPD_LBK_EFEM_RFON_RX_A2_M		0xF00
#define PATH0_R_ANAPAR_ST_DPD_LBK_EFEM_RX_A2		0x121C
#define PATH0_R_ANAPAR_ST_DPD_LBK_EFEM_RX_A2_M		0xF000
#define PATH0_R_RFMODE_EFEM_TX_A2		0x121C
#define PATH0_R_RFMODE_EFEM_TX_A2_M		0xF0000
#define PATH0_R_RFMODE_EFEM_RX_A2		0x121C
#define PATH0_R_RFMODE_EFEM_RX_A2_M		0xF00000
#define PATH0_R_ANAPAR_POP_COND_EN_A2		0x1220
#define PATH0_R_ANAPAR_POP_COND_EN_A2_M		0x1
#define PATH0_R_ANAPAR_DBG_ST_MODE_EN_A2		0x1220
#define PATH0_R_ANAPAR_DBG_ST_MODE_EN_A2_M		0x10
#define PATH0_R_ANAPAR_DBG_ST_A2		0x1220
#define PATH0_R_ANAPAR_DBG_ST_A2_M		0xF00
#define PATH0_R_AUX_CIC_FORCE_EN_A2		0x1224
#define PATH0_R_AUX_CIC_FORCE_EN_A2_M		0x1
#define PATH0_R_ANAPAR_RST_SEL_A2		0x12A0
#define PATH0_R_ANAPAR_RST_SEL_A2_M		0xF
#define PATH0_R_ANAPAR_RST_TX_SEL_A2		0x12A0
#define PATH0_R_ANAPAR_RST_TX_SEL_A2_M		0xF0
#define PATH0_R_ANAPAR_CTSDM_131_128__A2		0x12A0
#define PATH0_R_ANAPAR_CTSDM_131_128__A2_M		0xF00
#define PATH0_R_TXCK_FORCE_VAL_A2		0x12A0
#define PATH0_R_TXCK_FORCE_VAL_A2_M		0x7000
#define PATH0_R_TXCK_FORCE_ON_A2		0x12A0
#define PATH0_R_TXCK_FORCE_ON_A2_M		0x8000
#define PATH0_R_RXCK_FORCE_VAL_A2		0x12A0
#define PATH0_R_RXCK_FORCE_VAL_A2_M		0x70000
#define PATH0_R_RXCK_FORCE_ON_A2		0x12A0
#define PATH0_R_RXCK_FORCE_ON_A2_M		0x80000
#define PATH0_R_RXCK_RFBW0_A2		0x12A0
#define PATH0_R_RXCK_RFBW0_A2_M		0x700000
#define PATH0_R_RXCK_RFBW1_A2		0x12A0
#define PATH0_R_RXCK_RFBW1_A2_M		0x3800000
#define PATH0_R_RXCK_RFBW2_A2		0x12A0
#define PATH0_R_RXCK_RFBW2_A2_M		0x1C000000
#define PATH0_R_RXCK_RFBW3_A2		0x12A0
#define PATH0_R_RXCK_RFBW3_A2_M		0xE0000000
#define PATH0_R_RXCK_RFBW4_A2		0x12A4
#define PATH0_R_RXCK_RFBW4_A2_M		0x7
#define PATH0_R_RXCK_RFBW5_A2		0x12A4
#define PATH0_R_RXCK_RFBW5_A2_M		0x38
#define PATH0_R_RXCK_RFBW6_A2		0x12A4
#define PATH0_R_RXCK_RFBW6_A2_M		0x1C0
#define PATH0_R_TXCK_RFBW0_A2		0x12A4
#define PATH0_R_TXCK_RFBW0_A2_M		0x3800
#define PATH0_R_TXCK_RFBW1_A2		0x12A4
#define PATH0_R_TXCK_RFBW1_A2_M		0x1C000
#define PATH0_R_TXCK_RFBW2_A2		0x12A4
#define PATH0_R_TXCK_RFBW2_A2_M		0xE0000
#define PATH0_R_TXCK_RFBW3_A2		0x12A4
#define PATH0_R_TXCK_RFBW3_A2_M		0x700000
#define PATH0_R_TXCK_RFBW4_A2		0x12A4
#define PATH0_R_TXCK_RFBW4_A2_M		0x3800000
#define PATH0_R_TXCK_RFBW5_A2		0x12A4
#define PATH0_R_TXCK_RFBW5_A2_M		0x1C000000
#define PATH0_R_TXCK_RFBW6_A2		0x12A4
#define PATH0_R_TXCK_RFBW6_A2_M		0xE0000000
#define PATH0_R_EN_RXCK_TX_A2		0x12A8
#define PATH0_R_EN_RXCK_TX_A2_M		0x1
#define PATH0_R_RXCK_TX_A2		0x12A8
#define PATH0_R_RXCK_TX_A2_M		0xE
#define PATH0_R_RXCK_TX_FTM_A2		0x12A8
#define PATH0_R_RXCK_TX_FTM_A2_M		0x70
#define PATH0_R_CLK_RFC_GCK_EN_A2		0x12A8
#define PATH0_R_CLK_RFC_GCK_EN_A2_M		0x80
#define PATH0_R_RF0_GEN_DBG_SEL_A2		0x12A8
#define PATH0_R_RF0_GEN_DBG_SEL_A2_M		0x300
#define PATH0_R_RFMODE_GNT_WL_DIS_TX_OPT_A2		0x12A8
#define PATH0_R_RFMODE_GNT_WL_DIS_TX_OPT_A2_M		0x800
#define PATH0_R_RFAFE_PWSAV_EN_A2		0x12A8
#define PATH0_R_RFAFE_PWSAV_EN_A2_M		0xF000
#define PATH0_R_RFMODE_ORI_RXB_OFF_A2		0x12A8
#define PATH0_R_RFMODE_ORI_RXB_OFF_A2_M		0xF0000
#define PATH0_R_RFMODE_ORI_RXB_LOWPW_A2		0x12A8
#define PATH0_R_RFMODE_ORI_RXB_LOWPW_A2_M		0xF00000
#define PATH0_R_RFMODE_FTM_RXB_OFF_A2		0x12A8
#define PATH0_R_RFMODE_FTM_RXB_OFF_A2_M		0xF000000
#define PATH0_R_RFMODE_FTM_RXB_LOWPW_A2		0x12A8
#define PATH0_R_RFMODE_FTM_RXB_LOWPW_A2_M		0xF0000000
#define PATH0_R_RSTB_3WIRE_A2		0x12AC
#define PATH0_R_RSTB_3WIRE_A2_M		0x1
#define PATH0_R_EN_NRBW_AT_TX_A2		0x12AC
#define PATH0_R_EN_NRBW_AT_TX_A2_M		0x4
#define PATH0_R_RFMODE_ORI_TX_A2		0x12AC
#define PATH0_R_RFMODE_ORI_TX_A2_M		0xF0
#define PATH0_R_RFMODE_ORI_TX_TXOFF_A2		0x12AC
#define PATH0_R_RFMODE_ORI_TX_TXOFF_A2_M		0xF00
#define PATH0_R_RFMODE_ORI_RX_OFDM_CCA_A2		0x12AC
#define PATH0_R_RFMODE_ORI_RX_OFDM_CCA_A2_M		0xF000
#define PATH0_R_RFMODE_ORI_RX_CCK_CCA_A2		0x12AC
#define PATH0_R_RFMODE_ORI_RX_CCK_CCA_A2_M		0xF0000
#define PATH0_R_RFMODE_ORI_RX_IDLE_A2		0x12AC
#define PATH0_R_RFMODE_ORI_RX_IDLE_A2_M		0xF00000
#define PATH0_R_RFMODE_FTM_TX_A2		0x12AC
#define PATH0_R_RFMODE_FTM_TX_A2_M		0xF000000
#define PATH0_R_RFMODE_FTM_TX_TXOFF_A2		0x12AC
#define PATH0_R_RFMODE_FTM_TX_TXOFF_A2_M		0xF0000000
#define PATH0_R_RFMODE_FTM_RX_OFDM_CCA_A2		0x12B0
#define PATH0_R_RFMODE_FTM_RX_OFDM_CCA_A2_M		0xF
#define PATH0_R_RFMODE_FTM_RX_CCK_CCA_A2		0x12B0
#define PATH0_R_RFMODE_FTM_RX_CCK_CCA_A2_M		0xF0
#define PATH0_R_RFMODE_FTM_RX_IDLE_A2		0x12B0
#define PATH0_R_RFMODE_FTM_RX_IDLE_A2_M		0xF00
#define PATH0_R_RXB_IDX_AT_TX_A2		0x12B0
#define PATH0_R_RXB_IDX_AT_TX_A2_M		0x1F000
#define PATH0_R_TIA_IDX_AT_TX_A2		0x12B0
#define PATH0_R_TIA_IDX_AT_TX_A2_M		0x20000
#define PATH0_R_LNA_IDX_AT_TX_A2		0x12B0
#define PATH0_R_LNA_IDX_AT_TX_A2_M		0x1C0000
#define PATH0_R_TIA_EXT_BW_AT_TX_A2		0x12B0
#define PATH0_R_TIA_EXT_BW_AT_TX_A2_M		0x200000
#define PATH0_R_SI_RADDR_A2		0x12B0
#define PATH0_R_SI_RADDR_A2_M		0x3FC00000
#define PATH0_R_RST_3WIRE_CONFLICT_CNT_A2		0x12B0
#define PATH0_R_RST_3WIRE_CONFLICT_CNT_A2_M		0x80000000
#define PATH0_R_SOFT3WIRE_DATA_A2		0x12B4
#define PATH0_R_SOFT3WIRE_DATA_A2_M		0xFFFFFFF
#define PATH0_R_TXAGC_AT_SLEEP_A2		0x12B8
#define PATH0_R_TXAGC_AT_SLEEP_A2_M		0x3F
#define PATH0_R_RXB_IDX_AT_SLEEP_A2		0x12B8
#define PATH0_R_RXB_IDX_AT_SLEEP_A2_M		0x7C0
#define PATH0_R_TIA_IDX_AT_SLEEP_A2		0x12B8
#define PATH0_R_TIA_IDX_AT_SLEEP_A2_M		0x800
#define PATH0_R_LNA_IDX_AT_SLEEP_A2		0x12B8
#define PATH0_R_LNA_IDX_AT_SLEEP_A2_M		0x7000
#define PATH0_R_TIA_EXT_BW_AT_SLEEP_A2		0x12B8
#define PATH0_R_TIA_EXT_BW_AT_SLEEP_A2_M		0x8000
#define PATH0_R_EN_NRBW_AT_SLEEP_A2		0x12B8
#define PATH0_R_EN_NRBW_AT_SLEEP_A2_M		0x10000
#define PATH0_R_RFMODE_AT_SLEEP_A2		0x12B8
#define PATH0_R_RFMODE_AT_SLEEP_A2_M		0x1E0000
#define PATH0_R_TXAGC_BYPASS_A2		0x12B8
#define PATH0_R_TXAGC_BYPASS_A2_M		0x200000
#define PATH0_R_RXB_BYPASS_A2		0x12B8
#define PATH0_R_RXB_BYPASS_A2_M		0x400000
#define PATH0_R_TIA_BYPASS_A2		0x12B8
#define PATH0_R_TIA_BYPASS_A2_M		0x800000
#define PATH0_R_LNA_BYPASS_A2		0x12B8
#define PATH0_R_LNA_BYPASS_A2_M		0x1000000
#define PATH0_R_TIA_EXT_BYPASS_A2		0x12B8
#define PATH0_R_TIA_EXT_BYPASS_A2_M		0x2000000
#define PATH0_R_EN_NRBW_BYPASS_A2		0x12B8
#define PATH0_R_EN_NRBW_BYPASS_A2_M		0x4000000
#define PATH0_R_RFREG_DIS_GATING_A2		0x12B8
#define PATH0_R_RFREG_DIS_GATING_A2_M		0x8000000
#define PATH0_R_RSTB_ANAPAR_A2		0x12B8
#define PATH0_R_RSTB_ANAPAR_A2_M		0x10000000
#define PATH0_R_ANAPAR_SEL_OPT_A2		0x12B8
#define PATH0_R_ANAPAR_SEL_OPT_A2_M		0x20000000
#define PATH0_R_ANAPAR_DBG_MODE_A2		0x12B8
#define PATH0_R_ANAPAR_DBG_MODE_A2_M		0x40000000
#define PATH0_R_ANAPAR_DIS_GATING_A2		0x12B8
#define PATH0_R_ANAPAR_DIS_GATING_A2_M		0x80000000
#define PATH0_R_ANAPAR_ST0_SEL_A2		0x12BC
#define PATH0_R_ANAPAR_ST0_SEL_A2_M		0xF
#define PATH0_R_ANAPAR_ST1_SEL_A2		0x12BC
#define PATH0_R_ANAPAR_ST1_SEL_A2_M		0xF0
#define PATH0_R_ANAPAR_ST2_SEL_A2		0x12BC
#define PATH0_R_ANAPAR_ST2_SEL_A2_M		0xF00
#define PATH0_R_ANAPAR_ST3_SEL_A2		0x12BC
#define PATH0_R_ANAPAR_ST3_SEL_A2_M		0xF000
#define PATH0_R_ANAPAR_ST4_SEL_A2		0x12BC
#define PATH0_R_ANAPAR_ST4_SEL_A2_M		0xF0000
#define PATH0_R_ANAPAR_ST5_SEL_A2		0x12BC
#define PATH0_R_ANAPAR_ST5_SEL_A2_M		0xF00000
#define PATH0_R_ANAPAR_ST6_SEL_A2		0x12BC
#define PATH0_R_ANAPAR_ST6_SEL_A2_M		0xF000000
#define PATH0_R_ANAPAR_ST7_SEL_A2		0x12BC
#define PATH0_R_ANAPAR_ST7_SEL_A2_M		0xF0000000
#define PATH0_R_ANAPAR_ST8_SEL_A2		0x12C0
#define PATH0_R_ANAPAR_ST8_SEL_A2_M		0xF
#define PATH0_R_ANAPAR_ST9_SEL_A2		0x12C0
#define PATH0_R_ANAPAR_ST9_SEL_A2_M		0xF0
#define PATH0_R_ANAPAR_ST10_SEL_A2		0x12C0
#define PATH0_R_ANAPAR_ST10_SEL_A2_M		0xF00
#define PATH0_R_ANAPAR_ST11_SEL_A2		0x12C0
#define PATH0_R_ANAPAR_ST11_SEL_A2_M		0xF000
#define PATH0_R_ANAPAR_ST12_SEL_A2		0x12C0
#define PATH0_R_ANAPAR_ST12_SEL_A2_M		0xF0000
#define PATH0_R_ANAPAR_ST13_SEL_A2		0x12C0
#define PATH0_R_ANAPAR_ST13_SEL_A2_M		0xF00000
#define PATH0_R_ANAPAR_ST14_SEL_A2		0x12C0
#define PATH0_R_ANAPAR_ST14_SEL_A2_M		0xF000000
#define PATH0_R_ANAPAR_ST15_SEL_A2		0x12C0
#define PATH0_R_ANAPAR_ST15_SEL_A2_M		0xF0000000
#define PATH0_R_ANAPAR_ST16_SEL_A2		0x12C4
#define PATH0_R_ANAPAR_ST16_SEL_A2_M		0xF
#define PATH0_R_ANAPAR_ST17_SEL_A2		0x12C4
#define PATH0_R_ANAPAR_ST17_SEL_A2_M		0xF0
#define PATH0_R_ANAPAR_ST18_SEL_A2		0x12C4
#define PATH0_R_ANAPAR_ST18_SEL_A2_M		0xF00
#define PATH0_R_ANAPAR_ST19_SEL_A2		0x12C4
#define PATH0_R_ANAPAR_ST19_SEL_A2_M		0xF000
#define PATH0_R_ANAPAR_ST20_SEL_A2		0x12C4
#define PATH0_R_ANAPAR_ST20_SEL_A2_M		0xF0000
#define PATH0_R_ANAPAR_ST21_SEL_A2		0x12C4
#define PATH0_R_ANAPAR_ST21_SEL_A2_M		0xF00000
#define PATH0_R_ANAPAR_ST22_SEL_A2		0x12C4
#define PATH0_R_ANAPAR_ST22_SEL_A2_M		0xF000000
#define PATH0_R_ANAPAR_ST23_SEL_A2		0x12C4
#define PATH0_R_ANAPAR_ST23_SEL_A2_M		0xF0000000
#define PATH0_R_ANAPAR_ST24_SEL_A2		0x12C8
#define PATH0_R_ANAPAR_ST24_SEL_A2_M		0xF
#define PATH0_R_ANAPAR_ST25_SEL_A2		0x12C8
#define PATH0_R_ANAPAR_ST25_SEL_A2_M		0xF0
#define PATH0_R_ANAPAR_ST26_SEL_A2		0x12C8
#define PATH0_R_ANAPAR_ST26_SEL_A2_M		0xF00
#define PATH0_R_ANAPAR_ST27_SEL_A2		0x12C8
#define PATH0_R_ANAPAR_ST27_SEL_A2_M		0xF000
#define PATH0_R_ANAPAR_ST28_SEL_A2		0x12C8
#define PATH0_R_ANAPAR_ST28_SEL_A2_M		0xF0000
#define PATH0_R_ANAPAR_ST29_SEL_A2		0x12C8
#define PATH0_R_ANAPAR_ST29_SEL_A2_M		0xF00000
#define PATH0_R_ANAPAR_ST30_SEL_A2		0x12C8
#define PATH0_R_ANAPAR_ST30_SEL_A2_M		0xF000000
#define PATH0_R_ANAPAR_ST31_SEL_A2		0x12C8
#define PATH0_R_ANAPAR_ST31_SEL_A2_M		0xF0000000
#define PATH0_R_ANAPAR_CTSDM_31_0__A2		0x12CC
#define PATH0_R_ANAPAR_CTSDM_31_0__A2_M		0xFFFFFFFF
#define PATH0_R_ANAPAR_CTSDM_63_32__A2		0x12D0
#define PATH0_R_ANAPAR_CTSDM_63_32__A2_M		0xFFFFFFFF
#define PATH0_R_ANAPAR_CTSDM_95_64__A2		0x12D4
#define PATH0_R_ANAPAR_CTSDM_95_64__A2_M		0xFFFFFFFF
#define PATH0_R_ANAPAR_CTSDM_127_96__A2		0x12D8
#define PATH0_R_ANAPAR_CTSDM_127_96__A2_M		0xFFFFFFFF
#define PATH0_R_ANAPAR_31_0__A2		0x12DC
#define PATH0_R_ANAPAR_31_0__A2_M		0xFFFFFFFF
#define PATH0_R_ANAPAR_63_32__A2		0x12E0
#define PATH0_R_ANAPAR_63_32__A2_M		0xFFFFFFFF
#define PATH0_R_ANAPAR_95_64__A2		0x12E4
#define PATH0_R_ANAPAR_95_64__A2_M		0xFFFFFFFF
#define PATH0_R_ANAPAR_127_96__A2		0x12E8
#define PATH0_R_ANAPAR_127_96__A2_M		0xFFFFFFFF
#define PATH0_R_ANAPAR_143_128__A2		0x12EC
#define PATH0_R_ANAPAR_143_128__A2_M		0xFFFF
#define PATH0_R_ANAPAR_LBK_15_0__A2		0x12EC
#define PATH0_R_ANAPAR_LBK_15_0__A2_M		0xFFFF0000
#define PATH0_R_ANAPAR_LBK_47_16__A2		0x12F0
#define PATH0_R_ANAPAR_LBK_47_16__A2_M		0xFFFFFFFF
#define PATH0_R_ANAPAR_LBK_79_48__A2		0x12F4
#define PATH0_R_ANAPAR_LBK_79_48__A2_M		0xFFFFFFFF
#define PATH0_R_ANAPAR_LBK_111_80__A2		0x12F8
#define PATH0_R_ANAPAR_LBK_111_80__A2_M		0xFFFFFFFF
#define PATH0_R_ANAPAR_LBK_143_112__A2		0x12FC
#define PATH0_R_ANAPAR_LBK_143_112__A2_M		0xFFFFFFFF
#define CNT_LA_TRIG_A2		0x1700
#define CNT_LA_TRIG_A2_M		0xFFFF
#define CNT_CCKTXEN_A2		0x1700
#define CNT_CCKTXEN_A2_M		0xFFFF0000
#define CNT_CCKTXON_A2		0x1704
#define CNT_CCKTXON_A2_M		0xFFFF
#define CNT_DBG_BIT_A2		0x1704
#define CNT_DBG_BIT_A2_M		0xFFFF0000
#define CNT_CCK_CCA_P0_A2		0x1710
#define CNT_CCK_CCA_P0_A2_M		0xFFFF
#define CNT_CCK_CRC16FAIL_P0_A2		0x1710
#define CNT_CCK_CRC16FAIL_P0_A2_M		0xFFFF0000
#define CNT_CCK_CRC32OK_P0_A2		0x1714
#define CNT_CCK_CRC32OK_P0_A2_M		0xFFFF
#define CNT_CCK_CRC32FAIL_P0_A2		0x1714
#define CNT_CCK_CRC32FAIL_P0_A2_M		0xFFFF0000
#define CNT_CCK_CCA_P1_A2		0x1718
#define CNT_CCK_CCA_P1_A2_M		0xFFFF
#define CNT_CCK_CRC16FAIL_P1_A2		0x1718
#define CNT_CCK_CRC16FAIL_P1_A2_M		0xFFFF0000
#define CNT_CCK_CRC32OK_P1_A2		0x171C
#define CNT_CCK_CRC32OK_P1_A2_M		0xFFFF
#define CNT_CCK_CRC32FAIL_P1_A2		0x171C
#define CNT_CCK_CRC32FAIL_P1_A2_M		0xFFFF0000
#define AXTOP_BIST_A2		0x1720
#define AXTOP_BIST_A2_M		0xFFFFFFFF
#define AXRX_IN_BIST_A2		0x1724
#define AXRX_IN_BIST_A2_M		0xFFFFFFFF
#define AXTD_BIST_A2		0x1728
#define AXTD_BIST_A2_M		0xFFFFFFFF
#define AXOUT_BIST_A2		0x172C
#define AXOUT_BIST_A2_M		0xFFFFFFFF
#define DBG32_D_A2		0x1730
#define DBG32_D_A2_M		0xFFFFFFFF
#define PSD_PW_A2		0x1734
#define PSD_PW_A2_M		0x1FFFFFF
#define PSD_OK_FLAG_A2		0x1734
#define PSD_OK_FLAG_A2_M		0x2000000
#define EDCCA_IOQ_P0_A_A2		0x1738
#define EDCCA_IOQ_P0_A_A2_M		0xFFFFFFFF
#define EDCCA_IOQ_P0_B_A2		0x173C
#define EDCCA_IOQ_P0_B_A2_M		0xFFFFFFFF
#define EDCCA_IOQ_P1_A_A2		0x1740
#define EDCCA_IOQ_P1_A_A2_M		0xFFFFFFFF
#define EDCCA_IOQ_P1_B_A2		0x1744
#define EDCCA_IOQ_P1_B_A2_M		0xFFFFFFFF
#define RO_SI_R_DATA_AFC_A2		0x1748
#define RO_SI_R_DATA_AFC_A2_M		0xFFFFFFFF
#define SW_SI_READ_DATA_A2		0x174C
#define SW_SI_READ_DATA_A2_M		0xFFFFF
#define SW_SI_CNT_CONFLICT_A2		0x174C
#define SW_SI_CNT_CONFLICT_A2_M		0xF00000
#define SW_SI_W_BUSY_A2		0x174C
#define SW_SI_W_BUSY_A2_M		0x1000000
#define SW_SI_R_BUSY_A2		0x174C
#define SW_SI_R_BUSY_A2_M		0x2000000
#define SW_SI_READ_DATA_DONE_A2		0x174C
#define SW_SI_READ_DATA_DONE_A2_M		0x4000000
#define CNT_SW_SI_R_A2		0x1750
#define CNT_SW_SI_R_A2_M		0xFFFF
#define CNT_SW_SI_W_A2		0x1750
#define CNT_SW_SI_W_A2_M		0xFFFF0000
#define SWSI_RECORD_1ST_A2		0x1758
#define SWSI_RECORD_1ST_A2_M		0x3FFFFF
#define SWSI_RECORD_2ND_A2		0x1760
#define SWSI_RECORD_2ND_A2_M		0x3FFFFF
#define SWSI_CMD_CNT_A2		0x1764
#define SWSI_CMD_CNT_A2_M		0x3F
#define SWSI_NOW_IS_1ST_A2		0x1764
#define SWSI_NOW_IS_1ST_A2_M		0x40000000
#define SWSI_NOW_IS_2ND_A2		0x1764
#define SWSI_NOW_IS_2ND_A2_M		0x80000000
#define HWSI_RECORD_1ST_0_A2		0x1768
#define HWSI_RECORD_1ST_0_A2_M		0x1FFF
#define HWSI_RECORD_1ST_1_A2		0x1768
#define HWSI_RECORD_1ST_1_A2_M		0x1FFF0000
#define HWSI_RECORD_2ND_0_A2		0x176C
#define HWSI_RECORD_2ND_0_A2_M		0x1FFF
#define HWSI_RECORD_2ND_1_A2		0x176C
#define HWSI_RECORD_2ND_1_A2_M		0x1FFF0000
#define HWSI_RECORD_3RD_0_A2		0x1770
#define HWSI_RECORD_3RD_0_A2_M		0x1FFF
#define HWSI_RECORD_3RD_1_A2		0x1770
#define HWSI_RECORD_3RD_1_A2_M		0x1FFF0000
#define HWSI_RECORD_4TH_0_A2		0x1774
#define HWSI_RECORD_4TH_0_A2_M		0x1FFF
#define HWSI_RECORD_4TH_1_A2		0x1774
#define HWSI_RECORD_4TH_1_A2_M		0x1FFF0000
#define HWSI_CMD_CNT_A2		0x1778
#define HWSI_CMD_CNT_A2_M		0x3F
#define HWSI_NOW_IS_1ST_A2		0x1778
#define HWSI_NOW_IS_1ST_A2_M		0x10000000
#define HWSI_NOW_IS_2ND_A2		0x1778
#define HWSI_NOW_IS_2ND_A2_M		0x20000000
#define HWSI_NOW_IS_3RD_A2		0x1778
#define HWSI_NOW_IS_3RD_A2_M		0x40000000
#define HWSI_NOW_IS_4TH_A2		0x1778
#define HWSI_NOW_IS_4TH_A2_M		0x80000000
#define WLS0_RFMODE_A2		0x177C
#define WLS0_RFMODE_A2_M		0xF
#define WLS0_TSSI_OFST_A2		0x177C
#define WLS0_TSSI_OFST_A2_M		0x1F0
#define WLS0_TX_CCK_IND_A2		0x177C
#define WLS0_TX_CCK_IND_A2_M		0x200
#define WLS0_TX_GAIN_A2		0x177C
#define WLS0_TX_GAIN_A2_M		0xFC00
#define WLS0_EN_PAD_GAPK_A2		0x177C
#define WLS0_EN_PAD_GAPK_A2_M		0x10000
#define WLS0_EN_PA_GAPK_A2		0x177C
#define WLS0_EN_PA_GAPK_A2_M		0x20000
#define WLS0_PAD_GAPK_IDX_A2		0x177C
#define WLS0_PAD_GAPK_IDX_A2_M		0x1FC0000
#define WLS0_PA_GAPK_IDX_A2		0x177C
#define WLS0_PA_GAPK_IDX_A2_M		0x7E000000
#define WLS1_RFMODE_A2		0x1780
#define WLS1_RFMODE_A2_M		0xF
#define WLS1_TSSI_OFST_A2		0x1780
#define WLS1_TSSI_OFST_A2_M		0x1F0
#define WLS1_TX_CCK_IND_A2		0x1780
#define WLS1_TX_CCK_IND_A2_M		0x200
#define WLS1_TX_GAIN_A2		0x1780
#define WLS1_TX_GAIN_A2_M		0xFC00
#define WLS1_EN_PAD_GAPK_A2		0x1780
#define WLS1_EN_PAD_GAPK_A2_M		0x10000
#define WLS1_EN_PA_GAPK_A2		0x1780
#define WLS1_EN_PA_GAPK_A2_M		0x20000
#define WLS1_PAD_GAPK_IDX_A2		0x1780
#define WLS1_PAD_GAPK_IDX_A2_M		0x1FC0000
#define WLS1_PA_GAPK_IDX_A2		0x1780
#define WLS1_PA_GAPK_IDX_A2_M		0x7E000000
#define BW_TXS0_A2		0x1784
#define BW_TXS0_A2_M		0x7
#define DAC_0P5DB_S0_A2		0x1784
#define DAC_0P5DB_S0_A2_M		0x8
#define GAIN_TX_S0_A2		0x1784
#define GAIN_TX_S0_A2_M		0x1F0
#define GAIN_TX_GAPK_S0_A2		0x1784
#define GAIN_TX_GAPK_S0_A2_M		0x1E00
#define BW_TXS1_A2		0x1784
#define BW_TXS1_A2_M		0x70000
#define DAC_0P5DB_S1_A2		0x1784
#define DAC_0P5DB_S1_A2_M		0x80000
#define GAIN_TX_S1_A2		0x1784
#define GAIN_TX_S1_A2_M		0x1F00000
#define GAIN_TX_GAPK_S1_A2		0x1784
#define GAIN_TX_GAPK_S1_A2_M		0x1E000000
#define LO_SEL_A2		0x1784
#define LO_SEL_A2_M		0xC0000000
#define RFC_IOQ_RPT_A2		0x1788
#define RFC_IOQ_RPT_A2_M		0xFFFFFFFF
#define RPT_RSTB_P1_I_A2		0x178C
#define RPT_RSTB_P1_I_A2_M		0x10000000
#define RPT_RSTB_P0_I_A2		0x178C
#define RPT_RSTB_P0_I_A2_M		0x20000000
#define RPT_RSTB_CCK_I_A2		0x178C
#define RPT_RSTB_CCK_I_A2_M		0x40000000
#define RPT_RSTB_I_A2		0x178C
#define RPT_RSTB_I_A2_M		0x80000000
#define WLS0_TX_RATE_BIAS_A2		0x1790
#define WLS0_TX_RATE_BIAS_A2_M		0x3
#define WLS0_TX_RU_A2		0x1790
#define WLS0_TX_RU_A2_M		0x4
#define WLS0_TX_GAPK_EN_SEL_WE_A2		0x1790
#define WLS0_TX_GAPK_EN_SEL_WE_A2_M		0x8
#define WLS0_TX_GAPK_WD_A2		0x1790
#define WLS0_TX_GAPK_WD_A2_M		0x3F0
#define WLS1_TX_RATE_BIAS_A2		0x1790
#define WLS1_TX_RATE_BIAS_A2_M		0x3000
#define WLS1_TX_RU_A2		0x1790
#define WLS1_TX_RU_A2_M		0x4000
#define WLS1_TX_GAPK_EN_SEL_WE_A2		0x1790
#define WLS1_TX_GAPK_EN_SEL_WE_A2_M		0x8000
#define WLS1_TX_GAPK_WD_A2		0x1790
#define WLS1_TX_GAPK_WD_A2_M		0x3F0000
#define TX_RFC_DUMMY_RPT_A2		0x1794
#define TX_RFC_DUMMY_RPT_A2_M		0xFFFFFFFF
#define INTF_TXINFO_PPDU_TYPE_3_0__A2		0x1800
#define INTF_TXINFO_PPDU_TYPE_3_0__A2_M		0xF
#define INTF_TXINFO_CH20_WITH_DATA_7_0__A2		0x1800
#define INTF_TXINFO_CH20_WITH_DATA_7_0__A2_M		0xFF0
#define INTF_TXINFO_PATH_EN_3_0__A2		0x1800
#define INTF_TXINFO_PATH_EN_3_0__A2_M		0xF000
#define INTF_TXINFO_PATH_MAP_A_1_0__A2		0x1800
#define INTF_TXINFO_PATH_MAP_A_1_0__A2_M		0x30000
#define INTF_TXINFO_PATH_MAP_B_1_0__A2		0x1800
#define INTF_TXINFO_PATH_MAP_B_1_0__A2_M		0xC0000
#define INTF_TXINFO_PATH_MAP_C_1_0__A2		0x1800
#define INTF_TXINFO_PATH_MAP_C_1_0__A2_M		0x300000
#define INTF_TXINFO_PATH_MAP_D_1_0__A2		0x1800
#define INTF_TXINFO_PATH_MAP_D_1_0__A2_M		0xC00000
#define INTF_TXINFO_TXCMD_TXTP_5_0__A2		0x1800
#define INTF_TXINFO_TXCMD_TXTP_5_0__A2_M		0x3F000000
#define INTF_TXINFO_OBW_CTS2SELF_DUP_TYPE_1_0__A2		0x1800
#define INTF_TXINFO_OBW_CTS2SELF_DUP_TYPE_1_0__A2_M		0xC0000000
#define INTF_TXINFO_OBW_CTS2SELF_DUP_TYPE_3_2__A2		0x1804
#define INTF_TXINFO_OBW_CTS2SELF_DUP_TYPE_3_2__A2_M		0x3
#define INTF_TXINFO_CFIR_BY_RATE_OFF_0__A2		0x1804
#define INTF_TXINFO_CFIR_BY_RATE_OFF_0__A2_M		0x4
#define INTF_TXINFO_DPD_BY_RATE_OFF_0__A2		0x1804
#define INTF_TXINFO_DPD_BY_RATE_OFF_0__A2_M		0x8
#define INTF_TXINFO_TXSC_3_0__A2		0x1804
#define INTF_TXINFO_TXSC_3_0__A2_M		0xF0
#define INTF_TXINFO_TX_SWING_3_0__A2		0x1804
#define INTF_TXINFO_TX_SWING_3_0__A2_M		0xF00
#define INTF_TXINFO_RATE_BIAS_1_0__A2		0x1804
#define INTF_TXINFO_RATE_BIAS_1_0__A2_M		0x3000
#define INTF_TXINFO_DBW_IDX_1_0__A2		0x1804
#define INTF_TXINFO_DBW_IDX_1_0__A2_M		0x30000
#define INTF_TXINFO_TX_PW_DBM_8_0__A2		0x1804
#define INTF_TXINFO_TX_PW_DBM_8_0__A2_M		0x7FC0000
#define INTF_TXINFO_CFO_COMP_2_0__A2		0x1804
#define INTF_TXINFO_CFO_COMP_2_0__A2_M		0x38000000
#define INTF_TXINFO_ANTIDX_ANT_SEL_A_0__A2		0x1808
#define INTF_TXINFO_ANTIDX_ANT_SEL_A_0__A2_M		0x1
#define INTF_TXINFO_ANTIDX_ANT_SEL_B_0__A2		0x1808
#define INTF_TXINFO_ANTIDX_ANT_SEL_B_0__A2_M		0x2
#define INTF_TXINFO_ANTIDX_ANT_SEL_C_0__A2		0x1808
#define INTF_TXINFO_ANTIDX_ANT_SEL_C_0__A2_M		0x4
#define INTF_TXINFO_ANTIDX_ANT_SEL_D_0__A2		0x1808
#define INTF_TXINFO_ANTIDX_ANT_SEL_D_0__A2_M		0x8
#define INTF_TXINFO_N_USR_7_0__A2		0x1808
#define INTF_TXINFO_N_USR_7_0__A2_M		0xFF0
#define INTF_TXINFO_CCA_PW_TH_7_0__A2		0x1808
#define INTF_TXINFO_CCA_PW_TH_7_0__A2_M		0xFF000
#define INTF_TXINFO_CCA_PW_TH_EN_0__A2		0x1808
#define INTF_TXINFO_CCA_PW_TH_EN_0__A2_M		0x100000
#define INTF_TXINFO_RF_GAIN_IDX_9_0__A2		0x1808
#define INTF_TXINFO_RF_GAIN_IDX_9_0__A2_M		0x7FE00000
#define INTF_TXINFO_RF_FIXED_GAIN_EN_0__A2		0x1808
#define INTF_TXINFO_RF_FIXED_GAIN_EN_0__A2_M		0x80000000
#define INTF_TXINFO_UL_CQI_RPT_TRI_0__A2		0x180C
#define INTF_TXINFO_UL_CQI_RPT_TRI_0__A2_M		0x1
#define INTF_TXCOMCT_STBC_EN_0__A2		0x1810
#define INTF_TXCOMCT_STBC_EN_0__A2_M		0x1
#define INTF_TXCOMCT_DOPPLER_EN_0__A2		0x1810
#define INTF_TXCOMCT_DOPPLER_EN_0__A2_M		0x4
#define INTF_TXCOMCT_MIDAMBLE_MODE_0__A2		0x1810
#define INTF_TXCOMCT_MIDAMBLE_MODE_0__A2_M		0x8
#define INTF_TXCOMCT_GI_TYPE_1_0__A2		0x1810
#define INTF_TXCOMCT_GI_TYPE_1_0__A2_M		0x30
#define INTF_TXCOMCT_LTF_TYPE_1_0__A2		0x1810
#define INTF_TXCOMCT_LTF_TYPE_1_0__A2_M		0xC0
#define INTF_TXCOMCT_N_LTF_2_0__A2		0x1810
#define INTF_TXCOMCT_N_LTF_2_0__A2_M		0x700
#define INTF_TXCOMCT_FB_MUMIMO_EN_0__A2		0x1810
#define INTF_TXCOMCT_FB_MUMIMO_EN_0__A2_M		0x800
#define INTF_TXCOMCT_MUMIMO_LTF_MODE_EN_0__A2		0x1814
#define INTF_TXCOMCT_MUMIMO_LTF_MODE_EN_0__A2_M		0x8
#define INTF_TXCOMCT_NDP_0__A2		0x1814
#define INTF_TXCOMCT_NDP_0__A2_M		0x10
#define INTF_TXCOMCT_FEEDBACK_STATUS_0__A2		0x1814
#define INTF_TXCOMCT_FEEDBACK_STATUS_0__A2_M		0x20
#define INTF_TXCOMCT_BEAM_CHANGE_EN_0__A2		0x1814
#define INTF_TXCOMCT_BEAM_CHANGE_EN_0__A2_M		0x40
#define INTF_TXCOMCT_HE_SIGB_MCS_2_0__A2		0x1814
#define INTF_TXCOMCT_HE_SIGB_MCS_2_0__A2_M		0x380
#define INTF_TXCOMCT_HE_SIGB_DCM_EN_0__A2		0x1814
#define INTF_TXCOMCT_HE_SIGB_DCM_EN_0__A2_M		0x400
#define INTF_TXUSRCT0_U_ID_7_0__A2		0x1818
#define INTF_TXUSRCT0_U_ID_7_0__A2_M		0xFF
#define INTF_TXUSRCT0_RU_ALLOC_7_0__A2		0x1818
#define INTF_TXUSRCT0_RU_ALLOC_7_0__A2_M		0xFF00
#define INTF_TXUSRCT0_N_STS_RU_TOT_2_0__A2		0x1818
#define INTF_TXUSRCT0_N_STS_RU_TOT_2_0__A2_M		0x70000
#define INTF_TXUSRCT0_STRT_STS_2_0__A2		0x1818
#define INTF_TXUSRCT0_STRT_STS_2_0__A2_M		0xE00000
#define INTF_TXUSRCT0_N_STS_2_0__A2		0x1818
#define INTF_TXUSRCT0_N_STS_2_0__A2_M		0x7000000
#define INTF_TXUSRCT0_FEC_TYPE_0__A2		0x1818
#define INTF_TXUSRCT0_FEC_TYPE_0__A2_M		0x8000000
#define INTF_TXUSRCT0_MCS_3_0__A2		0x1818
#define INTF_TXUSRCT0_MCS_3_0__A2_M		0xF0000000
#define INTF_TXUSRCT0_MCS_5_4__A2		0x181C
#define INTF_TXUSRCT0_MCS_5_4__A2_M		0x3
#define INTF_TXUSRCT0_DCM_EN_0__A2		0x181C
#define INTF_TXUSRCT0_DCM_EN_0__A2_M		0x4
#define INTF_TXUSRCT0_CSI_BUF_ID_10_0__A2		0x181C
#define INTF_TXUSRCT0_CSI_BUF_ID_10_0__A2_M		0x3FF8
#define INTF_TXUSRCT0_TXBF_EN_0__A2		0x181C
#define INTF_TXUSRCT0_TXBF_EN_0__A2_M		0x4000
#define INTF_TXUSRCT0_PW_BOOST_FCTR_DB_4_0__A2		0x181C
#define INTF_TXUSRCT0_PW_BOOST_FCTR_DB_4_0__A2_M		0xF8000
#define INTF_TXUSRCT1_U_ID_7_0__A2		0x1820
#define INTF_TXUSRCT1_U_ID_7_0__A2_M		0xFF
#define INTF_TXUSRCT1_RU_ALLOC_7_0__A2		0x1820
#define INTF_TXUSRCT1_RU_ALLOC_7_0__A2_M		0xFF00
#define INTF_TXUSRCT1_N_STS_RU_TOT_2_0__A2		0x1820
#define INTF_TXUSRCT1_N_STS_RU_TOT_2_0__A2_M		0x70000
#define INTF_TXUSRCT1_STRT_STS_2_0__A2		0x1820
#define INTF_TXUSRCT1_STRT_STS_2_0__A2_M		0xE00000
#define INTF_TXUSRCT1_N_STS_2_0__A2		0x1820
#define INTF_TXUSRCT1_N_STS_2_0__A2_M		0x7000000
#define INTF_TXUSRCT1_FEC_TYPE_0__A2		0x1820
#define INTF_TXUSRCT1_FEC_TYPE_0__A2_M		0x8000000
#define INTF_TXUSRCT1_MCS_3_0__A2		0x1820
#define INTF_TXUSRCT1_MCS_3_0__A2_M		0xF0000000
#define INTF_TXUSRCT1_MCS_5_4__A2		0x1824
#define INTF_TXUSRCT1_MCS_5_4__A2_M		0x3
#define INTF_TXUSRCT1_DCM_EN_0__A2		0x1824
#define INTF_TXUSRCT1_DCM_EN_0__A2_M		0x4
#define INTF_TXUSRCT1_CSI_BUF_ID_10_0__A2		0x1824
#define INTF_TXUSRCT1_CSI_BUF_ID_10_0__A2_M		0x3FF8
#define INTF_TXUSRCT1_TXBF_EN_0__A2		0x1824
#define INTF_TXUSRCT1_TXBF_EN_0__A2_M		0x4000
#define INTF_TXUSRCT1_PW_BOOST_FCTR_DB_4_0__A2		0x1824
#define INTF_TXUSRCT1_PW_BOOST_FCTR_DB_4_0__A2_M		0xF8000
#define INTF_TXUSRCT2_U_ID_7_0__A2		0x1828
#define INTF_TXUSRCT2_U_ID_7_0__A2_M		0xFF
#define INTF_TXUSRCT2_RU_ALLOC_7_0__A2		0x1828
#define INTF_TXUSRCT2_RU_ALLOC_7_0__A2_M		0xFF00
#define INTF_TXUSRCT2_N_STS_RU_TOT_2_0__A2		0x1828
#define INTF_TXUSRCT2_N_STS_RU_TOT_2_0__A2_M		0x70000
#define INTF_TXUSRCT2_STRT_STS_2_0__A2		0x1828
#define INTF_TXUSRCT2_STRT_STS_2_0__A2_M		0xE00000
#define INTF_TXUSRCT2_N_STS_2_0__A2		0x1828
#define INTF_TXUSRCT2_N_STS_2_0__A2_M		0x7000000
#define INTF_TXUSRCT2_FEC_TYPE_0__A2		0x1828
#define INTF_TXUSRCT2_FEC_TYPE_0__A2_M		0x8000000
#define INTF_TXUSRCT2_MCS_3_0__A2		0x1828
#define INTF_TXUSRCT2_MCS_3_0__A2_M		0xF0000000
#define INTF_TXUSRCT2_MCS_5_4__A2		0x182C
#define INTF_TXUSRCT2_MCS_5_4__A2_M		0x3
#define INTF_TXUSRCT2_DCM_EN_0__A2		0x182C
#define INTF_TXUSRCT2_DCM_EN_0__A2_M		0x4
#define INTF_TXUSRCT2_CSI_BUF_ID_10_0__A2		0x182C
#define INTF_TXUSRCT2_CSI_BUF_ID_10_0__A2_M		0x3FF8
#define INTF_TXUSRCT2_TXBF_EN_0__A2		0x182C
#define INTF_TXUSRCT2_TXBF_EN_0__A2_M		0x4000
#define INTF_TXUSRCT2_PW_BOOST_FCTR_DB_4_0__A2		0x182C
#define INTF_TXUSRCT2_PW_BOOST_FCTR_DB_4_0__A2_M		0xF8000
#define INTF_TXUSRCT3_U_ID_7_0__A2		0x1830
#define INTF_TXUSRCT3_U_ID_7_0__A2_M		0xFF
#define INTF_TXUSRCT3_RU_ALLOC_7_0__A2		0x1830
#define INTF_TXUSRCT3_RU_ALLOC_7_0__A2_M		0xFF00
#define INTF_TXUSRCT3_N_STS_RU_TOT_2_0__A2		0x1830
#define INTF_TXUSRCT3_N_STS_RU_TOT_2_0__A2_M		0x70000
#define INTF_TXUSRCT3_STRT_STS_2_0__A2		0x1830
#define INTF_TXUSRCT3_STRT_STS_2_0__A2_M		0xE00000
#define INTF_TXUSRCT3_N_STS_2_0__A2		0x1830
#define INTF_TXUSRCT3_N_STS_2_0__A2_M		0x7000000
#define INTF_TXUSRCT3_FEC_TYPE_0__A2		0x1830
#define INTF_TXUSRCT3_FEC_TYPE_0__A2_M		0x8000000
#define INTF_TXUSRCT3_MCS_3_0__A2		0x1830
#define INTF_TXUSRCT3_MCS_3_0__A2_M		0xF0000000
#define INTF_TXUSRCT3_MCS_5_4__A2		0x1834
#define INTF_TXUSRCT3_MCS_5_4__A2_M		0x3
#define INTF_TXUSRCT3_DCM_EN_0__A2		0x1834
#define INTF_TXUSRCT3_DCM_EN_0__A2_M		0x4
#define INTF_TXUSRCT3_CSI_BUF_ID_10_0__A2		0x1834
#define INTF_TXUSRCT3_CSI_BUF_ID_10_0__A2_M		0x3FF8
#define INTF_TXUSRCT3_TXBF_EN_0__A2		0x1834
#define INTF_TXUSRCT3_TXBF_EN_0__A2_M		0x4000
#define INTF_TXUSRCT3_PW_BOOST_FCTR_DB_4_0__A2		0x1834
#define INTF_TXUSRCT3_PW_BOOST_FCTR_DB_4_0__A2_M		0xF8000
#define INTF_TXTIMCT_N_SYM_10_0__A2		0x1838
#define INTF_TXTIMCT_N_SYM_10_0__A2_M		0x7FF
#define INTF_TXTIMCT_N_SYM_HESIGB_5_0__A2		0x1838
#define INTF_TXTIMCT_N_SYM_HESIGB_5_0__A2_M		0x3F0000
#define INTF_TXTIMCT_LDPC_EXTR_0__A2		0x1838
#define INTF_TXTIMCT_LDPC_EXTR_0__A2_M		0x1000000
#define INTF_TXTIMCT_PKT_EXT_IDX_2_0__A2		0x1838
#define INTF_TXTIMCT_PKT_EXT_IDX_2_0__A2_M		0xE000000
#define INTF_TXTIMCT_PRE_FEC_FCTR_1_0__A2		0x1838
#define INTF_TXTIMCT_PRE_FEC_FCTR_1_0__A2_M		0x30000000
#define INTF_TX_LSIG_LATCH_31_0__A2		0x1840
#define INTF_TX_LSIG_LATCH_31_0__A2_M		0xFFFFFFFF
#define INTF_TX_LSIG_LATCH_63_32__A2		0x1844
#define INTF_TX_LSIG_LATCH_63_32__A2_M		0xFFFFFFFF
#define INTF_TX_SIGA_LATCH_31_0__A2		0x1848
#define INTF_TX_SIGA_LATCH_31_0__A2_M		0xFFFFFFFF
#define INTF_TX_SIGA_LATCH_63_32__A2		0x184C
#define INTF_TX_SIGA_LATCH_63_32__A2_M		0xFFFFFFFF
#define INTF_TX_VHT_SIGB0_LATCH_31_0__A2		0x1850
#define INTF_TX_VHT_SIGB0_LATCH_31_0__A2_M		0xFFFFFFFF
#define INTF_TX_VHT_SIGB0_LATCH_63_32__A2		0x1854
#define INTF_TX_VHT_SIGB0_LATCH_63_32__A2_M		0xFFFFFFFF
#define INTF_TX_VHT_SIGB1_LATCH_31_0__A2		0x1858
#define INTF_TX_VHT_SIGB1_LATCH_31_0__A2_M		0xFFFFFFFF
#define INTF_TX_VHT_SIGB1_LATCH_63_32__A2		0x185C
#define INTF_TX_VHT_SIGB1_LATCH_63_32__A2_M		0xFFFFFFFF
#define INTF_TX_HE_SIGB_CH0_0_LATCH_31_0__A2		0x1860
#define INTF_TX_HE_SIGB_CH0_0_LATCH_31_0__A2_M		0xFFFFFFFF
#define INTF_TX_HE_SIGB_CH0_0_LATCH_63_32__A2		0x1864
#define INTF_TX_HE_SIGB_CH0_0_LATCH_63_32__A2_M		0xFFFFFFFF
#define INTF_TX_HE_SIGB_CH0_1_LATCH_31_0__A2		0x1868
#define INTF_TX_HE_SIGB_CH0_1_LATCH_31_0__A2_M		0xFFFFFFFF
#define INTF_TX_HE_SIGB_CH0_1_LATCH_63_32__A2		0x186C
#define INTF_TX_HE_SIGB_CH0_1_LATCH_63_32__A2_M		0xFFFFFFFF
#define INTF_TX_HE_SIGB_CH0_2_LATCH_31_0__A2		0x1870
#define INTF_TX_HE_SIGB_CH0_2_LATCH_31_0__A2_M		0xFFFFFFFF
#define INTF_TX_HE_SIGB_CH0_2_LATCH_63_32__A2		0x1874
#define INTF_TX_HE_SIGB_CH0_2_LATCH_63_32__A2_M		0xFFFFFFFF
#define INTF_TX_HE_SIGB_CH0_3_LATCH_31_0__A2		0x1878
#define INTF_TX_HE_SIGB_CH0_3_LATCH_31_0__A2_M		0xFFFFFFFF
#define INTF_TX_HE_SIGB_CH0_3_LATCH_63_32__A2		0x187C
#define INTF_TX_HE_SIGB_CH0_3_LATCH_63_32__A2_M		0xFFFFFFFF
#define INTF_TX_HE_SIGB_CH0_4_LATCH_31_0__A2		0x1880
#define INTF_TX_HE_SIGB_CH0_4_LATCH_31_0__A2_M		0xFFFFFFFF
#define INTF_TX_HE_SIGB_CH0_4_LATCH_63_32__A2		0x1884
#define INTF_TX_HE_SIGB_CH0_4_LATCH_63_32__A2_M		0xFFFFFFFF
#define INTF_TX_HE_SIGB_CH0_5_LATCH_31_0__A2		0x1888
#define INTF_TX_HE_SIGB_CH0_5_LATCH_31_0__A2_M		0xFFFFFFFF
#define INTF_TX_HE_SIGB_CH0_5_LATCH_63_32__A2		0x188C
#define INTF_TX_HE_SIGB_CH0_5_LATCH_63_32__A2_M		0xFFFFFFFF
#define INTF_TX_HE_SIGB_CH0_6_LATCH_31_0__A2		0x1890
#define INTF_TX_HE_SIGB_CH0_6_LATCH_31_0__A2_M		0xFFFFFFFF
#define INTF_TX_HE_SIGB_CH0_6_LATCH_63_32__A2		0x1894
#define INTF_TX_HE_SIGB_CH0_6_LATCH_63_32__A2_M		0xFFFFFFFF
#define INTF_TX_HE_SIGB_CH0_7_LATCH_31_0__A2		0x1898
#define INTF_TX_HE_SIGB_CH0_7_LATCH_31_0__A2_M		0xFFFFFFFF
#define INTF_TX_HE_SIGB_CH0_7_LATCH_63_32__A2		0x189C
#define INTF_TX_HE_SIGB_CH0_7_LATCH_63_32__A2_M		0xFFFFFFFF
#define INTF_TX_HE_SIGB_CH1_0_LATCH_31_0__A2		0x18A0
#define INTF_TX_HE_SIGB_CH1_0_LATCH_31_0__A2_M		0xFFFFFFFF
#define INTF_TX_HE_SIGB_CH1_0_LATCH_63_32__A2		0x18A4
#define INTF_TX_HE_SIGB_CH1_0_LATCH_63_32__A2_M		0xFFFFFFFF
#define INTF_TX_HE_SIGB_CH1_1_LATCH_31_0__A2		0x18A8
#define INTF_TX_HE_SIGB_CH1_1_LATCH_31_0__A2_M		0xFFFFFFFF
#define INTF_TX_HE_SIGB_CH1_1_LATCH_63_32__A2		0x18AC
#define INTF_TX_HE_SIGB_CH1_1_LATCH_63_32__A2_M		0xFFFFFFFF
#define INTF_TX_HE_SIGB_CH1_2_LATCH_31_0__A2		0x18B0
#define INTF_TX_HE_SIGB_CH1_2_LATCH_31_0__A2_M		0xFFFFFFFF
#define INTF_TX_HE_SIGB_CH1_2_LATCH_63_32__A2		0x18B4
#define INTF_TX_HE_SIGB_CH1_2_LATCH_63_32__A2_M		0xFFFFFFFF
#define INTF_TX_HE_SIGB_CH1_3_LATCH_31_0__A2		0x18B8
#define INTF_TX_HE_SIGB_CH1_3_LATCH_31_0__A2_M		0xFFFFFFFF
#define INTF_TX_HE_SIGB_CH1_3_LATCH_63_32__A2		0x18BC
#define INTF_TX_HE_SIGB_CH1_3_LATCH_63_32__A2_M		0xFFFFFFFF
#define INTF_TX_HE_SIGB_CH1_4_LATCH_31_0__A2		0x18C0
#define INTF_TX_HE_SIGB_CH1_4_LATCH_31_0__A2_M		0xFFFFFFFF
#define INTF_TX_HE_SIGB_CH1_4_LATCH_63_32__A2		0x18C4
#define INTF_TX_HE_SIGB_CH1_4_LATCH_63_32__A2_M		0xFFFFFFFF
#define INTF_TX_HE_SIGB_CH1_5_LATCH_31_0__A2		0x18C8
#define INTF_TX_HE_SIGB_CH1_5_LATCH_31_0__A2_M		0xFFFFFFFF
#define INTF_TX_HE_SIGB_CH1_5_LATCH_63_32__A2		0x18CC
#define INTF_TX_HE_SIGB_CH1_5_LATCH_63_32__A2_M		0xFFFFFFFF
#define INTF_TX_HE_SIGB_CH1_6_LATCH_31_0__A2		0x18D0
#define INTF_TX_HE_SIGB_CH1_6_LATCH_31_0__A2_M		0xFFFFFFFF
#define INTF_TX_HE_SIGB_CH1_6_LATCH_63_32__A2		0x18D4
#define INTF_TX_HE_SIGB_CH1_6_LATCH_63_32__A2_M		0xFFFFFFFF
#define INTF_TX_HE_SIGB_CH1_7_LATCH_31_0__A2		0x18D8
#define INTF_TX_HE_SIGB_CH1_7_LATCH_31_0__A2_M		0xFFFFFFFF
#define INTF_TX_HE_SIGB_CH1_7_LATCH_63_32__A2		0x18DC
#define INTF_TX_HE_SIGB_CH1_7_LATCH_63_32__A2_M		0xFFFFFFFF
#define INTF_MAC_PHY_TXEN_A2		0x18E0
#define INTF_MAC_PHY_TXEN_A2_M		0x1
#define INTF_MAC_PHY_TXON_A2		0x18E0
#define INTF_MAC_PHY_TXON_A2_M		0x10
#define CNT_CCA_SPOOFING_A2		0x1A00
#define CNT_CCA_SPOOFING_A2_M		0xFFFF
#define CNT_LSIG_BRK_S_TH_A2		0x1A00
#define CNT_LSIG_BRK_S_TH_A2_M		0xFFFF0000
#define CNT_LSIG_BRK_L_TH_A2		0x1A04
#define CNT_LSIG_BRK_L_TH_A2_M		0xFFFF
#define CNT_HTSIG_CRC8_ERR_S_TH_A2		0x1A04
#define CNT_HTSIG_CRC8_ERR_S_TH_A2_M		0xFFFF0000
#define CNT_HTSIG_CRC8_ERR_L_TH_A2		0x1A08
#define CNT_HTSIG_CRC8_ERR_L_TH_A2_M		0xFFFF
#define CNT_BRK_A2		0x1A08
#define CNT_BRK_A2_M		0xFFFF0000
#define CNT_BRK_SEL_A2		0x1A0C
#define CNT_BRK_SEL_A2_M		0xFFFF
#define CNT_RXL_ERR_PARITY_A2		0x1A0C
#define CNT_RXL_ERR_PARITY_A2_M		0xFFFF0000
#define CNT_RXL_ERR_RATE_A2		0x1A10
#define CNT_RXL_ERR_RATE_A2_M		0xFFFF
#define CNT_HT_ERR_CRC8_A2		0x1A10
#define CNT_HT_ERR_CRC8_A2_M		0xFFFF0000
#define CNT_VHT_ERR_SIGA_CRC8_A2		0x1A14
#define CNT_VHT_ERR_SIGA_CRC8_A2_M		0xFFFF
#define CNT_HT_NOT_SUPPORT_MCS_A2		0x1A18
#define CNT_HT_NOT_SUPPORT_MCS_A2_M		0xFFFF
#define CNT_VHT_NOT_SUPPORT_MCS_A2		0x1A18
#define CNT_VHT_NOT_SUPPORT_MCS_A2_M		0xFFFF0000
#define CNT_ERR_DURING_BT_TX_A2		0x1A1C
#define CNT_ERR_DURING_BT_TX_A2_M		0xFFFF
#define CNT_ERR_DURING_BT_RX_A2		0x1A1C
#define CNT_ERR_DURING_BT_RX_A2_M		0xFFFF0000
#define CNT_EDGE_MURX_NSTS0_A2		0x1A20
#define CNT_EDGE_MURX_NSTS0_A2_M		0xFFFF
#define CNT_SEARCH_FAIL_A2		0x1A20
#define CNT_SEARCH_FAIL_A2_M		0xFFFF0000
#define CNT_OFDM_CCA_A2		0x1A24
#define CNT_OFDM_CCA_A2_M		0xFFFF
#define CNT_OFDM_CCA_S20_A2		0x1A24
#define CNT_OFDM_CCA_S20_A2_M		0xFFFF0000
#define CNT_OFDM_CCA_S40_A2		0x1A28
#define CNT_OFDM_CCA_S40_A2_M		0xFFFF
#define CNT_OFDM_CCA_S80_A2		0x1A28
#define CNT_OFDM_CCA_S80_A2_M		0xFFFF0000
#define CNT_INVLD_CCA1_CCK_PKT_A2		0x1A2C
#define CNT_INVLD_CCA1_CCK_PKT_A2_M		0xFFFF
#define CNT_INVLD_CCA1_OFDM_PKT_A2		0x1A2C
#define CNT_INVLD_CCA1_OFDM_PKT_A2_M		0xFFFF0000
#define CNT_INVLD_PKT_A2		0x1A30
#define CNT_INVLD_PKT_A2_M		0xFFFF
#define CNT_INVLD_CCA0_PKT_A2		0x1A30
#define CNT_INVLD_CCA0_PKT_A2_M		0xFFFF0000
#define CNT_OFDM_CCA_MAC_A2		0x1A34
#define CNT_OFDM_CCA_MAC_A2_M		0xFFFF
#define CNT_CCK_CCA_MAC_A2		0x1A34
#define CNT_CCK_CCA_MAC_A2_M		0xFFFF0000
#define CNT_MAC_PIN_A2		0x1A38
#define CNT_MAC_PIN_A2_M		0xFFFF
#define CNT_GNT_CONFLICT_TX_A2		0x1A38
#define CNT_GNT_CONFLICT_TX_A2_M		0xFFFF0000
#define CNT_GNT_CONFLICT_RX_A2		0x1A3C
#define CNT_GNT_CONFLICT_RX_A2_M		0xFFFF
#define CNT_FTM_LBK_A2		0x1A3C
#define CNT_FTM_LBK_A2_M		0xFFFF0000
#define CNT_OFDMTXON_A2		0x1A40
#define CNT_OFDMTXON_A2_M		0xFFFF
#define CNT_OFDMTXEN_A2		0x1A40
#define CNT_OFDMTXEN_A2_M		0xFFFF0000
#define CNT_DROP_TRIG_A2		0x1A44
#define CNT_DROP_TRIG_A2_M		0xFFFF
#define CNT_POP_TRIG_A2		0x1A44
#define CNT_POP_TRIG_A2_M		0xFFFF0000
#define CNT_TX_CONFLICT_A2		0x1A48
#define CNT_TX_CONFLICT_A2_M		0xFFFF
#define CNT_WMAC_RSTB_A2		0x1A48
#define CNT_WMAC_RSTB_A2_M		0xFFFF0000
#define CNT_EN_TB_PPDU_FIX_GAIN_A2		0x1A4C
#define CNT_EN_TB_PPDU_FIX_GAIN_A2_M		0xFFFF
#define CNT_EN_TB_CCA_PW_TH_A2		0x1A4C
#define CNT_EN_TB_CCA_PW_TH_A2_M		0xFFFF0000
#define CNT_TB_FAIL_FREERUN_A2		0x1A50
#define CNT_TB_FAIL_FREERUN_A2_M		0xFFFF
#define CNT_TB_PD_HIT_SEG0_A2		0x1A50
#define CNT_TB_PD_HIT_SEG0_A2_M		0xFFFF0000
#define CNT_TB_SBDRDY_SEG0_A2		0x1A54
#define CNT_TB_SBDRDY_SEG0_A2_M		0xFFFF
#define CNT_FAIL_FORCE_CCA_PW_TB_A2		0x1A54
#define CNT_FAIL_FORCE_CCA_PW_TB_A2_M		0xFF0000
#define CNT_FAIL_FORCE_GAIN_TB_A2		0x1A54
#define CNT_FAIL_FORCE_GAIN_TB_A2_M		0xFF000000
#define CNT_HE_CRC_OK_A2		0x1A58
#define CNT_HE_CRC_OK_A2_M		0xFFFF
#define CNT_HE_CRC_ERR_A2		0x1A58
#define CNT_HE_CRC_ERR_A2_M		0xFFFF0000
#define CNT_VHT_CRC_OK_A2		0x1A5C
#define CNT_VHT_CRC_OK_A2_M		0xFFFF
#define CNT_VHT_CRC_ERR_A2		0x1A5C
#define CNT_VHT_CRC_ERR_A2_M		0xFFFF0000
#define CNT_HT_CRC_OK_A2		0x1A60
#define CNT_HT_CRC_OK_A2_M		0xFFFF
#define CNT_HT_CRC_ERR_A2		0x1A60
#define CNT_HT_CRC_ERR_A2_M		0xFFFF0000
#define CNT_L_CRC_OK_A2		0x1A64
#define CNT_L_CRC_OK_A2_M		0xFFFF
#define CNT_L_CRC_ERR_A2		0x1A64
#define CNT_L_CRC_ERR_A2_M		0xFFFF0000
#define CNT_HE_CRC_OK2_A2		0x1A68
#define CNT_HE_CRC_OK2_A2_M		0xFFFF
#define CNT_HE_CRC_ERR2_A2		0x1A68
#define CNT_HE_CRC_ERR2_A2_M		0xFFFF0000
#define CNT_VHT_CRC_OK2_A2		0x1A6C
#define CNT_VHT_CRC_OK2_A2_M		0xFFFF
#define CNT_VHT_CRC_ERR2_A2		0x1A6C
#define CNT_VHT_CRC_ERR2_A2_M		0xFFFF0000
#define CNT_HT_CRC_OK2_A2		0x1A70
#define CNT_HT_CRC_OK2_A2_M		0xFFFF
#define CNT_HT_CRC_ERR2_A2		0x1A70
#define CNT_HT_CRC_ERR2_A2_M		0xFFFF0000
#define CNT_L_CRC_OK2_A2		0x1A74
#define CNT_L_CRC_OK2_A2_M		0xFFFF
#define CNT_L_CRC_ERR2_A2		0x1A74
#define CNT_L_CRC_ERR2_A2_M		0xFFFF0000
#define CNT_L_CRC_OK3_A2		0x1A78
#define CNT_L_CRC_OK3_A2_M		0xFFFF
#define CNT_L_CRC_ERR3_A2		0x1A78
#define CNT_L_CRC_ERR3_A2_M		0xFFFF0000
#define CNT_AMPDU_RXON_A2		0x1A7C
#define CNT_AMPDU_RXON_A2_M		0xFFFF
#define CNT_AMPDU_MISS_A2		0x1A7C
#define CNT_AMPDU_MISS_A2_M		0xFFFF0000
#define CNT_AMPDU_RX_CRC32_OK_A2		0x1A80
#define CNT_AMPDU_RX_CRC32_OK_A2_M		0xFFFF
#define CNT_AMPDU_RX_CRC32_ERR_A2		0x1A80
#define CNT_AMPDU_RX_CRC32_ERR_A2_M		0xFFFF0000
#define CNT_PKT_FMT_MATCH_A2		0x1A84
#define CNT_PKT_FMT_MATCH_A2_M		0xFFFF
#define CNT_LA_FRAME_CTRL_MATCH_A2		0x1A84
#define CNT_LA_FRAME_CTRL_MATCH_A2_M		0xFFFF0000
#define NHM_CNT0_A2		0x1A88
#define NHM_CNT0_A2_M		0xFFFF
#define NHM_CNT1_A2		0x1A88
#define NHM_CNT1_A2_M		0xFFFF0000
#define NHM_CNT2_A2		0x1A8C
#define NHM_CNT2_A2_M		0xFFFF
#define NHM_CNT3_A2		0x1A8C
#define NHM_CNT3_A2_M		0xFFFF0000
#define NHM_CNT4_A2		0x1A90
#define NHM_CNT4_A2_M		0xFFFF
#define NHM_CNT5_A2		0x1A90
#define NHM_CNT5_A2_M		0xFFFF0000
#define NHM_CNT6_A2		0x1A94
#define NHM_CNT6_A2_M		0xFFFF
#define NHM_CNT7_A2		0x1A94
#define NHM_CNT7_A2_M		0xFFFF0000
#define NHM_CNT8_A2		0x1A98
#define NHM_CNT8_A2_M		0xFFFF
#define NHM_CNT9_A2		0x1A98
#define NHM_CNT9_A2_M		0xFFFF0000
#define NHM_CNT10_A2		0x1A9C
#define NHM_CNT10_A2_M		0xFFFF
#define NHM_CNT11_A2		0x1A9C
#define NHM_CNT11_A2_M		0xFFFF0000
#define NHM_CCA_CNT_A2		0x1AA0
#define NHM_CCA_CNT_A2_M		0xFFFF
#define NHM_TXON_CNT_A2		0x1AA0
#define NHM_TXON_CNT_A2_M		0xFFFF0000
#define NHM_IDLE_CNT_A2		0x1AA4
#define NHM_IDLE_CNT_A2_M		0xFFFF
#define NHM_RDY_A2		0x1AA4
#define NHM_RDY_A2_M		0x10000
#define RO_FAHM_NUM0_A2		0x1AA8
#define RO_FAHM_NUM0_A2_M		0xFFFF
#define RO_FAHM_NUM1_A2		0x1AA8
#define RO_FAHM_NUM1_A2_M		0xFFFF0000
#define RO_FAHM_NUM2_A2		0x1AAC
#define RO_FAHM_NUM2_A2_M		0xFFFF
#define RO_FAHM_NUM3_A2		0x1AAC
#define RO_FAHM_NUM3_A2_M		0xFFFF0000
#define RO_FAHM_NUM4_A2		0x1AB0
#define RO_FAHM_NUM4_A2_M		0xFFFF
#define RO_FAHM_NUM5_A2		0x1AB0
#define RO_FAHM_NUM5_A2_M		0xFFFF0000
#define RO_FAHM_NUM6_A2		0x1AB4
#define RO_FAHM_NUM6_A2_M		0xFFFF
#define RO_FAHM_NUM7_A2		0x1AB4
#define RO_FAHM_NUM7_A2_M		0xFFFF0000
#define RO_FAHM_NUM8_A2		0x1AB8
#define RO_FAHM_NUM8_A2_M		0xFFFF
#define RO_FAHM_NUM9_A2		0x1AB8
#define RO_FAHM_NUM9_A2_M		0xFFFF0000
#define RO_FAHM_NUM10_A2		0x1ABC
#define RO_FAHM_NUM10_A2_M		0xFFFF
#define RO_FAHM_NUM11_A2		0x1ABC
#define RO_FAHM_NUM11_A2_M		0xFFFF0000
#define RO_FAHM_DEN_A2		0x1AC0
#define RO_FAHM_DEN_A2_M		0xFFFF
#define RO_FAHM_RDY_A2		0x1AC0
#define RO_FAHM_RDY_A2_M		0x10000
#define RO_CLM_RESULT_A2		0x1AC4
#define RO_CLM_RESULT_A2_M		0xFFFF
#define RO_CLM_RDY_A2		0x1AC4
#define RO_CLM_RDY_A2_M		0x10000
#define RO_CLM_EDCCA_RESULT_A2		0x1AC8
#define RO_CLM_EDCCA_RESULT_A2_M		0xFFFF
#define RO_CLM_EDCCA_RDY_A2		0x1AC8
#define RO_CLM_EDCCA_RDY_A2_M		0x10000
#define IFSCNT_CNT_TX_A2		0x1ACC
#define IFSCNT_CNT_TX_A2_M		0xFFFF
#define IFSCNT_CNT_EDCCA_EXCLUDE_CCA_FA_A2		0x1ACC
#define IFSCNT_CNT_EDCCA_EXCLUDE_CCA_FA_A2_M		0xFFFF0000
#define IFSCNT_CNT_CCKCCA_EXCLUDE_FA_A2		0x1AD0
#define IFSCNT_CNT_CCKCCA_EXCLUDE_FA_A2_M		0xFFFF
#define IFSCNT_CNT_OFDMCCA_EXCLUDE_FA_A2		0x1AD0
#define IFSCNT_CNT_OFDMCCA_EXCLUDE_FA_A2_M		0xFFFF0000
#define IFSCNT_CNT_CCKFA_A2		0x1AD4
#define IFSCNT_CNT_CCKFA_A2_M		0xFFFF
#define IFSCNT_CNT_OFDMFA_A2		0x1AD4
#define IFSCNT_CNT_OFDMFA_A2_M		0xFFFF0000
#define IFS_T1_AVG_A2		0x1ADC
#define IFS_T1_AVG_A2_M		0xFFFF
#define IFS_T2_AVG_A2		0x1ADC
#define IFS_T2_AVG_A2_M		0xFFFF0000
#define IFS_T3_AVG_A2		0x1AE0
#define IFS_T3_AVG_A2_M		0xFFFF
#define IFS_T4_AVG_A2		0x1AE0
#define IFS_T4_AVG_A2_M		0xFFFF0000
#define IFS_T1_CLM_A2		0x1AE4
#define IFS_T1_CLM_A2_M		0xFFFF
#define IFS_T2_CLM_A2		0x1AE4
#define IFS_T2_CLM_A2_M		0xFFFF0000
#define IFS_T3_CLM_A2		0x1AE8
#define IFS_T3_CLM_A2_M		0xFFFF
#define IFS_T4_CLM_A2		0x1AE8
#define IFS_T4_CLM_A2_M		0xFFFF0000
#define IFS_TOTAL_A2		0x1AEC
#define IFS_TOTAL_A2_M		0xFFFF
#define IFSCNT_DONE_A2		0x1AEC
#define IFSCNT_DONE_A2_M		0x10000
#define IFS_COUNTING_A2		0x1AEC
#define IFS_COUNTING_A2_M		0x20000
#define STS_KEEPER_DATA_A2		0x1AF0
#define STS_KEEPER_DATA_A2_M		0xFFFFFFFF
#define PERIOD_S1_A2		0x1AF4
#define PERIOD_S1_A2_M		0xFFFF
#define PERIOD_S2_A2		0x1AF4
#define PERIOD_S2_A2_M		0xFFFF0000
#define PERIOD_S3_A2		0x1AF8
#define PERIOD_S3_A2_M		0xFFFF
#define PERIOD_S4_A2		0x1AF8
#define PERIOD_S4_A2_M		0xFFFF0000
#define OFDM_CRC32_OK_OR_A2		0x1AFC
#define OFDM_CRC32_OK_OR_A2_M		0xFFFF
#define CNT_NO_DATA_RECEIVED_A2		0x1AFC
#define CNT_NO_DATA_RECEIVED_A2_M		0xFFFF0000
#define CNT_HESU_ERR_SIG_A_CRC4_A2		0x1B00
#define CNT_HESU_ERR_SIG_A_CRC4_A2_M		0xFFFF
#define CNT_HEERSU_ERR_SIG_A_CRC4_A2		0x1B00
#define CNT_HEERSU_ERR_SIG_A_CRC4_A2_M		0xFFFF0000
#define CNT_HEMU_ERR_SIG_A_CRC4_A2		0x1B04
#define CNT_HEMU_ERR_SIG_A_CRC4_A2_M		0xFFFF
#define CNT_HEMU_ERR_SIGB_CH1_COMM_CRC4_A2		0x1B04
#define CNT_HEMU_ERR_SIGB_CH1_COMM_CRC4_A2_M		0xFFFF0000
#define CNT_HEMU_ERR_SIGB_CH2_COMM_CRC4_A2		0x1B08
#define CNT_HEMU_ERR_SIGB_CH2_COMM_CRC4_A2_M		0xFFFF
#define CNT_HE_U0_ERR_BCC_MCS_A2		0x1B08
#define CNT_HE_U0_ERR_BCC_MCS_A2_M		0xFFFF0000
#define CNT_HE_U0_ERR_MCS_A2		0x1B0C
#define CNT_HE_U0_ERR_MCS_A2_M		0xFFFF
#define CNT_HE_U0_ERR_DCM_MCS_A2		0x1B0C
#define CNT_HE_U0_ERR_DCM_MCS_A2_M		0xFFFF0000
#define MONITOR0_A2		0x1B10
#define MONITOR0_A2_M		0xFFFFFFFF
#define MONITOR1_A2		0x1B14
#define MONITOR1_A2_M		0xFFFFFFFF
#define CNT_TXINFO_TXTP_MATCH_A2		0x1B18
#define CNT_TXINFO_TXTP_MATCH_A2_M		0xFFFF
#define CNT_RX_PMAC_CRC32_OK_USER0_A2		0x1B1C
#define CNT_RX_PMAC_CRC32_OK_USER0_A2_M		0xFFFF
#define CNT_RX_PMAC_CRC32_OK_USER1_A2		0x1B1C
#define CNT_RX_PMAC_CRC32_OK_USER1_A2_M		0xFFFF0000
#define CNT_RX_PMAC_CRC32_OK_USER2_A2		0x1B20
#define CNT_RX_PMAC_CRC32_OK_USER2_A2_M		0xFFFF
#define CNT_RX_PMAC_CRC32_OK_USER3_A2		0x1B20
#define CNT_RX_PMAC_CRC32_OK_USER3_A2_M		0xFFFF0000
#define CNT_PFD_STAGE2B_MISS_A2		0x1B24
#define CNT_PFD_STAGE2B_MISS_A2_M		0xFF
#define CNT_PFD_STAGE2A_MISS_A2		0x1B24
#define CNT_PFD_STAGE2A_MISS_A2_M		0xFF00
#define CNT_PFD_STAGE0_MISS_A2		0x1B24
#define CNT_PFD_STAGE0_MISS_A2_M		0xFF0000
#define CNT_RX_IN_HT_DET_A2		0x1B28
#define CNT_RX_IN_HT_DET_A2_M		0xFFFF
#define CNT_RX_IN_NHT_DET_A2		0x1B28
#define CNT_RX_IN_NHT_DET_A2_M		0xFFFF0000
#define CNT_RX_IN_HE_DET_A2		0x1B2C
#define CNT_RX_IN_HE_DET_A2_M		0xFFFF
#define CNT_RX_IN_VHT_DET_A2		0x1B2C
#define CNT_RX_IN_VHT_DET_A2_M		0xFFFF0000
#define CNT_BRK_IN_HE_TB_A2		0x1B30
#define CNT_BRK_IN_HE_TB_A2_M		0xFFFF
#define CNT_NEG_GI2_OFST_OCCUR_A2		0x1B34
#define CNT_NEG_GI2_OFST_OCCUR_A2_M		0xFFFF
#define P0_L_TOT_PW_DBFS_RX0_A2		0x1B38
#define P0_L_TOT_PW_DBFS_RX0_A2_M		0xFFF
#define P0_L_TOT_PW_DBFS_RX1_A2		0x1B38
#define P0_L_TOT_PW_DBFS_RX1_A2_M		0xFFF000
#define P0_ANT_GAIN_DBM_RX_0_A2		0x1B3C
#define P0_ANT_GAIN_DBM_RX_0_A2_M		0x3FF
#define P0_ANT_GAIN_DBM_RX_1_A2		0x1B3C
#define P0_ANT_GAIN_DBM_RX_1_A2_M		0xFFC00
#define P0_PWINFO_RPL_DBM_TO_RPT_A2		0x1B3C
#define P0_PWINFO_RPL_DBM_TO_RPT_A2_M		0x1FF00000
#define P0_TOT_PW_DBFS_RX0_A2		0x1B40
#define P0_TOT_PW_DBFS_RX0_A2_M		0xFFF
#define P0_TOT_PW_DBFS_RX1_A2		0x1B40
#define P0_TOT_PW_DBFS_RX1_A2_M		0xFFF000
#define P0_RPL_COM_TERM_A2		0x1B44
#define P0_RPL_COM_TERM_A2_M		0x3FFF
#define P0_TB_RSSI_COM_TERM_A2		0x1B44
#define P0_TB_RSSI_COM_TERM_A2_M		0xFFFC000
#define P0_L_TOT_PW_DBM_RX0_A2		0x1B48
#define P0_L_TOT_PW_DBM_RX0_A2_M		0x1FFF
#define P0_L_TOT_PW_DBM_RX1_A2		0x1B48
#define P0_L_TOT_PW_DBM_RX1_A2_M		0x3FFE000
#define P0_TX_TD_CFO_A2		0x1B4C
#define P0_TX_TD_CFO_A2_M		0xFFF
#define IFS_T1_HIS_A2		0x1B50
#define IFS_T1_HIS_A2_M		0xFFFF
#define IFS_T2_HIS_A2		0x1B50
#define IFS_T2_HIS_A2_M		0xFFFF0000
#define IFS_T3_HIS_A2		0x1B54
#define IFS_T3_HIS_A2_M		0xFFFF
#define IFS_T4_HIS_A2		0x1B54
#define IFS_T4_HIS_A2_M		0xFFFF0000
#define BRK_SRC_MONITOR_31_0_A2		0x1B58
#define BRK_SRC_MONITOR_31_0_A2_M		0xFFFFFFFF
#define BRK_SRC_MONITOR_63_32_A2		0x1B5C
#define BRK_SRC_MONITOR_63_32_A2_M		0xFFFFFFFF
#define BRK_SRC_MONITOR_95_64_A2		0x1B60
#define BRK_SRC_MONITOR_95_64_A2_M		0xFFFFFFFF
#define BRK_SRC_MONITOR_127_96_A2		0x1B64
#define BRK_SRC_MONITOR_127_96_A2_M		0xFFFFFFFF
#define BRK_SRC_MONITOR_159_128_A2		0x1B68
#define BRK_SRC_MONITOR_159_128_A2_M		0xFFFFFFFF
#define BRK_SRC_MONITOR_191_160_A2		0x1B6C
#define BRK_SRC_MONITOR_191_160_A2_M		0xFFFFFFFF
#define BRK_SRC_MONITOR_223_192_A2		0x1B70
#define BRK_SRC_MONITOR_223_192_A2_M		0xFFFFFFFF
#define BRK_SRC_MONITOR_255_224_A2		0x1B74
#define BRK_SRC_MONITOR_255_224_A2_M		0xFFFFFFFF
#define PPDU_IDX_LATCH_A2		0x1B78
#define PPDU_IDX_LATCH_A2_M		0x3F
#define CNT_RX_PMAC_CRC32_OK_USER4_A2		0x1B7C
#define CNT_RX_PMAC_CRC32_OK_USER4_A2_M		0xFFFF
#define CNT_RX_PMAC_CRC32_OK_USER5_A2		0x1B7C
#define CNT_RX_PMAC_CRC32_OK_USER5_A2_M		0xFFFF0000
#define CNT_RX_PMAC_CRC32_OK_USER6_A2		0x1B80
#define CNT_RX_PMAC_CRC32_OK_USER6_A2_M		0xFFFF
#define CNT_RX_PMAC_CRC32_OK_USER7_A2		0x1B80
#define CNT_RX_PMAC_CRC32_OK_USER7_A2_M		0xFFFF0000
#define CNT_TD_COND_BRK_0_A2		0x1B84
#define CNT_TD_COND_BRK_0_A2_M		0xFF
#define CNT_TD_COND_BRK_1_A2		0x1B84
#define CNT_TD_COND_BRK_1_A2_M		0xFF00
#define CNT_TD_COND_BRK_2_A2		0x1B84
#define CNT_TD_COND_BRK_2_A2_M		0xFF0000
#define CNT_TD_COND_BRK_3_A2		0x1B84
#define CNT_TD_COND_BRK_3_A2_M		0xFF000000
#define CNT_TD_COND_BRK_4_A2		0x1B88
#define CNT_TD_COND_BRK_4_A2_M		0xFF
#define CNT_TD_COND_BRK_5_A2		0x1B88
#define CNT_TD_COND_BRK_5_A2_M		0xFF00
#define CNT_TD_COND_BRK_6_A2		0x1B88
#define CNT_TD_COND_BRK_6_A2_M		0xFF0000
#define CNT_TD_COND_BRK_7_A2		0x1B88
#define CNT_TD_COND_BRK_7_A2_M		0xFF000000
#define CNT_TD_COND_BRK_8_A2		0x1B8C
#define CNT_TD_COND_BRK_8_A2_M		0xFF
#define CNT_TD_COND_BRK_9_A2		0x1B8C
#define CNT_TD_COND_BRK_9_A2_M		0xFF00
#define CNT_TD_COND_BRK_A_A2		0x1B8C
#define CNT_TD_COND_BRK_A_A2_M		0xFF0000
#define CNT_TD_COND_BRK_B_A2		0x1B8C
#define CNT_TD_COND_BRK_B_A2_M		0xFF000000
#define CNT_EDCCA_P20_0_RPTCNT_A2		0x1B90
#define CNT_EDCCA_P20_0_RPTCNT_A2_M		0xFFFF
#define CNT_EDCCA_P20_1_RPTCNT_A2		0x1B90
#define CNT_EDCCA_P20_1_RPTCNT_A2_M		0xFFFF0000
#define CNT_EDCCA_P20_2_RPTCNT_A2		0x1B94
#define CNT_EDCCA_P20_2_RPTCNT_A2_M		0xFFFF
#define CNT_EDCCA_P20_3_RPTCNT_A2		0x1B94
#define CNT_EDCCA_P20_3_RPTCNT_A2_M		0xFFFF0000
#define CNT_EDCCA_S20_0_RPTCNT_A2		0x1B98
#define CNT_EDCCA_S20_0_RPTCNT_A2_M		0xFFFF
#define CNT_EDCCA_S20_1_RPTCNT_A2		0x1B98
#define CNT_EDCCA_S20_1_RPTCNT_A2_M		0xFFFF0000
#define CNT_EDCCA_S20_2_RPTCNT_A2		0x1B9C
#define CNT_EDCCA_S20_2_RPTCNT_A2_M		0xFFFF
#define CNT_EDCCA_S20_3_RPTCNT_A2		0x1B9C
#define CNT_EDCCA_S20_3_RPTCNT_A2_M		0xFFFF0000
#define CNT_FLAG_T2R_RPTCNT_A2		0x1BA0
#define CNT_FLAG_T2R_RPTCNT_A2_M		0xFFFF
#define CNT_FLAG_R2T_RPTCNT_A2		0x1BA0
#define CNT_FLAG_R2T_RPTCNT_A2_M		0xFFFF0000
#define RPT_OUT_BUFFER_RX_P0_A2		0x1BA4
#define RPT_OUT_BUFFER_RX_P0_A2_M		0xFFFFFFFF
#define CNT_SR_ENABLE_A2		0x1BA8
#define CNT_SR_ENABLE_A2_M		0xFFFF
#define CNT_RSTB_FROM_MAC_HW_A2		0x1BAC
#define CNT_RSTB_FROM_MAC_HW_A2_M		0xFFFF
#define CNT_RSTB_FROM_MAC_SW_A2		0x1BAC
#define CNT_RSTB_FROM_MAC_SW_A2_M		0xFFFF0000
#define CNT_RSTB_FROM_HW_A2		0x1BB0
#define CNT_RSTB_FROM_HW_A2_M		0xFFFF
#define CNT_RSTB_FROM_SW_A2		0x1BB0
#define CNT_RSTB_FROM_SW_A2_M		0xFFFF0000
#define INTR_RPT_P0_A2		0x1BD0
#define INTR_RPT_P0_A2_M		0xFFFFFFFF
#define TOT_PW_DBM_RX0_SPECIFIC_USER_A2		0x1BD4
#define TOT_PW_DBM_RX0_SPECIFIC_USER_A2_M		0x1FFF
#define TOT_PW_DBM_RX1_SPECIFIC_USER_A2		0x1BD4
#define TOT_PW_DBM_RX1_SPECIFIC_USER_A2_M		0x3FFE000
#define CNT_RSTB_FROM_MAC_HW_ON_TX_A2		0x1BDC
#define CNT_RSTB_FROM_MAC_HW_ON_TX_A2_M		0xFFFF
#define CNT_RSTB_FROM_MAC_SW_ON_TX_A2		0x1BDC
#define CNT_RSTB_FROM_MAC_SW_ON_TX_A2_M		0xFFFF0000
#define CNT_RSTB_FROM_HW_ON_TX_A2		0x1BE0
#define CNT_RSTB_FROM_HW_ON_TX_A2_M		0xFFFF
#define CNT_RSTB_FROM_SW_ON_TX_A2		0x1BE0
#define CNT_RSTB_FROM_SW_ON_TX_A2_M		0xFFFF0000
#define CNT_RSTB_PROOF_A2		0x1BE4
#define CNT_RSTB_PROOF_A2_M		0xFFFF
#define CNT_GNT_WL_A2		0x1BE4
#define CNT_GNT_WL_A2_M		0xFFFF0000
#define CNT_GNT_BT_RX_A2		0x1BE8
#define CNT_GNT_BT_RX_A2_M		0xFFFF
#define CNT_GNT_BT_TX_A2		0x1BE8
#define CNT_GNT_BT_TX_A2_M		0xFFFF0000
#define CNT_RSTB_FROM_MAC_HW_ON_RFK_A2		0x1BEC
#define CNT_RSTB_FROM_MAC_HW_ON_RFK_A2_M		0xFFFF
#define CNT_RSTB_FROM_MAC_SW_ON_RFK_A2		0x1BEC
#define CNT_RSTB_FROM_MAC_SW_ON_RFK_A2_M		0xFFFF0000
#define CNT_RSTB_FROM_HW_ON_RFK_A2		0x1BF0
#define CNT_RSTB_FROM_HW_ON_RFK_A2_M		0xFFFF
#define CNT_RSTB_FROM_SW_ON_RFK_A2		0x1BF0
#define CNT_RSTB_FROM_SW_ON_RFK_A2_M		0xFFFF0000
#define PATH0_TSSI_DBG_PORT_A2		0x1C00
#define PATH0_TSSI_DBG_PORT_A2_M		0xFFFFFFFF
#define PATH0_DCK_AUTO_AVG_DC_A2		0x1C04
#define PATH0_DCK_AUTO_AVG_DC_A2_M		0xFFF000
#define PATH0_HE_LSTF_PW_OFST_A2		0x1C04
#define PATH0_HE_LSTF_PW_OFST_A2_M		0xFF000000
#define PATH0_DCK_AUTO_MAX_DC_A2		0x1C08
#define PATH0_DCK_AUTO_MAX_DC_A2_M		0xFFF
#define PATH0_DCK_AUTO_MIN_DC_A2		0x1C08
#define PATH0_DCK_AUTO_MIN_DC_A2_M		0xFFF000
#define PATH0_TMETER_F_A2		0x1C08
#define PATH0_TMETER_F_A2_M		0xFF000000
#define PATH0_TSSI_AVG_R_A2		0x1C10
#define PATH0_TSSI_AVG_R_A2_M		0xFFF
#define PATH0_TSSI_MAX_R_A2		0x1C10
#define PATH0_TSSI_MAX_R_A2_M		0xFFF000
#define PATH0_TSSI_F_NOW_A2		0x1C10
#define PATH0_TSSI_F_NOW_A2_M		0xFF000000
#define PATH0_TSSI_MID_R_A2		0x1C14
#define PATH0_TSSI_MID_R_A2_M		0xFFF
#define PATH0_TSSI_LAST_R_A2		0x1C14
#define PATH0_TSSI_LAST_R_A2_M		0xFFF000
#define PATH0_GAIN_TX_IPA_MX_A2		0x1C14
#define PATH0_GAIN_TX_IPA_MX_A2_M		0x7000000
#define PATH0_TSSI_VAL_AVG_A2		0x1C18
#define PATH0_TSSI_VAL_AVG_A2_M		0x3FF
#define PATH0_TSSI_VAL_AVG_OUT_VLD_A2		0x1C18
#define PATH0_TSSI_VAL_AVG_OUT_VLD_A2_M		0x10000
#define PATH0_ADC_RE_A2		0x1C18
#define PATH0_ADC_RE_A2_M		0xFFF00000
#define PATH0_TSSI_VAL_D00_A2		0x1C1C
#define PATH0_TSSI_VAL_D00_A2_M		0x3FF
#define PATH0_TSSI_VAL_VLD_IDX_0_A2		0x1C1C
#define PATH0_TSSI_VAL_VLD_IDX_0_A2_M		0x8000
#define PATH0_TSSI_VAL_D01_A2		0x1C1C
#define PATH0_TSSI_VAL_D01_A2_M		0x3FF0000
#define PATH0_TSSI_VAL_VLD_IDX_1_A2		0x1C1C
#define PATH0_TSSI_VAL_VLD_IDX_1_A2_M		0x80000000
#define PATH0_TSSI_VAL_D02_A2		0x1C20
#define PATH0_TSSI_VAL_D02_A2_M		0x3FF
#define PATH0_TSSI_VAL_VLD_IDX_2_A2		0x1C20
#define PATH0_TSSI_VAL_VLD_IDX_2_A2_M		0x8000
#define PATH0_TSSI_VAL_D03_A2		0x1C20
#define PATH0_TSSI_VAL_D03_A2_M		0x3FF0000
#define PATH0_TSSI_VAL_VLD_IDX_3_A2		0x1C20
#define PATH0_TSSI_VAL_VLD_IDX_3_A2_M		0x80000000
#define PATH0_TSSI_VAL_D04_A2		0x1C24
#define PATH0_TSSI_VAL_D04_A2_M		0x3FF
#define PATH0_TSSI_VAL_VLD_IDX_4_A2		0x1C24
#define PATH0_TSSI_VAL_VLD_IDX_4_A2_M		0x8000
#define PATH0_TSSI_VAL_D05_A2		0x1C24
#define PATH0_TSSI_VAL_D05_A2_M		0x3FF0000
#define PATH0_TSSI_VAL_VLD_IDX_5_A2		0x1C24
#define PATH0_TSSI_VAL_VLD_IDX_5_A2_M		0x80000000
#define PATH0_TSSI_VAL_D06_A2		0x1C28
#define PATH0_TSSI_VAL_D06_A2_M		0x3FF
#define PATH0_TSSI_VAL_VLD_IDX_6_A2		0x1C28
#define PATH0_TSSI_VAL_VLD_IDX_6_A2_M		0x8000
#define PATH0_TSSI_VAL_D07_A2		0x1C28
#define PATH0_TSSI_VAL_D07_A2_M		0x3FF0000
#define PATH0_TSSI_VAL_VLD_IDX_7_A2		0x1C28
#define PATH0_TSSI_VAL_VLD_IDX_7_A2_M		0x80000000
#define PATH0_TSSI_VAL_D08_A2		0x1C2C
#define PATH0_TSSI_VAL_D08_A2_M		0x3FF
#define PATH0_TSSI_VAL_VLD_IDX_8_A2		0x1C2C
#define PATH0_TSSI_VAL_VLD_IDX_8_A2_M		0x8000
#define PATH0_TSSI_VAL_D09_A2		0x1C2C
#define PATH0_TSSI_VAL_D09_A2_M		0x3FF0000
#define PATH0_TSSI_VAL_VLD_IDX_9_A2		0x1C2C
#define PATH0_TSSI_VAL_VLD_IDX_9_A2_M		0x80000000
#define PATH0_TSSI_VAL_D10_A2		0x1C30
#define PATH0_TSSI_VAL_D10_A2_M		0x3FF
#define PATH0_TSSI_VAL_VLD_IDX_10_A2		0x1C30
#define PATH0_TSSI_VAL_VLD_IDX_10_A2_M		0x8000
#define PATH0_TSSI_VAL_D11_A2		0x1C30
#define PATH0_TSSI_VAL_D11_A2_M		0x3FF0000
#define PATH0_TSSI_VAL_VLD_IDX_11_A2		0x1C30
#define PATH0_TSSI_VAL_VLD_IDX_11_A2_M		0x80000000
#define PATH0_TSSI_VAL_D12_A2		0x1C34
#define PATH0_TSSI_VAL_D12_A2_M		0x3FF
#define PATH0_TSSI_VAL_VLD_IDX_12_A2		0x1C34
#define PATH0_TSSI_VAL_VLD_IDX_12_A2_M		0x8000
#define PATH0_TSSI_VAL_D13_A2		0x1C34
#define PATH0_TSSI_VAL_D13_A2_M		0x3FF0000
#define PATH0_TSSI_VAL_VLD_IDX_13_A2		0x1C34
#define PATH0_TSSI_VAL_VLD_IDX_13_A2_M		0x80000000
#define PATH0_TSSI_VAL_D14_A2		0x1C38
#define PATH0_TSSI_VAL_D14_A2_M		0x3FF
#define PATH0_TSSI_VAL_VLD_IDX_14_A2		0x1C38
#define PATH0_TSSI_VAL_VLD_IDX_14_A2_M		0x8000
#define PATH0_TSSI_VAL_D15_A2		0x1C38
#define PATH0_TSSI_VAL_D15_A2_M		0x3FF0000
#define PATH0_TSSI_VAL_VLD_IDX_15_A2		0x1C38
#define PATH0_TSSI_VAL_VLD_IDX_15_A2_M		0x80000000
#define PATH0_TSSI_OSCILLATION_CNT_A2		0x1C3C
#define PATH0_TSSI_OSCILLATION_CNT_A2_M		0xFFFF
#define PATH0_TSSI_VAL_VLD_IDX_A2		0x1C3C
#define PATH0_TSSI_VAL_VLD_IDX_A2_M		0xFFFF0000
#define PATH0_PRE_TXAGC_OFST_A2		0x1C40
#define PATH0_PRE_TXAGC_OFST_A2_M		0xFF00
#define PATH0_DELTA_TSSI_PW_A2		0x1C40
#define PATH0_DELTA_TSSI_PW_A2_M		0xFF0000
#define PATH0SWING_MIN_A2		0x1C40
#define PATH0SWING_MIN_A2_M		0xF000000
#define PATH0SWING_MAX_A2		0x1C40
#define PATH0SWING_MAX_A2_M		0xF0000000
#define PATH0_TSSI_C_RAW0_A2		0x1C44
#define PATH0_TSSI_C_RAW0_A2_M		0x1FF000
#define PATH0_TSSI_F_A2		0x1C48
#define PATH0_TSSI_F_A2_M		0xFF
#define PATH0_TSSI_G_A2		0x1C48
#define PATH0_TSSI_G_A2_M		0x3FF00
#define PATH0_TSSI_S_A2		0x1C48
#define PATH0_TSSI_S_A2_M		0x1FF00000
#define PATH0_AVG_R_SQUARE_A2		0x1C4C
#define PATH0_AVG_R_SQUARE_A2_M		0xFFFFFF
#define PATH0_TSSI_F_RDY_A2		0x1C4C
#define PATH0_TSSI_F_RDY_A2_M		0x20000000
#define PATH0_TSSI_G_RDY_A2		0x1C4C
#define PATH0_TSSI_G_RDY_A2_M		0x40000000
#define PATH0_TSSI_C_RDY_A2		0x1C4C
#define PATH0_TSSI_C_RDY_A2_M		0x80000000
#define PATH0_IN_R_SQUARE_MAX_A2		0x1C50
#define PATH0_IN_R_SQUARE_MAX_A2_M		0xFFFFFF
#define PATH0_SPEC_IDX_A2		0x1C50
#define PATH0_SPEC_IDX_A2_M		0x7000000
#define PATH0_IN_R_SQUARE_MIN_A2		0x1C54
#define PATH0_IN_R_SQUARE_MIN_A2_M		0xFFFFFF
#define PATH0_AVG_R_RMS_A2		0x1C58
#define PATH0_AVG_R_RMS_A2_M		0xFFF
#define PATH0_AVG_R_RMS_RDY_A2		0x1C58
#define PATH0_AVG_R_RMS_RDY_A2_M		0x80000000
#define PATH0_DAC_GAIN_COMP_TBL_IDX_A2		0x1C5C
#define PATH0_DAC_GAIN_COMP_TBL_IDX_A2_M		0xFF
#define PATH0_DAC_GAIN_COMP_DBG_A2		0x1C5C
#define PATH0_DAC_GAIN_COMP_DBG_A2_M		0xFFFFF00
#define PATH0_TXAGC_RF_A2		0x1C60
#define PATH0_TXAGC_RF_A2_M		0x3F
#define PATH0_TSSI_OFST_A2		0x1C60
#define PATH0_TSSI_OFST_A2_M		0x1F00
#define PATH0_TXAGC_A2		0x1C60
#define PATH0_TXAGC_A2_M		0xFF0000
#define PATH0_TXAGC_ORIG_A2		0x1C64
#define PATH0_TXAGC_ORIG_A2_M		0x1FF
#define PATH0_TXAGC_ORIG_RAW_A2		0x1C64
#define PATH0_TXAGC_ORIG_RAW_A2_M		0x1FF000
#define PATH0_TXAGC_OFST_SEL_NONRFC_RPT_A2		0x1C64
#define PATH0_TXAGC_OFST_SEL_NONRFC_RPT_A2_M		0xFF000000
#define PATH0_TXAGC_TO_TSSI_CW_RPT_A2		0x1C68
#define PATH0_TXAGC_TO_TSSI_CW_RPT_A2_M		0xFFFFFFFF
#define PATH0_TSSI_C_RAW1_A2		0x1C6C
#define PATH0_TSSI_C_RAW1_A2_M		0x1FF
#define PATH0_DAC_GAIN_COMP_MX_A2		0x1C70
#define PATH0_DAC_GAIN_COMP_MX_A2_M		0xFF0000
#define PATH0_TSSI_CW_COMP_MX_A2		0x1C70
#define PATH0_TSSI_CW_COMP_MX_A2_M		0xFF000000
#define PATH0_TXAGC_OFDM_REF_CW_REVISED_POS_O_A2		0x1C74
#define PATH0_TXAGC_OFDM_REF_CW_REVISED_POS_O_A2_M		0x1FF
#define PATH0_TXAGC_CCK_REF_CW_REVISED_POS_O_A2		0x1C74
#define PATH0_TXAGC_CCK_REF_CW_REVISED_POS_O_A2_M		0x1FF000
#define PATH0_TXAGC_OFDM_REF_CW_REVISED_POS_O_WIERD_FLAG_A2		0x1C74
#define PATH0_TXAGC_OFDM_REF_CW_REVISED_POS_O_WIERD_FLAG_A2_M		0x1000000
#define PATH0_TXAGC_CCK_REF_CW_REVISED_POS_O_WIERD_FLAG_A2		0x1C74
#define PATH0_TXAGC_CCK_REF_CW_REVISED_POS_O_WIERD_FLAG_A2_M		0x2000000
#define PATH0_RFC_PREAMLE_PW_TYPE_A2		0x1C74
#define PATH0_RFC_PREAMLE_PW_TYPE_A2_M		0x70000000
#define PATH0_TXPW_A2		0x1C78
#define PATH0_TXPW_A2_M		0x1FF
#define PATH0_TXAGCSWING_A2		0x1C78
#define PATH0_TXAGCSWING_A2_M		0x1E00
#define PATH0_HE_ER_SU_EN_A2		0x1C78
#define PATH0_HE_ER_SU_EN_A2_M		0x2000
#define PATH0_HE_TB_EN_A2		0x1C78
#define PATH0_HE_TB_EN_A2_M		0x4000
#define PATH0_CCK_PPDU_A2		0x1C78
#define PATH0_CCK_PPDU_A2_M		0x8000
#define PATH0_TXINFO_CH_WITH_DATA_A2		0x1C78
#define PATH0_TXINFO_CH_WITH_DATA_A2_M		0xFF0000
#define PATH0_TXSC_A2		0x1C78
#define PATH0_TXSC_A2_M		0xF000000
#define PATH0_RF_BW_IDX_A2		0x1C78
#define PATH0_RF_BW_IDX_A2_M		0x30000000
#define PATH0_ISOFDM_PREAMBLE_A2		0x1C78
#define PATH0_ISOFDM_PREAMBLE_A2_M		0x40000000
#define PATH0_ISCCK_PREAMBLE_A2		0x1C78
#define PATH0_ISCCK_PREAMBLE_A2_M		0x80000000
#define PATH0_TXAGC_OFST_MX_A2		0x1C7C
#define PATH0_TXAGC_OFST_MX_A2_M		0xFF
#define PATH0_TXAGC_OFST_A2		0x1C7C
#define PATH0_TXAGC_OFST_A2_M		0xFF00
#define PATH0_TXAGC_OFST_VARIATION_POS_FLAG_A2		0x1C7C
#define PATH0_TXAGC_OFST_VARIATION_POS_FLAG_A2_M		0x10000
#define PATH0_TXAGC_OFST_VARIATION_NEG_FLAG_A2		0x1C7C
#define PATH0_TXAGC_OFST_VARIATION_NEG_FLAG_A2_M		0x20000
#define PATH0_BYPASS_TSSI_BY_C_A2		0x1C7C
#define PATH0_BYPASS_TSSI_BY_C_A2_M		0x40000
#define PATH0_ADC_VARIATION_A2		0x1C7C
#define PATH0_ADC_VARIATION_A2_M		0xFFF00000
#define PATH0_DBG_IQK_PATH_A2		0x1C80
#define PATH0_DBG_IQK_PATH_A2_M		0xFFFFFFFF
#define PATH0_FTM_RFLBK_BYPASS_A2		0x1C84
#define PATH0_FTM_RFLBK_BYPASS_A2_M		0x1
#define PATH0_FTM_LBK_BYPASS_A2		0x1C84
#define PATH0_FTM_LBK_BYPASS_A2_M		0x2
#define PATH0_FTM_A2A_AFELBK_BYPASS_A2		0x1C84
#define PATH0_FTM_A2A_AFELBK_BYPASS_A2_M		0x4
#define PATH0_GNT_BT_TX_BYPASS_A2		0x1C84
#define PATH0_GNT_BT_TX_BYPASS_A2_M		0x8
#define PATH0_GNT_BT_BYPASS_A2		0x1C84
#define PATH0_GNT_BT_BYPASS_A2_M		0x10
#define PATH0_GNT_WL_BYPASS_A2		0x1C84
#define PATH0_GNT_WL_BYPASS_A2_M		0x20
#define PATH0_LTE_RX_BYPASS_A2		0x1C84
#define PATH0_LTE_RX_BYPASS_A2_M		0x40
#define PATH0_TSSI_BYPASS_TXPW_MIN_A2		0x1C84
#define PATH0_TSSI_BYPASS_TXPW_MIN_A2_M		0x80
#define PATH0_TSSI_BYPASS_TXPW_MAX_A2		0x1C84
#define PATH0_TSSI_BYPASS_TXPW_MAX_A2_M		0x100
#define PATH0_BYPASS_TSSI_BY_RATE_CCK_A2		0x1C84
#define PATH0_BYPASS_TSSI_BY_RATE_CCK_A2_M		0x200
#define PATH0_BYPASS_TSSI_BY_RATE_LEGACY_A2		0x1C84
#define PATH0_BYPASS_TSSI_BY_RATE_LEGACY_A2_M		0x400
#define PATH0_BYPASS_TSSI_BY_RATE_HT_A2		0x1C84
#define PATH0_BYPASS_TSSI_BY_RATE_HT_A2_M		0x800
#define PATH0_BYPASS_TSSI_BY_RATE_VHT_A2		0x1C84
#define PATH0_BYPASS_TSSI_BY_RATE_VHT_A2_M		0x1000
#define PATH0_BYPASS_TSSI_BY_RATE_HE_SU_A2		0x1C84
#define PATH0_BYPASS_TSSI_BY_RATE_HE_SU_A2_M		0x2000
#define PATH0_BYPASS_TSSI_BY_RATE_HE_ER_SU_A2		0x1C84
#define PATH0_BYPASS_TSSI_BY_RATE_HE_ER_SU_A2_M		0x4000
#define PATH0_BYPASS_TSSI_BY_RATE_HE_TB_EN_A2		0x1C84
#define PATH0_BYPASS_TSSI_BY_RATE_HE_TB_EN_A2_M		0x8000
#define PATH0_BYPASS_TSSI_BY_RATE_VHT_MU_A2		0x1C84
#define PATH0_BYPASS_TSSI_BY_RATE_VHT_MU_A2_M		0x10000
#define PATH0_BYPASS_TSSI_BY_RATE_HE_MU_A2		0x1C84
#define PATH0_BYPASS_TSSI_BY_RATE_HE_MU_A2_M		0x20000
#define PATH0_BYPASS_TSSI_BY_RATE_HE_RU_A2		0x1C84
#define PATH0_BYPASS_TSSI_BY_RATE_HE_RU_A2_M		0x40000
#define PATH0_BYPASS_TSSI_BY_TXBF_A2		0x1C84
#define PATH0_BYPASS_TSSI_BY_TXBF_A2_M		0x80000
#define PATH0_CCK_CCA_AND_R_RX_CFIR_TAP_DEC_AT_CCK_A2		0x1C84
#define PATH0_CCK_CCA_AND_R_RX_CFIR_TAP_DEC_AT_CCK_A2_M		0x100000
#define PATH0_VHT_AND_R_RX_CFIR_TAP_DEC_AT_VHT_A2		0x1C84
#define PATH0_VHT_AND_R_RX_CFIR_TAP_DEC_AT_VHT_A2_M		0x200000
#define PATH0_HE_AND_R_RX_CFIR_TAP_DEC_AT_HE_A2		0x1C84
#define PATH0_HE_AND_R_RX_CFIR_TAP_DEC_AT_HE_A2_M		0x400000
#define PATH0_HT_AND_R_RX_CFIR_TAP_DEC_AT_HT_A2		0x1C84
#define PATH0_HT_AND_R_RX_CFIR_TAP_DEC_AT_HT_A2_M		0x800000
#define PATH0_BYPASS_TSSI_BY_RST_DAC_FIFO_SEL_A2		0x1C84
#define PATH0_BYPASS_TSSI_BY_RST_DAC_FIFO_SEL_A2_M		0x40000000
#define PATH0_BYPASS_TSSI_A2		0x1C84
#define PATH0_BYPASS_TSSI_A2_M		0x80000000
#define PATH0_WLS_WL_GAIN_TX_GAPK_BUF_A2		0x1C88
#define PATH0_WLS_WL_GAIN_TX_GAPK_BUF_A2_M		0xF
#define PATH0_DIGI_AGC_A2		0x1C88
#define PATH0_DIGI_AGC_A2_M		0x3FF0
#define PATH0_WLS_WL_GAIN_TX_GAPK_BUF_MX_A2		0x1C88
#define PATH0_WLS_WL_GAIN_TX_GAPK_BUF_MX_A2_M		0xF0000
#define PATH0_WLS_WL_GAIN_TX_PAD_BUF_MX_A2		0x1C88
#define PATH0_WLS_WL_GAIN_TX_PAD_BUF_MX_A2_M		0x1F00000
#define PATH0_WLS_WL_GAIN_TX_BUF_MX_A2		0x1C88
#define PATH0_WLS_WL_GAIN_TX_BUF_MX_A2_M		0x3E000000
#define PATH0_RX_CFIR_TAP_DEC_A2		0x1C88
#define PATH0_RX_CFIR_TAP_DEC_A2_M		0x40000000
#define PATH0_CLK_HIGH_RATE_MX_A2		0x1C88
#define PATH0_CLK_HIGH_RATE_MX_A2_M		0x80000000
#define PATH0_CFIR_OUT_IM_DBG_A2		0x1C8C
#define PATH0_CFIR_OUT_IM_DBG_A2_M		0xFFF
#define PATH0_CFIR_OUT_RE_DBG_A2		0x1C8C
#define PATH0_CFIR_OUT_RE_DBG_A2_M		0xFFF000
#define PATH0_EN_RX_CFIR_A2		0x1C8C
#define PATH0_EN_RX_CFIR_A2_M		0x1000000
#define PATH0_CLK_HIGH_RATE_A2		0x1C8C
#define PATH0_CLK_HIGH_RATE_A2_M		0x2000000
#define PATH0_EN_TX_CFIR_A2		0x1C8C
#define PATH0_EN_TX_CFIR_A2_M		0x4000000
#define PATH0_TX_CCK_IND_A2		0x1C8C
#define PATH0_TX_CCK_IND_A2_M		0x8000000
#define PATH0_CFIR_IN_IM_DBG_A2		0x1C90
#define PATH0_CFIR_IN_IM_DBG_A2_M		0xFFF
#define PATH0_CFIR_IN_RE_DBG_A2		0x1C90
#define PATH0_CFIR_IN_RE_DBG_A2_M		0xFFF000
#define PATH0_CCK_CCA_A2		0x1C90
#define PATH0_CCK_CCA_A2_M		0x80000000
#define PATH0_RX_A2		0x1C94
#define PATH0_RX_A2_M		0x1F
#define PATH0_LNA_SETTING_A2		0x1C94
#define PATH0_LNA_SETTING_A2_M		0x700
#define PATH0_TIA_A2		0x1C94
#define PATH0_TIA_A2_M		0x1000
#define PATH0_DB2FLT_O_A2		0x1C94
#define PATH0_DB2FLT_O_A2_M		0x7FF8000
#define PATH0_LSTF_SUM_LINEAR_PW_A2		0x1C98
#define PATH0_LSTF_SUM_LINEAR_PW_A2_M		0xFFFFFFFF
#define PATH0_LSTF_MAX_LINEAR_PW_A2		0x1C9C
#define PATH0_LSTF_MAX_LINEAR_PW_A2_M		0x7FFFFF
#define PATH0_TSSI_C_A2		0x1CA0
#define PATH0_TSSI_C_A2_M		0x1FF
#define PATH0_TSSI_C_SRC_A2		0x1CA0
#define PATH0_TSSI_C_SRC_A2_M		0x3FF000
#define PATH0_TXAGC_TP_A2		0x1CA0
#define PATH0_TXAGC_TP_A2_M		0xFF000000
#define PATH0_LOG_VAL_O_A2		0x1CA4
#define PATH0_LOG_VAL_O_A2_M		0xFFFFF
#define PATH0_TXAGC_OFST_ADJ_A2		0x1CA4
#define PATH0_TXAGC_OFST_ADJ_A2_M		0xFF000000
#define PATH0_TX_GAIN_FOR_DPD_DB2FLOAT_A2		0x1CA8
#define PATH0_TX_GAIN_FOR_DPD_DB2FLOAT_A2_M		0xFF
#define PATH0_TX_GAIN_FOR_DPD_DBAGC_COMB_A2		0x1CA8
#define PATH0_TX_GAIN_FOR_DPD_DBAGC_COMB_A2_M		0xFF00
#define PATH0_TMETER_TX_A2		0x1CAC
#define PATH0_TMETER_TX_A2_M		0x3F
#define PATH0_TMETER_CCA_POS_A2		0x1CAC
#define PATH0_TMETER_CCA_POS_A2_M		0x3F00
#define PATH0_TMETER_CCA_NEG_A2		0x1CAC
#define PATH0_TMETER_CCA_NEG_A2_M		0x3F0000
#define PATH0_AFE_ANAPAR_PW_O_A2		0x1CB0
#define PATH0_AFE_ANAPAR_PW_O_A2_M		0xFF
#define PATH0_AFE_ANAPAR_CTRL_O_A2		0x1CB0
#define PATH0_AFE_ANAPAR_CTRL_O_A2_M		0xFFFF00
#define PATH0_MUX_ST_PATH_A2		0x1CB0
#define PATH0_MUX_ST_PATH_A2_M		0xF000000
#define PATH0_TSSI_J_CCK_A2		0x1CB4
#define PATH0_TSSI_J_CCK_A2_M		0x3FF
#define PATH0_TSSI_J_OFDM_A2		0x1CB4
#define PATH0_TSSI_J_OFDM_A2_M		0xFFC00
#define PATH0_TSSI_CURVE_A2		0x1CB4
#define PATH0_TSSI_CURVE_A2_M		0x70000000
#define PATH0_R_TXAGC_OFDM_REF_CW_CMB_A2		0x1CB8
#define PATH0_R_TXAGC_OFDM_REF_CW_CMB_A2_M		0x1FF
#define PATH0_R_TXAGC_CCK_REF_CW_CMB_A2		0x1CB8
#define PATH0_R_TXAGC_CCK_REF_CW_CMB_A2_M		0x1FF000
#define PATH0_AFE_ANAPAR_CTSDM_OUT_I_A2		0x1E00
#define PATH0_AFE_ANAPAR_CTSDM_OUT_I_A2_M		0xFFFFF
#define PATH0_RO_SI_R_DATA_P_A2		0x1E04
#define PATH0_RO_SI_R_DATA_P_A2_M		0xFFFFF
#define PATH0_NLGC_STEP_CNT_AT_AGC_RDY_A2		0x1E08
#define PATH0_NLGC_STEP_CNT_AT_AGC_RDY_A2_M		0x7
#define PATH0_POST_PD_STEP_CNT_AT_AGC_RDY_A2		0x1E08
#define PATH0_POST_PD_STEP_CNT_AT_AGC_RDY_A2_M		0x38
#define PATH0_LINEAR_STEP_CNT_AT_AGC_RDY_A2		0x1E08
#define PATH0_LINEAR_STEP_CNT_AT_AGC_RDY_A2_M		0x1C0
#define PATH0_PRE_PD_STEP_CNT_AT_AGC_RDY_A2		0x1E08
#define PATH0_PRE_PD_STEP_CNT_AT_AGC_RDY_A2_M		0xE00
#define PATH0_TIA_SAT_DET_AT_AGC_RDY_A2		0x1E08
#define PATH0_TIA_SAT_DET_AT_AGC_RDY_A2_M		0x1000
#define PATH0_LNA_SAT_DET_AT_AGC_RDY_A2		0x1E08
#define PATH0_LNA_SAT_DET_AT_AGC_RDY_A2_M		0x2000
#define PATH0_NRBW_AT_AGC_RDY_A2		0x1E08
#define PATH0_NRBW_AT_AGC_RDY_A2_M		0x4000
#define PATH0_TIA_SHRINK_AT_AGC_RDY_A2		0x1E08
#define PATH0_TIA_SHRINK_AT_AGC_RDY_A2_M		0x8000
#define PATH0_P_DIFF_AT_AGC_RDY_A2		0x1E08
#define PATH0_P_DIFF_AT_AGC_RDY_A2_M		0xFF0000
#define PATH0_ELNA_IDX_AT_AGC_RDY_A2		0x1E0C
#define PATH0_ELNA_IDX_AT_AGC_RDY_A2_M		0x1
#define PATH0_ELNA_IDX_AT_PRE_PD_AGC_RDY_A2		0x1E0C
#define PATH0_ELNA_IDX_AT_PRE_PD_AGC_RDY_A2_M		0x2
#define PATH0_TIA_SAT_DET_AT_PRE_PD_AGC_RDY_A2		0x1E0C
#define PATH0_TIA_SAT_DET_AT_PRE_PD_AGC_RDY_A2_M		0x4
#define PATH0_LNA_SAT_DET_AT_PRE_PD_AGC_RDY_A2		0x1E0C
#define PATH0_LNA_SAT_DET_AT_PRE_PD_AGC_RDY_A2_M		0x8
#define PATH0_NRBW_AT_PRE_PD_AGC_RDY_A2		0x1E0C
#define PATH0_NRBW_AT_PRE_PD_AGC_RDY_A2_M		0x10
#define PATH0_TIA_SHRINK_AT_PRE_PD_AGC_RDY_A2		0x1E0C
#define PATH0_TIA_SHRINK_AT_PRE_PD_AGC_RDY_A2_M		0x20
#define PATH0_P_DIFF_AT_PRE_PD_AGC_RDY_A2		0x1E0C
#define PATH0_P_DIFF_AT_PRE_PD_AGC_RDY_A2_M		0x7FC0
#define PATH0_G_NLGC_DAGC_AT_PRE_PD_AGC_RDY_A2		0x1E0C
#define PATH0_G_NLGC_DAGC_AT_PRE_PD_AGC_RDY_A2_M		0x7F8000
#define PATH0_RXIDX_AT_PRE_PD_AGC_RDY_A2		0x1E0C
#define PATH0_RXIDX_AT_PRE_PD_AGC_RDY_A2_M		0xF800000
#define PATH0_TIA_IDX_AT_PRE_PD_AGC_RDY_A2		0x1E0C
#define PATH0_TIA_IDX_AT_PRE_PD_AGC_RDY_A2_M		0x10000000
#define PATH0_LNA_IDX_AT_PRE_PD_AGC_RDY_A2		0x1E0C
#define PATH0_LNA_IDX_AT_PRE_PD_AGC_RDY_A2_M		0xE0000000
#define PATH0_ELNA_IDX_AT_PD_HIT_A2		0x1E10
#define PATH0_ELNA_IDX_AT_PD_HIT_A2_M		0x2
#define PATH0_TIA_SAT_DET_AT_PD_HIT_A2		0x1E10
#define PATH0_TIA_SAT_DET_AT_PD_HIT_A2_M		0x4
#define PATH0_LNA_SAT_DET_AT_PD_HIT_A2		0x1E10
#define PATH0_LNA_SAT_DET_AT_PD_HIT_A2_M		0x8
#define PATH0_NRBW_AT_PD_HIT_A2		0x1E10
#define PATH0_NRBW_AT_PD_HIT_A2_M		0x10
#define PATH0_TIA_SHRINK_AT_PD_HIT_A2		0x1E10
#define PATH0_TIA_SHRINK_AT_PD_HIT_A2_M		0x20
#define PATH0_P_DIFF_AT_PD_HIT_A2		0x1E10
#define PATH0_P_DIFF_AT_PD_HIT_A2_M		0x7FC0
#define PATH0_G_NLGC_DAGC_AT_PD_HIT_A2		0x1E10
#define PATH0_G_NLGC_DAGC_AT_PD_HIT_A2_M		0x7F8000
#define PATH0_RXIDX_AT_PD_HIT_A2		0x1E10
#define PATH0_RXIDX_AT_PD_HIT_A2_M		0xF800000
#define PATH0_TIA_IDX_AT_PD_HIT_A2		0x1E10
#define PATH0_TIA_IDX_AT_PD_HIT_A2_M		0x10000000
#define PATH0_LNA_IDX_AT_PD_HIT_A2		0x1E10
#define PATH0_LNA_IDX_AT_PD_HIT_A2_M		0xE0000000
#define PATH0_ELNA_IDX_AT_POST_PD_AGC_RDY_A2		0x1E14
#define PATH0_ELNA_IDX_AT_POST_PD_AGC_RDY_A2_M		0x2
#define PATH0_TIA_SAT_DET_AT_POST_PD_AGC_RDY_A2		0x1E14
#define PATH0_TIA_SAT_DET_AT_POST_PD_AGC_RDY_A2_M		0x4
#define PATH0_LNA_SAT_DET_AT_POST_PD_AGC_RDY_A2		0x1E14
#define PATH0_LNA_SAT_DET_AT_POST_PD_AGC_RDY_A2_M		0x8
#define PATH0_NRBW_AT_POST_PD_AGC_RDY_A2		0x1E14
#define PATH0_NRBW_AT_POST_PD_AGC_RDY_A2_M		0x10
#define PATH0_TIA_SHRINK_AT_POST_PD_AGC_RDY_A2		0x1E14
#define PATH0_TIA_SHRINK_AT_POST_PD_AGC_RDY_A2_M		0x20
#define PATH0_P_DIFF_AT_POST_PD_AGC_RDY_A2		0x1E14
#define PATH0_P_DIFF_AT_POST_PD_AGC_RDY_A2_M		0x7FC0
#define PATH0_G_NLGC_DAGC_AT_POST_PD_AGC_RDY_A2		0x1E14
#define PATH0_G_NLGC_DAGC_AT_POST_PD_AGC_RDY_A2_M		0x7F8000
#define PATH0_RXIDX_AT_POST_PD_AGC_RDY_A2		0x1E14
#define PATH0_RXIDX_AT_POST_PD_AGC_RDY_A2_M		0xF800000
#define PATH0_TIA_IDX_AT_POST_PD_AGC_RDY_A2		0x1E14
#define PATH0_TIA_IDX_AT_POST_PD_AGC_RDY_A2_M		0x10000000
#define PATH0_LNA_IDX_AT_POST_PD_AGC_RDY_A2		0x1E14
#define PATH0_LNA_IDX_AT_POST_PD_AGC_RDY_A2_M		0xE0000000
#define PATH0_ELNA_IDX_AT_NLGC_AGC_RDY_A2		0x1E18
#define PATH0_ELNA_IDX_AT_NLGC_AGC_RDY_A2_M		0x2
#define PATH0_TIA_SAT_DET_AT_NLGC_AGC_RDY_A2		0x1E18
#define PATH0_TIA_SAT_DET_AT_NLGC_AGC_RDY_A2_M		0x4
#define PATH0_LNA_SAT_DET_AT_NLGC_AGC_RDY_A2		0x1E18
#define PATH0_LNA_SAT_DET_AT_NLGC_AGC_RDY_A2_M		0x8
#define PATH0_NRBW_AT_NLGC_AGC_RDY_A2		0x1E18
#define PATH0_NRBW_AT_NLGC_AGC_RDY_A2_M		0x10
#define PATH0_TIA_SHRINK_AT_NLGC_AGC_RDY_A2		0x1E18
#define PATH0_TIA_SHRINK_AT_NLGC_AGC_RDY_A2_M		0x20
#define PATH0_P_DIFF_AT_NLGC_AGC_RDY_A2		0x1E18
#define PATH0_P_DIFF_AT_NLGC_AGC_RDY_A2_M		0x7FC0
#define PATH0_G_NLGC_DAGC_AT_NLGC_AGC_RDY_A2		0x1E18
#define PATH0_G_NLGC_DAGC_AT_NLGC_AGC_RDY_A2_M		0x7F8000
#define PATH0_RXIDX_AT_NLGC_AGC_RDY_A2		0x1E18
#define PATH0_RXIDX_AT_NLGC_AGC_RDY_A2_M		0xF800000
#define PATH0_TIA_IDX_AT_NLGC_AGC_RDY_A2		0x1E18
#define PATH0_TIA_IDX_AT_NLGC_AGC_RDY_A2_M		0x10000000
#define PATH0_LNA_IDX_AT_NLGC_AGC_RDY_A2		0x1E18
#define PATH0_LNA_IDX_AT_NLGC_AGC_RDY_A2_M		0xE0000000
#define PATH0_RSSI_AT_AGC_RDY_A2		0x1E1C
#define PATH0_RSSI_AT_AGC_RDY_A2_M		0x3FF
#define PATH0_G_TOTAL_AT_AGC_RDY_A2		0x1E1C
#define PATH0_G_TOTAL_AT_AGC_RDY_A2_M		0x7FC00
#define PATH0_P_DFIR_DBM_AT_AGC_RDY_A2		0x1E1C
#define PATH0_P_DFIR_DBM_AT_AGC_RDY_A2_M		0xFF80000
#define PATH0_TIA_IDX_AT_AGC_RDY_A2		0x1E1C
#define PATH0_TIA_IDX_AT_AGC_RDY_A2_M		0x10000000
#define PATH0_LNA_IDX_AT_AGC_RDY_A2		0x1E1C
#define PATH0_LNA_IDX_AT_AGC_RDY_A2_M		0xE0000000
#define PATH0_RSSI_ALWAYS_RUN_A2		0x1E20
#define PATH0_RSSI_ALWAYS_RUN_A2_M		0x3FF
#define PATH0_TIA_SAT_DET_A2		0x1E20
#define PATH0_TIA_SAT_DET_A2_M		0x400
#define PATH0_LNA_SAT_DET_A2		0x1E20
#define PATH0_LNA_SAT_DET_A2_M		0x800
#define PATH0_NRBW_A2		0x1E20
#define PATH0_NRBW_A2_M		0x1000
#define PATH0_TIA_SHRINK_A2		0x1E20
#define PATH0_TIA_SHRINK_A2_M		0x2000
#define PATH0_G_LGC_DAGC_A2		0x1E20
#define PATH0_G_LGC_DAGC_A2_M		0x3FC000
#define PATH0_G_TOTAL_A2		0x1E20
#define PATH0_G_TOTAL_A2_M		0xFFC00000
#define PATH0_HW_SI_READ_DATA_A2		0x1E24
#define PATH0_HW_SI_READ_DATA_A2_M		0xFFFFF
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_ALL_A2		0x1E28
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_ALL_A2_M		0x1
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_L_STF_A2		0x1E28
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_L_STF_A2_M		0x2
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_FFT_A2		0x1E28
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_FFT_A2_M		0x4
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_PW_NORM_A2		0x1E28
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_PW_NORM_A2_M		0x8
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_WIN_A2		0x1E28
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_WIN_A2_M		0x10
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_GAIN_A2		0x1E28
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_GAIN_A2_M		0x20
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_CFO_A2		0x1E28
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_CFO_A2_M		0x40
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_DFIR_A2		0x1E28
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_DFIR_A2_M		0x80
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_IMFIR1_A2		0x1E28
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_IMFIR1_A2_M		0x100
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_IFMOD_A2		0x1E28
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_IFMOD_A2_M		0x200
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_B_IFMOD_A2		0x1E28
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_B_IFMOD_A2_M		0x400
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_IMFIR2_A2		0x1E28
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_IMFIR2_A2_M		0x800
#define PATH0_CNT_HW_SI_W_TX_CMD_START_PATH_A2		0x1E2C
#define PATH0_CNT_HW_SI_W_TX_CMD_START_PATH_A2_M		0xFFFF
#define PATH0_CNT_HW_SI_W_RX_CMD_START_PATH_A2		0x1E2C
#define PATH0_CNT_HW_SI_W_RX_CMD_START_PATH_A2_M		0xFFFF0000
#define PATH0_CNT_HW_SI_R_CMD_START_PATH_A2		0x1E30
#define PATH0_CNT_HW_SI_R_CMD_START_PATH_A2_M		0xFFFF
#define PATH0_RSSI_NO_RST_A2		0x1E34
#define PATH0_RSSI_NO_RST_A2_M		0xFFFF
#define RFMOD_A2		0x2000
#define RFMOD_A2_M		0x3
#define DFS_MASK_RX_OPT_A2		0x2000
#define DFS_MASK_RX_OPT_A2_M		0xC
#define DFS_MASK_TRANSIENT_OPT_A2		0x2000
#define DFS_MASK_TRANSIENT_OPT_A2_M		0xF0
#define PXP_SEL_SNR_A2		0x2000
#define PXP_SEL_SNR_A2_M		0x3F00
#define CH_INFO_TYPE_A2		0x2000
#define CH_INFO_TYPE_A2_M		0x4000
#define DFS_MASK_TRANSIENT_EN_A2		0x2000
#define DFS_MASK_TRANSIENT_EN_A2_M		0x8000
#define DFS_MASK_TRANSIENT_TH_A2		0x2000
#define DFS_MASK_TRANSIENT_TH_A2_M		0xFF0000
#define DFS_CHIRP_FLAG_ACC_TH_A2		0x2000
#define DFS_CHIRP_FLAG_ACC_TH_A2_M		0xFF000000
#define BIST_SEL_A2		0x2004
#define BIST_SEL_A2_M		0x1F
#define TX_CKEN_BOTH_PATH_FORCE_VAL_A2		0x2008
#define TX_CKEN_BOTH_PATH_FORCE_VAL_A2_M		0xF
#define TD_CLK_GEN_RX_PATH_EN_FORCE_VAL_A2		0x2008
#define TD_CLK_GEN_RX_PATH_EN_FORCE_VAL_A2_M		0xF0
#define CLK_RST_GEN_TOP_TX_PATH_EN_FORCE_VAL_A2		0x2008
#define CLK_RST_GEN_TOP_TX_PATH_EN_FORCE_VAL_A2_M		0xF00
#define CLK_RST_GEN_TOP_RX_PATH_EN_FORCE_VAL_A2		0x2008
#define CLK_RST_GEN_TOP_RX_PATH_EN_FORCE_VAL_A2_M		0xF000
#define TD_CLK_GEN_TX_PATH_EN_FORCE_VAL_A2		0x2008
#define TD_CLK_GEN_TX_PATH_EN_FORCE_VAL_A2_M		0xF0000
#define TX_CKEN_BOTH_PATH_FORCE_ON_A2		0x2008
#define TX_CKEN_BOTH_PATH_FORCE_ON_A2_M		0x100000
#define TD_CLK_GEN_RX_PATH_EN_FORCE_ON_A2		0x2008
#define TD_CLK_GEN_RX_PATH_EN_FORCE_ON_A2_M		0x200000
#define CLK_RST_GEN_TOP_TX_PATH_EN_FORCE_ON_A2		0x2008
#define CLK_RST_GEN_TOP_TX_PATH_EN_FORCE_ON_A2_M		0x400000
#define CLK_RST_GEN_TOP_RX_PATH_EN_FORCE_ON_A2		0x2008
#define CLK_RST_GEN_TOP_RX_PATH_EN_FORCE_ON_A2_M		0x800000
#define TD_CLK_GEN_TX_PATH_EN_FORCE_ON_A2		0x2008
#define TD_CLK_GEN_TX_PATH_EN_FORCE_ON_A2_M		0x1000000
#define CH_INFO_SEG_LEN_A2		0x2008
#define CH_INFO_SEG_LEN_A2_M		0x6000000
#define CH_INFO_DBG_KEEP_OPT_A2		0x2008
#define CH_INFO_DBG_KEEP_OPT_A2_M		0x8000000
#define CH_INFO_EMPTY_RPT_EN_A2		0x2008
#define CH_INFO_EMPTY_RPT_EN_A2_M		0x10000000
#define CH_INFO_LS_WGT_SRC_A2		0x2008
#define CH_INFO_LS_WGT_SRC_A2_M		0x20000000
#define CH_INFO_REQ_MASK_EN_A2		0x2008
#define CH_INFO_REQ_MASK_EN_A2_M		0x40000000
#define CH_INFO_DBG_RST_OPT_A2		0x2008
#define CH_INFO_DBG_RST_OPT_A2_M		0x80000000
#define BIST_RSTB_A2		0x200C
#define BIST_RSTB_A2_M		0x2
#define TEST_RESUME_A2		0x200C
#define TEST_RESUME_A2_M		0x10
#define BIST_VDDR_TEST_A2		0x200C
#define BIST_VDDR_TEST_A2_M		0x100
#define BIST_EN_7_0__A2		0x200C
#define BIST_EN_7_0__A2_M		0xFF000000
#define BIST_MOD_31_0__A2		0x2010
#define BIST_MOD_31_0__A2_M		0xFFFFFFFF
#define BIST_MOD_63_32__A2		0x2014
#define BIST_MOD_63_32__A2_M		0xFFFFFFFF
#define BIST_MOD_95_64__A2		0x2018
#define BIST_MOD_95_64__A2_M		0xFFFFFFFF
#define BIST_MOD_127_96__A2		0x201C
#define BIST_MOD_127_96__A2_M		0xFFFFFFFF
#define BIST_MOD_159_128__A2		0x2020
#define BIST_MOD_159_128__A2_M		0xFFFFFFFF
#define BIST_MOD_191_160__A2		0x2024
#define BIST_MOD_191_160__A2_M		0xFFFFFFFF
#define DRF_BIST_MOD_31_0__A2		0x2028
#define DRF_BIST_MOD_31_0__A2_M		0xFFFFFFFF
#define DRF_BIST_MOD_63_32__A2		0x202C
#define DRF_BIST_MOD_63_32__A2_M		0xFFFFFFFF
#define DRF_BIST_MOD_95_64__A2		0x2030
#define DRF_BIST_MOD_95_64__A2_M		0xFFFFFFFF
#define DRF_BIST_MOD_127_96__A2		0x2034
#define DRF_BIST_MOD_127_96__A2_M		0xFFFFFFFF
#define DRF_BIST_MOD_159_128__A2		0x2038
#define DRF_BIST_MOD_159_128__A2_M		0xFFFFFFFF
#define DRF_BIST_MOD_191_160__A2		0x203C
#define DRF_BIST_MOD_191_160__A2_M		0xFFFFFFFF
#define BIST_DVSE_31_0__A2		0x2040
#define BIST_DVSE_31_0__A2_M		0xFFFFFFFF
#define BIST_DVSE_63_32__A2		0x2044
#define BIST_DVSE_63_32__A2_M		0xFFFFFFFF
#define BIST_DVSE_95_64__A2		0x2048
#define BIST_DVSE_95_64__A2_M		0xFFFFFFFF
#define BIST_DVSE_127_96__A2		0x204C
#define BIST_DVSE_127_96__A2_M		0xFFFFFFFF
#define BIST_DVSE_159_128__A2		0x2050
#define BIST_DVSE_159_128__A2_M		0xFFFFFFFF
#define BIST_DVSE_191_160__A2		0x2054
#define BIST_DVSE_191_160__A2_M		0xFFFFFFFF
#define BIST_DVS_31_0__A2		0x2058
#define BIST_DVS_31_0__A2_M		0xFFFFFFFF
#define BIST_DVS_63_32__A2		0x205C
#define BIST_DVS_63_32__A2_M		0xFFFFFFFF
#define BIST_DVS_95_64__A2		0x2060
#define BIST_DVS_95_64__A2_M		0xFFFFFFFF
#define BIST_DVS_127_96__A2		0x2064
#define BIST_DVS_127_96__A2_M		0xFFFFFFFF
#define BIST_DVS_159_128__A2		0x2068
#define BIST_DVS_159_128__A2_M		0xFFFFFFFF
#define BIST_DVS_191_160__A2		0x206C
#define BIST_DVS_191_160__A2_M		0xFFFFFFFF
#define BIST_TEST1_31_0__A2		0x2070
#define BIST_TEST1_31_0__A2_M		0xFFFFFFFF
#define BIST_TEST1_63_32__A2		0x2074
#define BIST_TEST1_63_32__A2_M		0xFFFFFFFF
#define BIST_TEST1_95_64__A2		0x2078
#define BIST_TEST1_95_64__A2_M		0xFFFFFFFF
#define BIST_TEST1_127_96__A2		0x207C
#define BIST_TEST1_127_96__A2_M		0xFFFFFFFF
#define BIST_TEST1_159_128__A2		0x2080
#define BIST_TEST1_159_128__A2_M		0xFFFFFFFF
#define BIST_TEST1_191_160__A2		0x2084
#define BIST_TEST1_191_160__A2_M		0xFFFFFFFF
#define BIST_GRP_EN_31_0__A2		0x2088
#define BIST_GRP_EN_31_0__A2_M		0xFFFFFFFF
#define BIST_GRP_EN_63_32__A2		0x208C
#define BIST_GRP_EN_63_32__A2_M		0xFFFFFFFF
#define LA_EN_A2			0x2090
#define LA_EN_A2_M			0x1
#define LA_DBGPORT_BASE_N_A2		0x2090
#define LA_DBGPORT_BASE_N_A2_M		0x3E
#define LA_TYPEA_PATH_SEL_A2		0x2090
#define LA_TYPEA_PATH_SEL_A2_M		0xC0
#define LA_TYPEB_PATH_SEL_A2		0x2090
#define LA_TYPEB_PATH_SEL_A2_M		0x300
#define LA_TYPEC_PATH_SEL_A2		0x2090
#define LA_TYPEC_PATH_SEL_A2_M		0xC00
#define LA_TYPED_PATH_SEL_A2		0x2090
#define LA_TYPED_PATH_SEL_A2_M		0x3000
#define LA_TYPEA_SRC_SEL_A2		0x2090
#define LA_TYPEA_SRC_SEL_A2_M		0x1C000
#define LA_TYPEB_SRC_SEL_A2		0x2090
#define LA_TYPEB_SRC_SEL_A2_M		0xE0000
#define LA_TYPEC_SRC_SEL_A2		0x2090
#define LA_TYPEC_SRC_SEL_A2_M		0x700000
#define LA_TYPED_SRC_SEL_A2		0x2090
#define LA_TYPED_SRC_SEL_A2_M		0x3800000
#define LA_SMP_RT_SEL_A2		0x2090
#define LA_SMP_RT_SEL_A2_M		0x1C000000
#define LA_RDRDY_3PHASE_EN_A2		0x2090
#define LA_RDRDY_3PHASE_EN_A2_M		0x20000000
#define LA_EDGE_SEL_A2			0x2090
#define LA_EDGE_SEL_A2_M		0x40000000
#define CQI_BITMAP_TIE_A2		0x2090
#define CQI_BITMAP_TIE_A2_M		0x80000000
#define LA_HDR_SEL_63_A2		0x2094
#define LA_HDR_SEL_63_A2_M		0xF
#define LA_HDR_SEL_62_A2		0x2094
#define LA_HDR_SEL_62_A2_M		0xF0
#define LA_HDR_SEL_61_A2		0x2094
#define LA_HDR_SEL_61_A2_M		0xF00
#define LA_HDR_SEL_60_A2		0x2094
#define LA_HDR_SEL_60_A2_M		0xF000
#define LA_TYPEA_CK160_DLY_EN_A2	0x2094
#define LA_TYPEA_CK160_DLY_EN_A2_M	0x10000
#define LA_TYPEB_CK160_DLY_EN_A2	0x2094
#define LA_TYPEB_CK160_DLY_EN_A2_M	0x20000
#define LA_DBGPORT_SRC_SEL_A2		0x2094
#define LA_DBGPORT_SRC_SEL_A2_M		0x40000
#define LA_DATA_A2			0x2094
#define LA_DATA_A2_M			0x1F80000
#define LA_RDRDY_A2			0x2094
#define LA_RDRDY_A2_M			0x6000000
#define LA_IQSHFT_A2			0x2094
#define LA_IQSHFT_A2_M			0x18000000
#define LA_MONITOR_SEL_A2		0x2094
#define LA_MONITOR_SEL_A2_M		0x60000000
#define LA_SEL_P1_A2			0x2094
#define LA_SEL_P1_A2_M			0x80000000
#define LA_TRIG_A2			0x2098
#define LA_TRIG_A2_M			0x1F
#define LA_TRIG_CNT_A2			0x2098
#define LA_TRIG_CNT_A2_M		0x1FE0
#define LA_TRIG_NEW_ONLY_A2		0x2098
#define LA_TRIG_NEW_ONLY_A2_M		0x2000
#define LA_TRIG_AND1_INV_A2		0x2098
#define LA_TRIG_AND1_INV_A2_M		0x4000
#define LA_TRIG_AND2_EN_A2		0x2098
#define LA_TRIG_AND2_EN_A2_M		0x8000
#define LA_TRIG_AND2_INV_A2		0x2098
#define LA_TRIG_AND2_INV_A2_M		0x10000
#define LA_TRIG_AND3_EN_A2		0x2098
#define LA_TRIG_AND3_EN_A2_M		0x20000
#define LA_TRIG_AND3_INV_A2		0x2098
#define LA_TRIG_AND3_INV_A2_M		0x40000
#define LA_TRIG_AND4_EN_A2		0x2098
#define LA_TRIG_AND4_EN_A2_M		0x80000
#define LA_TRIG_AND4_VAL_A2		0x2098
#define LA_TRIG_AND4_VAL_A2_M		0x1FF00000
#define LA_TRIG_AND4_INV_A2		0x2098
#define LA_TRIG_AND4_INV_A2_M		0x20000000
#define LA_TRIG_AND1_BIT_EN_A2		0x209C
#define LA_TRIG_AND1_BIT_EN_A2_M	0xFFFFFFFF
#define LA_TRIG_AND1_VAL_A2		0x20A0
#define LA_TRIG_AND1_VAL_A2_M		0xFFFFFFFF
#define LA_TRIG_AND2_MASK_A2		0x20A4
#define LA_TRIG_AND2_MASK_A2_M		0xFFFFFFFF
#define LA_TRIG_AND2_VAL_A2		0x20A8
#define LA_TRIG_AND2_VAL_A2_M		0xFFFFFFFF
#define LA_TRIG_AND3_MASK_A2		0x20AC
#define LA_TRIG_AND3_MASK_A2_M		0xFFFFFFFF
#define LA_TRIG_AND3_VAL_A2		0x20B0
#define LA_TRIG_AND3_VAL_A2_M		0xFFFFFFFF
#define LA_TRIG_AND5_A2			0x20B4
#define LA_TRIG_AND5_A2_M		0xF
#define LA_TRIG_AND5_VAL_A2		0x20B4
#define LA_TRIG_AND5_VAL_A2_M		0x1F0
#define LA_TRIG_AND5_INV_A2		0x20B4
#define LA_TRIG_AND5_INV_A2_M		0x200
#define LA_TRIG_AND6_A2			0x20B4
#define LA_TRIG_AND6_A2_M		0x3C00
#define LA_TRIG_AND6_VAL_A2		0x20B4
#define LA_TRIG_AND6_VAL_A2_M		0x7C000
#define LA_TRIG_AND6_INV_A2		0x20B4
#define LA_TRIG_AND6_INV_A2_M		0x80000
#define LA_TRIG_AND7_A2			0x20B4
#define LA_TRIG_AND7_A2_M		0xF00000
#define LA_TRIG_AND7_VAL_A2		0x20B4
#define LA_TRIG_AND7_VAL_A2_M		0x1F000000
#define LA_TRIG_AND7_INV_A2		0x20B4
#define LA_TRIG_AND7_INV_A2_M		0x20000000
#define LA_M_AND1_EN_A2			0x20B4
#define LA_M_AND1_EN_A2_M		0x40000000
#define LA_M_AND2_EN_A2			0x20B4
#define LA_M_AND2_EN_A2_M		0x80000000
#define LA_DBG_EN_A2			0x20B8
#define LA_DBG_EN_A2_M			0x1
#define LA_DBG_POLARITY_A2		0x20B8
#define LA_DBG_POLARITY_A2_M		0x2
#define LA_DBG_TRIG_SEL_A2		0x20B8
#define LA_DBG_TRIG_SEL_A2_M		0xFC
#define LA_DBG_INTERVAL_A2		0x20B8
#define LA_DBG_INTERVAL_A2_M		0x700
#define LA_DBG_SEL_0_A2			0x20B8
#define LA_DBG_SEL_0_A2_M		0x7FF800
#define LA_M_AND0_SEL_A2		0x20B8
#define LA_M_AND0_SEL_A2_M		0x3800000
#define LA_M_AND0_EN_A2			0x20B8
#define LA_M_AND0_EN_A2_M		0x4000000
#define LA_SIGN2_A2			0x20B8
#define LA_SIGN2_A2_M			0x18000000
#define LA_SIGN3_A2			0x20B8
#define LA_SIGN3_A2_M			0x60000000
#define LA_M_AND3_EN_A2			0x20B8
#define LA_M_AND3_EN_A2_M		0x80000000
#define LA_DBG_SEL_1_A2			0x20BC
#define LA_DBG_SEL_1_A2_M		0xFFF
#define LA_DBG_SEL_2_A2			0x20BC
#define LA_DBG_SEL_2_A2_M		0xFFF000
#define LA_TRIG_AND5_EXT_A2		0x20BC
#define LA_TRIG_AND5_EXT_A2_M		0x1000000
#define LA_TRIG_AND6_EXT_A2		0x20BC
#define LA_TRIG_AND6_EXT_A2_M		0x2000000
#define LA_TRIG_AND7_EXT_A2		0x20BC
#define LA_TRIG_AND7_EXT_A2_M		0x4000000
#define LA_RE_INIT_AND1_EXT_A2		0x20BC
#define LA_RE_INIT_AND1_EXT_A2_M	0x8000000
#define SCOPE_MODE_EN_A2		0x20BC
#define SCOPE_MODE_EN_A2_M		0x10000000
#define SCOPE_MODE_AUTO_FIX_LA_A2	0x20BC
#define SCOPE_MODE_AUTO_FIX_LA_A2_M	0x20000000
#define LA_M_AND0_PMAC_SEL_A2		0x20BC
#define LA_M_AND0_PMAC_SEL_A2_M		0x40000000
#define LA_M_AND1_PMAC_SEL_A2		0x20BC
#define LA_M_AND1_PMAC_SEL_A2_M		0x80000000
#define LA_DBG_SEL_3_A2			0x20C0
#define LA_DBG_SEL_3_A2_M		0xFFF
#define LA_DBG_SEL_4_A2			0x20C0
#define LA_DBG_SEL_4_A2_M		0xFFF000
#define WIFI_LOC_P1_A2			0x20C0
#define WIFI_LOC_P1_A2_M		0xFF000000
#define LA_DBG_SEL_5_A2			0x20C4
#define LA_DBG_SEL_5_A2_M		0xFFF
#define LA_DBG_SEL_6_A2			0x20C4
#define LA_DBG_SEL_6_A2_M		0xFFF000
#define WIFI_LOC_A2			0x20C4
#define WIFI_LOC_A2_M			0xFF000000
#define LA_DBG_SEL_7_A2			0x20C8
#define LA_DBG_SEL_7_A2_M		0xFFF
#define LA_RE_INIT_POLARITY_A2		0x20C8
#define LA_RE_INIT_POLARITY_A2_M	0x1000
#define LA_RE_INIT_AND1_A2		0x20C8
#define LA_RE_INIT_AND1_A2_M		0x1E000
#define LA_RE_INIT_AND1_VAL_A2		0x20C8
#define LA_RE_INIT_AND1_VAL_A2_M	0x3E0000
#define LA_RE_INIT_AND1_INV_A2		0x20C8
#define LA_RE_INIT_AND1_INV_A2_M	0x400000
#define PSD_DD_OPT_A2			0x20C8
#define PSD_DD_OPT_A2_M			0xFF800000
#define EDCCA_RPTREG_SEL_P0_A2		0x20CC
#define EDCCA_RPTREG_SEL_P0_A2_M	0x7
#define EDCCA_RPTREG_SEL_P1_A2		0x20CC
#define EDCCA_RPTREG_SEL_P1_A2_M	0x38
#define LA_CRC_OK_PMAC_SEL_A2		0x20CC
#define LA_CRC_OK_PMAC_SEL_A2_M		0x40
#define LA_CRC_ERR_PMAC_SEL_A2		0x20CC
#define LA_CRC_ERR_PMAC_SEL_A2_M	0x80
#define LA_AND_DLY_OPT_A2		0x20CC
#define LA_AND_DLY_OPT_A2_M		0xFF00
#define FTM_A2				0x20CC
#define FTM_A2_M			0xFF0000
#define DIS_IOQ_RFC_A2			0x20D0
#define DIS_IOQ_RFC_A2_M		0x1
#define DIS_IOQ_AFE_A2			0x20D0
#define DIS_IOQ_AFE_A2_M		0x2
#define BT_WL_RF_MODEAGH_A2		0x20D0
#define BT_WL_RF_MODEAGH_A2_M		0xC
#define LA_MAND_DLY_OPT_A2		0x20D0
#define LA_MAND_DLY_OPT_A2_M		0xF0
#define FTM_T_LBK_FORCE_VAL_P1_1_0__A2		0x20D0
#define FTM_T_LBK_FORCE_VAL_P1_1_0__A2_M		0xC00
#define FTM_T_LBK_FORCE_EN_P1_A2		0x20D0
#define FTM_T_LBK_FORCE_EN_P1_A2_M		0x1000
#define FTM_T_LBK_FORCE_EN_A2		0x20D0
#define FTM_T_LBK_FORCE_EN_A2_M		0x2000
#define FTM_T_LBK_FORCE_VAL_A2		0x20D0
#define FTM_T_LBK_FORCE_VAL_A2_M		0xFFFFC000
#define MAC0_PIN_SEL_A2		0x20D4
#define MAC0_PIN_SEL_A2_M		0xFFFF
#define MAC1_PIN_SEL_A2		0x20D4
#define MAC1_PIN_SEL_A2_M		0xFFFF0000
#define PWDB_CNT_TH_P0_A2		0x20D8
#define PWDB_CNT_TH_P0_A2_M		0xFF
#define PWDB_CNT_TH_P1_A2		0x20D8
#define PWDB_CNT_TH_P1_A2_M		0xFF00
#define FTM_T_LBK_FORCE_VAL_P1_17_2__A2		0x20D8
#define FTM_T_LBK_FORCE_VAL_P1_17_2__A2_M		0xFFFF0000
#define LBK_SEL_A2		0x20EC
#define LBK_SEL_A2_M		0x7
#define MUX_ST_BYPASS_TXEN_A2		0x20EC
#define MUX_ST_BYPASS_TXEN_A2_M		0x10
#define DUMMY_P09_EC_A2		0x20EC
#define DUMMY_P09_EC_A2_M		0xFFFFFFE0
#define DBG_PORT_SEL_A2		0x20F0
#define DBG_PORT_SEL_A2_M		0xFFFF
#define DBG_PORT_IP_SEL_A2		0x20F0
#define DBG_PORT_IP_SEL_A2_M		0xFF0000
#define DUMMY_P09_F0_A2		0x20F0
#define DUMMY_P09_F0_A2_M		0xFF000000
#define DBG_CNT_SEL_A2		0x20F4
#define DBG_CNT_SEL_A2_M		0x1F
#define DUMMY_P09_F4_0_A2		0x20F4
#define DUMMY_P09_F4_0_A2_M		0xE0
#define DBG_PORT_REF_CLK_SEL_A2		0x20F4
#define DBG_PORT_REF_CLK_SEL_A2_M		0xFF00
#define DBG_PORT_REF_CLK_RATE_A2		0x20F4
#define DBG_PORT_REF_CLK_RATE_A2_M		0xFF0000
#define DBG_PORT_REF_CLK_EN_A2		0x20F4
#define DBG_PORT_REF_CLK_EN_A2_M		0x1000000
#define DBG32_UPD_SEL_A2		0x20F4
#define DBG32_UPD_SEL_A2_M		0x6000000
#define DBG_PORT_REF_CLK_SYNC_EN_A2		0x20F4
#define DBG_PORT_REF_CLK_SYNC_EN_A2_M		0x8000000
#define DUMMY_P09_F4_1_A2		0x20F4
#define DUMMY_P09_F4_1_A2_M		0xF0000000
#define DUMMY_P09_F8_A2		0x20F8
#define DUMMY_P09_F8_A2_M		0x7FFFFFFF
#define DBG_PORT_EN_A2		0x20F8
#define DBG_PORT_EN_A2_M		0x80000000
#define DBG_PORT_CKEN_TOP_A2		0x20FC
#define DBG_PORT_CKEN_TOP_A2_M		0x1
#define DBG_PORT_CKEN_TD_A2		0x20FC
#define DBG_PORT_CKEN_TD_A2_M		0x10
#define DBG_PORT_CKEN_IN_A2		0x20FC
#define DBG_PORT_CKEN_IN_A2_M		0x100
#define DBG_PORT_CKEN_OUT_A2		0x20FC
#define DBG_PORT_CKEN_OUT_A2_M		0x1000
#define DA2AD_SEL_A2		0x20FC
#define DA2AD_SEL_A2_M		0x2000
#define FORCE_DAC_FIFO_PATH_RST_ON_A2		0x20FC
#define FORCE_DAC_FIFO_PATH_RST_ON_A2_M		0xF0000
#define FORCE_DAC_FIFO_PATH_RST_A2		0x20FC
#define FORCE_DAC_FIFO_PATH_RST_A2_M		0xF00000
#define FORCE_ADC_FIFO_PATH_RST_ON_A2		0x20FC
#define FORCE_ADC_FIFO_PATH_RST_ON_A2_M		0xF000000
#define FORCE_ADC_FIFO_PATH_RST_A2		0x20FC
#define FORCE_ADC_FIFO_PATH_RST_A2_M		0xF0000000
#define TXBF_MEM_A2		0x2214
#define TXBF_MEM_A2_M		0xFFFFFFFF
#define TXBF_MEM_DIN_A2		0x2218
#define TXBF_MEM_DIN_A2_M		0xFFFFFFFF
#define TXBF_MEM_ADDR_A2		0x221C
#define TXBF_MEM_ADDR_A2_M		0xFFFFFFFF
#define TXBF_MEM_EN_A2		0x2220
#define TXBF_MEM_EN_A2_M		0xFFFFFFFF
#define TXBF_MEM_PAGE_A2		0x2224
#define TXBF_MEM_PAGE_A2_M		0xFF
#define TXBF_MEM_AD_A2		0x2224
#define TXBF_MEM_AD_A2_M		0xFF00
#define TXBF_MEM_DIN_AD_A2		0x2224
#define TXBF_MEM_DIN_AD_A2_M		0xFF0000
#define TXBF_MEM_ADDR_AD_A2		0x2224
#define TXBF_MEM_ADDR_AD_A2_M		0xFF000000
#define TXBF_MEM_USE_SYNC_A2		0x2228
#define TXBF_MEM_USE_SYNC_A2_M		0x1
#define R1B_TX_PMAC_HEADER_0_A2		0x2300
#define R1B_TX_PMAC_HEADER_0_A2_M		0xFFFFFFFF
#define R1B_TX_PMAC_HEADER_1_A2		0x2304
#define R1B_TX_PMAC_HEADER_1_A2_M		0xFFFFFFFF
#define R1B_TX_PMAC_HEADER_2_A2		0x2308
#define R1B_TX_PMAC_HEADER_2_A2_M		0xFFFFFFFF
#define R1B_TX_PMAC_HEADER_3_A2		0x230C
#define R1B_TX_PMAC_HEADER_3_A2_M		0xFFFFFFFF
#define R1B_TX_PMAC_HEADER_4_A2		0x2310
#define R1B_TX_PMAC_HEADER_4_A2_M		0xFFFFFFFF
#define R1B_TX_PMAC_HEADER_5_A2		0x2314
#define R1B_TX_PMAC_HEADER_5_A2_M		0xFFFFFFFF
#define R1B_TX_PMAC_PAYLOAD_INITIAL_VAL_A2		0x2318
#define R1B_TX_PMAC_PAYLOAD_INITIAL_VAL_A2_M		0xFF
#define R1B_TX_PMAC_CONTINUOUS_TX_A2		0x2318
#define R1B_TX_PMAC_CONTINUOUS_TX_A2_M		0x100
#define R1B_TX_PMAC_CARRIER_SUPPRESS_TX_A2		0x2318
#define R1B_TX_PMAC_CARRIER_SUPPRESS_TX_A2_M		0x200
#define R1B_FPGA_LBK_EN_A2		0x2318
#define R1B_FPGA_LBK_EN_A2_M		0x80000000
#define R1B_TX_BLOCK_TX_A2		0x231C
#define R1B_TX_BLOCK_TX_A2_M		0x1
#define R1B_TX_STOP_TX_A2		0x231C
#define R1B_TX_STOP_TX_A2_M		0x2
#define R1B_TX_TERMINATE_OPT_A2		0x231C
#define R1B_TX_TERMINATE_OPT_A2_M		0x1C
#define R1B_TX_DUMMY_TDRDY64_OPT_A2		0x231C
#define R1B_TX_DUMMY_TDRDY64_OPT_A2_M		0x60
#define R1B_TX_DIS_SCRAMBLER_A2		0x231C
#define R1B_TX_DIS_SCRAMBLER_A2_M		0x80
#define R1B_TX_SCRAMBLER_OPT_A2		0x231C
#define R1B_TX_SCRAMBLER_OPT_A2_M		0xFF00
#define R1B_TX_FORCE_PATH_EN_A2		0x231C
#define R1B_TX_FORCE_PATH_EN_A2_M		0xF0000
#define R1B_TX_FORCE_PATH_EN_ON_A2		0x231C
#define R1B_TX_FORCE_PATH_EN_ON_A2_M		0x100000
#define R1B_TX_CONTINUOUS_TX_A2		0x231C
#define R1B_TX_CONTINUOUS_TX_A2_M		0x200000
#define R1B_TX_TDRDY_PLCP_POSTPONE_A2		0x231C
#define R1B_TX_TDRDY_PLCP_POSTPONE_A2_M		0x400000
#define R1B_TX_RPT_RST_A2		0x231C
#define R1B_TX_RPT_RST_A2_M		0x800000
#define R1B_RX_DIS_CCA_A2		0x2320
#define R1B_RX_DIS_CCA_A2_M		0x1
#define R1B_RX_FORCE_PRECCA_WGT_EN_A2		0x2320
#define R1B_RX_FORCE_PRECCA_WGT_EN_A2_M		0x2
#define R1B_RX_FORCE_PRECCA_WGT_PATH0_A2		0x2320
#define R1B_RX_FORCE_PRECCA_WGT_PATH0_A2_M		0x1C
#define R1B_RX_FORCE_PRECCA_WGT_PATH1_A2		0x2320
#define R1B_RX_FORCE_PRECCA_WGT_PATH1_A2_M		0xE0
#define R1B_RX_FORCE_PRECCA_WGT_PATH2_A2		0x2320
#define R1B_RX_FORCE_PRECCA_WGT_PATH2_A2_M		0x700
#define R1B_RX_FORCE_PRECCA_WGT_PATH3_A2		0x2320
#define R1B_RX_FORCE_PRECCA_WGT_PATH3_A2_M		0x3800
#define R1B_RX_FORCE_DC_CMP_EN_A2		0x2320
#define R1B_RX_FORCE_DC_CMP_EN_A2_M		0x4000
#define R1B_RX_FORCE_PD_CMP_EN_A2		0x2320
#define R1B_RX_FORCE_PD_CMP_EN_A2_M		0x8000
#define R1B_RX_FORCE_DC_CMP_LOW_A2		0x2320
#define R1B_RX_FORCE_DC_CMP_LOW_A2_M		0xFF0000
#define R1B_RX_FORCE_DC_CMP_HIGH_A2		0x2320
#define R1B_RX_FORCE_DC_CMP_HIGH_A2_M		0xFF000000
#define R1B_RX_BTTX_CS_RATIO_BW20_1R_A2		0x2324
#define R1B_RX_BTTX_CS_RATIO_BW20_1R_A2_M		0x1F
#define R1B_RX_BTTX_CS_RATIO_BW20_2R_A2		0x2324
#define R1B_RX_BTTX_CS_RATIO_BW20_2R_A2_M		0x3E0
#define R1B_RX_BTTX_CS_RATIO_BW20_3R_A2		0x2324
#define R1B_RX_BTTX_CS_RATIO_BW20_3R_A2_M		0x7C00
#define R1B_RX_BTTX_CS_RATIO_BW20_4R_A2		0x2324
#define R1B_RX_BTTX_CS_RATIO_BW20_4R_A2_M		0xF8000
#define R1B_RX_BTTX_CCA_TH_EN_A2		0x2324
#define R1B_RX_BTTX_CCA_TH_EN_A2_M		0x100000
#define R1B_RX_CCA_PIN_DET_OPT_A2		0x2324
#define R1B_RX_CCA_PIN_DET_OPT_A2_M		0x200000
#define R1B_RX_CCA_TRIG_DLY_A2		0x2324
#define R1B_RX_CCA_TRIG_DLY_A2_M		0x3C00000
#define R1B_RX_FORCE_ANT_CCA_EN_A2		0x2324
#define R1B_RX_FORCE_ANT_CCA_EN_A2_M		0x4000000
#define R1B_RX_FORCE_ANT_CCA_A2		0x2324
#define R1B_RX_FORCE_ANT_CCA_A2_M		0x78000000
#define R1B_RX_CCA_DC_PIN_DET_OPT_A2		0x2324
#define R1B_RX_CCA_DC_PIN_DET_OPT_A2_M		0x80000000
#define R1B_RX_BTTX_CS_RATIO_BW40_1R_A2		0x2328
#define R1B_RX_BTTX_CS_RATIO_BW40_1R_A2_M		0x1F
#define R1B_RX_BTTX_CS_RATIO_BW40_2R_A2		0x2328
#define R1B_RX_BTTX_CS_RATIO_BW40_2R_A2_M		0x3E0
#define R1B_RX_BTTX_CS_RATIO_BW40_3R_A2		0x2328
#define R1B_RX_BTTX_CS_RATIO_BW40_3R_A2_M		0x7C00
#define R1B_RX_BTTX_CS_RATIO_BW40_4R_A2		0x2328
#define R1B_RX_BTTX_CS_RATIO_BW40_4R_A2_M		0xF8000
#define R1B_RX_CCA_DIS_5M_EN_A2		0x2328
#define R1B_RX_CCA_DIS_5M_EN_A2_M		0x100000
#define R1B_RX_CCA_DIS_TB_OFF_A2		0x2328
#define R1B_RX_CCA_DIS_TB_OFF_A2_M		0x200000
#define R1B_RX_CCA_DIS_NDP_OFF_A2		0x2328
#define R1B_RX_CCA_DIS_NDP_OFF_A2_M		0x400000
#define R1B_RX_FORCE_PD_CMP_A2		0x2328
#define R1B_RX_FORCE_PD_CMP_A2_M		0x7F800000
#define R1B_RX_NOT_SUPPORT_SHORT_A2		0x2328
#define R1B_RX_NOT_SUPPORT_SHORT_A2_M		0x80000000
#define R1B_RX_INTP_DOWNSAMPLE_PHASE_OPT_A2		0x232C
#define R1B_RX_INTP_DOWNSAMPLE_PHASE_OPT_A2_M		0x1
#define R1B_RX_DAGC_FORCE_EN_A2		0x232C
#define R1B_RX_DAGC_FORCE_EN_A2_M		0x2
#define R1B_RX_SBD_ANALYZER_EN_A2		0x232C
#define R1B_RX_SBD_ANALYZER_EN_A2_M		0x80
#define R1B_RX_SBD_ANALYZER_OPT_A2		0x232C
#define R1B_RX_SBD_ANALYZER_OPT_A2_M		0x100
#define R1B_RX_MRC_OPT_A2		0x232C
#define R1B_RX_MRC_OPT_A2_M		0x600
#define R1B_RX_ANTWGT_MAX_TOTAL_THRESH_DIS_A2		0x232C
#define R1B_RX_ANTWGT_MAX_TOTAL_THRESH_DIS_A2_M		0x800
#define R1B_RX_ANT_PW_SAVE_RSSI_TH_A2		0x232C
#define R1B_RX_ANT_PW_SAVE_RSSI_TH_A2_M		0xFF000
#define R1B_RX_RSSI_OFST_A2		0x232C
#define R1B_RX_RSSI_OFST_A2_M		0xFF00000
#define R1B_RX_ANT_WGT_FORCE_VAL_PATH0_A2		0x2330
#define R1B_RX_ANT_WGT_FORCE_VAL_PATH0_A2_M		0x1FF
#define R1B_RX_ANT_WGT_FORCE_VAL_PATH1_A2		0x2330
#define R1B_RX_ANT_WGT_FORCE_VAL_PATH1_A2_M		0x3FE00
#define R1B_RX_ANT_WGT_FORCE_VAL_PATH2_A2		0x2330
#define R1B_RX_ANT_WGT_FORCE_VAL_PATH2_A2_M		0x7FC0000
#define R1B_RX_ANT_WGT_FORCE_VAL_PATH3_A2		0x2334
#define R1B_RX_ANT_WGT_FORCE_VAL_PATH3_A2_M		0x1FF
#define R1B_RX_ANT_WGT_SQRT_FORCE_VAL_PATH0_A2		0x2334
#define R1B_RX_ANT_WGT_SQRT_FORCE_VAL_PATH0_A2_M		0x3FE00
#define R1B_RX_ANT_WGT_SQRT_FORCE_VAL_PATH1_A2		0x2334
#define R1B_RX_ANT_WGT_SQRT_FORCE_VAL_PATH1_A2_M		0x7FC0000
#define R1B_RX_ANT_WGT_SQRT_FORCE_VAL_PATH2_A2		0x2338
#define R1B_RX_ANT_WGT_SQRT_FORCE_VAL_PATH2_A2_M		0x1FF
#define R1B_RX_ANT_WGT_SQRT_FORCE_VAL_PATH3_A2		0x2338
#define R1B_RX_ANT_WGT_SQRT_FORCE_VAL_PATH3_A2_M		0x3FE00
#define R1B_RX_ANT_WGT_FORCE_EN_A2		0x2338
#define R1B_RX_ANT_WGT_FORCE_EN_A2_M		0x40000
#define R1B_RX_PHROT_IDX_BKC_A2		0x2338
#define R1B_RX_PHROT_IDX_BKC_A2_M		0x780000
#define R1B_RX_PHROT_IDX_CCK_A2		0x2338
#define R1B_RX_PHROT_IDX_CCK_A2_M		0x7800000
#define R1B_RX_SCO_QWQ_A2		0x2338
#define R1B_RX_SCO_QWQ_A2_M		0x8000000
#define R1B_RX_SCO_FPGA_DOWNRATE4_A2		0x2338
#define R1B_RX_SCO_FPGA_DOWNRATE4_A2_M		0x10000000
#define R1B_RX_OFF_CLK_EN_A2		0x2338
#define R1B_RX_OFF_CLK_EN_A2_M		0x20000000
#define R1B_RX_CHEST_TARGET_TH_A2		0x233C
#define R1B_RX_CHEST_TARGET_TH_A2_M		0xFF
#define R1B_RX_CHEST_INVLD_SYMBOL_DOUBLE_CHK_DIS_A2		0x233C
#define R1B_RX_CHEST_INVLD_SYMBOL_DOUBLE_CHK_DIS_A2_M		0x100
#define R1B_RX_EDCCA_BTTX_OFF_A2		0x233C
#define R1B_RX_EDCCA_BTTX_OFF_A2_M		0x200
#define R1B_RX_EVM_SYM_A2		0x233C
#define R1B_RX_EVM_SYM_A2_M		0x1C00
#define R1B_RX_EVM_BCC_OFST_A2		0x233C
#define R1B_RX_EVM_BCC_OFST_A2_M		0x3E000
#define R1B_RX_EVM_CCK_OFST_A2		0x233C
#define R1B_RX_EVM_CCK_OFST_A2_M		0x7C0000
#define R1B_DBG_PORT_SWITCH_A2		0x2340
#define R1B_DBG_PORT_SWITCH_A2_M		0x40
#define R1B_RX_RPT_RST_A2		0x2340
#define R1B_RX_RPT_RST_A2_M		0x80
#define R1B_RX_RPL_OFST_A2		0x2340
#define R1B_RX_RPL_OFST_A2_M		0x7F00
#define R1B_RX_RPL_BW_OFST_A2		0x2340
#define R1B_RX_RPL_BW_OFST_A2_M		0x18000
#define R1B_RX_FAGCRDY_FIX_OFF_A2		0x2340
#define R1B_RX_FAGCRDY_FIX_OFF_A2_M		0x20000
#define R1B_RXIN_MUL_OPT_A2		0x2340
#define R1B_RXIN_MUL_OPT_A2_M		0xC0000
#define R1B_RX_SPOOF_LEN_A2		0x2344
#define R1B_RX_SPOOF_LEN_A2_M		0xFFFFF
#define R1B_RX_DUMMY_RDRDY_OPT_A2		0x2344
#define R1B_RX_DUMMY_RDRDY_OPT_A2_M		0x300000
#define R1B_RX_SUPPORT_RATE_A2		0x2344
#define R1B_RX_SUPPORT_RATE_A2_M		0x3C00000
#define R1B_RX_SFD_SEARCH_OPT_A2		0x2344
#define R1B_RX_SFD_SEARCH_OPT_A2_M		0xC000000
#define R1B_RX_SUPPORT_MAX_LEN_A2		0x2348
#define R1B_RX_SUPPORT_MAX_LEN_A2_M		0xFFFF
#define R1B_RX_SUPPORT_MIN_LEN_A2		0x2348
#define R1B_RX_SUPPORT_MIN_LEN_A2_M		0xFFFF0000
#define R1B_RX_SCOREBOARD_LEN_0_A2		0x234C
#define R1B_RX_SCOREBOARD_LEN_0_A2_M		0xFFFF
#define R1B_RX_SCOREBOARD_LEN_1_A2		0x234C
#define R1B_RX_SCOREBOARD_LEN_1_A2_M		0xFFFF0000
#define R1B_RX_SCOREBOARD_LEN_2_A2		0x2350
#define R1B_RX_SCOREBOARD_LEN_2_A2_M		0xFFFF
#define R1B_RX_SCOREBOARD_LEN_3_A2		0x2350
#define R1B_RX_SCOREBOARD_LEN_3_A2_M		0xFFFF0000
#define R1B_RX_SUICIDE_OPT_A2		0x2354
#define R1B_RX_SUICIDE_OPT_A2_M		0xFF
#define R1B_RX_IDLE_HANG_LEN_A2		0x2354
#define R1B_RX_IDLE_HANG_LEN_A2_M		0x7F00
#define R1B_RX_SYNC_RST_LEN_A2		0x2354
#define R1B_RX_SYNC_RST_LEN_A2_M		0x78000
#define R1B_RX_CCA_RST_LEN_A2		0x2354
#define R1B_RX_CCA_RST_LEN_A2_M		0x780000
#define R1B_RX_AAGC_DONE_TO_DC_START_A2		0x2358
#define R1B_RX_AAGC_DONE_TO_DC_START_A2_M		0xFF
#define R1B_RX_DC_DONE_1ST_TO_DAGC_START_A2		0x2358
#define R1B_RX_DC_DONE_1ST_TO_DAGC_START_A2_M		0xFF00
#define R1B_RX_DAGC_DONE_TO_SBD_START_A2		0x2358
#define R1B_RX_DAGC_DONE_TO_SBD_START_A2_M		0xFF0000
#define R1B_RX_CFO_COARSE_DONE_TO_CHEST_START_A2		0x2358
#define R1B_RX_CFO_COARSE_DONE_TO_CHEST_START_A2_M		0xF000000
#define R1B_RX_TIMING_BACKWARD_COMPATIBLE_A2		0x2358
#define R1B_RX_TIMING_BACKWARD_COMPATIBLE_A2_M		0x10000000
#define R1B_RX_DC_RPT_SWITCH_A2		0x2358
#define R1B_RX_DC_RPT_SWITCH_A2_M		0x20000000
#define R1B_RX_RST_DEVELOP_RPT_A2		0x2358
#define R1B_RX_RST_DEVELOP_RPT_A2_M		0x40000000
#define R1B_RX_DCNF_BACKWARD_COMPATIBLE_A2		0x2358
#define R1B_RX_DCNF_BACKWARD_COMPATIBLE_A2_M		0x80000000
#define R1B_RX_DCNF_ANT_SWITCH_DELAY_A2		0x235C
#define R1B_RX_DCNF_ANT_SWITCH_DELAY_A2_M		0x3F
#define R1B_RX_DCNF_X_RST_OPT_A2		0x235C
#define R1B_RX_DCNF_X_RST_OPT_A2_M		0x1C0
#define R1B_RX_DCNF_Y_RST_OPT_A2		0x235C
#define R1B_RX_DCNF_Y_RST_OPT_A2_M		0x1E00
#define R1B_RX_DAGC_FORCE_VAL_A2		0x235C
#define R1B_RX_DAGC_FORCE_VAL_A2_M		0x7FE000
#define R1B_RX_DAGC_DBG_OPT_A2		0x235C
#define R1B_RX_DAGC_DBG_OPT_A2_M		0x60000000
#define R1B_RX_BCC_OUT2_BACKWARD_COMPATIBLE_A2		0x235C
#define R1B_RX_BCC_OUT2_BACKWARD_COMPATIBLE_A2_M		0x80000000
#define R1B_RX_SBD_RPT_OPT_A2		0x2360
#define R1B_RX_SBD_RPT_OPT_A2_M		0x380
#define R1B_RX_CHEST_RPT_IDX_A2		0x2360
#define R1B_RX_CHEST_RPT_IDX_A2_M		0x3C00
#define R1B_RX_RAKE_TAP_EXTEND_A2		0x2360
#define R1B_RX_RAKE_TAP_EXTEND_A2_M		0x4000
#define R1B_RX_L_SFD_CHEAT_EN_A2		0x2360
#define R1B_RX_L_SFD_CHEAT_EN_A2_M		0x8000
#define R1B_RX_SFD_SEARCH_RANGE_BACKWARD_COMPATIBLE_A2		0x2360
#define R1B_RX_SFD_SEARCH_RANGE_BACKWARD_COMPATIBLE_A2_M		0x10000
#define R1B_RX_SFD_SEARCH_RANGE_A2		0x2360
#define R1B_RX_SFD_SEARCH_RANGE_A2_M		0x1FE0000
#define R1B_RX_RPT_MASK_OPT_A2		0x2360
#define R1B_RX_RPT_MASK_OPT_A2_M		0x6000000
#define R1B_RX_DBG_PATH_SEL_A2		0x2360
#define R1B_RX_DBG_PATH_SEL_A2_M		0x18000000
#define R1B_RX_CCK_DECODER_WORD_LEN_ENHANCE_A2		0x2360
#define R1B_RX_CCK_DECODER_WORD_LEN_ENHANCE_A2_M		0x20000000
#define R1B_RX_CCK_DECODER_CIR_OPT_A2		0x2360
#define R1B_RX_CCK_DECODER_CIR_OPT_A2_M		0x40000000
#define R1B_RX_DAGC_GAIN_DECOMPOSE_TH_A_A2		0x2364
#define R1B_RX_DAGC_GAIN_DECOMPOSE_TH_A_A2_M		0x3FF
#define R1B_RX_DAGC_GAIN_DECOMPOSE_TH_B_A2		0x2364
#define R1B_RX_DAGC_GAIN_DECOMPOSE_TH_B_A2_M		0xFFC00
#define R1B_RX_DAGC_GAIN_DECOMPOSE_TH_C_A2		0x2364
#define R1B_RX_DAGC_GAIN_DECOMPOSE_TH_C_A2_M		0x3FF00000
#define R1B_RX_DAGC_GAIN_DECOMPOSE_LOCATION_A2		0x2364
#define R1B_RX_DAGC_GAIN_DECOMPOSE_LOCATION_A2_M		0xC0000000
#define HOLD_LDPC_MIN_TIME_A2		0x2400
#define HOLD_LDPC_MIN_TIME_A2_M		0x3FF
#define HOLD_LDPC_MIN_TIME_EN_A2		0x2400
#define HOLD_LDPC_MIN_TIME_EN_A2_M		0x10000
#define RXVB_OFF_PKT_END_A2		0x2404
#define RXVB_OFF_PKT_END_A2_M		0x1
#define LDPC_LBK_MODE_A2		0x2404
#define LDPC_LBK_MODE_A2_M		0x2
#define TX_OUT_BUFFER_FSM_RD_COND_A2		0x2404
#define TX_OUT_BUFFER_FSM_RD_COND_A2_M		0x4
#define RX_PHY_ST_DELAY_A2		0x2408
#define RX_PHY_ST_DELAY_A2_M		0xFF
#define HE_TB_PLCP_BYPASS_I_A2		0x2408
#define HE_TB_PLCP_BYPASS_I_A2_M		0x100
#define LDPC_0_CLOCK_EN_A2		0x240C
#define LDPC_0_CLOCK_EN_A2_M		0x1
#define LDPC_1_CLOCK_EN_A2		0x240C
#define LDPC_1_CLOCK_EN_A2_M		0x2
#define DIS_NEW_REPT_ERROR_FIX_A2		0x2410
#define DIS_NEW_REPT_ERROR_FIX_A2_M		0x1
#define USER_TXBF_TYPE_A2		0x2410
#define USER_TXBF_TYPE_A2_M		0x10
#define DIS_TX_HE_RU26_FLAG_A2		0x2410
#define DIS_TX_HE_RU26_FLAG_A2_M		0x100
#define TX_HE_RU26_ACTIVE_FLAG_A2		0x2410
#define TX_HE_RU26_ACTIVE_FLAG_A2_M		0x1000
#define PAYLOAD_BLOCK_THD_A2		0x2414
#define PAYLOAD_BLOCK_THD_A2_M		0xFFF
#define PAYLOAD_BLOCK_NES2_THD_A2		0x2414
#define PAYLOAD_BLOCK_NES2_THD_A2_M		0xFFF0000
#define PAYLOAD_BLOCK_NES3_THD_A2		0x2418
#define PAYLOAD_BLOCK_NES3_THD_A2_M		0xFFF
#define P0_TXEN_ADVANCE_A2		0x241C
#define P0_TXEN_ADVANCE_A2_M		0x1
#define P1_TXEN_ADVANCE_A2		0x241C
#define P1_TXEN_ADVANCE_A2_M		0x10
#define MAC_TRX_SEL_I_A2		0x2420
#define MAC_TRX_SEL_I_A2_M		0xFFFFFFFF
#define DIS_OB_COLLECT_2SS_FEC01_A2		0x2424
#define DIS_OB_COLLECT_2SS_FEC01_A2_M		0x1
#define TX_OUT_BUFFER_FSM_SEL_A2		0x2424
#define TX_OUT_BUFFER_FSM_SEL_A2_M		0x2
#define RXPHY_BRK_WO_DATA_SEL_A2		0x2424
#define RXPHY_BRK_WO_DATA_SEL_A2_M		0x4
#define TB_AIR_FIX_EN_A2		0x2424
#define TB_AIR_FIX_EN_A2_M		0x8
#define RXINFO_RXSC_DELAY_SEL_A2		0x2424
#define RXINFO_RXSC_DELAY_SEL_A2_M		0x10
#define PATH1_R_DAC_QINV_A2		0x3000
#define PATH1_R_DAC_QINV_A2_M		0x1
#define PATH1_R_FIFO_CLR_ENB_A2		0x3000
#define PATH1_R_FIFO_CLR_ENB_A2_M		0x10
#define PATH1_R_T2F_FREERUN_BUF_EN_A2		0x3004
#define PATH1_R_T2F_FREERUN_BUF_EN_A2_M		0x1
#define PATH1_R_T2F_L1_LATE_EN_A2		0x3004
#define PATH1_R_T2F_L1_LATE_EN_A2_M		0x2
#define PATH1_R_T2F_DCCL_BT_GNT_BEFORE_CCA_MODE_A2		0x3004
#define PATH1_R_T2F_DCCL_BT_GNT_BEFORE_CCA_MODE_A2_M		0x10
#define PATH1_R_T2F_DCCL_FILT_EN_A2		0x3004
#define PATH1_R_T2F_DCCL_FILT_EN_A2_M		0x100
#define PATH1_R_BT_GNT_RXTD_LATCH_EN_A2		0x3004
#define PATH1_R_BT_GNT_RXTD_LATCH_EN_A2_M		0x1000
#define PATH1_R_T2F_CFOSTO_REFINE_EN_A2		0x3004
#define PATH1_R_T2F_CFOSTO_REFINE_EN_A2_M		0x2000
#define PATH1_R_TD_CLK_GCK_EN_A2		0x3008
#define PATH1_R_TD_CLK_GCK_EN_A2_M		0x1
#define PATH1_R_1RCCA_CLK_GCK_ON_A2		0x3008
#define PATH1_R_1RCCA_CLK_GCK_ON_A2_M		0x10
#define PATH1_R_SYNC_RST_EN_TD_PATH_A2		0x300C
#define PATH1_R_SYNC_RST_EN_TD_PATH_A2_M		0x1
#define PATH1_R_SYNC_RST_EN_FFT_A2		0x300C
#define PATH1_R_SYNC_RST_EN_FFT_A2_M		0x10
#define PATH1_R_SYNC_RST_EN_TXBUF_A2		0x300C
#define PATH1_R_SYNC_RST_EN_TXBUF_A2_M		0x100
#define PATH1_R_SYNC_RST_EN_RXBUF_A2		0x300C
#define PATH1_R_SYNC_RST_EN_RXBUF_A2_M		0x1000
#define PATH1_R_SYNC_RST_EN_DCCL_A2		0x300C
#define PATH1_R_SYNC_RST_EN_DCCL_A2_M		0x10000
#define PATH1_R_SYNC_RST_EN_T2F_A2		0x300C
#define PATH1_R_SYNC_RST_EN_T2F_A2_M		0x100000
#define PATH1_R_SYNC_RST_EN_RXFIR_COMP_A2		0x300C
#define PATH1_R_SYNC_RST_EN_RXFIR_COMP_A2_M		0x1000000
#define PATH1_R_DCCL_CFO_TH_EN_A2		0x3010
#define PATH1_R_DCCL_CFO_TH_EN_A2_M		0x1
#define PATH1_R_TX_STO_TRIG_SELECT_A2		0x3014
#define PATH1_R_TX_STO_TRIG_SELECT_A2_M		0x1
#define PATH1_R_TX_STO_FIRST_PE_SELECT_A2		0x3014
#define PATH1_R_TX_STO_FIRST_PE_SELECT_A2_M		0x2
#define PATH1_R_TX_STO_INT_PART_BP_TARGET1_L_A2		0x3018
#define PATH1_R_TX_STO_INT_PART_BP_TARGET1_L_A2_M		0x7
#define PATH1_R_TX_STO_INT_PART_BP_TARGET2_L_A2		0x3018
#define PATH1_R_TX_STO_INT_PART_BP_TARGET2_L_A2_M		0x70
#define PATH1_R_TX_STO_INT_PART_BP_TARGET3_L_A2		0x3018
#define PATH1_R_TX_STO_INT_PART_BP_TARGET3_L_A2_M		0x700
#define PATH1_R_TX_STO_INT_PART_BP_TARGET4_L_A2		0x3018
#define PATH1_R_TX_STO_INT_PART_BP_TARGET4_L_A2_M		0x7000
#define PATH1_R_TX_STO_INT_PART_BP_TARGET5_L_A2		0x3018
#define PATH1_R_TX_STO_INT_PART_BP_TARGET5_L_A2_M		0x70000
#define PATH1_R_TX_STO_INT_PART_BP_TARGET6_L_A2		0x3018
#define PATH1_R_TX_STO_INT_PART_BP_TARGET6_L_A2_M		0x700000
#define PATH1_R_TX_STO_INT_PART_BP_TARGET7_L_A2		0x3018
#define PATH1_R_TX_STO_INT_PART_BP_TARGET7_L_A2_M		0x7000000
#define PATH1_R_TX_STO_INT_PART_BP_TARGET8_L_A2		0x3018
#define PATH1_R_TX_STO_INT_PART_BP_TARGET8_L_A2_M		0x70000000
#define PATH1_R_TX_STO_INT1_BYPASS_MODE_L_A2		0x301C
#define PATH1_R_TX_STO_INT1_BYPASS_MODE_L_A2_M		0x8
#define PATH1_R_TX_STO_INT1_BYPASS_ALWAYS_HIGH_L_A2		0x301C
#define PATH1_R_TX_STO_INT1_BYPASS_ALWAYS_HIGH_L_A2_M		0x10
#define PATH1_R_STO_INT_SEL_L_A2		0x301C
#define PATH1_R_STO_INT_SEL_L_A2_M		0x20
#define PATH1_R_TX_STO_INT_PART_BP_TARGET_STOP_L_A2		0x301C
#define PATH1_R_TX_STO_INT_PART_BP_TARGET_STOP_L_A2_M		0x380
#define PATH1_R_STO7_NXT_SYMBOL_SEL_20M_L_A2		0x301C
#define PATH1_R_STO7_NXT_SYMBOL_SEL_20M_L_A2_M		0x400
#define PATH1_R_STO7_NXT_SYMBOL_SEL_40M_L_A2		0x301C
#define PATH1_R_STO7_NXT_SYMBOL_SEL_40M_L_A2_M		0x800
#define PATH1_R_STO7_NXT_SYMBOL_SEL_80M_L_A2		0x301C
#define PATH1_R_STO7_NXT_SYMBOL_SEL_80M_L_A2_M		0x1000
#define PATH1_R_TXCFO_RX_OFST_A2		0x301C
#define PATH1_R_TXCFO_RX_OFST_A2_M		0xF0000
#define PATH1_R_TX_STO_INT_PART_BP_TARGET1_HT_A2		0x3020
#define PATH1_R_TX_STO_INT_PART_BP_TARGET1_HT_A2_M		0x7
#define PATH1_R_TX_STO_INT_PART_BP_TARGET2_HT_A2		0x3020
#define PATH1_R_TX_STO_INT_PART_BP_TARGET2_HT_A2_M		0x70
#define PATH1_R_TX_STO_INT_PART_BP_TARGET3_HT_A2		0x3020
#define PATH1_R_TX_STO_INT_PART_BP_TARGET3_HT_A2_M		0x700
#define PATH1_R_TX_STO_INT_PART_BP_TARGET4_HT_A2		0x3020
#define PATH1_R_TX_STO_INT_PART_BP_TARGET4_HT_A2_M		0x7000
#define PATH1_R_TX_STO_INT_PART_BP_TARGET5_HT_A2		0x3020
#define PATH1_R_TX_STO_INT_PART_BP_TARGET5_HT_A2_M		0x70000
#define PATH1_R_TX_STO_INT_PART_BP_TARGET6_HT_A2		0x3020
#define PATH1_R_TX_STO_INT_PART_BP_TARGET6_HT_A2_M		0x700000
#define PATH1_R_TX_STO_INT_PART_BP_TARGET7_HT_A2		0x3020
#define PATH1_R_TX_STO_INT_PART_BP_TARGET7_HT_A2_M		0x7000000
#define PATH1_R_TX_STO_INT_PART_BP_TARGET8_HT_A2		0x3020
#define PATH1_R_TX_STO_INT_PART_BP_TARGET8_HT_A2_M		0x70000000
#define PATH1_R_TX_STO_INT1_BYPASS_MODE_HT_A2		0x3024
#define PATH1_R_TX_STO_INT1_BYPASS_MODE_HT_A2_M		0x8
#define PATH1_R_TX_STO_INT1_BYPASS_ALWAYS_HIGH_HT_A2		0x3024
#define PATH1_R_TX_STO_INT1_BYPASS_ALWAYS_HIGH_HT_A2_M		0x10
#define PATH1_R_STO_INT_SEL_HT_A2		0x3024
#define PATH1_R_STO_INT_SEL_HT_A2_M		0x20
#define PATH1_R_TX_STO_INT_PART_BP_TARGET_STOP_HT_A2		0x3024
#define PATH1_R_TX_STO_INT_PART_BP_TARGET_STOP_HT_A2_M		0x380
#define PATH1_R_STO7_NXT_SYMBOL_SEL_20M_HT_A2		0x3024
#define PATH1_R_STO7_NXT_SYMBOL_SEL_20M_HT_A2_M		0x400
#define PATH1_R_STO7_NXT_SYMBOL_SEL_40M_HT_A2		0x3024
#define PATH1_R_STO7_NXT_SYMBOL_SEL_40M_HT_A2_M		0x800
#define PATH1_R_STO7_NXT_SYMBOL_SEL_80M_HT_A2		0x3024
#define PATH1_R_STO7_NXT_SYMBOL_SEL_80M_HT_A2_M		0x1000
#define PATH1_R_TX_STO_INT_PART_BP_TARGET1_VHT_A2		0x3028
#define PATH1_R_TX_STO_INT_PART_BP_TARGET1_VHT_A2_M		0x7
#define PATH1_R_TX_STO_INT_PART_BP_TARGET2_VHT_A2		0x3028
#define PATH1_R_TX_STO_INT_PART_BP_TARGET2_VHT_A2_M		0x70
#define PATH1_R_TX_STO_INT_PART_BP_TARGET3_VHT_A2		0x3028
#define PATH1_R_TX_STO_INT_PART_BP_TARGET3_VHT_A2_M		0x700
#define PATH1_R_TX_STO_INT_PART_BP_TARGET4_VHT_A2		0x3028
#define PATH1_R_TX_STO_INT_PART_BP_TARGET4_VHT_A2_M		0x7000
#define PATH1_R_TX_STO_INT_PART_BP_TARGET5_VHT_A2		0x3028
#define PATH1_R_TX_STO_INT_PART_BP_TARGET5_VHT_A2_M		0x70000
#define PATH1_R_TX_STO_INT_PART_BP_TARGET6_VHT_A2		0x3028
#define PATH1_R_TX_STO_INT_PART_BP_TARGET6_VHT_A2_M		0x700000
#define PATH1_R_TX_STO_INT_PART_BP_TARGET7_VHT_A2		0x3028
#define PATH1_R_TX_STO_INT_PART_BP_TARGET7_VHT_A2_M		0x7000000
#define PATH1_R_TX_STO_INT_PART_BP_TARGET8_VHT_A2		0x3028
#define PATH1_R_TX_STO_INT_PART_BP_TARGET8_VHT_A2_M		0x70000000
#define PATH1_R_TX_STO_INT1_BYPASS_MODE_VHT_A2		0x302C
#define PATH1_R_TX_STO_INT1_BYPASS_MODE_VHT_A2_M		0x8
#define PATH1_R_TX_STO_INT1_BYPASS_ALWAYS_HIGH_VHT_A2		0x302C
#define PATH1_R_TX_STO_INT1_BYPASS_ALWAYS_HIGH_VHT_A2_M		0x10
#define PATH1_R_STO_INT_SEL_VHT_A2		0x302C
#define PATH1_R_STO_INT_SEL_VHT_A2_M		0x20
#define PATH1_R_TX_STO_INT_PART_BP_TARGET_STOP_VHT_A2		0x302C
#define PATH1_R_TX_STO_INT_PART_BP_TARGET_STOP_VHT_A2_M		0x380
#define PATH1_R_STO7_NXT_SYMBOL_SEL_20M_VHT_A2		0x302C
#define PATH1_R_STO7_NXT_SYMBOL_SEL_20M_VHT_A2_M		0x400
#define PATH1_R_STO7_NXT_SYMBOL_SEL_40M_VHT_A2		0x302C
#define PATH1_R_STO7_NXT_SYMBOL_SEL_40M_VHT_A2_M		0x800
#define PATH1_R_STO7_NXT_SYMBOL_SEL_80M_VHT_A2		0x302C
#define PATH1_R_STO7_NXT_SYMBOL_SEL_80M_VHT_A2_M		0x1000
#define PATH1_R_TX_STO_INT_PART_BP_TARGET1_HE_A2		0x3030
#define PATH1_R_TX_STO_INT_PART_BP_TARGET1_HE_A2_M		0x7
#define PATH1_R_TX_STO_INT_PART_BP_TARGET2_HE_A2		0x3030
#define PATH1_R_TX_STO_INT_PART_BP_TARGET2_HE_A2_M		0x70
#define PATH1_R_TX_STO_INT_PART_BP_TARGET3_HE_A2		0x3030
#define PATH1_R_TX_STO_INT_PART_BP_TARGET3_HE_A2_M		0x700
#define PATH1_R_TX_STO_INT_PART_BP_TARGET4_HE_A2		0x3030
#define PATH1_R_TX_STO_INT_PART_BP_TARGET4_HE_A2_M		0x7000
#define PATH1_R_TX_STO_INT_PART_BP_TARGET5_HE_A2		0x3030
#define PATH1_R_TX_STO_INT_PART_BP_TARGET5_HE_A2_M		0x70000
#define PATH1_R_TX_STO_INT_PART_BP_TARGET6_HE_A2		0x3030
#define PATH1_R_TX_STO_INT_PART_BP_TARGET6_HE_A2_M		0x700000
#define PATH1_R_TX_STO_INT_PART_BP_TARGET7_HE_A2		0x3030
#define PATH1_R_TX_STO_INT_PART_BP_TARGET7_HE_A2_M		0x7000000
#define PATH1_R_TX_STO_INT_PART_BP_TARGET8_HE_A2		0x3030
#define PATH1_R_TX_STO_INT_PART_BP_TARGET8_HE_A2_M		0x70000000
#define PATH1_R_TX_STO_INT1_BYPASS_MODE_HE_A2		0x3034
#define PATH1_R_TX_STO_INT1_BYPASS_MODE_HE_A2_M		0x8
#define PATH1_R_TX_STO_INT1_BYPASS_ALWAYS_HIGH_HE_A2		0x3034
#define PATH1_R_TX_STO_INT1_BYPASS_ALWAYS_HIGH_HE_A2_M		0x10
#define PATH1_R_STO_INT_SEL_HE_A2		0x3034
#define PATH1_R_STO_INT_SEL_HE_A2_M		0x20
#define PATH1_R_TX_STO_INT_PART_BP_TARGET_STOP_HE_A2		0x3034
#define PATH1_R_TX_STO_INT_PART_BP_TARGET_STOP_HE_A2_M		0x380
#define PATH1_R_STO7_NXT_SYMBOL_SEL_20M_HE_A2		0x3034
#define PATH1_R_STO7_NXT_SYMBOL_SEL_20M_HE_A2_M		0x400
#define PATH1_R_STO7_NXT_SYMBOL_SEL_40M_HE_A2		0x3034
#define PATH1_R_STO7_NXT_SYMBOL_SEL_40M_HE_A2_M		0x800
#define PATH1_R_STO7_NXT_SYMBOL_SEL_80M_HE_A2		0x3034
#define PATH1_R_STO7_NXT_SYMBOL_SEL_80M_HE_A2_M		0x1000
#define PATH1_R_DCCL_RFGC_DELAY_20_A2		0x3038
#define PATH1_R_DCCL_RFGC_DELAY_20_A2_M		0xF
#define PATH1_R_DCCL_RFGC_DELAY_40_A2		0x3038
#define PATH1_R_DCCL_RFGC_DELAY_40_A2_M		0xF0
#define PATH1_R_DCCL_RFGC_DELAY_80_A2		0x3038
#define PATH1_R_DCCL_RFGC_DELAY_80_A2_M		0xF00
#define PATH1_R_DCCL_RFGC_DELAY_160_A2		0x3038
#define PATH1_R_DCCL_RFGC_DELAY_160_A2_M		0xF000
#define PATH1_R_HW_SI_READ_ADDR_A2		0x3200
#define PATH1_R_HW_SI_READ_ADDR_A2_M		0xFF
#define PATH1_R_HW_SI_READ_EDGE_OPT_A2		0x3200
#define PATH1_R_HW_SI_READ_EDGE_OPT_A2_M		0x300
#define PATH1_R_HW_SI_ZERO_PADDING_EN_A2		0x3200
#define PATH1_R_HW_SI_ZERO_PADDING_EN_A2_M		0x8000
#define PATH1_R_HW_SI_BYPASS_ST_MASK_A2		0x3200
#define PATH1_R_HW_SI_BYPASS_ST_MASK_A2_M		0x10000
#define PATH1_R_HW_SI_DATA_E_INV_A2		0x3200
#define PATH1_R_HW_SI_DATA_E_INV_A2_M		0x20000
#define PATH1_R_HW_SI_SEL_DBG_A2		0x3200
#define PATH1_R_HW_SI_SEL_DBG_A2_M		0xC0000
#define PATH1_R_HW_SI_DBG_MODE_A2		0x3200
#define PATH1_R_HW_SI_DBG_MODE_A2_M		0x100000
#define PATH1_R_HW_SI_ZERO_PADDING_NUM_A2		0x3200
#define PATH1_R_HW_SI_ZERO_PADDING_NUM_A2_M		0x3E00000
#define PATH1_R_HW_SI_DBG_TX_TRIG_A2		0x3200
#define PATH1_R_HW_SI_DBG_TX_TRIG_A2_M		0x4000000
#define PATH1_R_HW_SI_DIS_W_RX_TRIG_A2		0x3200
#define PATH1_R_HW_SI_DIS_W_RX_TRIG_A2_M		0x10000000
#define PATH1_R_HW_SI_DIS_W_TX_TRIG_A2		0x3200
#define PATH1_R_HW_SI_DIS_W_TX_TRIG_A2_M		0x20000000
#define PATH1_R_HW_SI_DIS_R_TRIG_A2		0x3200
#define PATH1_R_HW_SI_DIS_R_TRIG_A2_M		0x40000000
#define PATH1_R_HW_SI_DBG_RX_CMD_0_A2		0x3204
#define PATH1_R_HW_SI_DBG_RX_CMD_0_A2_M		0xFFFF
#define PATH1_R_HW_SI_DBG_RX_CMD_1_A2		0x3204
#define PATH1_R_HW_SI_DBG_RX_CMD_1_A2_M		0xFFFF0000
#define PATH1_R_HW_SI_DBG_TX_CMD_0_A2		0x3208
#define PATH1_R_HW_SI_DBG_TX_CMD_0_A2_M		0xFFFF
#define PATH1_R_HW_SI_DBG_TX_CMD_1_A2		0x3208
#define PATH1_R_HW_SI_DBG_TX_CMD_1_A2_M		0xFFFF0000
#define PATH1_R_ANAPAR_ST1P5_SEL_A2		0x320C
#define PATH1_R_ANAPAR_ST1P5_SEL_A2_M		0xF
#define PATH1_R_ANAPAR_ST3P5_SEL_A2		0x320C
#define PATH1_R_ANAPAR_ST3P5_SEL_A2_M		0xF0
#define PATH1_R_RFMODE_ORI_TX_LEAVE_TSSI_A2		0x320C
#define PATH1_R_RFMODE_ORI_TX_LEAVE_TSSI_A2_M		0xF00
#define PATH1_R_RFMODE_ORI_TX_LEAVE_TSSI_ST_A2		0x320C
#define PATH1_R_RFMODE_ORI_TX_LEAVE_TSSI_ST_A2_M		0xF000
#define PATH1_R_RFMODE_ORI_TX_LEAVE_TSSI_EN_A2		0x320C
#define PATH1_R_RFMODE_ORI_TX_LEAVE_TSSI_EN_A2_M		0x10000
#define PATH1_R_ANAPAR_DIS_TSSI_DCK_ST_A2		0x320C
#define PATH1_R_ANAPAR_DIS_TSSI_DCK_ST_A2_M		0x80000000
#define PATH1_R_RFMODE_RSTB_EQ0_EN_A2		0x3210
#define PATH1_R_RFMODE_RSTB_EQ0_EN_A2_M		0x1
#define PATH1_R_PW_RSTB_EQ0_EN_A2		0x3210
#define PATH1_R_PW_RSTB_EQ0_EN_A2_M		0x2
#define PATH1_R_RSTB_EQ0_EN_A2		0x3210
#define PATH1_R_RSTB_EQ0_EN_A2_M		0x4
#define PATH1_R_RFMODE_RSTB_EQ0_A2		0x3210
#define PATH1_R_RFMODE_RSTB_EQ0_A2_M		0xF0
#define PATH1_R_PW_RSTB_EQ0_A2		0x3210
#define PATH1_R_PW_RSTB_EQ0_A2_M		0xFF00
#define PATH1_R_RSTB_EQ0_A2		0x3210
#define PATH1_R_RSTB_EQ0_A2_M		0xFFFF0000
#define PATH1_R_RFC_SI_SEL_0_A2		0x3214
#define PATH1_R_RFC_SI_SEL_0_A2_M		0x1
#define PATH1_R_RFC_SI_SEL_1_A2		0x3214
#define PATH1_R_RFC_SI_SEL_1_A2_M		0x10
#define PATH1_R_HW_SI_W_RX_TRIG_DLY_EN_A2		0x3218
#define PATH1_R_HW_SI_W_RX_TRIG_DLY_EN_A2_M		0x1
#define PATH1_R_HW_SI_W_TX_TRIG_DLY_EN_A2		0x3218
#define PATH1_R_HW_SI_W_TX_TRIG_DLY_EN_A2_M		0x2
#define PATH1_R_HW_SI_R_TRIG_DLY_EN_A2		0x3218
#define PATH1_R_HW_SI_R_TRIG_DLY_EN_A2_M		0x4
#define PATH1_R_HW_SI_W_RX_TRIG_DLY_A2		0x3218
#define PATH1_R_HW_SI_W_RX_TRIG_DLY_A2_M		0xF0
#define PATH1_R_HW_SI_W_TX_TRIG_DLY_A2		0x3218
#define PATH1_R_HW_SI_W_TX_TRIG_DLY_A2_M		0xF00
#define PATH1_R_HW_SI_R_TRIG_DLY_A2		0x3218
#define PATH1_R_HW_SI_R_TRIG_DLY_A2_M		0xF000
#define PATH1_R_ANAPAR_ST_DPD_LBK_EFEM_RFON_TX_A2		0x321C
#define PATH1_R_ANAPAR_ST_DPD_LBK_EFEM_RFON_TX_A2_M		0xF
#define PATH1_R_ANAPAR_ST_DPD_LBK_EFEM_TX_A2		0x321C
#define PATH1_R_ANAPAR_ST_DPD_LBK_EFEM_TX_A2_M		0xF0
#define PATH1_R_ANAPAR_ST_DPD_LBK_EFEM_RFON_RX_A2		0x321C
#define PATH1_R_ANAPAR_ST_DPD_LBK_EFEM_RFON_RX_A2_M		0xF00
#define PATH1_R_ANAPAR_ST_DPD_LBK_EFEM_RX_A2		0x321C
#define PATH1_R_ANAPAR_ST_DPD_LBK_EFEM_RX_A2_M		0xF000
#define PATH1_R_RFMODE_EFEM_TX_A2		0x321C
#define PATH1_R_RFMODE_EFEM_TX_A2_M		0xF0000
#define PATH1_R_RFMODE_EFEM_RX_A2		0x321C
#define PATH1_R_RFMODE_EFEM_RX_A2_M		0xF00000
#define PATH1_R_ANAPAR_POP_COND_EN_A2		0x3220
#define PATH1_R_ANAPAR_POP_COND_EN_A2_M		0x1
#define PATH1_R_ANAPAR_DBG_ST_MODE_EN_A2		0x3220
#define PATH1_R_ANAPAR_DBG_ST_MODE_EN_A2_M		0x10
#define PATH1_R_ANAPAR_DBG_ST_A2		0x3220
#define PATH1_R_ANAPAR_DBG_ST_A2_M		0xF00
#define PATH1_R_AUX_CIC_FORCE_EN_A2		0x3224
#define PATH1_R_AUX_CIC_FORCE_EN_A2_M		0x1
#define PATH1_R_ANAPAR_RST_SEL_A2		0x32A0
#define PATH1_R_ANAPAR_RST_SEL_A2_M		0xF
#define PATH1_R_ANAPAR_RST_TX_SEL_A2		0x32A0
#define PATH1_R_ANAPAR_RST_TX_SEL_A2_M		0xF0
#define PATH1_R_ANAPAR_CTSDM_131_128__A2		0x32A0
#define PATH1_R_ANAPAR_CTSDM_131_128__A2_M		0xF00
#define PATH1_R_TXCK_FORCE_VAL_A2		0x32A0
#define PATH1_R_TXCK_FORCE_VAL_A2_M		0x7000
#define PATH1_R_TXCK_FORCE_ON_A2		0x32A0
#define PATH1_R_TXCK_FORCE_ON_A2_M		0x8000
#define PATH1_R_RXCK_FORCE_VAL_A2		0x32A0
#define PATH1_R_RXCK_FORCE_VAL_A2_M		0x70000
#define PATH1_R_RXCK_FORCE_ON_A2		0x32A0
#define PATH1_R_RXCK_FORCE_ON_A2_M		0x80000
#define PATH1_R_RXCK_RFBW0_A2		0x32A0
#define PATH1_R_RXCK_RFBW0_A2_M		0x700000
#define PATH1_R_RXCK_RFBW1_A2		0x32A0
#define PATH1_R_RXCK_RFBW1_A2_M		0x3800000
#define PATH1_R_RXCK_RFBW2_A2		0x32A0
#define PATH1_R_RXCK_RFBW2_A2_M		0x1C000000
#define PATH1_R_RXCK_RFBW3_A2		0x32A0
#define PATH1_R_RXCK_RFBW3_A2_M		0xE0000000
#define PATH1_R_RXCK_RFBW4_A2		0x32A4
#define PATH1_R_RXCK_RFBW4_A2_M		0x7
#define PATH1_R_RXCK_RFBW5_A2		0x32A4
#define PATH1_R_RXCK_RFBW5_A2_M		0x38
#define PATH1_R_RXCK_RFBW6_A2		0x32A4
#define PATH1_R_RXCK_RFBW6_A2_M		0x1C0
#define PATH1_R_TXCK_RFBW0_A2		0x32A4
#define PATH1_R_TXCK_RFBW0_A2_M		0x3800
#define PATH1_R_TXCK_RFBW1_A2		0x32A4
#define PATH1_R_TXCK_RFBW1_A2_M		0x1C000
#define PATH1_R_TXCK_RFBW2_A2		0x32A4
#define PATH1_R_TXCK_RFBW2_A2_M		0xE0000
#define PATH1_R_TXCK_RFBW3_A2		0x32A4
#define PATH1_R_TXCK_RFBW3_A2_M		0x700000
#define PATH1_R_TXCK_RFBW4_A2		0x32A4
#define PATH1_R_TXCK_RFBW4_A2_M		0x3800000
#define PATH1_R_TXCK_RFBW5_A2		0x32A4
#define PATH1_R_TXCK_RFBW5_A2_M		0x1C000000
#define PATH1_R_TXCK_RFBW6_A2		0x32A4
#define PATH1_R_TXCK_RFBW6_A2_M		0xE0000000
#define PATH1_R_EN_RXCK_TX_A2		0x32A8
#define PATH1_R_EN_RXCK_TX_A2_M		0x1
#define PATH1_R_RXCK_TX_A2		0x32A8
#define PATH1_R_RXCK_TX_A2_M		0xE
#define PATH1_R_RXCK_TX_FTM_A2		0x32A8
#define PATH1_R_RXCK_TX_FTM_A2_M		0x70
#define PATH1_R_CLK_RFC_GCK_EN_A2		0x32A8
#define PATH1_R_CLK_RFC_GCK_EN_A2_M		0x80
#define PATH1_R_RF0_GEN_DBG_SEL_A2		0x32A8
#define PATH1_R_RF0_GEN_DBG_SEL_A2_M		0x300
#define PATH1_R_RFMODE_GNT_WL_DIS_TX_OPT_A2		0x32A8
#define PATH1_R_RFMODE_GNT_WL_DIS_TX_OPT_A2_M		0x800
#define PATH1_R_RFAFE_PWSAV_EN_A2		0x32A8
#define PATH1_R_RFAFE_PWSAV_EN_A2_M		0xF000
#define PATH1_R_RFMODE_ORI_RXB_OFF_A2		0x32A8
#define PATH1_R_RFMODE_ORI_RXB_OFF_A2_M		0xF0000
#define PATH1_R_RFMODE_ORI_RXB_LOWPW_A2		0x32A8
#define PATH1_R_RFMODE_ORI_RXB_LOWPW_A2_M		0xF00000
#define PATH1_R_RFMODE_FTM_RXB_OFF_A2		0x32A8
#define PATH1_R_RFMODE_FTM_RXB_OFF_A2_M		0xF000000
#define PATH1_R_RFMODE_FTM_RXB_LOWPW_A2		0x32A8
#define PATH1_R_RFMODE_FTM_RXB_LOWPW_A2_M		0xF0000000
#define PATH1_R_RSTB_3WIRE_A2		0x32AC
#define PATH1_R_RSTB_3WIRE_A2_M		0x1
#define PATH1_R_EN_NRBW_AT_TX_A2		0x32AC
#define PATH1_R_EN_NRBW_AT_TX_A2_M		0x4
#define PATH1_R_RFMODE_ORI_TX_A2		0x32AC
#define PATH1_R_RFMODE_ORI_TX_A2_M		0xF0
#define PATH1_R_RFMODE_ORI_TX_TXOFF_A2		0x32AC
#define PATH1_R_RFMODE_ORI_TX_TXOFF_A2_M		0xF00
#define PATH1_R_RFMODE_ORI_RX_OFDM_CCA_A2		0x32AC
#define PATH1_R_RFMODE_ORI_RX_OFDM_CCA_A2_M		0xF000
#define PATH1_R_RFMODE_ORI_RX_CCK_CCA_A2		0x32AC
#define PATH1_R_RFMODE_ORI_RX_CCK_CCA_A2_M		0xF0000
#define PATH1_R_RFMODE_ORI_RX_IDLE_A2		0x32AC
#define PATH1_R_RFMODE_ORI_RX_IDLE_A2_M		0xF00000
#define PATH1_R_RFMODE_FTM_TX_A2		0x32AC
#define PATH1_R_RFMODE_FTM_TX_A2_M		0xF000000
#define PATH1_R_RFMODE_FTM_TX_TXOFF_A2		0x32AC
#define PATH1_R_RFMODE_FTM_TX_TXOFF_A2_M		0xF0000000
#define PATH1_R_RFMODE_FTM_RX_OFDM_CCA_A2		0x32B0
#define PATH1_R_RFMODE_FTM_RX_OFDM_CCA_A2_M		0xF
#define PATH1_R_RFMODE_FTM_RX_CCK_CCA_A2		0x32B0
#define PATH1_R_RFMODE_FTM_RX_CCK_CCA_A2_M		0xF0
#define PATH1_R_RFMODE_FTM_RX_IDLE_A2		0x32B0
#define PATH1_R_RFMODE_FTM_RX_IDLE_A2_M		0xF00
#define PATH1_R_RXB_IDX_AT_TX_A2		0x32B0
#define PATH1_R_RXB_IDX_AT_TX_A2_M		0x1F000
#define PATH1_R_TIA_IDX_AT_TX_A2		0x32B0
#define PATH1_R_TIA_IDX_AT_TX_A2_M		0x20000
#define PATH1_R_LNA_IDX_AT_TX_A2		0x32B0
#define PATH1_R_LNA_IDX_AT_TX_A2_M		0x1C0000
#define PATH1_R_TIA_EXT_BW_AT_TX_A2		0x32B0
#define PATH1_R_TIA_EXT_BW_AT_TX_A2_M		0x200000
#define PATH1_R_SI_RADDR_A2		0x32B0
#define PATH1_R_SI_RADDR_A2_M		0x3FC00000
#define PATH1_R_RST_3WIRE_CONFLICT_CNT_A2		0x32B0
#define PATH1_R_RST_3WIRE_CONFLICT_CNT_A2_M		0x80000000
#define PATH1_R_SOFT3WIRE_DATA_A2		0x32B4
#define PATH1_R_SOFT3WIRE_DATA_A2_M		0xFFFFFFF
#define PATH1_R_TXAGC_AT_SLEEP_A2		0x32B8
#define PATH1_R_TXAGC_AT_SLEEP_A2_M		0x3F
#define PATH1_R_RXB_IDX_AT_SLEEP_A2		0x32B8
#define PATH1_R_RXB_IDX_AT_SLEEP_A2_M		0x7C0
#define PATH1_R_TIA_IDX_AT_SLEEP_A2		0x32B8
#define PATH1_R_TIA_IDX_AT_SLEEP_A2_M		0x800
#define PATH1_R_LNA_IDX_AT_SLEEP_A2		0x32B8
#define PATH1_R_LNA_IDX_AT_SLEEP_A2_M		0x7000
#define PATH1_R_TIA_EXT_BW_AT_SLEEP_A2		0x32B8
#define PATH1_R_TIA_EXT_BW_AT_SLEEP_A2_M		0x8000
#define PATH1_R_EN_NRBW_AT_SLEEP_A2		0x32B8
#define PATH1_R_EN_NRBW_AT_SLEEP_A2_M		0x10000
#define PATH1_R_RFMODE_AT_SLEEP_A2		0x32B8
#define PATH1_R_RFMODE_AT_SLEEP_A2_M		0x1E0000
#define PATH1_R_TXAGC_BYPASS_A2		0x32B8
#define PATH1_R_TXAGC_BYPASS_A2_M		0x200000
#define PATH1_R_RXB_BYPASS_A2		0x32B8
#define PATH1_R_RXB_BYPASS_A2_M		0x400000
#define PATH1_R_TIA_BYPASS_A2		0x32B8
#define PATH1_R_TIA_BYPASS_A2_M		0x800000
#define PATH1_R_LNA_BYPASS_A2		0x32B8
#define PATH1_R_LNA_BYPASS_A2_M		0x1000000
#define PATH1_R_TIA_EXT_BYPASS_A2		0x32B8
#define PATH1_R_TIA_EXT_BYPASS_A2_M		0x2000000
#define PATH1_R_EN_NRBW_BYPASS_A2		0x32B8
#define PATH1_R_EN_NRBW_BYPASS_A2_M		0x4000000
#define PATH1_R_RFREG_DIS_GATING_A2		0x32B8
#define PATH1_R_RFREG_DIS_GATING_A2_M		0x8000000
#define PATH1_R_RSTB_ANAPAR_A2		0x32B8
#define PATH1_R_RSTB_ANAPAR_A2_M		0x10000000
#define PATH1_R_ANAPAR_SEL_OPT_A2		0x32B8
#define PATH1_R_ANAPAR_SEL_OPT_A2_M		0x20000000
#define PATH1_R_ANAPAR_DBG_MODE_A2		0x32B8
#define PATH1_R_ANAPAR_DBG_MODE_A2_M		0x40000000
#define PATH1_R_ANAPAR_DIS_GATING_A2		0x32B8
#define PATH1_R_ANAPAR_DIS_GATING_A2_M		0x80000000
#define PATH1_R_ANAPAR_ST0_SEL_A2		0x32BC
#define PATH1_R_ANAPAR_ST0_SEL_A2_M		0xF
#define PATH1_R_ANAPAR_ST1_SEL_A2		0x32BC
#define PATH1_R_ANAPAR_ST1_SEL_A2_M		0xF0
#define PATH1_R_ANAPAR_ST2_SEL_A2		0x32BC
#define PATH1_R_ANAPAR_ST2_SEL_A2_M		0xF00
#define PATH1_R_ANAPAR_ST3_SEL_A2		0x32BC
#define PATH1_R_ANAPAR_ST3_SEL_A2_M		0xF000
#define PATH1_R_ANAPAR_ST4_SEL_A2		0x32BC
#define PATH1_R_ANAPAR_ST4_SEL_A2_M		0xF0000
#define PATH1_R_ANAPAR_ST5_SEL_A2		0x32BC
#define PATH1_R_ANAPAR_ST5_SEL_A2_M		0xF00000
#define PATH1_R_ANAPAR_ST6_SEL_A2		0x32BC
#define PATH1_R_ANAPAR_ST6_SEL_A2_M		0xF000000
#define PATH1_R_ANAPAR_ST7_SEL_A2		0x32BC
#define PATH1_R_ANAPAR_ST7_SEL_A2_M		0xF0000000
#define PATH1_R_ANAPAR_ST8_SEL_A2		0x32C0
#define PATH1_R_ANAPAR_ST8_SEL_A2_M		0xF
#define PATH1_R_ANAPAR_ST9_SEL_A2		0x32C0
#define PATH1_R_ANAPAR_ST9_SEL_A2_M		0xF0
#define PATH1_R_ANAPAR_ST10_SEL_A2		0x32C0
#define PATH1_R_ANAPAR_ST10_SEL_A2_M		0xF00
#define PATH1_R_ANAPAR_ST11_SEL_A2		0x32C0
#define PATH1_R_ANAPAR_ST11_SEL_A2_M		0xF000
#define PATH1_R_ANAPAR_ST12_SEL_A2		0x32C0
#define PATH1_R_ANAPAR_ST12_SEL_A2_M		0xF0000
#define PATH1_R_ANAPAR_ST13_SEL_A2		0x32C0
#define PATH1_R_ANAPAR_ST13_SEL_A2_M		0xF00000
#define PATH1_R_ANAPAR_ST14_SEL_A2		0x32C0
#define PATH1_R_ANAPAR_ST14_SEL_A2_M		0xF000000
#define PATH1_R_ANAPAR_ST15_SEL_A2		0x32C0
#define PATH1_R_ANAPAR_ST15_SEL_A2_M		0xF0000000
#define PATH1_R_ANAPAR_ST16_SEL_A2		0x32C4
#define PATH1_R_ANAPAR_ST16_SEL_A2_M		0xF
#define PATH1_R_ANAPAR_ST17_SEL_A2		0x32C4
#define PATH1_R_ANAPAR_ST17_SEL_A2_M		0xF0
#define PATH1_R_ANAPAR_ST18_SEL_A2		0x32C4
#define PATH1_R_ANAPAR_ST18_SEL_A2_M		0xF00
#define PATH1_R_ANAPAR_ST19_SEL_A2		0x32C4
#define PATH1_R_ANAPAR_ST19_SEL_A2_M		0xF000
#define PATH1_R_ANAPAR_ST20_SEL_A2		0x32C4
#define PATH1_R_ANAPAR_ST20_SEL_A2_M		0xF0000
#define PATH1_R_ANAPAR_ST21_SEL_A2		0x32C4
#define PATH1_R_ANAPAR_ST21_SEL_A2_M		0xF00000
#define PATH1_R_ANAPAR_ST22_SEL_A2		0x32C4
#define PATH1_R_ANAPAR_ST22_SEL_A2_M		0xF000000
#define PATH1_R_ANAPAR_ST23_SEL_A2		0x32C4
#define PATH1_R_ANAPAR_ST23_SEL_A2_M		0xF0000000
#define PATH1_R_ANAPAR_ST24_SEL_A2		0x32C8
#define PATH1_R_ANAPAR_ST24_SEL_A2_M		0xF
#define PATH1_R_ANAPAR_ST25_SEL_A2		0x32C8
#define PATH1_R_ANAPAR_ST25_SEL_A2_M		0xF0
#define PATH1_R_ANAPAR_ST26_SEL_A2		0x32C8
#define PATH1_R_ANAPAR_ST26_SEL_A2_M		0xF00
#define PATH1_R_ANAPAR_ST27_SEL_A2		0x32C8
#define PATH1_R_ANAPAR_ST27_SEL_A2_M		0xF000
#define PATH1_R_ANAPAR_ST28_SEL_A2		0x32C8
#define PATH1_R_ANAPAR_ST28_SEL_A2_M		0xF0000
#define PATH1_R_ANAPAR_ST29_SEL_A2		0x32C8
#define PATH1_R_ANAPAR_ST29_SEL_A2_M		0xF00000
#define PATH1_R_ANAPAR_ST30_SEL_A2		0x32C8
#define PATH1_R_ANAPAR_ST30_SEL_A2_M		0xF000000
#define PATH1_R_ANAPAR_ST31_SEL_A2		0x32C8
#define PATH1_R_ANAPAR_ST31_SEL_A2_M		0xF0000000
#define PATH1_R_ANAPAR_CTSDM_31_0__A2		0x32CC
#define PATH1_R_ANAPAR_CTSDM_31_0__A2_M		0xFFFFFFFF
#define PATH1_R_ANAPAR_CTSDM_63_32__A2		0x32D0
#define PATH1_R_ANAPAR_CTSDM_63_32__A2_M		0xFFFFFFFF
#define PATH1_R_ANAPAR_CTSDM_95_64__A2		0x32D4
#define PATH1_R_ANAPAR_CTSDM_95_64__A2_M		0xFFFFFFFF
#define PATH1_R_ANAPAR_CTSDM_127_96__A2		0x32D8
#define PATH1_R_ANAPAR_CTSDM_127_96__A2_M		0xFFFFFFFF
#define PATH1_R_ANAPAR_31_0__A2		0x32DC
#define PATH1_R_ANAPAR_31_0__A2_M		0xFFFFFFFF
#define PATH1_R_ANAPAR_63_32__A2		0x32E0
#define PATH1_R_ANAPAR_63_32__A2_M		0xFFFFFFFF
#define PATH1_R_ANAPAR_95_64__A2		0x32E4
#define PATH1_R_ANAPAR_95_64__A2_M		0xFFFFFFFF
#define PATH1_R_ANAPAR_127_96__A2		0x32E8
#define PATH1_R_ANAPAR_127_96__A2_M		0xFFFFFFFF
#define PATH1_R_ANAPAR_143_128__A2		0x32EC
#define PATH1_R_ANAPAR_143_128__A2_M		0xFFFF
#define PATH1_R_ANAPAR_LBK_15_0__A2		0x32EC
#define PATH1_R_ANAPAR_LBK_15_0__A2_M		0xFFFF0000
#define PATH1_R_ANAPAR_LBK_47_16__A2		0x32F0
#define PATH1_R_ANAPAR_LBK_47_16__A2_M		0xFFFFFFFF
#define PATH1_R_ANAPAR_LBK_79_48__A2		0x32F4
#define PATH1_R_ANAPAR_LBK_79_48__A2_M		0xFFFFFFFF
#define PATH1_R_ANAPAR_LBK_111_80__A2		0x32F8
#define PATH1_R_ANAPAR_LBK_111_80__A2_M		0xFFFFFFFF
#define PATH1_R_ANAPAR_LBK_143_112__A2		0x32FC
#define PATH1_R_ANAPAR_LBK_143_112__A2_M		0xFFFFFFFF
#define PATH1_TSSI_DBG_PORT_A2		0x3C00
#define PATH1_TSSI_DBG_PORT_A2_M		0xFFFFFFFF
#define PATH1_DCK_AUTO_AVG_DC_A2		0x3C04
#define PATH1_DCK_AUTO_AVG_DC_A2_M		0xFFF000
#define PATH1_HE_LSTF_PW_OFST_A2		0x3C04
#define PATH1_HE_LSTF_PW_OFST_A2_M		0xFF000000
#define PATH1_DCK_AUTO_MAX_DC_A2		0x3C08
#define PATH1_DCK_AUTO_MAX_DC_A2_M		0xFFF
#define PATH1_DCK_AUTO_MIN_DC_A2		0x3C08
#define PATH1_DCK_AUTO_MIN_DC_A2_M		0xFFF000
#define PATH1_TMETER_F_A2		0x3C08
#define PATH1_TMETER_F_A2_M		0xFF000000
#define PATH1_TSSI_AVG_R_A2		0x3C10
#define PATH1_TSSI_AVG_R_A2_M		0xFFF
#define PATH1_TSSI_MAX_R_A2		0x3C10
#define PATH1_TSSI_MAX_R_A2_M		0xFFF000
#define PATH1_TSSI_F_NOW_A2		0x3C10
#define PATH1_TSSI_F_NOW_A2_M		0xFF000000
#define PATH1_TSSI_MID_R_A2		0x3C14
#define PATH1_TSSI_MID_R_A2_M		0xFFF
#define PATH1_TSSI_LAST_R_A2		0x3C14
#define PATH1_TSSI_LAST_R_A2_M		0xFFF000
#define PATH1_GAIN_TX_IPA_MX_A2		0x3C14
#define PATH1_GAIN_TX_IPA_MX_A2_M		0x7000000
#define PATH1_TSSI_VAL_AVG_A2		0x3C18
#define PATH1_TSSI_VAL_AVG_A2_M		0x3FF
#define PATH1_TSSI_VAL_AVG_OUT_VLD_A2		0x3C18
#define PATH1_TSSI_VAL_AVG_OUT_VLD_A2_M		0x10000
#define PATH1_ADC_RE_A2		0x3C18
#define PATH1_ADC_RE_A2_M		0xFFF00000
#define PATH1_TSSI_VAL_D00_A2		0x3C1C
#define PATH1_TSSI_VAL_D00_A2_M		0x3FF
#define PATH1_TSSI_VAL_VLD_IDX_0_A2		0x3C1C
#define PATH1_TSSI_VAL_VLD_IDX_0_A2_M		0x8000
#define PATH1_TSSI_VAL_D01_A2		0x3C1C
#define PATH1_TSSI_VAL_D01_A2_M		0x3FF0000
#define PATH1_TSSI_VAL_VLD_IDX_1_A2		0x3C1C
#define PATH1_TSSI_VAL_VLD_IDX_1_A2_M		0x80000000
#define PATH1_TSSI_VAL_D02_A2		0x3C20
#define PATH1_TSSI_VAL_D02_A2_M		0x3FF
#define PATH1_TSSI_VAL_VLD_IDX_2_A2		0x3C20
#define PATH1_TSSI_VAL_VLD_IDX_2_A2_M		0x8000
#define PATH1_TSSI_VAL_D03_A2		0x3C20
#define PATH1_TSSI_VAL_D03_A2_M		0x3FF0000
#define PATH1_TSSI_VAL_VLD_IDX_3_A2		0x3C20
#define PATH1_TSSI_VAL_VLD_IDX_3_A2_M		0x80000000
#define PATH1_TSSI_VAL_D04_A2		0x3C24
#define PATH1_TSSI_VAL_D04_A2_M		0x3FF
#define PATH1_TSSI_VAL_VLD_IDX_4_A2		0x3C24
#define PATH1_TSSI_VAL_VLD_IDX_4_A2_M		0x8000
#define PATH1_TSSI_VAL_D05_A2		0x3C24
#define PATH1_TSSI_VAL_D05_A2_M		0x3FF0000
#define PATH1_TSSI_VAL_VLD_IDX_5_A2		0x3C24
#define PATH1_TSSI_VAL_VLD_IDX_5_A2_M		0x80000000
#define PATH1_TSSI_VAL_D06_A2		0x3C28
#define PATH1_TSSI_VAL_D06_A2_M		0x3FF
#define PATH1_TSSI_VAL_VLD_IDX_6_A2		0x3C28
#define PATH1_TSSI_VAL_VLD_IDX_6_A2_M		0x8000
#define PATH1_TSSI_VAL_D07_A2		0x3C28
#define PATH1_TSSI_VAL_D07_A2_M		0x3FF0000
#define PATH1_TSSI_VAL_VLD_IDX_7_A2		0x3C28
#define PATH1_TSSI_VAL_VLD_IDX_7_A2_M		0x80000000
#define PATH1_TSSI_VAL_D08_A2		0x3C2C
#define PATH1_TSSI_VAL_D08_A2_M		0x3FF
#define PATH1_TSSI_VAL_VLD_IDX_8_A2		0x3C2C
#define PATH1_TSSI_VAL_VLD_IDX_8_A2_M		0x8000
#define PATH1_TSSI_VAL_D09_A2		0x3C2C
#define PATH1_TSSI_VAL_D09_A2_M		0x3FF0000
#define PATH1_TSSI_VAL_VLD_IDX_9_A2		0x3C2C
#define PATH1_TSSI_VAL_VLD_IDX_9_A2_M		0x80000000
#define PATH1_TSSI_VAL_D10_A2		0x3C30
#define PATH1_TSSI_VAL_D10_A2_M		0x3FF
#define PATH1_TSSI_VAL_VLD_IDX_10_A2		0x3C30
#define PATH1_TSSI_VAL_VLD_IDX_10_A2_M		0x8000
#define PATH1_TSSI_VAL_D11_A2		0x3C30
#define PATH1_TSSI_VAL_D11_A2_M		0x3FF0000
#define PATH1_TSSI_VAL_VLD_IDX_11_A2		0x3C30
#define PATH1_TSSI_VAL_VLD_IDX_11_A2_M		0x80000000
#define PATH1_TSSI_VAL_D12_A2		0x3C34
#define PATH1_TSSI_VAL_D12_A2_M		0x3FF
#define PATH1_TSSI_VAL_VLD_IDX_12_A2		0x3C34
#define PATH1_TSSI_VAL_VLD_IDX_12_A2_M		0x8000
#define PATH1_TSSI_VAL_D13_A2		0x3C34
#define PATH1_TSSI_VAL_D13_A2_M		0x3FF0000
#define PATH1_TSSI_VAL_VLD_IDX_13_A2		0x3C34
#define PATH1_TSSI_VAL_VLD_IDX_13_A2_M		0x80000000
#define PATH1_TSSI_VAL_D14_A2		0x3C38
#define PATH1_TSSI_VAL_D14_A2_M		0x3FF
#define PATH1_TSSI_VAL_VLD_IDX_14_A2		0x3C38
#define PATH1_TSSI_VAL_VLD_IDX_14_A2_M		0x8000
#define PATH1_TSSI_VAL_D15_A2		0x3C38
#define PATH1_TSSI_VAL_D15_A2_M		0x3FF0000
#define PATH1_TSSI_VAL_VLD_IDX_15_A2		0x3C38
#define PATH1_TSSI_VAL_VLD_IDX_15_A2_M		0x80000000
#define PATH1_TSSI_OSCILLATION_CNT_A2		0x3C3C
#define PATH1_TSSI_OSCILLATION_CNT_A2_M		0xFFFF
#define PATH1_TSSI_VAL_VLD_IDX_A2		0x3C3C
#define PATH1_TSSI_VAL_VLD_IDX_A2_M		0xFFFF0000
#define PATH1_PRE_TXAGC_OFST_A2		0x3C40
#define PATH1_PRE_TXAGC_OFST_A2_M		0xFF00
#define PATH1_DELTA_TSSI_PW_A2		0x3C40
#define PATH1_DELTA_TSSI_PW_A2_M		0xFF0000
#define PATH1SWING_MIN_A2		0x3C40
#define PATH1SWING_MIN_A2_M		0xF000000
#define PATH1SWING_MAX_A2		0x3C40
#define PATH1SWING_MAX_A2_M		0xF0000000
#define PATH1_TSSI_C_RAW0_A2		0x3C44
#define PATH1_TSSI_C_RAW0_A2_M		0x1FF000
#define PATH1_TSSI_F_A2		0x3C48
#define PATH1_TSSI_F_A2_M		0xFF
#define PATH1_TSSI_G_A2		0x3C48
#define PATH1_TSSI_G_A2_M		0x3FF00
#define PATH1_TSSI_S_A2		0x3C48
#define PATH1_TSSI_S_A2_M		0x1FF00000
#define PATH1_AVG_R_SQUARE_A2		0x3C4C
#define PATH1_AVG_R_SQUARE_A2_M		0xFFFFFF
#define PATH1_TSSI_F_RDY_A2		0x3C4C
#define PATH1_TSSI_F_RDY_A2_M		0x20000000
#define PATH1_TSSI_G_RDY_A2		0x3C4C
#define PATH1_TSSI_G_RDY_A2_M		0x40000000
#define PATH1_TSSI_C_RDY_A2		0x3C4C
#define PATH1_TSSI_C_RDY_A2_M		0x80000000
#define PATH1_IN_R_SQUARE_MAX_A2		0x3C50
#define PATH1_IN_R_SQUARE_MAX_A2_M		0xFFFFFF
#define PATH1_SPEC_IDX_A2		0x3C50
#define PATH1_SPEC_IDX_A2_M		0x7000000
#define PATH1_IN_R_SQUARE_MIN_A2		0x3C54
#define PATH1_IN_R_SQUARE_MIN_A2_M		0xFFFFFF
#define PATH1_AVG_R_RMS_A2		0x3C58
#define PATH1_AVG_R_RMS_A2_M		0xFFF
#define PATH1_AVG_R_RMS_RDY_A2		0x3C58
#define PATH1_AVG_R_RMS_RDY_A2_M		0x80000000
#define PATH1_DAC_GAIN_COMP_TBL_IDX_A2		0x3C5C
#define PATH1_DAC_GAIN_COMP_TBL_IDX_A2_M		0xFF
#define PATH1_DAC_GAIN_COMP_DBG_A2		0x3C5C
#define PATH1_DAC_GAIN_COMP_DBG_A2_M		0xFFFFF00
#define PATH1_TXAGC_RF_A2		0x3C60
#define PATH1_TXAGC_RF_A2_M		0x3F
#define PATH1_TSSI_OFST_A2		0x3C60
#define PATH1_TSSI_OFST_A2_M		0x1F00
#define PATH1_TXAGC_A2		0x3C60
#define PATH1_TXAGC_A2_M		0xFF0000
#define PATH1_TXAGC_ORIG_A2		0x3C64
#define PATH1_TXAGC_ORIG_A2_M		0x1FF
#define PATH1_TXAGC_ORIG_RAW_A2		0x3C64
#define PATH1_TXAGC_ORIG_RAW_A2_M		0x1FF000
#define PATH1_TXAGC_OFST_SEL_NONRFC_RPT_A2		0x3C64
#define PATH1_TXAGC_OFST_SEL_NONRFC_RPT_A2_M		0xFF000000
#define PATH1_TXAGC_TO_TSSI_CW_RPT_A2		0x3C68
#define PATH1_TXAGC_TO_TSSI_CW_RPT_A2_M		0xFFFFFFFF
#define PATH1_TSSI_C_RAW1_A2		0x3C6C
#define PATH1_TSSI_C_RAW1_A2_M		0x1FF
#define PATH1_DAC_GAIN_COMP_MX_A2		0x3C70
#define PATH1_DAC_GAIN_COMP_MX_A2_M		0xFF0000
#define PATH1_TSSI_CW_COMP_MX_A2		0x3C70
#define PATH1_TSSI_CW_COMP_MX_A2_M		0xFF000000
#define PATH1_TXAGC_OFDM_REF_CW_REVISED_POS_O_A2		0x3C74
#define PATH1_TXAGC_OFDM_REF_CW_REVISED_POS_O_A2_M		0x1FF
#define PATH1_TXAGC_CCK_REF_CW_REVISED_POS_O_A2		0x3C74
#define PATH1_TXAGC_CCK_REF_CW_REVISED_POS_O_A2_M		0x1FF000
#define PATH1_TXAGC_OFDM_REF_CW_REVISED_POS_O_WIERD_FLAG_A2		0x3C74
#define PATH1_TXAGC_OFDM_REF_CW_REVISED_POS_O_WIERD_FLAG_A2_M		0x1000000
#define PATH1_TXAGC_CCK_REF_CW_REVISED_POS_O_WIERD_FLAG_A2		0x3C74
#define PATH1_TXAGC_CCK_REF_CW_REVISED_POS_O_WIERD_FLAG_A2_M		0x2000000
#define PATH1_RFC_PREAMLE_PW_TYPE_A2		0x3C74
#define PATH1_RFC_PREAMLE_PW_TYPE_A2_M		0x70000000
#define PATH1_TXPW_A2		0x3C78
#define PATH1_TXPW_A2_M		0x1FF
#define PATH1_TXAGCSWING_A2		0x3C78
#define PATH1_TXAGCSWING_A2_M		0x1E00
#define PATH1_HE_ER_SU_EN_A2		0x3C78
#define PATH1_HE_ER_SU_EN_A2_M		0x2000
#define PATH1_HE_TB_EN_A2		0x3C78
#define PATH1_HE_TB_EN_A2_M		0x4000
#define PATH1_CCK_PPDU_A2		0x3C78
#define PATH1_CCK_PPDU_A2_M		0x8000
#define PATH1_TXINFO_CH_WITH_DATA_A2		0x3C78
#define PATH1_TXINFO_CH_WITH_DATA_A2_M		0xFF0000
#define PATH1_TXSC_A2		0x3C78
#define PATH1_TXSC_A2_M		0xF000000
#define PATH1_RF_BW_IDX_A2		0x3C78
#define PATH1_RF_BW_IDX_A2_M		0x30000000
#define PATH1_ISOFDM_PREAMBLE_A2		0x3C78
#define PATH1_ISOFDM_PREAMBLE_A2_M		0x40000000
#define PATH1_ISCCK_PREAMBLE_A2		0x3C78
#define PATH1_ISCCK_PREAMBLE_A2_M		0x80000000
#define PATH1_TXAGC_OFST_MX_A2		0x3C7C
#define PATH1_TXAGC_OFST_MX_A2_M		0xFF
#define PATH1_TXAGC_OFST_A2		0x3C7C
#define PATH1_TXAGC_OFST_A2_M		0xFF00
#define PATH1_TXAGC_OFST_VARIATION_POS_FLAG_A2		0x3C7C
#define PATH1_TXAGC_OFST_VARIATION_POS_FLAG_A2_M		0x10000
#define PATH1_TXAGC_OFST_VARIATION_NEG_FLAG_A2		0x3C7C
#define PATH1_TXAGC_OFST_VARIATION_NEG_FLAG_A2_M		0x20000
#define PATH1_BYPASS_TSSI_BY_C_A2		0x3C7C
#define PATH1_BYPASS_TSSI_BY_C_A2_M		0x40000
#define PATH1_ADC_VARIATION_A2		0x3C7C
#define PATH1_ADC_VARIATION_A2_M		0xFFF00000
#define PATH1_DBG_IQK_PATH_A2		0x3C80
#define PATH1_DBG_IQK_PATH_A2_M		0xFFFFFFFF
#define PATH1_FTM_RFLBK_BYPASS_A2		0x3C84
#define PATH1_FTM_RFLBK_BYPASS_A2_M		0x1
#define PATH1_FTM_LBK_BYPASS_A2		0x3C84
#define PATH1_FTM_LBK_BYPASS_A2_M		0x2
#define PATH1_FTM_A2A_AFELBK_BYPASS_A2		0x3C84
#define PATH1_FTM_A2A_AFELBK_BYPASS_A2_M		0x4
#define PATH1_GNT_BT_TX_BYPASS_A2		0x3C84
#define PATH1_GNT_BT_TX_BYPASS_A2_M		0x8
#define PATH1_GNT_BT_BYPASS_A2		0x3C84
#define PATH1_GNT_BT_BYPASS_A2_M		0x10
#define PATH1_GNT_WL_BYPASS_A2		0x3C84
#define PATH1_GNT_WL_BYPASS_A2_M		0x20
#define PATH1_LTE_RX_BYPASS_A2		0x3C84
#define PATH1_LTE_RX_BYPASS_A2_M		0x40
#define PATH1_TSSI_BYPASS_TXPW_MIN_A2		0x3C84
#define PATH1_TSSI_BYPASS_TXPW_MIN_A2_M		0x80
#define PATH1_TSSI_BYPASS_TXPW_MAX_A2		0x3C84
#define PATH1_TSSI_BYPASS_TXPW_MAX_A2_M		0x100
#define PATH1_BYPASS_TSSI_BY_RATE_CCK_A2		0x3C84
#define PATH1_BYPASS_TSSI_BY_RATE_CCK_A2_M		0x200
#define PATH1_BYPASS_TSSI_BY_RATE_LEGACY_A2		0x3C84
#define PATH1_BYPASS_TSSI_BY_RATE_LEGACY_A2_M		0x400
#define PATH1_BYPASS_TSSI_BY_RATE_HT_A2		0x3C84
#define PATH1_BYPASS_TSSI_BY_RATE_HT_A2_M		0x800
#define PATH1_BYPASS_TSSI_BY_RATE_VHT_A2		0x3C84
#define PATH1_BYPASS_TSSI_BY_RATE_VHT_A2_M		0x1000
#define PATH1_BYPASS_TSSI_BY_RATE_HE_SU_A2		0x3C84
#define PATH1_BYPASS_TSSI_BY_RATE_HE_SU_A2_M		0x2000
#define PATH1_BYPASS_TSSI_BY_RATE_HE_ER_SU_A2		0x3C84
#define PATH1_BYPASS_TSSI_BY_RATE_HE_ER_SU_A2_M		0x4000
#define PATH1_BYPASS_TSSI_BY_RATE_HE_TB_EN_A2		0x3C84
#define PATH1_BYPASS_TSSI_BY_RATE_HE_TB_EN_A2_M		0x8000
#define PATH1_BYPASS_TSSI_BY_RATE_VHT_MU_A2		0x3C84
#define PATH1_BYPASS_TSSI_BY_RATE_VHT_MU_A2_M		0x10000
#define PATH1_BYPASS_TSSI_BY_RATE_HE_MU_A2		0x3C84
#define PATH1_BYPASS_TSSI_BY_RATE_HE_MU_A2_M		0x20000
#define PATH1_BYPASS_TSSI_BY_RATE_HE_RU_A2		0x3C84
#define PATH1_BYPASS_TSSI_BY_RATE_HE_RU_A2_M		0x40000
#define PATH1_BYPASS_TSSI_BY_TXBF_A2		0x3C84
#define PATH1_BYPASS_TSSI_BY_TXBF_A2_M		0x80000
#define PATH1_CCK_CCA_AND_R_RX_CFIR_TAP_DEC_AT_CCK_A2		0x3C84
#define PATH1_CCK_CCA_AND_R_RX_CFIR_TAP_DEC_AT_CCK_A2_M		0x100000
#define PATH1_VHT_AND_R_RX_CFIR_TAP_DEC_AT_VHT_A2		0x3C84
#define PATH1_VHT_AND_R_RX_CFIR_TAP_DEC_AT_VHT_A2_M		0x200000
#define PATH1_HE_AND_R_RX_CFIR_TAP_DEC_AT_HE_A2		0x3C84
#define PATH1_HE_AND_R_RX_CFIR_TAP_DEC_AT_HE_A2_M		0x400000
#define PATH1_HT_AND_R_RX_CFIR_TAP_DEC_AT_HT_A2		0x3C84
#define PATH1_HT_AND_R_RX_CFIR_TAP_DEC_AT_HT_A2_M		0x800000
#define PATH1_BYPASS_TSSI_BY_RST_DAC_FIFO_SEL_A2		0x3C84
#define PATH1_BYPASS_TSSI_BY_RST_DAC_FIFO_SEL_A2_M		0x40000000
#define PATH1_BYPASS_TSSI_A2		0x3C84
#define PATH1_BYPASS_TSSI_A2_M		0x80000000
#define PATH1_WLS_WL_GAIN_TX_GAPK_BUF_A2		0x3C88
#define PATH1_WLS_WL_GAIN_TX_GAPK_BUF_A2_M		0xF
#define PATH1_DIGI_AGC_A2		0x3C88
#define PATH1_DIGI_AGC_A2_M		0x3FF0
#define PATH1_WLS_WL_GAIN_TX_GAPK_BUF_MX_A2		0x3C88
#define PATH1_WLS_WL_GAIN_TX_GAPK_BUF_MX_A2_M		0xF0000
#define PATH1_WLS_WL_GAIN_TX_PAD_BUF_MX_A2		0x3C88
#define PATH1_WLS_WL_GAIN_TX_PAD_BUF_MX_A2_M		0x1F00000
#define PATH1_WLS_WL_GAIN_TX_BUF_MX_A2		0x3C88
#define PATH1_WLS_WL_GAIN_TX_BUF_MX_A2_M		0x3E000000
#define PATH1_RX_CFIR_TAP_DEC_A2		0x3C88
#define PATH1_RX_CFIR_TAP_DEC_A2_M		0x40000000
#define PATH1_CLK_HIGH_RATE_MX_A2		0x3C88
#define PATH1_CLK_HIGH_RATE_MX_A2_M		0x80000000
#define PATH1_CFIR_OUT_IM_DBG_A2		0x3C8C
#define PATH1_CFIR_OUT_IM_DBG_A2_M		0xFFF
#define PATH1_CFIR_OUT_RE_DBG_A2		0x3C8C
#define PATH1_CFIR_OUT_RE_DBG_A2_M		0xFFF000
#define PATH1_EN_RX_CFIR_A2		0x3C8C
#define PATH1_EN_RX_CFIR_A2_M		0x1000000
#define PATH1_CLK_HIGH_RATE_A2		0x3C8C
#define PATH1_CLK_HIGH_RATE_A2_M		0x2000000
#define PATH1_EN_TX_CFIR_A2		0x3C8C
#define PATH1_EN_TX_CFIR_A2_M		0x4000000
#define PATH1_TX_CCK_IND_A2		0x3C8C
#define PATH1_TX_CCK_IND_A2_M		0x8000000
#define PATH1_CFIR_IN_IM_DBG_A2		0x3C90
#define PATH1_CFIR_IN_IM_DBG_A2_M		0xFFF
#define PATH1_CFIR_IN_RE_DBG_A2		0x3C90
#define PATH1_CFIR_IN_RE_DBG_A2_M		0xFFF000
#define PATH1_CCK_CCA_A2		0x3C90
#define PATH1_CCK_CCA_A2_M		0x80000000
#define PATH1_RX_A2		0x3C94
#define PATH1_RX_A2_M		0x1F
#define PATH1_LNA_SETTING_A2		0x3C94
#define PATH1_LNA_SETTING_A2_M		0x700
#define PATH1_TIA_A2		0x3C94
#define PATH1_TIA_A2_M		0x1000
#define PATH1_DB2FLT_O_A2		0x3C94
#define PATH1_DB2FLT_O_A2_M		0x7FF8000
#define PATH1_LSTF_SUM_LINEAR_PW_A2		0x3C98
#define PATH1_LSTF_SUM_LINEAR_PW_A2_M		0xFFFFFFFF
#define PATH1_LSTF_MAX_LINEAR_PW_A2		0x3C9C
#define PATH1_LSTF_MAX_LINEAR_PW_A2_M		0x7FFFFF
#define PATH1_TSSI_C_A2		0x3CA0
#define PATH1_TSSI_C_A2_M		0x1FF
#define PATH1_TSSI_C_SRC_A2		0x3CA0
#define PATH1_TSSI_C_SRC_A2_M		0x3FF000
#define PATH1_TXAGC_TP_A2		0x3CA0
#define PATH1_TXAGC_TP_A2_M		0xFF000000
#define PATH1_LOG_VAL_O_A2		0x3CA4
#define PATH1_LOG_VAL_O_A2_M		0xFFFFF
#define PATH1_TXAGC_OFST_ADJ_A2		0x3CA4
#define PATH1_TXAGC_OFST_ADJ_A2_M		0xFF000000
#define PATH1_TX_GAIN_FOR_DPD_DB2FLOAT_A2		0x3CA8
#define PATH1_TX_GAIN_FOR_DPD_DB2FLOAT_A2_M		0xFF
#define PATH1_TX_GAIN_FOR_DPD_DBAGC_COMB_A2		0x3CA8
#define PATH1_TX_GAIN_FOR_DPD_DBAGC_COMB_A2_M		0xFF00
#define PATH1_TMETER_TX_A2		0x3CAC
#define PATH1_TMETER_TX_A2_M		0x3F
#define PATH1_TMETER_CCA_POS_A2		0x3CAC
#define PATH1_TMETER_CCA_POS_A2_M		0x3F00
#define PATH1_TMETER_CCA_NEG_A2		0x3CAC
#define PATH1_TMETER_CCA_NEG_A2_M		0x3F0000
#define PATH1_AFE_ANAPAR_PW_O_A2		0x3CB0
#define PATH1_AFE_ANAPAR_PW_O_A2_M		0xFF
#define PATH1_AFE_ANAPAR_CTRL_O_A2		0x3CB0
#define PATH1_AFE_ANAPAR_CTRL_O_A2_M		0xFFFF00
#define PATH1_MUX_ST_PATH_A2		0x3CB0
#define PATH1_MUX_ST_PATH_A2_M		0xF000000
#define PATH1_TSSI_J_CCK_A2		0x3CB4
#define PATH1_TSSI_J_CCK_A2_M		0x3FF
#define PATH1_TSSI_J_OFDM_A2		0x3CB4
#define PATH1_TSSI_J_OFDM_A2_M		0xFFC00
#define PATH1_TSSI_CURVE_A2		0x3CB4
#define PATH1_TSSI_CURVE_A2_M		0x70000000
#define PATH1_R_TXAGC_OFDM_REF_CW_CMB_A2		0x3CB8
#define PATH1_R_TXAGC_OFDM_REF_CW_CMB_A2_M		0x1FF
#define PATH1_R_TXAGC_CCK_REF_CW_CMB_A2		0x3CB8
#define PATH1_R_TXAGC_CCK_REF_CW_CMB_A2_M		0x1FF000
#define PATH1_AFE_ANAPAR_CTSDM_OUT_I_A2		0x3E00
#define PATH1_AFE_ANAPAR_CTSDM_OUT_I_A2_M		0xFFFFF
#define PATH1_RO_SI_R_DATA_P_A2		0x3E04
#define PATH1_RO_SI_R_DATA_P_A2_M		0xFFFFF
#define PATH1_NLGC_STEP_CNT_AT_AGC_RDY_A2		0x3E08
#define PATH1_NLGC_STEP_CNT_AT_AGC_RDY_A2_M		0x7
#define PATH1_POST_PD_STEP_CNT_AT_AGC_RDY_A2		0x3E08
#define PATH1_POST_PD_STEP_CNT_AT_AGC_RDY_A2_M		0x38
#define PATH1_LINEAR_STEP_CNT_AT_AGC_RDY_A2		0x3E08
#define PATH1_LINEAR_STEP_CNT_AT_AGC_RDY_A2_M		0x1C0
#define PATH1_PRE_PD_STEP_CNT_AT_AGC_RDY_A2		0x3E08
#define PATH1_PRE_PD_STEP_CNT_AT_AGC_RDY_A2_M		0xE00
#define PATH1_TIA_SAT_DET_AT_AGC_RDY_A2		0x3E08
#define PATH1_TIA_SAT_DET_AT_AGC_RDY_A2_M		0x1000
#define PATH1_LNA_SAT_DET_AT_AGC_RDY_A2		0x3E08
#define PATH1_LNA_SAT_DET_AT_AGC_RDY_A2_M		0x2000
#define PATH1_NRBW_AT_AGC_RDY_A2		0x3E08
#define PATH1_NRBW_AT_AGC_RDY_A2_M		0x4000
#define PATH1_TIA_SHRINK_AT_AGC_RDY_A2		0x3E08
#define PATH1_TIA_SHRINK_AT_AGC_RDY_A2_M		0x8000
#define PATH1_P_DIFF_AT_AGC_RDY_A2		0x3E08
#define PATH1_P_DIFF_AT_AGC_RDY_A2_M		0xFF0000
#define PATH1_ELNA_IDX_AT_AGC_RDY_A2		0x3E0C
#define PATH1_ELNA_IDX_AT_AGC_RDY_A2_M		0x1
#define PATH1_ELNA_IDX_AT_PRE_PD_AGC_RDY_A2		0x3E0C
#define PATH1_ELNA_IDX_AT_PRE_PD_AGC_RDY_A2_M		0x2
#define PATH1_TIA_SAT_DET_AT_PRE_PD_AGC_RDY_A2		0x3E0C
#define PATH1_TIA_SAT_DET_AT_PRE_PD_AGC_RDY_A2_M		0x4
#define PATH1_LNA_SAT_DET_AT_PRE_PD_AGC_RDY_A2		0x3E0C
#define PATH1_LNA_SAT_DET_AT_PRE_PD_AGC_RDY_A2_M		0x8
#define PATH1_NRBW_AT_PRE_PD_AGC_RDY_A2		0x3E0C
#define PATH1_NRBW_AT_PRE_PD_AGC_RDY_A2_M		0x10
#define PATH1_TIA_SHRINK_AT_PRE_PD_AGC_RDY_A2		0x3E0C
#define PATH1_TIA_SHRINK_AT_PRE_PD_AGC_RDY_A2_M		0x20
#define PATH1_P_DIFF_AT_PRE_PD_AGC_RDY_A2		0x3E0C
#define PATH1_P_DIFF_AT_PRE_PD_AGC_RDY_A2_M		0x7FC0
#define PATH1_G_NLGC_DAGC_AT_PRE_PD_AGC_RDY_A2		0x3E0C
#define PATH1_G_NLGC_DAGC_AT_PRE_PD_AGC_RDY_A2_M		0x7F8000
#define PATH1_RXIDX_AT_PRE_PD_AGC_RDY_A2		0x3E0C
#define PATH1_RXIDX_AT_PRE_PD_AGC_RDY_A2_M		0xF800000
#define PATH1_TIA_IDX_AT_PRE_PD_AGC_RDY_A2		0x3E0C
#define PATH1_TIA_IDX_AT_PRE_PD_AGC_RDY_A2_M		0x10000000
#define PATH1_LNA_IDX_AT_PRE_PD_AGC_RDY_A2		0x3E0C
#define PATH1_LNA_IDX_AT_PRE_PD_AGC_RDY_A2_M		0xE0000000
#define PATH1_ELNA_IDX_AT_PD_HIT_A2		0x3E10
#define PATH1_ELNA_IDX_AT_PD_HIT_A2_M		0x2
#define PATH1_TIA_SAT_DET_AT_PD_HIT_A2		0x3E10
#define PATH1_TIA_SAT_DET_AT_PD_HIT_A2_M		0x4
#define PATH1_LNA_SAT_DET_AT_PD_HIT_A2		0x3E10
#define PATH1_LNA_SAT_DET_AT_PD_HIT_A2_M		0x8
#define PATH1_NRBW_AT_PD_HIT_A2		0x3E10
#define PATH1_NRBW_AT_PD_HIT_A2_M		0x10
#define PATH1_TIA_SHRINK_AT_PD_HIT_A2		0x3E10
#define PATH1_TIA_SHRINK_AT_PD_HIT_A2_M		0x20
#define PATH1_P_DIFF_AT_PD_HIT_A2		0x3E10
#define PATH1_P_DIFF_AT_PD_HIT_A2_M		0x7FC0
#define PATH1_G_NLGC_DAGC_AT_PD_HIT_A2		0x3E10
#define PATH1_G_NLGC_DAGC_AT_PD_HIT_A2_M		0x7F8000
#define PATH1_RXIDX_AT_PD_HIT_A2		0x3E10
#define PATH1_RXIDX_AT_PD_HIT_A2_M		0xF800000
#define PATH1_TIA_IDX_AT_PD_HIT_A2		0x3E10
#define PATH1_TIA_IDX_AT_PD_HIT_A2_M		0x10000000
#define PATH1_LNA_IDX_AT_PD_HIT_A2		0x3E10
#define PATH1_LNA_IDX_AT_PD_HIT_A2_M		0xE0000000
#define PATH1_ELNA_IDX_AT_POST_PD_AGC_RDY_A2		0x3E14
#define PATH1_ELNA_IDX_AT_POST_PD_AGC_RDY_A2_M		0x2
#define PATH1_TIA_SAT_DET_AT_POST_PD_AGC_RDY_A2		0x3E14
#define PATH1_TIA_SAT_DET_AT_POST_PD_AGC_RDY_A2_M		0x4
#define PATH1_LNA_SAT_DET_AT_POST_PD_AGC_RDY_A2		0x3E14
#define PATH1_LNA_SAT_DET_AT_POST_PD_AGC_RDY_A2_M		0x8
#define PATH1_NRBW_AT_POST_PD_AGC_RDY_A2		0x3E14
#define PATH1_NRBW_AT_POST_PD_AGC_RDY_A2_M		0x10
#define PATH1_TIA_SHRINK_AT_POST_PD_AGC_RDY_A2		0x3E14
#define PATH1_TIA_SHRINK_AT_POST_PD_AGC_RDY_A2_M		0x20
#define PATH1_P_DIFF_AT_POST_PD_AGC_RDY_A2		0x3E14
#define PATH1_P_DIFF_AT_POST_PD_AGC_RDY_A2_M		0x7FC0
#define PATH1_G_NLGC_DAGC_AT_POST_PD_AGC_RDY_A2		0x3E14
#define PATH1_G_NLGC_DAGC_AT_POST_PD_AGC_RDY_A2_M		0x7F8000
#define PATH1_RXIDX_AT_POST_PD_AGC_RDY_A2		0x3E14
#define PATH1_RXIDX_AT_POST_PD_AGC_RDY_A2_M		0xF800000
#define PATH1_TIA_IDX_AT_POST_PD_AGC_RDY_A2		0x3E14
#define PATH1_TIA_IDX_AT_POST_PD_AGC_RDY_A2_M		0x10000000
#define PATH1_LNA_IDX_AT_POST_PD_AGC_RDY_A2		0x3E14
#define PATH1_LNA_IDX_AT_POST_PD_AGC_RDY_A2_M		0xE0000000
#define PATH1_ELNA_IDX_AT_NLGC_AGC_RDY_A2		0x3E18
#define PATH1_ELNA_IDX_AT_NLGC_AGC_RDY_A2_M		0x2
#define PATH1_TIA_SAT_DET_AT_NLGC_AGC_RDY_A2		0x3E18
#define PATH1_TIA_SAT_DET_AT_NLGC_AGC_RDY_A2_M		0x4
#define PATH1_LNA_SAT_DET_AT_NLGC_AGC_RDY_A2		0x3E18
#define PATH1_LNA_SAT_DET_AT_NLGC_AGC_RDY_A2_M		0x8
#define PATH1_NRBW_AT_NLGC_AGC_RDY_A2		0x3E18
#define PATH1_NRBW_AT_NLGC_AGC_RDY_A2_M		0x10
#define PATH1_TIA_SHRINK_AT_NLGC_AGC_RDY_A2		0x3E18
#define PATH1_TIA_SHRINK_AT_NLGC_AGC_RDY_A2_M		0x20
#define PATH1_P_DIFF_AT_NLGC_AGC_RDY_A2		0x3E18
#define PATH1_P_DIFF_AT_NLGC_AGC_RDY_A2_M		0x7FC0
#define PATH1_G_NLGC_DAGC_AT_NLGC_AGC_RDY_A2		0x3E18
#define PATH1_G_NLGC_DAGC_AT_NLGC_AGC_RDY_A2_M		0x7F8000
#define PATH1_RXIDX_AT_NLGC_AGC_RDY_A2		0x3E18
#define PATH1_RXIDX_AT_NLGC_AGC_RDY_A2_M		0xF800000
#define PATH1_TIA_IDX_AT_NLGC_AGC_RDY_A2		0x3E18
#define PATH1_TIA_IDX_AT_NLGC_AGC_RDY_A2_M		0x10000000
#define PATH1_LNA_IDX_AT_NLGC_AGC_RDY_A2		0x3E18
#define PATH1_LNA_IDX_AT_NLGC_AGC_RDY_A2_M		0xE0000000
#define PATH1_RSSI_AT_AGC_RDY_A2		0x3E1C
#define PATH1_RSSI_AT_AGC_RDY_A2_M		0x3FF
#define PATH1_G_TOTAL_AT_AGC_RDY_A2		0x3E1C
#define PATH1_G_TOTAL_AT_AGC_RDY_A2_M		0x7FC00
#define PATH1_P_DFIR_DBM_AT_AGC_RDY_A2		0x3E1C
#define PATH1_P_DFIR_DBM_AT_AGC_RDY_A2_M		0xFF80000
#define PATH1_TIA_IDX_AT_AGC_RDY_A2		0x3E1C
#define PATH1_TIA_IDX_AT_AGC_RDY_A2_M		0x10000000
#define PATH1_LNA_IDX_AT_AGC_RDY_A2		0x3E1C
#define PATH1_LNA_IDX_AT_AGC_RDY_A2_M		0xE0000000
#define PATH1_RSSI_ALWAYS_RUN_A2		0x3E20
#define PATH1_RSSI_ALWAYS_RUN_A2_M		0x3FF
#define PATH1_TIA_SAT_DET_A2		0x3E20
#define PATH1_TIA_SAT_DET_A2_M		0x400
#define PATH1_LNA_SAT_DET_A2		0x3E20
#define PATH1_LNA_SAT_DET_A2_M		0x800
#define PATH1_NRBW_A2		0x3E20
#define PATH1_NRBW_A2_M		0x1000
#define PATH1_TIA_SHRINK_A2		0x3E20
#define PATH1_TIA_SHRINK_A2_M		0x2000
#define PATH1_G_LGC_DAGC_A2		0x3E20
#define PATH1_G_LGC_DAGC_A2_M		0x3FC000
#define PATH1_G_TOTAL_A2		0x3E20
#define PATH1_G_TOTAL_A2_M		0xFFC00000
#define PATH1_HW_SI_READ_DATA_A2		0x3E24
#define PATH1_HW_SI_READ_DATA_A2_M		0xFFFFF
#define PATH1_TD_RW_TXOV_RPT_PATH_OV_TX_ALL_A2		0x3E28
#define PATH1_TD_RW_TXOV_RPT_PATH_OV_TX_ALL_A2_M		0x1
#define PATH1_TD_RW_TXOV_RPT_PATH_OV_TX_L_STF_A2		0x3E28
#define PATH1_TD_RW_TXOV_RPT_PATH_OV_TX_L_STF_A2_M		0x2
#define PATH1_TD_RW_TXOV_RPT_PATH_OV_TX_FFT_A2		0x3E28
#define PATH1_TD_RW_TXOV_RPT_PATH_OV_TX_FFT_A2_M		0x4
#define PATH1_TD_RW_TXOV_RPT_PATH_OV_TX_PW_NORM_A2		0x3E28
#define PATH1_TD_RW_TXOV_RPT_PATH_OV_TX_PW_NORM_A2_M		0x8
#define PATH1_TD_RW_TXOV_RPT_PATH_OV_TX_WIN_A2		0x3E28
#define PATH1_TD_RW_TXOV_RPT_PATH_OV_TX_WIN_A2_M		0x10
#define PATH1_TD_RW_TXOV_RPT_PATH_OV_TX_GAIN_A2		0x3E28
#define PATH1_TD_RW_TXOV_RPT_PATH_OV_TX_GAIN_A2_M		0x20
#define PATH1_TD_RW_TXOV_RPT_PATH_OV_TX_CFO_A2		0x3E28
#define PATH1_TD_RW_TXOV_RPT_PATH_OV_TX_CFO_A2_M		0x40
#define PATH1_TD_RW_TXOV_RPT_PATH_OV_TX_DFIR_A2		0x3E28
#define PATH1_TD_RW_TXOV_RPT_PATH_OV_TX_DFIR_A2_M		0x80
#define PATH1_TD_RW_TXOV_RPT_PATH_OV_TX_IMFIR1_A2		0x3E28
#define PATH1_TD_RW_TXOV_RPT_PATH_OV_TX_IMFIR1_A2_M		0x100
#define PATH1_TD_RW_TXOV_RPT_PATH_OV_TX_IFMOD_A2		0x3E28
#define PATH1_TD_RW_TXOV_RPT_PATH_OV_TX_IFMOD_A2_M		0x200
#define PATH1_TD_RW_TXOV_RPT_PATH_OV_TX_B_IFMOD_A2		0x3E28
#define PATH1_TD_RW_TXOV_RPT_PATH_OV_TX_B_IFMOD_A2_M		0x400
#define PATH1_TD_RW_TXOV_RPT_PATH_OV_TX_IMFIR2_A2		0x3E28
#define PATH1_TD_RW_TXOV_RPT_PATH_OV_TX_IMFIR2_A2_M		0x800
#define PATH1_CNT_HW_SI_W_TX_CMD_START_PATH_A2		0x3E2C
#define PATH1_CNT_HW_SI_W_TX_CMD_START_PATH_A2_M		0xFFFF
#define PATH1_CNT_HW_SI_W_RX_CMD_START_PATH_A2		0x3E2C
#define PATH1_CNT_HW_SI_W_RX_CMD_START_PATH_A2_M		0xFFFF0000
#define PATH1_CNT_HW_SI_R_CMD_START_PATH_A2		0x3E30
#define PATH1_CNT_HW_SI_R_CMD_START_PATH_A2_M		0xFFFF
#define PATH1_RSSI_NO_RST_A2		0x3E34
#define PATH1_RSSI_NO_RST_A2_M		0xFFFF
#define TX_ACC_EN_A2		0x4000
#define TX_ACC_EN_A2_M		0x1
#define BWD_SNR_THD_1_A2		0x4004
#define BWD_SNR_THD_1_A2_M		0x3FF
#define BWD_SNR_THD_2_A2		0x4004
#define BWD_SNR_THD_2_A2_M		0xFFC00
#define BWD_SNR_THD_3_A2		0x4004
#define BWD_SNR_THD_3_A2_M		0x3FF00000
#define BWD_SEL_CONSERVE_EN_A2		0x4004
#define BWD_SEL_CONSERVE_EN_A2_M		0x40000000
#define DATA_BW_FLAG_S0_A2		0x4004
#define DATA_BW_FLAG_S0_A2_M		0x80000000
#define BWD_SNR_THD_4_A2		0x4008
#define BWD_SNR_THD_4_A2_M		0x3FF
#define BWD_THD_1_A2		0x4008
#define BWD_THD_1_A2_M		0xFFC00
#define BWD_THD_2_A2		0x4008
#define BWD_THD_2_A2_M		0x3FF00000
#define DATA_BW_FLAG_S1_A2		0x4008
#define DATA_BW_FLAG_S1_A2_M		0x40000000
#define DATA_BW_FLAG_S2_A2		0x4008
#define DATA_BW_FLAG_S2_A2_M		0x80000000
#define BWD_THD_3_A2		0x400C
#define BWD_THD_3_A2_M		0x3FF
#define BWD_THD_4_A2		0x400C
#define BWD_THD_4_A2_M		0xFFC00
#define BWD_THD_5_A2		0x400C
#define BWD_THD_5_A2_M		0x3FF00000
#define DATA_BW_FLAG_S3_A2		0x400C
#define DATA_BW_FLAG_S3_A2_M		0x40000000
#define MANUAL_DATA_BW_EN_A2		0x400C
#define MANUAL_DATA_BW_EN_A2_M		0x80000000
#define BWD_RESERVED_1_A2		0x4010
#define BWD_RESERVED_1_A2_M		0x3FF
#define BWD_RESERVED_2_A2		0x4010
#define BWD_RESERVED_2_A2_M		0xFFC00
#define BWD_RESERVED_3_A2		0x4010
#define BWD_RESERVED_3_A2_M		0x3FF00000
#define BWD_RESERVED_4_A2		0x4014
#define BWD_RESERVED_4_A2_M		0x3FF
#define BWD_RESERVED_5_A2		0x4014
#define BWD_RESERVED_5_A2_M		0xFFC00
#define BWD_RESERVED_6_A2		0x4014
#define BWD_RESERVED_6_A2_M		0x3FF00000
#define NOISE_SCAL_FCTR_5TAP_1X_TAU0_SNR0_A2		0x4018
#define NOISE_SCAL_FCTR_5TAP_1X_TAU0_SNR0_A2_M		0xFF
#define NOISE_SCAL_FCTR_5TAP_1X_TAU0_SNR1_A2		0x4018
#define NOISE_SCAL_FCTR_5TAP_1X_TAU0_SNR1_A2_M		0xFF00
#define NOISE_SCAL_FCTR_5TAP_1X_TAU0_SNR2_A2		0x4018
#define NOISE_SCAL_FCTR_5TAP_1X_TAU0_SNR2_A2_M		0xFF0000
#define NOISE_SCAL_FCTR_5TAP_1X_TAU0_SNR3_A2		0x4018
#define NOISE_SCAL_FCTR_5TAP_1X_TAU0_SNR3_A2_M		0xFF000000
#define NOISE_SCAL_FCTR_5TAP_1X_TAU0_SNR4_A2		0x401C
#define NOISE_SCAL_FCTR_5TAP_1X_TAU0_SNR4_A2_M		0xFF
#define NOISE_SCAL_FCTR_5TAP_1X_TAU0_SNR5_A2		0x401C
#define NOISE_SCAL_FCTR_5TAP_1X_TAU0_SNR5_A2_M		0xFF00
#define NOISE_SCAL_FCTR_5TAP_1X_TAU1_SNR0_A2		0x401C
#define NOISE_SCAL_FCTR_5TAP_1X_TAU1_SNR0_A2_M		0xFF0000
#define NOISE_SCAL_FCTR_5TAP_1X_TAU1_SNR1_A2		0x401C
#define NOISE_SCAL_FCTR_5TAP_1X_TAU1_SNR1_A2_M		0xFF000000
#define NOISE_SCAL_FCTR_5TAP_1X_TAU1_SNR2_A2		0x4020
#define NOISE_SCAL_FCTR_5TAP_1X_TAU1_SNR2_A2_M		0xFF
#define NOISE_SCAL_FCTR_5TAP_1X_TAU1_SNR3_A2		0x4020
#define NOISE_SCAL_FCTR_5TAP_1X_TAU1_SNR3_A2_M		0xFF00
#define NOISE_SCAL_FCTR_5TAP_1X_TAU1_SNR4_A2		0x4020
#define NOISE_SCAL_FCTR_5TAP_1X_TAU1_SNR4_A2_M		0xFF0000
#define NOISE_SCAL_FCTR_5TAP_1X_TAU1_SNR5_A2		0x4020
#define NOISE_SCAL_FCTR_5TAP_1X_TAU1_SNR5_A2_M		0xFF000000
#define NOISE_SCAL_FCTR_5TAP_1X_TAU2_SNR0_A2		0x4024
#define NOISE_SCAL_FCTR_5TAP_1X_TAU2_SNR0_A2_M		0xFF
#define NOISE_SCAL_FCTR_5TAP_1X_TAU2_SNR1_A2		0x4024
#define NOISE_SCAL_FCTR_5TAP_1X_TAU2_SNR1_A2_M		0xFF00
#define NOISE_SCAL_FCTR_5TAP_1X_TAU2_SNR2_A2		0x4024
#define NOISE_SCAL_FCTR_5TAP_1X_TAU2_SNR2_A2_M		0xFF0000
#define NOISE_SCAL_FCTR_5TAP_1X_TAU2_SNR3_A2		0x4024
#define NOISE_SCAL_FCTR_5TAP_1X_TAU2_SNR3_A2_M		0xFF000000
#define NOISE_SCAL_FCTR_5TAP_1X_TAU2_SNR4_A2		0x4028
#define NOISE_SCAL_FCTR_5TAP_1X_TAU2_SNR4_A2_M		0xFF
#define NOISE_SCAL_FCTR_5TAP_1X_TAU2_SNR5_A2		0x4028
#define NOISE_SCAL_FCTR_5TAP_1X_TAU2_SNR5_A2_M		0xFF00
#define NOISE_SCAL_FCTR_5TAP_1X_TAU3_SNR0_A2		0x4028
#define NOISE_SCAL_FCTR_5TAP_1X_TAU3_SNR0_A2_M		0xFF0000
#define NOISE_SCAL_FCTR_5TAP_1X_TAU3_SNR1_A2		0x4028
#define NOISE_SCAL_FCTR_5TAP_1X_TAU3_SNR1_A2_M		0xFF000000
#define NOISE_SCAL_FCTR_5TAP_1X_TAU3_SNR2_A2		0x402C
#define NOISE_SCAL_FCTR_5TAP_1X_TAU3_SNR2_A2_M		0xFF
#define NOISE_SCAL_FCTR_5TAP_1X_TAU3_SNR3_A2		0x402C
#define NOISE_SCAL_FCTR_5TAP_1X_TAU3_SNR3_A2_M		0xFF00
#define NOISE_SCAL_FCTR_5TAP_1X_TAU3_SNR4_A2		0x402C
#define NOISE_SCAL_FCTR_5TAP_1X_TAU3_SNR4_A2_M		0xFF0000
#define NOISE_SCAL_FCTR_5TAP_1X_TAU3_SNR5_A2		0x402C
#define NOISE_SCAL_FCTR_5TAP_1X_TAU3_SNR5_A2_M		0xFF000000
#define NOISE_SCAL_FCTR_5TAP_1X_TAU4_SNR0_A2		0x4030
#define NOISE_SCAL_FCTR_5TAP_1X_TAU4_SNR0_A2_M		0xFF
#define NOISE_SCAL_FCTR_5TAP_1X_TAU4_SNR1_A2		0x4030
#define NOISE_SCAL_FCTR_5TAP_1X_TAU4_SNR1_A2_M		0xFF00
#define NOISE_SCAL_FCTR_5TAP_1X_TAU4_SNR2_A2		0x4030
#define NOISE_SCAL_FCTR_5TAP_1X_TAU4_SNR2_A2_M		0xFF0000
#define NOISE_SCAL_FCTR_5TAP_1X_TAU4_SNR3_A2		0x4030
#define NOISE_SCAL_FCTR_5TAP_1X_TAU4_SNR3_A2_M		0xFF000000
#define NOISE_SCAL_FCTR_5TAP_1X_TAU4_SNR4_A2		0x4034
#define NOISE_SCAL_FCTR_5TAP_1X_TAU4_SNR4_A2_M		0xFF
#define NOISE_SCAL_FCTR_5TAP_1X_TAU4_SNR5_A2		0x4034
#define NOISE_SCAL_FCTR_5TAP_1X_TAU4_SNR5_A2_M		0xFF00
#define NOISE_SCAL_FCTR_5TAP_1X_TAU5_SNR0_A2		0x4034
#define NOISE_SCAL_FCTR_5TAP_1X_TAU5_SNR0_A2_M		0xFF0000
#define NOISE_SCAL_FCTR_5TAP_1X_TAU5_SNR1_A2		0x4034
#define NOISE_SCAL_FCTR_5TAP_1X_TAU5_SNR1_A2_M		0xFF000000
#define NOISE_SCAL_FCTR_5TAP_1X_TAU5_SNR2_A2		0x4038
#define NOISE_SCAL_FCTR_5TAP_1X_TAU5_SNR2_A2_M		0xFF
#define NOISE_SCAL_FCTR_5TAP_1X_TAU5_SNR3_A2		0x4038
#define NOISE_SCAL_FCTR_5TAP_1X_TAU5_SNR3_A2_M		0xFF00
#define NOISE_SCAL_FCTR_5TAP_1X_TAU5_SNR4_A2		0x4038
#define NOISE_SCAL_FCTR_5TAP_1X_TAU5_SNR4_A2_M		0xFF0000
#define NOISE_SCAL_FCTR_5TAP_1X_TAU5_SNR5_A2		0x4038
#define NOISE_SCAL_FCTR_5TAP_1X_TAU5_SNR5_A2_M		0xFF000000
#define NOISE_SCAL_FCTR_5TAP_2X_TAU0_SNR0_A2		0x403C
#define NOISE_SCAL_FCTR_5TAP_2X_TAU0_SNR0_A2_M		0xFF
#define NOISE_SCAL_FCTR_5TAP_2X_TAU0_SNR1_A2		0x403C
#define NOISE_SCAL_FCTR_5TAP_2X_TAU0_SNR1_A2_M		0xFF00
#define NOISE_SCAL_FCTR_5TAP_2X_TAU0_SNR2_A2		0x403C
#define NOISE_SCAL_FCTR_5TAP_2X_TAU0_SNR2_A2_M		0xFF0000
#define NOISE_SCAL_FCTR_5TAP_2X_TAU0_SNR3_A2		0x403C
#define NOISE_SCAL_FCTR_5TAP_2X_TAU0_SNR3_A2_M		0xFF000000
#define NOISE_SCAL_FCTR_5TAP_2X_TAU0_SNR4_A2		0x4040
#define NOISE_SCAL_FCTR_5TAP_2X_TAU0_SNR4_A2_M		0xFF
#define NOISE_SCAL_FCTR_5TAP_2X_TAU0_SNR5_A2		0x4040
#define NOISE_SCAL_FCTR_5TAP_2X_TAU0_SNR5_A2_M		0xFF00
#define NOISE_SCAL_FCTR_5TAP_2X_TAU1_SNR0_A2		0x4040
#define NOISE_SCAL_FCTR_5TAP_2X_TAU1_SNR0_A2_M		0xFF0000
#define NOISE_SCAL_FCTR_5TAP_2X_TAU1_SNR1_A2		0x4040
#define NOISE_SCAL_FCTR_5TAP_2X_TAU1_SNR1_A2_M		0xFF000000
#define NOISE_SCAL_FCTR_5TAP_2X_TAU1_SNR2_A2		0x4044
#define NOISE_SCAL_FCTR_5TAP_2X_TAU1_SNR2_A2_M		0xFF
#define NOISE_SCAL_FCTR_5TAP_2X_TAU1_SNR3_A2		0x4044
#define NOISE_SCAL_FCTR_5TAP_2X_TAU1_SNR3_A2_M		0xFF00
#define NOISE_SCAL_FCTR_5TAP_2X_TAU1_SNR4_A2		0x4044
#define NOISE_SCAL_FCTR_5TAP_2X_TAU1_SNR4_A2_M		0xFF0000
#define NOISE_SCAL_FCTR_5TAP_2X_TAU1_SNR5_A2		0x4044
#define NOISE_SCAL_FCTR_5TAP_2X_TAU1_SNR5_A2_M		0xFF000000
#define NOISE_SCAL_FCTR_5TAP_2X_TAU2_SNR0_A2		0x4048
#define NOISE_SCAL_FCTR_5TAP_2X_TAU2_SNR0_A2_M		0xFF
#define NOISE_SCAL_FCTR_5TAP_2X_TAU2_SNR1_A2		0x4048
#define NOISE_SCAL_FCTR_5TAP_2X_TAU2_SNR1_A2_M		0xFF00
#define NOISE_SCAL_FCTR_5TAP_2X_TAU2_SNR2_A2		0x4048
#define NOISE_SCAL_FCTR_5TAP_2X_TAU2_SNR2_A2_M		0xFF0000
#define NOISE_SCAL_FCTR_5TAP_2X_TAU2_SNR3_A2		0x4048
#define NOISE_SCAL_FCTR_5TAP_2X_TAU2_SNR3_A2_M		0xFF000000
#define NOISE_SCAL_FCTR_5TAP_2X_TAU2_SNR4_A2		0x404C
#define NOISE_SCAL_FCTR_5TAP_2X_TAU2_SNR4_A2_M		0xFF
#define NOISE_SCAL_FCTR_5TAP_2X_TAU2_SNR5_A2		0x404C
#define NOISE_SCAL_FCTR_5TAP_2X_TAU2_SNR5_A2_M		0xFF00
#define NOISE_SCAL_FCTR_5TAP_2X_TAU3_SNR0_A2		0x404C
#define NOISE_SCAL_FCTR_5TAP_2X_TAU3_SNR0_A2_M		0xFF0000
#define NOISE_SCAL_FCTR_5TAP_2X_TAU3_SNR1_A2		0x404C
#define NOISE_SCAL_FCTR_5TAP_2X_TAU3_SNR1_A2_M		0xFF000000
#define NOISE_SCAL_FCTR_5TAP_2X_TAU3_SNR2_A2		0x4050
#define NOISE_SCAL_FCTR_5TAP_2X_TAU3_SNR2_A2_M		0xFF
#define NOISE_SCAL_FCTR_5TAP_2X_TAU3_SNR3_A2		0x4050
#define NOISE_SCAL_FCTR_5TAP_2X_TAU3_SNR3_A2_M		0xFF00
#define NOISE_SCAL_FCTR_5TAP_2X_TAU3_SNR4_A2		0x4050
#define NOISE_SCAL_FCTR_5TAP_2X_TAU3_SNR4_A2_M		0xFF0000
#define NOISE_SCAL_FCTR_5TAP_2X_TAU3_SNR5_A2		0x4050
#define NOISE_SCAL_FCTR_5TAP_2X_TAU3_SNR5_A2_M		0xFF000000
#define NOISE_SCAL_FCTR_5TAP_2X_TAU4_SNR0_A2		0x4054
#define NOISE_SCAL_FCTR_5TAP_2X_TAU4_SNR0_A2_M		0xFF
#define NOISE_SCAL_FCTR_5TAP_2X_TAU4_SNR1_A2		0x4054
#define NOISE_SCAL_FCTR_5TAP_2X_TAU4_SNR1_A2_M		0xFF00
#define NOISE_SCAL_FCTR_5TAP_2X_TAU4_SNR2_A2		0x4054
#define NOISE_SCAL_FCTR_5TAP_2X_TAU4_SNR2_A2_M		0xFF0000
#define NOISE_SCAL_FCTR_5TAP_2X_TAU4_SNR3_A2		0x4054
#define NOISE_SCAL_FCTR_5TAP_2X_TAU4_SNR3_A2_M		0xFF000000
#define NOISE_SCAL_FCTR_5TAP_2X_TAU4_SNR4_A2		0x4058
#define NOISE_SCAL_FCTR_5TAP_2X_TAU4_SNR4_A2_M		0xFF
#define NOISE_SCAL_FCTR_5TAP_2X_TAU4_SNR5_A2		0x4058
#define NOISE_SCAL_FCTR_5TAP_2X_TAU4_SNR5_A2_M		0xFF00
#define NOISE_SCAL_FCTR_5TAP_2X_TAU5_SNR0_A2		0x4058
#define NOISE_SCAL_FCTR_5TAP_2X_TAU5_SNR0_A2_M		0xFF0000
#define NOISE_SCAL_FCTR_5TAP_2X_TAU5_SNR1_A2		0x4058
#define NOISE_SCAL_FCTR_5TAP_2X_TAU5_SNR1_A2_M		0xFF000000
#define NOISE_SCAL_FCTR_5TAP_2X_TAU5_SNR2_A2		0x405C
#define NOISE_SCAL_FCTR_5TAP_2X_TAU5_SNR2_A2_M		0xFF
#define NOISE_SCAL_FCTR_5TAP_2X_TAU5_SNR3_A2		0x405C
#define NOISE_SCAL_FCTR_5TAP_2X_TAU5_SNR3_A2_M		0xFF00
#define NOISE_SCAL_FCTR_5TAP_2X_TAU5_SNR4_A2		0x405C
#define NOISE_SCAL_FCTR_5TAP_2X_TAU5_SNR4_A2_M		0xFF0000
#define NOISE_SCAL_FCTR_5TAP_2X_TAU5_SNR5_A2		0x405C
#define NOISE_SCAL_FCTR_5TAP_2X_TAU5_SNR5_A2_M		0xFF000000
#define NOISE_SCAL_FCTR_5TAP_4X_TAU0_SNR0_A2		0x4060
#define NOISE_SCAL_FCTR_5TAP_4X_TAU0_SNR0_A2_M		0xFF
#define NOISE_SCAL_FCTR_5TAP_4X_TAU0_SNR1_A2		0x4060
#define NOISE_SCAL_FCTR_5TAP_4X_TAU0_SNR1_A2_M		0xFF00
#define NOISE_SCAL_FCTR_5TAP_4X_TAU0_SNR2_A2		0x4060
#define NOISE_SCAL_FCTR_5TAP_4X_TAU0_SNR2_A2_M		0xFF0000
#define NOISE_SCAL_FCTR_5TAP_4X_TAU0_SNR3_A2		0x4060
#define NOISE_SCAL_FCTR_5TAP_4X_TAU0_SNR3_A2_M		0xFF000000
#define NOISE_SCAL_FCTR_5TAP_4X_TAU0_SNR4_A2		0x4064
#define NOISE_SCAL_FCTR_5TAP_4X_TAU0_SNR4_A2_M		0xFF
#define NOISE_SCAL_FCTR_5TAP_4X_TAU0_SNR5_A2		0x4064
#define NOISE_SCAL_FCTR_5TAP_4X_TAU0_SNR5_A2_M		0xFF00
#define NOISE_SCAL_FCTR_5TAP_4X_TAU1_SNR0_A2		0x4064
#define NOISE_SCAL_FCTR_5TAP_4X_TAU1_SNR0_A2_M		0xFF0000
#define NOISE_SCAL_FCTR_5TAP_4X_TAU1_SNR1_A2		0x4064
#define NOISE_SCAL_FCTR_5TAP_4X_TAU1_SNR1_A2_M		0xFF000000
#define NOISE_SCAL_FCTR_5TAP_4X_TAU1_SNR2_A2		0x4068
#define NOISE_SCAL_FCTR_5TAP_4X_TAU1_SNR2_A2_M		0xFF
#define NOISE_SCAL_FCTR_5TAP_4X_TAU1_SNR3_A2		0x4068
#define NOISE_SCAL_FCTR_5TAP_4X_TAU1_SNR3_A2_M		0xFF00
#define NOISE_SCAL_FCTR_5TAP_4X_TAU1_SNR4_A2		0x4068
#define NOISE_SCAL_FCTR_5TAP_4X_TAU1_SNR4_A2_M		0xFF0000
#define NOISE_SCAL_FCTR_5TAP_4X_TAU1_SNR5_A2		0x4068
#define NOISE_SCAL_FCTR_5TAP_4X_TAU1_SNR5_A2_M		0xFF000000
#define NOISE_SCAL_FCTR_5TAP_4X_TAU2_SNR0_A2		0x406C
#define NOISE_SCAL_FCTR_5TAP_4X_TAU2_SNR0_A2_M		0xFF
#define NOISE_SCAL_FCTR_5TAP_4X_TAU2_SNR1_A2		0x406C
#define NOISE_SCAL_FCTR_5TAP_4X_TAU2_SNR1_A2_M		0xFF00
#define NOISE_SCAL_FCTR_5TAP_4X_TAU2_SNR2_A2		0x406C
#define NOISE_SCAL_FCTR_5TAP_4X_TAU2_SNR2_A2_M		0xFF0000
#define NOISE_SCAL_FCTR_5TAP_4X_TAU2_SNR3_A2		0x406C
#define NOISE_SCAL_FCTR_5TAP_4X_TAU2_SNR3_A2_M		0xFF000000
#define NOISE_SCAL_FCTR_5TAP_4X_TAU2_SNR4_A2		0x4070
#define NOISE_SCAL_FCTR_5TAP_4X_TAU2_SNR4_A2_M		0xFF
#define NOISE_SCAL_FCTR_5TAP_4X_TAU2_SNR5_A2		0x4070
#define NOISE_SCAL_FCTR_5TAP_4X_TAU2_SNR5_A2_M		0xFF00
#define NOISE_SCAL_FCTR_5TAP_4X_TAU3_SNR0_A2		0x4070
#define NOISE_SCAL_FCTR_5TAP_4X_TAU3_SNR0_A2_M		0xFF0000
#define NOISE_SCAL_FCTR_5TAP_4X_TAU3_SNR1_A2		0x4070
#define NOISE_SCAL_FCTR_5TAP_4X_TAU3_SNR1_A2_M		0xFF000000
#define NOISE_SCAL_FCTR_5TAP_4X_TAU3_SNR2_A2		0x4074
#define NOISE_SCAL_FCTR_5TAP_4X_TAU3_SNR2_A2_M		0xFF
#define NOISE_SCAL_FCTR_5TAP_4X_TAU3_SNR3_A2		0x4074
#define NOISE_SCAL_FCTR_5TAP_4X_TAU3_SNR3_A2_M		0xFF00
#define NOISE_SCAL_FCTR_5TAP_4X_TAU3_SNR4_A2		0x4074
#define NOISE_SCAL_FCTR_5TAP_4X_TAU3_SNR4_A2_M		0xFF0000
#define NOISE_SCAL_FCTR_5TAP_4X_TAU3_SNR5_A2		0x4074
#define NOISE_SCAL_FCTR_5TAP_4X_TAU3_SNR5_A2_M		0xFF000000
#define NOISE_SCAL_FCTR_5TAP_4X_TAU4_SNR0_A2		0x4078
#define NOISE_SCAL_FCTR_5TAP_4X_TAU4_SNR0_A2_M		0xFF
#define NOISE_SCAL_FCTR_5TAP_4X_TAU4_SNR1_A2		0x4078
#define NOISE_SCAL_FCTR_5TAP_4X_TAU4_SNR1_A2_M		0xFF00
#define NOISE_SCAL_FCTR_5TAP_4X_TAU4_SNR2_A2		0x4078
#define NOISE_SCAL_FCTR_5TAP_4X_TAU4_SNR2_A2_M		0xFF0000
#define NOISE_SCAL_FCTR_5TAP_4X_TAU4_SNR3_A2		0x4078
#define NOISE_SCAL_FCTR_5TAP_4X_TAU4_SNR3_A2_M		0xFF000000
#define NOISE_SCAL_FCTR_5TAP_4X_TAU4_SNR4_A2		0x407C
#define NOISE_SCAL_FCTR_5TAP_4X_TAU4_SNR4_A2_M		0xFF
#define NOISE_SCAL_FCTR_5TAP_4X_TAU4_SNR5_A2		0x407C
#define NOISE_SCAL_FCTR_5TAP_4X_TAU4_SNR5_A2_M		0xFF00
#define NOISE_SCAL_FCTR_5TAP_4X_TAU5_SNR0_A2		0x407C
#define NOISE_SCAL_FCTR_5TAP_4X_TAU5_SNR0_A2_M		0xFF0000
#define NOISE_SCAL_FCTR_5TAP_4X_TAU5_SNR1_A2		0x407C
#define NOISE_SCAL_FCTR_5TAP_4X_TAU5_SNR1_A2_M		0xFF000000
#define NOISE_SCAL_FCTR_5TAP_4X_TAU5_SNR2_A2		0x4080
#define NOISE_SCAL_FCTR_5TAP_4X_TAU5_SNR2_A2_M		0xFF
#define NOISE_SCAL_FCTR_5TAP_4X_TAU5_SNR3_A2		0x4080
#define NOISE_SCAL_FCTR_5TAP_4X_TAU5_SNR3_A2_M		0xFF00
#define NOISE_SCAL_FCTR_5TAP_4X_TAU5_SNR4_A2		0x4080
#define NOISE_SCAL_FCTR_5TAP_4X_TAU5_SNR4_A2_M		0xFF0000
#define NOISE_SCAL_FCTR_5TAP_4X_TAU5_SNR5_A2		0x4080
#define NOISE_SCAL_FCTR_5TAP_4X_TAU5_SNR5_A2_M		0xFF000000
#define NOISE_SCAL_FCTR_9TAP_1X_TAU0_SNR0_A2		0x4084
#define NOISE_SCAL_FCTR_9TAP_1X_TAU0_SNR0_A2_M		0xFF
#define NOISE_SCAL_FCTR_9TAP_1X_TAU0_SNR1_A2		0x4084
#define NOISE_SCAL_FCTR_9TAP_1X_TAU0_SNR1_A2_M		0xFF00
#define NOISE_SCAL_FCTR_9TAP_1X_TAU0_SNR2_A2		0x4084
#define NOISE_SCAL_FCTR_9TAP_1X_TAU0_SNR2_A2_M		0xFF0000
#define NOISE_SCAL_FCTR_9TAP_1X_TAU0_SNR3_A2		0x4084
#define NOISE_SCAL_FCTR_9TAP_1X_TAU0_SNR3_A2_M		0xFF000000
#define NOISE_SCAL_FCTR_9TAP_1X_TAU0_SNR4_A2		0x4088
#define NOISE_SCAL_FCTR_9TAP_1X_TAU0_SNR4_A2_M		0xFF
#define NOISE_SCAL_FCTR_9TAP_1X_TAU0_SNR5_A2		0x4088
#define NOISE_SCAL_FCTR_9TAP_1X_TAU0_SNR5_A2_M		0xFF00
#define NOISE_SCAL_FCTR_9TAP_1X_TAU1_SNR0_A2		0x4088
#define NOISE_SCAL_FCTR_9TAP_1X_TAU1_SNR0_A2_M		0xFF0000
#define NOISE_SCAL_FCTR_9TAP_1X_TAU1_SNR1_A2		0x4088
#define NOISE_SCAL_FCTR_9TAP_1X_TAU1_SNR1_A2_M		0xFF000000
#define NOISE_SCAL_FCTR_9TAP_1X_TAU1_SNR2_A2		0x408C
#define NOISE_SCAL_FCTR_9TAP_1X_TAU1_SNR2_A2_M		0xFF
#define NOISE_SCAL_FCTR_9TAP_1X_TAU1_SNR3_A2		0x408C
#define NOISE_SCAL_FCTR_9TAP_1X_TAU1_SNR3_A2_M		0xFF00
#define NOISE_SCAL_FCTR_9TAP_1X_TAU1_SNR4_A2		0x408C
#define NOISE_SCAL_FCTR_9TAP_1X_TAU1_SNR4_A2_M		0xFF0000
#define NOISE_SCAL_FCTR_9TAP_1X_TAU1_SNR5_A2		0x408C
#define NOISE_SCAL_FCTR_9TAP_1X_TAU1_SNR5_A2_M		0xFF000000
#define NOISE_SCAL_FCTR_9TAP_1X_TAU2_SNR0_A2		0x4090
#define NOISE_SCAL_FCTR_9TAP_1X_TAU2_SNR0_A2_M		0xFF
#define NOISE_SCAL_FCTR_9TAP_1X_TAU2_SNR1_A2		0x4090
#define NOISE_SCAL_FCTR_9TAP_1X_TAU2_SNR1_A2_M		0xFF00
#define NOISE_SCAL_FCTR_9TAP_1X_TAU2_SNR2_A2		0x4090
#define NOISE_SCAL_FCTR_9TAP_1X_TAU2_SNR2_A2_M		0xFF0000
#define NOISE_SCAL_FCTR_9TAP_1X_TAU2_SNR3_A2		0x4090
#define NOISE_SCAL_FCTR_9TAP_1X_TAU2_SNR3_A2_M		0xFF000000
#define NOISE_SCAL_FCTR_9TAP_1X_TAU2_SNR4_A2		0x4094
#define NOISE_SCAL_FCTR_9TAP_1X_TAU2_SNR4_A2_M		0xFF
#define NOISE_SCAL_FCTR_9TAP_1X_TAU2_SNR5_A2		0x4094
#define NOISE_SCAL_FCTR_9TAP_1X_TAU2_SNR5_A2_M		0xFF00
#define NOISE_SCAL_FCTR_9TAP_1X_TAU3_SNR0_A2		0x4094
#define NOISE_SCAL_FCTR_9TAP_1X_TAU3_SNR0_A2_M		0xFF0000
#define NOISE_SCAL_FCTR_9TAP_1X_TAU3_SNR1_A2		0x4094
#define NOISE_SCAL_FCTR_9TAP_1X_TAU3_SNR1_A2_M		0xFF000000
#define NOISE_SCAL_FCTR_9TAP_1X_TAU3_SNR2_A2		0x4098
#define NOISE_SCAL_FCTR_9TAP_1X_TAU3_SNR2_A2_M		0xFF
#define NOISE_SCAL_FCTR_9TAP_1X_TAU3_SNR3_A2		0x4098
#define NOISE_SCAL_FCTR_9TAP_1X_TAU3_SNR3_A2_M		0xFF00
#define NOISE_SCAL_FCTR_9TAP_1X_TAU3_SNR4_A2		0x4098
#define NOISE_SCAL_FCTR_9TAP_1X_TAU3_SNR4_A2_M		0xFF0000
#define NOISE_SCAL_FCTR_9TAP_1X_TAU3_SNR5_A2		0x4098
#define NOISE_SCAL_FCTR_9TAP_1X_TAU3_SNR5_A2_M		0xFF000000
#define NOISE_SCAL_FCTR_9TAP_1X_TAU4_SNR0_A2		0x409C
#define NOISE_SCAL_FCTR_9TAP_1X_TAU4_SNR0_A2_M		0xFF
#define NOISE_SCAL_FCTR_9TAP_1X_TAU4_SNR1_A2		0x409C
#define NOISE_SCAL_FCTR_9TAP_1X_TAU4_SNR1_A2_M		0xFF00
#define NOISE_SCAL_FCTR_9TAP_1X_TAU4_SNR2_A2		0x409C
#define NOISE_SCAL_FCTR_9TAP_1X_TAU4_SNR2_A2_M		0xFF0000
#define NOISE_SCAL_FCTR_9TAP_1X_TAU4_SNR3_A2		0x409C
#define NOISE_SCAL_FCTR_9TAP_1X_TAU4_SNR3_A2_M		0xFF000000
#define NOISE_SCAL_FCTR_9TAP_1X_TAU4_SNR4_A2		0x40A0
#define NOISE_SCAL_FCTR_9TAP_1X_TAU4_SNR4_A2_M		0xFF
#define NOISE_SCAL_FCTR_9TAP_1X_TAU4_SNR5_A2		0x40A0
#define NOISE_SCAL_FCTR_9TAP_1X_TAU4_SNR5_A2_M		0xFF00
#define NOISE_SCAL_FCTR_9TAP_1X_TAU5_SNR0_A2		0x40A0
#define NOISE_SCAL_FCTR_9TAP_1X_TAU5_SNR0_A2_M		0xFF0000
#define NOISE_SCAL_FCTR_9TAP_1X_TAU5_SNR1_A2		0x40A0
#define NOISE_SCAL_FCTR_9TAP_1X_TAU5_SNR1_A2_M		0xFF000000
#define NOISE_SCAL_FCTR_9TAP_1X_TAU5_SNR2_A2		0x40A4
#define NOISE_SCAL_FCTR_9TAP_1X_TAU5_SNR2_A2_M		0xFF
#define NOISE_SCAL_FCTR_9TAP_1X_TAU5_SNR3_A2		0x40A4
#define NOISE_SCAL_FCTR_9TAP_1X_TAU5_SNR3_A2_M		0xFF00
#define NOISE_SCAL_FCTR_9TAP_1X_TAU5_SNR4_A2		0x40A4
#define NOISE_SCAL_FCTR_9TAP_1X_TAU5_SNR4_A2_M		0xFF0000
#define NOISE_SCAL_FCTR_9TAP_1X_TAU5_SNR5_A2		0x40A4
#define NOISE_SCAL_FCTR_9TAP_1X_TAU5_SNR5_A2_M		0xFF000000
#define NOISE_SCAL_FCTR_9TAP_2X_TAU0_SNR0_A2		0x40A8
#define NOISE_SCAL_FCTR_9TAP_2X_TAU0_SNR0_A2_M		0xFF
#define NOISE_SCAL_FCTR_9TAP_2X_TAU0_SNR1_A2		0x40A8
#define NOISE_SCAL_FCTR_9TAP_2X_TAU0_SNR1_A2_M		0xFF00
#define NOISE_SCAL_FCTR_9TAP_2X_TAU0_SNR2_A2		0x40A8
#define NOISE_SCAL_FCTR_9TAP_2X_TAU0_SNR2_A2_M		0xFF0000
#define NOISE_SCAL_FCTR_9TAP_2X_TAU0_SNR3_A2		0x40A8
#define NOISE_SCAL_FCTR_9TAP_2X_TAU0_SNR3_A2_M		0xFF000000
#define NOISE_SCAL_FCTR_9TAP_2X_TAU0_SNR4_A2		0x40AC
#define NOISE_SCAL_FCTR_9TAP_2X_TAU0_SNR4_A2_M		0xFF
#define NOISE_SCAL_FCTR_9TAP_2X_TAU0_SNR5_A2		0x40AC
#define NOISE_SCAL_FCTR_9TAP_2X_TAU0_SNR5_A2_M		0xFF00
#define NOISE_SCAL_FCTR_9TAP_2X_TAU1_SNR0_A2		0x40AC
#define NOISE_SCAL_FCTR_9TAP_2X_TAU1_SNR0_A2_M		0xFF0000
#define NOISE_SCAL_FCTR_9TAP_2X_TAU1_SNR1_A2		0x40AC
#define NOISE_SCAL_FCTR_9TAP_2X_TAU1_SNR1_A2_M		0xFF000000
#define NOISE_SCAL_FCTR_9TAP_2X_TAU1_SNR2_A2		0x40B0
#define NOISE_SCAL_FCTR_9TAP_2X_TAU1_SNR2_A2_M		0xFF
#define NOISE_SCAL_FCTR_9TAP_2X_TAU1_SNR3_A2		0x40B0
#define NOISE_SCAL_FCTR_9TAP_2X_TAU1_SNR3_A2_M		0xFF00
#define NOISE_SCAL_FCTR_9TAP_2X_TAU1_SNR4_A2		0x40B0
#define NOISE_SCAL_FCTR_9TAP_2X_TAU1_SNR4_A2_M		0xFF0000
#define NOISE_SCAL_FCTR_9TAP_2X_TAU1_SNR5_A2		0x40B0
#define NOISE_SCAL_FCTR_9TAP_2X_TAU1_SNR5_A2_M		0xFF000000
#define NOISE_SCAL_FCTR_9TAP_2X_TAU2_SNR0_A2		0x40B4
#define NOISE_SCAL_FCTR_9TAP_2X_TAU2_SNR0_A2_M		0xFF
#define NOISE_SCAL_FCTR_9TAP_2X_TAU2_SNR1_A2		0x40B4
#define NOISE_SCAL_FCTR_9TAP_2X_TAU2_SNR1_A2_M		0xFF00
#define NOISE_SCAL_FCTR_9TAP_2X_TAU2_SNR2_A2		0x40B4
#define NOISE_SCAL_FCTR_9TAP_2X_TAU2_SNR2_A2_M		0xFF0000
#define NOISE_SCAL_FCTR_9TAP_2X_TAU2_SNR3_A2		0x40B4
#define NOISE_SCAL_FCTR_9TAP_2X_TAU2_SNR3_A2_M		0xFF000000
#define NOISE_SCAL_FCTR_9TAP_2X_TAU2_SNR4_A2		0x40B8
#define NOISE_SCAL_FCTR_9TAP_2X_TAU2_SNR4_A2_M		0xFF
#define NOISE_SCAL_FCTR_9TAP_2X_TAU2_SNR5_A2		0x40B8
#define NOISE_SCAL_FCTR_9TAP_2X_TAU2_SNR5_A2_M		0xFF00
#define NOISE_SCAL_FCTR_9TAP_2X_TAU3_SNR0_A2		0x40B8
#define NOISE_SCAL_FCTR_9TAP_2X_TAU3_SNR0_A2_M		0xFF0000
#define NOISE_SCAL_FCTR_9TAP_2X_TAU3_SNR1_A2		0x40B8
#define NOISE_SCAL_FCTR_9TAP_2X_TAU3_SNR1_A2_M		0xFF000000
#define NOISE_SCAL_FCTR_9TAP_2X_TAU3_SNR2_A2		0x40BC
#define NOISE_SCAL_FCTR_9TAP_2X_TAU3_SNR2_A2_M		0xFF
#define NOISE_SCAL_FCTR_9TAP_2X_TAU3_SNR3_A2		0x40BC
#define NOISE_SCAL_FCTR_9TAP_2X_TAU3_SNR3_A2_M		0xFF00
#define NOISE_SCAL_FCTR_9TAP_2X_TAU3_SNR4_A2		0x40BC
#define NOISE_SCAL_FCTR_9TAP_2X_TAU3_SNR4_A2_M		0xFF0000
#define NOISE_SCAL_FCTR_9TAP_2X_TAU3_SNR5_A2		0x40BC
#define NOISE_SCAL_FCTR_9TAP_2X_TAU3_SNR5_A2_M		0xFF000000
#define NOISE_SCAL_FCTR_9TAP_2X_TAU4_SNR0_A2		0x40C0
#define NOISE_SCAL_FCTR_9TAP_2X_TAU4_SNR0_A2_M		0xFF
#define NOISE_SCAL_FCTR_9TAP_2X_TAU4_SNR1_A2		0x40C0
#define NOISE_SCAL_FCTR_9TAP_2X_TAU4_SNR1_A2_M		0xFF00
#define NOISE_SCAL_FCTR_9TAP_2X_TAU4_SNR2_A2		0x40C0
#define NOISE_SCAL_FCTR_9TAP_2X_TAU4_SNR2_A2_M		0xFF0000
#define NOISE_SCAL_FCTR_9TAP_2X_TAU4_SNR3_A2		0x40C0
#define NOISE_SCAL_FCTR_9TAP_2X_TAU4_SNR3_A2_M		0xFF000000
#define NOISE_SCAL_FCTR_9TAP_2X_TAU4_SNR4_A2		0x40C4
#define NOISE_SCAL_FCTR_9TAP_2X_TAU4_SNR4_A2_M		0xFF
#define NOISE_SCAL_FCTR_9TAP_2X_TAU4_SNR5_A2		0x40C4
#define NOISE_SCAL_FCTR_9TAP_2X_TAU4_SNR5_A2_M		0xFF00
#define NOISE_SCAL_FCTR_9TAP_2X_TAU5_SNR0_A2		0x40C4
#define NOISE_SCAL_FCTR_9TAP_2X_TAU5_SNR0_A2_M		0xFF0000
#define NOISE_SCAL_FCTR_9TAP_2X_TAU5_SNR1_A2		0x40C4
#define NOISE_SCAL_FCTR_9TAP_2X_TAU5_SNR1_A2_M		0xFF000000
#define NOISE_SCAL_FCTR_9TAP_2X_TAU5_SNR2_A2		0x40C8
#define NOISE_SCAL_FCTR_9TAP_2X_TAU5_SNR2_A2_M		0xFF
#define NOISE_SCAL_FCTR_9TAP_2X_TAU5_SNR3_A2		0x40C8
#define NOISE_SCAL_FCTR_9TAP_2X_TAU5_SNR3_A2_M		0xFF00
#define NOISE_SCAL_FCTR_9TAP_2X_TAU5_SNR4_A2		0x40C8
#define NOISE_SCAL_FCTR_9TAP_2X_TAU5_SNR4_A2_M		0xFF0000
#define NOISE_SCAL_FCTR_9TAP_2X_TAU5_SNR5_A2		0x40C8
#define NOISE_SCAL_FCTR_9TAP_2X_TAU5_SNR5_A2_M		0xFF000000
#define NOISE_SCAL_FCTR_9TAP_4X_TAU0_SNR0_A2		0x40CC
#define NOISE_SCAL_FCTR_9TAP_4X_TAU0_SNR0_A2_M		0xFF
#define NOISE_SCAL_FCTR_9TAP_4X_TAU0_SNR1_A2		0x40CC
#define NOISE_SCAL_FCTR_9TAP_4X_TAU0_SNR1_A2_M		0xFF00
#define NOISE_SCAL_FCTR_9TAP_4X_TAU0_SNR2_A2		0x40CC
#define NOISE_SCAL_FCTR_9TAP_4X_TAU0_SNR2_A2_M		0xFF0000
#define NOISE_SCAL_FCTR_9TAP_4X_TAU0_SNR3_A2		0x40CC
#define NOISE_SCAL_FCTR_9TAP_4X_TAU0_SNR3_A2_M		0xFF000000
#define NOISE_SCAL_FCTR_9TAP_4X_TAU0_SNR4_A2		0x40D0
#define NOISE_SCAL_FCTR_9TAP_4X_TAU0_SNR4_A2_M		0xFF
#define NOISE_SCAL_FCTR_9TAP_4X_TAU0_SNR5_A2		0x40D0
#define NOISE_SCAL_FCTR_9TAP_4X_TAU0_SNR5_A2_M		0xFF00
#define NOISE_SCAL_FCTR_9TAP_4X_TAU1_SNR0_A2		0x40D0
#define NOISE_SCAL_FCTR_9TAP_4X_TAU1_SNR0_A2_M		0xFF0000
#define NOISE_SCAL_FCTR_9TAP_4X_TAU1_SNR1_A2		0x40D0
#define NOISE_SCAL_FCTR_9TAP_4X_TAU1_SNR1_A2_M		0xFF000000
#define NOISE_SCAL_FCTR_9TAP_4X_TAU1_SNR2_A2		0x40D4
#define NOISE_SCAL_FCTR_9TAP_4X_TAU1_SNR2_A2_M		0xFF
#define NOISE_SCAL_FCTR_9TAP_4X_TAU1_SNR3_A2		0x40D4
#define NOISE_SCAL_FCTR_9TAP_4X_TAU1_SNR3_A2_M		0xFF00
#define NOISE_SCAL_FCTR_9TAP_4X_TAU1_SNR4_A2		0x40D4
#define NOISE_SCAL_FCTR_9TAP_4X_TAU1_SNR4_A2_M		0xFF0000
#define NOISE_SCAL_FCTR_9TAP_4X_TAU1_SNR5_A2		0x40D4
#define NOISE_SCAL_FCTR_9TAP_4X_TAU1_SNR5_A2_M		0xFF000000
#define NOISE_SCAL_FCTR_9TAP_4X_TAU2_SNR0_A2		0x40D8
#define NOISE_SCAL_FCTR_9TAP_4X_TAU2_SNR0_A2_M		0xFF
#define NOISE_SCAL_FCTR_9TAP_4X_TAU2_SNR1_A2		0x40D8
#define NOISE_SCAL_FCTR_9TAP_4X_TAU2_SNR1_A2_M		0xFF00
#define NOISE_SCAL_FCTR_9TAP_4X_TAU2_SNR2_A2		0x40D8
#define NOISE_SCAL_FCTR_9TAP_4X_TAU2_SNR2_A2_M		0xFF0000
#define NOISE_SCAL_FCTR_9TAP_4X_TAU2_SNR3_A2		0x40D8
#define NOISE_SCAL_FCTR_9TAP_4X_TAU2_SNR3_A2_M		0xFF000000
#define NOISE_SCAL_FCTR_9TAP_4X_TAU2_SNR4_A2		0x40DC
#define NOISE_SCAL_FCTR_9TAP_4X_TAU2_SNR4_A2_M		0xFF
#define NOISE_SCAL_FCTR_9TAP_4X_TAU2_SNR5_A2		0x40DC
#define NOISE_SCAL_FCTR_9TAP_4X_TAU2_SNR5_A2_M		0xFF00
#define NOISE_SCAL_FCTR_9TAP_4X_TAU3_SNR0_A2		0x40DC
#define NOISE_SCAL_FCTR_9TAP_4X_TAU3_SNR0_A2_M		0xFF0000
#define NOISE_SCAL_FCTR_9TAP_4X_TAU3_SNR1_A2		0x40DC
#define NOISE_SCAL_FCTR_9TAP_4X_TAU3_SNR1_A2_M		0xFF000000
#define NOISE_SCAL_FCTR_9TAP_4X_TAU3_SNR2_A2		0x40E0
#define NOISE_SCAL_FCTR_9TAP_4X_TAU3_SNR2_A2_M		0xFF
#define NOISE_SCAL_FCTR_9TAP_4X_TAU3_SNR3_A2		0x40E0
#define NOISE_SCAL_FCTR_9TAP_4X_TAU3_SNR3_A2_M		0xFF00
#define NOISE_SCAL_FCTR_9TAP_4X_TAU3_SNR4_A2		0x40E0
#define NOISE_SCAL_FCTR_9TAP_4X_TAU3_SNR4_A2_M		0xFF0000
#define NOISE_SCAL_FCTR_9TAP_4X_TAU3_SNR5_A2		0x40E0
#define NOISE_SCAL_FCTR_9TAP_4X_TAU3_SNR5_A2_M		0xFF000000
#define NOISE_SCAL_FCTR_9TAP_4X_TAU4_SNR0_A2		0x40E4
#define NOISE_SCAL_FCTR_9TAP_4X_TAU4_SNR0_A2_M		0xFF
#define NOISE_SCAL_FCTR_9TAP_4X_TAU4_SNR1_A2		0x40E4
#define NOISE_SCAL_FCTR_9TAP_4X_TAU4_SNR1_A2_M		0xFF00
#define NOISE_SCAL_FCTR_9TAP_4X_TAU4_SNR2_A2		0x40E4
#define NOISE_SCAL_FCTR_9TAP_4X_TAU4_SNR2_A2_M		0xFF0000
#define NOISE_SCAL_FCTR_9TAP_4X_TAU4_SNR3_A2		0x40E4
#define NOISE_SCAL_FCTR_9TAP_4X_TAU4_SNR3_A2_M		0xFF000000
#define NOISE_SCAL_FCTR_9TAP_4X_TAU4_SNR4_A2		0x40E8
#define NOISE_SCAL_FCTR_9TAP_4X_TAU4_SNR4_A2_M		0xFF
#define NOISE_SCAL_FCTR_9TAP_4X_TAU4_SNR5_A2		0x40E8
#define NOISE_SCAL_FCTR_9TAP_4X_TAU4_SNR5_A2_M		0xFF00
#define NOISE_SCAL_FCTR_9TAP_4X_TAU5_SNR0_A2		0x40E8
#define NOISE_SCAL_FCTR_9TAP_4X_TAU5_SNR0_A2_M		0xFF0000
#define NOISE_SCAL_FCTR_9TAP_4X_TAU5_SNR1_A2		0x40E8
#define NOISE_SCAL_FCTR_9TAP_4X_TAU5_SNR1_A2_M		0xFF000000
#define NOISE_SCAL_FCTR_9TAP_4X_TAU5_SNR2_A2		0x40EC
#define NOISE_SCAL_FCTR_9TAP_4X_TAU5_SNR2_A2_M		0xFF
#define NOISE_SCAL_FCTR_9TAP_4X_TAU5_SNR3_A2		0x40EC
#define NOISE_SCAL_FCTR_9TAP_4X_TAU5_SNR3_A2_M		0xFF00
#define NOISE_SCAL_FCTR_9TAP_4X_TAU5_SNR4_A2		0x40EC
#define NOISE_SCAL_FCTR_9TAP_4X_TAU5_SNR4_A2_M		0xFF0000
#define NOISE_SCAL_FCTR_9TAP_4X_TAU5_SNR5_A2		0x40EC
#define NOISE_SCAL_FCTR_9TAP_4X_TAU5_SNR5_A2_M		0xFF000000
#define NOISE_EST_COUNT_THR_A2		0x40F0
#define NOISE_EST_COUNT_THR_A2_M		0x3F
#define ZERO_HOLD_FOR_1X_EN_A2		0x40F0
#define ZERO_HOLD_FOR_1X_EN_A2_M		0x40
#define ZERO_HOLD_FOR_2X_EN_A2		0x40F0
#define ZERO_HOLD_FOR_2X_EN_A2_M		0x80
#define SMOOTH_COEFF_SEL_A2		0x40F4
#define SMOOTH_COEFF_SEL_A2_M		0x3
#define V_MATRIX_INTPL_EN_A2		0x40F4
#define V_MATRIX_INTPL_EN_A2_M		0x4
#define V_MATRIX_SMO_EN_A2		0x40F4
#define V_MATRIX_SMO_EN_A2_M		0x8
#define MUIC_EN_A2		0x40F8
#define MUIC_EN_A2_M		0x1
#define DEV1_TH_NG1_BW20_A2		0x40FC
#define DEV1_TH_NG1_BW20_A2_M		0x3F
#define DEV1_TH_NG1_BW40_A2		0x40FC
#define DEV1_TH_NG1_BW40_A2_M		0xFC0
#define DEV1_TH_NG1_BW80_A2		0x40FC
#define DEV1_TH_NG1_BW80_A2_M		0x3F000
#define DEV1_TH_NG2_BW20_A2		0x40FC
#define DEV1_TH_NG2_BW20_A2_M		0xFC0000
#define DEV1_TH_NG2_BW40_A2		0x40FC
#define DEV1_TH_NG2_BW40_A2_M		0x3F000000
#define NONCON160M_A2		0x40FC
#define NONCON160M_A2_M		0x40000000
#define AVGSNR_DIFF_EN_A2		0x40FC
#define AVGSNR_DIFF_EN_A2_M		0x80000000
#define DEV1_TH_NG2_BW80_A2		0x4100
#define DEV1_TH_NG2_BW80_A2_M		0x3F
#define DEV1_TH_NG4_BW20_A2		0x4100
#define DEV1_TH_NG4_BW20_A2_M		0xFC0
#define DEV1_TH_NG4_BW40_A2		0x4100
#define DEV1_TH_NG4_BW40_A2_M		0x3F000
#define DEV1_TH_NG4_BW80_A2		0x4100
#define DEV1_TH_NG4_BW80_A2_M		0xFC0000
#define DEV2_TH_NG1_BW20_A2		0x4100
#define DEV2_TH_NG1_BW20_A2_M		0x3F000000
#define BADTONE_COUNT_TH_SRC_GRPING_A2		0x4100
#define BADTONE_COUNT_TH_SRC_GRPING_A2_M		0x40000000
#define DEV2_TH_NG1_BW40_A2		0x4104
#define DEV2_TH_NG1_BW40_A2_M		0x3F
#define DEV2_TH_NG1_BW80_A2		0x4104
#define DEV2_TH_NG1_BW80_A2_M		0xFC0
#define DEV2_TH_NG2_BW20_A2		0x4104
#define DEV2_TH_NG2_BW20_A2_M		0x3F000
#define DEV2_TH_NG2_BW40_A2		0x4104
#define DEV2_TH_NG2_BW40_A2_M		0xFC0000
#define DEV2_TH_NG2_BW80_A2		0x4104
#define DEV2_TH_NG2_BW80_A2_M		0x3F000000
#define DEV2_TH_NG4_BW20_A2		0x4108
#define DEV2_TH_NG4_BW20_A2_M		0x3F
#define DEV2_TH_NG4_BW40_A2		0x4108
#define DEV2_TH_NG4_BW40_A2_M		0xFC0
#define DEV2_TH_NG4_BW80_A2		0x4108
#define DEV2_TH_NG4_BW80_A2_M		0x3F000
#define HE_DEV1_TH_NG16_BW20_A2		0x4108
#define HE_DEV1_TH_NG16_BW20_A2_M		0xFC0000
#define HE_DEV1_TH_NG16_BW40_A2		0x4108
#define HE_DEV1_TH_NG16_BW40_A2_M		0x3F000000
#define HE_DEV1_TH_NG16_BW80_A2		0x410C
#define HE_DEV1_TH_NG16_BW80_A2_M		0x3F
#define HE_DEV1_TH_NG4_BW20_A2		0x410C
#define HE_DEV1_TH_NG4_BW20_A2_M		0xFC0
#define HE_DEV1_TH_NG4_BW40_A2		0x410C
#define HE_DEV1_TH_NG4_BW40_A2_M		0x3F000
#define HE_DEV1_TH_NG4_BW80_A2		0x410C
#define HE_DEV1_TH_NG4_BW80_A2_M		0xFC0000
#define HE_DEV2_TH_NG16_BW20_A2		0x410C
#define HE_DEV2_TH_NG16_BW20_A2_M		0x3F000000
#define HE_DEV2_TH_NG16_BW40_A2		0x4110
#define HE_DEV2_TH_NG16_BW40_A2_M		0x3F
#define HE_DEV2_TH_NG16_BW80_A2		0x4110
#define HE_DEV2_TH_NG16_BW80_A2_M		0xFC0
#define HE_DEV2_TH_NG4_BW20_A2		0x4110
#define HE_DEV2_TH_NG4_BW20_A2_M		0x3F000
#define HE_DEV2_TH_NG4_BW40_A2		0x4110
#define HE_DEV2_TH_NG4_BW40_A2_M		0xFC0000
#define HE_DEV2_TH_NG4_BW80_A2		0x4110
#define HE_DEV2_TH_NG4_BW80_A2_M		0x3F000000
#define HE_SNR1_MIN_CNT_TH_NG16_BW20_A2		0x4114
#define HE_SNR1_MIN_CNT_TH_NG16_BW20_A2_M		0x3F
#define HE_SNR1_MIN_CNT_TH_NG16_BW40_A2		0x4114
#define HE_SNR1_MIN_CNT_TH_NG16_BW40_A2_M		0xFC0
#define HE_SNR1_MIN_CNT_TH_NG16_BW80_A2		0x4114
#define HE_SNR1_MIN_CNT_TH_NG16_BW80_A2_M		0x3F000
#define HE_SNR1_MIN_CNT_TH_NG4_BW20_A2		0x4114
#define HE_SNR1_MIN_CNT_TH_NG4_BW20_A2_M		0xFC0000
#define HE_SNR1_MIN_CNT_TH_NG4_BW40_A2		0x4114
#define HE_SNR1_MIN_CNT_TH_NG4_BW40_A2_M		0x3F000000
#define HE_SNR1_MIN_CNT_TH_NG4_BW80_A2		0x4118
#define HE_SNR1_MIN_CNT_TH_NG4_BW80_A2_M		0x3F
#define HE_SNR2_MIN_CNT_TH_NG16_BW20_A2		0x4118
#define HE_SNR2_MIN_CNT_TH_NG16_BW20_A2_M		0xFC0
#define HE_SNR2_MIN_CNT_TH_NG16_BW40_A2		0x4118
#define HE_SNR2_MIN_CNT_TH_NG16_BW40_A2_M		0x3F000
#define HE_SNR2_MIN_CNT_TH_NG16_BW80_A2		0x4118
#define HE_SNR2_MIN_CNT_TH_NG16_BW80_A2_M		0xFC0000
#define HE_SNR2_MIN_CNT_TH_NG4_BW20_A2		0x4118
#define HE_SNR2_MIN_CNT_TH_NG4_BW20_A2_M		0x3F000000
#define HE_SNR2_MIN_CNT_TH_NG4_BW40_A2		0x411C
#define HE_SNR2_MIN_CNT_TH_NG4_BW40_A2_M		0x3F
#define HE_SNR2_MIN_CNT_TH_NG4_BW80_A2		0x411C
#define HE_SNR2_MIN_CNT_TH_NG4_BW80_A2_M		0xFC0
#define SNR1_MIN_CNT_TH_NG1_BW20_A2		0x411C
#define SNR1_MIN_CNT_TH_NG1_BW20_A2_M		0x3F000
#define SNR1_MIN_CNT_TH_NG1_BW40_A2		0x411C
#define SNR1_MIN_CNT_TH_NG1_BW40_A2_M		0xFC0000
#define SNR1_MIN_CNT_TH_NG1_BW80_A2		0x411C
#define SNR1_MIN_CNT_TH_NG1_BW80_A2_M		0x3F000000
#define SNR1_MIN_CNT_TH_NG2_BW20_A2		0x4120
#define SNR1_MIN_CNT_TH_NG2_BW20_A2_M		0x3F
#define SNR1_MIN_CNT_TH_NG2_BW40_A2		0x4120
#define SNR1_MIN_CNT_TH_NG2_BW40_A2_M		0xFC0
#define SNR1_MIN_CNT_TH_NG2_BW80_A2		0x4120
#define SNR1_MIN_CNT_TH_NG2_BW80_A2_M		0x3F000
#define SNR1_MIN_CNT_TH_NG4_BW20_A2		0x4120
#define SNR1_MIN_CNT_TH_NG4_BW20_A2_M		0xFC0000
#define SNR1_MIN_CNT_TH_NG4_BW40_A2		0x4120
#define SNR1_MIN_CNT_TH_NG4_BW40_A2_M		0x3F000000
#define SNR1_MIN_CNT_TH_NG4_BW80_A2		0x4124
#define SNR1_MIN_CNT_TH_NG4_BW80_A2_M		0x3F
#define SNR2_MIN_CNT_TH_NG1_BW20_A2		0x4124
#define SNR2_MIN_CNT_TH_NG1_BW20_A2_M		0xFC0
#define SNR2_MIN_CNT_TH_NG1_BW40_A2		0x4124
#define SNR2_MIN_CNT_TH_NG1_BW40_A2_M		0x3F000
#define SNR2_MIN_CNT_TH_NG1_BW80_A2		0x4124
#define SNR2_MIN_CNT_TH_NG1_BW80_A2_M		0xFC0000
#define SNR2_MIN_CNT_TH_NG2_BW20_A2		0x4124
#define SNR2_MIN_CNT_TH_NG2_BW20_A2_M		0x3F000000
#define SNR2_MIN_CNT_TH_NG2_BW40_A2		0x4128
#define SNR2_MIN_CNT_TH_NG2_BW40_A2_M		0x3F
#define SNR2_MIN_CNT_TH_NG2_BW80_A2		0x4128
#define SNR2_MIN_CNT_TH_NG2_BW80_A2_M		0xFC0
#define SNR2_MIN_CNT_TH_NG4_BW20_A2		0x4128
#define SNR2_MIN_CNT_TH_NG4_BW20_A2_M		0x3F000
#define SNR2_MIN_CNT_TH_NG4_BW40_A2		0x4128
#define SNR2_MIN_CNT_TH_NG4_BW40_A2_M		0xFC0000
#define SNR2_MIN_CNT_TH_NG4_BW80_A2		0x4128
#define SNR2_MIN_CNT_TH_NG4_BW80_A2_M		0x3F000000
#define SNRLOSS_WGT_A2		0x412C
#define SNRLOSS_WGT_A2_M		0x1F
#define HE_SNR1_TH_NG16_BW20_A2		0x412C
#define HE_SNR1_TH_NG16_BW20_A2_M		0x1E0
#define HE_SNR1_TH_NG16_BW40_A2		0x412C
#define HE_SNR1_TH_NG16_BW40_A2_M		0x1E00
#define HE_SNR1_TH_NG16_BW80_A2		0x412C
#define HE_SNR1_TH_NG16_BW80_A2_M		0x1E000
#define HE_SNR1_TH_NG4_BW20_A2		0x412C
#define HE_SNR1_TH_NG4_BW20_A2_M		0x1E0000
#define HE_SNR1_TH_NG4_BW40_A2		0x412C
#define HE_SNR1_TH_NG4_BW40_A2_M		0x1E00000
#define HE_SNR1_TH_NG4_BW80_A2		0x412C
#define HE_SNR1_TH_NG4_BW80_A2_M		0x1E000000
#define HE_SNR2_TH_NG16_BW20_A2		0x4130
#define HE_SNR2_TH_NG16_BW20_A2_M		0xF
#define HE_SNR2_TH_NG16_BW40_A2		0x4130
#define HE_SNR2_TH_NG16_BW40_A2_M		0xF0
#define HE_SNR2_TH_NG16_BW80_A2		0x4130
#define HE_SNR2_TH_NG16_BW80_A2_M		0xF00
#define HE_SNR2_TH_NG4_BW20_A2		0x4130
#define HE_SNR2_TH_NG4_BW20_A2_M		0xF000
#define HE_SNR2_TH_NG4_BW40_A2		0x4130
#define HE_SNR2_TH_NG4_BW40_A2_M		0xF0000
#define HE_SNR2_TH_NG4_BW80_A2		0x4130
#define HE_SNR2_TH_NG4_BW80_A2_M		0xF00000
#define SNR1_TH_NG1_BW20_A2		0x4130
#define SNR1_TH_NG1_BW20_A2_M		0xF000000
#define SNR1_TH_NG1_BW40_A2		0x4130
#define SNR1_TH_NG1_BW40_A2_M		0xF0000000
#define SNR1_TH_NG1_BW80_A2		0x4134
#define SNR1_TH_NG1_BW80_A2_M		0xF
#define SNR1_TH_NG2_BW20_A2		0x4134
#define SNR1_TH_NG2_BW20_A2_M		0xF0
#define SNR1_TH_NG2_BW40_A2		0x4134
#define SNR1_TH_NG2_BW40_A2_M		0xF00
#define SNR1_TH_NG2_BW80_A2		0x4134
#define SNR1_TH_NG2_BW80_A2_M		0xF000
#define SNR1_TH_NG4_BW20_A2		0x4134
#define SNR1_TH_NG4_BW20_A2_M		0xF0000
#define SNR1_TH_NG4_BW40_A2		0x4134
#define SNR1_TH_NG4_BW40_A2_M		0xF00000
#define SNR1_TH_NG4_BW80_A2		0x4134
#define SNR1_TH_NG4_BW80_A2_M		0xF000000
#define SNR2_TH_NG1_BW20_A2		0x4134
#define SNR2_TH_NG1_BW20_A2_M		0xF0000000
#define SNR2_TH_NG1_BW40_A2		0x4138
#define SNR2_TH_NG1_BW40_A2_M		0xF
#define SNR2_TH_NG1_BW80_A2		0x4138
#define SNR2_TH_NG1_BW80_A2_M		0xF0
#define SNR2_TH_NG2_BW20_A2		0x4138
#define SNR2_TH_NG2_BW20_A2_M		0xF00
#define SNR2_TH_NG2_BW40_A2		0x4138
#define SNR2_TH_NG2_BW40_A2_M		0xF000
#define SNR2_TH_NG2_BW80_A2		0x4138
#define SNR2_TH_NG2_BW80_A2_M		0xF0000
#define SNR2_TH_NG4_BW20_A2		0x4138
#define SNR2_TH_NG4_BW20_A2_M		0xF00000
#define SNR2_TH_NG4_BW40_A2		0x4138
#define SNR2_TH_NG4_BW40_A2_M		0xF000000
#define SNR2_TH_NG4_BW80_A2		0x4138
#define SNR2_TH_NG4_BW80_A2_M		0xF0000000
#define AVGSNR_DIFF_TH_A2		0x413C
#define AVGSNR_DIFF_TH_A2_M		0xF
#define OTHERSNR_WGT_A2		0x413C
#define OTHERSNR_WGT_A2_M		0xF0
#define PDP_AWGN_FLAG_SUB_TUNE_A2		0x4140
#define PDP_AWGN_FLAG_SUB_TUNE_A2_M		0x3FF
#define PDP_SNR_SHIFT_FOR_NONLEGACY_A2		0x4140
#define PDP_SNR_SHIFT_FOR_NONLEGACY_A2_M		0xFFC00
#define PDP_CORR_DIST1_W0_A2		0x4140
#define PDP_CORR_DIST1_W0_A2_M		0x3FF00000
#define GI_COMB_EN_A2		0x4140
#define GI_COMB_EN_A2_M		0x40000000
#define PDP_ALL_COMBINE_EN_A2		0x4140
#define PDP_ALL_COMBINE_EN_A2_M		0x80000000
#define PDP_CORR_DIST1_W1_A2		0x4144
#define PDP_CORR_DIST1_W1_A2_M		0x3FF
#define PDP_CORR_DIST1_W10_A2		0x4144
#define PDP_CORR_DIST1_W10_A2_M		0xFFC00
#define PDP_CORR_DIST1_W11_A2		0x4144
#define PDP_CORR_DIST1_W11_A2_M		0x3FF00000
#define MANUAL_GD_PHASE_EN_A2		0x4144
#define MANUAL_GD_PHASE_EN_A2_M		0x40000000
#define MANUAL_SNR_IDX_EN_A2		0x4144
#define MANUAL_SNR_IDX_EN_A2_M		0x80000000
#define PDP_CORR_DIST1_W12_A2		0x4148
#define PDP_CORR_DIST1_W12_A2_M		0x3FF
#define PDP_CORR_DIST1_W13_A2		0x4148
#define PDP_CORR_DIST1_W13_A2_M		0xFFC00
#define PDP_CORR_DIST1_W14_A2		0x4148
#define PDP_CORR_DIST1_W14_A2_M		0x3FF00000
#define MANUAL_TMAX_IDX_EN_A2		0x4148
#define MANUAL_TMAX_IDX_EN_A2_M		0x40000000
#define PDP_CORR_DIST1_W15_A2		0x414C
#define PDP_CORR_DIST1_W15_A2_M		0x3FF
#define PDP_CORR_DIST1_W16_A2		0x414C
#define PDP_CORR_DIST1_W16_A2_M		0xFFC00
#define PDP_CORR_DIST1_W17_A2		0x414C
#define PDP_CORR_DIST1_W17_A2_M		0x3FF00000
#define PDP_CORR_DIST1_W18_A2		0x4150
#define PDP_CORR_DIST1_W18_A2_M		0x3FF
#define PDP_CORR_DIST1_W19_A2		0x4150
#define PDP_CORR_DIST1_W19_A2_M		0xFFC00
#define PDP_CORR_DIST1_W2_A2		0x4150
#define PDP_CORR_DIST1_W2_A2_M		0x3FF00000
#define PDP_CORR_DIST1_W20_A2		0x4154
#define PDP_CORR_DIST1_W20_A2_M		0x3FF
#define PDP_CORR_DIST1_W21_A2		0x4154
#define PDP_CORR_DIST1_W21_A2_M		0xFFC00
#define PDP_CORR_DIST1_W22_A2		0x4154
#define PDP_CORR_DIST1_W22_A2_M		0x3FF00000
#define PDP_CORR_DIST1_W23_A2		0x4158
#define PDP_CORR_DIST1_W23_A2_M		0x3FF
#define PDP_CORR_DIST1_W24_A2		0x4158
#define PDP_CORR_DIST1_W24_A2_M		0xFFC00
#define PDP_CORR_DIST1_W25_A2		0x4158
#define PDP_CORR_DIST1_W25_A2_M		0x3FF00000
#define PDP_CORR_DIST1_W26_A2		0x415C
#define PDP_CORR_DIST1_W26_A2_M		0x3FF
#define PDP_CORR_DIST1_W27_A2		0x415C
#define PDP_CORR_DIST1_W27_A2_M		0xFFC00
#define PDP_CORR_DIST1_W28_A2		0x415C
#define PDP_CORR_DIST1_W28_A2_M		0x3FF00000
#define PDP_CORR_DIST1_W29_A2		0x4160
#define PDP_CORR_DIST1_W29_A2_M		0x3FF
#define PDP_CORR_DIST1_W3_A2		0x4160
#define PDP_CORR_DIST1_W3_A2_M		0xFFC00
#define PDP_CORR_DIST1_W30_A2		0x4160
#define PDP_CORR_DIST1_W30_A2_M		0x3FF00000
#define PDP_CORR_DIST1_W31_A2		0x4164
#define PDP_CORR_DIST1_W31_A2_M		0x3FF
#define PDP_CORR_DIST1_W32_A2		0x4164
#define PDP_CORR_DIST1_W32_A2_M		0xFFC00
#define PDP_CORR_DIST1_W33_A2		0x4164
#define PDP_CORR_DIST1_W33_A2_M		0x3FF00000
#define PDP_CORR_DIST1_W34_A2		0x4168
#define PDP_CORR_DIST1_W34_A2_M		0x3FF
#define PDP_CORR_DIST1_W35_A2		0x4168
#define PDP_CORR_DIST1_W35_A2_M		0xFFC00
#define PDP_CORR_DIST1_W36_A2		0x4168
#define PDP_CORR_DIST1_W36_A2_M		0x3FF00000
#define PDP_CORR_DIST1_W37_A2		0x416C
#define PDP_CORR_DIST1_W37_A2_M		0x3FF
#define PDP_CORR_DIST1_W38_A2		0x416C
#define PDP_CORR_DIST1_W38_A2_M		0xFFC00
#define PDP_CORR_DIST1_W39_A2		0x416C
#define PDP_CORR_DIST1_W39_A2_M		0x3FF00000
#define PDP_CORR_DIST1_W4_A2		0x4170
#define PDP_CORR_DIST1_W4_A2_M		0x3FF
#define PDP_CORR_DIST1_W40_A2		0x4170
#define PDP_CORR_DIST1_W40_A2_M		0xFFC00
#define PDP_CORR_DIST1_W41_A2		0x4170
#define PDP_CORR_DIST1_W41_A2_M		0x3FF00000
#define PDP_CORR_DIST1_W42_A2		0x4174
#define PDP_CORR_DIST1_W42_A2_M		0x3FF
#define PDP_CORR_DIST1_W43_A2		0x4174
#define PDP_CORR_DIST1_W43_A2_M		0xFFC00
#define PDP_CORR_DIST1_W44_A2		0x4174
#define PDP_CORR_DIST1_W44_A2_M		0x3FF00000
#define PDP_CORR_DIST1_W45_A2		0x4178
#define PDP_CORR_DIST1_W45_A2_M		0x3FF
#define PDP_CORR_DIST1_W46_A2		0x4178
#define PDP_CORR_DIST1_W46_A2_M		0xFFC00
#define PDP_CORR_DIST1_W47_A2		0x4178
#define PDP_CORR_DIST1_W47_A2_M		0x3FF00000
#define PDP_CORR_DIST1_W5_A2		0x417C
#define PDP_CORR_DIST1_W5_A2_M		0x3FF
#define PDP_CORR_DIST1_W6_A2		0x417C
#define PDP_CORR_DIST1_W6_A2_M		0xFFC00
#define PDP_CORR_DIST1_W7_A2		0x417C
#define PDP_CORR_DIST1_W7_A2_M		0x3FF00000
#define PDP_CORR_DIST1_W8_A2		0x4180
#define PDP_CORR_DIST1_W8_A2_M		0x3FF
#define PDP_CORR_DIST1_W9_A2		0x4180
#define PDP_CORR_DIST1_W9_A2_M		0xFFC00
#define PDP_CORR_DIST2_W0_A2		0x4180
#define PDP_CORR_DIST2_W0_A2_M		0x3FF00000
#define PDP_CORR_DIST2_W1_A2		0x4184
#define PDP_CORR_DIST2_W1_A2_M		0x3FF
#define PDP_CORR_DIST2_W10_A2		0x4184
#define PDP_CORR_DIST2_W10_A2_M		0xFFC00
#define PDP_CORR_DIST2_W11_A2		0x4184
#define PDP_CORR_DIST2_W11_A2_M		0x3FF00000
#define PDP_CORR_DIST2_W12_A2		0x4188
#define PDP_CORR_DIST2_W12_A2_M		0x3FF
#define PDP_CORR_DIST2_W13_A2		0x4188
#define PDP_CORR_DIST2_W13_A2_M		0xFFC00
#define PDP_CORR_DIST2_W14_A2		0x4188
#define PDP_CORR_DIST2_W14_A2_M		0x3FF00000
#define PDP_CORR_DIST2_W15_A2		0x418C
#define PDP_CORR_DIST2_W15_A2_M		0x3FF
#define PDP_CORR_DIST2_W16_A2		0x418C
#define PDP_CORR_DIST2_W16_A2_M		0xFFC00
#define PDP_CORR_DIST2_W17_A2		0x418C
#define PDP_CORR_DIST2_W17_A2_M		0x3FF00000
#define PDP_CORR_DIST2_W18_A2		0x4190
#define PDP_CORR_DIST2_W18_A2_M		0x3FF
#define PDP_CORR_DIST2_W19_A2		0x4190
#define PDP_CORR_DIST2_W19_A2_M		0xFFC00
#define PDP_CORR_DIST2_W2_A2		0x4190
#define PDP_CORR_DIST2_W2_A2_M		0x3FF00000
#define PDP_CORR_DIST2_W20_A2		0x4194
#define PDP_CORR_DIST2_W20_A2_M		0x3FF
#define PDP_CORR_DIST2_W21_A2		0x4194
#define PDP_CORR_DIST2_W21_A2_M		0xFFC00
#define PDP_CORR_DIST2_W22_A2		0x4194
#define PDP_CORR_DIST2_W22_A2_M		0x3FF00000
#define PDP_CORR_DIST2_W23_A2		0x4198
#define PDP_CORR_DIST2_W23_A2_M		0x3FF
#define PDP_CORR_DIST2_W24_A2		0x4198
#define PDP_CORR_DIST2_W24_A2_M		0xFFC00
#define PDP_CORR_DIST2_W25_A2		0x4198
#define PDP_CORR_DIST2_W25_A2_M		0x3FF00000
#define PDP_CORR_DIST2_W26_A2		0x419C
#define PDP_CORR_DIST2_W26_A2_M		0x3FF
#define PDP_CORR_DIST2_W27_A2		0x419C
#define PDP_CORR_DIST2_W27_A2_M		0xFFC00
#define PDP_CORR_DIST2_W28_A2		0x419C
#define PDP_CORR_DIST2_W28_A2_M		0x3FF00000
#define PDP_CORR_DIST2_W29_A2		0x41A0
#define PDP_CORR_DIST2_W29_A2_M		0x3FF
#define PDP_CORR_DIST2_W3_A2		0x41A0
#define PDP_CORR_DIST2_W3_A2_M		0xFFC00
#define PDP_CORR_DIST2_W30_A2		0x41A0
#define PDP_CORR_DIST2_W30_A2_M		0x3FF00000
#define PDP_CORR_DIST2_W31_A2		0x41A4
#define PDP_CORR_DIST2_W31_A2_M		0x3FF
#define PDP_CORR_DIST2_W32_A2		0x41A4
#define PDP_CORR_DIST2_W32_A2_M		0xFFC00
#define PDP_CORR_DIST2_W33_A2		0x41A4
#define PDP_CORR_DIST2_W33_A2_M		0x3FF00000
#define PDP_CORR_DIST2_W34_A2		0x41A8
#define PDP_CORR_DIST2_W34_A2_M		0x3FF
#define PDP_CORR_DIST2_W35_A2		0x41A8
#define PDP_CORR_DIST2_W35_A2_M		0xFFC00
#define PDP_CORR_DIST2_W36_A2		0x41A8
#define PDP_CORR_DIST2_W36_A2_M		0x3FF00000
#define PDP_CORR_DIST2_W37_A2		0x41AC
#define PDP_CORR_DIST2_W37_A2_M		0x3FF
#define PDP_CORR_DIST2_W38_A2		0x41AC
#define PDP_CORR_DIST2_W38_A2_M		0xFFC00
#define PDP_CORR_DIST2_W39_A2		0x41AC
#define PDP_CORR_DIST2_W39_A2_M		0x3FF00000
#define PDP_CORR_DIST2_W4_A2		0x41B0
#define PDP_CORR_DIST2_W4_A2_M		0x3FF
#define PDP_CORR_DIST2_W40_A2		0x41B0
#define PDP_CORR_DIST2_W40_A2_M		0xFFC00
#define PDP_CORR_DIST2_W41_A2		0x41B0
#define PDP_CORR_DIST2_W41_A2_M		0x3FF00000
#define PDP_CORR_DIST2_W42_A2		0x41B4
#define PDP_CORR_DIST2_W42_A2_M		0x3FF
#define PDP_CORR_DIST2_W43_A2		0x41B4
#define PDP_CORR_DIST2_W43_A2_M		0xFFC00
#define PDP_CORR_DIST2_W44_A2		0x41B4
#define PDP_CORR_DIST2_W44_A2_M		0x3FF00000
#define PDP_CORR_DIST2_W45_A2		0x41B8
#define PDP_CORR_DIST2_W45_A2_M		0x3FF
#define PDP_CORR_DIST2_W46_A2		0x41B8
#define PDP_CORR_DIST2_W46_A2_M		0xFFC00
#define PDP_CORR_DIST2_W47_A2		0x41B8
#define PDP_CORR_DIST2_W47_A2_M		0x3FF00000
#define PDP_CORR_DIST2_W5_A2		0x41BC
#define PDP_CORR_DIST2_W5_A2_M		0x3FF
#define PDP_CORR_DIST2_W6_A2		0x41BC
#define PDP_CORR_DIST2_W6_A2_M		0xFFC00
#define PDP_CORR_DIST2_W7_A2		0x41BC
#define PDP_CORR_DIST2_W7_A2_M		0x3FF00000
#define PDP_CORR_DIST2_W8_A2		0x41C0
#define PDP_CORR_DIST2_W8_A2_M		0x3FF
#define PDP_CORR_DIST2_W9_A2		0x41C0
#define PDP_CORR_DIST2_W9_A2_M		0xFFC00
#define PDP_CORR_DIST3_W0_A2		0x41C0
#define PDP_CORR_DIST3_W0_A2_M		0x3FF00000
#define PDP_CORR_DIST3_W1_A2		0x41C4
#define PDP_CORR_DIST3_W1_A2_M		0x3FF
#define PDP_CORR_DIST3_W10_A2		0x41C4
#define PDP_CORR_DIST3_W10_A2_M		0xFFC00
#define PDP_CORR_DIST3_W11_A2		0x41C4
#define PDP_CORR_DIST3_W11_A2_M		0x3FF00000
#define PDP_CORR_DIST3_W12_A2		0x41C8
#define PDP_CORR_DIST3_W12_A2_M		0x3FF
#define PDP_CORR_DIST3_W13_A2		0x41C8
#define PDP_CORR_DIST3_W13_A2_M		0xFFC00
#define PDP_CORR_DIST3_W14_A2		0x41C8
#define PDP_CORR_DIST3_W14_A2_M		0x3FF00000
#define PDP_CORR_DIST3_W15_A2		0x41CC
#define PDP_CORR_DIST3_W15_A2_M		0x3FF
#define PDP_CORR_DIST3_W16_A2		0x41CC
#define PDP_CORR_DIST3_W16_A2_M		0xFFC00
#define PDP_CORR_DIST3_W17_A2		0x41CC
#define PDP_CORR_DIST3_W17_A2_M		0x3FF00000
#define PDP_CORR_DIST3_W18_A2		0x41D0
#define PDP_CORR_DIST3_W18_A2_M		0x3FF
#define PDP_CORR_DIST3_W19_A2		0x41D0
#define PDP_CORR_DIST3_W19_A2_M		0xFFC00
#define PDP_CORR_DIST3_W2_A2		0x41D0
#define PDP_CORR_DIST3_W2_A2_M		0x3FF00000
#define PDP_CORR_DIST3_W20_A2		0x41D4
#define PDP_CORR_DIST3_W20_A2_M		0x3FF
#define PDP_CORR_DIST3_W21_A2		0x41D4
#define PDP_CORR_DIST3_W21_A2_M		0xFFC00
#define PDP_CORR_DIST3_W22_A2		0x41D4
#define PDP_CORR_DIST3_W22_A2_M		0x3FF00000
#define PDP_CORR_DIST3_W23_A2		0x41D8
#define PDP_CORR_DIST3_W23_A2_M		0x3FF
#define PDP_CORR_DIST3_W24_A2		0x41D8
#define PDP_CORR_DIST3_W24_A2_M		0xFFC00
#define PDP_CORR_DIST3_W25_A2		0x41D8
#define PDP_CORR_DIST3_W25_A2_M		0x3FF00000
#define PDP_CORR_DIST3_W26_A2		0x41DC
#define PDP_CORR_DIST3_W26_A2_M		0x3FF
#define PDP_CORR_DIST3_W27_A2		0x41DC
#define PDP_CORR_DIST3_W27_A2_M		0xFFC00
#define PDP_CORR_DIST3_W28_A2		0x41DC
#define PDP_CORR_DIST3_W28_A2_M		0x3FF00000
#define PDP_CORR_DIST3_W29_A2		0x41E0
#define PDP_CORR_DIST3_W29_A2_M		0x3FF
#define PDP_CORR_DIST3_W3_A2		0x41E0
#define PDP_CORR_DIST3_W3_A2_M		0xFFC00
#define PDP_CORR_DIST3_W30_A2		0x41E0
#define PDP_CORR_DIST3_W30_A2_M		0x3FF00000
#define PDP_CORR_DIST3_W31_A2		0x41E4
#define PDP_CORR_DIST3_W31_A2_M		0x3FF
#define PDP_CORR_DIST3_W32_A2		0x41E4
#define PDP_CORR_DIST3_W32_A2_M		0xFFC00
#define PDP_CORR_DIST3_W33_A2		0x41E4
#define PDP_CORR_DIST3_W33_A2_M		0x3FF00000
#define PDP_CORR_DIST3_W34_A2		0x41E8
#define PDP_CORR_DIST3_W34_A2_M		0x3FF
#define PDP_CORR_DIST3_W35_A2		0x41E8
#define PDP_CORR_DIST3_W35_A2_M		0xFFC00
#define PDP_CORR_DIST3_W36_A2		0x41E8
#define PDP_CORR_DIST3_W36_A2_M		0x3FF00000
#define PDP_CORR_DIST3_W37_A2		0x41EC
#define PDP_CORR_DIST3_W37_A2_M		0x3FF
#define PDP_CORR_DIST3_W38_A2		0x41EC
#define PDP_CORR_DIST3_W38_A2_M		0xFFC00
#define PDP_CORR_DIST3_W39_A2		0x41EC
#define PDP_CORR_DIST3_W39_A2_M		0x3FF00000
#define PDP_CORR_DIST3_W4_A2		0x41F0
#define PDP_CORR_DIST3_W4_A2_M		0x3FF
#define PDP_CORR_DIST3_W40_A2		0x41F0
#define PDP_CORR_DIST3_W40_A2_M		0xFFC00
#define PDP_CORR_DIST3_W41_A2		0x41F0
#define PDP_CORR_DIST3_W41_A2_M		0x3FF00000
#define PDP_CORR_DIST3_W42_A2		0x41F4
#define PDP_CORR_DIST3_W42_A2_M		0x3FF
#define PDP_CORR_DIST3_W43_A2		0x41F4
#define PDP_CORR_DIST3_W43_A2_M		0xFFC00
#define PDP_CORR_DIST3_W44_A2		0x41F4
#define PDP_CORR_DIST3_W44_A2_M		0x3FF00000
#define PDP_CORR_DIST3_W45_A2		0x41F8
#define PDP_CORR_DIST3_W45_A2_M		0x3FF
#define PDP_CORR_DIST3_W46_A2		0x41F8
#define PDP_CORR_DIST3_W46_A2_M		0xFFC00
#define PDP_CORR_DIST3_W47_A2		0x41F8
#define PDP_CORR_DIST3_W47_A2_M		0x3FF00000
#define PDP_CORR_DIST3_W5_A2		0x41FC
#define PDP_CORR_DIST3_W5_A2_M		0x3FF
#define PDP_CORR_DIST3_W6_A2		0x41FC
#define PDP_CORR_DIST3_W6_A2_M		0xFFC00
#define PDP_CORR_DIST3_W7_A2		0x41FC
#define PDP_CORR_DIST3_W7_A2_M		0x3FF00000
#define PDP_CORR_DIST3_W8_A2		0x4200
#define PDP_CORR_DIST3_W8_A2_M		0x3FF
#define PDP_CORR_DIST3_W9_A2		0x4200
#define PDP_CORR_DIST3_W9_A2_M		0xFFC00
#define GD_PHASE_LEG_R0S0_A2		0x4200
#define GD_PHASE_LEG_R0S0_A2_M		0xFF00000
#define TMAX_IDX_LEG_R0_A2		0x4200
#define TMAX_IDX_LEG_R0_A2_M		0xF0000000
#define GD_PHASE_LEG_R0S1_A2		0x4204
#define GD_PHASE_LEG_R0S1_A2_M		0xFF
#define GD_PHASE_LEG_R0S2_A2		0x4204
#define GD_PHASE_LEG_R0S2_A2_M		0xFF00
#define GD_PHASE_LEG_R0S3_A2		0x4204
#define GD_PHASE_LEG_R0S3_A2_M		0xFF0000
#define GD_PHASE_LEG_R1S0_A2		0x4204
#define GD_PHASE_LEG_R1S0_A2_M		0xFF000000
#define GD_PHASE_LEG_R1S1_A2		0x4208
#define GD_PHASE_LEG_R1S1_A2_M		0xFF
#define GD_PHASE_LEG_R1S2_A2		0x4208
#define GD_PHASE_LEG_R1S2_A2_M		0xFF00
#define GD_PHASE_LEG_R1S3_A2		0x4208
#define GD_PHASE_LEG_R1S3_A2_M		0xFF0000
#define GD_PHASE_NON_LEG_R0S0_A2		0x4208
#define GD_PHASE_NON_LEG_R0S0_A2_M		0xFF000000
#define GD_PHASE_NON_LEG_R0S1_A2		0x420C
#define GD_PHASE_NON_LEG_R0S1_A2_M		0xFF
#define GD_PHASE_NON_LEG_R1S0_A2		0x420C
#define GD_PHASE_NON_LEG_R1S0_A2_M		0xFF00
#define GD_PHASE_NON_LEG_R1S1_A2		0x420C
#define GD_PHASE_NON_LEG_R1S1_A2_M		0xFF0000
#define GI_FCTR_LEGACY_0_A2		0x420C
#define GI_FCTR_LEGACY_0_A2_M		0x7F000000
#define GI_FCTR_LEGACY_1_A2		0x4210
#define GI_FCTR_LEGACY_1_A2_M		0x7F
#define GI_FCTR_LEGACY_2_A2		0x4210
#define GI_FCTR_LEGACY_2_A2_M		0x3F80
#define GI_FCTR_LEGACY_3_A2		0x4210
#define GI_FCTR_LEGACY_3_A2_M		0x1FC000
#define GI_FCTR_LEGACY_4_A2		0x4210
#define GI_FCTR_LEGACY_4_A2_M		0xFE00000
#define TMAX_IDX_LEG_R1_A2		0x4210
#define TMAX_IDX_LEG_R1_A2_M		0xF0000000
#define GI_FCTR_LEGACY_5_A2		0x4214
#define GI_FCTR_LEGACY_5_A2_M		0x7F
#define GI_FCTR_NONLEGACY_0_A2		0x4214
#define GI_FCTR_NONLEGACY_0_A2_M		0x3F80
#define GI_FCTR_NONLEGACY_1_A2		0x4214
#define GI_FCTR_NONLEGACY_1_A2_M		0x1FC000
#define GI_FCTR_NONLEGACY_2_A2		0x4214
#define GI_FCTR_NONLEGACY_2_A2_M		0xFE00000
#define TMAX_IDX_NON_LEG_R0_A2		0x4214
#define TMAX_IDX_NON_LEG_R0_A2_M		0xF0000000
#define GI_FCTR_NONLEGACY_3_A2		0x4218
#define GI_FCTR_NONLEGACY_3_A2_M		0x7F
#define GI_FCTR_NONLEGACY_4_A2		0x4218
#define GI_FCTR_NONLEGACY_4_A2_M		0x3F80
#define GI_FCTR_NONLEGACY_5_A2		0x4218
#define GI_FCTR_NONLEGACY_5_A2_M		0x1FC000
#define SNR_LVL_0_A2		0x4218
#define SNR_LVL_0_A2_M		0x7E00000
#define HE_NUM_BAND_EDGE_TONE_A2		0x4218
#define HE_NUM_BAND_EDGE_TONE_A2_M		0xF8000000
#define SNR_LVL_1_A2		0x421C
#define SNR_LVL_1_A2_M		0x3F
#define SNR_LVL_2_A2		0x421C
#define SNR_LVL_2_A2_M		0xFC0
#define SNR_LVL_3_A2		0x421C
#define SNR_LVL_3_A2_M		0x3F000
#define SNR_LVL_4_A2		0x421C
#define SNR_LVL_4_A2_M		0xFC0000
#define SNR_LVL_5_A2		0x421C
#define SNR_LVL_5_A2_M		0x3F000000
#define SNR_SMO_THR_A2		0x4220
#define SNR_SMO_THR_A2_M		0x3F
#define SNR_SMO_THR_1XLTF_A2		0x4220
#define SNR_SMO_THR_1XLTF_A2_M		0xFC0
#define SNR_SMO_THR_2XLTF_A2		0x4220
#define SNR_SMO_THR_2XLTF_A2_M		0x3F000
#define PDP_INSIDE_PHASE_ROTATE_A2		0x4220
#define PDP_INSIDE_PHASE_ROTATE_A2_M		0x7C0000
#define PDP_WGT_DIST_1X_A2		0x4220
#define PDP_WGT_DIST_1X_A2_M		0xF800000
#define TMAX_IDX_NON_LEG_R0S0_A2		0x4220
#define TMAX_IDX_NON_LEG_R0S0_A2_M		0xF0000000
#define PDP_WGT_DIST_2X_A2		0x4224
#define PDP_WGT_DIST_2X_A2_M		0x1F
#define PDP_WGT_DIST_3X_A2		0x4224
#define PDP_WGT_DIST_3X_A2_M		0x3E0
#define TMAX_IDX_NON_LEG_R0S1_A2		0x4224
#define TMAX_IDX_NON_LEG_R0S1_A2_M		0x3C00
#define TMAX_IDX_NON_LEG_R1S0_A2		0x4224
#define TMAX_IDX_NON_LEG_R1S0_A2_M		0x3C000
#define TMAX_IDX_NON_LEG_R1S1_A2		0x4224
#define TMAX_IDX_NON_LEG_R1S1_A2_M		0x3C0000
#define SNR_IDX_LEG_R0_A2		0x4224
#define SNR_IDX_LEG_R0_A2_M		0x1C00000
#define SNR_IDX_LEG_R1_A2		0x4224
#define SNR_IDX_LEG_R1_A2_M		0xE000000
#define SNR_IDX_NON_LEG_R0S0_A2		0x4224
#define SNR_IDX_NON_LEG_R0S0_A2_M		0x70000000
#define SNR_IDX_NON_LEG_R0S1_A2		0x4228
#define SNR_IDX_NON_LEG_R0S1_A2_M		0x7
#define SNR_IDX_NON_LEG_R1S0_A2		0x4228
#define SNR_IDX_NON_LEG_R1S0_A2_M		0x38
#define SNR_IDX_NON_LEG_R1S1_A2		0x4228
#define SNR_IDX_NON_LEG_R1S1_A2_M		0x1C0
#define NUM_BAND_EDGE_TONE_A2		0x4228
#define NUM_BAND_EDGE_TONE_A2_M		0xE00
#define PHYSTS_PDP_HE_AND_GI_TYPE_0_A2		0x4228
#define PHYSTS_PDP_HE_AND_GI_TYPE_0_A2_M		0x7000
#define PHYSTS_PDP_HE_AND_GI_TYPE_1_A2		0x4228
#define PHYSTS_PDP_HE_AND_GI_TYPE_1_A2_M		0x38000
#define PHYSTS_PDP_HE_AND_GI_TYPE_2_A2		0x4228
#define PHYSTS_PDP_HE_AND_GI_TYPE_2_A2_M		0x1C0000
#define PHYSTS_PDP_HE_AND_GI_TYPE_3_A2		0x4228
#define PHYSTS_PDP_HE_AND_GI_TYPE_3_A2_M		0xE00000
#define PHYSTS_PDP_HE_AND_GI_TYPE_4_A2		0x4228
#define PHYSTS_PDP_HE_AND_GI_TYPE_4_A2_M		0x7000000
#define PSD_FFT_IDX_A2		0x422C
#define PSD_FFT_IDX_A2_M		0x7FF
#define PSD_IQ_SEL_A2		0x422C
#define PSD_IQ_SEL_A2_M		0x1800
#define PSD_L_AVG_A2		0x422C
#define PSD_L_AVG_A2_M		0x6000
#define PSD_N_DFT_A2		0x422C
#define PSD_N_DFT_A2_M		0x18000
#define PSD_IN_PATH_SEL_A2		0x422C
#define PSD_IN_PATH_SEL_A2_M		0x60000
#define PSD_IN_SOURCE_SEL_A2		0x422C
#define PSD_IN_SOURCE_SEL_A2_M		0x180000
#define PSD_START_A2		0x422C
#define PSD_START_A2_M		0x200000
#define PSD_ENABLE_A2		0x422C
#define PSD_ENABLE_A2_M		0x400000
#define K_SEL_1024QAM_SNR_TH1_A2		0x4230
#define K_SEL_1024QAM_SNR_TH1_A2_M		0x3F
#define K_SEL_1024QAM_SNR_TH2_A2		0x4230
#define K_SEL_1024QAM_SNR_TH2_A2_M		0xFC0
#define K_SEL_1024QAM_SNR_TH3_A2		0x4230
#define K_SEL_1024QAM_SNR_TH3_A2_M		0x3F000
#define K_SEL_1024QAM_SNR_TH4_A2		0x4230
#define K_SEL_1024QAM_SNR_TH4_A2_M		0xFC0000
#define K_SEL_1024QAM_SNR_TH5_A2		0x4230
#define K_SEL_1024QAM_SNR_TH5_A2_M		0x3F000000
#define K_SEL_EN_A2		0x4230
#define K_SEL_EN_A2_M		0x40000000
#define K_SEL_USE_CONDNUM_EN_A2		0x4230
#define K_SEL_USE_CONDNUM_EN_A2_M		0x80000000
#define K_SEL_16QAM_SNR_TH1_A2		0x4234
#define K_SEL_16QAM_SNR_TH1_A2_M		0x3F
#define K_SEL_16QAM_SNR_TH2_A2		0x4234
#define K_SEL_16QAM_SNR_TH2_A2_M		0xFC0
#define K_SEL_16QAM_SNR_TH3_A2		0x4234
#define K_SEL_16QAM_SNR_TH3_A2_M		0x3F000
#define K_SEL_256QAM_SNR_TH1_A2		0x4234
#define K_SEL_256QAM_SNR_TH1_A2_M		0xFC0000
#define K_SEL_256QAM_SNR_TH2_A2		0x4234
#define K_SEL_256QAM_SNR_TH2_A2_M		0x3F000000
#define MANUAL_SET_K_FCTR_A2		0x4234
#define MANUAL_SET_K_FCTR_A2_M		0x40000000
#define K_SEL_256QAM_SNR_TH3_A2		0x4238
#define K_SEL_256QAM_SNR_TH3_A2_M		0x3F
#define K_SEL_256QAM_SNR_TH4_A2		0x4238
#define K_SEL_256QAM_SNR_TH4_A2_M		0xFC0
#define K_SEL_256QAM_SNR_TH5_A2		0x4238
#define K_SEL_256QAM_SNR_TH5_A2_M		0x3F000
#define K_SEL_64QAM_SNR_TH1_A2		0x4238
#define K_SEL_64QAM_SNR_TH1_A2_M		0xFC0000
#define K_SEL_64QAM_SNR_TH2_A2		0x4238
#define K_SEL_64QAM_SNR_TH2_A2_M		0x3F000000
#define K_SEL_64QAM_SNR_TH3_A2		0x423C
#define K_SEL_64QAM_SNR_TH3_A2_M		0x3F
#define K_SEL_64QAM_SNR_TH4_A2		0x423C
#define K_SEL_64QAM_SNR_TH4_A2_M		0xFC0
#define K_SEL_64QAM_SNR_TH5_A2		0x423C
#define K_SEL_64QAM_SNR_TH5_A2_M		0x3F000
#define K_SEL_1024QAM_CH_A2		0x423C
#define K_SEL_1024QAM_CH_A2_M		0x1C0000
#define K_SEL_1024QAM_L1_A2		0x423C
#define K_SEL_1024QAM_L1_A2_M		0xE00000
#define K_SEL_1024QAM_L2_A2		0x423C
#define K_SEL_1024QAM_L2_A2_M		0x7000000
#define K_SEL_1024QAM_L3_A2		0x423C
#define K_SEL_1024QAM_L3_A2_M		0x38000000
#define K_SEL_1024QAM_L4_A2		0x4240
#define K_SEL_1024QAM_L4_A2_M		0x7
#define K_SEL_1024QAM_L5_A2		0x4240
#define K_SEL_1024QAM_L5_A2_M		0x38
#define K_SEL_1024QAM_CONDNUM_TH_A2		0x4240
#define K_SEL_1024QAM_CONDNUM_TH_A2_M		0x1C0
#define K_SEL_16QAM_CH_A2		0x4240
#define K_SEL_16QAM_CH_A2_M		0xE00
#define K_SEL_16QAM_L1_A2		0x4240
#define K_SEL_16QAM_L1_A2_M		0x7000
#define K_SEL_16QAM_L2_A2		0x4240
#define K_SEL_16QAM_L2_A2_M		0x38000
#define K_SEL_16QAM_L3_A2		0x4240
#define K_SEL_16QAM_L3_A2_M		0x1C0000
#define K_SEL_16QAM_CONDNUM_TH_A2		0x4240
#define K_SEL_16QAM_CONDNUM_TH_A2_M		0xE00000
#define K_SEL_256QAM_CH_A2		0x4240
#define K_SEL_256QAM_CH_A2_M		0x7000000
#define K_SEL_256QAM_L1_A2		0x4240
#define K_SEL_256QAM_L1_A2_M		0x38000000
#define K_SEL_256QAM_L2_A2		0x4244
#define K_SEL_256QAM_L2_A2_M		0x7
#define K_SEL_256QAM_L3_A2		0x4244
#define K_SEL_256QAM_L3_A2_M		0x38
#define K_SEL_256QAM_L4_A2		0x4244
#define K_SEL_256QAM_L4_A2_M		0x1C0
#define K_SEL_256QAM_L5_A2		0x4244
#define K_SEL_256QAM_L5_A2_M		0xE00
#define K_SEL_256QAM_CONDNUM_TH_A2		0x4244
#define K_SEL_256QAM_CONDNUM_TH_A2_M		0x7000
#define K_SEL_64QAM_CH_A2		0x4244
#define K_SEL_64QAM_CH_A2_M		0x38000
#define K_SEL_64QAM_L1_A2		0x4244
#define K_SEL_64QAM_L1_A2_M		0x1C0000
#define K_SEL_64QAM_L2_A2		0x4244
#define K_SEL_64QAM_L2_A2_M		0xE00000
#define K_SEL_64QAM_L3_A2		0x4244
#define K_SEL_64QAM_L3_A2_M		0x7000000
#define K_SEL_64QAM_L4_A2		0x4244
#define K_SEL_64QAM_L4_A2_M		0x38000000
#define K_SEL_64QAM_L5_A2		0x4248
#define K_SEL_64QAM_L5_A2_M		0x7
#define K_SEL_64QAM_CONDNUM_TH_A2		0x4248
#define K_SEL_64QAM_CONDNUM_TH_A2_M		0x38
#define INDI_QBPSK_CHK_EN_A2		0x424C
#define INDI_QBPSK_CHK_EN_A2_M		0x1
#define CHK_BFSNR_QUANTIZATION_ERROR_EN_A2		0x4250
#define CHK_BFSNR_QUANTIZATION_ERROR_EN_A2_M		0x1
#define MPDU_OK_CNT_USR0_TAR_CONTENT_A2		0x4258
#define MPDU_OK_CNT_USR0_TAR_CONTENT_A2_M		0xFFFF
#define MPDU_OK_CNT_USR1_TAR_CONTENT_A2		0x4258
#define MPDU_OK_CNT_USR1_TAR_CONTENT_A2_M		0xFFFF0000
#define MPDU_OK_CNT_USR2_TAR_CONTENT_A2		0x425C
#define MPDU_OK_CNT_USR2_TAR_CONTENT_A2_M		0xFFFF
#define MPDU_OK_CNT_USR3_TAR_CONTENT_A2		0x425C
#define MPDU_OK_CNT_USR3_TAR_CONTENT_A2_M		0xFFFF0000
#define TARGET_FRAME_TYPE_A2		0x4260
#define TARGET_FRAME_TYPE_A2_M		0xFF
#define TARGET_MAC_ADDRESS_8BITS_A2		0x4260
#define TARGET_MAC_ADDRESS_8BITS_A2_M		0xFF00
#define MPDU_OK_CNT_MODE_A2		0x4260
#define MPDU_OK_CNT_MODE_A2_M		0x70000
#define VHT_USR_POSITION_A2		0x4260
#define VHT_USR_POSITION_A2_M		0x180000
#define MPDU_OK_CNT_USR0_EN_A2		0x4260
#define MPDU_OK_CNT_USR0_EN_A2_M		0x200000
#define MPDU_OK_CNT_USR1_EN_A2		0x4260
#define MPDU_OK_CNT_USR1_EN_A2_M		0x400000
#define MPDU_OK_CNT_USR2_EN_A2		0x4260
#define MPDU_OK_CNT_USR2_EN_A2_M		0x800000
#define MPDU_OK_CNT_USR3_EN_A2		0x4260
#define MPDU_OK_CNT_USR3_EN_A2_M		0x1000000
#define TARGET_FRAME_TYPE_EN_A2		0x4260
#define TARGET_FRAME_TYPE_EN_A2_M		0x2000000
#define TARGET_MAC_ADDRESS_LSB_EN_A2		0x4260
#define TARGET_MAC_ADDRESS_LSB_EN_A2_M		0x4000000
#define MANUAL_TD_CFO_SEG0_A2		0x426C
#define MANUAL_TD_CFO_SEG0_A2_M		0xFFF
#define MANUAL_TD_CFO_SEG1_A2		0x426C
#define MANUAL_TD_CFO_SEG1_A2_M		0xFFF000
#define SBDRDY_WINDOW_LEN_A2		0x426C
#define SBDRDY_WINDOW_LEN_A2_M		0x7000000
#define MANUAL_TD_CFO_EN_A2		0x426C
#define MANUAL_TD_CFO_EN_A2_M		0x8000000
#define EARLY_TERMINATION_TH_0_A2		0x4270
#define EARLY_TERMINATION_TH_0_A2_M		0xF
#define EARLY_TERMINATION_TH_1_A2		0x4270
#define EARLY_TERMINATION_TH_1_A2_M		0xF0
#define EARLY_TERMINATION_TH_2_A2		0x4270
#define EARLY_TERMINATION_TH_2_A2_M		0xF00
#define EARLY_TERMINATION_TH_3_A2		0x4270
#define EARLY_TERMINATION_TH_3_A2_M		0xF000
#define LDPC_SCAL_FCTR_A2		0x4270
#define LDPC_SCAL_FCTR_A2_M		0x30000
#define EARLY_TERMINATION_BACKWARD_STEP_A2		0x4270
#define EARLY_TERMINATION_BACKWARD_STEP_A2_M		0xC0000
#define EARLY_TERMINATION_FORWARD_STEP_A2		0x4270
#define EARLY_TERMINATION_FORWARD_STEP_A2_M		0x300000
#define LLR_SYNDROME_CHK_EN_A2		0x4270
#define LLR_SYNDROME_CHK_EN_A2_M		0x400000
#define EARLY_TERMINATION_EN_A2		0x4270
#define EARLY_TERMINATION_EN_A2_M		0x800000
#define TBCOMCT_RXTIME_A2		0x4274
#define TBCOMCT_RXTIME_A2_M		0x7FFF
#define TBCOMCT_N_SYM_A2		0x4274
#define TBCOMCT_N_SYM_A2_M		0x3FF8000
#define TBUSRCT0_MCS_A2		0x4274
#define TBUSRCT0_MCS_A2_M		0x3C000000
#define TBCOMCT_DBW_IDX_A2		0x4274
#define TBCOMCT_DBW_IDX_A2_M		0xC0000000
#define TBCOMCT_N_USR_A2		0x4278
#define TBCOMCT_N_USR_A2_M		0xFF
#define TBUSRCT0_RU_ALLOC_A2		0x4278
#define TBUSRCT0_RU_ALLOC_A2_M		0xFF00
#define TBUSRCT0_U_ID_A2		0x4278
#define TBUSRCT0_U_ID_A2_M		0xFF0000
#define TBUSRCT1_RU_ALLOC_A2		0x4278
#define TBUSRCT1_RU_ALLOC_A2_M		0xFF000000
#define TBUSRCT1_U_ID_A2		0x427C
#define TBUSRCT1_U_ID_A2_M		0xFF
#define TBUSRCT2_RU_ALLOC_A2		0x427C
#define TBUSRCT2_RU_ALLOC_A2_M		0xFF00
#define TBUSRCT2_U_ID_A2		0x427C
#define TBUSRCT2_U_ID_A2_M		0xFF0000
#define TBUSRCT3_RU_ALLOC_A2		0x427C
#define TBUSRCT3_RU_ALLOC_A2_M		0xFF000000
#define TBUSRCT3_U_ID_A2		0x4280
#define TBUSRCT3_U_ID_A2_M		0xFF
#define TBUSRCT1_MCS_A2		0x4280
#define TBUSRCT1_MCS_A2_M		0xF00
#define TBUSRCT2_MCS_A2		0x4280
#define TBUSRCT2_MCS_A2_M		0xF000
#define TBUSRCT3_MCS_A2		0x4280
#define TBUSRCT3_MCS_A2_M		0xF0000
#define TBCOMCT_N_LTF_A2		0x4280
#define TBCOMCT_N_LTF_A2_M		0x700000
#define TBCOMCT_PKT_EXT_IDX_A2		0x4280
#define TBCOMCT_PKT_EXT_IDX_A2_M		0x3800000
#define TBUSRCT0_N_STS_A2		0x4280
#define TBUSRCT0_N_STS_A2_M		0x1C000000
#define TBUSRCT0_N_STS_RU_TOT_A2		0x4280
#define TBUSRCT0_N_STS_RU_TOT_A2_M		0xE0000000
#define TBUSRCT0_STRT_STS_A2		0x4284
#define TBUSRCT0_STRT_STS_A2_M		0x7
#define TBUSRCT1_N_STS_A2		0x4284
#define TBUSRCT1_N_STS_A2_M		0x38
#define TBUSRCT1_N_STS_RU_TOT_A2		0x4284
#define TBUSRCT1_N_STS_RU_TOT_A2_M		0x1C0
#define TBUSRCT1_STRT_STS_A2		0x4284
#define TBUSRCT1_STRT_STS_A2_M		0xE00
#define TBUSRCT2_N_STS_A2		0x4284
#define TBUSRCT2_N_STS_A2_M		0x7000
#define TBUSRCT2_N_STS_RU_TOT_A2		0x4284
#define TBUSRCT2_N_STS_RU_TOT_A2_M		0x38000
#define TBUSRCT2_STRT_STS_A2		0x4284
#define TBUSRCT2_STRT_STS_A2_M		0x1C0000
#define TBUSRCT3_N_STS_A2		0x4284
#define TBUSRCT3_N_STS_A2_M		0xE00000
#define TBUSRCT3_N_STS_RU_TOT_A2		0x4284
#define TBUSRCT3_N_STS_RU_TOT_A2_M		0x7000000
#define TBUSRCT3_STRT_STS_A2		0x4284
#define TBUSRCT3_STRT_STS_A2_M		0x38000000
#define TBCOMCT_GI_TYPE_A2		0x4284
#define TBCOMCT_GI_TYPE_A2_M		0xC0000000
#define TBCOMCT_LTF_TYPE_A2		0x4288
#define TBCOMCT_LTF_TYPE_A2_M		0x3
#define TBCOMCT_PRE_FEC_FCTR_A2		0x4288
#define TBCOMCT_PRE_FEC_FCTR_A2_M		0xC
#define PPDU_STANDBY_A2		0x4288
#define PPDU_STANDBY_A2_M		0x10
#define TBCOMCT_DOPPLER_EN_A2		0x4288
#define TBCOMCT_DOPPLER_EN_A2_M		0x20
#define TBCOMCT_LDPC_EXTR_A2		0x4288
#define TBCOMCT_LDPC_EXTR_A2_M		0x40
#define TBCOMCT_MIDAMBLE_MODE_A2		0x4288
#define TBCOMCT_MIDAMBLE_MODE_A2_M		0x80
#define TBCOMCT_MUMIMO_LTF_MODE_EN_A2		0x4288
#define TBCOMCT_MUMIMO_LTF_MODE_EN_A2_M		0x100
#define TBCOMCT_NDP_A2		0x4288
#define TBCOMCT_NDP_A2_M		0x200
#define TBCOMCT_STBC_EN_A2		0x4288
#define TBCOMCT_STBC_EN_A2_M		0x400
#define TBUSRCT0_DCM_EN_A2		0x4288
#define TBUSRCT0_DCM_EN_A2_M		0x800
#define TBUSRCT0_FEC_TYPE_A2		0x4288
#define TBUSRCT0_FEC_TYPE_A2_M		0x1000
#define TBUSRCT1_DCM_EN_A2		0x4288
#define TBUSRCT1_DCM_EN_A2_M		0x2000
#define TBUSRCT1_FEC_TYPE_A2		0x4288
#define TBUSRCT1_FEC_TYPE_A2_M		0x4000
#define TBUSRCT2_DCM_EN_A2		0x4288
#define TBUSRCT2_DCM_EN_A2_M		0x8000
#define TBUSRCT2_FEC_TYPE_A2		0x4288
#define TBUSRCT2_FEC_TYPE_A2_M		0x10000
#define TBUSRCT3_DCM_EN_A2		0x4288
#define TBUSRCT3_DCM_EN_A2_M		0x20000
#define TBUSRCT3_FEC_TYPE_A2		0x4288
#define TBUSRCT3_FEC_TYPE_A2_M		0x40000
#define COLLISION_USR_SNR_DET_TH_A2		0x4298
#define COLLISION_USR_SNR_DET_TH_A2_M		0x3FF
#define COLLISION_USR_PW_DET_TH_A2		0x4298
#define COLLISION_USR_PW_DET_TH_A2_M		0x7FC00
#define EMPTY_USR_PW_DET_TH_A2		0x4298
#define EMPTY_USR_PW_DET_TH_A2_M		0xFF80000
#define HESIGB_EXTRA_PHASE_SCAL_FCTR_A2		0x4298
#define HESIGB_EXTRA_PHASE_SCAL_FCTR_A2_M		0xF0000000
#define LLR_NVAR_SCAL_A2		0x429C
#define LLR_NVAR_SCAL_A2_M		0x3F
#define HE_20M_STA_CH_ALLOC_A2		0x429C
#define HE_20M_STA_CH_ALLOC_A2_M		0x3C0
#define BWD_S80_THD_A2		0x429C
#define BWD_S80_THD_A2_M		0x1C00
#define LLR_NVAR_SEL_A2		0x429C
#define LLR_NVAR_SEL_A2_M		0x6000
#define CHSMO_EN_A2		0x429C
#define CHSMO_EN_A2_M		0x8000
#define CHSMO_IDX_MOD_EN_A2		0x429C
#define CHSMO_IDX_MOD_EN_A2_M		0x10000
#define HE_20M_STA_EN_A2		0x429C
#define HE_20M_STA_EN_A2_M		0x20000
#define HE_TB_STF_CFO_EST_EN_A2		0x429C
#define HE_TB_STF_CFO_EST_EN_A2_M		0x40000
#define L2_CFO_TRACKING_EN_A2		0x429C
#define L2_CFO_TRACKING_EN_A2_M		0x80000
#define LNA_BASED_TRK_UPD_EN_A2		0x429C
#define LNA_BASED_TRK_UPD_EN_A2_M		0x100000
#define COLLISION_USR_STAT_DET_EN_A2		0x429C
#define COLLISION_USR_STAT_DET_EN_A2_M		0x200000
#define EMPTY_USR_PW_DET_NON_TB_EN_A2		0x429C
#define EMPTY_USR_PW_DET_NON_TB_EN_A2_M		0x400000
#define SIGVAL_RPT_EN_A2		0x429C
#define SIGVAL_RPT_EN_A2_M		0x800000
#define STBC_CH_CONSIST_EN_A2		0x429C
#define STBC_CH_CONSIST_EN_A2_M		0x1000000
#define TRK_UPD_EN_PLCP_FORCE_ON_A2		0x429C
#define TRK_UPD_EN_PLCP_FORCE_ON_A2_M		0x2000000
#define RU_END_IDX_A2		0x42A0
#define RU_END_IDX_A2_M		0x7F
#define RU_START_IDX_A2		0x42A0
#define RU_START_IDX_A2_M		0x3F80
#define RX_NR_A2		0x42A0
#define RX_NR_A2_M		0x1C000
#define HT_CB_A2		0x42A0
#define HT_CB_A2_M		0x60000
#define NDPA_FEEDBACK_TYPE_A2		0x42A0
#define NDPA_FEEDBACK_TYPE_A2_M		0x180000
#define RX_NG_A2		0x42A0
#define RX_NG_A2_M		0x600000
#define RX_NC_A2		0x42A0
#define RX_NC_A2_M		0x800000
#define VHT_HE_CB_A2		0x42A0
#define VHT_HE_CB_A2_M		0x1000000
#define CSI_PARA_EN_A2		0x42A0
#define CSI_PARA_EN_A2_M		0x2000000
#define SEG0_SET1_CSI_WGT_TONE_IDX_A2		0x42AC
#define SEG0_SET1_CSI_WGT_TONE_IDX_A2_M		0x7FF
#define SEG0_SET2_CSI_WGT_TONE_IDX_A2		0x42AC
#define SEG0_SET2_CSI_WGT_TONE_IDX_A2_M		0x3FF800
#define CFO_CSI_WGT_TH_A2		0x42AC
#define CFO_CSI_WGT_TH_A2_M		0x1C00000
#define CFO_CSI_WGT_VAL_A2		0x42AC
#define CFO_CSI_WGT_VAL_A2_M		0xE000000
#define CSI_MASK_TH_A2		0x42AC
#define CSI_MASK_TH_A2_M		0x70000000
#define CFO_CSI_WGT_EN_A2		0x42AC
#define CFO_CSI_WGT_EN_A2_M		0x80000000
#define SEG1_SET1_CSI_WGT_TONE_IDX_A2		0x42B0
#define SEG1_SET1_CSI_WGT_TONE_IDX_A2_M		0x7FF
#define SEG1_SET2_CSI_WGT_TONE_IDX_A2		0x42B0
#define SEG1_SET2_CSI_WGT_TONE_IDX_A2_M		0x3FF800
#define CSI_WGT_RSSI_TH_A2		0x42B0
#define CSI_WGT_RSSI_TH_A2_M		0x1C00000
#define SEG0_SET1_CSI_WGT_1X_VAL_TONE0_A2		0x42B0
#define SEG0_SET1_CSI_WGT_1X_VAL_TONE0_A2_M		0xE000000
#define SEG0_SET1_CSI_WGT_1X_VAL_TONE1_A2		0x42B0
#define SEG0_SET1_CSI_WGT_1X_VAL_TONE1_A2_M		0x70000000
#define CSI_WGT_4X_MORE_EN_A2		0x42B0
#define CSI_WGT_4X_MORE_EN_A2_M		0x80000000
#define SEG0_SET1_CSI_WGT_1X_VAL_TONE2_A2		0x42B4
#define SEG0_SET1_CSI_WGT_1X_VAL_TONE2_A2_M		0x7
#define SEG0_SET1_CSI_WGT_1X_VAL_TONE3_A2		0x42B4
#define SEG0_SET1_CSI_WGT_1X_VAL_TONE3_A2_M		0x38
#define SEG0_SET1_CSI_WGT_2X_VAL_TONE0_A2		0x42B4
#define SEG0_SET1_CSI_WGT_2X_VAL_TONE0_A2_M		0x1C0
#define SEG0_SET1_CSI_WGT_2X_VAL_TONE1_A2		0x42B4
#define SEG0_SET1_CSI_WGT_2X_VAL_TONE1_A2_M		0xE00
#define SEG0_SET1_CSI_WGT_2X_VAL_TONE2_A2		0x42B4
#define SEG0_SET1_CSI_WGT_2X_VAL_TONE2_A2_M		0x7000
#define SEG0_SET1_CSI_WGT_2X_VAL_TONE3_A2		0x42B4
#define SEG0_SET1_CSI_WGT_2X_VAL_TONE3_A2_M		0x38000
#define SEG0_SET1_CSI_WGT_4X_MORE_LFT_TONES_A2		0x42B4
#define SEG0_SET1_CSI_WGT_4X_MORE_LFT_TONES_A2_M		0x1C0000
#define SEG0_SET1_CSI_WGT_4X_MORE_RHT_TONES_A2		0x42B4
#define SEG0_SET1_CSI_WGT_4X_MORE_RHT_TONES_A2_M		0xE00000
#define SEG0_SET1_CSI_WGT_VAL_TONE0_A2		0x42B4
#define SEG0_SET1_CSI_WGT_VAL_TONE0_A2_M		0x7000000
#define SEG0_SET1_CSI_WGT_VAL_TONE1_A2		0x42B4
#define SEG0_SET1_CSI_WGT_VAL_TONE1_A2_M		0x38000000
#define SEG0_SET1_CSI_WGT_1X_LFT_TONES_A2		0x42B4
#define SEG0_SET1_CSI_WGT_1X_LFT_TONES_A2_M		0xC0000000
#define SEG0_SET1_CSI_WGT_VAL_TONE2_A2		0x42B8
#define SEG0_SET1_CSI_WGT_VAL_TONE2_A2_M		0x7
#define SEG0_SET1_CSI_WGT_VAL_TONE3_A2		0x42B8
#define SEG0_SET1_CSI_WGT_VAL_TONE3_A2_M		0x38
#define SEG0_SET2_CSI_WGT_1X_VAL_TONE0_A2		0x42B8
#define SEG0_SET2_CSI_WGT_1X_VAL_TONE0_A2_M		0x1C0
#define SEG0_SET2_CSI_WGT_1X_VAL_TONE1_A2		0x42B8
#define SEG0_SET2_CSI_WGT_1X_VAL_TONE1_A2_M		0xE00
#define SEG0_SET2_CSI_WGT_1X_VAL_TONE2_A2		0x42B8
#define SEG0_SET2_CSI_WGT_1X_VAL_TONE2_A2_M		0x7000
#define SEG0_SET2_CSI_WGT_1X_VAL_TONE3_A2		0x42B8
#define SEG0_SET2_CSI_WGT_1X_VAL_TONE3_A2_M		0x38000
#define SEG0_SET2_CSI_WGT_2X_VAL_TONE0_A2		0x42B8
#define SEG0_SET2_CSI_WGT_2X_VAL_TONE0_A2_M		0x1C0000
#define SEG0_SET2_CSI_WGT_2X_VAL_TONE1_A2		0x42B8
#define SEG0_SET2_CSI_WGT_2X_VAL_TONE1_A2_M		0xE00000
#define SEG0_SET2_CSI_WGT_2X_VAL_TONE2_A2		0x42B8
#define SEG0_SET2_CSI_WGT_2X_VAL_TONE2_A2_M		0x7000000
#define SEG0_SET2_CSI_WGT_2X_VAL_TONE3_A2		0x42B8
#define SEG0_SET2_CSI_WGT_2X_VAL_TONE3_A2_M		0x38000000
#define SEG0_SET1_CSI_WGT_1X_RHT_TONES_A2		0x42B8
#define SEG0_SET1_CSI_WGT_1X_RHT_TONES_A2_M		0xC0000000
#define SEG0_SET2_CSI_WGT_4X_MORE_LFT_TONES_A2		0x42BC
#define SEG0_SET2_CSI_WGT_4X_MORE_LFT_TONES_A2_M		0x7
#define SEG0_SET2_CSI_WGT_4X_MORE_RHT_TONES_A2		0x42BC
#define SEG0_SET2_CSI_WGT_4X_MORE_RHT_TONES_A2_M		0x38
#define SEG0_SET2_CSI_WGT_VAL_TONE0_A2		0x42BC
#define SEG0_SET2_CSI_WGT_VAL_TONE0_A2_M		0x1C0
#define SEG0_SET2_CSI_WGT_VAL_TONE1_A2		0x42BC
#define SEG0_SET2_CSI_WGT_VAL_TONE1_A2_M		0xE00
#define SEG0_SET2_CSI_WGT_VAL_TONE2_A2		0x42BC
#define SEG0_SET2_CSI_WGT_VAL_TONE2_A2_M		0x7000
#define SEG0_SET2_CSI_WGT_VAL_TONE3_A2		0x42BC
#define SEG0_SET2_CSI_WGT_VAL_TONE3_A2_M		0x38000
#define SEG1_SET1_CSI_WGT_VAL_TONE0_A2		0x42BC
#define SEG1_SET1_CSI_WGT_VAL_TONE0_A2_M		0x1C0000
#define SEG1_SET1_CSI_WGT_VAL_TONE1_A2		0x42BC
#define SEG1_SET1_CSI_WGT_VAL_TONE1_A2_M		0xE00000
#define SEG1_SET1_CSI_WGT_VAL_TONE2_A2		0x42BC
#define SEG1_SET1_CSI_WGT_VAL_TONE2_A2_M		0x7000000
#define SEG1_SET1_CSI_WGT_VAL_TONE3_A2		0x42BC
#define SEG1_SET1_CSI_WGT_VAL_TONE3_A2_M		0x38000000
#define SEG0_SET1_CSI_WGT_2X_LFT_TONES_A2		0x42BC
#define SEG0_SET1_CSI_WGT_2X_LFT_TONES_A2_M		0xC0000000
#define SEG1_SET2_CSI_WGT_VAL_TONE0_A2		0x42C0
#define SEG1_SET2_CSI_WGT_VAL_TONE0_A2_M		0x7
#define SEG1_SET2_CSI_WGT_VAL_TONE1_A2		0x42C0
#define SEG1_SET2_CSI_WGT_VAL_TONE1_A2_M		0x38
#define SEG1_SET2_CSI_WGT_VAL_TONE2_A2		0x42C0
#define SEG1_SET2_CSI_WGT_VAL_TONE2_A2_M		0x1C0
#define SEG1_SET2_CSI_WGT_VAL_TONE3_A2		0x42C0
#define SEG1_SET2_CSI_WGT_VAL_TONE3_A2_M		0xE00
#define SEG0_SET1_CSI_WGT_2X_RHT_TONES_A2		0x42C0
#define SEG0_SET1_CSI_WGT_2X_RHT_TONES_A2_M		0x3000
#define SEG0_SET1_CSI_WGT_LFT_TONES_A2		0x42C0
#define SEG0_SET1_CSI_WGT_LFT_TONES_A2_M		0xC000
#define SEG0_SET1_CSI_WGT_RHT_TONES_A2		0x42C0
#define SEG0_SET1_CSI_WGT_RHT_TONES_A2_M		0x30000
#define SEG0_SET2_CSI_WGT_1X_LFT_TONES_A2		0x42C0
#define SEG0_SET2_CSI_WGT_1X_LFT_TONES_A2_M		0xC0000
#define SEG0_SET2_CSI_WGT_1X_RHT_TONES_A2		0x42C0
#define SEG0_SET2_CSI_WGT_1X_RHT_TONES_A2_M		0x300000
#define SEG0_SET2_CSI_WGT_2X_LFT_TONES_A2		0x42C0
#define SEG0_SET2_CSI_WGT_2X_LFT_TONES_A2_M		0xC00000
#define SEG0_SET2_CSI_WGT_2X_RHT_TONES_A2		0x42C0
#define SEG0_SET2_CSI_WGT_2X_RHT_TONES_A2_M		0x3000000
#define SEG0_SET2_CSI_WGT_LFT_TONES_A2		0x42C0
#define SEG0_SET2_CSI_WGT_LFT_TONES_A2_M		0xC000000
#define SEG0_SET2_CSI_WGT_RHT_TONES_A2		0x42C0
#define SEG0_SET2_CSI_WGT_RHT_TONES_A2_M		0x30000000
#define SEG1_SET1_CSI_WGT_1X_LFT_TONES_A2		0x42C0
#define SEG1_SET1_CSI_WGT_1X_LFT_TONES_A2_M		0xC0000000
#define SEG1_SET1_CSI_WGT_1X_RHT_TONES_A2		0x42C4
#define SEG1_SET1_CSI_WGT_1X_RHT_TONES_A2_M		0x3
#define SEG1_SET1_CSI_WGT_2X_LFT_TONES_A2		0x42C4
#define SEG1_SET1_CSI_WGT_2X_LFT_TONES_A2_M		0xC
#define SEG1_SET1_CSI_WGT_2X_RHT_TONES_A2		0x42C4
#define SEG1_SET1_CSI_WGT_2X_RHT_TONES_A2_M		0x30
#define SEG1_SET1_CSI_WGT_LFT_TONES_A2		0x42C4
#define SEG1_SET1_CSI_WGT_LFT_TONES_A2_M		0xC0
#define SEG1_SET1_CSI_WGT_RHT_TONES_A2		0x42C4
#define SEG1_SET1_CSI_WGT_RHT_TONES_A2_M		0x300
#define SEG1_SET2_CSI_WGT_1X_LFT_TONES_A2		0x42C4
#define SEG1_SET2_CSI_WGT_1X_LFT_TONES_A2_M		0xC00
#define SEG1_SET2_CSI_WGT_1X_RHT_TONES_A2		0x42C4
#define SEG1_SET2_CSI_WGT_1X_RHT_TONES_A2_M		0x3000
#define SEG1_SET2_CSI_WGT_2X_LFT_TONES_A2		0x42C4
#define SEG1_SET2_CSI_WGT_2X_LFT_TONES_A2_M		0xC000
#define SEG1_SET2_CSI_WGT_2X_RHT_TONES_A2		0x42C4
#define SEG1_SET2_CSI_WGT_2X_RHT_TONES_A2_M		0x30000
#define SEG1_SET2_CSI_WGT_LFT_TONES_A2		0x42C4
#define SEG1_SET2_CSI_WGT_LFT_TONES_A2_M		0xC0000
#define SEG1_SET2_CSI_WGT_RHT_TONES_A2		0x42C4
#define SEG1_SET2_CSI_WGT_RHT_TONES_A2_M		0x300000
#define CSI_WGT_RSSI_BYPASS_EN_A2		0x42C4
#define CSI_WGT_RSSI_BYPASS_EN_A2_M		0x400000
#define SEG0_SET1_CSI_WGT_EN_A2		0x42C4
#define SEG0_SET1_CSI_WGT_EN_A2_M		0x800000
#define SEG0_SET2_CSI_WGT_EN_A2		0x42C4
#define SEG0_SET2_CSI_WGT_EN_A2_M		0x1000000
#define SEG1_SET1_CSI_WGT_EN_A2		0x42C4
#define SEG1_SET1_CSI_WGT_EN_A2_M		0x2000000
#define SEG1_SET2_CSI_WGT_EN_A2		0x42C4
#define SEG1_SET2_CSI_WGT_EN_A2_M		0x4000000
#define PROCR_MAX_NSTS_SMO_HW_A2		0x42D0
#define PROCR_MAX_NSTS_SMO_HW_A2_M		0x3
#define PROCR_NOISE_RE_EST_HE_TB_EN_A2		0x42D0
#define PROCR_NOISE_RE_EST_HE_TB_EN_A2_M		0x4
#define PROCR_NOISE_RE_EST_HE_EN_A2		0x42D0
#define PROCR_NOISE_RE_EST_HE_EN_A2_M		0x8
#define PROCR_NOISE_RE_EST_HT_EN_A2		0x42D0
#define PROCR_NOISE_RE_EST_HT_EN_A2_M		0x10
#define PROCR_NOISE_RE_EST_VHT_EN_A2		0x42D0
#define PROCR_NOISE_RE_EST_VHT_EN_A2_M		0x20
#define HE_EXTRA_TONE_CHSMO_EN_A2		0x42D4
#define HE_EXTRA_TONE_CHSMO_EN_A2_M		0x1
#define RPT_TONE_EVM_IDX_A2		0x42D8
#define RPT_TONE_EVM_IDX_A2_M		0x7FF
#define SFCTR_AWGN_BCC_1SS_MCS0_A2		0x42D8
#define SFCTR_AWGN_BCC_1SS_MCS0_A2_M		0x1F800
#define SFCTR_AWGN_BCC_1SS_MCS1_A2		0x42D8
#define SFCTR_AWGN_BCC_1SS_MCS1_A2_M		0x7E0000
#define SFCTR_AWGN_BCC_1SS_MCS2_A2		0x42D8
#define SFCTR_AWGN_BCC_1SS_MCS2_A2_M		0x1F800000
#define LLR_COEF_A2		0x42D8
#define LLR_COEF_A2_M		0xE0000000
#define SFCTR_AWGN_BCC_1SS_MCS3_A2		0x42DC
#define SFCTR_AWGN_BCC_1SS_MCS3_A2_M		0x3F
#define SFCTR_AWGN_BCC_1SS_MCS4_A2		0x42DC
#define SFCTR_AWGN_BCC_1SS_MCS4_A2_M		0xFC0
#define SFCTR_AWGN_BCC_1SS_MCS5_A2		0x42DC
#define SFCTR_AWGN_BCC_1SS_MCS5_A2_M		0x3F000
#define SFCTR_AWGN_BCC_1SS_MCS6_A2		0x42DC
#define SFCTR_AWGN_BCC_1SS_MCS6_A2_M		0xFC0000
#define SFCTR_AWGN_BCC_1SS_MCS7_A2		0x42DC
#define SFCTR_AWGN_BCC_1SS_MCS7_A2_M		0x3F000000
#define UPD_SYM_EVM_A2		0x42DC
#define UPD_SYM_EVM_A2_M		0xC0000000
#define SFCTR_AWGN_BCC_1SS_MCS8_A2		0x42E0
#define SFCTR_AWGN_BCC_1SS_MCS8_A2_M		0x3F
#define SFCTR_AWGN_BCC_1SS_MCS9_A2		0x42E0
#define SFCTR_AWGN_BCC_1SS_MCS9_A2_M		0xFC0
#define SFCTR_AWGN_BCC_2SS_MCS0_A2		0x42E0
#define SFCTR_AWGN_BCC_2SS_MCS0_A2_M		0x3F000
#define SFCTR_AWGN_BCC_2SS_MCS1_A2		0x42E0
#define SFCTR_AWGN_BCC_2SS_MCS1_A2_M		0xFC0000
#define SFCTR_AWGN_BCC_2SS_MCS2_A2		0x42E0
#define SFCTR_AWGN_BCC_2SS_MCS2_A2_M		0x3F000000
#define DCM_BINARY_CSI_WGT_A2		0x42E0
#define DCM_BINARY_CSI_WGT_A2_M		0x40000000
#define DCM_COMBINE_EN_A2		0x42E0
#define DCM_COMBINE_EN_A2_M		0x80000000
#define SFCTR_AWGN_BCC_2SS_MCS3_A2		0x42E4
#define SFCTR_AWGN_BCC_2SS_MCS3_A2_M		0x3F
#define SFCTR_AWGN_BCC_2SS_MCS4_A2		0x42E4
#define SFCTR_AWGN_BCC_2SS_MCS4_A2_M		0xFC0
#define SFCTR_AWGN_BCC_2SS_MCS5_A2		0x42E4
#define SFCTR_AWGN_BCC_2SS_MCS5_A2_M		0x3F000
#define SFCTR_AWGN_BCC_2SS_MCS6_A2		0x42E4
#define SFCTR_AWGN_BCC_2SS_MCS6_A2_M		0xFC0000
#define SFCTR_AWGN_BCC_2SS_MCS7_A2		0x42E4
#define SFCTR_AWGN_BCC_2SS_MCS7_A2_M		0x3F000000
#define EVM_RPT_OFST_EN_A2		0x42E4
#define EVM_RPT_OFST_EN_A2_M		0x40000000
#define LEGACY_2R_ANOTHER_SFCTR_EN_A2		0x42E4
#define LEGACY_2R_ANOTHER_SFCTR_EN_A2_M		0x80000000
#define SFCTR_AWGN_BCC_2SS_MCS8_A2		0x42E8
#define SFCTR_AWGN_BCC_2SS_MCS8_A2_M		0x3F
#define SFCTR_AWGN_BCC_2SS_MCS9_A2		0x42E8
#define SFCTR_AWGN_BCC_2SS_MCS9_A2_M		0xFC0
#define SFCTR_AWGN_BCC_3SS_MCS0_A2		0x42E8
#define SFCTR_AWGN_BCC_3SS_MCS0_A2_M		0x3F000
#define SFCTR_AWGN_BCC_3SS_MCS1_A2		0x42E8
#define SFCTR_AWGN_BCC_3SS_MCS1_A2_M		0xFC0000
#define SFCTR_AWGN_BCC_3SS_MCS2_A2		0x42E8
#define SFCTR_AWGN_BCC_3SS_MCS2_A2_M		0x3F000000
#define DIFF_NLM_FOR_CHANNEL_EN_A2		0x42E8
#define DIFF_NLM_FOR_CHANNEL_EN_A2_M		0x40000000
#define SFCTR_AWGN_BCC_3SS_MCS3_A2		0x42EC
#define SFCTR_AWGN_BCC_3SS_MCS3_A2_M		0x3F
#define SFCTR_AWGN_BCC_3SS_MCS4_A2		0x42EC
#define SFCTR_AWGN_BCC_3SS_MCS4_A2_M		0xFC0
#define SFCTR_AWGN_BCC_3SS_MCS5_A2		0x42EC
#define SFCTR_AWGN_BCC_3SS_MCS5_A2_M		0x3F000
#define SFCTR_AWGN_BCC_3SS_MCS6_A2		0x42EC
#define SFCTR_AWGN_BCC_3SS_MCS6_A2_M		0xFC0000
#define SFCTR_AWGN_BCC_3SS_MCS7_A2		0x42EC
#define SFCTR_AWGN_BCC_3SS_MCS7_A2_M		0x3F000000
#define SFCTR_AWGN_BCC_3SS_MCS8_A2		0x42F0
#define SFCTR_AWGN_BCC_3SS_MCS8_A2_M		0x3F
#define SFCTR_AWGN_BCC_3SS_MCS9_A2		0x42F0
#define SFCTR_AWGN_BCC_3SS_MCS9_A2_M		0xFC0
#define SFCTR_AWGN_BCC_4SS_MCS0_A2		0x42F0
#define SFCTR_AWGN_BCC_4SS_MCS0_A2_M		0x3F000
#define SFCTR_AWGN_BCC_4SS_MCS1_A2		0x42F0
#define SFCTR_AWGN_BCC_4SS_MCS1_A2_M		0xFC0000
#define SFCTR_AWGN_BCC_4SS_MCS2_A2		0x42F0
#define SFCTR_AWGN_BCC_4SS_MCS2_A2_M		0x3F000000
#define SFCTR_AWGN_BCC_4SS_MCS3_A2		0x42F4
#define SFCTR_AWGN_BCC_4SS_MCS3_A2_M		0x3F
#define SFCTR_AWGN_BCC_4SS_MCS4_A2		0x42F4
#define SFCTR_AWGN_BCC_4SS_MCS4_A2_M		0xFC0
#define SFCTR_AWGN_BCC_4SS_MCS5_A2		0x42F4
#define SFCTR_AWGN_BCC_4SS_MCS5_A2_M		0x3F000
#define SFCTR_AWGN_BCC_4SS_MCS6_A2		0x42F4
#define SFCTR_AWGN_BCC_4SS_MCS6_A2_M		0xFC0000
#define SFCTR_AWGN_BCC_4SS_MCS7_A2		0x42F4
#define SFCTR_AWGN_BCC_4SS_MCS7_A2_M		0x3F000000
#define SFCTR_AWGN_BCC_4SS_MCS8_A2		0x42F8
#define SFCTR_AWGN_BCC_4SS_MCS8_A2_M		0x3F
#define SFCTR_AWGN_BCC_4SS_MCS9_A2		0x42F8
#define SFCTR_AWGN_BCC_4SS_MCS9_A2_M		0xFC0
#define SFCTR_AWGN_LDPC_1SS_MCS0_A2		0x42F8
#define SFCTR_AWGN_LDPC_1SS_MCS0_A2_M		0x3F000
#define SFCTR_AWGN_LDPC_1SS_MCS1_A2		0x42F8
#define SFCTR_AWGN_LDPC_1SS_MCS1_A2_M		0xFC0000
#define SFCTR_AWGN_LDPC_1SS_MCS10_A2		0x42F8
#define SFCTR_AWGN_LDPC_1SS_MCS10_A2_M		0x3F000000
#define SFCTR_AWGN_LDPC_1SS_MCS11_A2		0x42FC
#define SFCTR_AWGN_LDPC_1SS_MCS11_A2_M		0x3F
#define SFCTR_AWGN_LDPC_1SS_MCS2_A2		0x42FC
#define SFCTR_AWGN_LDPC_1SS_MCS2_A2_M		0xFC0
#define SFCTR_AWGN_LDPC_1SS_MCS3_A2		0x42FC
#define SFCTR_AWGN_LDPC_1SS_MCS3_A2_M		0x3F000
#define SFCTR_AWGN_LDPC_1SS_MCS4_A2		0x42FC
#define SFCTR_AWGN_LDPC_1SS_MCS4_A2_M		0xFC0000
#define SFCTR_AWGN_LDPC_1SS_MCS5_A2		0x42FC
#define SFCTR_AWGN_LDPC_1SS_MCS5_A2_M		0x3F000000
#define SFCTR_AWGN_LDPC_1SS_MCS6_A2		0x4300
#define SFCTR_AWGN_LDPC_1SS_MCS6_A2_M		0x3F
#define SFCTR_AWGN_LDPC_1SS_MCS7_A2		0x4300
#define SFCTR_AWGN_LDPC_1SS_MCS7_A2_M		0xFC0
#define SFCTR_AWGN_LDPC_1SS_MCS8_A2		0x4300
#define SFCTR_AWGN_LDPC_1SS_MCS8_A2_M		0x3F000
#define SFCTR_AWGN_LDPC_1SS_MCS9_A2		0x4300
#define SFCTR_AWGN_LDPC_1SS_MCS9_A2_M		0xFC0000
#define SFCTR_AWGN_LDPC_2SS_MCS0_A2		0x4300
#define SFCTR_AWGN_LDPC_2SS_MCS0_A2_M		0x3F000000
#define SFCTR_AWGN_LDPC_2SS_MCS1_A2		0x4304
#define SFCTR_AWGN_LDPC_2SS_MCS1_A2_M		0x3F
#define SFCTR_AWGN_LDPC_2SS_MCS10_A2		0x4304
#define SFCTR_AWGN_LDPC_2SS_MCS10_A2_M		0xFC0
#define SFCTR_AWGN_LDPC_2SS_MCS11_A2		0x4304
#define SFCTR_AWGN_LDPC_2SS_MCS11_A2_M		0x3F000
#define SFCTR_AWGN_LDPC_2SS_MCS2_A2		0x4304
#define SFCTR_AWGN_LDPC_2SS_MCS2_A2_M		0xFC0000
#define SFCTR_AWGN_LDPC_2SS_MCS3_A2		0x4304
#define SFCTR_AWGN_LDPC_2SS_MCS3_A2_M		0x3F000000
#define SFCTR_AWGN_LDPC_2SS_MCS4_A2		0x4308
#define SFCTR_AWGN_LDPC_2SS_MCS4_A2_M		0x3F
#define SFCTR_AWGN_LDPC_2SS_MCS5_A2		0x4308
#define SFCTR_AWGN_LDPC_2SS_MCS5_A2_M		0xFC0
#define SFCTR_AWGN_LDPC_2SS_MCS6_A2		0x4308
#define SFCTR_AWGN_LDPC_2SS_MCS6_A2_M		0x3F000
#define SFCTR_AWGN_LDPC_2SS_MCS7_A2		0x4308
#define SFCTR_AWGN_LDPC_2SS_MCS7_A2_M		0xFC0000
#define SFCTR_AWGN_LDPC_2SS_MCS8_A2		0x4308
#define SFCTR_AWGN_LDPC_2SS_MCS8_A2_M		0x3F000000
#define SFCTR_AWGN_LDPC_2SS_MCS9_A2		0x430C
#define SFCTR_AWGN_LDPC_2SS_MCS9_A2_M		0x3F
#define SFCTR_AWGN_LDPC_3SS_MCS0_A2		0x430C
#define SFCTR_AWGN_LDPC_3SS_MCS0_A2_M		0xFC0
#define SFCTR_AWGN_LDPC_3SS_MCS1_A2		0x430C
#define SFCTR_AWGN_LDPC_3SS_MCS1_A2_M		0x3F000
#define SFCTR_AWGN_LDPC_3SS_MCS10_A2		0x430C
#define SFCTR_AWGN_LDPC_3SS_MCS10_A2_M		0xFC0000
#define SFCTR_AWGN_LDPC_3SS_MCS11_A2		0x430C
#define SFCTR_AWGN_LDPC_3SS_MCS11_A2_M		0x3F000000
#define SFCTR_AWGN_LDPC_3SS_MCS2_A2		0x4310
#define SFCTR_AWGN_LDPC_3SS_MCS2_A2_M		0x3F
#define SFCTR_AWGN_LDPC_3SS_MCS3_A2		0x4310
#define SFCTR_AWGN_LDPC_3SS_MCS3_A2_M		0xFC0
#define SFCTR_AWGN_LDPC_3SS_MCS4_A2		0x4310
#define SFCTR_AWGN_LDPC_3SS_MCS4_A2_M		0x3F000
#define SFCTR_AWGN_LDPC_3SS_MCS5_A2		0x4310
#define SFCTR_AWGN_LDPC_3SS_MCS5_A2_M		0xFC0000
#define SFCTR_AWGN_LDPC_3SS_MCS6_A2		0x4310
#define SFCTR_AWGN_LDPC_3SS_MCS6_A2_M		0x3F000000
#define SFCTR_AWGN_LDPC_3SS_MCS7_A2		0x4314
#define SFCTR_AWGN_LDPC_3SS_MCS7_A2_M		0x3F
#define SFCTR_AWGN_LDPC_3SS_MCS8_A2		0x4314
#define SFCTR_AWGN_LDPC_3SS_MCS8_A2_M		0xFC0
#define SFCTR_AWGN_LDPC_3SS_MCS9_A2		0x4314
#define SFCTR_AWGN_LDPC_3SS_MCS9_A2_M		0x3F000
#define SFCTR_AWGN_LDPC_4SS_MCS0_A2		0x4314
#define SFCTR_AWGN_LDPC_4SS_MCS0_A2_M		0xFC0000
#define SFCTR_AWGN_LDPC_4SS_MCS1_A2		0x4314
#define SFCTR_AWGN_LDPC_4SS_MCS1_A2_M		0x3F000000
#define SFCTR_AWGN_LDPC_4SS_MCS10_A2		0x4318
#define SFCTR_AWGN_LDPC_4SS_MCS10_A2_M		0x3F
#define SFCTR_AWGN_LDPC_4SS_MCS11_A2		0x4318
#define SFCTR_AWGN_LDPC_4SS_MCS11_A2_M		0xFC0
#define SFCTR_AWGN_LDPC_4SS_MCS2_A2		0x4318
#define SFCTR_AWGN_LDPC_4SS_MCS2_A2_M		0x3F000
#define SFCTR_AWGN_LDPC_4SS_MCS3_A2		0x4318
#define SFCTR_AWGN_LDPC_4SS_MCS3_A2_M		0xFC0000
#define SFCTR_AWGN_LDPC_4SS_MCS4_A2		0x4318
#define SFCTR_AWGN_LDPC_4SS_MCS4_A2_M		0x3F000000
#define SFCTR_AWGN_LDPC_4SS_MCS5_A2		0x431C
#define SFCTR_AWGN_LDPC_4SS_MCS5_A2_M		0x3F
#define SFCTR_AWGN_LDPC_4SS_MCS6_A2		0x431C
#define SFCTR_AWGN_LDPC_4SS_MCS6_A2_M		0xFC0
#define SFCTR_AWGN_LDPC_4SS_MCS7_A2		0x431C
#define SFCTR_AWGN_LDPC_4SS_MCS7_A2_M		0x3F000
#define SFCTR_AWGN_LDPC_4SS_MCS8_A2		0x431C
#define SFCTR_AWGN_LDPC_4SS_MCS8_A2_M		0xFC0000
#define SFCTR_AWGN_LDPC_4SS_MCS9_A2		0x431C
#define SFCTR_AWGN_LDPC_4SS_MCS9_A2_M		0x3F000000
#define SFCTR_AWGN_LAGCY_12M_A2		0x4320
#define SFCTR_AWGN_LAGCY_12M_A2_M		0x3F
#define SFCTR_AWGN_LAGCY_18M_A2		0x4320
#define SFCTR_AWGN_LAGCY_18M_A2_M		0xFC0
#define SFCTR_AWGN_LAGCY_24M_A2		0x4320
#define SFCTR_AWGN_LAGCY_24M_A2_M		0x3F000
#define SFCTR_AWGN_LAGCY_36M_A2		0x4320
#define SFCTR_AWGN_LAGCY_36M_A2_M		0xFC0000
#define SFCTR_AWGN_LAGCY_48M_A2		0x4320
#define SFCTR_AWGN_LAGCY_48M_A2_M		0x3F000000
#define SFCTR_AWGN_LAGCY_54M_A2		0x4324
#define SFCTR_AWGN_LAGCY_54M_A2_M		0x3F
#define SFCTR_AWGN_LAGCY_6M_A2		0x4324
#define SFCTR_AWGN_LAGCY_6M_A2_M		0xFC0
#define SFCTR_AWGN_LAGCY_9M_A2		0x4324
#define SFCTR_AWGN_LAGCY_9M_A2_M		0x3F000
#define SFCTR_CH_BCC_1SS_MCS0_A2		0x4324
#define SFCTR_CH_BCC_1SS_MCS0_A2_M		0xFC0000
#define SFCTR_CH_BCC_1SS_MCS1_A2		0x4324
#define SFCTR_CH_BCC_1SS_MCS1_A2_M		0x3F000000
#define SFCTR_CH_BCC_1SS_MCS2_A2		0x4328
#define SFCTR_CH_BCC_1SS_MCS2_A2_M		0x3F
#define SFCTR_CH_BCC_1SS_MCS3_A2		0x4328
#define SFCTR_CH_BCC_1SS_MCS3_A2_M		0xFC0
#define SFCTR_CH_BCC_1SS_MCS4_A2		0x4328
#define SFCTR_CH_BCC_1SS_MCS4_A2_M		0x3F000
#define SFCTR_CH_BCC_1SS_MCS5_A2		0x4328
#define SFCTR_CH_BCC_1SS_MCS5_A2_M		0xFC0000
#define SFCTR_CH_BCC_1SS_MCS6_A2		0x4328
#define SFCTR_CH_BCC_1SS_MCS6_A2_M		0x3F000000
#define SFCTR_CH_BCC_1SS_MCS7_A2		0x432C
#define SFCTR_CH_BCC_1SS_MCS7_A2_M		0x3F
#define SFCTR_CH_BCC_1SS_MCS8_A2		0x432C
#define SFCTR_CH_BCC_1SS_MCS8_A2_M		0xFC0
#define SFCTR_CH_BCC_1SS_MCS9_A2		0x432C
#define SFCTR_CH_BCC_1SS_MCS9_A2_M		0x3F000
#define SFCTR_CH_BCC_2SS_MCS0_A2		0x432C
#define SFCTR_CH_BCC_2SS_MCS0_A2_M		0xFC0000
#define SFCTR_CH_BCC_2SS_MCS1_A2		0x432C
#define SFCTR_CH_BCC_2SS_MCS1_A2_M		0x3F000000
#define SFCTR_CH_BCC_2SS_MCS2_A2		0x4330
#define SFCTR_CH_BCC_2SS_MCS2_A2_M		0x3F
#define SFCTR_CH_BCC_2SS_MCS3_A2		0x4330
#define SFCTR_CH_BCC_2SS_MCS3_A2_M		0xFC0
#define SFCTR_CH_BCC_2SS_MCS4_A2		0x4330
#define SFCTR_CH_BCC_2SS_MCS4_A2_M		0x3F000
#define SFCTR_CH_BCC_2SS_MCS5_A2		0x4330
#define SFCTR_CH_BCC_2SS_MCS5_A2_M		0xFC0000
#define SFCTR_CH_BCC_2SS_MCS6_A2		0x4330
#define SFCTR_CH_BCC_2SS_MCS6_A2_M		0x3F000000
#define SFCTR_CH_BCC_2SS_MCS7_A2		0x4334
#define SFCTR_CH_BCC_2SS_MCS7_A2_M		0x3F
#define SFCTR_CH_BCC_2SS_MCS8_A2		0x4334
#define SFCTR_CH_BCC_2SS_MCS8_A2_M		0xFC0
#define SFCTR_CH_BCC_2SS_MCS9_A2		0x4334
#define SFCTR_CH_BCC_2SS_MCS9_A2_M		0x3F000
#define SFCTR_CH_BCC_3SS_MCS0_A2		0x4334
#define SFCTR_CH_BCC_3SS_MCS0_A2_M		0xFC0000
#define SFCTR_CH_BCC_3SS_MCS1_A2		0x4334
#define SFCTR_CH_BCC_3SS_MCS1_A2_M		0x3F000000
#define SFCTR_CH_BCC_3SS_MCS2_A2		0x4338
#define SFCTR_CH_BCC_3SS_MCS2_A2_M		0x3F
#define SFCTR_CH_BCC_3SS_MCS3_A2		0x4338
#define SFCTR_CH_BCC_3SS_MCS3_A2_M		0xFC0
#define SFCTR_CH_BCC_3SS_MCS4_A2		0x4338
#define SFCTR_CH_BCC_3SS_MCS4_A2_M		0x3F000
#define SFCTR_CH_BCC_3SS_MCS5_A2		0x4338
#define SFCTR_CH_BCC_3SS_MCS5_A2_M		0xFC0000
#define SFCTR_CH_BCC_3SS_MCS6_A2		0x4338
#define SFCTR_CH_BCC_3SS_MCS6_A2_M		0x3F000000
#define SFCTR_CH_BCC_3SS_MCS7_A2		0x433C
#define SFCTR_CH_BCC_3SS_MCS7_A2_M		0x3F
#define SFCTR_CH_BCC_3SS_MCS8_A2		0x433C
#define SFCTR_CH_BCC_3SS_MCS8_A2_M		0xFC0
#define SFCTR_CH_BCC_3SS_MCS9_A2		0x433C
#define SFCTR_CH_BCC_3SS_MCS9_A2_M		0x3F000
#define SFCTR_CH_BCC_4SS_MCS0_A2		0x433C
#define SFCTR_CH_BCC_4SS_MCS0_A2_M		0xFC0000
#define SFCTR_CH_BCC_4SS_MCS1_A2		0x433C
#define SFCTR_CH_BCC_4SS_MCS1_A2_M		0x3F000000
#define SFCTR_CH_BCC_4SS_MCS2_A2		0x4340
#define SFCTR_CH_BCC_4SS_MCS2_A2_M		0x3F
#define SFCTR_CH_BCC_4SS_MCS3_A2		0x4340
#define SFCTR_CH_BCC_4SS_MCS3_A2_M		0xFC0
#define SFCTR_CH_BCC_4SS_MCS4_A2		0x4340
#define SFCTR_CH_BCC_4SS_MCS4_A2_M		0x3F000
#define SFCTR_CH_BCC_4SS_MCS5_A2		0x4340
#define SFCTR_CH_BCC_4SS_MCS5_A2_M		0xFC0000
#define SFCTR_CH_BCC_4SS_MCS6_A2		0x4340
#define SFCTR_CH_BCC_4SS_MCS6_A2_M		0x3F000000
#define SFCTR_CH_BCC_4SS_MCS7_A2		0x4344
#define SFCTR_CH_BCC_4SS_MCS7_A2_M		0x3F
#define SFCTR_CH_BCC_4SS_MCS8_A2		0x4344
#define SFCTR_CH_BCC_4SS_MCS8_A2_M		0xFC0
#define SFCTR_CH_BCC_4SS_MCS9_A2		0x4344
#define SFCTR_CH_BCC_4SS_MCS9_A2_M		0x3F000
#define SFCTR_CH_LDPC_1SS_MCS0_A2		0x4344
#define SFCTR_CH_LDPC_1SS_MCS0_A2_M		0xFC0000
#define SFCTR_CH_LDPC_1SS_MCS1_A2		0x4344
#define SFCTR_CH_LDPC_1SS_MCS1_A2_M		0x3F000000
#define SFCTR_CH_LDPC_1SS_MCS10_A2		0x4348
#define SFCTR_CH_LDPC_1SS_MCS10_A2_M		0x3F
#define SFCTR_CH_LDPC_1SS_MCS11_A2		0x4348
#define SFCTR_CH_LDPC_1SS_MCS11_A2_M		0xFC0
#define SFCTR_CH_LDPC_1SS_MCS2_A2		0x4348
#define SFCTR_CH_LDPC_1SS_MCS2_A2_M		0x3F000
#define SFCTR_CH_LDPC_1SS_MCS3_A2		0x4348
#define SFCTR_CH_LDPC_1SS_MCS3_A2_M		0xFC0000
#define SFCTR_CH_LDPC_1SS_MCS4_A2		0x4348
#define SFCTR_CH_LDPC_1SS_MCS4_A2_M		0x3F000000
#define SFCTR_CH_LDPC_1SS_MCS5_A2		0x434C
#define SFCTR_CH_LDPC_1SS_MCS5_A2_M		0x3F
#define SFCTR_CH_LDPC_1SS_MCS6_A2		0x434C
#define SFCTR_CH_LDPC_1SS_MCS6_A2_M		0xFC0
#define SFCTR_CH_LDPC_1SS_MCS7_A2		0x434C
#define SFCTR_CH_LDPC_1SS_MCS7_A2_M		0x3F000
#define SFCTR_CH_LDPC_1SS_MCS8_A2		0x434C
#define SFCTR_CH_LDPC_1SS_MCS8_A2_M		0xFC0000
#define SFCTR_CH_LDPC_1SS_MCS9_A2		0x434C
#define SFCTR_CH_LDPC_1SS_MCS9_A2_M		0x3F000000
#define SFCTR_CH_LDPC_2SS_MCS0_A2		0x4350
#define SFCTR_CH_LDPC_2SS_MCS0_A2_M		0x3F
#define SFCTR_CH_LDPC_2SS_MCS1_A2		0x4350
#define SFCTR_CH_LDPC_2SS_MCS1_A2_M		0xFC0
#define SFCTR_CH_LDPC_2SS_MCS10_A2		0x4350
#define SFCTR_CH_LDPC_2SS_MCS10_A2_M		0x3F000
#define SFCTR_CH_LDPC_2SS_MCS11_A2		0x4350
#define SFCTR_CH_LDPC_2SS_MCS11_A2_M		0xFC0000
#define SFCTR_CH_LDPC_2SS_MCS2_A2		0x4350
#define SFCTR_CH_LDPC_2SS_MCS2_A2_M		0x3F000000
#define SFCTR_CH_LDPC_2SS_MCS3_A2		0x4354
#define SFCTR_CH_LDPC_2SS_MCS3_A2_M		0x3F
#define SFCTR_CH_LDPC_2SS_MCS4_A2		0x4354
#define SFCTR_CH_LDPC_2SS_MCS4_A2_M		0xFC0
#define SFCTR_CH_LDPC_2SS_MCS5_A2		0x4354
#define SFCTR_CH_LDPC_2SS_MCS5_A2_M		0x3F000
#define SFCTR_CH_LDPC_2SS_MCS6_A2		0x4354
#define SFCTR_CH_LDPC_2SS_MCS6_A2_M		0xFC0000
#define SFCTR_CH_LDPC_2SS_MCS7_A2		0x4354
#define SFCTR_CH_LDPC_2SS_MCS7_A2_M		0x3F000000
#define SFCTR_CH_LDPC_2SS_MCS8_A2		0x4358
#define SFCTR_CH_LDPC_2SS_MCS8_A2_M		0x3F
#define SFCTR_CH_LDPC_2SS_MCS9_A2		0x4358
#define SFCTR_CH_LDPC_2SS_MCS9_A2_M		0xFC0
#define SFCTR_CH_LDPC_3SS_MCS0_A2		0x4358
#define SFCTR_CH_LDPC_3SS_MCS0_A2_M		0x3F000
#define SFCTR_CH_LDPC_3SS_MCS1_A2		0x4358
#define SFCTR_CH_LDPC_3SS_MCS1_A2_M		0xFC0000
#define SFCTR_CH_LDPC_3SS_MCS10_A2		0x4358
#define SFCTR_CH_LDPC_3SS_MCS10_A2_M		0x3F000000
#define SFCTR_CH_LDPC_3SS_MCS11_A2		0x435C
#define SFCTR_CH_LDPC_3SS_MCS11_A2_M		0x3F
#define SFCTR_CH_LDPC_3SS_MCS2_A2		0x435C
#define SFCTR_CH_LDPC_3SS_MCS2_A2_M		0xFC0
#define SFCTR_CH_LDPC_3SS_MCS3_A2		0x435C
#define SFCTR_CH_LDPC_3SS_MCS3_A2_M		0x3F000
#define SFCTR_CH_LDPC_3SS_MCS4_A2		0x435C
#define SFCTR_CH_LDPC_3SS_MCS4_A2_M		0xFC0000
#define SFCTR_CH_LDPC_3SS_MCS5_A2		0x435C
#define SFCTR_CH_LDPC_3SS_MCS5_A2_M		0x3F000000
#define SFCTR_CH_LDPC_3SS_MCS6_A2		0x4360
#define SFCTR_CH_LDPC_3SS_MCS6_A2_M		0x3F
#define SFCTR_CH_LDPC_3SS_MCS7_A2		0x4360
#define SFCTR_CH_LDPC_3SS_MCS7_A2_M		0xFC0
#define SFCTR_CH_LDPC_3SS_MCS8_A2		0x4360
#define SFCTR_CH_LDPC_3SS_MCS8_A2_M		0x3F000
#define SFCTR_CH_LDPC_3SS_MCS9_A2		0x4360
#define SFCTR_CH_LDPC_3SS_MCS9_A2_M		0xFC0000
#define SFCTR_CH_LDPC_4SS_MCS0_A2		0x4360
#define SFCTR_CH_LDPC_4SS_MCS0_A2_M		0x3F000000
#define SFCTR_CH_LDPC_4SS_MCS1_A2		0x4364
#define SFCTR_CH_LDPC_4SS_MCS1_A2_M		0x3F
#define SFCTR_CH_LDPC_4SS_MCS10_A2		0x4364
#define SFCTR_CH_LDPC_4SS_MCS10_A2_M		0xFC0
#define SFCTR_CH_LDPC_4SS_MCS11_A2		0x4364
#define SFCTR_CH_LDPC_4SS_MCS11_A2_M		0x3F000
#define SFCTR_CH_LDPC_4SS_MCS2_A2		0x4364
#define SFCTR_CH_LDPC_4SS_MCS2_A2_M		0xFC0000
#define SFCTR_CH_LDPC_4SS_MCS3_A2		0x4364
#define SFCTR_CH_LDPC_4SS_MCS3_A2_M		0x3F000000
#define SFCTR_CH_LDPC_4SS_MCS4_A2		0x4368
#define SFCTR_CH_LDPC_4SS_MCS4_A2_M		0x3F
#define SFCTR_CH_LDPC_4SS_MCS5_A2		0x4368
#define SFCTR_CH_LDPC_4SS_MCS5_A2_M		0xFC0
#define SFCTR_CH_LDPC_4SS_MCS6_A2		0x4368
#define SFCTR_CH_LDPC_4SS_MCS6_A2_M		0x3F000
#define SFCTR_CH_LDPC_4SS_MCS7_A2		0x4368
#define SFCTR_CH_LDPC_4SS_MCS7_A2_M		0xFC0000
#define SFCTR_CH_LDPC_4SS_MCS8_A2		0x4368
#define SFCTR_CH_LDPC_4SS_MCS8_A2_M		0x3F000000
#define SFCTR_CH_LDPC_4SS_MCS9_A2		0x436C
#define SFCTR_CH_LDPC_4SS_MCS9_A2_M		0x3F
#define SFCTR_CH_LAGCY_12M_A2		0x436C
#define SFCTR_CH_LAGCY_12M_A2_M		0xFC0
#define SFCTR_CH_LAGCY_18M_A2		0x436C
#define SFCTR_CH_LAGCY_18M_A2_M		0x3F000
#define SFCTR_CH_LAGCY_24M_A2		0x436C
#define SFCTR_CH_LAGCY_24M_A2_M		0xFC0000
#define SFCTR_CH_LAGCY_36M_A2		0x436C
#define SFCTR_CH_LAGCY_36M_A2_M		0x3F000000
#define SFCTR_CH_LAGCY_48M_A2		0x4370
#define SFCTR_CH_LAGCY_48M_A2_M		0x3F
#define SFCTR_CH_LAGCY_54M_A2		0x4370
#define SFCTR_CH_LAGCY_54M_A2_M		0xFC0
#define SFCTR_CH_LAGCY_6M_A2		0x4370
#define SFCTR_CH_LAGCY_6M_A2_M		0x3F000
#define SFCTR_CH_LAGCY_9M_A2		0x4370
#define SFCTR_CH_LAGCY_9M_A2_M		0xFC0000
#define FCTR_AWGN_LAGCY_2R_A2		0x4370
#define FCTR_AWGN_LAGCY_2R_A2_M		0xF000000
#define FCTR_CH_LAGCY_2R_A2		0x4370
#define FCTR_CH_LAGCY_2R_A2_M		0xF0000000
#define FCTR_BCC_STBC_CH_16QAM_A2		0x4374
#define FCTR_BCC_STBC_CH_16QAM_A2_M		0xF
#define FCTR_BCC_STBC_CH_256QAM_A2		0x4374
#define FCTR_BCC_STBC_CH_256QAM_A2_M		0xF0
#define FCTR_BCC_STBC_CH_64QAM_A2		0x4374
#define FCTR_BCC_STBC_CH_64QAM_A2_M		0xF00
#define FCTR_BCC_STBC_CH_BPSK_A2		0x4374
#define FCTR_BCC_STBC_CH_BPSK_A2_M		0xF000
#define FCTR_BCC_STBC_CH_QPSK_A2		0x4374
#define FCTR_BCC_STBC_CH_QPSK_A2_M		0xF0000
#define FCTR_BCC_STBC_I_16QAM_A2		0x4374
#define FCTR_BCC_STBC_I_16QAM_A2_M		0xF00000
#define FCTR_BCC_STBC_I_256QAM_A2		0x4374
#define FCTR_BCC_STBC_I_256QAM_A2_M		0xF000000
#define FCTR_BCC_STBC_I_64QAM_A2		0x4374
#define FCTR_BCC_STBC_I_64QAM_A2_M		0xF0000000
#define FCTR_BCC_STBC_I_BPSK_A2		0x4378
#define FCTR_BCC_STBC_I_BPSK_A2_M		0xF
#define FCTR_BCC_STBC_I_QPSK_A2		0x4378
#define FCTR_BCC_STBC_I_QPSK_A2_M		0xF0
#define FCTR_HE_BCC_1SS_CH_16QAM_A2		0x4378
#define FCTR_HE_BCC_1SS_CH_16QAM_A2_M		0xF00
#define FCTR_HE_BCC_1SS_CH_256QAM_A2		0x4378
#define FCTR_HE_BCC_1SS_CH_256QAM_A2_M		0xF000
#define FCTR_HE_BCC_1SS_CH_64QAM_A2		0x4378
#define FCTR_HE_BCC_1SS_CH_64QAM_A2_M		0xF0000
#define FCTR_HE_BCC_1SS_CH_BPSK_A2		0x4378
#define FCTR_HE_BCC_1SS_CH_BPSK_A2_M		0xF00000
#define FCTR_HE_BCC_1SS_CH_QPSK_A2		0x4378
#define FCTR_HE_BCC_1SS_CH_QPSK_A2_M		0xF000000
#define FCTR_HE_BCC_1SS_I_16QAM_A2		0x4378
#define FCTR_HE_BCC_1SS_I_16QAM_A2_M		0xF0000000
#define FCTR_HE_BCC_1SS_I_256QAM_A2		0x437C
#define FCTR_HE_BCC_1SS_I_256QAM_A2_M		0xF
#define FCTR_HE_BCC_1SS_I_64QAM_A2		0x437C
#define FCTR_HE_BCC_1SS_I_64QAM_A2_M		0xF0
#define FCTR_HE_BCC_1SS_I_BPSK_A2		0x437C
#define FCTR_HE_BCC_1SS_I_BPSK_A2_M		0xF00
#define FCTR_HE_BCC_1SS_I_QPSK_A2		0x437C
#define FCTR_HE_BCC_1SS_I_QPSK_A2_M		0xF000
#define FCTR_HE_BCC_2SS_CH_16QAM_A2		0x437C
#define FCTR_HE_BCC_2SS_CH_16QAM_A2_M		0xF0000
#define FCTR_HE_BCC_2SS_CH_256QAM_A2		0x437C
#define FCTR_HE_BCC_2SS_CH_256QAM_A2_M		0xF00000
#define FCTR_HE_BCC_2SS_CH_64QAM_A2		0x437C
#define FCTR_HE_BCC_2SS_CH_64QAM_A2_M		0xF000000
#define FCTR_HE_BCC_2SS_CH_BPSK_A2		0x437C
#define FCTR_HE_BCC_2SS_CH_BPSK_A2_M		0xF0000000
#define FCTR_HE_BCC_2SS_CH_QPSK_A2		0x4380
#define FCTR_HE_BCC_2SS_CH_QPSK_A2_M		0xF
#define FCTR_HE_BCC_2SS_I_16QAM_A2		0x4380
#define FCTR_HE_BCC_2SS_I_16QAM_A2_M		0xF0
#define FCTR_HE_BCC_2SS_I_256QAM_A2		0x4380
#define FCTR_HE_BCC_2SS_I_256QAM_A2_M		0xF00
#define FCTR_HE_BCC_2SS_I_64QAM_A2		0x4380
#define FCTR_HE_BCC_2SS_I_64QAM_A2_M		0xF000
#define FCTR_HE_BCC_2SS_I_BPSK_A2		0x4380
#define FCTR_HE_BCC_2SS_I_BPSK_A2_M		0xF0000
#define FCTR_HE_BCC_2SS_I_QPSK_A2		0x4380
#define FCTR_HE_BCC_2SS_I_QPSK_A2_M		0xF00000
#define FCTR_HE_BCC_STBC_CH_16QAM_A2		0x4380
#define FCTR_HE_BCC_STBC_CH_16QAM_A2_M		0xF000000
#define FCTR_HE_BCC_STBC_CH_256QAM_A2		0x4380
#define FCTR_HE_BCC_STBC_CH_256QAM_A2_M		0xF0000000
#define FCTR_HE_BCC_STBC_CH_64QAM_A2		0x4384
#define FCTR_HE_BCC_STBC_CH_64QAM_A2_M		0xF
#define FCTR_HE_BCC_STBC_CH_BPSK_A2		0x4384
#define FCTR_HE_BCC_STBC_CH_BPSK_A2_M		0xF0
#define FCTR_HE_BCC_STBC_CH_QPSK_A2		0x4384
#define FCTR_HE_BCC_STBC_CH_QPSK_A2_M		0xF00
#define FCTR_HE_BCC_STBC_I_16QAM_A2		0x4384
#define FCTR_HE_BCC_STBC_I_16QAM_A2_M		0xF000
#define FCTR_HE_BCC_STBC_I_256QAM_A2		0x4384
#define FCTR_HE_BCC_STBC_I_256QAM_A2_M		0xF0000
#define FCTR_HE_BCC_STBC_I_64QAM_A2		0x4384
#define FCTR_HE_BCC_STBC_I_64QAM_A2_M		0xF00000
#define FCTR_HE_BCC_STBC_I_BPSK_A2		0x4384
#define FCTR_HE_BCC_STBC_I_BPSK_A2_M		0xF000000
#define FCTR_HE_BCC_STBC_I_QPSK_A2		0x4384
#define FCTR_HE_BCC_STBC_I_QPSK_A2_M		0xF0000000
#define FCTR_HE_LDPC_1SS_CH_A2		0x4388
#define FCTR_HE_LDPC_1SS_CH_A2_M		0xF
#define FCTR_HE_LDPC_1SS_I_A2		0x4388
#define FCTR_HE_LDPC_1SS_I_A2_M		0xF0
#define FCTR_HE_LDPC_2SS_CH_A2		0x4388
#define FCTR_HE_LDPC_2SS_CH_A2_M		0xF00
#define FCTR_HE_LDPC_2SS_I_A2		0x4388
#define FCTR_HE_LDPC_2SS_I_A2_M		0xF000
#define FCTR_HE_LDPC_STBC_CH_A2		0x4388
#define FCTR_HE_LDPC_STBC_CH_A2_M		0xF0000
#define FCTR_HE_LDPC_STBC_I_A2		0x4388
#define FCTR_HE_LDPC_STBC_I_A2_M		0xF00000
#define FCTR_HE_MU_BCC_CH_A2		0x4388
#define FCTR_HE_MU_BCC_CH_A2_M		0xF000000
#define FCTR_HE_MU_BCC_I_A2		0x4388
#define FCTR_HE_MU_BCC_I_A2_M		0xF0000000
#define FCTR_HE_MU_LDPC_CH_A2		0x438C
#define FCTR_HE_MU_LDPC_CH_A2_M		0xF
#define FCTR_HE_MU_LDPC_I_A2		0x438C
#define FCTR_HE_MU_LDPC_I_A2_M		0xF0
#define FCTR_HE_MU_NOMUIC_BCC_CH_A2		0x438C
#define FCTR_HE_MU_NOMUIC_BCC_CH_A2_M		0xF00
#define FCTR_HE_MU_NOMUIC_BCC_I_A2		0x438C
#define FCTR_HE_MU_NOMUIC_BCC_I_A2_M		0xF000
#define FCTR_HE_MU_NOMUIC_LDPC_CH_A2		0x438C
#define FCTR_HE_MU_NOMUIC_LDPC_CH_A2_M		0xF0000
#define FCTR_HE_MU_NOMUIC_LDPC_I_A2		0x438C
#define FCTR_HE_MU_NOMUIC_LDPC_I_A2_M		0xF00000
#define FCTR_LDPC_STBC_CH_A2		0x438C
#define FCTR_LDPC_STBC_CH_A2_M		0xF000000
#define FCTR_LDPC_STBC_I_A2		0x438C
#define FCTR_LDPC_STBC_I_A2_M		0xF0000000
#define LLR_COEF_H_DELAY_SPREAD_A2		0x4390
#define LLR_COEF_H_DELAY_SPREAD_A2_M		0x7
#define LLR_COEF_L_DELAY_SPREAD_A2		0x4390
#define LLR_COEF_L_DELAY_SPREAD_A2_M		0x38
#define LLR_COEF_TH_A2		0x4390
#define LLR_COEF_TH_A2_M		0x1C0
#define LLR_SCAL_MODE_A2		0x4390
#define LLR_SCAL_MODE_A2_M		0xE00
#define LDPC_R12_MAX_ITER_A2		0x4394
#define LDPC_R12_MAX_ITER_A2_M		0xF
#define LDPC_R23_MAX_ITER_A2		0x4394
#define LDPC_R23_MAX_ITER_A2_M		0xF0
#define LDPC_R34_MAX_ITER_A2		0x4394
#define LDPC_R34_MAX_ITER_A2_M		0xF00
#define LDPC_R56_MAX_ITER_A2		0x4394
#define LDPC_R56_MAX_ITER_A2_M		0xF000
#define LDPC_STBC_MAX_ITER_A2		0x4394
#define LDPC_STBC_MAX_ITER_A2_M		0xF0000
#define SEL_DEFAULT_ITER_A2		0x4394
#define SEL_DEFAULT_ITER_A2_M		0x100000
#define PACKET_FMT_A2		0x439C
#define PACKET_FMT_A2_M		0x7
#define PFD_EN_A2		0x439C
#define PFD_EN_A2_M		0x8
#define MANUAL_SIMI_FLAG_EN_A2		0x439C
#define MANUAL_SIMI_FLAG_EN_A2_M		0x10
#define SIMI_FLAG_A2		0x439C
#define SIMI_FLAG_A2_M		0x20
#define LDPC_SU_SHARE_ITER_EN_A2		0x43A4
#define LDPC_SU_SHARE_ITER_EN_A2_M		0x1
#define BOARDCAST_STA_ID_A2		0x43AC
#define BOARDCAST_STA_ID_A2_M		0x7FF
#define TARGET_STA_ID_0_A2		0x43AC
#define TARGET_STA_ID_0_A2_M		0x3FF800
#define TARGET_BSS_COLOR_0_A2		0x43AC
#define TARGET_BSS_COLOR_0_A2_M		0xFC00000
#define BSS_COLOR_MAP_VLD_0_A2		0x43AC
#define BSS_COLOR_MAP_VLD_0_A2_M		0x10000000
#define BSS_COLOR_MAP_VLD_1_A2		0x43AC
#define BSS_COLOR_MAP_VLD_1_A2_M		0x20000000
#define BSS_COLOR_MAP_VLD_2_A2		0x43AC
#define BSS_COLOR_MAP_VLD_2_A2_M		0x40000000
#define BSS_COLOR_MAP_VLD_3_A2		0x43AC
#define BSS_COLOR_MAP_VLD_3_A2_M		0x80000000
#define TARGET_STA_ID_1_A2		0x43B0
#define TARGET_STA_ID_1_A2_M		0x7FF
#define TARGET_STA_ID_2_A2		0x43B0
#define TARGET_STA_ID_2_A2_M		0x3FF800
#define TARGET_BSS_COLOR_1_A2		0x43B0
#define TARGET_BSS_COLOR_1_A2_M		0xFC00000
#define VHT_SIGB_NDP_CHK_EN_A2		0x43B0
#define VHT_SIGB_NDP_CHK_EN_A2_M		0x10000000
#define SNIFFER_MODE_EN_A2		0x43B0
#define SNIFFER_MODE_EN_A2_M		0x20000000
#define TARGET_STA_ID_3_A2		0x43B4
#define TARGET_STA_ID_3_A2_M		0x7FF
#define TARGET_BSS_COLOR_2_A2		0x43B4
#define TARGET_BSS_COLOR_2_A2_M		0x1F800
#define TARGET_BSS_COLOR_3_A2		0x43B4
#define TARGET_BSS_COLOR_3_A2_M		0x7E0000
#define MIN_SIVAL_TH_A2		0x43B8
#define MIN_SIVAL_TH_A2_M		0xFF
#define COND_TH_A2		0x43B8
#define COND_TH_A2_M		0x3F00
#define COND_NUM_COUNT_NORM_FCTR_A2		0x43B8
#define COND_NUM_COUNT_NORM_FCTR_A2_M		0x4000
#define MIN_SIGVAL_COUNT_NORM_FCTR_A2		0x43B8
#define MIN_SIGVAL_COUNT_NORM_FCTR_A2_M		0x8000
#define SIG_RPT_GRP_FCTR_A2		0x43B8
#define SIG_RPT_GRP_FCTR_A2_M		0x10000
#define TRACKING_RSV_A2		0x43BC
#define TRACKING_RSV_A2_M		0xFFFFFFFF
#define NOISE_VAR_TH_0_A2		0x43C0
#define NOISE_VAR_TH_0_A2_M		0xFFFFFF
#define USER_EXIST_N1_A2		0x43C0
#define USER_EXIST_N1_A2_M		0xFF000000
#define NOISE_VAR_TH_1_A2		0x43C4
#define NOISE_VAR_TH_1_A2_M		0xFFFFFF
#define USER_EXIST_N2_A2		0x43C4
#define USER_EXIST_N2_A2_M		0xFF000000
#define FORCE_RCFO_VAL_A2		0x43C8
#define FORCE_RCFO_VAL_A2_M		0xFFFF
#define LPBW_KI_E_A2		0x43C8
#define LPBW_KI_E_A2_M		0xFFFF0000
#define LPBW_KP_E_A2		0x43CC
#define LPBW_KP_E_A2_M		0xFFF
#define CH_TRACKING_NST_A2		0x43CC
#define CH_TRACKING_NST_A2_M		0x3FF000
#define EVM_RPT_SCIDX_A2		0x43CC
#define EVM_RPT_SCIDX_A2_M		0xFFC00000
#define LPBW_OUT_LMT_A2		0x43D0
#define LPBW_OUT_LMT_A2_M		0x3FF
#define USER_EXIST_CSI_A2		0x43D0
#define USER_EXIST_CSI_A2_M		0xFFC00
#define USER_EXIST_N3_A2		0x43D0
#define USER_EXIST_N3_A2_M		0xFF00000
#define USER_EXIST_T1_A2		0x43D0
#define USER_EXIST_T1_A2_M		0xF0000000
#define USER_EXIST_N4_A2		0x43D4
#define USER_EXIST_N4_A2_M		0xFF
#define USER_EXIST_N9_A2		0x43D4
#define USER_EXIST_N9_A2_M		0xFF00
#define USER_EXIST_NU_A2		0x43D4
#define USER_EXIST_NU_A2_M		0xFF0000
#define ALPHA_FOR_CFO_DATA_00_A2		0x43D4
#define ALPHA_FOR_CFO_DATA_00_A2_M		0x3F000000
#define EVM_RPT_NSC0_A2		0x43D4
#define EVM_RPT_NSC0_A2_M		0xC0000000
#define ALPHA_FOR_CFO_DATA_01_A2		0x43D8
#define ALPHA_FOR_CFO_DATA_01_A2_M		0x3F
#define ALPHA_FOR_CFO_DATA_02_A2		0x43D8
#define ALPHA_FOR_CFO_DATA_02_A2_M		0xFC0
#define ALPHA_FOR_CFO_DATA_03_A2		0x43D8
#define ALPHA_FOR_CFO_DATA_03_A2_M		0x3F000
#define ALPHA_FOR_CFO_DATA_10_A2		0x43D8
#define ALPHA_FOR_CFO_DATA_10_A2_M		0xFC0000
#define ALPHA_FOR_CFO_DATA_11_A2		0x43D8
#define ALPHA_FOR_CFO_DATA_11_A2_M		0x3F000000
#define EVM_RPT_NSC1_A2		0x43D8
#define EVM_RPT_NSC1_A2_M		0xC0000000
#define ALPHA_FOR_CFO_DATA_12_A2		0x43DC
#define ALPHA_FOR_CFO_DATA_12_A2_M		0x3F
#define ALPHA_FOR_CFO_DATA_13_A2		0x43DC
#define ALPHA_FOR_CFO_DATA_13_A2_M		0xFC0
#define ALPHA_FOR_CFO_DATA_20_A2		0x43DC
#define ALPHA_FOR_CFO_DATA_20_A2_M		0x3F000
#define ALPHA_FOR_CFO_DATA_21_A2		0x43DC
#define ALPHA_FOR_CFO_DATA_21_A2_M		0xFC0000
#define ALPHA_FOR_CFO_DATA_22_A2		0x43DC
#define ALPHA_FOR_CFO_DATA_22_A2_M		0x3F000000
#define EVM_RPT_ALPHA0_A2		0x43DC
#define EVM_RPT_ALPHA0_A2_M		0xC0000000
#define ALPHA_FOR_CFO_DATA_23_A2		0x43E0
#define ALPHA_FOR_CFO_DATA_23_A2_M		0x3F
#define ALPHA_FOR_CFO_PILOT_00_A2		0x43E0
#define ALPHA_FOR_CFO_PILOT_00_A2_M		0xFC0
#define ALPHA_FOR_CFO_PILOT_01_A2		0x43E0
#define ALPHA_FOR_CFO_PILOT_01_A2_M		0x3F000
#define ALPHA_FOR_CFO_PILOT_02_A2		0x43E0
#define ALPHA_FOR_CFO_PILOT_02_A2_M		0xFC0000
#define ALPHA_FOR_CFO_PILOT_03_A2		0x43E0
#define ALPHA_FOR_CFO_PILOT_03_A2_M		0x3F000000
#define EVM_RPT_ALPHA1_A2		0x43E0
#define EVM_RPT_ALPHA1_A2_M		0xC0000000
#define ALPHA_FOR_CFO_PILOT_10_A2		0x43E4
#define ALPHA_FOR_CFO_PILOT_10_A2_M		0x3F
#define ALPHA_FOR_CFO_PILOT_11_A2		0x43E4
#define ALPHA_FOR_CFO_PILOT_11_A2_M		0xFC0
#define ALPHA_FOR_CFO_PILOT_12_A2		0x43E4
#define ALPHA_FOR_CFO_PILOT_12_A2_M		0x3F000
#define ALPHA_FOR_CFO_PILOT_13_A2		0x43E4
#define ALPHA_FOR_CFO_PILOT_13_A2_M		0xFC0000
#define ALPHA_FOR_CFO_PILOT_20_A2		0x43E4
#define ALPHA_FOR_CFO_PILOT_20_A2_M		0x3F000000
#define N_HESYM_EXT_EN_A2		0x43E4
#define N_HESYM_EXT_EN_A2_M		0x40000000
#define CH_TRACKING_COEF_SEL_A2		0x43E4
#define CH_TRACKING_COEF_SEL_A2_M		0x80000000
#define ALPHA_FOR_CFO_PILOT_21_A2		0x43E8
#define ALPHA_FOR_CFO_PILOT_21_A2_M		0x3F
#define ALPHA_FOR_CFO_PILOT_22_A2		0x43E8
#define ALPHA_FOR_CFO_PILOT_22_A2_M		0xFC0
#define ALPHA_FOR_CFO_PILOT_23_A2		0x43E8
#define ALPHA_FOR_CFO_PILOT_23_A2_M		0x3F000
#define ALPHA_FOR_H_00_A2		0x43E8
#define ALPHA_FOR_H_00_A2_M		0xFC0000
#define ALPHA_FOR_H_01_A2		0x43E8
#define ALPHA_FOR_H_01_A2_M		0x3F000000
#define CH_TRACKING_EN_A2		0x43E8
#define CH_TRACKING_EN_A2_M		0x40000000
#define CSI_WGT_BYPASS_CPE_EN_A2		0x43E8
#define CSI_WGT_BYPASS_CPE_EN_A2_M		0x80000000
#define ALPHA_FOR_H_02_A2		0x43EC
#define ALPHA_FOR_H_02_A2_M		0x3F
#define ALPHA_FOR_H_03_A2		0x43EC
#define ALPHA_FOR_H_03_A2_M		0xFC0
#define ALPHA_FOR_H_10_A2		0x43EC
#define ALPHA_FOR_H_10_A2_M		0x3F000
#define ALPHA_FOR_H_11_A2		0x43EC
#define ALPHA_FOR_H_11_A2_M		0xFC0000
#define ALPHA_FOR_H_12_A2		0x43EC
#define ALPHA_FOR_H_12_A2_M		0x3F000000
#define DATA_TRACKING_EN_A2		0x43EC
#define DATA_TRACKING_EN_A2_M		0x40000000
#define EVM_RPT_MODE_A2		0x43EC
#define EVM_RPT_MODE_A2_M		0x80000000
#define ALPHA_FOR_H_13_A2		0x43F0
#define ALPHA_FOR_H_13_A2_M		0x3F
#define ALPHA_FOR_H_20_A2		0x43F0
#define ALPHA_FOR_H_20_A2_M		0xFC0
#define ALPHA_FOR_H_21_A2		0x43F0
#define ALPHA_FOR_H_21_A2_M		0x3F000
#define ALPHA_FOR_H_22_A2		0x43F0
#define ALPHA_FOR_H_22_A2_M		0xFC0000
#define ALPHA_FOR_H_23_A2		0x43F0
#define ALPHA_FOR_H_23_A2_M		0x3F000000
#define FORCE_RCFO_EN_A2		0x43F0
#define FORCE_RCFO_EN_A2_M		0x40000000
#define LGY80_TRACKING_EN_A2		0x43F0
#define LGY80_TRACKING_EN_A2_M		0x80000000
#define ALPHA_FOR_NOISE_VAR_0_A2		0x43F4
#define ALPHA_FOR_NOISE_VAR_0_A2_M		0x3F
#define ALPHA_FOR_NOISE_VAR_1_A2		0x43F4
#define ALPHA_FOR_NOISE_VAR_1_A2_M		0xFC0
#define CH_TRACKING_A0_A2		0x43F4
#define CH_TRACKING_A0_A2_M		0x3F000
#define CH_TRACKING_A1_A2		0x43F4
#define CH_TRACKING_A1_A2_M		0xFC0000
#define CH_TRACKING_A1_LGY80_A2		0x43F4
#define CH_TRACKING_A1_LGY80_A2_M		0x3F000000
#define LOOP_DATA_EN_A2		0x43F4
#define LOOP_DATA_EN_A2_M		0x40000000
#define LOOP_FILTER_EN_A2		0x43F4
#define LOOP_FILTER_EN_A2_M		0x80000000
#define CH_TRACKING_A1_STBC_A2		0x43F8
#define CH_TRACKING_A1_STBC_A2_M		0x3F
#define CH_TRACKING_A2_A2		0x43F8
#define CH_TRACKING_A2_A2_M		0xFC0
#define CH_TRACKING_A2_LGY80_A2		0x43F8
#define CH_TRACKING_A2_LGY80_A2_M		0x3F000
#define CH_TRACKING_A2_STBC_A2		0x43F8
#define CH_TRACKING_A2_STBC_A2_M		0xFC0000
#define USER_EXIST_R1_A2		0x43F8
#define USER_EXIST_R1_A2_M		0x3F000000
#define NOISE_TRACKING_EN_A2		0x43F8
#define NOISE_TRACKING_EN_A2_M		0x40000000
#define SYMBOL_COUNT_SEL_A2		0x43F8
#define SYMBOL_COUNT_SEL_A2_M		0x80000000
#define USER_EXIST_R2_A2		0x43FC
#define USER_EXIST_R2_A2_M		0x3F
#define USER_EXIST_R3_A2		0x43FC
#define USER_EXIST_R3_A2_M		0xFC0
#define USER_EXIST_R4_A2		0x43FC
#define USER_EXIST_R4_A2_M		0x3F000
#define USER_EXIST_R9_A2		0x43FC
#define USER_EXIST_R9_A2_M		0xFC0000
#define CH_TRACKING_SYMB0_A2		0x43FC
#define CH_TRACKING_SYMB0_A2_M		0x1F000000
#define CSI_WGT_BYPASS_CPE_TH_A2		0x43FC
#define CSI_WGT_BYPASS_CPE_TH_A2_M		0xE0000000
#define CH_TRACKING_SYMB1_A2		0x4400
#define CH_TRACKING_SYMB1_A2_M		0x1F
#define LPBW_SEL_D0_A2		0x4400
#define LPBW_SEL_D0_A2_M		0x3E0
#define LPBW_SEL_D0_TB_A2		0x4400
#define LPBW_SEL_D0_TB_A2_M		0x7C00
#define LPBW_SEL_D1_A2		0x4400
#define LPBW_SEL_D1_A2_M		0xF8000
#define LPBW_SEL_D1_HESU_A2		0x4400
#define LPBW_SEL_D1_HESU_A2_M		0x1F00000
#define LPBW_SEL_D1_TB_A2		0x4400
#define LPBW_SEL_D1_TB_A2_M		0x3E000000
#define LPBW_SEL_D1_LGY_A2		0x4404
#define LPBW_SEL_D1_LGY_A2_M		0x1F
#define LPBW_SEL_D1_STBC_A2		0x4404
#define LPBW_SEL_D1_STBC_A2_M		0x3E0
#define LPBW_SEL_D2_A2		0x4404
#define LPBW_SEL_D2_A2_M		0x7C00
#define LPBW_SEL_D2_HESU_A2		0x4404
#define LPBW_SEL_D2_HESU_A2_M		0xF8000
#define LPBW_SEL_D2_TB_A2		0x4404
#define LPBW_SEL_D2_TB_A2_M		0x1F00000
#define LPBW_SEL_D2_LGY_A2		0x4404
#define LPBW_SEL_D2_LGY_A2_M		0x3E000000
#define LPBW_SEL_D2_STBC_A2		0x4408
#define LPBW_SEL_D2_STBC_A2_M		0x1F
#define LPBW_SEL_P0_A2		0x4408
#define LPBW_SEL_P0_A2_M		0x3E0
#define LPBW_SEL_P0_TB_A2		0x4408
#define LPBW_SEL_P0_TB_A2_M		0x7C00
#define LPBW_SEL_P1_A2		0x4408
#define LPBW_SEL_P1_A2_M		0xF8000
#define LPBW_SEL_P1_HESU_A2		0x4408
#define LPBW_SEL_P1_HESU_A2_M		0x1F00000
#define LPBW_SEL_P1_TB_A2		0x4408
#define LPBW_SEL_P1_TB_A2_M		0x3E000000
#define LPBW_SEL_P1_LGY_A2		0x440C
#define LPBW_SEL_P1_LGY_A2_M		0x1F
#define LPBW_SEL_P1_STBC_A2		0x440C
#define LPBW_SEL_P1_STBC_A2_M		0x3E0
#define LPBW_SEL_P2_A2		0x440C
#define LPBW_SEL_P2_A2_M		0x7C00
#define LPBW_SEL_P2_HESU_A2		0x440C
#define LPBW_SEL_P2_HESU_A2_M		0xF8000
#define LPBW_SEL_P2_TB_A2		0x440C
#define LPBW_SEL_P2_TB_A2_M		0x1F00000
#define LPBW_SEL_P2_LGY_A2		0x440C
#define LPBW_SEL_P2_LGY_A2_M		0x3E000000
#define LPBW_SEL_P2_STBC_A2		0x4410
#define LPBW_SEL_P2_STBC_A2_M		0x1F
#define LPBW_SW_SYMB0_A2		0x4410
#define LPBW_SW_SYMB0_A2_M		0x3E0
#define LPBW_SW_SYMB1_A2		0x4410
#define LPBW_SW_SYMB1_A2_M		0x7C00
#define USER_EXIST_T4_A2		0x4410
#define USER_EXIST_T4_A2_M		0x78000
#define EVM_RPT_RUIDX_A2		0x4410
#define EVM_RPT_RUIDX_A2_M		0x380000
#define T2F_R_DC_EST_FORCE_I_A2		0x441C
#define T2F_R_DC_EST_FORCE_I_A2_M		0xFFF
#define T2F_R_DC_EST_FORCE_Q_A2		0x441C
#define T2F_R_DC_EST_FORCE_Q_A2_M		0xFFF000
#define T2F_R_BT_DYN_DC_EST_EN_A2		0x441C
#define T2F_R_BT_DYN_DC_EST_EN_A2_M		0x80000000
#define T2F_R_EXTRA_CH_LEN_A2		0x4420
#define T2F_R_EXTRA_CH_LEN_A2_M		0x3C0000
#define T2F_R_MANUAL_N_CDD_OFST_A2		0x4420
#define T2F_R_MANUAL_N_CDD_OFST_A2_M		0x3C00000
#define T2F_R_SBDRDY_WINDOW_LEN_A2		0x4420
#define T2F_R_SBDRDY_WINDOW_LEN_A2_M		0x1C000000
#define T2F_R_DC_EST_VHT_L1_A2		0x4420
#define T2F_R_DC_EST_VHT_L1_A2_M		0x20000000
#define T2F_R_GI2_COMB_LVL_A2		0x4420
#define T2F_R_GI2_COMB_LVL_A2_M		0x40000000
#define T2F_R_LNA_BASED_DC_UPD_EN_A2		0x4420
#define T2F_R_LNA_BASED_DC_UPD_EN_A2_M		0x80000000
#define T2F_R_VHT_LTF_DCCL_MODE_A2		0x4424
#define T2F_R_VHT_LTF_DCCL_MODE_A2_M		0x1
#define T2F_R_DC_EST_FORCE_EN_A2		0x4424
#define T2F_R_DC_EST_FORCE_EN_A2_M		0x2
#define T2F_R_MANUAL_GI_COMB_EN_A2		0x4424
#define T2F_R_MANUAL_GI_COMB_EN_A2_M		0x4
#define T2F_R_MANUAL_CDD_OFST_EN_A2		0x4424
#define T2F_R_MANUAL_CDD_OFST_EN_A2_M		0x8
#define T2F_R_RXFIR_COMP_BW20_FIR0_EN_A2		0x4424
#define T2F_R_RXFIR_COMP_BW20_FIR0_EN_A2_M		0x10
#define T2F_R_RXFIR_COMP_BW20_FIR1_EN_A2		0x4424
#define T2F_R_RXFIR_COMP_BW20_FIR1_EN_A2_M		0x20
#define T2F_R_RXFIR_COMP_BW20_FIR2_EN_A2		0x4424
#define T2F_R_RXFIR_COMP_BW20_FIR2_EN_A2_M		0x40
#define T2F_R_RXFIR_COMP_BW40_FIR0_EN_A2		0x4424
#define T2F_R_RXFIR_COMP_BW40_FIR0_EN_A2_M		0x80
#define T2F_R_RXFIR_COMP_BW40_FIR1_EN_A2		0x4424
#define T2F_R_RXFIR_COMP_BW40_FIR1_EN_A2_M		0x100
#define T2F_R_RXFIR_COMP_BW40_FIR2_EN_A2		0x4424
#define T2F_R_RXFIR_COMP_BW40_FIR2_EN_A2_M		0x200
#define T2F_R_RXFIR_COMP_BW80_FIR0_EN_A2		0x4424
#define T2F_R_RXFIR_COMP_BW80_FIR0_EN_A2_M		0x400
#define T2F_R_RXFIR_COMP_BW80_FIR1_EN_A2		0x4424
#define T2F_R_RXFIR_COMP_BW80_FIR1_EN_A2_M		0x800
#define T2F_R_RXFIR_COMP_EN_A2		0x4424
#define T2F_R_RXFIR_COMP_EN_A2_M		0x1000
#define DUMMY_0_A2		0x4428
#define DUMMY_0_A2_M		0xFFFFFFFF
#define DUMMY_1_A2		0x442C
#define DUMMY_1_A2_M		0xFFFFFFFF
#define DUMMY_2_A2		0x4430
#define DUMMY_2_A2_M		0xFFFFFFFF
#define DUMMY_3_A2		0x4434
#define DUMMY_3_A2_M		0xFFFFFFFF
#define HE_TB_CCA_END_A2		0x4438
#define HE_TB_CCA_END_A2_M		0x3FF
#define HE_TB_CCA_ON_A2		0x4438
#define HE_TB_CCA_ON_A2_M		0xFFC00
#define HE_TB_PD_COUNT_A2		0x4438
#define HE_TB_PD_COUNT_A2_M		0x3FF00000
#define HE_TB_SYNC_MODE_A2		0x4438
#define HE_TB_SYNC_MODE_A2_M		0xC0000000
#define HE_TB_RX_ON_A2		0x443C
#define HE_TB_RX_ON_A2_M		0x3FF
#define HE_TB_SBD_COUNT_A2		0x443C
#define HE_TB_SBD_COUNT_A2_M		0xFFC00
#define MAXOFST_A2		0x443C
#define MAXOFST_A2_M		0x3FF00000
#define MIMO_PS_OPT_A2		0x443C
#define MIMO_PS_OPT_A2_M		0xC0000000
#define MINOFST_A2		0x4440
#define MINOFST_A2_M		0xFF
#define FGT_FCTR_A2		0x4440
#define FGT_FCTR_A2_M		0x7F00
#define HE_TB_CHK_BY_MAC_PW_A2		0x4440
#define HE_TB_CHK_BY_MAC_PW_A2_M		0x1F8000
#define OFDMA_STF_OFST_A2		0x4440
#define OFDMA_STF_OFST_A2_M		0x7E00000
#define DFEDLY_BW20_A2		0x4440
#define DFEDLY_BW20_A2_M		0xF8000000
#define RF2SYNC_DLY_A2		0x4444
#define RF2SYNC_DLY_A2_M		0x3F
#define DFEDLY_BW40_A2		0x4444
#define DFEDLY_BW40_A2_M		0x7C0
#define DFEDLY_BW80_A2		0x4444
#define DFEDLY_BW80_A2_M		0xF800
#define OPPDLY_A2		0x4444
#define OPPDLY_A2_M		0x1F0000
#define SYNCDLY_BW20_A2		0x4444
#define SYNCDLY_BW20_A2_M		0x3E00000
#define SYNCDLY_BW40_A2		0x4444
#define SYNCDLY_BW40_A2_M		0x7C000000
#define R11RCCA_EN_A2		0x4444
#define R11RCCA_EN_A2_M		0x80000000
#define SYNCDLY_BW80_A2		0x4448
#define SYNCDLY_BW80_A2_M		0x1F
#define HE_TB_OVER_PRIM_COUNT_MAX_A2		0x4448
#define HE_TB_OVER_PRIM_COUNT_MAX_A2_M		0x1E0
#define HE_TB_OVER_PRIM_THD_A2		0x4448
#define HE_TB_OVER_PRIM_THD_A2_M		0x1E00
#define HE_TB_PRIM_LOW_THD_A2		0x4448
#define HE_TB_PRIM_LOW_THD_A2_M		0x1E000
#define HE_TB_SWCHK_COUNT_MAX_A2		0x4448
#define HE_TB_SWCHK_COUNT_MAX_A2_M		0x1E0000
#define NBIDLY_A2		0x4448
#define NBIDLY_A2_M		0x1E00000
#define WAIT_SBD_TIME_A2		0x4448
#define WAIT_SBD_TIME_A2_M		0x1E000000
#define CCX_SOURCE_SEL_A2		0x4448
#define CCX_SOURCE_SEL_A2_M		0xE0000000
#define WAIT_SEG0_PD_TIME_A2		0x444C
#define WAIT_SEG0_PD_TIME_A2_M		0xF
#define WAIT_SEG1_PD_TIME_A2		0x444C
#define WAIT_SEG1_PD_TIME_A2_M		0xF0
#define DATADLY_BW20_A2		0x444C
#define DATADLY_BW20_A2_M		0x700
#define DATADLY_BW40_A2		0x444C
#define DATADLY_BW40_A2_M		0x3800
#define DATADLY_BW80_A2		0x444C
#define DATADLY_BW80_A2_M		0x1C000
#define DUMMY1_A2		0x444C
#define DUMMY1_A2_M		0xE0000
#define SNR_REQ_1SS_MCS0_A2		0x444C
#define SNR_REQ_1SS_MCS0_A2_M		0x700000
#define SNR_REQ_1SS_MCS1_A2		0x444C
#define SNR_REQ_1SS_MCS1_A2_M		0x3800000
#define SNR_REQ_1SS_MCS10_A2		0x444C
#define SNR_REQ_1SS_MCS10_A2_M		0x1C000000
#define SNR_REQ_1SS_MCS11_A2		0x444C
#define SNR_REQ_1SS_MCS11_A2_M		0xE0000000
#define SNR_REQ_1SS_MCS2_A2		0x4450
#define SNR_REQ_1SS_MCS2_A2_M		0x7
#define SNR_REQ_1SS_MCS3_A2		0x4450
#define SNR_REQ_1SS_MCS3_A2_M		0x38
#define SNR_REQ_1SS_MCS4_A2		0x4450
#define SNR_REQ_1SS_MCS4_A2_M		0x1C0
#define SNR_REQ_1SS_MCS5_A2		0x4450
#define SNR_REQ_1SS_MCS5_A2_M		0xE00
#define SNR_REQ_1SS_MCS6_A2		0x4450
#define SNR_REQ_1SS_MCS6_A2_M		0x7000
#define SNR_REQ_1SS_MCS7_A2		0x4450
#define SNR_REQ_1SS_MCS7_A2_M		0x38000
#define SNR_REQ_1SS_MCS8_A2		0x4450
#define SNR_REQ_1SS_MCS8_A2_M		0x1C0000
#define SNR_REQ_1SS_MCS9_A2		0x4450
#define SNR_REQ_1SS_MCS9_A2_M		0xE00000
#define R55M_DET_EN_A2		0x4450
#define R55M_DET_EN_A2_M		0x1000000
#define PSD_TOP_EN_A2		0x4450
#define PSD_TOP_EN_A2_M		0x2000000
#define ACI_DET_EN_A2		0x4450
#define ACI_DET_EN_A2_M		0x4000000
#define AGC_LPW_A2		0x4450
#define AGC_LPW_A2_M		0x8000000
#define ASSIGN_SBD_OPT_A2		0x4450
#define ASSIGN_SBD_OPT_A2_M		0x10000000
#define DCCL4SYNC_EN_A2		0x4450
#define DCCL4SYNC_EN_A2_M		0x20000000
#define DFIR_EN_A2		0x4450
#define DFIR_EN_A2_M		0x40000000
#define DUMMY_A2		0x4450
#define DUMMY_A2_M		0x80000000
#define HE_TB_CFO_EN_A2		0x4454
#define HE_TB_CFO_EN_A2_M		0x1
#define HE_TB_SYNC_FREE_A2		0x4454
#define HE_TB_SYNC_FREE_A2_M		0x2
#define I_ONLY_A2		0x4454
#define I_ONLY_A2_M		0x4
#define I_ONLY_S_A2		0x4454
#define I_ONLY_S_A2_M		0x8
#define IF_SEG0_PRIM80_A2		0x4454
#define IF_SEG0_PRIM80_A2_M		0x10
#define MIMO_PS_EN_A2		0x4454
#define MIMO_PS_EN_A2_M		0x20
#define NBI_EN_A2		0x4454
#define NBI_EN_A2_M		0x40
#define OFDMA_COMB_EN_A2		0x4454
#define OFDMA_COMB_EN_A2_M		0x80
#define POP_PD_FIRST_EN_A2		0x4454
#define POP_PD_FIRST_EN_A2_M		0x100
#define SBDSEL_A2		0x4454
#define SBDSEL_A2_M		0x200
#define SBDSEL_OFDMA_A2		0x4454
#define SBDSEL_OFDMA_A2_M		0x400
#define SBF_EN_A2		0x4454
#define SBF_EN_A2_M		0x800
#define SIMI_THD_0_A2		0x445C
#define SIMI_THD_0_A2_M		0x3FF
#define SIMI_THD_1_A2		0x445C
#define SIMI_THD_1_A2_M		0xFFC00
#define SIMI_THD_2_A2		0x445C
#define SIMI_THD_2_A2_M		0x3FF00000
#define EXTRATONE_PW_WGT_A2		0x445C
#define EXTRATONE_PW_WGT_A2_M		0xC0000000
#define SIMI_THD_3_A2		0x4460
#define SIMI_THD_3_A2_M		0x3FF
#define COMBINE_GAIN_GAP_DB_A2		0x4460
#define COMBINE_GAIN_GAP_DB_A2_M		0x7C00
#define EXTRATONE_PW_CHK_SNR_THR_A2		0x4460
#define EXTRATONE_PW_CHK_SNR_THR_A2_M		0x38000
#define SNR_COMB_IDX_A2		0x4460
#define SNR_COMB_IDX_A2_M		0xC0000
#define EXTRATONE_PW_CHK_EN_A2		0x4460
#define EXTRATONE_PW_CHK_EN_A2_M		0x100000
#define MANUL_SNR_COMB_IDX_EN_A2		0x4460
#define MANUL_SNR_COMB_IDX_EN_A2_M		0x200000
#define POSITIVE_SIMI_DET_EN_A2		0x4460
#define POSITIVE_SIMI_DET_EN_A2_M		0x400000
#define REAL_OR_ABS_SIMI_DET_A2		0x4460
#define REAL_OR_ABS_SIMI_DET_A2_M		0x800000
#define PATHA_T2F_R_DCCL_DATA_BKP1_A2		0x4464
#define PATHA_T2F_R_DCCL_DATA_BKP1_A2_M		0xFFFFFFFF
#define PATHA_T2F_R_DCCL_DATA_BKP2_A2		0x4468
#define PATHA_T2F_R_DCCL_DATA_BKP2_A2_M		0xFFFFFFFF
#define PATHA_T2F_R_DC_EST_FILT_EN_A2		0x446C
#define PATHA_T2F_R_DC_EST_FILT_EN_A2_M		0x1
#define PATHB_T2F_R_DCCL_DATA_BKP1_A2		0x4470
#define PATHB_T2F_R_DCCL_DATA_BKP1_A2_M		0xFFFFFFFF
#define PATHB_T2F_R_DCCL_DATA_BKP2_A2		0x4474
#define PATHB_T2F_R_DCCL_DATA_BKP2_A2_M		0xFFFFFFFF
#define PATHB_T2F_R_DC_EST_FILT_EN_A2		0x4478
#define PATHB_T2F_R_DC_EST_FILT_EN_A2_M		0x1
#define SNR_LOSS_RPT_BUFFER_IDX_SEL_A2		0x447C
#define SNR_LOSS_RPT_BUFFER_IDX_SEL_A2_M		0x3F
#define SNR_LOSS_RPT_TYPE_A2		0x447C
#define SNR_LOSS_RPT_TYPE_A2_M		0xC0
#define NV_TYPE_A2		0x447C
#define NV_TYPE_A2_M		0x100
#define PRECODING_SCHEME_A2		0x447C
#define PRECODING_SCHEME_A2_M		0x200
#define TXBF_PL_2NSTS_TH0_STS0_A2		0x4480
#define TXBF_PL_2NSTS_TH0_STS0_A2_M		0x7F
#define TXBF_PL_2NSTS_TH0_STS1_A2		0x4480
#define TXBF_PL_2NSTS_TH0_STS1_A2_M		0x3F80
#define TXBF_PL_2NSTS_TH1_STS0_A2		0x4480
#define TXBF_PL_2NSTS_TH1_STS0_A2_M		0x1FC000
#define TXBF_PL_2NSTS_TH1_STS1_A2		0x4480
#define TXBF_PL_2NSTS_TH1_STS1_A2_M		0xFE00000
#define TXBF_PL_TH_SCAL_A2		0x4480
#define TXBF_PL_TH_SCAL_A2_M		0x10000000
#define TXBF_PL_EN_A2		0x4480
#define TXBF_PL_EN_A2_M		0x20000000
#define TXBF_PL_2NSTS_TH2_STS0_A2		0x4484
#define TXBF_PL_2NSTS_TH2_STS0_A2_M		0x7F
#define TXBF_PL_2NSTS_TH2_STS1_A2		0x4484
#define TXBF_PL_2NSTS_TH2_STS1_A2_M		0x3F80
#define TXBF_PL_2NSTS_TH3_STS0_A2		0x4484
#define TXBF_PL_2NSTS_TH3_STS0_A2_M		0x1FC000
#define TXBF_PL_2NSTS_TH3_STS1_A2		0x4484
#define TXBF_PL_2NSTS_TH3_STS1_A2_M		0xFE00000
#define STEER_MATRIX_INTERPOLATION_EN_A2		0x4488
#define STEER_MATRIX_INTERPOLATION_EN_A2_M		0x4
#define TX_TIMING_A2		0x448C
#define TX_TIMING_A2_M		0xFF000000
#define CFO_WGTING_A2		0x4490
#define CFO_WGTING_A2_M		0xF000000
#define PRIM_CH_A2		0x4490
#define PRIM_CH_A2_M		0x70000000
#define DAC_CLK_IDX_A2		0x4490
#define DAC_CLK_IDX_A2_M		0x80000000
#define TX_BANDEDGE_CFG_A2		0x4494
#define TX_BANDEDGE_CFG_A2_M		0x3000000
#define SPATIAL_MAP_MODE_IDX_A2		0x4494
#define SPATIAL_MAP_MODE_IDX_A2_M		0xC000000
#define TXBF_BYPASS_EN_A2		0x4494
#define TXBF_BYPASS_EN_A2_M		0x10000000
#define CFO_COMP_SEG0_VLD_0_A2		0x4494
#define CFO_COMP_SEG0_VLD_0_A2_M		0x20000000
#define CFO_COMP_SEG0_VLD_1_A2		0x4494
#define CFO_COMP_SEG0_VLD_1_A2_M		0x40000000
#define CFO_COMP_SEG0_VLD_2_A2		0x4494
#define CFO_COMP_SEG0_VLD_2_A2_M		0x80000000
#define CFO_COMP_SEG0_VLD_3_A2		0x4498
#define CFO_COMP_SEG0_VLD_3_A2_M		0x1000000
#define CFO_COMP_SEG1_VLD_0_A2		0x4498
#define CFO_COMP_SEG1_VLD_0_A2_M		0x2000000
#define CFO_COMP_SEG1_VLD_1_A2		0x4498
#define CFO_COMP_SEG1_VLD_1_A2_M		0x4000000
#define CFO_COMP_SEG1_VLD_2_A2		0x4498
#define CFO_COMP_SEG1_VLD_2_A2_M		0x8000000
#define CFO_COMP_SEG1_VLD_3_A2		0x4498
#define CFO_COMP_SEG1_VLD_3_A2_M		0x10000000
#define IDFT_OVER_SAMPLING_EN_A2		0x4498
#define IDFT_OVER_SAMPLING_EN_A2_M		0x20000000
#define IF_BANDEDGE_A2		0x4498
#define IF_BANDEDGE_A2_M		0x40000000
#define L_STF_TD_MODE_EN_A2		0x4498
#define L_STF_TD_MODE_EN_A2_M		0x80000000
#define TX_DAGC_PW_TOR_DB_A2		0x449C
#define TX_DAGC_PW_TOR_DB_A2_M		0x7
#define TX_DAGC_EN_A2		0x449C
#define TX_DAGC_EN_A2_M		0x8
#define TX_DAGC_MODE_IDX_A2		0x449C
#define TX_DAGC_MODE_IDX_A2_M		0x10
#define TX_SCALE_A2		0x44A0
#define TX_SCALE_A2_M		0x7F
#define TX_CCK_BACKOFF_A2		0x44A0
#define TX_CCK_BACKOFF_A2_M		0xF80
#define TX_NORMAL_BACKOFF_A2		0x44A0
#define TX_NORMAL_BACKOFF_A2_M		0x1F000
#define TX_BACKOFF_OFST1_A2		0x44A0
#define TX_BACKOFF_OFST1_A2_M		0xE0000
#define TX_BACKOFF_OFST2_A2		0x44A0
#define TX_BACKOFF_OFST2_A2_M		0x700000
#define TX_BACKOFF_OFST3_A2		0x44A0
#define TX_BACKOFF_OFST3_A2_M		0x3800000
#define TX_BACKOFF_BITMAP0_A2		0x44A0
#define TX_BACKOFF_BITMAP0_A2_M		0xC000000
#define TX_BACKOFF_BITMAP1_A2		0x44A0
#define TX_BACKOFF_BITMAP1_A2_M		0x30000000
#define TX_BACKOFF_BITMAP2_A2		0x44A0
#define TX_BACKOFF_BITMAP2_A2_M		0xC0000000
#define TX_BACKOFF_BITMAP3_A2		0x44A4
#define TX_BACKOFF_BITMAP3_A2_M		0x3
#define TX_BACKOFF_BITMAP4_A2		0x44A4
#define TX_BACKOFF_BITMAP4_A2_M		0xC
#define TX_BACKOFF_BITMAP5_A2		0x44A4
#define TX_BACKOFF_BITMAP5_A2_M		0x30
#define TX_BACKOFF_BITMAP6_A2		0x44A4
#define TX_BACKOFF_BITMAP6_A2_M		0xC0
#define TX_BACKOFF_BITMAP7_A2		0x44A4
#define TX_BACKOFF_BITMAP7_A2_M		0x300
#define OV_RPT_RST_A2		0x44A4
#define OV_RPT_RST_A2_M		0x400
#define OBW_TX_EN_A2		0x44A8
#define OBW_TX_EN_A2_M		0x1
#define BWD_VERYLOW_SNR_MODE_THD_A2		0x44AC
#define BWD_VERYLOW_SNR_MODE_THD_A2_M		0x3FF
#define BWD_INSIDE_SBD_SUBTUNE_A2		0x44AC
#define BWD_INSIDE_SBD_SUBTUNE_A2_M		0x1FC00
#define BWD_CASE_NOTSUPPREPUNCTURE_A2		0x44AC
#define BWD_CASE_NOTSUPPREPUNCTURE_A2_M		0x60000
#define BWD_CASE_SUPPREPUNCTURE_A2		0x44AC
#define BWD_CASE_SUPPREPUNCTURE_A2_M		0x180000
#define DATA_BW_FLAG_S4_A2		0x44AC
#define DATA_BW_FLAG_S4_A2_M		0x200000
#define DATA_BW_FLAG_S5_A2		0x44AC
#define DATA_BW_FLAG_S5_A2_M		0x400000
#define DATA_BW_FLAG_S6_A2		0x44AC
#define DATA_BW_FLAG_S6_A2_M		0x800000
#define DATA_BW_FLAG_S7_A2		0x44AC
#define DATA_BW_FLAG_S7_A2_M		0x1000000
#define TXD_HE_SIGB_CH1_0_A2		0x44B0
#define TXD_HE_SIGB_CH1_0_A2_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH1_1_A2		0x44B4
#define TXD_HE_SIGB_CH1_1_A2_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH1_10_A2		0x44B8
#define TXD_HE_SIGB_CH1_10_A2_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH1_11_A2		0x44BC
#define TXD_HE_SIGB_CH1_11_A2_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH1_12_A2		0x44C0
#define TXD_HE_SIGB_CH1_12_A2_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH1_13_A2		0x44C4
#define TXD_HE_SIGB_CH1_13_A2_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH1_14_A2		0x44C8
#define TXD_HE_SIGB_CH1_14_A2_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH1_15_A2		0x44CC
#define TXD_HE_SIGB_CH1_15_A2_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH1_2_A2		0x44D0
#define TXD_HE_SIGB_CH1_2_A2_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH1_3_A2		0x44D4
#define TXD_HE_SIGB_CH1_3_A2_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH1_4_A2		0x44D8
#define TXD_HE_SIGB_CH1_4_A2_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH1_5_A2		0x44DC
#define TXD_HE_SIGB_CH1_5_A2_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH1_6_A2		0x44E0
#define TXD_HE_SIGB_CH1_6_A2_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH1_7_A2		0x44E4
#define TXD_HE_SIGB_CH1_7_A2_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH1_8_A2		0x44E8
#define TXD_HE_SIGB_CH1_8_A2_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH1_9_A2		0x44EC
#define TXD_HE_SIGB_CH1_9_A2_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH2_0_A2		0x44F0
#define TXD_HE_SIGB_CH2_0_A2_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH2_1_A2		0x44F4
#define TXD_HE_SIGB_CH2_1_A2_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH2_10_A2		0x44F8
#define TXD_HE_SIGB_CH2_10_A2_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH2_11_A2		0x44FC
#define TXD_HE_SIGB_CH2_11_A2_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH2_12_A2		0x4500
#define TXD_HE_SIGB_CH2_12_A2_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH2_13_A2		0x4504
#define TXD_HE_SIGB_CH2_13_A2_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH2_14_A2		0x4508
#define TXD_HE_SIGB_CH2_14_A2_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH2_15_A2		0x450C
#define TXD_HE_SIGB_CH2_15_A2_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH2_2_A2		0x4510
#define TXD_HE_SIGB_CH2_2_A2_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH2_3_A2		0x4514
#define TXD_HE_SIGB_CH2_3_A2_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH2_4_A2		0x4518
#define TXD_HE_SIGB_CH2_4_A2_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH2_5_A2		0x451C
#define TXD_HE_SIGB_CH2_5_A2_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH2_6_A2		0x4520
#define TXD_HE_SIGB_CH2_6_A2_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH2_7_A2		0x4524
#define TXD_HE_SIGB_CH2_7_A2_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH2_8_A2		0x4528
#define TXD_HE_SIGB_CH2_8_A2_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH2_9_A2		0x452C
#define TXD_HE_SIGB_CH2_9_A2_M		0xFFFFFFFF
#define USER0_DELMTER_A2		0x4530
#define USER0_DELMTER_A2_M		0xFFFFFFFF
#define USER0_EOF_PADDING_LEN_A2		0x4534
#define USER0_EOF_PADDING_LEN_A2_M		0xFFFFFFFF
#define USER0_INIT_SEED_A2		0x4538
#define USER0_INIT_SEED_A2_M		0xFFFFFFFF
#define USER1_DELMTER_A2		0x453C
#define USER1_DELMTER_A2_M		0xFFFFFFFF
#define USER1_EOF_PADDING_LEN_A2		0x4540
#define USER1_EOF_PADDING_LEN_A2_M		0xFFFFFFFF
#define USER1_INIT_SEED_A2		0x4544
#define USER1_INIT_SEED_A2_M		0xFFFFFFFF
#define USER2_DELMTER_A2		0x4548
#define USER2_DELMTER_A2_M		0xFFFFFFFF
#define USER2_EOF_PADDING_LEN_A2		0x454C
#define USER2_EOF_PADDING_LEN_A2_M		0xFFFFFFFF
#define USER2_INIT_SEED_A2		0x4550
#define USER2_INIT_SEED_A2_M		0xFFFFFFFF
#define USER3_DELMTER_A2		0x4554
#define USER3_DELMTER_A2_M		0xFFFFFFFF
#define USER3_EOF_PADDING_LEN_A2		0x4558
#define USER3_EOF_PADDING_LEN_A2_M		0xFFFFFFFF
#define USER3_INIT_SEED_A2		0x455C
#define USER3_INIT_SEED_A2_M		0xFFFFFFFF
#define TXD_VHT_SIGB0_A2		0x4560
#define TXD_VHT_SIGB0_A2_M		0x1FFFFFFF
#define MAC_TDRDY_EXT_CNT_I_A2		0x4560
#define MAC_TDRDY_EXT_CNT_I_A2_M		0xE0000000
#define TXD_VHT_SIGB1_A2		0x4564
#define TXD_VHT_SIGB1_A2_M		0x1FFFFFFF
#define MAC_TX_INFO_DLY_CNT_I_A2		0x4564
#define MAC_TX_INFO_DLY_CNT_I_A2_M		0xE0000000
#define TXD_VHT_SIGB2_A2		0x4568
#define TXD_VHT_SIGB2_A2_M		0x1FFFFFFF
#define TXCOMCT_HE_SIGB_MCS_A2		0x4568
#define TXCOMCT_HE_SIGB_MCS_A2_M		0xE0000000
#define TXD_VHT_SIGB3_A2		0x456C
#define TXD_VHT_SIGB3_A2_M		0x1FFFFFFF
#define TXCOMCT_N_LTF_A2		0x456C
#define TXCOMCT_N_LTF_A2_M		0xE0000000
#define TXD_SIGA1_A2		0x4570
#define TXD_SIGA1_A2_M		0x3FFFFFF
#define TAR_TXINFO_TXTP_A2		0x4570
#define TAR_TXINFO_TXTP_A2_M		0xFC000000
#define TXD_SIGA2_A2		0x4574
#define TXD_SIGA2_A2_M		0x3FFFFFF
#define TXINFO_RATE_BIAS_A2		0x4574
#define TXINFO_RATE_BIAS_A2_M		0xFC000000
#define TXD_LSIG_A2		0x4578
#define TXD_LSIG_A2_M		0xFFFFFF
#define TXINFO_CCA_PW_TH_A2		0x4578
#define TXINFO_CCA_PW_TH_A2_M		0xFF000000
#define TX_PADDING_ZEROS_50NS_A2		0x457C
#define TX_PADDING_ZEROS_50NS_A2_M		0x1FFFFF
#define TXTIMCT_N_SYM_A2		0x457C
#define TXTIMCT_N_SYM_A2_M		0xFFE00000
#define USER0_SERVICE_A2		0x4580
#define USER0_SERVICE_A2_M		0xFFFF
#define USER1_SERVICE_A2		0x4580
#define USER1_SERVICE_A2_M		0xFFFF0000
#define USER2_SERVICE_A2		0x4584
#define USER2_SERVICE_A2_M		0xFFFF
#define USER3_SERVICE_A2		0x4584
#define USER3_SERVICE_A2_M		0xFFFF0000
#define USER0_MDPU_LEN_BYTE_A2		0x4588
#define USER0_MDPU_LEN_BYTE_A2_M		0x3FFF
#define USER1_MDPU_LEN_BYTE_A2		0x4588
#define USER1_MDPU_LEN_BYTE_A2_M		0xFFFC000
#define TXINFO_OBW_CTS2SELF_DUP_TYPE_A2		0x4588
#define TXINFO_OBW_CTS2SELF_DUP_TYPE_A2_M		0xF0000000
#define USER2_MDPU_LEN_BYTE_A2		0x458C
#define USER2_MDPU_LEN_BYTE_A2_M		0x3FFF
#define USER3_MDPU_LEN_BYTE_A2		0x458C
#define USER3_MDPU_LEN_BYTE_A2_M		0xFFFC000
#define TXINFO_PATH_EN_A2		0x458C
#define TXINFO_PATH_EN_A2_M		0xF0000000
#define TXUSRCT0_CSI_BUF_ID_A2		0x4590
#define TXUSRCT0_CSI_BUF_ID_A2_M		0x7FF
#define TXUSRCT1_CSI_BUF_ID_A2		0x4590
#define TXUSRCT1_CSI_BUF_ID_A2_M		0x3FF800
#define TXINFO_RF_GAIN_IDX_A2		0x4590
#define TXINFO_RF_GAIN_IDX_A2_M		0xFFC00000
#define TXUSRCT2_CSI_BUF_ID_A2		0x4594
#define TXUSRCT2_CSI_BUF_ID_A2_M		0x7FF
#define TXUSRCT3_CSI_BUF_ID_A2		0x4594
#define TXUSRCT3_CSI_BUF_ID_A2_M		0x3FF800
#define TXINFO_TX_PW_DBM_A2		0x4594
#define TXINFO_TX_PW_DBM_A2_M		0x7FC00000
#define AMPDU_4BYTES_ALIGN_EN_A2		0x4594
#define AMPDU_4BYTES_ALIGN_EN_A2_M		0x80000000
#define USER0_N_MPDU_A2		0x4598
#define USER0_N_MPDU_A2_M		0x1FF
#define USER1_N_MPDU_A2		0x4598
#define USER1_N_MPDU_A2_M		0x3FE00
#define USER2_N_MPDU_A2		0x4598
#define USER2_N_MPDU_A2_M		0x7FC0000
#define TXUSRCT0_PW_BOOST_FCTR_DB_A2		0x4598
#define TXUSRCT0_PW_BOOST_FCTR_DB_A2_M		0xF8000000
#define USER3_N_MPDU_A2		0x459C
#define USER3_N_MPDU_A2_M		0x1FF
#define TXINFO_CH20_WITH_DATA_A2		0x459C
#define TXINFO_CH20_WITH_DATA_A2_M		0x1FE00
#define TXINFO_N_USR_A2		0x459C
#define TXINFO_N_USR_A2_M		0x1FE0000
#define TXINFO_TXCMD_TXTP_A2		0x459C
#define TXINFO_TXCMD_TXTP_A2_M		0x7E000000
#define BMODE_LOCKED_CLK_EN_A2		0x459C
#define BMODE_LOCKED_CLK_EN_A2_M		0x80000000
#define TXUSRCT0_RU_ALLOC_A2		0x45A0
#define TXUSRCT0_RU_ALLOC_A2_M		0xFF
#define TXUSRCT0_U_ID_A2		0x45A0
#define TXUSRCT0_U_ID_A2_M		0xFF00
#define TXUSRCT1_RU_ALLOC_A2		0x45A0
#define TXUSRCT1_RU_ALLOC_A2_M		0xFF0000
#define TXUSRCT1_U_ID_A2		0x45A0
#define TXUSRCT1_U_ID_A2_M		0xFF000000
#define TXUSRCT2_RU_ALLOC_A2		0x45A4
#define TXUSRCT2_RU_ALLOC_A2_M		0xFF
#define TXUSRCT2_U_ID_A2		0x45A4
#define TXUSRCT2_U_ID_A2_M		0xFF00
#define TXUSRCT3_RU_ALLOC_A2		0x45A4
#define TXUSRCT3_RU_ALLOC_A2_M		0xFF0000
#define TXUSRCT3_U_ID_A2		0x45A4
#define TXUSRCT3_U_ID_A2_M		0xFF000000
#define TXTIMCT_N_SYM_HESIGB_A2		0x45A8
#define TXTIMCT_N_SYM_HESIGB_A2_M		0x3F
#define TXUSRCT0_MCS_A2		0x45A8
#define TXUSRCT0_MCS_A2_M		0xFC0
#define TXUSRCT1_MCS_A2		0x45A8
#define TXUSRCT1_MCS_A2_M		0x3F000
#define TXUSRCT2_MCS_A2		0x45A8
#define TXUSRCT2_MCS_A2_M		0xFC0000
#define TXUSRCT3_MCS_A2		0x45A8
#define TXUSRCT3_MCS_A2_M		0x3F000000
#define BMODE_RATE_IDX_A2		0x45A8
#define BMODE_RATE_IDX_A2_M		0xC0000000
#define TXUSRCT1_PW_BOOST_FCTR_DB_A2		0x45AC
#define TXUSRCT1_PW_BOOST_FCTR_DB_A2_M		0x1F
#define TXUSRCT2_PW_BOOST_FCTR_DB_A2		0x45AC
#define TXUSRCT2_PW_BOOST_FCTR_DB_A2_M		0x3E0
#define TXUSRCT3_PW_BOOST_FCTR_DB_A2		0x45AC
#define TXUSRCT3_PW_BOOST_FCTR_DB_A2_M		0x7C00
#define TXINFO_PPDU_TYPE_A2		0x45AC
#define TXINFO_PPDU_TYPE_A2_M		0x78000
#define TXINFO_TX_SWING_A2		0x45AC
#define TXINFO_TX_SWING_A2_M		0x780000
#define TXINFO_TXSC_A2		0x45AC
#define TXINFO_TXSC_A2_M		0x7800000
#define TXINFO_CFO_COMP_A2		0x45AC
#define TXINFO_CFO_COMP_A2_M		0x38000000
#define MAC_TX_U_ID_PHASE_OPT_T_A2		0x45AC
#define MAC_TX_U_ID_PHASE_OPT_T_A2_M		0xC0000000
#define TXTIMCT_PKT_EXT_IDX_A2		0x45B0
#define TXTIMCT_PKT_EXT_IDX_A2_M		0x7
#define TXUSRCT0_N_STS_A2		0x45B0
#define TXUSRCT0_N_STS_A2_M		0x38
#define TXUSRCT0_N_STS_RU_TOT_A2		0x45B0
#define TXUSRCT0_N_STS_RU_TOT_A2_M		0x1C0
#define TXUSRCT0_STRT_STS_A2		0x45B0
#define TXUSRCT0_STRT_STS_A2_M		0xE00
#define TXUSRCT1_N_STS_A2		0x45B0
#define TXUSRCT1_N_STS_A2_M		0x7000
#define TXUSRCT1_N_STS_RU_TOT_A2		0x45B0
#define TXUSRCT1_N_STS_RU_TOT_A2_M		0x38000
#define TXUSRCT1_STRT_STS_A2		0x45B0
#define TXUSRCT1_STRT_STS_A2_M		0x1C0000
#define TXUSRCT2_N_STS_A2		0x45B0
#define TXUSRCT2_N_STS_A2_M		0xE00000
#define TXUSRCT2_N_STS_RU_TOT_A2		0x45B0
#define TXUSRCT2_N_STS_RU_TOT_A2_M		0x7000000
#define TXUSRCT2_STRT_STS_A2		0x45B0
#define TXUSRCT2_STRT_STS_A2_M		0x38000000
#define MAC_TXD_PHASE_OPT_I_A2		0x45B0
#define MAC_TXD_PHASE_OPT_I_A2_M		0xC0000000
#define TXUSRCT3_N_STS_A2		0x45B4
#define TXUSRCT3_N_STS_A2_M		0x7
#define TXUSRCT3_N_STS_RU_TOT_A2		0x45B4
#define TXUSRCT3_N_STS_RU_TOT_A2_M		0x38
#define TXUSRCT3_STRT_STS_A2		0x45B4
#define TXUSRCT3_STRT_STS_A2_M		0x1C0
#define SOURCE_GEN_MODE_IDX_A2		0x45B4
#define SOURCE_GEN_MODE_IDX_A2_M		0x600
#define TXCOMCT_GI_TYPE_A2		0x45B4
#define TXCOMCT_GI_TYPE_A2_M		0x1800
#define TXCOMCT_LTF_TYPE_A2		0x45B4
#define TXCOMCT_LTF_TYPE_A2_M		0x6000
#define TXINFO_DBW_IDX_A2		0x45B4
#define TXINFO_DBW_IDX_A2_M		0x18000
#define TXINFO_PATH_MAP_A_A2		0x45B4
#define TXINFO_PATH_MAP_A_A2_M		0x60000
#define TXINFO_PATH_MAP_B_A2		0x45B4
#define TXINFO_PATH_MAP_B_A2_M		0x180000
#define TXINFO_PATH_MAP_C_A2		0x45B4
#define TXINFO_PATH_MAP_C_A2_M		0x600000
#define TXINFO_PATH_MAP_D_A2		0x45B4
#define TXINFO_PATH_MAP_D_A2_M		0x1800000
#define TXTIMCT_PRE_FEC_FCTR_A2		0x45B4
#define TXTIMCT_PRE_FEC_FCTR_A2_M		0x6000000
#define BMODE_LONG_PREAMBLE_EN_A2		0x45B4
#define BMODE_LONG_PREAMBLE_EN_A2_M		0x8000000
#define MAC_TX_PMAC_EN_I_A2		0x45B4
#define MAC_TX_PMAC_EN_I_A2_M		0x10000000
#define TAR_TXINFO_TXTP_EN_A2		0x45B4
#define TAR_TXINFO_TXTP_EN_A2_M		0x20000000
#define TX_N_PACKET_EN_A2		0x45B4
#define TX_N_PACKET_EN_A2_M		0x40000000
#define TX_CONTINUOUS_A2		0x45B4
#define TX_CONTINUOUS_A2_M		0x80000000
#define TX_EN_A2		0x45B8
#define TX_EN_A2_M		0x1
#define TXCOMCT_BEAM_CHANGE_EN_A2		0x45B8
#define TXCOMCT_BEAM_CHANGE_EN_A2_M		0x2
#define TXCOMCT_DOPPLER_EN_A2		0x45B8
#define TXCOMCT_DOPPLER_EN_A2_M		0x4
#define TXCOMCT_FB_MUMIMO_EN_A2		0x45B8
#define TXCOMCT_FB_MUMIMO_EN_A2_M		0x8
#define TXCOMCT_FEEDBACK_STATUS_A2		0x45B8
#define TXCOMCT_FEEDBACK_STATUS_A2_M		0x10
#define TXCOMCT_HE_SIGB_DCM_EN_A2		0x45B8
#define TXCOMCT_HE_SIGB_DCM_EN_A2_M		0x20
#define TXCOMCT_MIDAMBLE_MODE_A2		0x45B8
#define TXCOMCT_MIDAMBLE_MODE_A2_M		0x40
#define TXCOMCT_MUMIMO_LTF_MODE_EN_A2		0x45B8
#define TXCOMCT_MUMIMO_LTF_MODE_EN_A2_M		0x80
#define TXCOMCT_NDP_A2		0x45B8
#define TXCOMCT_NDP_A2_M		0x100
#define TXCOMCT_STBC_EN_A2		0x45B8
#define TXCOMCT_STBC_EN_A2_M		0x200
#define TXINFO_ANT_SEL_A_A2		0x45B8
#define TXINFO_ANT_SEL_A_A2_M		0x400
#define TXINFO_ANT_SEL_B_A2		0x45B8
#define TXINFO_ANT_SEL_B_A2_M		0x800
#define TXINFO_ANT_SEL_C_A2		0x45B8
#define TXINFO_ANT_SEL_C_A2_M		0x1000
#define TXINFO_ANT_SEL_D_A2		0x45B8
#define TXINFO_ANT_SEL_D_A2_M		0x2000
#define TXINFO_CCA_PW_TH_EN_A2		0x45B8
#define TXINFO_CCA_PW_TH_EN_A2_M		0x4000
#define TXINFO_CFIR_BY_RATE_OFF_A2		0x45B8
#define TXINFO_CFIR_BY_RATE_OFF_A2_M		0x8000
#define TXINFO_DPD_BY_RATE_OFF_A2		0x45B8
#define TXINFO_DPD_BY_RATE_OFF_A2_M		0x10000
#define TXINFO_RF_FIXED_GAIN_EN_A2		0x45B8
#define TXINFO_RF_FIXED_GAIN_EN_A2_M		0x20000
#define TXINFO_UL_CQI_RPT_TRI_A2		0x45B8
#define TXINFO_UL_CQI_RPT_TRI_A2_M		0x40000
#define TXTIMCT_LDPC_EXTR_A2		0x45B8
#define TXTIMCT_LDPC_EXTR_A2_M		0x80000
#define TXUSRCT0_DCM_EN_A2		0x45B8
#define TXUSRCT0_DCM_EN_A2_M		0x100000
#define TXUSRCT0_FEC_TYPE_A2		0x45B8
#define TXUSRCT0_FEC_TYPE_A2_M		0x200000
#define TXUSRCT1_DCM_EN_A2		0x45B8
#define TXUSRCT1_DCM_EN_A2_M		0x800000
#define TXUSRCT1_FEC_TYPE_A2		0x45B8
#define TXUSRCT1_FEC_TYPE_A2_M		0x1000000
#define TXUSRCT2_DCM_EN_A2		0x45B8
#define TXUSRCT2_DCM_EN_A2_M		0x4000000
#define TXUSRCT2_FEC_TYPE_A2		0x45B8
#define TXUSRCT2_FEC_TYPE_A2_M		0x8000000
#define TXUSRCT3_DCM_EN_A2		0x45B8
#define TXUSRCT3_DCM_EN_A2_M		0x20000000
#define TXUSRCT3_FEC_TYPE_A2		0x45B8
#define TXUSRCT3_FEC_TYPE_A2_M		0x40000000
#define PCOEFF0_A2		0x45BC
#define PCOEFF0_A2_M		0xFFF
#define PCOEFF1_A2		0x45BC
#define PCOEFF1_A2_M		0xFFF000
#define NORM_FCTR_A2		0x45BC
#define NORM_FCTR_A2_M		0x3F000000
#define DELAY_SAMPLE0_A2		0x45BC
#define DELAY_SAMPLE0_A2_M		0xC0000000
#define PCOEFF10_A2		0x45C0
#define PCOEFF10_A2_M		0xFFF
#define PCOEFF11_A2		0x45C0
#define PCOEFF11_A2_M		0xFFF000
#define DELAY_SAMPLE1_A2		0x45C0
#define DELAY_SAMPLE1_A2_M		0x3000000
#define DELAY_SAMPLE2_A2		0x45C0
#define DELAY_SAMPLE2_A2_M		0xC000000
#define DELAY_SAMPLE3_A2		0x45C0
#define DELAY_SAMPLE3_A2_M		0x30000000
#define TXPSF_SCALE_OPT_A2		0x45C0
#define TXPSF_SCALE_OPT_A2_M		0xC0000000
#define PCOEFF12_A2		0x45C4
#define PCOEFF12_A2_M		0xFFF
#define PCOEFF13_A2		0x45C4
#define PCOEFF13_A2_M		0xFFF000
#define PCOEFF14_A2		0x45C8
#define PCOEFF14_A2_M		0xFFF
#define PCOEFF15_A2		0x45C8
#define PCOEFF15_A2_M		0xFFF000
#define PCOEFF2_A2		0x45CC
#define PCOEFF2_A2_M		0xFFF
#define PCOEFF3_A2		0x45CC
#define PCOEFF3_A2_M		0xFFF000
#define PCOEFF4_A2		0x45D0
#define PCOEFF4_A2_M		0xFFF
#define PCOEFF5_A2		0x45D0
#define PCOEFF5_A2_M		0xFFF000
#define PCOEFF6_A2		0x45D4
#define PCOEFF6_A2_M		0xFFF
#define PCOEFF7_A2		0x45D4
#define PCOEFF7_A2_M		0xFFF000
#define PCOEFF8_A2		0x45D8
#define PCOEFF8_A2_M		0xFFF
#define PCOEFF9_A2		0x45D8
#define PCOEFF9_A2_M		0xFFF000
#define PATH0_R_A_G_ELNA0_A2		0x45DC
#define PATH0_R_A_G_ELNA0_A2_M		0xFF
#define PATH0_R_A_G_ELNA1_A2		0x45DC
#define PATH0_R_A_G_ELNA1_A2_M		0xFF00
#define PATH0_R_A_G_LNA0_A2		0x45DC
#define PATH0_R_A_G_LNA0_A2_M		0xFF0000
#define PATH0_R_A_G_LNA1_A2		0x45DC
#define PATH0_R_A_G_LNA1_A2_M		0xFF000000
#define PATH0_R_ACI_DET_BKP1_A2		0x45E0
#define PATH0_R_ACI_DET_BKP1_A2_M		0xFFFFFFFF
#define PATH0_R_ACI_DET_BKP2_A2		0x45E4
#define PATH0_R_ACI_DET_BKP2_A2_M		0xFFFFFFFF
#define PATH0_R_ACI_TH_DB_BW20_A2		0x45E8
#define PATH0_R_ACI_TH_DB_BW20_A2_M		0xFF
#define PATH0_R_ACI_TH_DB_BW40_A2		0x45E8
#define PATH0_R_ACI_TH_DB_BW40_A2_M		0xFF00
#define PATH0_R_ACI_TH_DB_BW80_A2		0x45E8
#define PATH0_R_ACI_TH_DB_BW80_A2_M		0xFF0000
#define PATH0_R_LARGE_ACI_ACT_TH_BW20_A2		0x45E8
#define PATH0_R_LARGE_ACI_ACT_TH_BW20_A2_M		0xFF000000
#define PATH0_R_LARGE_ACI_ACT_TH_BW40_A2		0x45EC
#define PATH0_R_LARGE_ACI_ACT_TH_BW40_A2_M		0xFF
#define PATH0_R_LARGE_ACI_ACT_TH_BW80_A2		0x45EC
#define PATH0_R_LARGE_ACI_ACT_TH_BW80_A2_M		0xFF00
#define PATH0_R_NORMAL_ACI_ACT_TH_BW20_A2		0x45EC
#define PATH0_R_NORMAL_ACI_ACT_TH_BW20_A2_M		0xFF0000
#define PATH0_R_NORMAL_ACI_ACT_TH_BW40_A2		0x45EC
#define PATH0_R_NORMAL_ACI_ACT_TH_BW40_A2_M		0xFF000000
#define PATH0_R_NORMAL_ACI_ACT_TH_BW80_A2		0x45F0
#define PATH0_R_NORMAL_ACI_ACT_TH_BW80_A2_M		0xFF
#define PATH0_R_LARGE_ACI_DB_A2		0x45F0
#define PATH0_R_LARGE_ACI_DB_A2_M		0x7F00
#define PATH0_R_ACI_NRBW_OFST_BW20_A2		0x45F0
#define PATH0_R_ACI_NRBW_OFST_BW20_A2_M		0x78000
#define PATH0_R_ACI_NRBW_OFST_BW40_A2		0x45F0
#define PATH0_R_ACI_NRBW_OFST_BW40_A2_M		0x780000
#define PATH0_R_ACI_NRBW_OFST_BW80_A2		0x45F0
#define PATH0_R_ACI_NRBW_OFST_BW80_A2_M		0x7800000
#define PATH0_R_ACI_HIT_CNT_TH_A2		0x45F0
#define PATH0_R_ACI_HIT_CNT_TH_A2_M		0x38000000
#define PATH0_R_ACI_NRBW_OFST_EN_A2		0x45F0
#define PATH0_R_ACI_NRBW_OFST_EN_A2_M		0x40000000
#define PATH0_R_BYPASS_RFGC_EN_A2		0x45F0
#define PATH0_R_BYPASS_RFGC_EN_A2_M		0x80000000
#define PATH0_R_ADC_DC_OFST_RXLOW_IM_A2		0x45F4
#define PATH0_R_ADC_DC_OFST_RXLOW_IM_A2_M		0x3FFF
#define PATH0_R_ADC_DC_OFST_RXLOW_RE_A2		0x45F4
#define PATH0_R_ADC_DC_OFST_RXLOW_RE_A2_M		0xFFFC000
#define PATH0_R_DC_COMP_EN_A2		0x45F4
#define PATH0_R_DC_COMP_EN_A2_M		0x10000000
#define PATH0_R_ADC_DC_OFST_RXMID_IM_A2		0x45F8
#define PATH0_R_ADC_DC_OFST_RXMID_IM_A2_M		0x3FFF
#define PATH0_R_ADC_DC_OFST_RXMID_RE_A2		0x45F8
#define PATH0_R_ADC_DC_OFST_RXMID_RE_A2_M		0xFFFC000
#define PATH0_R_DC_OFST_IM_A2		0x45FC
#define PATH0_R_DC_OFST_IM_A2_M		0x3FFF
#define PATH0_R_DC_OFST_RE_A2		0x45FC
#define PATH0_R_DC_OFST_RE_A2_M		0xFFFC000
#define PATH0_R_RXTH1_A2		0x4600
#define PATH0_R_RXTH1_A2_M		0x1F
#define PATH0_R_RXTH2_A2		0x4600
#define PATH0_R_RXTH2_A2_M		0x3E0
#define NOISE_SCAL_FCTR_5TAP_1X_TAU0_SNR6_A2		0x4604
#define NOISE_SCAL_FCTR_5TAP_1X_TAU0_SNR6_A2_M		0xFF
#define NOISE_SCAL_FCTR_5TAP_1X_TAU1_SNR6_A2		0x4604
#define NOISE_SCAL_FCTR_5TAP_1X_TAU1_SNR6_A2_M		0xFF00
#define NOISE_SCAL_FCTR_5TAP_1X_TAU2_SNR6_A2		0x4604
#define NOISE_SCAL_FCTR_5TAP_1X_TAU2_SNR6_A2_M		0xFF0000
#define NOISE_SCAL_FCTR_5TAP_1X_TAU3_SNR6_A2		0x4604
#define NOISE_SCAL_FCTR_5TAP_1X_TAU3_SNR6_A2_M		0xFF000000
#define NOISE_SCAL_FCTR_5TAP_1X_TAU4_SNR6_A2		0x4608
#define NOISE_SCAL_FCTR_5TAP_1X_TAU4_SNR6_A2_M		0xFF
#define NOISE_SCAL_FCTR_5TAP_1X_TAU5_SNR6_A2		0x4608
#define NOISE_SCAL_FCTR_5TAP_1X_TAU5_SNR6_A2_M		0xFF00
#define NOISE_SCAL_FCTR_5TAP_2X_TAU0_SNR6_A2		0x4608
#define NOISE_SCAL_FCTR_5TAP_2X_TAU0_SNR6_A2_M		0xFF0000
#define NOISE_SCAL_FCTR_5TAP_2X_TAU1_SNR6_A2		0x4608
#define NOISE_SCAL_FCTR_5TAP_2X_TAU1_SNR6_A2_M		0xFF000000
#define NOISE_SCAL_FCTR_5TAP_2X_TAU2_SNR6_A2		0x460C
#define NOISE_SCAL_FCTR_5TAP_2X_TAU2_SNR6_A2_M		0xFF
#define NOISE_SCAL_FCTR_5TAP_2X_TAU3_SNR6_A2		0x460C
#define NOISE_SCAL_FCTR_5TAP_2X_TAU3_SNR6_A2_M		0xFF00
#define NOISE_SCAL_FCTR_5TAP_2X_TAU4_SNR6_A2		0x460C
#define NOISE_SCAL_FCTR_5TAP_2X_TAU4_SNR6_A2_M		0xFF0000
#define NOISE_SCAL_FCTR_5TAP_2X_TAU5_SNR6_A2		0x460C
#define NOISE_SCAL_FCTR_5TAP_2X_TAU5_SNR6_A2_M		0xFF000000
#define NOISE_SCAL_FCTR_5TAP_4X_TAU0_SNR6_A2		0x4610
#define NOISE_SCAL_FCTR_5TAP_4X_TAU0_SNR6_A2_M		0xFF
#define NOISE_SCAL_FCTR_5TAP_4X_TAU1_SNR6_A2		0x4610
#define NOISE_SCAL_FCTR_5TAP_4X_TAU1_SNR6_A2_M		0xFF00
#define NOISE_SCAL_FCTR_5TAP_4X_TAU2_SNR6_A2		0x4610
#define NOISE_SCAL_FCTR_5TAP_4X_TAU2_SNR6_A2_M		0xFF0000
#define NOISE_SCAL_FCTR_5TAP_4X_TAU3_SNR6_A2		0x4610
#define NOISE_SCAL_FCTR_5TAP_4X_TAU3_SNR6_A2_M		0xFF000000
#define NOISE_SCAL_FCTR_5TAP_4X_TAU4_SNR6_A2		0x4614
#define NOISE_SCAL_FCTR_5TAP_4X_TAU4_SNR6_A2_M		0xFF
#define NOISE_SCAL_FCTR_5TAP_4X_TAU5_SNR6_A2		0x4614
#define NOISE_SCAL_FCTR_5TAP_4X_TAU5_SNR6_A2_M		0xFF00
#define NOISE_SCAL_FCTR_9TAP_1X_TAU0_SNR6_A2		0x4614
#define NOISE_SCAL_FCTR_9TAP_1X_TAU0_SNR6_A2_M		0xFF0000
#define NOISE_SCAL_FCTR_9TAP_1X_TAU1_SNR6_A2		0x4614
#define NOISE_SCAL_FCTR_9TAP_1X_TAU1_SNR6_A2_M		0xFF000000
#define NOISE_SCAL_FCTR_9TAP_1X_TAU2_SNR6_A2		0x4618
#define NOISE_SCAL_FCTR_9TAP_1X_TAU2_SNR6_A2_M		0xFF
#define NOISE_SCAL_FCTR_9TAP_1X_TAU3_SNR6_A2		0x4618
#define NOISE_SCAL_FCTR_9TAP_1X_TAU3_SNR6_A2_M		0xFF00
#define NOISE_SCAL_FCTR_9TAP_1X_TAU4_SNR6_A2		0x4618
#define NOISE_SCAL_FCTR_9TAP_1X_TAU4_SNR6_A2_M		0xFF0000
#define NOISE_SCAL_FCTR_9TAP_1X_TAU5_SNR6_A2		0x4618
#define NOISE_SCAL_FCTR_9TAP_1X_TAU5_SNR6_A2_M		0xFF000000
#define NOISE_SCAL_FCTR_9TAP_2X_TAU0_SNR6_A2		0x461C
#define NOISE_SCAL_FCTR_9TAP_2X_TAU0_SNR6_A2_M		0xFF
#define NOISE_SCAL_FCTR_9TAP_2X_TAU1_SNR6_A2		0x461C
#define NOISE_SCAL_FCTR_9TAP_2X_TAU1_SNR6_A2_M		0xFF00
#define NOISE_SCAL_FCTR_9TAP_2X_TAU2_SNR6_A2		0x461C
#define NOISE_SCAL_FCTR_9TAP_2X_TAU2_SNR6_A2_M		0xFF0000
#define NOISE_SCAL_FCTR_9TAP_2X_TAU3_SNR6_A2		0x461C
#define NOISE_SCAL_FCTR_9TAP_2X_TAU3_SNR6_A2_M		0xFF000000
#define NOISE_SCAL_FCTR_9TAP_2X_TAU4_SNR6_A2		0x4620
#define NOISE_SCAL_FCTR_9TAP_2X_TAU4_SNR6_A2_M		0xFF
#define NOISE_SCAL_FCTR_9TAP_2X_TAU5_SNR6_A2		0x4620
#define NOISE_SCAL_FCTR_9TAP_2X_TAU5_SNR6_A2_M		0xFF00
#define NOISE_SCAL_FCTR_9TAP_4X_TAU0_SNR6_A2		0x4620
#define NOISE_SCAL_FCTR_9TAP_4X_TAU0_SNR6_A2_M		0xFF0000
#define NOISE_SCAL_FCTR_9TAP_4X_TAU1_SNR6_A2		0x4620
#define NOISE_SCAL_FCTR_9TAP_4X_TAU1_SNR6_A2_M		0xFF000000
#define NOISE_SCAL_FCTR_9TAP_4X_TAU2_SNR6_A2		0x4624
#define NOISE_SCAL_FCTR_9TAP_4X_TAU2_SNR6_A2_M		0xFF
#define NOISE_SCAL_FCTR_9TAP_4X_TAU3_SNR6_A2		0x4624
#define NOISE_SCAL_FCTR_9TAP_4X_TAU3_SNR6_A2_M		0xFF00
#define NOISE_SCAL_FCTR_9TAP_4X_TAU4_SNR6_A2		0x4624
#define NOISE_SCAL_FCTR_9TAP_4X_TAU4_SNR6_A2_M		0xFF0000
#define NOISE_SCAL_FCTR_9TAP_4X_TAU5_SNR6_A2		0x4624
#define NOISE_SCAL_FCTR_9TAP_4X_TAU5_SNR6_A2_M		0xFF000000
#define TXBF_V_MATRIX_SMO_A2		0x4628
#define TXBF_V_MATRIX_SMO_A2_M		0x1
#define V_MATRIX_FORCE_IDENTITY_EN_A2		0x4628
#define V_MATRIX_FORCE_IDENTITY_EN_A2_M		0x2
#define DEV1_TH_NG1_BW160_A2		0x462C
#define DEV1_TH_NG1_BW160_A2_M		0x3F
#define DEV1_TH_NG2_BW160_A2		0x462C
#define DEV1_TH_NG2_BW160_A2_M		0xFC0
#define DEV1_TH_NG4_BW160_A2		0x462C
#define DEV1_TH_NG4_BW160_A2_M		0x3F000
#define DEV2_TH_NG1_BW160_A2		0x462C
#define DEV2_TH_NG1_BW160_A2_M		0xFC0000
#define DEV2_TH_NG2_BW160_A2		0x462C
#define DEV2_TH_NG2_BW160_A2_M		0x3F000000
#define DEV2_TH_NG4_BW160_A2		0x4630
#define DEV2_TH_NG4_BW160_A2_M		0x3F
#define HE_DEV1_TH_NG16_BW160_A2		0x4630
#define HE_DEV1_TH_NG16_BW160_A2_M		0xFC0
#define HE_DEV1_TH_NG4_BW160_A2		0x4630
#define HE_DEV1_TH_NG4_BW160_A2_M		0x3F000
#define HE_DEV2_TH_NG16_BW160_A2		0x4630
#define HE_DEV2_TH_NG16_BW160_A2_M		0xFC0000
#define HE_DEV2_TH_NG4_BW160_A2		0x4630
#define HE_DEV2_TH_NG4_BW160_A2_M		0x3F000000
#define HE_SNR1_MIN_CNT_TH_NG16_BW160_A2		0x4634
#define HE_SNR1_MIN_CNT_TH_NG16_BW160_A2_M		0x3F
#define HE_SNR1_MIN_CNT_TH_NG4_BW160_A2		0x4634
#define HE_SNR1_MIN_CNT_TH_NG4_BW160_A2_M		0xFC0
#define HE_SNR2_MIN_CNT_TH_NG16_BW160_A2		0x4634
#define HE_SNR2_MIN_CNT_TH_NG16_BW160_A2_M		0x3F000
#define HE_SNR2_MIN_CNT_TH_NG4_BW160_A2		0x4634
#define HE_SNR2_MIN_CNT_TH_NG4_BW160_A2_M		0xFC0000
#define SNR1_MIN_CNT_TH_NG1_BW160_A2		0x4634
#define SNR1_MIN_CNT_TH_NG1_BW160_A2_M		0x3F000000
#define SNR1_MIN_CNT_TH_NG2_BW160_A2		0x4638
#define SNR1_MIN_CNT_TH_NG2_BW160_A2_M		0x3F
#define SNR1_MIN_CNT_TH_NG4_BW160_A2		0x4638
#define SNR1_MIN_CNT_TH_NG4_BW160_A2_M		0xFC0
#define SNR2_MIN_CNT_TH_NG1_BW160_A2		0x4638
#define SNR2_MIN_CNT_TH_NG1_BW160_A2_M		0x3F000
#define SNR2_MIN_CNT_TH_NG2_BW160_A2		0x4638
#define SNR2_MIN_CNT_TH_NG2_BW160_A2_M		0xFC0000
#define SNR2_MIN_CNT_TH_NG4_BW160_A2		0x4638
#define SNR2_MIN_CNT_TH_NG4_BW160_A2_M		0x3F000000
#define HE_SNR1_TH_NG16_BW160_A2		0x463C
#define HE_SNR1_TH_NG16_BW160_A2_M		0xF
#define HE_SNR1_TH_NG4_BW160_A2		0x463C
#define HE_SNR1_TH_NG4_BW160_A2_M		0xF0
#define HE_SNR2_TH_NG16_BW160_A2		0x463C
#define HE_SNR2_TH_NG16_BW160_A2_M		0xF00
#define HE_SNR2_TH_NG4_BW160_A2		0x463C
#define HE_SNR2_TH_NG4_BW160_A2_M		0xF000
#define SNR1_TH_NG1_BW160_A2		0x463C
#define SNR1_TH_NG1_BW160_A2_M		0xF0000
#define SNR1_TH_NG2_BW160_A2		0x463C
#define SNR1_TH_NG2_BW160_A2_M		0xF00000
#define SNR1_TH_NG4_BW160_A2		0x463C
#define SNR1_TH_NG4_BW160_A2_M		0xF000000
#define SNR2_TH_NG1_BW160_A2		0x463C
#define SNR2_TH_NG1_BW160_A2_M		0xF0000000
#define SNR2_TH_NG2_BW160_A2		0x4640
#define SNR2_TH_NG2_BW160_A2_M		0xF
#define SNR2_TH_NG4_BW160_A2		0x4640
#define SNR2_TH_NG4_BW160_A2_M		0xF0
#define GD_PHASE_LEG_R0S4_A2		0x4644
#define GD_PHASE_LEG_R0S4_A2_M		0xFF
#define GD_PHASE_LEG_R0S5_A2		0x4644
#define GD_PHASE_LEG_R0S5_A2_M		0xFF00
#define GD_PHASE_LEG_R0S6_A2		0x4644
#define GD_PHASE_LEG_R0S6_A2_M		0xFF0000
#define GD_PHASE_LEG_R0S7_A2		0x4644
#define GD_PHASE_LEG_R0S7_A2_M		0xFF000000
#define GD_PHASE_LEG_R1S4_A2		0x4648
#define GD_PHASE_LEG_R1S4_A2_M		0xFF
#define GD_PHASE_LEG_R1S5_A2		0x4648
#define GD_PHASE_LEG_R1S5_A2_M		0xFF00
#define GD_PHASE_LEG_R1S6_A2		0x4648
#define GD_PHASE_LEG_R1S6_A2_M		0xFF0000
#define GD_PHASE_LEG_R1S7_A2		0x4648
#define GD_PHASE_LEG_R1S7_A2_M		0xFF000000
#define GD_PHASE_NON_LEG_R0S2_A2		0x464C
#define GD_PHASE_NON_LEG_R0S2_A2_M		0xFF
#define GD_PHASE_NON_LEG_R0S3_A2		0x464C
#define GD_PHASE_NON_LEG_R0S3_A2_M		0xFF00
#define GD_PHASE_NON_LEG_R1S2_A2		0x464C
#define GD_PHASE_NON_LEG_R1S2_A2_M		0xFF0000
#define GD_PHASE_NON_LEG_R1S3_A2		0x464C
#define GD_PHASE_NON_LEG_R1S3_A2_M		0xFF000000
#define TMAX_IDX_NON_LEG_R1_A2		0x4650
#define TMAX_IDX_NON_LEG_R1_A2_M		0xF
#define PDP_TAU_FIX_FOR_LOWSNR_A2		0x4650
#define PDP_TAU_FIX_FOR_LOWSNR_A2_M		0x70
#define MANUAL_GD_PHASE_LEGACY_EN_A2		0x4650
#define MANUAL_GD_PHASE_LEGACY_EN_A2_M		0x80
#define MPDU_OK_CNT_USR4_TAR_CONTENT_A2		0x4654
#define MPDU_OK_CNT_USR4_TAR_CONTENT_A2_M		0xFFFF
#define MPDU_OK_CNT_USR5_TAR_CONTENT_A2		0x4654
#define MPDU_OK_CNT_USR5_TAR_CONTENT_A2_M		0xFFFF0000
#define MPDU_OK_CNT_USR6_TAR_CONTENT_A2		0x4658
#define MPDU_OK_CNT_USR6_TAR_CONTENT_A2_M		0xFFFF
#define MPDU_OK_CNT_USR7_TAR_CONTENT_A2		0x4658
#define MPDU_OK_CNT_USR7_TAR_CONTENT_A2_M		0xFFFF0000
#define HT_DELIM_MOD_A2		0x465C
#define HT_DELIM_MOD_A2_M		0x1
#define MPDU_OK_CNT_USR4_EN_A2		0x465C
#define MPDU_OK_CNT_USR4_EN_A2_M		0x2
#define MPDU_OK_CNT_USR5_EN_A2		0x465C
#define MPDU_OK_CNT_USR5_EN_A2_M		0x4
#define MPDU_OK_CNT_USR6_EN_A2		0x465C
#define MPDU_OK_CNT_USR6_EN_A2_M		0x8
#define MPDU_OK_CNT_USR7_EN_A2		0x465C
#define MPDU_OK_CNT_USR7_EN_A2_M		0x10
#define PATH0_R_A_G_LNA2_A2		0x4660
#define PATH0_R_A_G_LNA2_A2_M		0xFF
#define PATH0_R_A_G_LNA3_A2		0x4660
#define PATH0_R_A_G_LNA3_A2_M		0xFF00
#define PATH0_R_A_G_LNA4_A2		0x4660
#define PATH0_R_A_G_LNA4_A2_M		0xFF0000
#define PATH0_R_A_G_LNA5_A2		0x4660
#define PATH0_R_A_G_LNA5_A2_M		0xFF000000
#define PATH0_R_A_G_LNA6_A2		0x4664
#define PATH0_R_A_G_LNA6_A2_M		0xFF
#define PATH0_R_A_G_RX0_A2		0x4664
#define PATH0_R_A_G_RX0_A2_M		0xFF00
#define PATH0_R_A_G_TIA0_A2		0x4664
#define PATH0_R_A_G_TIA0_A2_M		0xFF0000
#define PATH0_R_A_G_TIA1_A2		0x4664
#define PATH0_R_A_G_TIA1_A2_M		0xFF000000
#define PATH0_R_A_LNA0_OP1DB_A2		0x4668
#define PATH0_R_A_LNA0_OP1DB_A2_M		0xFF
#define PATH0_R_A_LNA1_OP1DB_A2		0x4668
#define PATH0_R_A_LNA1_OP1DB_A2_M		0xFF00
#define PATH0_R_A_LNA2_OP1DB_A2		0x4668
#define PATH0_R_A_LNA2_OP1DB_A2_M		0xFF0000
#define PATH0_R_A_LNA3_OP1DB_A2		0x4668
#define PATH0_R_A_LNA3_OP1DB_A2_M		0xFF000000
#define PATH0_R_A_LNA4_OP1DB_A2		0x466C
#define PATH0_R_A_LNA4_OP1DB_A2_M		0xFF
#define PATH0_R_A_LNA5_OP1DB_A2		0x466C
#define PATH0_R_A_LNA5_OP1DB_A2_M		0xFF00
#define PATH0_R_A_LNA6_OP1DB_A2		0x466C
#define PATH0_R_A_LNA6_OP1DB_A2_M		0xFF0000
#define PATH0_R_A_RXOP1DB_A2		0x466C
#define PATH0_R_A_RXOP1DB_A2_M		0xFF000000
#define PATH0_R_A_TIA0_LNA0_OP1DB_A2		0x4670
#define PATH0_R_A_TIA0_LNA0_OP1DB_A2_M		0xFF
#define PATH0_R_A_TIA0_LNA1_OP1DB_A2		0x4670
#define PATH0_R_A_TIA0_LNA1_OP1DB_A2_M		0xFF00
#define PATH0_R_A_TIA0_LNA2_OP1DB_A2		0x4670
#define PATH0_R_A_TIA0_LNA2_OP1DB_A2_M		0xFF0000
#define PATH0_R_A_TIA0_LNA3_OP1DB_A2		0x4670
#define PATH0_R_A_TIA0_LNA3_OP1DB_A2_M		0xFF000000
#define PATH0_R_A_TIA0_LNA4_OP1DB_A2		0x4674
#define PATH0_R_A_TIA0_LNA4_OP1DB_A2_M		0xFF
#define PATH0_R_A_TIA0_LNA5_OP1DB_A2		0x4674
#define PATH0_R_A_TIA0_LNA5_OP1DB_A2_M		0xFF00
#define PATH0_R_A_TIA0_LNA6_OP1DB_A2		0x4674
#define PATH0_R_A_TIA0_LNA6_OP1DB_A2_M		0xFF0000
#define PATH0_R_A_TIA1_LNA6_OP1DB_A2		0x4674
#define PATH0_R_A_TIA1_LNA6_OP1DB_A2_M		0xFF000000
#define PATH0_R_G_G_ELNA0_A2		0x4678
#define PATH0_R_G_G_ELNA0_A2_M		0xFF
#define PATH0_R_G_G_ELNA1_A2		0x4678
#define PATH0_R_G_G_ELNA1_A2_M		0xFF00
#define PATH0_R_G_G_LNA0_A2		0x4678
#define PATH0_R_G_G_LNA0_A2_M		0xFF0000
#define PATH0_R_G_G_LNA1_A2		0x4678
#define PATH0_R_G_G_LNA1_A2_M		0xFF000000
#define PATH0_R_G_G_LNA2_A2		0x467C
#define PATH0_R_G_G_LNA2_A2_M		0xFF
#define PATH0_R_G_G_LNA3_A2		0x467C
#define PATH0_R_G_G_LNA3_A2_M		0xFF00
#define PATH0_R_G_G_LNA4_A2		0x467C
#define PATH0_R_G_G_LNA4_A2_M		0xFF0000
#define PATH0_R_G_G_LNA5_A2		0x467C
#define PATH0_R_G_G_LNA5_A2_M		0xFF000000
#define PATH0_R_G_G_LNA6_A2		0x4680
#define PATH0_R_G_G_LNA6_A2_M		0xFF
#define PATH0_R_G_G_RX0_A2		0x4680
#define PATH0_R_G_G_RX0_A2_M		0xFF00
#define PATH0_R_G_G_TIA0_A2		0x4680
#define PATH0_R_G_G_TIA0_A2_M		0xFF0000
#define PATH0_R_G_G_TIA1_A2		0x4680
#define PATH0_R_G_G_TIA1_A2_M		0xFF000000
#define PATH0_R_G_LGC_DAGC_A2		0x4684
#define PATH0_R_G_LGC_DAGC_A2_M		0xFF
#define PATH0_R_G_LNA0_OP1DB_A2		0x4684
#define PATH0_R_G_LNA0_OP1DB_A2_M		0xFF00
#define PATH0_R_G_LNA1_OP1DB_A2		0x4684
#define PATH0_R_G_LNA1_OP1DB_A2_M		0xFF0000
#define PATH0_R_G_LNA2_OP1DB_A2		0x4684
#define PATH0_R_G_LNA2_OP1DB_A2_M		0xFF000000
#define PATH0_R_G_LNA3_OP1DB_A2		0x4688
#define PATH0_R_G_LNA3_OP1DB_A2_M		0xFF
#define PATH0_R_G_LNA4_OP1DB_A2		0x4688
#define PATH0_R_G_LNA4_OP1DB_A2_M		0xFF00
#define PATH0_R_G_LNA5_OP1DB_A2		0x4688
#define PATH0_R_G_LNA5_OP1DB_A2_M		0xFF0000
#define PATH0_R_G_LNA6_OP1DB_A2		0x4688
#define PATH0_R_G_LNA6_OP1DB_A2_M		0xFF000000
#define PATH0_R_G_NLGC_DAGC_A2		0x468C
#define PATH0_R_G_NLGC_DAGC_A2_M		0xFF
#define PATH0_R_G_RXOP1DB_A2		0x468C
#define PATH0_R_G_RXOP1DB_A2_M		0xFF00
#define PATH0_R_G_TIA0_LNA0_OP1DB_A2		0x468C
#define PATH0_R_G_TIA0_LNA0_OP1DB_A2_M		0xFF0000
#define PATH0_R_G_TIA0_LNA1_OP1DB_A2		0x468C
#define PATH0_R_G_TIA0_LNA1_OP1DB_A2_M		0xFF000000
#define PATH0_R_G_TIA0_LNA2_OP1DB_A2		0x4690
#define PATH0_R_G_TIA0_LNA2_OP1DB_A2_M		0xFF
#define PATH0_R_G_TIA0_LNA3_OP1DB_A2		0x4690
#define PATH0_R_G_TIA0_LNA3_OP1DB_A2_M		0xFF00
#define PATH0_R_G_TIA0_LNA4_OP1DB_A2		0x4690
#define PATH0_R_G_TIA0_LNA4_OP1DB_A2_M		0xFF0000
#define PATH0_R_G_TIA0_LNA5_OP1DB_A2		0x4690
#define PATH0_R_G_TIA0_LNA5_OP1DB_A2_M		0xFF000000
#define PATH0_R_G_TIA0_LNA6_OP1DB_A2		0x4694
#define PATH0_R_G_TIA0_LNA6_OP1DB_A2_M		0xFF
#define PATH0_R_G_TIA1_LNA6_OP1DB_A2		0x4694
#define PATH0_R_G_TIA1_LNA6_OP1DB_A2_M		0xFF00
#define PATH0_R_G_OFST_A2		0x4694
#define PATH0_R_G_OFST_A2_M		0xFF0000
#define PATH0_R_IBADC_SAT_TH_A2		0x4694
#define PATH0_R_IBADC_SAT_TH_A2_M		0xFF000000
#define PATH0_R_IBADC_UNDER_TH_A2		0x4698
#define PATH0_R_IBADC_UNDER_TH_A2_M		0xFF
#define PATH0_R_WBADC_SAT_TH_A2		0x4698
#define PATH0_R_WBADC_SAT_TH_A2_M		0xFF00
#define PATH0_R_WBADC_SAT_TH_ANTWGT_A2		0x4698
#define PATH0_R_WBADC_SAT_TH_ANTWGT_A2_M		0xFF0000
#define PATH0_R_WBADC_UNDER_TH_A2		0x4698
#define PATH0_R_WBADC_UNDER_TH_A2_M		0xFF000000
#define PATH0_R_P_PEAK_IBADC_DBM_A2		0x469C
#define PATH0_R_P_PEAK_IBADC_DBM_A2_M		0x7F
#define PATH0_R_P_PEAK_WBADC_DBM_A2		0x469C
#define PATH0_R_P_PEAK_WBADC_DBM_A2_M		0x3F80
#define PATH0_R_ACI_NRBW_TH_A2		0x469C
#define PATH0_R_ACI_NRBW_TH_A2_M		0xFC000
#define PATH0_R_BACKOFF_BMODE_A2		0x469C
#define PATH0_R_BACKOFF_BMODE_A2_M		0x3F00000
#define PATH0_R_BACKOFF_IBADC_A2		0x469C
#define PATH0_R_BACKOFF_IBADC_A2_M		0xFC000000
#define PATH0_R_BACKOFF_LNA_A2		0x46A0
#define PATH0_R_BACKOFF_LNA_A2_M		0x3F
#define PATH0_R_BACKOFF_TIA_A2		0x46A0
#define PATH0_R_BACKOFF_TIA_A2_M		0xFC0
#define PATH0_R_BACKOFF_WBADC_A2		0x46A0
#define PATH0_R_BACKOFF_WBADC_A2_M		0x3F000
#define PATH0_R_G_IBADC_IN_A2		0x46A0
#define PATH0_R_G_IBADC_IN_A2_M		0xFC0000
#define PATH0_R_A_GS_SAT_IDX_RX_A2		0x46A0
#define PATH0_R_A_GS_SAT_IDX_RX_A2_M		0x1F000000
#define PATH0_R_A_WB_GIDX_00_LNA_TIA_A2		0x46A0
#define PATH0_R_A_WB_GIDX_00_LNA_TIA_A2_M		0xE0000000
#define PATH0_R_A_GS_UND_IDX_RX_A2		0x46A4
#define PATH0_R_A_GS_UND_IDX_RX_A2_M		0x1F
#define PATH0_R_G_GS_SAT_IDX_RX_A2		0x46A4
#define PATH0_R_G_GS_SAT_IDX_RX_A2_M		0x3E0
#define PATH0_R_G_GS_UND_IDX_RX_A2		0x46A4
#define PATH0_R_G_GS_UND_IDX_RX_A2_M		0x7C00
#define PATH0_R_DLY_DCCL_A2		0x46A4
#define PATH0_R_DLY_DCCL_A2_M		0x1F00000
#define PATH0_R_DLY_DFE_A2		0x46A4
#define PATH0_R_DLY_DFE_A2_M		0x3E000000
#define PATH0_R_G_MIXER_A2		0x46A4
#define PATH0_R_G_MIXER_A2_M		0xC0000000
#define PATH0_R_DLY_PRIM_A2		0x46A8
#define PATH0_R_DLY_PRIM_A2_M		0x1F
#define PATH0_R_DLY_SYNC_A2		0x46A8
#define PATH0_R_DLY_SYNC_A2_M		0x3E0
#define PATH0_R_RXIDX_INIT_A2		0x46A8
#define PATH0_R_RXIDX_INIT_A2_M		0x7C00
#define PATH0_R_A_GS_SAT_IDX_H_A2		0x46A8
#define PATH0_R_A_GS_SAT_IDX_H_A2_M		0x78000
#define PATH0_R_A_GS_SAT_IDX_L_A2		0x46A8
#define PATH0_R_A_GS_SAT_IDX_L_A2_M		0x780000
#define PATH0_R_A_GS_SAT_IDX_PP1_A2		0x46A8
#define PATH0_R_A_GS_SAT_IDX_PP1_A2_M		0x7800000
#define PATH0_R_A_GS_SAT_IDX_PP2_A2		0x46A8
#define PATH0_R_A_GS_SAT_IDX_PP2_A2_M		0x78000000
#define PATH0_R_1RCCA_PRE_PD_MODE_A2		0x46A8
#define PATH0_R_1RCCA_PRE_PD_MODE_A2_M		0x80000000
#define PATH0_R_A_GS_SAT_TH_H_A2		0x46AC
#define PATH0_R_A_GS_SAT_TH_H_A2_M		0xF
#define PATH0_R_A_GS_SAT_TH_L_A2		0x46AC
#define PATH0_R_A_GS_SAT_TH_L_A2_M		0xF0
#define PATH0_R_A_GS_UND_IDX_A2		0x46AC
#define PATH0_R_A_GS_UND_IDX_A2_M		0xF00
#define PATH0_R_A_GS_UND_IDX_PP1_A2		0x46AC
#define PATH0_R_A_GS_UND_IDX_PP1_A2_M		0xF000
#define PATH0_R_A_GS_UND_IDX_PP2_A2		0x46AC
#define PATH0_R_A_GS_UND_IDX_PP2_A2_M		0xF0000
#define PATH0_R_A_GS_UND_TH_H_A2		0x46AC
#define PATH0_R_A_GS_UND_TH_H_A2_M		0xF00000
#define PATH0_R_A_GS_UND_TH_L_A2		0x46AC
#define PATH0_R_A_GS_UND_TH_L_A2_M		0xF000000
#define PATH0_R_GC1_TIME_A2		0x46AC
#define PATH0_R_GC1_TIME_A2_M		0xF0000000
#define PATH0_R_GC1_TIME_NLGC_A2		0x46B0
#define PATH0_R_GC1_TIME_NLGC_A2_M		0xF
#define PATH0_R_GC2_TIME_A2		0x46B0
#define PATH0_R_GC2_TIME_A2_M		0xF0
#define PATH0_R_GC2_TIME_NLGC_A2		0x46B0
#define PATH0_R_GC2_TIME_NLGC_A2_M		0xF00
#define PATH0_R_GC3_TIME_A2		0x46B0
#define PATH0_R_GC3_TIME_A2_M		0xF000
#define PATH0_R_GC4_TIME_A2		0x46B0
#define PATH0_R_GC4_TIME_A2_M		0xF0000
#define PATH0_R_GC5_TIME_A2		0x46B0
#define PATH0_R_GC5_TIME_A2_M		0xF00000
#define PATH0_R_GC_TIME_LESS_80M_A2		0x46B0
#define PATH0_R_GC_TIME_LESS_80M_A2_M		0xF000000
#define PATH0_R_GC_TIME_LESS_NLINEAR_A2		0x46B0
#define PATH0_R_GC_TIME_LESS_NLINEAR_A2_M		0xF0000000
#define PATH0_R_G_GS_SAT_IDX_H_A2		0x46B4
#define PATH0_R_G_GS_SAT_IDX_H_A2_M		0xF
#define PATH0_R_G_GS_SAT_IDX_L_A2		0x46B4
#define PATH0_R_G_GS_SAT_IDX_L_A2_M		0xF0
#define PATH0_R_G_GS_SAT_IDX_PP1_A2		0x46B4
#define PATH0_R_G_GS_SAT_IDX_PP1_A2_M		0xF00
#define PATH0_R_G_GS_SAT_IDX_PP2_A2		0x46B4
#define PATH0_R_G_GS_SAT_IDX_PP2_A2_M		0xF000
#define PATH0_R_G_GS_SAT_TH_H_A2		0x46B4
#define PATH0_R_G_GS_SAT_TH_H_A2_M		0xF0000
#define PATH0_R_G_GS_SAT_TH_L_A2		0x46B4
#define PATH0_R_G_GS_SAT_TH_L_A2_M		0xF00000
#define PATH0_R_G_GS_UND_IDX_A2		0x46B4
#define PATH0_R_G_GS_UND_IDX_A2_M		0xF000000
#define PATH0_R_G_GS_UND_IDX_PP1_A2		0x46B4
#define PATH0_R_G_GS_UND_IDX_PP1_A2_M		0xF0000000
#define PATH0_R_G_GS_UND_IDX_PP2_A2		0x46B8
#define PATH0_R_G_GS_UND_IDX_PP2_A2_M		0xF
#define PATH0_R_G_GS_UND_TH_H_A2		0x46B8
#define PATH0_R_G_GS_UND_TH_H_A2_M		0xF0
#define PATH0_R_G_GS_UND_TH_L_A2		0x46B8
#define PATH0_R_G_GS_UND_TH_L_A2_M		0xF00
#define PATH0_R_ACI_NRBW_RATIO_A2		0x46B8
#define PATH0_R_ACI_NRBW_RATIO_A2_M		0xF000
#define PATH0_R_AGC_RESTART_TH_IB_A2		0x46B8
#define PATH0_R_AGC_RESTART_TH_IB_A2_M		0xF0000
#define PATH0_R_AGC_RESTART_TH_WB_A2		0x46B8
#define PATH0_R_AGC_RESTART_TH_WB_A2_M		0xF00000
#define PATH0_R_DCCL_ALPHA_80_A2		0x46B8
#define PATH0_R_DCCL_ALPHA_80_A2_M		0xF000000
#define PATH0_R_DCCL_ALPHA_N80_A2		0x46B8
#define PATH0_R_DCCL_ALPHA_N80_A2_M		0xF0000000
#define PATH0_R_LGC_FREEZE_TH_H_A2		0x46BC
#define PATH0_R_LGC_FREEZE_TH_H_A2_M		0xF
#define PATH0_R_LGC_FREEZE_TH_L_A2		0x46BC
#define PATH0_R_LGC_FREEZE_TH_L_A2_M		0xF0
#define PATH0_R_NLGC_FREEZE_TH_H_A2		0x46BC
#define PATH0_R_NLGC_FREEZE_TH_H_A2_M		0xF00
#define PATH0_R_NLGC_FREEZE_TH_L_A2		0x46BC
#define PATH0_R_NLGC_FREEZE_TH_L_A2_M		0xF000
#define PATH0_R_WB_GAIN_IDX_INIT_A2		0x46BC
#define PATH0_R_WB_GAIN_IDX_INIT_A2_M		0xF0000
#define PATH0_R_A_WB_GIDX_01_LNA_TIA_A2		0x46BC
#define PATH0_R_A_WB_GIDX_01_LNA_TIA_A2_M		0x7000000
#define PATH0_R_A_WB_GIDX_02_LNA_TIA_A2		0x46BC
#define PATH0_R_A_WB_GIDX_02_LNA_TIA_A2_M		0x38000000
#define PATH0_R_G_WBADC_IN_A2		0x46BC
#define PATH0_R_G_WBADC_IN_A2_M		0xC0000000
#define CDD_EVM_CHK_EN_A2		0x46C0
#define CDD_EVM_CHK_EN_A2_M		0x1
#define ED_C1_TH_A2		0x46C4
#define ED_C1_TH_A2_M		0xF
#define ED_C0_TH_A2		0x46C4
#define ED_C0_TH_A2_M		0x70
#define EARLY_DROP_C0_EN_A2		0x46C4
#define EARLY_DROP_C0_EN_A2_M		0x80
#define EARLY_DROP_C1_EN_A2		0x46C4
#define EARLY_DROP_C1_EN_A2_M		0x100
#define EARLY_DROP_C2_EN_A2		0x46C4
#define EARLY_DROP_C2_EN_A2_M		0x200
#define PATH1_R_ADC_DC_OFST_RXLOW_IM_A2		0x46C8
#define PATH1_R_ADC_DC_OFST_RXLOW_IM_A2_M		0x3FFF
#define PATH1_R_ADC_DC_OFST_RXLOW_RE_A2		0x46C8
#define PATH1_R_ADC_DC_OFST_RXLOW_RE_A2_M		0xFFFC000
#define PATH1_R_DC_COMP_EN_A2		0x46C8
#define PATH1_R_DC_COMP_EN_A2_M		0x10000000
#define PATH1_R_ADC_DC_OFST_RXMID_IM_A2		0x46CC
#define PATH1_R_ADC_DC_OFST_RXMID_IM_A2_M		0x3FFF
#define PATH1_R_ADC_DC_OFST_RXMID_RE_A2		0x46CC
#define PATH1_R_ADC_DC_OFST_RXMID_RE_A2_M		0xFFFC000
#define PATH1_R_DC_OFST_IM_A2		0x46D0
#define PATH1_R_DC_OFST_IM_A2_M		0x3FFF
#define PATH1_R_DC_OFST_RE_A2		0x46D0
#define PATH1_R_DC_OFST_RE_A2_M		0xFFFC000
#define PATH1_R_RXTH1_A2		0x46D4
#define PATH1_R_RXTH1_A2_M		0x1F
#define PATH1_R_RXTH2_A2		0x46D4
#define PATH1_R_RXTH2_A2_M		0x3E0
#define TBUSRCT4_RU_ALLOC_A2		0x46D8
#define TBUSRCT4_RU_ALLOC_A2_M		0xFF
#define TBUSRCT4_U_ID_A2		0x46D8
#define TBUSRCT4_U_ID_A2_M		0xFF00
#define TBUSRCT5_RU_ALLOC_A2		0x46D8
#define TBUSRCT5_RU_ALLOC_A2_M		0xFF0000
#define TBUSRCT5_U_ID_A2		0x46D8
#define TBUSRCT5_U_ID_A2_M		0xFF000000
#define TBUSRCT6_RU_ALLOC_A2		0x46DC
#define TBUSRCT6_RU_ALLOC_A2_M		0xFF
#define TBUSRCT6_U_ID_A2		0x46DC
#define TBUSRCT6_U_ID_A2_M		0xFF00
#define TBUSRCT7_RU_ALLOC_A2		0x46DC
#define TBUSRCT7_RU_ALLOC_A2_M		0xFF0000
#define TBUSRCT7_U_ID_A2		0x46DC
#define TBUSRCT7_U_ID_A2_M		0xFF000000
#define TBCOMCT_PRIM_EXP_RSSI_DBM_A2		0x46E0
#define TBCOMCT_PRIM_EXP_RSSI_DBM_A2_M		0x7F
#define TBUSRCT4_MCS_A2		0x46E0
#define TBUSRCT4_MCS_A2_M		0x780
#define TBUSRCT5_MCS_A2		0x46E0
#define TBUSRCT5_MCS_A2_M		0x7800
#define TBUSRCT6_MCS_A2		0x46E0
#define TBUSRCT6_MCS_A2_M		0x78000
#define TBUSRCT7_MCS_A2		0x46E0
#define TBUSRCT7_MCS_A2_M		0x780000
#define TBUSRCT4_N_STS_A2		0x46E0
#define TBUSRCT4_N_STS_A2_M		0x3800000
#define TBUSRCT4_N_STS_RU_TOT_A2		0x46E0
#define TBUSRCT4_N_STS_RU_TOT_A2_M		0x1C000000
#define TBUSRCT4_STRT_STS_A2		0x46E0
#define TBUSRCT4_STRT_STS_A2_M		0xE0000000
#define TBUSRCT5_N_STS_A2		0x46E4
#define TBUSRCT5_N_STS_A2_M		0x7
#define TBUSRCT5_N_STS_RU_TOT_A2		0x46E4
#define TBUSRCT5_N_STS_RU_TOT_A2_M		0x38
#define TBUSRCT5_STRT_STS_A2		0x46E4
#define TBUSRCT5_STRT_STS_A2_M		0x1C0
#define TBUSRCT6_N_STS_A2		0x46E4
#define TBUSRCT6_N_STS_A2_M		0xE00
#define TBUSRCT6_N_STS_RU_TOT_A2		0x46E4
#define TBUSRCT6_N_STS_RU_TOT_A2_M		0x7000
#define TBUSRCT6_STRT_STS_A2		0x46E4
#define TBUSRCT6_STRT_STS_A2_M		0x38000
#define TBUSRCT7_N_STS_A2		0x46E4
#define TBUSRCT7_N_STS_A2_M		0x1C0000
#define TBUSRCT7_N_STS_RU_TOT_A2		0x46E4
#define TBUSRCT7_N_STS_RU_TOT_A2_M		0xE00000
#define TBUSRCT7_STRT_STS_A2		0x46E4
#define TBUSRCT7_STRT_STS_A2_M		0x7000000
#define TBUSRCT4_DCM_EN_A2		0x46E4
#define TBUSRCT4_DCM_EN_A2_M		0x8000000
#define TBUSRCT4_FEC_TYPE_A2		0x46E4
#define TBUSRCT4_FEC_TYPE_A2_M		0x10000000
#define TBUSRCT5_DCM_EN_A2		0x46E4
#define TBUSRCT5_DCM_EN_A2_M		0x20000000
#define TBUSRCT5_FEC_TYPE_A2		0x46E4
#define TBUSRCT5_FEC_TYPE_A2_M		0x40000000
#define TBUSRCT6_DCM_EN_A2		0x46E4
#define TBUSRCT6_DCM_EN_A2_M		0x80000000
#define TBUSRCT6_FEC_TYPE_A2		0x46E8
#define TBUSRCT6_FEC_TYPE_A2_M		0x1
#define TBUSRCT7_DCM_EN_A2		0x46E8
#define TBUSRCT7_DCM_EN_A2_M		0x2
#define TBUSRCT7_FEC_TYPE_A2		0x46E8
#define TBUSRCT7_FEC_TYPE_A2_M		0x4
#define LSIGMRLSIG_NOISE_EST_DIFF_THR_A2		0x46EC
#define LSIGMRLSIG_NOISE_EST_DIFF_THR_A2_M		0x3FF
#define LSIGMRLSIG_NOISE_EST_ORG_THR_A2		0x46EC
#define LSIGMRLSIG_NOISE_EST_ORG_THR_A2_M		0xFFC00
#define RPL_HE_OFST_VAL_A2		0x46EC
#define RPL_HE_OFST_VAL_A2_M		0xFF00000
#define LSIGMRLSIG_NOISE_EST_FOR_PFD_EN_A2		0x46EC
#define LSIGMRLSIG_NOISE_EST_FOR_PFD_EN_A2_M		0x10000000
#define LSIGMRLSIG_NOISE_EST_FOR_IN_EN_A2		0x46EC
#define LSIGMRLSIG_NOISE_EST_FOR_IN_EN_A2_M		0x20000000
#define SU_RSSI_M_BW_NORM_OPT_A2		0x46EC
#define SU_RSSI_M_BW_NORM_OPT_A2_M		0x40000000
#define SIG_EVM_THR_CBW160_A2		0x46F0
#define SIG_EVM_THR_CBW160_A2_M		0xFF
#define SIG_EVM_THR_CBW20_A2		0x46F0
#define SIG_EVM_THR_CBW20_A2_M		0xFF00
#define SIG_EVM_THR_CBW40_A2		0x46F0
#define SIG_EVM_THR_CBW40_A2_M		0xFF0000
#define SIG_EVM_THR_CBW80_A2		0x46F0
#define SIG_EVM_THR_CBW80_A2_M		0xFF000000
#define SIG_EVM_THR_CBW80P80_A2		0x46F4
#define SIG_EVM_THR_CBW80P80_A2_M		0xFF
#define EVM_DIF_THR_CBW160_NRX1_A2		0x46F4
#define EVM_DIF_THR_CBW160_NRX1_A2_M		0x1F00
#define EVM_DIF_THR_CBW160_NRX2_A2		0x46F4
#define EVM_DIF_THR_CBW160_NRX2_A2_M		0x3E000
#define EVM_DIF_THR_CBW160_NRX3_A2		0x46F4
#define EVM_DIF_THR_CBW160_NRX3_A2_M		0x7C0000
#define EVM_DIF_THR_CBW160_NRX4_A2		0x46F4
#define EVM_DIF_THR_CBW160_NRX4_A2_M		0xF800000
#define EVM_DIF_THR_CBW20_NRX1_A2		0x46F8
#define EVM_DIF_THR_CBW20_NRX1_A2_M		0x1F
#define EVM_DIF_THR_CBW20_NRX2_A2		0x46F8
#define EVM_DIF_THR_CBW20_NRX2_A2_M		0x3E0
#define EVM_DIF_THR_CBW20_NRX3_A2		0x46F8
#define EVM_DIF_THR_CBW20_NRX3_A2_M		0x7C00
#define EVM_DIF_THR_CBW20_NRX4_A2		0x46F8
#define EVM_DIF_THR_CBW20_NRX4_A2_M		0xF8000
#define EVM_DIF_THR_CBW40_NRX1_A2		0x46F8
#define EVM_DIF_THR_CBW40_NRX1_A2_M		0x1F00000
#define EVM_DIF_THR_CBW40_NRX2_A2		0x46F8
#define EVM_DIF_THR_CBW40_NRX2_A2_M		0x3E000000
#define EVM_DIF_THR_CBW40_NRX3_A2		0x46FC
#define EVM_DIF_THR_CBW40_NRX3_A2_M		0x1F
#define EVM_DIF_THR_CBW40_NRX4_A2		0x46FC
#define EVM_DIF_THR_CBW40_NRX4_A2_M		0x3E0
#define EVM_DIF_THR_CBW80_NRX1_A2		0x46FC
#define EVM_DIF_THR_CBW80_NRX1_A2_M		0x7C00
#define EVM_DIF_THR_CBW80_NRX2_A2		0x46FC
#define EVM_DIF_THR_CBW80_NRX2_A2_M		0xF8000
#define EVM_DIF_THR_CBW80_NRX3_A2		0x46FC
#define EVM_DIF_THR_CBW80_NRX3_A2_M		0x1F00000
#define EVM_DIF_THR_CBW80_NRX4_A2		0x46FC
#define EVM_DIF_THR_CBW80_NRX4_A2_M		0x3E000000
#define EVM_DIF_THR_CBW80P80_NRX1_A2		0x4700
#define EVM_DIF_THR_CBW80P80_NRX1_A2_M		0x1F
#define EVM_DIF_THR_CBW80P80_NRX2_A2		0x4700
#define EVM_DIF_THR_CBW80P80_NRX2_A2_M		0x3E0
#define EVM_DIF_THR_CBW80P80_NRX3_A2		0x4700
#define EVM_DIF_THR_CBW80P80_NRX3_A2_M		0x7C00
#define EVM_DIF_THR_CBW80P80_NRX4_A2		0x4700
#define EVM_DIF_THR_CBW80P80_NRX4_A2_M		0xF8000
#define CFO_SHIFT_CSI_WGT_DIR_A2		0x4704
#define CFO_SHIFT_CSI_WGT_DIR_A2_M		0x1
#define CFO_SHIFT_CSI_WGT_EN_A2		0x4704
#define CFO_SHIFT_CSI_WGT_EN_A2_M		0x2
#define PROCR_CH_INFO_ELE_BITMAP_A2		0x4708
#define PROCR_CH_INFO_ELE_BITMAP_A2_M		0xFFFF
#define PROCR_CH_INFO_GRP_A2		0x4708
#define PROCR_CH_INFO_GRP_A2_M		0x70000
#define PROCR_CH_INFO_ALG_OPT_A2		0x4708
#define PROCR_CH_INFO_ALG_OPT_A2_M		0x80000
#define PROCR_CH_INFO_CH_OPT_A2		0x4708
#define PROCR_CH_INFO_CH_OPT_A2_M		0x100000
#define PROCR_CH_INFO_WL_OPT_A2		0x4708
#define PROCR_CH_INFO_WL_OPT_A2_M		0x200000
#define LLR_OVERALL_TH_BCC_A2		0x470C
#define LLR_OVERALL_TH_BCC_A2_M		0xF
#define LLR_OVERALL_TH_LDPC_A2		0x470C
#define LLR_OVERALL_TH_LDPC_A2_M		0xF0
#define EVM_RPT_SNR_DEF_EN_A2		0x470C
#define EVM_RPT_SNR_DEF_EN_A2_M		0x100
#define LLR_AUTOSCALE_MUST_LARGE_ONE_EN_A2		0x470C
#define LLR_AUTOSCALE_MUST_LARGE_ONE_EN_A2_M		0x200
#define LLR_FORCE_LSB_NON_ZERO_EN_A2		0x470C
#define LLR_FORCE_LSB_NON_ZERO_EN_A2_M		0x400
#define LLR_STATISTIC_ON_STBC_ODD_SYM_A2		0x470C
#define LLR_STATISTIC_ON_STBC_ODD_SYM_A2_M		0x800
#define LLR_FORCE_LSB_BY_SIGN_EN_A2		0x470C
#define LLR_FORCE_LSB_BY_SIGN_EN_A2_M		0x1000
#define LDPC_MCS0_MAX_ITER_A2		0x4710
#define LDPC_MCS0_MAX_ITER_A2_M		0xF
#define LDPC_MCS10_MAX_ITER_A2		0x4710
#define LDPC_MCS10_MAX_ITER_A2_M		0xF0
#define LDPC_MCS11_MAX_ITER_A2		0x4710
#define LDPC_MCS11_MAX_ITER_A2_M		0xF00
#define LDPC_MCS1_MAX_ITER_A2		0x4710
#define LDPC_MCS1_MAX_ITER_A2_M		0xF000
#define LDPC_MCS2_MAX_ITER_A2		0x4710
#define LDPC_MCS2_MAX_ITER_A2_M		0xF0000
#define LDPC_MCS3_MAX_ITER_A2		0x4710
#define LDPC_MCS3_MAX_ITER_A2_M		0xF00000
#define LDPC_MCS4_MAX_ITER_A2		0x4710
#define LDPC_MCS4_MAX_ITER_A2_M		0xF000000
#define LDPC_MCS5_MAX_ITER_A2		0x4710
#define LDPC_MCS5_MAX_ITER_A2_M		0xF0000000
#define LDPC_MCS6_MAX_ITER_A2		0x4714
#define LDPC_MCS6_MAX_ITER_A2_M		0xF
#define LDPC_MCS7_MAX_ITER_A2		0x4714
#define LDPC_MCS7_MAX_ITER_A2_M		0xF0
#define LDPC_MCS8_MAX_ITER_A2		0x4714
#define LDPC_MCS8_MAX_ITER_A2_M		0xF00
#define LDPC_MCS9_MAX_ITER_A2		0x4714
#define LDPC_MCS9_MAX_ITER_A2_M		0xF000
#define BSS_BW_PRIM_CH_0_A2		0x4718
#define BSS_BW_PRIM_CH_0_A2_M		0x7
#define BSS_BW_PRIM_CH_1_A2		0x4718
#define BSS_BW_PRIM_CH_1_A2_M		0x38
#define BSS_BW_PRIM_CH_2_A2		0x4718
#define BSS_BW_PRIM_CH_2_A2_M		0x1C0
#define BSS_BW_PRIM_CH_3_A2		0x4718
#define BSS_BW_PRIM_CH_3_A2_M		0xE00
#define R22NDBW80_EXIST_FOR_PREAMBLE_PUNC_A2		0x4718
#define R22NDBW80_EXIST_FOR_PREAMBLE_PUNC_A2_M		0x1000
#define UPDATE_DATA_BW_EN_FROMSIG_A2		0x4718
#define UPDATE_DATA_BW_EN_FROMSIG_A2_M		0x2000
#define TB_PILOT_TRACKING_INIT_KP_MODIFIED_MCS_THR_A2		0x471C
#define TB_PILOT_TRACKING_INIT_KP_MODIFIED_MCS_THR_A2_M		0x7F
#define LPBW_SEL_D1_HEER_A2		0x471C
#define LPBW_SEL_D1_HEER_A2_M		0xF80
#define LPBW_SEL_D2_HEER_A2		0x471C
#define LPBW_SEL_D2_HEER_A2_M		0x1F000
#define LPBW_SEL_P1_HEER_A2		0x471C
#define LPBW_SEL_P1_HEER_A2_M		0x3E0000
#define LPBW_SEL_P2_HEER_A2		0x471C
#define LPBW_SEL_P2_HEER_A2_M		0x7C00000
#define TB_PILOT_TRACKING_INIT_KP_MODIFIED_EN_A2		0x471C
#define TB_PILOT_TRACKING_INIT_KP_MODIFIED_EN_A2_M		0x8000000
#define PATH0_R_A_WB_GIDX_03_LNA_TIA_A2		0x4720
#define PATH0_R_A_WB_GIDX_03_LNA_TIA_A2_M		0x7
#define PATH0_R_A_WB_GIDX_04_LNA_TIA_A2		0x4720
#define PATH0_R_A_WB_GIDX_04_LNA_TIA_A2_M		0x38
#define PATH0_R_A_WB_GIDX_05_LNA_TIA_A2		0x4720
#define PATH0_R_A_WB_GIDX_05_LNA_TIA_A2_M		0x1C0
#define PATH0_R_A_WB_GIDX_06_LNA_TIA_A2		0x4720
#define PATH0_R_A_WB_GIDX_06_LNA_TIA_A2_M		0xE00
#define PATH0_R_A_WB_GIDX_07_LNA_TIA_A2		0x4720
#define PATH0_R_A_WB_GIDX_07_LNA_TIA_A2_M		0x7000
#define PATH0_R_A_WB_GIDX_08_LNA_TIA_A2		0x4720
#define PATH0_R_A_WB_GIDX_08_LNA_TIA_A2_M		0x38000
#define PATH0_R_A_WB_GIDX_09_LNA_TIA_A2		0x4720
#define PATH0_R_A_WB_GIDX_09_LNA_TIA_A2_M		0x1C0000
#define PATH0_R_A_WB_GIDX_10_LNA_TIA_A2		0x4720
#define PATH0_R_A_WB_GIDX_10_LNA_TIA_A2_M		0xE00000
#define PATH0_R_A_WB_GIDX_11_LNA_TIA_A2		0x4720
#define PATH0_R_A_WB_GIDX_11_LNA_TIA_A2_M		0x7000000
#define PATH0_R_A_WB_GIDX_12_LNA_TIA_A2		0x4720
#define PATH0_R_A_WB_GIDX_12_LNA_TIA_A2_M		0x38000000
#define PATH0_R_IBADC_PW_ALPHA_H_A2		0x4720
#define PATH0_R_IBADC_PW_ALPHA_H_A2_M		0xC0000000
#define PATH0_R_A_WB_GIDX_13_LNA_TIA_A2		0x4724
#define PATH0_R_A_WB_GIDX_13_LNA_TIA_A2_M		0x7
#define PATH0_R_A_WB_GIDX_14_LNA_TIA_A2		0x4724
#define PATH0_R_A_WB_GIDX_14_LNA_TIA_A2_M		0x38
#define PATH0_R_A_WB_GIDX_15_LNA_TIA_A2		0x4724
#define PATH0_R_A_WB_GIDX_15_LNA_TIA_A2_M		0x1C0
#define PATH0_R_G_WB_GIDX_00_LNA_TIA_A2		0x4724
#define PATH0_R_G_WB_GIDX_00_LNA_TIA_A2_M		0xE00
#define PATH0_R_G_WB_GIDX_01_LNA_TIA_A2		0x4724
#define PATH0_R_G_WB_GIDX_01_LNA_TIA_A2_M		0x7000
#define PATH0_R_G_WB_GIDX_02_LNA_TIA_A2		0x4724
#define PATH0_R_G_WB_GIDX_02_LNA_TIA_A2_M		0x38000
#define PATH0_R_G_WB_GIDX_03_LNA_TIA_A2		0x4724
#define PATH0_R_G_WB_GIDX_03_LNA_TIA_A2_M		0x1C0000
#define PATH0_R_G_WB_GIDX_04_LNA_TIA_A2		0x4724
#define PATH0_R_G_WB_GIDX_04_LNA_TIA_A2_M		0xE00000
#define PATH0_R_G_WB_GIDX_05_LNA_TIA_A2		0x4724
#define PATH0_R_G_WB_GIDX_05_LNA_TIA_A2_M		0x7000000
#define PATH0_R_G_WB_GIDX_06_LNA_TIA_A2		0x4724
#define PATH0_R_G_WB_GIDX_06_LNA_TIA_A2_M		0x38000000
#define PATH0_R_IBADC_PW_ALPHA_L_A2		0x4724
#define PATH0_R_IBADC_PW_ALPHA_L_A2_M		0xC0000000
#define PATH0_R_G_WB_GIDX_07_LNA_TIA_A2		0x4728
#define PATH0_R_G_WB_GIDX_07_LNA_TIA_A2_M		0x7
#define PATH0_R_G_WB_GIDX_08_LNA_TIA_A2		0x4728
#define PATH0_R_G_WB_GIDX_08_LNA_TIA_A2_M		0x38
#define PATH0_R_G_WB_GIDX_09_LNA_TIA_A2		0x4728
#define PATH0_R_G_WB_GIDX_09_LNA_TIA_A2_M		0x1C0
#define PATH0_R_G_WB_GIDX_10_LNA_TIA_A2		0x4728
#define PATH0_R_G_WB_GIDX_10_LNA_TIA_A2_M		0xE00
#define PATH0_R_G_WB_GIDX_11_LNA_TIA_A2		0x4728
#define PATH0_R_G_WB_GIDX_11_LNA_TIA_A2_M		0x7000
#define PATH0_R_G_WB_GIDX_12_LNA_TIA_A2		0x4728
#define PATH0_R_G_WB_GIDX_12_LNA_TIA_A2_M		0x38000
#define PATH0_R_G_WB_GIDX_13_LNA_TIA_A2		0x4728
#define PATH0_R_G_WB_GIDX_13_LNA_TIA_A2_M		0x1C0000
#define PATH0_R_G_WB_GIDX_14_LNA_TIA_A2		0x4728
#define PATH0_R_G_WB_GIDX_14_LNA_TIA_A2_M		0xE00000
#define PATH0_R_G_WB_GIDX_15_LNA_TIA_A2		0x4728
#define PATH0_R_G_WB_GIDX_15_LNA_TIA_A2_M		0x7000000
#define PATH0_R_BT_LNA_IDX0_A2		0x4728
#define PATH0_R_BT_LNA_IDX0_A2_M		0x38000000
#define PATH0_R_LINEAR_STEP_LIM_A2		0x4728
#define PATH0_R_LINEAR_STEP_LIM_A2_M		0xC0000000
#define PATH0_R_BT_LNA_IDX1_A2		0x472C
#define PATH0_R_BT_LNA_IDX1_A2_M		0x7
#define PATH0_R_BT_LNA_IDX2_A2		0x472C
#define PATH0_R_BT_LNA_IDX2_A2_M		0x38
#define PATH0_R_BT_LNA_IDX3_A2		0x472C
#define PATH0_R_BT_LNA_IDX3_A2_M		0x1C0
#define PATH0_R_ELNA_SEL_MARGIN_LGC_A2		0x472C
#define PATH0_R_ELNA_SEL_MARGIN_LGC_A2_M		0xE00
#define PATH0_R_ELNA_SEL_MARGIN_NLGC_A2		0x472C
#define PATH0_R_ELNA_SEL_MARGIN_NLGC_A2_M		0x7000
#define PATH0_R_IBADC_CLIP_RATIO_A2		0x472C
#define PATH0_R_IBADC_CLIP_RATIO_A2_M		0x38000
#define PATH0_R_IBADC_CLIP_TH_A2		0x472C
#define PATH0_R_IBADC_CLIP_TH_A2_M		0x1C0000
#define PATH0_R_LGC_STEP_LIM_A2		0x472C
#define PATH0_R_LGC_STEP_LIM_A2_M		0xE00000
#define PATH0_R_LNA_IDX_INIT_A2		0x472C
#define PATH0_R_LNA_IDX_INIT_A2_M		0x7000000
#define PATH0_R_LNA_SEL_MARGIN_LGC_A2		0x472C
#define PATH0_R_LNA_SEL_MARGIN_LGC_A2_M		0x38000000
#define PATH0_R_LINEAR_STEP_MIN_A2		0x472C
#define PATH0_R_LINEAR_STEP_MIN_A2_M		0xC0000000
#define PATH0_R_LNA_SEL_MARGIN_NLGC_A2		0x4730
#define PATH0_R_LNA_SEL_MARGIN_NLGC_A2_M		0x7
#define PATH0_R_RXSEL_MARGIN_LGC_A2		0x4730
#define PATH0_R_RXSEL_MARGIN_LGC_A2_M		0x38
#define PATH0_R_RXSEL_MARGIN_NLGC_A2		0x4730
#define PATH0_R_RXSEL_MARGIN_NLGC_A2_M		0x1C0
#define PATH0_R_TIA_SEL_MARGIN_LGC_A2		0x4730
#define PATH0_R_TIA_SEL_MARGIN_LGC_A2_M		0xE00
#define PATH0_R_TIA_SEL_MARGIN_NLGC_A2		0x4730
#define PATH0_R_TIA_SEL_MARGIN_NLGC_A2_M		0x7000
#define PATH0_R_WBADC_CLIP_RATIO_A2		0x4730
#define PATH0_R_WBADC_CLIP_RATIO_A2_M		0x38000
#define PATH0_R_WBADC_CLIP_TH_A2		0x4730
#define PATH0_R_WBADC_CLIP_TH_A2_M		0x1C0000
#define PATH0_R_NLGC_STEP_LIM_A2		0x4730
#define PATH0_R_NLGC_STEP_LIM_A2_M		0x600000
#define PATH0_R_NLGC_STEP_MIN_A2		0x4730
#define PATH0_R_NLGC_STEP_MIN_A2_M		0x1800000
#define PATH0_R_POST_PD_STEP_LIM_A2		0x4730
#define PATH0_R_POST_PD_STEP_LIM_A2_M		0x6000000
#define PATH0_R_POST_PD_STEP_MIN_A2		0x4730
#define PATH0_R_POST_PD_STEP_MIN_A2_M		0x18000000
#define PATH0_R_PRE_PD_STEP_LIM_A2		0x4730
#define PATH0_R_PRE_PD_STEP_LIM_A2_M		0x60000000
#define PATH0_R_AGC_EN_A2		0x4730
#define PATH0_R_AGC_EN_A2_M		0x80000000
#define PATH0_R_PRE_PD_STEP_MIN_A2		0x4734
#define PATH0_R_PRE_PD_STEP_MIN_A2_M		0x3
#define PATH0_R_WBADC_PW_ALPHA_H_A2		0x4734
#define PATH0_R_WBADC_PW_ALPHA_H_A2_M		0xC
#define PATH0_R_WBADC_PW_ALPHA_L_A2		0x4734
#define PATH0_R_WBADC_PW_ALPHA_L_A2_M		0x30
#define PATH0_R_A_WB_GIDX_00_ELNA_A2		0x4734
#define PATH0_R_A_WB_GIDX_00_ELNA_A2_M		0x40
#define PATH0_R_A_WB_GIDX_01_ELNA_A2		0x4734
#define PATH0_R_A_WB_GIDX_01_ELNA_A2_M		0x80
#define PATH0_R_A_WB_GIDX_02_ELNA_A2		0x4734
#define PATH0_R_A_WB_GIDX_02_ELNA_A2_M		0x100
#define PATH0_R_A_WB_GIDX_03_ELNA_A2		0x4734
#define PATH0_R_A_WB_GIDX_03_ELNA_A2_M		0x200
#define PATH0_R_A_WB_GIDX_04_ELNA_A2		0x4734
#define PATH0_R_A_WB_GIDX_04_ELNA_A2_M		0x400
#define PATH0_R_A_WB_GIDX_05_ELNA_A2		0x4734
#define PATH0_R_A_WB_GIDX_05_ELNA_A2_M		0x800
#define PATH0_R_A_WB_GIDX_06_ELNA_A2		0x4734
#define PATH0_R_A_WB_GIDX_06_ELNA_A2_M		0x1000
#define PATH0_R_A_WB_GIDX_07_ELNA_A2		0x4734
#define PATH0_R_A_WB_GIDX_07_ELNA_A2_M		0x2000
#define PATH0_R_A_WB_GIDX_08_ELNA_A2		0x4734
#define PATH0_R_A_WB_GIDX_08_ELNA_A2_M		0x4000
#define PATH0_R_A_WB_GIDX_09_ELNA_A2		0x4734
#define PATH0_R_A_WB_GIDX_09_ELNA_A2_M		0x8000
#define PATH0_R_A_WB_GIDX_10_ELNA_A2		0x4734
#define PATH0_R_A_WB_GIDX_10_ELNA_A2_M		0x10000
#define PATH0_R_A_WB_GIDX_11_ELNA_A2		0x4734
#define PATH0_R_A_WB_GIDX_11_ELNA_A2_M		0x20000
#define PATH0_R_A_WB_GIDX_12_ELNA_A2		0x4734
#define PATH0_R_A_WB_GIDX_12_ELNA_A2_M		0x40000
#define PATH0_R_A_WB_GIDX_13_ELNA_A2		0x4734
#define PATH0_R_A_WB_GIDX_13_ELNA_A2_M		0x80000
#define PATH0_R_A_WB_GIDX_14_ELNA_A2		0x4734
#define PATH0_R_A_WB_GIDX_14_ELNA_A2_M		0x100000
#define PATH0_R_A_WB_GIDX_15_ELNA_A2		0x4734
#define PATH0_R_A_WB_GIDX_15_ELNA_A2_M		0x200000
#define PATH0_R_GC_TIME_1T_MORE_A2		0x4734
#define PATH0_R_GC_TIME_1T_MORE_A2_M		0x400000
#define PATH0_R_G_WB_GIDX_00_ELNA_A2		0x4734
#define PATH0_R_G_WB_GIDX_00_ELNA_A2_M		0x800000
#define PATH0_R_G_WB_GIDX_01_ELNA_A2		0x4734
#define PATH0_R_G_WB_GIDX_01_ELNA_A2_M		0x1000000
#define PATH0_R_G_WB_GIDX_02_ELNA_A2		0x4734
#define PATH0_R_G_WB_GIDX_02_ELNA_A2_M		0x2000000
#define PATH0_R_G_WB_GIDX_03_ELNA_A2		0x4734
#define PATH0_R_G_WB_GIDX_03_ELNA_A2_M		0x4000000
#define PATH0_R_G_WB_GIDX_04_ELNA_A2		0x4734
#define PATH0_R_G_WB_GIDX_04_ELNA_A2_M		0x8000000
#define PATH0_R_G_WB_GIDX_05_ELNA_A2		0x4734
#define PATH0_R_G_WB_GIDX_05_ELNA_A2_M		0x10000000
#define PATH0_R_G_WB_GIDX_06_ELNA_A2		0x4734
#define PATH0_R_G_WB_GIDX_06_ELNA_A2_M		0x20000000
#define PATH0_R_G_WB_GIDX_07_ELNA_A2		0x4734
#define PATH0_R_G_WB_GIDX_07_ELNA_A2_M		0x40000000
#define PATH0_R_G_WB_GIDX_08_ELNA_A2		0x4734
#define PATH0_R_G_WB_GIDX_08_ELNA_A2_M		0x80000000
#define PATH0_R_G_WB_GIDX_09_ELNA_A2		0x4738
#define PATH0_R_G_WB_GIDX_09_ELNA_A2_M		0x1
#define PATH0_R_G_WB_GIDX_10_ELNA_A2		0x4738
#define PATH0_R_G_WB_GIDX_10_ELNA_A2_M		0x2
#define PATH0_R_G_WB_GIDX_11_ELNA_A2		0x4738
#define PATH0_R_G_WB_GIDX_11_ELNA_A2_M		0x4
#define PATH0_R_G_WB_GIDX_12_ELNA_A2		0x4738
#define PATH0_R_G_WB_GIDX_12_ELNA_A2_M		0x8
#define PATH0_R_G_WB_GIDX_13_ELNA_A2		0x4738
#define PATH0_R_G_WB_GIDX_13_ELNA_A2_M		0x10
#define PATH0_R_G_WB_GIDX_14_ELNA_A2		0x4738
#define PATH0_R_G_WB_GIDX_14_ELNA_A2_M		0x20
#define PATH0_R_G_WB_GIDX_15_ELNA_A2		0x4738
#define PATH0_R_G_WB_GIDX_15_ELNA_A2_M		0x40
#define PATH0_R_SE1_TIME_A2		0x4738
#define PATH0_R_SE1_TIME_A2_M		0x80
#define PATH0_R_SE1_TIME_NLGC_A2		0x4738
#define PATH0_R_SE1_TIME_NLGC_A2_M		0x100
#define PATH0_R_SE2_TIME_A2		0x4738
#define PATH0_R_SE2_TIME_A2_M		0x200
#define PATH0_R_SE2_TIME_NLGC_A2		0x4738
#define PATH0_R_SE2_TIME_NLGC_A2_M		0x400
#define PATH0_R_SE3_TIME_A2		0x4738
#define PATH0_R_SE3_TIME_A2_M		0x800
#define PATH0_R_SE4_TIME_A2		0x4738
#define PATH0_R_SE4_TIME_A2_M		0x1000
#define PATH0_R_SE5_TIME_A2		0x4738
#define PATH0_R_SE5_TIME_A2_M		0x2000
#define PATH0_R_SE_TIME_DONE_A2		0x4738
#define PATH0_R_SE_TIME_DONE_A2_M		0x4000
#define PATH0_R_SE_TIME_LINEAR_EXT_A2		0x4738
#define PATH0_R_SE_TIME_LINEAR_EXT_A2_M		0x8000
#define PATH0_R_ACI_NRBW_EN_A2		0x4738
#define PATH0_R_ACI_NRBW_EN_A2_M		0x10000
#define PATH0_R_BAND_SEL_A2		0x4738
#define PATH0_R_BAND_SEL_A2_M		0x20000
#define PATH0_R_BT_RX_MODE_EN_A2		0x4738
#define PATH0_R_BT_RX_MODE_EN_A2_M		0x40000
#define PATH0_R_BT_SHARE_A2		0x4738
#define PATH0_R_BT_SHARE_A2_M		0x80000
#define PATH0_R_BT_TX_FORCE_NRBW_A2		0x4738
#define PATH0_R_BT_TX_FORCE_NRBW_A2_M		0x100000
#define PATH0_R_BT_TX_MODE_EN_A2		0x4738
#define PATH0_R_BT_TX_MODE_EN_A2_M		0x200000
#define PATH0_R_BTG_PATH_A2		0x4738
#define PATH0_R_BTG_PATH_A2_M		0x400000
#define PATH0_R_CCK_FORCE_NRBW_A2		0x4738
#define PATH0_R_CCK_FORCE_NRBW_A2_M		0x800000
#define PATH0_R_DCCL_EN_A2		0x4738
#define PATH0_R_DCCL_EN_A2_M		0x1000000
#define PATH0_R_ELNA_BYPASS_EN_A2		0x4738
#define PATH0_R_ELNA_BYPASS_EN_A2_M		0x2000000
#define PATH0_R_ELNA_EN_A2		0x4738
#define PATH0_R_ELNA_EN_A2_M		0x4000000
#define PATH0_R_ELNA_IDX_INIT_A2		0x4738
#define PATH0_R_ELNA_IDX_INIT_A2_M		0x8000000
#define PATH0_R_FORCE_BT_COEX_A2		0x4738
#define PATH0_R_FORCE_BT_COEX_A2_M		0x10000000
#define PATH0_R_FORCE_NRBW_A2		0x4738
#define PATH0_R_FORCE_NRBW_A2_M		0x20000000
#define PATH0_R_I_ONLY_A2		0x4738
#define PATH0_R_I_ONLY_A2_M		0x40000000
#define PATH0_R_LGC_DAGC_EN_A2		0x4738
#define PATH0_R_LGC_DAGC_EN_A2_M		0x80000000
#define PATH0_R_LINEAR_AGC_EN_A2		0x473C
#define PATH0_R_LINEAR_AGC_EN_A2_M		0x1
#define PATH0_R_LINEAR_MARGIN_MODE_A2		0x473C
#define PATH0_R_LINEAR_MARGIN_MODE_A2_M		0x2
#define PATH0_R_NLGC_AGC_EN_A2		0x473C
#define PATH0_R_NLGC_AGC_EN_A2_M		0x4
#define PATH0_R_NLGC_DAGC_EN_A2		0x473C
#define PATH0_R_NLGC_DAGC_EN_A2_M		0x8
#define PATH0_R_NRBW_DEF_A2		0x473C
#define PATH0_R_NRBW_DEF_A2_M		0x10
#define PATH0_R_POST_PD_AGC_EN_A2		0x473C
#define PATH0_R_POST_PD_AGC_EN_A2_M		0x20
#define PATH0_R_PRE_PD_AGC_EN_A2		0x473C
#define PATH0_R_PRE_PD_AGC_EN_A2_M		0x40
#define PATH0_R_PURE_POST_PD_MODE_A2		0x473C
#define PATH0_R_PURE_POST_PD_MODE_A2_M		0x80
#define PATH0_R_SYNC_PRE_PD_STEP_A2		0x473C
#define PATH0_R_SYNC_PRE_PD_STEP_A2_M		0x100
#define PATH0_R_TIA_IDX_INIT_A2		0x473C
#define PATH0_R_TIA_IDX_INIT_A2_M		0x200
#define PATH0_R_TIA_SHRINK_DEF_A2		0x473C
#define PATH0_R_TIA_SHRINK_DEF_A2_M		0x400
#define PATH0_R_TIA_SHRINK_EN_A2		0x473C
#define PATH0_R_TIA_SHRINK_EN_A2_M		0x800
#define PATH0_R_TIA_SHRINK_INIT_A2		0x473C
#define PATH0_R_TIA_SHRINK_INIT_A2_M		0x1000
#define PATH1_R_A_G_ELNA0_A2		0x4740
#define PATH1_R_A_G_ELNA0_A2_M		0xFF
#define PATH1_R_A_G_ELNA1_A2		0x4740
#define PATH1_R_A_G_ELNA1_A2_M		0xFF00
#define PATH1_R_A_G_LNA0_A2		0x4740
#define PATH1_R_A_G_LNA0_A2_M		0xFF0000
#define PATH1_R_A_G_LNA1_A2		0x4740
#define PATH1_R_A_G_LNA1_A2_M		0xFF000000
#define PATH1_R_A_G_LNA2_A2		0x4744
#define PATH1_R_A_G_LNA2_A2_M		0xFF
#define PATH1_R_A_G_LNA3_A2		0x4744
#define PATH1_R_A_G_LNA3_A2_M		0xFF00
#define PATH1_R_A_G_LNA4_A2		0x4744
#define PATH1_R_A_G_LNA4_A2_M		0xFF0000
#define PATH1_R_A_G_LNA5_A2		0x4744
#define PATH1_R_A_G_LNA5_A2_M		0xFF000000
#define PATH1_R_A_G_LNA6_A2		0x4748
#define PATH1_R_A_G_LNA6_A2_M		0xFF
#define PATH1_R_A_G_RX0_A2		0x4748
#define PATH1_R_A_G_RX0_A2_M		0xFF00
#define PATH1_R_A_G_TIA0_A2		0x4748
#define PATH1_R_A_G_TIA0_A2_M		0xFF0000
#define PATH1_R_A_G_TIA1_A2		0x4748
#define PATH1_R_A_G_TIA1_A2_M		0xFF000000
#define PATH1_R_A_LNA0_OP1DB_A2		0x474C
#define PATH1_R_A_LNA0_OP1DB_A2_M		0xFF
#define PATH1_R_A_LNA1_OP1DB_A2		0x474C
#define PATH1_R_A_LNA1_OP1DB_A2_M		0xFF00
#define PATH1_R_A_LNA2_OP1DB_A2		0x474C
#define PATH1_R_A_LNA2_OP1DB_A2_M		0xFF0000
#define PATH1_R_A_LNA3_OP1DB_A2		0x474C
#define PATH1_R_A_LNA3_OP1DB_A2_M		0xFF000000
#define PATH1_R_A_LNA4_OP1DB_A2		0x4750
#define PATH1_R_A_LNA4_OP1DB_A2_M		0xFF
#define PATH1_R_A_LNA5_OP1DB_A2		0x4750
#define PATH1_R_A_LNA5_OP1DB_A2_M		0xFF00
#define PATH1_R_A_LNA6_OP1DB_A2		0x4750
#define PATH1_R_A_LNA6_OP1DB_A2_M		0xFF0000
#define PATH1_R_A_RXOP1DB_A2		0x4750
#define PATH1_R_A_RXOP1DB_A2_M		0xFF000000
#define PATH1_R_A_TIA0_LNA0_OP1DB_A2		0x4754
#define PATH1_R_A_TIA0_LNA0_OP1DB_A2_M		0xFF
#define PATH1_R_A_TIA0_LNA1_OP1DB_A2		0x4754
#define PATH1_R_A_TIA0_LNA1_OP1DB_A2_M		0xFF00
#define PATH1_R_A_TIA0_LNA2_OP1DB_A2		0x4754
#define PATH1_R_A_TIA0_LNA2_OP1DB_A2_M		0xFF0000
#define PATH1_R_A_TIA0_LNA3_OP1DB_A2		0x4754
#define PATH1_R_A_TIA0_LNA3_OP1DB_A2_M		0xFF000000
#define PATH1_R_A_TIA0_LNA4_OP1DB_A2		0x4758
#define PATH1_R_A_TIA0_LNA4_OP1DB_A2_M		0xFF
#define PATH1_R_A_TIA0_LNA5_OP1DB_A2		0x4758
#define PATH1_R_A_TIA0_LNA5_OP1DB_A2_M		0xFF00
#define PATH1_R_A_TIA0_LNA6_OP1DB_A2		0x4758
#define PATH1_R_A_TIA0_LNA6_OP1DB_A2_M		0xFF0000
#define PATH1_R_A_TIA1_LNA6_OP1DB_A2		0x4758
#define PATH1_R_A_TIA1_LNA6_OP1DB_A2_M		0xFF000000
#define PATH1_R_G_G_ELNA0_A2		0x475C
#define PATH1_R_G_G_ELNA0_A2_M		0xFF
#define PATH1_R_G_G_ELNA1_A2		0x475C
#define PATH1_R_G_G_ELNA1_A2_M		0xFF00
#define PATH1_R_G_G_LNA0_A2		0x475C
#define PATH1_R_G_G_LNA0_A2_M		0xFF0000
#define PATH1_R_G_G_LNA1_A2		0x475C
#define PATH1_R_G_G_LNA1_A2_M		0xFF000000
#define PATH1_R_G_G_LNA2_A2		0x4760
#define PATH1_R_G_G_LNA2_A2_M		0xFF
#define PATH1_R_G_G_LNA3_A2		0x4760
#define PATH1_R_G_G_LNA3_A2_M		0xFF00
#define PATH1_R_G_G_LNA4_A2		0x4760
#define PATH1_R_G_G_LNA4_A2_M		0xFF0000
#define PATH1_R_G_G_LNA5_A2		0x4760
#define PATH1_R_G_G_LNA5_A2_M		0xFF000000
#define PATH1_R_G_G_LNA6_A2		0x4764
#define PATH1_R_G_G_LNA6_A2_M		0xFF
#define PATH1_R_G_G_RX0_A2		0x4764
#define PATH1_R_G_G_RX0_A2_M		0xFF00
#define PATH1_R_G_G_TIA0_A2		0x4764
#define PATH1_R_G_G_TIA0_A2_M		0xFF0000
#define PATH1_R_G_G_TIA1_A2		0x4764
#define PATH1_R_G_G_TIA1_A2_M		0xFF000000
#define PATH1_R_G_LGC_DAGC_A2		0x4768
#define PATH1_R_G_LGC_DAGC_A2_M		0xFF
#define PATH1_R_G_LNA0_OP1DB_A2		0x4768
#define PATH1_R_G_LNA0_OP1DB_A2_M		0xFF00
#define PATH1_R_G_LNA1_OP1DB_A2		0x4768
#define PATH1_R_G_LNA1_OP1DB_A2_M		0xFF0000
#define PATH1_R_G_LNA2_OP1DB_A2		0x4768
#define PATH1_R_G_LNA2_OP1DB_A2_M		0xFF000000
#define PATH1_R_G_LNA3_OP1DB_A2		0x476C
#define PATH1_R_G_LNA3_OP1DB_A2_M		0xFF
#define PATH1_R_G_LNA4_OP1DB_A2		0x476C
#define PATH1_R_G_LNA4_OP1DB_A2_M		0xFF00
#define PATH1_R_G_LNA5_OP1DB_A2		0x476C
#define PATH1_R_G_LNA5_OP1DB_A2_M		0xFF0000
#define PATH1_R_G_LNA6_OP1DB_A2		0x476C
#define PATH1_R_G_LNA6_OP1DB_A2_M		0xFF000000
#define PATH1_R_G_NLGC_DAGC_A2		0x4770
#define PATH1_R_G_NLGC_DAGC_A2_M		0xFF
#define PATH1_R_G_RXOP1DB_A2		0x4770
#define PATH1_R_G_RXOP1DB_A2_M		0xFF00
#define PATH1_R_G_TIA0_LNA0_OP1DB_A2		0x4770
#define PATH1_R_G_TIA0_LNA0_OP1DB_A2_M		0xFF0000
#define PATH1_R_G_TIA0_LNA1_OP1DB_A2		0x4770
#define PATH1_R_G_TIA0_LNA1_OP1DB_A2_M		0xFF000000
#define PATH1_R_G_TIA0_LNA2_OP1DB_A2		0x4774
#define PATH1_R_G_TIA0_LNA2_OP1DB_A2_M		0xFF
#define PATH1_R_G_TIA0_LNA3_OP1DB_A2		0x4774
#define PATH1_R_G_TIA0_LNA3_OP1DB_A2_M		0xFF00
#define PATH1_R_G_TIA0_LNA4_OP1DB_A2		0x4774
#define PATH1_R_G_TIA0_LNA4_OP1DB_A2_M		0xFF0000
#define PATH1_R_G_TIA0_LNA5_OP1DB_A2		0x4774
#define PATH1_R_G_TIA0_LNA5_OP1DB_A2_M		0xFF000000
#define PATH1_R_G_TIA0_LNA6_OP1DB_A2		0x4778
#define PATH1_R_G_TIA0_LNA6_OP1DB_A2_M		0xFF
#define PATH1_R_G_TIA1_LNA6_OP1DB_A2		0x4778
#define PATH1_R_G_TIA1_LNA6_OP1DB_A2_M		0xFF00
#define PATH1_R_G_OFST_A2		0x4778
#define PATH1_R_G_OFST_A2_M		0xFF0000
#define PATH1_R_IBADC_SAT_TH_A2		0x4778
#define PATH1_R_IBADC_SAT_TH_A2_M		0xFF000000
#define PATH1_R_IBADC_UNDER_TH_A2		0x477C
#define PATH1_R_IBADC_UNDER_TH_A2_M		0xFF
#define PATH1_R_WBADC_SAT_TH_A2		0x477C
#define PATH1_R_WBADC_SAT_TH_A2_M		0xFF00
#define PATH1_R_WBADC_SAT_TH_ANTWGT_A2		0x477C
#define PATH1_R_WBADC_SAT_TH_ANTWGT_A2_M		0xFF0000
#define PATH1_R_WBADC_UNDER_TH_A2		0x477C
#define PATH1_R_WBADC_UNDER_TH_A2_M		0xFF000000
#define T2F_R_DC_EST_FORCE_I1_A2		0x4780
#define T2F_R_DC_EST_FORCE_I1_A2_M		0xFFF
#define T2F_R_DC_EST_FORCE_Q1_A2		0x4780
#define T2F_R_DC_EST_FORCE_Q1_A2_M		0xFFF000
#define T2F_R_GI2_COMB_THR_A2		0x4780
#define T2F_R_GI2_COMB_THR_A2_M		0xFF000000
#define T2F_R_MANUAL_N_GI2_COMB_A2		0x4784
#define T2F_R_MANUAL_N_GI2_COMB_A2_M		0xFF
#define T2F_R_MANUAL_N_GI_COMB_A2		0x4784
#define T2F_R_MANUAL_N_GI_COMB_A2_M		0x7F00
#define T2F_R_MANUAL_N_SGI_COMB_A2		0x4784
#define T2F_R_MANUAL_N_SGI_COMB_A2_M		0x1F8000
#define T2F_R_RXSC_DGAIN_SHIFT1_A2		0x4784
#define T2F_R_RXSC_DGAIN_SHIFT1_A2_M		0x3E00000
#define T2F_R_RXSC_DGAIN_SHIFT2_A2		0x4784
#define T2F_R_RXSC_DGAIN_SHIFT2_A2_M		0x7C000000
#define T2F_R_CDD_EVM_CHK_EN_A2		0x4784
#define T2F_R_CDD_EVM_CHK_EN_A2_M		0x80000000
#define POP_RSV_A2		0x4788
#define POP_RSV_A2_M		0xFFFFFFFF
#define CLIPPING_LVL_A2		0x478C
#define CLIPPING_LVL_A2_M		0x3FF
#define CLIPPING_OBS_A2		0x478C
#define CLIPPING_OBS_A2_M		0x1FC00
#define CLIPPING_RATIO_A2		0x478C
#define CLIPPING_RATIO_A2_M		0xFE0000
#define B_THD_A2		0x478C
#define B_THD_A2_M		0x3F000000
#define BT_GNT_POP_EN_A2		0x478C
#define BT_GNT_POP_EN_A2_M		0x40000000
#define CCK_EN_A2		0x478C
#define CCK_EN_A2_M		0x80000000
#define M_THD_A2		0x4790
#define M_THD_A2_M		0x3F
#define CCK_DROP_TH_A2		0x4790
#define CCK_DROP_TH_A2_M		0x7C0
#define CCK_POP_H_TH_A2		0x4790
#define CCK_POP_H_TH_A2_M		0xF800
#define CCK_POP_L_TH_A2		0x4790
#define CCK_POP_L_TH_A2_M		0x1F0000
#define D_CNT_A2		0x4790
#define D_CNT_A2_M		0x3E00000
#define D_THD_A2		0x4790
#define D_THD_A2_M		0x7C000000
#define D_EN_A2		0x4790
#define D_EN_A2_M		0x80000000
#define H_THD_A2		0x4794
#define H_THD_A2_M		0x1F
#define L_THD_A2		0x4794
#define L_THD_A2_M		0x3E0
#define OFDM_DROP_TH_A2		0x4794
#define OFDM_DROP_TH_A2_M		0x7C00
#define OFDM_POP_H_TH_A2		0x4794
#define OFDM_POP_H_TH_A2_M		0xF8000
#define OFDM_POP_L_TH_A2		0x4794
#define OFDM_POP_L_TH_A2_M		0x1F00000
#define P_CNT_A2		0x4794
#define P_CNT_A2_M		0x3E000000
#define D_LSIG_RDY_A2		0x4794
#define D_LSIG_RDY_A2_M		0x40000000
#define DL_EN_A2		0x4794
#define DL_EN_A2_M		0x80000000
#define O_THD_A2		0x4798
#define O_THD_A2_M		0x7
#define REFPW_LB_A2		0x4798
#define REFPW_LB_A2_M		0x38
#define M_40_A2		0x4798
#define M_40_A2_M		0x40
#define OFDM_EN_A2		0x4798
#define OFDM_EN_A2_M		0x80
#define P_EN_A2		0x4798
#define P_EN_A2_M		0x100
#define P_LSIG_RDY_A2		0x4798
#define P_LSIG_RDY_A2_M		0x200
#define REFPW_LB_EN_A2		0x4798
#define REFPW_LB_EN_A2_M		0x400
#define P20_SEG0R_PINTHD_A2		0x479C
#define P20_SEG0R_PINTHD_A2_M		0xFF
#define P20_SEG0R_PWDIF_A2		0x479C
#define P20_SEG0R_PWDIF_A2_M		0x3F00
#define P20_SEG0R_P20TAR_A2		0x479C
#define P20_SEG0R_P20TAR_A2_M		0x7C000
#define P20_SEG0R_BT_WGT_A2		0x479C
#define P20_SEG0R_BT_WGT_A2_M		0x380000
#define P20_SEG0R_UNIT_WGT_OPT_A2		0x479C
#define P20_SEG0R_UNIT_WGT_OPT_A2_M		0x400000
#define P20_SEG0R_WGT_EN_A2		0x479C
#define P20_SEG0R_WGT_EN_A2_M		0x800000
#define P20_SEG0R_ZERO_WGT_EN_A2		0x479C
#define P20_SEG0R_ZERO_WGT_EN_A2_M		0x1000000
#define S20_SEG0R_PINTHD_A2		0x47A0
#define S20_SEG0R_PINTHD_A2_M		0xFF
#define S20_SEG0R_PWDIF_A2		0x47A0
#define S20_SEG0R_PWDIF_A2_M		0x3F00
#define S20_SEG0R_P20TAR_A2		0x47A0
#define S20_SEG0R_P20TAR_A2_M		0x7C000
#define S20_SEG0R_BT_WGT_A2		0x47A0
#define S20_SEG0R_BT_WGT_A2_M		0x380000
#define S20_SEG0R_UNIT_WGT_OPT_A2		0x47A0
#define S20_SEG0R_UNIT_WGT_OPT_A2_M		0x400000
#define S20_SEG0R_WGT_EN_A2		0x47A0
#define S20_SEG0R_WGT_EN_A2_M		0x800000
#define S20_SEG0R_ZERO_WGT_EN_A2		0x47A0
#define S20_SEG0R_ZERO_WGT_EN_A2_M		0x1000000
#define BW_INDSEG0R_BW_GAIN_CHK_THD_A2		0x47A4
#define BW_INDSEG0R_BW_GAIN_CHK_THD_A2_M		0x3F
#define BW_INDSEG0R_BW_END_HALF_SYM_COUNT_A2		0x47A4
#define BW_INDSEG0R_BW_END_HALF_SYM_COUNT_A2_M		0x7C0
#define BW_INDSEG0R_CBW20_HIGH_PIN_TH_BWD_A2		0x47A4
#define BW_INDSEG0R_CBW20_HIGH_PIN_TH_BWD_A2_M		0xF800
#define BW_INDSEG0R_CBW20_LOW_PIN_TH_BW_A2		0x47A4
#define BW_INDSEG0R_CBW20_LOW_PIN_TH_BW_A2_M		0x1F0000
#define BW_INDSEG0R_CBW40_HIGH_PIN_TH_BWD_A2		0x47A4
#define BW_INDSEG0R_CBW40_HIGH_PIN_TH_BWD_A2_M		0x3E00000
#define BW_INDSEG0R_CBW40_LOW_PIN_TH_BW_A2		0x47A4
#define BW_INDSEG0R_CBW40_LOW_PIN_TH_BW_A2_M		0x7C000000
#define BW_INDSEG0R_BW_GAIN_CHK_EN_A2		0x47A4
#define BW_INDSEG0R_BW_GAIN_CHK_EN_A2_M		0x80000000
#define BW_INDSEG0R_CBW80_HIGH_PIN_TH_BWD_A2		0x47A8
#define BW_INDSEG0R_CBW80_HIGH_PIN_TH_BWD_A2_M		0x1F
#define BW_INDSEG0R_CBW80_LOW_PIN_TH_BW_A2		0x47A8
#define BW_INDSEG0R_CBW80_LOW_PIN_TH_BW_A2_M		0x3E0
#define BW_INDSEG0R_SUB20_INDICATOR_TH_20_NRX1_A2		0x47A8
#define BW_INDSEG0R_SUB20_INDICATOR_TH_20_NRX1_A2_M		0x7C00
#define BW_INDSEG0R_SUB20_INDICATOR_TH_20_NRX2_A2		0x47A8
#define BW_INDSEG0R_SUB20_INDICATOR_TH_20_NRX2_A2_M		0xF8000
#define BW_INDSEG0R_SUB20_INDICATOR_TH_40_NRX1_A2		0x47A8
#define BW_INDSEG0R_SUB20_INDICATOR_TH_40_NRX1_A2_M		0x1F00000
#define BW_INDSEG0R_SUB20_INDICATOR_TH_40_NRX2_A2		0x47A8
#define BW_INDSEG0R_SUB20_INDICATOR_TH_40_NRX2_A2_M		0x3E000000
#define BW_INDSEG0R_BW_START_CHK_EN_A2		0x47A8
#define BW_INDSEG0R_BW_START_CHK_EN_A2_M		0x40000000
#define BW_INDSEG0R_BW_TIMING_CTRL_OPT_A2		0x47A8
#define BW_INDSEG0R_BW_TIMING_CTRL_OPT_A2_M		0x80000000
#define BW_INDSEG0R_SUB20_INDICATOR_TH_80_NRX1_A2		0x47AC
#define BW_INDSEG0R_SUB20_INDICATOR_TH_80_NRX1_A2_M		0x1F
#define BW_INDSEG0R_SUB20_INDICATOR_TH_80_NRX2_A2		0x47AC
#define BW_INDSEG0R_SUB20_INDICATOR_TH_80_NRX2_A2_M		0x3E0
#define BW_INDSEG0R_SUB20_INDICATOR_TH_80P80_NRX1_A2		0x47AC
#define BW_INDSEG0R_SUB20_INDICATOR_TH_80P80_NRX1_A2_M		0x7C00
#define BW_INDSEG0R_SUB20_INDICATOR_TH_80P80_NRX2_A2		0x47AC
#define BW_INDSEG0R_SUB20_INDICATOR_TH_80P80_NRX2_A2_M		0xF8000
#define BW_INDSEG0R_BW_COUNT_MAX_BY_FALLING_A2		0x47AC
#define BW_INDSEG0R_BW_COUNT_MAX_BY_FALLING_A2_M		0xF00000
#define BW_INDSEG0R_BW_END_HALF_SYM_COUNT_AFTER_L1_IS_FOUND_A2		0x47AC
#define BW_INDSEG0R_BW_END_HALF_SYM_COUNT_AFTER_L1_IS_FOUND_A2_M		0xF000000
#define BW_INDSEG0R_BW_START_HALF_SYM_COUNT_A2		0x47AC
#define BW_INDSEG0R_BW_START_HALF_SYM_COUNT_A2_M		0xF0000000
#define BW_INDSEG0R_INDICATOR_TH_OFST_0_A2		0x47B0
#define BW_INDSEG0R_INDICATOR_TH_OFST_0_A2_M		0xF
#define BW_INDSEG0R_INDICATOR_TH_OFST_1_A2		0x47B0
#define BW_INDSEG0R_INDICATOR_TH_OFST_1_A2_M		0xF0
#define BW_INDSEG0R_INDICATOR_TH_OFST_BY_RSSI_A2		0x47B0
#define BW_INDSEG0R_INDICATOR_TH_OFST_BY_RSSI_A2_M		0xF00
#define BW_INDSEG0R_INTF_TH_0_A2		0x47B0
#define BW_INDSEG0R_INTF_TH_0_A2_M		0xF000
#define BW_INDSEG0R_INTF_TH_1_A2		0x47B0
#define BW_INDSEG0R_INTF_TH_1_A2_M		0xF0000
#define BW_INDSEG0R_START_HALF_SYM_OFST_BY_RSSI_A2		0x47B0
#define BW_INDSEG0R_START_HALF_SYM_OFST_BY_RSSI_A2_M		0xF00000
#define BW_INDSEG0R_CR_SWITCH_BY_PIN_A2		0x47B0
#define BW_INDSEG0R_CR_SWITCH_BY_PIN_A2_M		0x7000000
#define BW_INDSEG0R_SUB20_SEARCH_TH_A2		0x47B0
#define BW_INDSEG0R_SUB20_SEARCH_TH_A2_M		0x38000000
#define BW_INDSEG0R_CR_SWITCH_BY_ACI_EN_A2		0x47B0
#define BW_INDSEG0R_CR_SWITCH_BY_ACI_EN_A2_M		0x40000000
#define BW_INDSEG0R_CR_SWITCH_BY_RSSI_EN_A2		0x47B0
#define BW_INDSEG0R_CR_SWITCH_BY_RSSI_EN_A2_M		0x80000000
#define BW_INDSEG0R_EARLY_DROP_BY_L1_A2		0x47B4
#define BW_INDSEG0R_EARLY_DROP_BY_L1_A2_M		0x1
#define BW_INDSEG0R_FORCE_BW_EN_A2		0x47B4
#define BW_INDSEG0R_FORCE_BW_EN_A2_M		0x2
#define BW_INDSEG0R_FORCE_BW_MODE_A2		0x47B4
#define BW_INDSEG0R_FORCE_BW_MODE_A2_M		0x4
#define SEG0R_HIGH_PIN_TH_CFO_A2		0x47B8
#define SEG0R_HIGH_PIN_TH_CFO_A2_M		0x1F
#define SEG0R_HIGH_PIN_TH_CFOE_A2		0x47B8
#define SEG0R_HIGH_PIN_TH_CFOE_A2_M		0x1E0
#define SEG0R_CFO_START_OFST_A2		0x47B8
#define SEG0R_CFO_START_OFST_A2_M		0xE00
#define SEG0R_CFO_SIZE_OPT_A2		0x47B8
#define SEG0R_CFO_SIZE_OPT_A2_M		0x3000
#define SEG0R_COUNT_INI_PH_A2		0x47B8
#define SEG0R_COUNT_INI_PH_A2_M		0xC000
#define SEG0R_ZERO_CRO_CNT_DIFF_AVG_TH_A2		0x47BC
#define SEG0R_ZERO_CRO_CNT_DIFF_AVG_TH_A2_M		0x3FF
#define SEG0R_ZERO_CRO_CNT_DIFF_VAR_TH_A2		0x47BC
#define SEG0R_ZERO_CRO_CNT_DIFF_VAR_TH_A2_M		0xFFC00
#define SEG0R_H2L_TH_A2		0x47BC
#define SEG0R_H2L_TH_A2_M		0xFF00000
#define SEG0R_ZERO_CRO_OBS_INTRVL_A2		0x47BC
#define SEG0R_ZERO_CRO_OBS_INTRVL_A2_M		0xF0000000
#define SEG0R_L2H_TH_A2		0x47C0
#define SEG0R_L2H_TH_A2_M		0xFF
#define SEG0R_RXI_CHK_TH_A2		0x47C0
#define SEG0R_RXI_CHK_TH_A2_M		0xFF00
#define SEG0R_ADCPW_A2		0x47C0
#define SEG0R_ADCPW_A2_M		0x7F0000
#define SEG0R_ZERO_CRO_HIGH_TH_A2		0x47C0
#define SEG0R_ZERO_CRO_HIGH_TH_A2_M		0x3F800000
#define SEG0R_DCRM_EN_A2		0x47C0
#define SEG0R_DCRM_EN_A2_M		0x40000000
#define SEG0R_RFGC_EN_A2		0x47C0
#define SEG0R_RFGC_EN_A2_M		0x80000000
#define SEG0R_DC_COUNT_MAX_A2		0x47C4
#define SEG0R_DC_COUNT_MAX_A2_M		0xF
#define SEG0R_DC_HIGH_TH_20_NRX1_A2		0x47C4
#define SEG0R_DC_HIGH_TH_20_NRX1_A2_M		0xF0
#define SEG0R_DC_HIGH_TH_20_NRX2_A2		0x47C4
#define SEG0R_DC_HIGH_TH_20_NRX2_A2_M		0xF00
#define SEG0R_DC_HIGH_TH_40_NRX1_A2		0x47C4
#define SEG0R_DC_HIGH_TH_40_NRX1_A2_M		0xF000
#define SEG0R_DC_HIGH_TH_40_NRX2_A2		0x47C4
#define SEG0R_DC_HIGH_TH_40_NRX2_A2_M		0xF0000
#define SEG0R_DC_HIGH_TH_80_NRX1_A2		0x47C4
#define SEG0R_DC_HIGH_TH_80_NRX1_A2_M		0xF00000
#define SEG0R_DC_HIGH_TH_80_NRX2_A2		0x47C4
#define SEG0R_DC_HIGH_TH_80_NRX2_A2_M		0xF000000
#define SEG0R_DC_HIGH_TH_80P80_NRX1_A2		0x47C4
#define SEG0R_DC_HIGH_TH_80P80_NRX1_A2_M		0xF0000000
#define SEG0R_DC_HIGH_TH_80P80_NRX2_A2		0x47C8
#define SEG0R_DC_HIGH_TH_80P80_NRX2_A2_M		0xF
#define SEG0R_DC_LOW_TH_20_NRX1_A2		0x47C8
#define SEG0R_DC_LOW_TH_20_NRX1_A2_M		0xF0
#define SEG0R_DC_LOW_TH_20_NRX2_A2		0x47C8
#define SEG0R_DC_LOW_TH_20_NRX2_A2_M		0xF00
#define SEG0R_DC_LOW_TH_40_NRX1_A2		0x47C8
#define SEG0R_DC_LOW_TH_40_NRX1_A2_M		0xF000
#define SEG0R_DC_LOW_TH_40_NRX2_A2		0x47C8
#define SEG0R_DC_LOW_TH_40_NRX2_A2_M		0xF0000
#define SEG0R_DC_LOW_TH_80_NRX1_A2		0x47C8
#define SEG0R_DC_LOW_TH_80_NRX1_A2_M		0xF00000
#define SEG0R_DC_LOW_TH_80_NRX2_A2		0x47C8
#define SEG0R_DC_LOW_TH_80_NRX2_A2_M		0xF000000
#define SEG0R_DC_LOW_TH_80P80_NRX1_A2		0x47C8
#define SEG0R_DC_LOW_TH_80P80_NRX1_A2_M		0xF0000000
#define SEG0R_DC_LOW_TH_80P80_NRX2_A2		0x47CC
#define SEG0R_DC_LOW_TH_80P80_NRX2_A2_M		0xF
#define SEG0R_DCFI_COUNT_MAX_A2		0x47CC
#define SEG0R_DCFI_COUNT_MAX_A2_M		0xF0
#define SEG0R_DCFI_HIGH_TH_20_NRX1_A2		0x47CC
#define SEG0R_DCFI_HIGH_TH_20_NRX1_A2_M		0xF00
#define SEG0R_DCFI_HIGH_TH_20_NRX2_A2		0x47CC
#define SEG0R_DCFI_HIGH_TH_20_NRX2_A2_M		0xF000
#define SEG0R_DCFI_HIGH_TH_40_NRX1_A2		0x47CC
#define SEG0R_DCFI_HIGH_TH_40_NRX1_A2_M		0xF0000
#define SEG0R_DCFI_HIGH_TH_40_NRX2_A2		0x47CC
#define SEG0R_DCFI_HIGH_TH_40_NRX2_A2_M		0xF00000
#define SEG0R_DCFI_HIGH_TH_80_NRX1_A2		0x47CC
#define SEG0R_DCFI_HIGH_TH_80_NRX1_A2_M		0xF000000
#define SEG0R_DCFI_HIGH_TH_80_NRX2_A2		0x47CC
#define SEG0R_DCFI_HIGH_TH_80_NRX2_A2_M		0xF0000000
#define SEG0R_DCFI_HIGH_TH_80P80_NRX1_A2		0x47D0
#define SEG0R_DCFI_HIGH_TH_80P80_NRX1_A2_M		0xF
#define SEG0R_DCFI_HIGH_TH_80P80_NRX2_A2		0x47D0
#define SEG0R_DCFI_HIGH_TH_80P80_NRX2_A2_M		0xF0
#define SEG0R_DCFI_LOW_TH_20_NRX1_A2		0x47D0
#define SEG0R_DCFI_LOW_TH_20_NRX1_A2_M		0xF00
#define SEG0R_DCFI_LOW_TH_20_NRX2_A2		0x47D0
#define SEG0R_DCFI_LOW_TH_20_NRX2_A2_M		0xF000
#define SEG0R_DCFI_LOW_TH_40_NRX1_A2		0x47D0
#define SEG0R_DCFI_LOW_TH_40_NRX1_A2_M		0xF0000
#define SEG0R_DCFI_LOW_TH_40_NRX2_A2		0x47D0
#define SEG0R_DCFI_LOW_TH_40_NRX2_A2_M		0xF00000
#define SEG0R_DCFI_LOW_TH_80_NRX1_A2		0x47D0
#define SEG0R_DCFI_LOW_TH_80_NRX1_A2_M		0xF000000
#define SEG0R_DCFI_LOW_TH_80_NRX2_A2		0x47D0
#define SEG0R_DCFI_LOW_TH_80_NRX2_A2_M		0xF0000000
#define SEG0R_DCFI_LOW_TH_80P80_NRX1_A2		0x47D4
#define SEG0R_DCFI_LOW_TH_80P80_NRX1_A2_M		0xF
#define SEG0R_DCFI_LOW_TH_80P80_NRX2_A2		0x47D4
#define SEG0R_DCFI_LOW_TH_80P80_NRX2_A2_M		0xF0
#define SEG0R_DCFI_REF_COUNT_MAX_A2		0x47D4
#define SEG0R_DCFI_REF_COUNT_MAX_A2_M		0xF00
#define SEG0R_CBW20_LOW_PIN_TH_FINE_TUNE_A2		0x47D8
#define SEG0R_CBW20_LOW_PIN_TH_FINE_TUNE_A2_M		0x1F
#define SEG0R_CBW40_LOW_PIN_TH_FINE_TUNE_A2		0x47D8
#define SEG0R_CBW40_LOW_PIN_TH_FINE_TUNE_A2_M		0x3E0
#define SEG0R_CBW80_LOW_PIN_TH_FINE_TUNE_A2		0x47D8
#define SEG0R_CBW80_LOW_PIN_TH_FINE_TUNE_A2_M		0x7C00
#define SEG0R_CBW80P80_LOW_PIN_TH_FINE_TUNE_A2		0x47D8
#define SEG0R_CBW80P80_LOW_PIN_TH_FINE_TUNE_A2_M		0xF8000
#define SEG0R_FINE_TUNE_STOP_LMT_A2		0x47D8
#define SEG0R_FINE_TUNE_STOP_LMT_A2_M		0x1F00000
#define SEG0R_CBW20_DC_MAX_RATIO_A2		0x47D8
#define SEG0R_CBW20_DC_MAX_RATIO_A2_M		0x1E000000
#define SEG0R_FINE_TUNE_DELTA_A2		0x47D8
#define SEG0R_FINE_TUNE_DELTA_A2_M		0xE0000000
#define SEG0R_CBW40_DC_MAX_RATIO_A2		0x47DC
#define SEG0R_CBW40_DC_MAX_RATIO_A2_M		0xF
#define SEG0R_CBW80_DC_MAX_RATIO_A2		0x47DC
#define SEG0R_CBW80_DC_MAX_RATIO_A2_M		0xF0
#define SEG0R_CBW80P80_DC_MAX_RATIO_A2		0x47DC
#define SEG0R_CBW80P80_DC_MAX_RATIO_A2_M		0xF00
#define SEG0R_DC_MAX_RATIO_20_NRX1_A2		0x47DC
#define SEG0R_DC_MAX_RATIO_20_NRX1_A2_M		0xF000
#define SEG0R_DC_MAX_RATIO_20_NRX2_A2		0x47DC
#define SEG0R_DC_MAX_RATIO_20_NRX2_A2_M		0xF0000
#define SEG0R_DC_MAX_RATIO_40_NRX1_A2		0x47DC
#define SEG0R_DC_MAX_RATIO_40_NRX1_A2_M		0xF00000
#define SEG0R_DC_MAX_RATIO_40_NRX2_A2		0x47DC
#define SEG0R_DC_MAX_RATIO_40_NRX2_A2_M		0xF000000
#define SEG0R_DC_MAX_RATIO_80_NRX1_A2		0x47DC
#define SEG0R_DC_MAX_RATIO_80_NRX1_A2_M		0xF0000000
#define SEG0R_DC_MAX_RATIO_80_NRX2_A2		0x47E0
#define SEG0R_DC_MAX_RATIO_80_NRX2_A2_M		0xF
#define SEG0R_DC_MAX_RATIO_80P80_NRX1_A2		0x47E0
#define SEG0R_DC_MAX_RATIO_80P80_NRX1_A2_M		0xF0
#define SEG0R_DC_MAX_RATIO_80P80_NRX2_A2		0x47E0
#define SEG0R_DC_MAX_RATIO_80P80_NRX2_A2_M		0xF00
#define SEG0R_FINE_TUNE_LMT_A2		0x47E0
#define SEG0R_FINE_TUNE_LMT_A2_M		0xF000
#define SEG0R_FINE_TUNE_PROCESS_DELAY_A2		0x47E0
#define SEG0R_FINE_TUNE_PROCESS_DELAY_A2_M		0xF0000
#define SEG0R_FINE_TUNE_STEP_BY_CDD_DETECT_A2		0x47E0
#define SEG0R_FINE_TUNE_STEP_BY_CDD_DETECT_A2_M		0xF00000
#define SEG0R_FINE_TUNE_TRUNC_HIGH_TH_A2		0x47E0
#define SEG0R_FINE_TUNE_TRUNC_HIGH_TH_A2_M		0xF000000
#define SEG0R_FINE_TUNE_TRUNC_LOW_TH_A2		0x47E0
#define SEG0R_FINE_TUNE_TRUNC_LOW_TH_A2_M		0xF0000000
#define SEG0R_FINE_TUNE_OPT_A2		0x47E4
#define SEG0R_FINE_TUNE_OPT_A2_M		0x3
#define SEG0R_FINE_TUNE_TRUNC_EN_A2		0x47E4
#define SEG0R_FINE_TUNE_TRUNC_EN_A2_M		0x4
#define SEG0R_FORCE_CDD_REFINE_OFF_A2		0x47E4
#define SEG0R_FORCE_CDD_REFINE_OFF_A2_M		0x8
#define P20_SEG0R_L1_L2_AVG_START_TIME_A2		0x47E8
#define P20_SEG0R_L1_L2_AVG_START_TIME_A2_M		0x3
#define P20_SEG0R_L1_L2_ALLOW_AVG_EN_A2		0x47E8
#define P20_SEG0R_L1_L2_ALLOW_AVG_EN_A2_M		0x4
#define P20_SEG0R_L1_L2_AVG_OPT_A2		0x47E8
#define P20_SEG0R_L1_L2_AVG_OPT_A2_M		0x8
#define S20_SEG0R_L1_L2_AVG_START_TIME_A2		0x47EC
#define S20_SEG0R_L1_L2_AVG_START_TIME_A2_M		0x3
#define S20_SEG0R_L1_L2_ALLOW_AVG_EN_A2		0x47EC
#define S20_SEG0R_L1_L2_ALLOW_AVG_EN_A2_M		0x4
#define S20_SEG0R_L1_L2_AVG_OPT_A2		0x47EC
#define S20_SEG0R_L1_L2_AVG_OPT_A2_M		0x8
#define PROCSEG0R_ADV_SINR_WGT_20_NRX1_A2		0x47F0
#define PROCSEG0R_ADV_SINR_WGT_20_NRX1_A2_M		0x7FF
#define PROCSEG0R_ADV_SINR_WGT_20_NRX2_A2		0x47F0
#define PROCSEG0R_ADV_SINR_WGT_20_NRX2_A2_M		0x3FF800
#define PROCSEG0R_ADV_SINR_TH_A2		0x47F0
#define PROCSEG0R_ADV_SINR_TH_A2_M		0x3FC00000
#define PROCSEG0R_CH_AVG_SIZE_A2		0x47F0
#define PROCSEG0R_CH_AVG_SIZE_A2_M		0xC0000000
#define PROCSEG0R_ADV_SINR_WGT_40_NRX1_A2		0x47F4
#define PROCSEG0R_ADV_SINR_WGT_40_NRX1_A2_M		0x7FF
#define PROCSEG0R_ADV_SINR_WGT_40_NRX2_A2		0x47F4
#define PROCSEG0R_ADV_SINR_WGT_40_NRX2_A2_M		0x3FF800
#define PROCSEG0R_FS_SQUARE_PK_WGT_20_NRX1_A2		0x47F4
#define PROCSEG0R_FS_SQUARE_PK_WGT_20_NRX1_A2_M		0x7C00000
#define PROCSEG0R_FS_SQUARE_PK_WGT_20_NRX2_A2		0x47F4
#define PROCSEG0R_FS_SQUARE_PK_WGT_20_NRX2_A2_M		0xF8000000
#define PROCSEG0R_ADV_SINR_WGT_80_NRX1_A2		0x47F8
#define PROCSEG0R_ADV_SINR_WGT_80_NRX1_A2_M		0x7FF
#define PROCSEG0R_ADV_SINR_WGT_80_NRX2_A2		0x47F8
#define PROCSEG0R_ADV_SINR_WGT_80_NRX2_A2_M		0x3FF800
#define PROCSEG0R_FS_SQUARE_PK_WGT_40_NRX1_A2		0x47F8
#define PROCSEG0R_FS_SQUARE_PK_WGT_40_NRX1_A2_M		0x7C00000
#define PROCSEG0R_FS_SQUARE_PK_WGT_40_NRX2_A2		0x47F8
#define PROCSEG0R_FS_SQUARE_PK_WGT_40_NRX2_A2_M		0xF8000000
#define PROCSEG0R_ADV_SINR_WGT_80P80_NRX1_A2		0x47FC
#define PROCSEG0R_ADV_SINR_WGT_80P80_NRX1_A2_M		0x7FF
#define PROCSEG0R_ADV_SINR_WGT_80P80_NRX2_A2		0x47FC
#define PROCSEG0R_ADV_SINR_WGT_80P80_NRX2_A2_M		0x3FF800
#define PROCSEG0R_FS_SQUARE_PK_WGT_80_NRX1_A2		0x47FC
#define PROCSEG0R_FS_SQUARE_PK_WGT_80_NRX1_A2_M		0x7C00000
#define PROCSEG0R_FS_SQUARE_PK_WGT_80_NRX2_A2		0x47FC
#define PROCSEG0R_FS_SQUARE_PK_WGT_80_NRX2_A2_M		0xF8000000
#define PROCSEG0R_INT_SINR_WGT_20_NRX1_A2		0x4800
#define PROCSEG0R_INT_SINR_WGT_20_NRX1_A2_M		0x7FF
#define PROCSEG0R_INT_SINR_WGT_20_NRX2_A2		0x4800
#define PROCSEG0R_INT_SINR_WGT_20_NRX2_A2_M		0x3FF800
#define PROCSEG0R_FS_SQUARE_PK_WGT_80P80_NRX1_A2		0x4800
#define PROCSEG0R_FS_SQUARE_PK_WGT_80P80_NRX1_A2_M		0x7C00000
#define PROCSEG0R_FS_SQUARE_PK_WGT_80P80_NRX2_A2		0x4800
#define PROCSEG0R_FS_SQUARE_PK_WGT_80P80_NRX2_A2_M		0xF8000000
#define PROCSEG0R_INT_SINR_WGT_40_NRX1_A2		0x4804
#define PROCSEG0R_INT_SINR_WGT_40_NRX1_A2_M		0x7FF
#define PROCSEG0R_INT_SINR_WGT_40_NRX2_A2		0x4804
#define PROCSEG0R_INT_SINR_WGT_40_NRX2_A2_M		0x3FF800
#define PROCSEG0R_SBD_FAIL_HALF_SYM_COUNT_A2		0x4804
#define PROCSEG0R_SBD_FAIL_HALF_SYM_COUNT_A2_M		0x7C00000
#define PROCSEG0R_CBW20_HIGH_PIN_TH_MAX_SINR_A2		0x4804
#define PROCSEG0R_CBW20_HIGH_PIN_TH_MAX_SINR_A2_M		0xF8000000
#define PROCSEG0R_INT_SINR_WGT_80_NRX1_A2		0x4808
#define PROCSEG0R_INT_SINR_WGT_80_NRX1_A2_M		0x7FF
#define PROCSEG0R_INT_SINR_WGT_80_NRX2_A2		0x4808
#define PROCSEG0R_INT_SINR_WGT_80_NRX2_A2_M		0x3FF800
#define PROCSEG0R_CBW40_HIGH_PIN_TH_MAX_SINR_A2		0x4808
#define PROCSEG0R_CBW40_HIGH_PIN_TH_MAX_SINR_A2_M		0x7C00000
#define PROCSEG0R_CBW80_HIGH_PIN_TH_MAX_SINR_A2		0x4808
#define PROCSEG0R_CBW80_HIGH_PIN_TH_MAX_SINR_A2_M		0xF8000000
#define PROCSEG0R_INT_SINR_WGT_80P80_NRX1_A2		0x480C
#define PROCSEG0R_INT_SINR_WGT_80P80_NRX1_A2_M		0x7FF
#define PROCSEG0R_INT_SINR_WGT_80P80_NRX2_A2		0x480C
#define PROCSEG0R_INT_SINR_WGT_80P80_NRX2_A2_M		0x3FF800
#define PROCSEG0R_CDD0_SQUARE_PK_WGT_20_NRX1_A2		0x480C
#define PROCSEG0R_CDD0_SQUARE_PK_WGT_20_NRX1_A2_M		0x7C00000
#define PROCSEG0R_CDD0_SQUARE_PK_WGT_20_NRX2_A2		0x480C
#define PROCSEG0R_CDD0_SQUARE_PK_WGT_20_NRX2_A2_M		0xF8000000
#define PROCSEG0R_CDD0_SQUARE_PK_WGT_40_NRX1_A2		0x4810
#define PROCSEG0R_CDD0_SQUARE_PK_WGT_40_NRX1_A2_M		0x1F
#define PROCSEG0R_CDD0_SQUARE_PK_WGT_40_NRX2_A2		0x4810
#define PROCSEG0R_CDD0_SQUARE_PK_WGT_40_NRX2_A2_M		0x3E0
#define PROCSEG0R_CDD0_SQUARE_PK_WGT_80_NRX1_A2		0x4810
#define PROCSEG0R_CDD0_SQUARE_PK_WGT_80_NRX1_A2_M		0x7C00
#define PROCSEG0R_CDD0_SQUARE_PK_WGT_80_NRX2_A2		0x4810
#define PROCSEG0R_CDD0_SQUARE_PK_WGT_80_NRX2_A2_M		0xF8000
#define PROCSEG0R_CDD0_SQUARE_PK_WGT_80P80_NRX1_A2		0x4810
#define PROCSEG0R_CDD0_SQUARE_PK_WGT_80P80_NRX1_A2_M		0x1F00000
#define PROCSEG0R_CDD0_SQUARE_PK_WGT_80P80_NRX2_A2		0x4810
#define PROCSEG0R_CDD0_SQUARE_PK_WGT_80P80_NRX2_A2_M		0x3E000000
#define PROCSEG0R_CDD0_SUB_TUNE_OPT_A2		0x4810
#define PROCSEG0R_CDD0_SUB_TUNE_OPT_A2_M		0x40000000
#define PROCSEG0R_CR_SWITCH_BY_ACI_EN_A2		0x4810
#define PROCSEG0R_CR_SWITCH_BY_ACI_EN_A2_M		0x80000000
#define PROCSEG0R_FS_WGT_OFST_0_A2		0x4814
#define PROCSEG0R_FS_WGT_OFST_0_A2_M		0xF
#define PROCSEG0R_FS_WGT_OFST_1_A2		0x4814
#define PROCSEG0R_FS_WGT_OFST_1_A2_M		0xF0
#define PROCSEG0R_L1_L2_PROCESS_DELAY_A2		0x4814
#define PROCSEG0R_L1_L2_PROCESS_DELAY_A2_M		0xF00
#define PROCSEG0R_SBD_START_HALF_SYM_COUNT_A2		0x4814
#define PROCSEG0R_SBD_START_HALF_SYM_COUNT_A2_M		0xF000
#define PROCSEG0R_CDD0_JUMP_SUB_TUNE_A2		0x4814
#define PROCSEG0R_CDD0_JUMP_SUB_TUNE_A2_M		0xF0000
#define PROCSEG0R_CDD0_WGT_OFST_0_A2		0x4814
#define PROCSEG0R_CDD0_WGT_OFST_0_A2_M		0xF00000
#define PROCSEG0R_CDD0_WGT_OFST_1_A2		0x4814
#define PROCSEG0R_CDD0_WGT_OFST_1_A2_M		0xF000000
#define PROCSEG0R_CH_BEGIN_COUNT_MAX_A2		0x4814
#define PROCSEG0R_CH_BEGIN_COUNT_MAX_A2_M		0xF0000000
#define PROCSEG0R_CH_FALLING_COUNT_MAX_A2		0x4818
#define PROCSEG0R_CH_FALLING_COUNT_MAX_A2_M		0xF
#define PROCSEG0R_INTF_TH_0_A2		0x4818
#define PROCSEG0R_INTF_TH_0_A2_M		0xF0
#define PROCSEG0R_INTF_TH_1_A2		0x4818
#define PROCSEG0R_INTF_TH_1_A2_M		0xF00
#define PROCSEG0R_TARGET_COUNT_MAX_A2		0x4818
#define PROCSEG0R_TARGET_COUNT_MAX_A2_M		0xF000
#define PROCSEG0R_FS_PEAK_WGT_A2		0x4818
#define PROCSEG0R_FS_PEAK_WGT_A2_M		0x70000
#define PROCSEG0R_CDD0_COUNT_LMT_A2		0x4818
#define PROCSEG0R_CDD0_COUNT_LMT_A2_M		0x380000
#define PROCSEG0R_CDD0_DELAY_SPREAD_SIZE_A2		0x4818
#define PROCSEG0R_CDD0_DELAY_SPREAD_SIZE_A2_M		0x1C00000
#define PROCSEG0R_CH_BEGIN_TH_A2		0x4818
#define PROCSEG0R_CH_BEGIN_TH_A2_M		0xE000000
#define PROCSEG0R_CR_SWITCH_BY_PIN_A2		0x4818
#define PROCSEG0R_CR_SWITCH_BY_PIN_A2_M		0x70000000
#define SEG0R_PW_TH_A2		0x481C
#define SEG0R_PW_TH_A2_M		0x3F
#define SEG0R_PD_LOWER_BOUND_A2		0x481C
#define SEG0R_PD_LOWER_BOUND_A2_M		0x7C0
#define SEG0R_PD_UPPER_BOUND_A2		0x481C
#define SEG0R_PD_UPPER_BOUND_A2_M		0xF800
#define SEG0R_HIGH_PIN_TH_DCFI_A2		0x481C
#define SEG0R_HIGH_PIN_TH_DCFI_A2_M		0x1F0000
#define SEG0R_DCFI_FALLING_TH_20_A2		0x481C
#define SEG0R_DCFI_FALLING_TH_20_A2_M		0x1E00000
#define SEG0R_DCFI_FALLING_TH_40_A2		0x481C
#define SEG0R_DCFI_FALLING_TH_40_A2_M		0x1E000000
#define SEG0R_PD_SPATIAL_REUSE_EN_A2		0x481C
#define SEG0R_PD_SPATIAL_REUSE_EN_A2_M		0x20000000
#define SEG0R_DCFI_EN_A2		0x481C
#define SEG0R_DCFI_EN_A2_M		0x40000000
#define SEG0R_DCPR_EN_A2		0x481C
#define SEG0R_DCPR_EN_A2_M		0x80000000
#define SEG0R_DCFI_FALLING_TH_80_A2		0x4820
#define SEG0R_DCFI_FALLING_TH_80_A2_M		0xF
#define SEG0R_DCFI_FALLING_TH_80P80_A2		0x4820
#define SEG0R_DCFI_FALLING_TH_80P80_A2_M		0xF0
#define SEG0R_DCFI_RISING_TH_20_A2		0x4820
#define SEG0R_DCFI_RISING_TH_20_A2_M		0xF00
#define SEG0R_DCFI_RISING_TH_40_A2		0x4820
#define SEG0R_DCFI_RISING_TH_40_A2_M		0xF000
#define SEG0R_DCFI_RISING_TH_80_A2		0x4820
#define SEG0R_DCFI_RISING_TH_80_A2_M		0xF0000
#define SEG0R_DCFI_RISING_TH_80P80_A2		0x4820
#define SEG0R_DCFI_RISING_TH_80P80_A2_M		0xF00000
#define SEG0R_FALLING_COUNT_MAX_A2		0x4820
#define SEG0R_FALLING_COUNT_MAX_A2_M		0xF000000
#define SEG0R_FALLING_TH_A2		0x4820
#define SEG0R_FALLING_TH_A2_M		0xF0000000
#define SEG0R_RISING_COUNT_MAX_A2		0x4824
#define SEG0R_RISING_COUNT_MAX_A2_M		0xF
#define SEG0R_WAIT_SETTLE_PERIOD_A2		0x4824
#define SEG0R_WAIT_SETTLE_PERIOD_A2_M		0xF0
#define SEG0R_DYN_PW_EN_A2		0x4824
#define SEG0R_DYN_PW_EN_A2_M		0x100
#define SEG0R_FALLING_EDGE_OPT_A2		0x4824
#define SEG0R_FALLING_EDGE_OPT_A2_M		0x200
#define SEG0R_FORCE_DCFI_EN_A2		0x4824
#define SEG0R_FORCE_DCFI_EN_A2_M		0x400
#define SEG0R_SB5M_BLK_EN_A2		0x4824
#define SEG0R_SB5M_BLK_EN_A2_M		0x800
#define P20_SEG0R_PW_DBM_TH_A2		0x4828
#define P20_SEG0R_PW_DBM_TH_A2_M		0x7F
#define P20_SEG0R_PW_TH_A2		0x4828
#define P20_SEG0R_PW_TH_A2_M		0x1F80
#define P20_SEG0R_DYN_FALLING_TH_A2		0x4828
#define P20_SEG0R_DYN_FALLING_TH_A2_M		0x7E000
#define P20_SEG0R_DYN_RISING_TH_A2		0x4828
#define P20_SEG0R_DYN_RISING_TH_A2_M		0x1F80000
#define P20_SEG0R_DYN_TH_MAX_A2		0x4828
#define P20_SEG0R_DYN_TH_MAX_A2_M		0x7E000000
#define P20_SEG0R_DYN_TH_EN_A2		0x4828
#define P20_SEG0R_DYN_TH_EN_A2_M		0x80000000
#define P20_SEG0R_DYN_TH_MIN_A2		0x482C
#define P20_SEG0R_DYN_TH_MIN_A2_M		0x3F
#define P20_SEG0R_DYN_COVER_FCTR_A2		0x482C
#define P20_SEG0R_DYN_COVER_FCTR_A2_M		0x3C0
#define P20_SEG0R_DYN_LAMBDA_A2		0x482C
#define P20_SEG0R_DYN_LAMBDA_A2_M		0x1C00
#define P20_SEG0R_DYN_WAIT_PERIOD_A2		0x482C
#define P20_SEG0R_DYN_WAIT_PERIOD_A2_M		0xE000
#define P20_SEG0R_VLD_CHK_COUNT_MAX_A2		0x482C
#define P20_SEG0R_VLD_CHK_COUNT_MAX_A2_M		0x70000
#define P20_SEG0R_DYN_OBSER_SIZE_A2		0x482C
#define P20_SEG0R_DYN_OBSER_SIZE_A2_M		0x180000
#define P20_SEG0R_DYN_UPD_TO_ZERO_RATIO_A2		0x482C
#define P20_SEG0R_DYN_UPD_TO_ZERO_RATIO_A2_M		0x600000
#define P20_SEG0R_PATH_SEL_A2		0x482C
#define P20_SEG0R_PATH_SEL_A2_M		0x1800000
#define P20_SEG0R_PATH_SEL_EN_A2		0x482C
#define P20_SEG0R_PATH_SEL_EN_A2_M		0x2000000
#define S20_SEG0R_PW_DBM_TH_A2		0x4830
#define S20_SEG0R_PW_DBM_TH_A2_M		0x7F
#define S20_SEG0R_PW_TH_A2		0x4830
#define S20_SEG0R_PW_TH_A2_M		0x1F80
#define S20_SEG0R_DYN_FALLING_TH_A2		0x4830
#define S20_SEG0R_DYN_FALLING_TH_A2_M		0x7E000
#define S20_SEG0R_DYN_RISING_TH_A2		0x4830
#define S20_SEG0R_DYN_RISING_TH_A2_M		0x1F80000
#define S20_SEG0R_DYN_TH_MAX_A2		0x4830
#define S20_SEG0R_DYN_TH_MAX_A2_M		0x7E000000
#define S20_SEG0R_DYN_TH_EN_A2		0x4830
#define S20_SEG0R_DYN_TH_EN_A2_M		0x80000000
#define S20_SEG0R_DYN_TH_MIN_A2		0x4834
#define S20_SEG0R_DYN_TH_MIN_A2_M		0x3F
#define S20_SEG0R_DYN_COVER_FCTR_A2		0x4834
#define S20_SEG0R_DYN_COVER_FCTR_A2_M		0x3C0
#define S20_SEG0R_DYN_LAMBDA_A2		0x4834
#define S20_SEG0R_DYN_LAMBDA_A2_M		0x1C00
#define S20_SEG0R_DYN_WAIT_PERIOD_A2		0x4834
#define S20_SEG0R_DYN_WAIT_PERIOD_A2_M		0xE000
#define S20_SEG0R_VLD_CHK_COUNT_MAX_A2		0x4834
#define S20_SEG0R_VLD_CHK_COUNT_MAX_A2_M		0x70000
#define S20_SEG0R_DYN_OBSER_SIZE_A2		0x4834
#define S20_SEG0R_DYN_OBSER_SIZE_A2_M		0x180000
#define S20_SEG0R_DYN_UPD_TO_ZERO_RATIO_A2		0x4834
#define S20_SEG0R_DYN_UPD_TO_ZERO_RATIO_A2_M		0x600000
#define S20_SEG0R_PATH_SEL_A2		0x4834
#define S20_SEG0R_PATH_SEL_A2_M		0x1800000
#define S20_SEG0R_PATH_SEL_EN_A2		0x4834
#define S20_SEG0R_PATH_SEL_EN_A2_M		0x2000000
#define SMFSEG0R_MF_TH_OFST_0_A2		0x4838
#define SMFSEG0R_MF_TH_OFST_0_A2_M		0xF
#define SMFSEG0R_MF_TH_OFST_1_A2		0x4838
#define SMFSEG0R_MF_TH_OFST_1_A2_M		0xF0
#define SMFSEG0R_MF_TH_20_NRX1_A2		0x4838
#define SMFSEG0R_MF_TH_20_NRX1_A2_M		0xF00
#define SMFSEG0R_MF_TH_20_NRX2_A2		0x4838
#define SMFSEG0R_MF_TH_20_NRX2_A2_M		0xF000
#define SMFSEG0R_MF_TH_40_NRX1_A2		0x4838
#define SMFSEG0R_MF_TH_40_NRX1_A2_M		0xF0000
#define SMFSEG0R_MF_TH_40_NRX2_A2		0x4838
#define SMFSEG0R_MF_TH_40_NRX2_A2_M		0xF00000
#define SMFSEG0R_MF_TH_80_NRX1_A2		0x4838
#define SMFSEG0R_MF_TH_80_NRX1_A2_M		0xF000000
#define SMFSEG0R_MF_TH_80_NRX2_A2		0x4838
#define SMFSEG0R_MF_TH_80_NRX2_A2_M		0xF0000000
#define SMFSEG0R_MF_TH_80P80_NRX1_A2		0x483C
#define SMFSEG0R_MF_TH_80P80_NRX1_A2_M		0xF
#define SMFSEG0R_MF_TH_80P80_NRX2_A2		0x483C
#define SMFSEG0R_MF_TH_80P80_NRX2_A2_M		0xF0
#define SMFSEG0R_INTF_TH_0_A2		0x483C
#define SMFSEG0R_INTF_TH_0_A2_M		0xF00
#define SMFSEG0R_INTF_TH_1_A2		0x483C
#define SMFSEG0R_INTF_TH_1_A2_M		0xF000
#define SMFSEG0R_MF_HOLD_A2		0x483C
#define SMFSEG0R_MF_HOLD_A2_M		0x70000
#define SMFSEG0R_MF_WIN_L_A2		0x483C
#define SMFSEG0R_MF_WIN_L_A2_M		0x380000
#define SMFSEG0R_CR_SWITCH_BY_PIN_A2		0x483C
#define SMFSEG0R_CR_SWITCH_BY_PIN_A2_M		0x1C00000
#define SMFSEG0R_MF_PEAK_OPT_A2		0x483C
#define SMFSEG0R_MF_PEAK_OPT_A2_M		0x6000000
#define SMFSEG0R_NULL_POINT_IDX_A2		0x483C
#define SMFSEG0R_NULL_POINT_IDX_A2_M		0x18000000
#define SMFSEG0R_CR_SWITCH_BY_ACI_EN_A2		0x483C
#define SMFSEG0R_CR_SWITCH_BY_ACI_EN_A2_M		0x20000000
#define SEG0R_EDCCA_LVL_A2		0x4840
#define SEG0R_EDCCA_LVL_A2_M		0xFF
#define SEG0R_EDCCA_LVL_P_A2		0x4840
#define SEG0R_EDCCA_LVL_P_A2_M		0xFF00
#define SEG0R_OBSS_LVL_A2		0x4840
#define SEG0R_OBSS_LVL_A2_M		0xFF0000
#define SEG0R_PPDU_LVL_A2		0x4840
#define SEG0R_PPDU_LVL_A2_M		0xFF000000
#define SEG0R_PPDU_LVL_P_A2		0x4844
#define SEG0R_PPDU_LVL_P_A2_M		0xFF
#define SEG0R_DCV_A2		0x4844
#define SEG0R_DCV_A2_M		0x7F00
#define SEG0R_PWLMT_A2		0x4844
#define SEG0R_PWLMT_A2_M		0x3F8000
#define SEG0R_WGTHD_A2		0x4844
#define SEG0R_WGTHD_A2_M		0x1FC00000
#define SEG0R_PATHSEL_A2		0x4844
#define SEG0R_PATHSEL_A2_M		0x60000000
#define SEG0R_DROP_EN_A2		0x4844
#define SEG0R_DROP_EN_A2_M		0x80000000
#define SEG0R_ADCPKPW_A2		0x4848
#define SEG0R_ADCPKPW_A2_M		0x3F
#define SEG0R_LTFTHD_A2		0x4848
#define SEG0R_LTFTHD_A2_M		0xFC0
#define SEG0R_DWN_LVL_A2		0x4848
#define SEG0R_DWN_LVL_A2_M		0x1F000
#define SEG0R_PWOFST_A2		0x4848
#define SEG0R_PWOFST_A2_M		0x3E0000
#define SEG0R_DROP_NC_A2		0x4848
#define SEG0R_DROP_NC_A2_M		0x3C00000
#define SEG0R_FORCE_EN_A2		0x4848
#define SEG0R_FORCE_EN_A2_M		0x4000000
#define SEG0R_FORGETTING_A2		0x4848
#define SEG0R_FORGETTING_A2_M		0x8000000
#define SEG0R_GCRST_A2		0x4848
#define SEG0R_GCRST_A2_M		0x10000000
#define SEG0R_PWSLOT_A2		0x4848
#define SEG0R_PWSLOT_A2_M		0x20000000
#define SEG0R_SND_EN_A2		0x4848
#define SEG0R_SND_EN_A2_M		0x40000000
#define SEG0R_WGTSEL_EN_A2		0x4848
#define SEG0R_WGTSEL_EN_A2_M		0x80000000
#define SEG0R_SDAGC_CHK_PIN_THD_A2		0x484C
#define SEG0R_SDAGC_CHK_PIN_THD_A2_M		0x3F
#define SEG0R_ALPHA_STEP_A2		0x484C
#define SEG0R_ALPHA_STEP_A2_M		0xC0
#define SEG0R_CBW40_RSSI_SHIFT_A2		0x484C
#define SEG0R_CBW40_RSSI_SHIFT_A2_M		0x300
#define SEG0R_CBW80_RSSI_SHIFT_A2		0x484C
#define SEG0R_CBW80_RSSI_SHIFT_A2_M		0xC00
#define SEG0R_ALPHA_FILTER_EN_A2		0x484C
#define SEG0R_ALPHA_FILTER_EN_A2_M		0x1000
#define SEG0R_LTF_RSSI_CMP_EN_A2		0x484C
#define SEG0R_LTF_RSSI_CMP_EN_A2_M		0x2000
#define SEG0R_PD_RSSI_CMP_EN_A2		0x484C
#define SEG0R_PD_RSSI_CMP_EN_A2_M		0x4000
#define SEG0R_SDAGC_CHK_PIN_EN_A2		0x484C
#define SEG0R_SDAGC_CHK_PIN_EN_A2_M		0x8000
#define SEG0R_COMB_WGT_A2		0x4850
#define SEG0R_COMB_WGT_A2_M		0xF
#define P20_SEG1R_PINTHD_A2		0x4854
#define P20_SEG1R_PINTHD_A2_M		0xFF
#define P20_SEG1R_PWDIF_A2		0x4854
#define P20_SEG1R_PWDIF_A2_M		0x3F00
#define P20_SEG1R_P20TAR_A2		0x4854
#define P20_SEG1R_P20TAR_A2_M		0x7C000
#define P20_SEG1R_BT_WGT_A2		0x4854
#define P20_SEG1R_BT_WGT_A2_M		0x380000
#define P20_SEG1R_UNIT_WGT_OPT_A2		0x4854
#define P20_SEG1R_UNIT_WGT_OPT_A2_M		0x400000
#define P20_SEG1R_WGT_EN_A2		0x4854
#define P20_SEG1R_WGT_EN_A2_M		0x800000
#define P20_SEG1R_ZERO_WGT_EN_A2		0x4854
#define P20_SEG1R_ZERO_WGT_EN_A2_M		0x1000000
#define S20_SEG1R_PINTHD_A2		0x4858
#define S20_SEG1R_PINTHD_A2_M		0xFF
#define S20_SEG1R_PWDIF_A2		0x4858
#define S20_SEG1R_PWDIF_A2_M		0x3F00
#define S20_SEG1R_P20TAR_A2		0x4858
#define S20_SEG1R_P20TAR_A2_M		0x7C000
#define S20_SEG1R_BT_WGT_A2		0x4858
#define S20_SEG1R_BT_WGT_A2_M		0x380000
#define S20_SEG1R_UNIT_WGT_OPT_A2		0x4858
#define S20_SEG1R_UNIT_WGT_OPT_A2_M		0x400000
#define S20_SEG1R_WGT_EN_A2		0x4858
#define S20_SEG1R_WGT_EN_A2_M		0x800000
#define S20_SEG1R_ZERO_WGT_EN_A2		0x4858
#define S20_SEG1R_ZERO_WGT_EN_A2_M		0x1000000
#define BW_INDSEG1R_BW_GAIN_CHK_THD_A2		0x485C
#define BW_INDSEG1R_BW_GAIN_CHK_THD_A2_M		0x3F
#define BW_INDSEG1R_BW_END_HALF_SYM_COUNT_A2		0x485C
#define BW_INDSEG1R_BW_END_HALF_SYM_COUNT_A2_M		0x7C0
#define BW_INDSEG1R_CBW20_HIGH_PIN_TH_BWD_A2		0x485C
#define BW_INDSEG1R_CBW20_HIGH_PIN_TH_BWD_A2_M		0xF800
#define BW_INDSEG1R_CBW20_LOW_PIN_TH_BW_A2		0x485C
#define BW_INDSEG1R_CBW20_LOW_PIN_TH_BW_A2_M		0x1F0000
#define BW_INDSEG1R_CBW40_HIGH_PIN_TH_BWD_A2		0x485C
#define BW_INDSEG1R_CBW40_HIGH_PIN_TH_BWD_A2_M		0x3E00000
#define BW_INDSEG1R_CBW40_LOW_PIN_TH_BW_A2		0x485C
#define BW_INDSEG1R_CBW40_LOW_PIN_TH_BW_A2_M		0x7C000000
#define BW_INDSEG1R_BW_GAIN_CHK_EN_A2		0x485C
#define BW_INDSEG1R_BW_GAIN_CHK_EN_A2_M		0x80000000
#define BW_INDSEG1R_CBW80_HIGH_PIN_TH_BWD_A2		0x4860
#define BW_INDSEG1R_CBW80_HIGH_PIN_TH_BWD_A2_M		0x1F
#define BW_INDSEG1R_CBW80_LOW_PIN_TH_BW_A2		0x4860
#define BW_INDSEG1R_CBW80_LOW_PIN_TH_BW_A2_M		0x3E0
#define BW_INDSEG1R_SUB20_INDICATOR_TH_20_NRX1_A2		0x4860
#define BW_INDSEG1R_SUB20_INDICATOR_TH_20_NRX1_A2_M		0x7C00
#define BW_INDSEG1R_SUB20_INDICATOR_TH_20_NRX2_A2		0x4860
#define BW_INDSEG1R_SUB20_INDICATOR_TH_20_NRX2_A2_M		0xF8000
#define BW_INDSEG1R_SUB20_INDICATOR_TH_40_NRX1_A2		0x4860
#define BW_INDSEG1R_SUB20_INDICATOR_TH_40_NRX1_A2_M		0x1F00000
#define BW_INDSEG1R_SUB20_INDICATOR_TH_40_NRX2_A2		0x4860
#define BW_INDSEG1R_SUB20_INDICATOR_TH_40_NRX2_A2_M		0x3E000000
#define BW_INDSEG1R_BW_START_CHK_EN_A2		0x4860
#define BW_INDSEG1R_BW_START_CHK_EN_A2_M		0x40000000
#define BW_INDSEG1R_BW_TIMING_CTRL_OPT_A2		0x4860
#define BW_INDSEG1R_BW_TIMING_CTRL_OPT_A2_M		0x80000000
#define BW_INDSEG1R_SUB20_INDICATOR_TH_80_NRX1_A2		0x4864
#define BW_INDSEG1R_SUB20_INDICATOR_TH_80_NRX1_A2_M		0x1F
#define BW_INDSEG1R_SUB20_INDICATOR_TH_80_NRX2_A2		0x4864
#define BW_INDSEG1R_SUB20_INDICATOR_TH_80_NRX2_A2_M		0x3E0
#define BW_INDSEG1R_SUB20_INDICATOR_TH_80P80_NRX1_A2		0x4864
#define BW_INDSEG1R_SUB20_INDICATOR_TH_80P80_NRX1_A2_M		0x7C00
#define BW_INDSEG1R_SUB20_INDICATOR_TH_80P80_NRX2_A2		0x4864
#define BW_INDSEG1R_SUB20_INDICATOR_TH_80P80_NRX2_A2_M		0xF8000
#define BW_INDSEG1R_BW_COUNT_MAX_BY_FALLING_A2		0x4864
#define BW_INDSEG1R_BW_COUNT_MAX_BY_FALLING_A2_M		0xF00000
#define BW_INDSEG1R_BW_END_HALF_SYM_COUNT_AFTER_L1_IS_FOUND_A2		0x4864
#define BW_INDSEG1R_BW_END_HALF_SYM_COUNT_AFTER_L1_IS_FOUND_A2_M		0xF000000
#define BW_INDSEG1R_BW_START_HALF_SYM_COUNT_A2		0x4864
#define BW_INDSEG1R_BW_START_HALF_SYM_COUNT_A2_M		0xF0000000
#define BW_INDSEG1R_INDICATOR_TH_OFST_0_A2		0x4868
#define BW_INDSEG1R_INDICATOR_TH_OFST_0_A2_M		0xF
#define BW_INDSEG1R_INDICATOR_TH_OFST_1_A2		0x4868
#define BW_INDSEG1R_INDICATOR_TH_OFST_1_A2_M		0xF0
#define BW_INDSEG1R_INDICATOR_TH_OFST_BY_RSSI_A2		0x4868
#define BW_INDSEG1R_INDICATOR_TH_OFST_BY_RSSI_A2_M		0xF00
#define BW_INDSEG1R_INTF_TH_0_A2		0x4868
#define BW_INDSEG1R_INTF_TH_0_A2_M		0xF000
#define BW_INDSEG1R_INTF_TH_1_A2		0x4868
#define BW_INDSEG1R_INTF_TH_1_A2_M		0xF0000
#define BW_INDSEG1R_START_HALF_SYM_OFST_BY_RSSI_A2		0x4868
#define BW_INDSEG1R_START_HALF_SYM_OFST_BY_RSSI_A2_M		0xF00000
#define BW_INDSEG1R_CR_SWITCH_BY_PIN_A2		0x4868
#define BW_INDSEG1R_CR_SWITCH_BY_PIN_A2_M		0x7000000
#define BW_INDSEG1R_SUB20_SEARCH_TH_A2		0x4868
#define BW_INDSEG1R_SUB20_SEARCH_TH_A2_M		0x38000000
#define BW_INDSEG1R_CR_SWITCH_BY_ACI_EN_A2		0x4868
#define BW_INDSEG1R_CR_SWITCH_BY_ACI_EN_A2_M		0x40000000
#define BW_INDSEG1R_CR_SWITCH_BY_RSSI_EN_A2		0x4868
#define BW_INDSEG1R_CR_SWITCH_BY_RSSI_EN_A2_M		0x80000000
#define BW_INDSEG1R_EARLY_DROP_BY_L1_A2		0x486C
#define BW_INDSEG1R_EARLY_DROP_BY_L1_A2_M		0x1
#define BW_INDSEG1R_FORCE_BW_EN_A2		0x486C
#define BW_INDSEG1R_FORCE_BW_EN_A2_M		0x2
#define BW_INDSEG1R_FORCE_BW_MODE_A2		0x486C
#define BW_INDSEG1R_FORCE_BW_MODE_A2_M		0x4
#define SEG1R_HIGH_PIN_TH_CFO_A2		0x4870
#define SEG1R_HIGH_PIN_TH_CFO_A2_M		0x1F
#define SEG1R_HIGH_PIN_TH_CFOE_A2		0x4870
#define SEG1R_HIGH_PIN_TH_CFOE_A2_M		0x1E0
#define SEG1R_CFO_START_OFST_A2		0x4870
#define SEG1R_CFO_START_OFST_A2_M		0xE00
#define SEG1R_CFO_SIZE_OPT_A2		0x4870
#define SEG1R_CFO_SIZE_OPT_A2_M		0x3000
#define SEG1R_COUNT_INI_PH_A2		0x4870
#define SEG1R_COUNT_INI_PH_A2_M		0xC000
#define SEG1R_ZERO_CRO_CNT_DIFF_AVG_TH_A2		0x4874
#define SEG1R_ZERO_CRO_CNT_DIFF_AVG_TH_A2_M		0x3FF
#define SEG1R_ZERO_CRO_CNT_DIFF_VAR_TH_A2		0x4874
#define SEG1R_ZERO_CRO_CNT_DIFF_VAR_TH_A2_M		0xFFC00
#define SEG1R_H2L_TH_A2		0x4874
#define SEG1R_H2L_TH_A2_M		0xFF00000
#define SEG1R_ZERO_CRO_OBS_INTRVL_A2		0x4874
#define SEG1R_ZERO_CRO_OBS_INTRVL_A2_M		0xF0000000
#define SEG1R_L2H_TH_A2		0x4878
#define SEG1R_L2H_TH_A2_M		0xFF
#define SEG1R_RXI_CHK_TH_A2		0x4878
#define SEG1R_RXI_CHK_TH_A2_M		0xFF00
#define SEG1R_ADCPW_A2		0x4878
#define SEG1R_ADCPW_A2_M		0x7F0000
#define SEG1R_ZERO_CRO_HIGH_TH_A2		0x4878
#define SEG1R_ZERO_CRO_HIGH_TH_A2_M		0x3F800000
#define SEG1R_DCRM_EN_A2		0x4878
#define SEG1R_DCRM_EN_A2_M		0x40000000
#define SEG1R_RFGC_EN_A2		0x4878
#define SEG1R_RFGC_EN_A2_M		0x80000000
#define SEG1R_DC_COUNT_MAX_A2		0x487C
#define SEG1R_DC_COUNT_MAX_A2_M		0xF
#define SEG1R_DC_HIGH_TH_20_NRX1_A2		0x487C
#define SEG1R_DC_HIGH_TH_20_NRX1_A2_M		0xF0
#define SEG1R_DC_HIGH_TH_20_NRX2_A2		0x487C
#define SEG1R_DC_HIGH_TH_20_NRX2_A2_M		0xF00
#define SEG1R_DC_HIGH_TH_40_NRX1_A2		0x487C
#define SEG1R_DC_HIGH_TH_40_NRX1_A2_M		0xF000
#define SEG1R_DC_HIGH_TH_40_NRX2_A2		0x487C
#define SEG1R_DC_HIGH_TH_40_NRX2_A2_M		0xF0000
#define SEG1R_DC_HIGH_TH_80_NRX1_A2		0x487C
#define SEG1R_DC_HIGH_TH_80_NRX1_A2_M		0xF00000
#define SEG1R_DC_HIGH_TH_80_NRX2_A2		0x487C
#define SEG1R_DC_HIGH_TH_80_NRX2_A2_M		0xF000000
#define SEG1R_DC_HIGH_TH_80P80_NRX1_A2		0x487C
#define SEG1R_DC_HIGH_TH_80P80_NRX1_A2_M		0xF0000000
#define SEG1R_DC_HIGH_TH_80P80_NRX2_A2		0x4880
#define SEG1R_DC_HIGH_TH_80P80_NRX2_A2_M		0xF
#define SEG1R_DC_LOW_TH_20_NRX1_A2		0x4880
#define SEG1R_DC_LOW_TH_20_NRX1_A2_M		0xF0
#define SEG1R_DC_LOW_TH_20_NRX2_A2		0x4880
#define SEG1R_DC_LOW_TH_20_NRX2_A2_M		0xF00
#define SEG1R_DC_LOW_TH_40_NRX1_A2		0x4880
#define SEG1R_DC_LOW_TH_40_NRX1_A2_M		0xF000
#define SEG1R_DC_LOW_TH_40_NRX2_A2		0x4880
#define SEG1R_DC_LOW_TH_40_NRX2_A2_M		0xF0000
#define SEG1R_DC_LOW_TH_80_NRX1_A2		0x4880
#define SEG1R_DC_LOW_TH_80_NRX1_A2_M		0xF00000
#define SEG1R_DC_LOW_TH_80_NRX2_A2		0x4880
#define SEG1R_DC_LOW_TH_80_NRX2_A2_M		0xF000000
#define SEG1R_DC_LOW_TH_80P80_NRX1_A2		0x4880
#define SEG1R_DC_LOW_TH_80P80_NRX1_A2_M		0xF0000000
#define SEG1R_DC_LOW_TH_80P80_NRX2_A2		0x4884
#define SEG1R_DC_LOW_TH_80P80_NRX2_A2_M		0xF
#define SEG1R_DCFI_COUNT_MAX_A2		0x4884
#define SEG1R_DCFI_COUNT_MAX_A2_M		0xF0
#define SEG1R_DCFI_HIGH_TH_20_NRX1_A2		0x4884
#define SEG1R_DCFI_HIGH_TH_20_NRX1_A2_M		0xF00
#define SEG1R_DCFI_HIGH_TH_20_NRX2_A2		0x4884
#define SEG1R_DCFI_HIGH_TH_20_NRX2_A2_M		0xF000
#define SEG1R_DCFI_HIGH_TH_40_NRX1_A2		0x4884
#define SEG1R_DCFI_HIGH_TH_40_NRX1_A2_M		0xF0000
#define SEG1R_DCFI_HIGH_TH_40_NRX2_A2		0x4884
#define SEG1R_DCFI_HIGH_TH_40_NRX2_A2_M		0xF00000
#define SEG1R_DCFI_HIGH_TH_80_NRX1_A2		0x4884
#define SEG1R_DCFI_HIGH_TH_80_NRX1_A2_M		0xF000000
#define SEG1R_DCFI_HIGH_TH_80_NRX2_A2		0x4884
#define SEG1R_DCFI_HIGH_TH_80_NRX2_A2_M		0xF0000000
#define SEG1R_DCFI_HIGH_TH_80P80_NRX1_A2		0x4888
#define SEG1R_DCFI_HIGH_TH_80P80_NRX1_A2_M		0xF
#define SEG1R_DCFI_HIGH_TH_80P80_NRX2_A2		0x4888
#define SEG1R_DCFI_HIGH_TH_80P80_NRX2_A2_M		0xF0
#define SEG1R_DCFI_LOW_TH_20_NRX1_A2		0x4888
#define SEG1R_DCFI_LOW_TH_20_NRX1_A2_M		0xF00
#define SEG1R_DCFI_LOW_TH_20_NRX2_A2		0x4888
#define SEG1R_DCFI_LOW_TH_20_NRX2_A2_M		0xF000
#define SEG1R_DCFI_LOW_TH_40_NRX1_A2		0x4888
#define SEG1R_DCFI_LOW_TH_40_NRX1_A2_M		0xF0000
#define SEG1R_DCFI_LOW_TH_40_NRX2_A2		0x4888
#define SEG1R_DCFI_LOW_TH_40_NRX2_A2_M		0xF00000
#define SEG1R_DCFI_LOW_TH_80_NRX1_A2		0x4888
#define SEG1R_DCFI_LOW_TH_80_NRX1_A2_M		0xF000000
#define SEG1R_DCFI_LOW_TH_80_NRX2_A2		0x4888
#define SEG1R_DCFI_LOW_TH_80_NRX2_A2_M		0xF0000000
#define SEG1R_DCFI_LOW_TH_80P80_NRX1_A2		0x488C
#define SEG1R_DCFI_LOW_TH_80P80_NRX1_A2_M		0xF
#define SEG1R_DCFI_LOW_TH_80P80_NRX2_A2		0x488C
#define SEG1R_DCFI_LOW_TH_80P80_NRX2_A2_M		0xF0
#define SEG1R_DCFI_REF_COUNT_MAX_A2		0x488C
#define SEG1R_DCFI_REF_COUNT_MAX_A2_M		0xF00
#define SEG1R_CBW20_LOW_PIN_TH_FINE_TUNE_A2		0x4890
#define SEG1R_CBW20_LOW_PIN_TH_FINE_TUNE_A2_M		0x1F
#define SEG1R_CBW40_LOW_PIN_TH_FINE_TUNE_A2		0x4890
#define SEG1R_CBW40_LOW_PIN_TH_FINE_TUNE_A2_M		0x3E0
#define SEG1R_CBW80_LOW_PIN_TH_FINE_TUNE_A2		0x4890
#define SEG1R_CBW80_LOW_PIN_TH_FINE_TUNE_A2_M		0x7C00
#define SEG1R_CBW80P80_LOW_PIN_TH_FINE_TUNE_A2		0x4890
#define SEG1R_CBW80P80_LOW_PIN_TH_FINE_TUNE_A2_M		0xF8000
#define SEG1R_FINE_TUNE_STOP_LMT_A2		0x4890
#define SEG1R_FINE_TUNE_STOP_LMT_A2_M		0x1F00000
#define SEG1R_CBW20_DC_MAX_RATIO_A2		0x4890
#define SEG1R_CBW20_DC_MAX_RATIO_A2_M		0x1E000000
#define SEG1R_FINE_TUNE_DELTA_A2		0x4890
#define SEG1R_FINE_TUNE_DELTA_A2_M		0xE0000000
#define SEG1R_CBW40_DC_MAX_RATIO_A2		0x4894
#define SEG1R_CBW40_DC_MAX_RATIO_A2_M		0xF
#define SEG1R_CBW80_DC_MAX_RATIO_A2		0x4894
#define SEG1R_CBW80_DC_MAX_RATIO_A2_M		0xF0
#define SEG1R_CBW80P80_DC_MAX_RATIO_A2		0x4894
#define SEG1R_CBW80P80_DC_MAX_RATIO_A2_M		0xF00
#define SEG1R_DC_MAX_RATIO_20_NRX1_A2		0x4894
#define SEG1R_DC_MAX_RATIO_20_NRX1_A2_M		0xF000
#define SEG1R_DC_MAX_RATIO_20_NRX2_A2		0x4894
#define SEG1R_DC_MAX_RATIO_20_NRX2_A2_M		0xF0000
#define SEG1R_DC_MAX_RATIO_40_NRX1_A2		0x4894
#define SEG1R_DC_MAX_RATIO_40_NRX1_A2_M		0xF00000
#define SEG1R_DC_MAX_RATIO_40_NRX2_A2		0x4894
#define SEG1R_DC_MAX_RATIO_40_NRX2_A2_M		0xF000000
#define SEG1R_DC_MAX_RATIO_80_NRX1_A2		0x4894
#define SEG1R_DC_MAX_RATIO_80_NRX1_A2_M		0xF0000000
#define SEG1R_DC_MAX_RATIO_80_NRX2_A2		0x4898
#define SEG1R_DC_MAX_RATIO_80_NRX2_A2_M		0xF
#define SEG1R_DC_MAX_RATIO_80P80_NRX1_A2		0x4898
#define SEG1R_DC_MAX_RATIO_80P80_NRX1_A2_M		0xF0
#define SEG1R_DC_MAX_RATIO_80P80_NRX2_A2		0x4898
#define SEG1R_DC_MAX_RATIO_80P80_NRX2_A2_M		0xF00
#define SEG1R_FINE_TUNE_LMT_A2		0x4898
#define SEG1R_FINE_TUNE_LMT_A2_M		0xF000
#define SEG1R_FINE_TUNE_PROCESS_DELAY_A2		0x4898
#define SEG1R_FINE_TUNE_PROCESS_DELAY_A2_M		0xF0000
#define SEG1R_FINE_TUNE_STEP_BY_CDD_DETECT_A2		0x4898
#define SEG1R_FINE_TUNE_STEP_BY_CDD_DETECT_A2_M		0xF00000
#define SEG1R_FINE_TUNE_TRUNC_HIGH_TH_A2		0x4898
#define SEG1R_FINE_TUNE_TRUNC_HIGH_TH_A2_M		0xF000000
#define SEG1R_FINE_TUNE_TRUNC_LOW_TH_A2		0x4898
#define SEG1R_FINE_TUNE_TRUNC_LOW_TH_A2_M		0xF0000000
#define SEG1R_FINE_TUNE_OPT_A2		0x489C
#define SEG1R_FINE_TUNE_OPT_A2_M		0x3
#define SEG1R_FINE_TUNE_TRUNC_EN_A2		0x489C
#define SEG1R_FINE_TUNE_TRUNC_EN_A2_M		0x4
#define SEG1R_FORCE_CDD_REFINE_OFF_A2		0x489C
#define SEG1R_FORCE_CDD_REFINE_OFF_A2_M		0x8
#define P20_SEG1R_L1_L2_AVG_START_TIME_A2		0x48A0
#define P20_SEG1R_L1_L2_AVG_START_TIME_A2_M		0x3
#define P20_SEG1R_L1_L2_ALLOW_AVG_EN_A2		0x48A0
#define P20_SEG1R_L1_L2_ALLOW_AVG_EN_A2_M		0x4
#define P20_SEG1R_L1_L2_AVG_OPT_A2		0x48A0
#define P20_SEG1R_L1_L2_AVG_OPT_A2_M		0x8
#define S20_SEG1R_L1_L2_AVG_START_TIME_A2		0x48A4
#define S20_SEG1R_L1_L2_AVG_START_TIME_A2_M		0x3
#define S20_SEG1R_L1_L2_ALLOW_AVG_EN_A2		0x48A4
#define S20_SEG1R_L1_L2_ALLOW_AVG_EN_A2_M		0x4
#define S20_SEG1R_L1_L2_AVG_OPT_A2		0x48A4
#define S20_SEG1R_L1_L2_AVG_OPT_A2_M		0x8
#define PROCSEG1R_ADV_SINR_WGT_20_NRX1_A2		0x48A8
#define PROCSEG1R_ADV_SINR_WGT_20_NRX1_A2_M		0x7FF
#define PROCSEG1R_ADV_SINR_WGT_20_NRX2_A2		0x48A8
#define PROCSEG1R_ADV_SINR_WGT_20_NRX2_A2_M		0x3FF800
#define PROCSEG1R_ADV_SINR_TH_A2		0x48A8
#define PROCSEG1R_ADV_SINR_TH_A2_M		0x3FC00000
#define PROCSEG1R_CH_AVG_SIZE_A2		0x48A8
#define PROCSEG1R_CH_AVG_SIZE_A2_M		0xC0000000
#define PROCSEG1R_ADV_SINR_WGT_40_NRX1_A2		0x48AC
#define PROCSEG1R_ADV_SINR_WGT_40_NRX1_A2_M		0x7FF
#define PROCSEG1R_ADV_SINR_WGT_40_NRX2_A2		0x48AC
#define PROCSEG1R_ADV_SINR_WGT_40_NRX2_A2_M		0x3FF800
#define PROCSEG1R_FS_SQUARE_PK_WGT_20_NRX1_A2		0x48AC
#define PROCSEG1R_FS_SQUARE_PK_WGT_20_NRX1_A2_M		0x7C00000
#define PROCSEG1R_FS_SQUARE_PK_WGT_20_NRX2_A2		0x48AC
#define PROCSEG1R_FS_SQUARE_PK_WGT_20_NRX2_A2_M		0xF8000000
#define PROCSEG1R_ADV_SINR_WGT_80_NRX1_A2		0x48B0
#define PROCSEG1R_ADV_SINR_WGT_80_NRX1_A2_M		0x7FF
#define PROCSEG1R_ADV_SINR_WGT_80_NRX2_A2		0x48B0
#define PROCSEG1R_ADV_SINR_WGT_80_NRX2_A2_M		0x3FF800
#define PROCSEG1R_FS_SQUARE_PK_WGT_40_NRX1_A2		0x48B0
#define PROCSEG1R_FS_SQUARE_PK_WGT_40_NRX1_A2_M		0x7C00000
#define PROCSEG1R_FS_SQUARE_PK_WGT_40_NRX2_A2		0x48B0
#define PROCSEG1R_FS_SQUARE_PK_WGT_40_NRX2_A2_M		0xF8000000
#define PROCSEG1R_ADV_SINR_WGT_80P80_NRX1_A2		0x48B4
#define PROCSEG1R_ADV_SINR_WGT_80P80_NRX1_A2_M		0x7FF
#define PROCSEG1R_ADV_SINR_WGT_80P80_NRX2_A2		0x48B4
#define PROCSEG1R_ADV_SINR_WGT_80P80_NRX2_A2_M		0x3FF800
#define PROCSEG1R_FS_SQUARE_PK_WGT_80_NRX1_A2		0x48B4
#define PROCSEG1R_FS_SQUARE_PK_WGT_80_NRX1_A2_M		0x7C00000
#define PROCSEG1R_FS_SQUARE_PK_WGT_80_NRX2_A2		0x48B4
#define PROCSEG1R_FS_SQUARE_PK_WGT_80_NRX2_A2_M		0xF8000000
#define PROCSEG1R_INT_SINR_WGT_20_NRX1_A2		0x48B8
#define PROCSEG1R_INT_SINR_WGT_20_NRX1_A2_M		0x7FF
#define PROCSEG1R_INT_SINR_WGT_20_NRX2_A2		0x48B8
#define PROCSEG1R_INT_SINR_WGT_20_NRX2_A2_M		0x3FF800
#define PROCSEG1R_FS_SQUARE_PK_WGT_80P80_NRX1_A2		0x48B8
#define PROCSEG1R_FS_SQUARE_PK_WGT_80P80_NRX1_A2_M		0x7C00000
#define PROCSEG1R_FS_SQUARE_PK_WGT_80P80_NRX2_A2		0x48B8
#define PROCSEG1R_FS_SQUARE_PK_WGT_80P80_NRX2_A2_M		0xF8000000
#define PROCSEG1R_INT_SINR_WGT_40_NRX1_A2		0x48BC
#define PROCSEG1R_INT_SINR_WGT_40_NRX1_A2_M		0x7FF
#define PROCSEG1R_INT_SINR_WGT_40_NRX2_A2		0x48BC
#define PROCSEG1R_INT_SINR_WGT_40_NRX2_A2_M		0x3FF800
#define PROCSEG1R_SBD_FAIL_HALF_SYM_COUNT_A2		0x48BC
#define PROCSEG1R_SBD_FAIL_HALF_SYM_COUNT_A2_M		0x7C00000
#define PROCSEG1R_CBW20_HIGH_PIN_TH_MAX_SINR_A2		0x48BC
#define PROCSEG1R_CBW20_HIGH_PIN_TH_MAX_SINR_A2_M		0xF8000000
#define PROCSEG1R_INT_SINR_WGT_80_NRX1_A2		0x48C0
#define PROCSEG1R_INT_SINR_WGT_80_NRX1_A2_M		0x7FF
#define PROCSEG1R_INT_SINR_WGT_80_NRX2_A2		0x48C0
#define PROCSEG1R_INT_SINR_WGT_80_NRX2_A2_M		0x3FF800
#define PROCSEG1R_CBW40_HIGH_PIN_TH_MAX_SINR_A2		0x48C0
#define PROCSEG1R_CBW40_HIGH_PIN_TH_MAX_SINR_A2_M		0x7C00000
#define PROCSEG1R_CBW80_HIGH_PIN_TH_MAX_SINR_A2		0x48C0
#define PROCSEG1R_CBW80_HIGH_PIN_TH_MAX_SINR_A2_M		0xF8000000
#define PROCSEG1R_INT_SINR_WGT_80P80_NRX1_A2		0x48C4
#define PROCSEG1R_INT_SINR_WGT_80P80_NRX1_A2_M		0x7FF
#define PROCSEG1R_INT_SINR_WGT_80P80_NRX2_A2		0x48C4
#define PROCSEG1R_INT_SINR_WGT_80P80_NRX2_A2_M		0x3FF800
#define PROCSEG1R_CDD0_SQUARE_PK_WGT_20_NRX1_A2		0x48C4
#define PROCSEG1R_CDD0_SQUARE_PK_WGT_20_NRX1_A2_M		0x7C00000
#define PROCSEG1R_CDD0_SQUARE_PK_WGT_20_NRX2_A2		0x48C4
#define PROCSEG1R_CDD0_SQUARE_PK_WGT_20_NRX2_A2_M		0xF8000000
#define PROCSEG1R_CDD0_SQUARE_PK_WGT_40_NRX1_A2		0x48C8
#define PROCSEG1R_CDD0_SQUARE_PK_WGT_40_NRX1_A2_M		0x1F
#define PROCSEG1R_CDD0_SQUARE_PK_WGT_40_NRX2_A2		0x48C8
#define PROCSEG1R_CDD0_SQUARE_PK_WGT_40_NRX2_A2_M		0x3E0
#define PROCSEG1R_CDD0_SQUARE_PK_WGT_80_NRX1_A2		0x48C8
#define PROCSEG1R_CDD0_SQUARE_PK_WGT_80_NRX1_A2_M		0x7C00
#define PROCSEG1R_CDD0_SQUARE_PK_WGT_80_NRX2_A2		0x48C8
#define PROCSEG1R_CDD0_SQUARE_PK_WGT_80_NRX2_A2_M		0xF8000
#define PROCSEG1R_CDD0_SQUARE_PK_WGT_80P80_NRX1_A2		0x48C8
#define PROCSEG1R_CDD0_SQUARE_PK_WGT_80P80_NRX1_A2_M		0x1F00000
#define PROCSEG1R_CDD0_SQUARE_PK_WGT_80P80_NRX2_A2		0x48C8
#define PROCSEG1R_CDD0_SQUARE_PK_WGT_80P80_NRX2_A2_M		0x3E000000
#define PROCSEG1R_CDD0_SUB_TUNE_OPT_A2		0x48C8
#define PROCSEG1R_CDD0_SUB_TUNE_OPT_A2_M		0x40000000
#define PROCSEG1R_CR_SWITCH_BY_ACI_EN_A2		0x48C8
#define PROCSEG1R_CR_SWITCH_BY_ACI_EN_A2_M		0x80000000
#define PROCSEG1R_FS_WGT_OFST_0_A2		0x48CC
#define PROCSEG1R_FS_WGT_OFST_0_A2_M		0xF
#define PROCSEG1R_FS_WGT_OFST_1_A2		0x48CC
#define PROCSEG1R_FS_WGT_OFST_1_A2_M		0xF0
#define PROCSEG1R_L1_L2_PROCESS_DELAY_A2		0x48CC
#define PROCSEG1R_L1_L2_PROCESS_DELAY_A2_M		0xF00
#define PROCSEG1R_SBD_START_HALF_SYM_COUNT_A2		0x48CC
#define PROCSEG1R_SBD_START_HALF_SYM_COUNT_A2_M		0xF000
#define PROCSEG1R_CDD0_JUMP_SUB_TUNE_A2		0x48CC
#define PROCSEG1R_CDD0_JUMP_SUB_TUNE_A2_M		0xF0000
#define PROCSEG1R_CDD0_WGT_OFST_0_A2		0x48CC
#define PROCSEG1R_CDD0_WGT_OFST_0_A2_M		0xF00000
#define PROCSEG1R_CDD0_WGT_OFST_1_A2		0x48CC
#define PROCSEG1R_CDD0_WGT_OFST_1_A2_M		0xF000000
#define PROCSEG1R_CH_BEGIN_COUNT_MAX_A2		0x48CC
#define PROCSEG1R_CH_BEGIN_COUNT_MAX_A2_M		0xF0000000
#define PROCSEG1R_CH_FALLING_COUNT_MAX_A2		0x48D0
#define PROCSEG1R_CH_FALLING_COUNT_MAX_A2_M		0xF
#define PROCSEG1R_INTF_TH_0_A2		0x48D0
#define PROCSEG1R_INTF_TH_0_A2_M		0xF0
#define PROCSEG1R_INTF_TH_1_A2		0x48D0
#define PROCSEG1R_INTF_TH_1_A2_M		0xF00
#define PROCSEG1R_TARGET_COUNT_MAX_A2		0x48D0
#define PROCSEG1R_TARGET_COUNT_MAX_A2_M		0xF000
#define PROCSEG1R_FS_PEAK_WGT_A2		0x48D0
#define PROCSEG1R_FS_PEAK_WGT_A2_M		0x70000
#define PROCSEG1R_CDD0_COUNT_LMT_A2		0x48D0
#define PROCSEG1R_CDD0_COUNT_LMT_A2_M		0x380000
#define PROCSEG1R_CDD0_DELAY_SPREAD_SIZE_A2		0x48D0
#define PROCSEG1R_CDD0_DELAY_SPREAD_SIZE_A2_M		0x1C00000
#define PROCSEG1R_CH_BEGIN_TH_A2		0x48D0
#define PROCSEG1R_CH_BEGIN_TH_A2_M		0xE000000
#define PROCSEG1R_CR_SWITCH_BY_PIN_A2		0x48D0
#define PROCSEG1R_CR_SWITCH_BY_PIN_A2_M		0x70000000
#define SEG1R_PW_TH_A2		0x48D4
#define SEG1R_PW_TH_A2_M		0x3F
#define SEG1R_PD_LOWER_BOUND_A2		0x48D4
#define SEG1R_PD_LOWER_BOUND_A2_M		0x7C0
#define SEG1R_PD_UPPER_BOUND_A2		0x48D4
#define SEG1R_PD_UPPER_BOUND_A2_M		0xF800
#define SEG1R_HIGH_PIN_TH_DCFI_A2		0x48D4
#define SEG1R_HIGH_PIN_TH_DCFI_A2_M		0x1F0000
#define SEG1R_DCFI_FALLING_TH_20_A2		0x48D4
#define SEG1R_DCFI_FALLING_TH_20_A2_M		0x1E00000
#define SEG1R_DCFI_FALLING_TH_40_A2		0x48D4
#define SEG1R_DCFI_FALLING_TH_40_A2_M		0x1E000000
#define SEG1R_PD_SPATIAL_REUSE_EN_A2		0x48D4
#define SEG1R_PD_SPATIAL_REUSE_EN_A2_M		0x20000000
#define SEG1R_DCFI_EN_A2		0x48D4
#define SEG1R_DCFI_EN_A2_M		0x40000000
#define SEG1R_DCPR_EN_A2		0x48D4
#define SEG1R_DCPR_EN_A2_M		0x80000000
#define SEG1R_DCFI_FALLING_TH_80_A2		0x48D8
#define SEG1R_DCFI_FALLING_TH_80_A2_M		0xF
#define SEG1R_DCFI_FALLING_TH_80P80_A2		0x48D8
#define SEG1R_DCFI_FALLING_TH_80P80_A2_M		0xF0
#define SEG1R_DCFI_RISING_TH_20_A2		0x48D8
#define SEG1R_DCFI_RISING_TH_20_A2_M		0xF00
#define SEG1R_DCFI_RISING_TH_40_A2		0x48D8
#define SEG1R_DCFI_RISING_TH_40_A2_M		0xF000
#define SEG1R_DCFI_RISING_TH_80_A2		0x48D8
#define SEG1R_DCFI_RISING_TH_80_A2_M		0xF0000
#define SEG1R_DCFI_RISING_TH_80P80_A2		0x48D8
#define SEG1R_DCFI_RISING_TH_80P80_A2_M		0xF00000
#define SEG1R_FALLING_COUNT_MAX_A2		0x48D8
#define SEG1R_FALLING_COUNT_MAX_A2_M		0xF000000
#define SEG1R_FALLING_TH_A2		0x48D8
#define SEG1R_FALLING_TH_A2_M		0xF0000000
#define SEG1R_RISING_COUNT_MAX_A2		0x48DC
#define SEG1R_RISING_COUNT_MAX_A2_M		0xF
#define SEG1R_WAIT_SETTLE_PERIOD_A2		0x48DC
#define SEG1R_WAIT_SETTLE_PERIOD_A2_M		0xF0
#define SEG1R_DYN_PW_EN_A2		0x48DC
#define SEG1R_DYN_PW_EN_A2_M		0x100
#define SEG1R_FALLING_EDGE_OPT_A2		0x48DC
#define SEG1R_FALLING_EDGE_OPT_A2_M		0x200
#define SEG1R_FORCE_DCFI_EN_A2		0x48DC
#define SEG1R_FORCE_DCFI_EN_A2_M		0x400
#define SEG1R_SB5M_BLK_EN_A2		0x48DC
#define SEG1R_SB5M_BLK_EN_A2_M		0x800
#define P20_SEG1R_PW_DBM_TH_A2		0x48E0
#define P20_SEG1R_PW_DBM_TH_A2_M		0x7F
#define P20_SEG1R_PW_TH_A2		0x48E0
#define P20_SEG1R_PW_TH_A2_M		0x1F80
#define P20_SEG1R_DYN_FALLING_TH_A2		0x48E0
#define P20_SEG1R_DYN_FALLING_TH_A2_M		0x7E000
#define P20_SEG1R_DYN_RISING_TH_A2		0x48E0
#define P20_SEG1R_DYN_RISING_TH_A2_M		0x1F80000
#define P20_SEG1R_DYN_TH_MAX_A2		0x48E0
#define P20_SEG1R_DYN_TH_MAX_A2_M		0x7E000000
#define P20_SEG1R_DYN_TH_EN_A2		0x48E0
#define P20_SEG1R_DYN_TH_EN_A2_M		0x80000000
#define P20_SEG1R_DYN_TH_MIN_A2		0x48E4
#define P20_SEG1R_DYN_TH_MIN_A2_M		0x3F
#define P20_SEG1R_DYN_COVER_FCTR_A2		0x48E4
#define P20_SEG1R_DYN_COVER_FCTR_A2_M		0x3C0
#define P20_SEG1R_DYN_LAMBDA_A2		0x48E4
#define P20_SEG1R_DYN_LAMBDA_A2_M		0x1C00
#define P20_SEG1R_DYN_WAIT_PERIOD_A2		0x48E4
#define P20_SEG1R_DYN_WAIT_PERIOD_A2_M		0xE000
#define P20_SEG1R_VLD_CHK_COUNT_MAX_A2		0x48E4
#define P20_SEG1R_VLD_CHK_COUNT_MAX_A2_M		0x70000
#define P20_SEG1R_DYN_OBSER_SIZE_A2		0x48E4
#define P20_SEG1R_DYN_OBSER_SIZE_A2_M		0x180000
#define P20_SEG1R_DYN_UPD_TO_ZERO_RATIO_A2		0x48E4
#define P20_SEG1R_DYN_UPD_TO_ZERO_RATIO_A2_M		0x600000
#define P20_SEG1R_PATH_SEL_A2		0x48E4
#define P20_SEG1R_PATH_SEL_A2_M		0x1800000
#define P20_SEG1R_PATH_SEL_EN_A2		0x48E4
#define P20_SEG1R_PATH_SEL_EN_A2_M		0x2000000
#define S20_SEG1R_PW_DBM_TH_A2		0x48E8
#define S20_SEG1R_PW_DBM_TH_A2_M		0x7F
#define S20_SEG1R_PW_TH_A2		0x48E8
#define S20_SEG1R_PW_TH_A2_M		0x1F80
#define S20_SEG1R_DYN_FALLING_TH_A2		0x48E8
#define S20_SEG1R_DYN_FALLING_TH_A2_M		0x7E000
#define S20_SEG1R_DYN_RISING_TH_A2		0x48E8
#define S20_SEG1R_DYN_RISING_TH_A2_M		0x1F80000
#define S20_SEG1R_DYN_TH_MAX_A2		0x48E8
#define S20_SEG1R_DYN_TH_MAX_A2_M		0x7E000000
#define S20_SEG1R_DYN_TH_EN_A2		0x48E8
#define S20_SEG1R_DYN_TH_EN_A2_M		0x80000000
#define S20_SEG1R_DYN_TH_MIN_A2		0x48EC
#define S20_SEG1R_DYN_TH_MIN_A2_M		0x3F
#define S20_SEG1R_DYN_COVER_FCTR_A2		0x48EC
#define S20_SEG1R_DYN_COVER_FCTR_A2_M		0x3C0
#define S20_SEG1R_DYN_LAMBDA_A2		0x48EC
#define S20_SEG1R_DYN_LAMBDA_A2_M		0x1C00
#define S20_SEG1R_DYN_WAIT_PERIOD_A2		0x48EC
#define S20_SEG1R_DYN_WAIT_PERIOD_A2_M		0xE000
#define S20_SEG1R_VLD_CHK_COUNT_MAX_A2		0x48EC
#define S20_SEG1R_VLD_CHK_COUNT_MAX_A2_M		0x70000
#define S20_SEG1R_DYN_OBSER_SIZE_A2		0x48EC
#define S20_SEG1R_DYN_OBSER_SIZE_A2_M		0x180000
#define S20_SEG1R_DYN_UPD_TO_ZERO_RATIO_A2		0x48EC
#define S20_SEG1R_DYN_UPD_TO_ZERO_RATIO_A2_M		0x600000
#define S20_SEG1R_PATH_SEL_A2		0x48EC
#define S20_SEG1R_PATH_SEL_A2_M		0x1800000
#define S20_SEG1R_PATH_SEL_EN_A2		0x48EC
#define S20_SEG1R_PATH_SEL_EN_A2_M		0x2000000
#define SMFSEG1R_MF_TH_OFST_0_A2		0x48F0
#define SMFSEG1R_MF_TH_OFST_0_A2_M		0xF
#define SMFSEG1R_MF_TH_OFST_1_A2		0x48F0
#define SMFSEG1R_MF_TH_OFST_1_A2_M		0xF0
#define SMFSEG1R_MF_TH_20_NRX1_A2		0x48F0
#define SMFSEG1R_MF_TH_20_NRX1_A2_M		0xF00
#define SMFSEG1R_MF_TH_20_NRX2_A2		0x48F0
#define SMFSEG1R_MF_TH_20_NRX2_A2_M		0xF000
#define SMFSEG1R_MF_TH_40_NRX1_A2		0x48F0
#define SMFSEG1R_MF_TH_40_NRX1_A2_M		0xF0000
#define SMFSEG1R_MF_TH_40_NRX2_A2		0x48F0
#define SMFSEG1R_MF_TH_40_NRX2_A2_M		0xF00000
#define SMFSEG1R_MF_TH_80_NRX1_A2		0x48F0
#define SMFSEG1R_MF_TH_80_NRX1_A2_M		0xF000000
#define SMFSEG1R_MF_TH_80_NRX2_A2		0x48F0
#define SMFSEG1R_MF_TH_80_NRX2_A2_M		0xF0000000
#define SMFSEG1R_MF_TH_80P80_NRX1_A2		0x48F4
#define SMFSEG1R_MF_TH_80P80_NRX1_A2_M		0xF
#define SMFSEG1R_MF_TH_80P80_NRX2_A2		0x48F4
#define SMFSEG1R_MF_TH_80P80_NRX2_A2_M		0xF0
#define SMFSEG1R_INTF_TH_0_A2		0x48F4
#define SMFSEG1R_INTF_TH_0_A2_M		0xF00
#define SMFSEG1R_INTF_TH_1_A2		0x48F4
#define SMFSEG1R_INTF_TH_1_A2_M		0xF000
#define SMFSEG1R_MF_HOLD_A2		0x48F4
#define SMFSEG1R_MF_HOLD_A2_M		0x70000
#define SMFSEG1R_MF_WIN_L_A2		0x48F4
#define SMFSEG1R_MF_WIN_L_A2_M		0x380000
#define SMFSEG1R_CR_SWITCH_BY_PIN_A2		0x48F4
#define SMFSEG1R_CR_SWITCH_BY_PIN_A2_M		0x1C00000
#define SMFSEG1R_MF_PEAK_OPT_A2		0x48F4
#define SMFSEG1R_MF_PEAK_OPT_A2_M		0x6000000
#define SMFSEG1R_NULL_POINT_IDX_A2		0x48F4
#define SMFSEG1R_NULL_POINT_IDX_A2_M		0x18000000
#define SMFSEG1R_CR_SWITCH_BY_ACI_EN_A2		0x48F4
#define SMFSEG1R_CR_SWITCH_BY_ACI_EN_A2_M		0x20000000
#define SEG1R_EDCCA_LVL_A2		0x48F8
#define SEG1R_EDCCA_LVL_A2_M		0xFF
#define SEG1R_EDCCA_LVL_P_A2		0x48F8
#define SEG1R_EDCCA_LVL_P_A2_M		0xFF00
#define SEG1R_OBSS_LVL_A2		0x48F8
#define SEG1R_OBSS_LVL_A2_M		0xFF0000
#define SEG1R_PPDU_LVL_A2		0x48F8
#define SEG1R_PPDU_LVL_A2_M		0xFF000000
#define SEG1R_PPDU_LVL_P_A2		0x48FC
#define SEG1R_PPDU_LVL_P_A2_M		0xFF
#define SEG1R_DCV_A2		0x48FC
#define SEG1R_DCV_A2_M		0x7F00
#define SEG1R_PWLMT_A2		0x48FC
#define SEG1R_PWLMT_A2_M		0x3F8000
#define SEG1R_WGTHD_A2		0x48FC
#define SEG1R_WGTHD_A2_M		0x1FC00000
#define SEG1R_PATHSEL_A2		0x48FC
#define SEG1R_PATHSEL_A2_M		0x60000000
#define SEG1R_DROP_EN_A2		0x48FC
#define SEG1R_DROP_EN_A2_M		0x80000000
#define SEG1R_ADCPKPW_A2		0x4900
#define SEG1R_ADCPKPW_A2_M		0x3F
#define SEG1R_LTFTHD_A2		0x4900
#define SEG1R_LTFTHD_A2_M		0xFC0
#define SEG1R_DWN_LVL_A2		0x4900
#define SEG1R_DWN_LVL_A2_M		0x1F000
#define SEG1R_PWOFST_A2		0x4900
#define SEG1R_PWOFST_A2_M		0x3E0000
#define SEG1R_DROP_NC_A2		0x4900
#define SEG1R_DROP_NC_A2_M		0x3C00000
#define SEG1R_FORCE_EN_A2		0x4900
#define SEG1R_FORCE_EN_A2_M		0x4000000
#define SEG1R_FORGETTING_A2		0x4900
#define SEG1R_FORGETTING_A2_M		0x8000000
#define SEG1R_GCRST_A2		0x4900
#define SEG1R_GCRST_A2_M		0x10000000
#define SEG1R_PWSLOT_A2		0x4900
#define SEG1R_PWSLOT_A2_M		0x20000000
#define SEG1R_SND_EN_A2		0x4900
#define SEG1R_SND_EN_A2_M		0x40000000
#define SEG1R_WGTSEL_EN_A2		0x4900
#define SEG1R_WGTSEL_EN_A2_M		0x80000000
#define SEG1R_SDAGC_CHK_PIN_THD_A2		0x4904
#define SEG1R_SDAGC_CHK_PIN_THD_A2_M		0x3F
#define SEG1R_ALPHA_STEP_A2		0x4904
#define SEG1R_ALPHA_STEP_A2_M		0xC0
#define SEG1R_CBW40_RSSI_SHIFT_A2		0x4904
#define SEG1R_CBW40_RSSI_SHIFT_A2_M		0x300
#define SEG1R_CBW80_RSSI_SHIFT_A2		0x4904
#define SEG1R_CBW80_RSSI_SHIFT_A2_M		0xC00
#define SEG1R_ALPHA_FILTER_EN_A2		0x4904
#define SEG1R_ALPHA_FILTER_EN_A2_M		0x1000
#define SEG1R_LTF_RSSI_CMP_EN_A2		0x4904
#define SEG1R_LTF_RSSI_CMP_EN_A2_M		0x2000
#define SEG1R_PD_RSSI_CMP_EN_A2		0x4904
#define SEG1R_PD_RSSI_CMP_EN_A2_M		0x4000
#define SEG1R_SDAGC_CHK_PIN_EN_A2		0x4904
#define SEG1R_SDAGC_CHK_PIN_EN_A2_M		0x8000
#define SEG1R_COMB_WGT_A2		0x4908
#define SEG1R_COMB_WGT_A2_M		0xF
#define L_NOISE_VAR_PER_RX_R0_A2		0x490C
#define L_NOISE_VAR_PER_RX_R0_A2_M		0x3FFFF
#define MANUAL_NOISE_RESCAL_FCTR_R0_A2		0x490C
#define MANUAL_NOISE_RESCAL_FCTR_R0_A2_M		0x7FFC0000
#define FD_ANT_WGT_EN_A2		0x490C
#define FD_ANT_WGT_EN_A2_M		0x80000000
#define L_NOISE_VAR_PER_RX_R1_A2		0x4910
#define L_NOISE_VAR_PER_RX_R1_A2_M		0x3FFFF
#define MANUAL_NOISE_RESCAL_FCTR_R1_A2		0x4910
#define MANUAL_NOISE_RESCAL_FCTR_R1_A2_M		0x7FFC0000
#define FD_PW_NORM_EN_A2		0x4910
#define FD_PW_NORM_EN_A2_M		0x80000000
#define NOISE_VAR_PER_RX_R0_A2		0x4914
#define NOISE_VAR_PER_RX_R0_A2_M		0x3FFFF
#define NOISE_VAR_PER_RX_DB_THD_A2		0x4914
#define NOISE_VAR_PER_RX_DB_THD_A2_M		0x3FFC0000
#define RPL_CAL_EN_A2		0x4914
#define RPL_CAL_EN_A2_M		0x40000000
#define TB_RSSI_M_CAL_EN_A2		0x4914
#define TB_RSSI_M_CAL_EN_A2_M		0x80000000
#define NOISE_VAR_PER_RX_R1_A2		0x4918
#define NOISE_VAR_PER_RX_R1_A2_M		0x3FFFF
#define PER_RX_DIFF_MAX_NOISE_PW_THD_A2		0x4918
#define PER_RX_DIFF_MAX_NOISE_PW_THD_A2_M		0x3FFC0000
#define ANT_WGT_MANUAL_EN_A2		0x4918
#define ANT_WGT_MANUAL_EN_A2_M		0x40000000
#define ANT_WGT_NORMALIZE_MODE_EN_A2		0x4918
#define ANT_WGT_NORMALIZE_MODE_EN_A2_M		0x80000000
#define FD_AMP_WGT_LEG_R0_A2		0x491C
#define FD_AMP_WGT_LEG_R0_A2_M		0xFFFF
#define FD_AMP_WGT_LEG_R1_A2		0x491C
#define FD_AMP_WGT_LEG_R1_A2_M		0xFFFF0000
#define FD_AMP_WGT_NON_LEG_R0_A2		0x4920
#define FD_AMP_WGT_NON_LEG_R0_A2_M		0xFFFF
#define FD_AMP_WGT_NON_LEG_R1_A2		0x4920
#define FD_AMP_WGT_NON_LEG_R1_A2_M		0xFFFF0000
#define L_SNR_ALL_COMB_A2		0x492C
#define L_SNR_ALL_COMB_A2_M		0x3FF
#define L_SNR_PER_RX_R0_A2		0x492C
#define L_SNR_PER_RX_R0_A2_M		0xFFC00
#define L_SNR_PER_RX_R1_A2		0x492C
#define L_SNR_PER_RX_R1_A2_M		0x3FF00000
#define MANUAL_FD_AMP_WGT_EN_A2		0x492C
#define MANUAL_FD_AMP_WGT_EN_A2_M		0x40000000
#define MANUAL_SNR_EN_A2		0x492C
#define MANUAL_SNR_EN_A2_M		0x80000000
#define SNR_ALL_COMB_A2		0x4930
#define SNR_ALL_COMB_A2_M		0x3FF
#define SNR_PER_RX_STS_R0_S0_A2		0x4930
#define SNR_PER_RX_STS_R0_S0_A2_M		0xFFC00
#define SNR_PER_RX_STS_R0_S1_A2		0x4930
#define SNR_PER_RX_STS_R0_S1_A2_M		0x3FF00000
#define MANUAL_NOISE_RESCAL_EN_A2		0x4930
#define MANUAL_NOISE_RESCAL_EN_A2_M		0x40000000
#define MANUAL_NOISE_VAR_EN_A2		0x4930
#define MANUAL_NOISE_VAR_EN_A2_M		0x80000000
#define SNR_PER_RX_STS_R1_S0_A2		0x4934
#define SNR_PER_RX_STS_R1_S0_A2_M		0x3FF
#define SNR_PER_RX_STS_R1_S1_A2		0x4934
#define SNR_PER_RX_STS_R1_S1_A2_M		0xFFC00
#define SNR_PER_RX_SUB_R0_S0_A2		0x4934
#define SNR_PER_RX_SUB_R0_S0_A2_M		0x3FF00000
#define NOISE_RESCAL_EN_A2		0x4934
#define NOISE_RESCAL_EN_A2_M		0x40000000
#define SNR_PER_RX_SUB_R0_S1_A2		0x4938
#define SNR_PER_RX_SUB_R0_S1_A2_M		0x3FF
#define SNR_PER_RX_SUB_R0_S2_A2		0x4938
#define SNR_PER_RX_SUB_R0_S2_A2_M		0xFFC00
#define SNR_PER_RX_SUB_R0_S3_A2		0x4938
#define SNR_PER_RX_SUB_R0_S3_A2_M		0x3FF00000
#define SNR_PER_RX_SUB_R1_S0_A2		0x493C
#define SNR_PER_RX_SUB_R1_S0_A2_M		0x3FF
#define SNR_PER_RX_SUB_R1_S1_A2		0x493C
#define SNR_PER_RX_SUB_R1_S1_A2_M		0xFFC00
#define SNR_PER_RX_SUB_R1_S2_A2		0x493C
#define SNR_PER_RX_SUB_R1_S2_A2_M		0x3FF00000
#define SNR_PER_RX_SUB_R1_S3_A2		0x4940
#define SNR_PER_RX_SUB_R1_S3_A2_M		0x3FF
#define SNR_PER_STS_S0_A2		0x4940
#define SNR_PER_STS_S0_A2_M		0xFFC00
#define SNR_PER_STS_S1_A2		0x4940
#define SNR_PER_STS_S1_A2_M		0x3FF00000
#define SNR_PER_SUB_S0_A2		0x4944
#define SNR_PER_SUB_S0_A2_M		0x3FF
#define SNR_PER_SUB_S1_A2		0x4944
#define SNR_PER_SUB_S1_A2_M		0xFFC00
#define SNR_PER_SUB_S2_A2		0x4944
#define SNR_PER_SUB_S2_A2_M		0x3FF00000
#define SNR_PER_SUB_S3_A2		0x4948
#define SNR_PER_SUB_S3_A2_M		0x3FF
#define RX_DB_SAME_THD_A2		0x4948
#define RX_DB_SAME_THD_A2_M		0x7FC00
#define ANT_WGT_MANUAL_RX0_A2		0x4948
#define ANT_WGT_MANUAL_RX0_A2_M		0xFF80000
#define ANT_WGT_MANUAL_RX1_A2		0x494C
#define ANT_WGT_MANUAL_RX1_A2_M		0x1FF
#define FORBT_FD_ANT_WGT_OFF_A2		0x494C
#define FORBT_FD_ANT_WGT_OFF_A2_M		0x3FE00
#define FORBT_FD_ANT_WGT_ON_A2		0x494C
#define FORBT_FD_ANT_WGT_ON_A2_M		0x7FC0000
#define DIFF_SAME_THD_A2		0x4950
#define DIFF_SAME_THD_A2_M		0x7F
#define RX_DB_DISCONNECT_THD_0_A2		0x4950
#define RX_DB_DISCONNECT_THD_0_A2_M		0x3F80
#define RX_DB_DISCONNECT_THD_1_A2		0x4950
#define RX_DB_DISCONNECT_THD_1_A2_M		0x1FC000
#define RX_DB_DISCONNECT_THD_2_A2		0x4950
#define RX_DB_DISCONNECT_THD_2_A2_M		0xFE00000
#define RX_DB_DISCONNECT_THD_3_A2		0x4954
#define RX_DB_DISCONNECT_THD_3_A2_M		0x7F
#define RX_DB_DISCONNECT_THD_4_A2		0x4954
#define RX_DB_DISCONNECT_THD_4_A2_M		0x3F80
#define RX_DB_DISCONNECT_THD_5_A2		0x4954
#define RX_DB_DISCONNECT_THD_5_A2_M		0x1FC000
#define RX_DB_DISCONNECT_THD_6_A2		0x4954
#define RX_DB_DISCONNECT_THD_6_A2_M		0xFE00000
#define ANT_WGT_NSS2_LOW_BOUND_A2		0x4958
#define ANT_WGT_NSS2_LOW_BOUND_A2_M		0x7F
#define ANT_WGT_NSS2_LOW_BOUND_THD_A2		0x4958
#define ANT_WGT_NSS2_LOW_BOUND_THD_A2_M		0x3F80
#define DISCONNECT_ANT_WGT_0_A2		0x4958
#define DISCONNECT_ANT_WGT_0_A2_M		0x1FC000
#define DISCONNECT_ANT_WGT_1_A2		0x4958
#define DISCONNECT_ANT_WGT_1_A2_M		0xFE00000
#define DISCONNECT_ANT_WGT_2_A2		0x495C
#define DISCONNECT_ANT_WGT_2_A2_M		0x7F
#define DISCONNECT_ANT_WGT_3_A2		0x495C
#define DISCONNECT_ANT_WGT_3_A2_M		0x3F80
#define DISCONNECT_ANT_WGT_4_A2		0x495C
#define DISCONNECT_ANT_WGT_4_A2_M		0x1FC000
#define DISCONNECT_ANT_WGT_5_A2		0x495C
#define DISCONNECT_ANT_WGT_5_A2_M		0xFE00000
#define DISCONNECT_ANT_WGT_6_A2		0x4960
#define DISCONNECT_ANT_WGT_6_A2_M		0x7F
#define DISCONNECT_ANT_WGT_7_A2		0x4960
#define DISCONNECT_ANT_WGT_7_A2_M		0x3F80
#define T2F_R_RXSC_DGAIN_SHIFT3_A2		0x4964
#define T2F_R_RXSC_DGAIN_SHIFT3_A2_M		0x1F
#define T2F_R_PREDEF_CDDOFST_CBW160_NRX1_A2		0x4964
#define T2F_R_PREDEF_CDDOFST_CBW160_NRX1_A2_M		0x1E0
#define T2F_R_PREDEF_CDDOFST_CBW160_NRX2_A2		0x4964
#define T2F_R_PREDEF_CDDOFST_CBW160_NRX2_A2_M		0x1E00
#define T2F_R_PREDEF_CDDOFST_CBW160_NRX3_A2		0x4964
#define T2F_R_PREDEF_CDDOFST_CBW160_NRX3_A2_M		0x1E000
#define T2F_R_PREDEF_CDDOFST_CBW160_NRX4_A2		0x4964
#define T2F_R_PREDEF_CDDOFST_CBW160_NRX4_A2_M		0x1E0000
#define T2F_R_PREDEF_CDDOFST_CBW20_NRX1_A2		0x4964
#define T2F_R_PREDEF_CDDOFST_CBW20_NRX1_A2_M		0x1E00000
#define T2F_R_PREDEF_CDDOFST_CBW20_NRX2_A2		0x4964
#define T2F_R_PREDEF_CDDOFST_CBW20_NRX2_A2_M		0x1E000000
#define T2F_R_CDD_TB_TIE_0_EN_A2		0x4964
#define T2F_R_CDD_TB_TIE_0_EN_A2_M		0x20000000
#define T2F_R_HE_1SS_CDDREFINE_TIE_0_A2		0x4964
#define T2F_R_HE_1SS_CDDREFINE_TIE_0_A2_M		0x40000000
#define T2F_R_NLLTF_FIX_DC_EST_A2		0x4964
#define T2F_R_NLLTF_FIX_DC_EST_A2_M		0x80000000
#define T2F_R_PREDEF_CDDOFST_CBW20_NRX3_A2		0x4968
#define T2F_R_PREDEF_CDDOFST_CBW20_NRX3_A2_M		0xF
#define T2F_R_PREDEF_CDDOFST_CBW20_NRX4_A2		0x4968
#define T2F_R_PREDEF_CDDOFST_CBW20_NRX4_A2_M		0xF0
#define T2F_R_PREDEF_CDDOFST_CBW40_NRX1_A2		0x4968
#define T2F_R_PREDEF_CDDOFST_CBW40_NRX1_A2_M		0xF00
#define T2F_R_PREDEF_CDDOFST_CBW40_NRX2_A2		0x4968
#define T2F_R_PREDEF_CDDOFST_CBW40_NRX2_A2_M		0xF000
#define T2F_R_PREDEF_CDDOFST_CBW40_NRX3_A2		0x4968
#define T2F_R_PREDEF_CDDOFST_CBW40_NRX3_A2_M		0xF0000
#define T2F_R_PREDEF_CDDOFST_CBW40_NRX4_A2		0x4968
#define T2F_R_PREDEF_CDDOFST_CBW40_NRX4_A2_M		0xF00000
#define T2F_R_PREDEF_CDDOFST_CBW80_NRX1_A2		0x4968
#define T2F_R_PREDEF_CDDOFST_CBW80_NRX1_A2_M		0xF000000
#define T2F_R_PREDEF_CDDOFST_CBW80_NRX2_A2		0x4968
#define T2F_R_PREDEF_CDDOFST_CBW80_NRX2_A2_M		0xF0000000
#define T2F_R_PREDEF_CDDOFST_CBW80_NRX3_A2		0x496C
#define T2F_R_PREDEF_CDDOFST_CBW80_NRX3_A2_M		0xF
#define T2F_R_PREDEF_CDDOFST_CBW80_NRX4_A2		0x496C
#define T2F_R_PREDEF_CDDOFST_CBW80_NRX4_A2_M		0xF0
#define T2F_R_PREDEF_CDDOFST_CBW80P80_NRX1_A2		0x496C
#define T2F_R_PREDEF_CDDOFST_CBW80P80_NRX1_A2_M		0xF00
#define T2F_R_PREDEF_CDDOFST_CBW80P80_NRX2_A2		0x496C
#define T2F_R_PREDEF_CDDOFST_CBW80P80_NRX2_A2_M		0xF000
#define T2F_R_PREDEF_CDDOFST_CBW80P80_NRX3_A2		0x496C
#define T2F_R_PREDEF_CDDOFST_CBW80P80_NRX3_A2_M		0xF0000
#define T2F_R_PREDEF_CDDOFST_CBW80P80_NRX4_A2		0x496C
#define T2F_R_PREDEF_CDDOFST_CBW80P80_NRX4_A2_M		0xF00000
#define T2F_R_RXFIR_COMP_BW160_FIR0_EN_A2		0x496C
#define T2F_R_RXFIR_COMP_BW160_FIR0_EN_A2_M		0x1000000
#define T2F_R_RXFIR_COMP_BW160_FIR1_EN_A2		0x496C
#define T2F_R_RXFIR_COMP_BW160_FIR1_EN_A2_M		0x2000000
#define T2F_R_RXSC_DGAIN_SHIFT_EN_A2		0x496C
#define T2F_R_RXSC_DGAIN_SHIFT_EN_A2_M		0x4000000
#define DBCC_A2		0x4970
#define DBCC_A2_M		0x1
#define DBCC_2P4G_BAND_SEL_A2		0x4970
#define DBCC_2P4G_BAND_SEL_A2_M		0x2
#define NONCON160_A2		0x4970
#define NONCON160_A2_M		0x4
#define FC0_INV_A2		0x4974
#define FC0_INV_A2_M		0x7F
#define FC1_INV_A2		0x4974
#define FC1_INV_A2_M		0x3F80
#define ANT_RX_1RCCA_SEG0_A2		0x4974
#define ANT_RX_1RCCA_SEG0_A2_M		0x3C000
#define ANT_RX_1RCCA_SEG1_A2		0x4974
#define ANT_RX_1RCCA_SEG1_A2_M		0x3C0000
#define ANT_RX_BT_SEG0_A2		0x4974
#define ANT_RX_BT_SEG0_A2_M		0x3C00000
#define ANT_RX_BT_SEG1_A2		0x4974
#define ANT_RX_BT_SEG1_A2_M		0x3C000000
#define BW_A2		0x4974
#define BW_A2_M		0xC0000000
#define ANT_RX_SEG0_A2		0x4978
#define ANT_RX_SEG0_A2_M		0xF
#define ANT_RX_SEG1_A2		0x4978
#define ANT_RX_SEG1_A2_M		0xF0
#define PRICH_A2		0x4978
#define PRICH_A2_M		0xF00
#define SMALL_BW_MODE_A2		0x4978
#define SMALL_BW_MODE_A2_M		0x3000
#define BT_SHARE_A2		0x4978
#define BT_SHARE_A2_M		0x4000
#define PROC0_PROCQ_MATRIX_00_IM_A2		0x497C
#define PROC0_PROCQ_MATRIX_00_IM_A2_M		0xFFFF
#define PROC0_PROCQ_MATRIX_00_RE_A2		0x497C
#define PROC0_PROCQ_MATRIX_00_RE_A2_M		0xFFFF0000
#define PROC0_PROCQ_MATRIX_01_IM_A2		0x4980
#define PROC0_PROCQ_MATRIX_01_IM_A2_M		0xFFFF
#define PROC0_PROCQ_MATRIX_01_RE_A2		0x4980
#define PROC0_PROCQ_MATRIX_01_RE_A2_M		0xFFFF0000
#define PROC0_PROCQ_MATRIX_10_IM_A2		0x4984
#define PROC0_PROCQ_MATRIX_10_IM_A2_M		0xFFFF
#define PROC0_PROCQ_MATRIX_10_RE_A2		0x4984
#define PROC0_PROCQ_MATRIX_10_RE_A2_M		0xFFFF0000
#define PROC0_PROCQ_MATRIX_11_IM_A2		0x4988
#define PROC0_PROCQ_MATRIX_11_IM_A2_M		0xFFFF
#define PROC0_PROCQ_MATRIX_11_RE_A2		0x4988
#define PROC0_PROCQ_MATRIX_11_RE_A2_M		0xFFFF0000
#define PROC0_PROCCUSTOMIZE_Q_MATRIX_EN_A2		0x498C
#define PROC0_PROCCUSTOMIZE_Q_MATRIX_EN_A2_M		0x1
#define PRPC1_PROCQ_MATRIX_00_IM_A2		0x4990
#define PRPC1_PROCQ_MATRIX_00_IM_A2_M		0xFFFF
#define PRPC1_PROCQ_MATRIX_00_RE_A2		0x4990
#define PRPC1_PROCQ_MATRIX_00_RE_A2_M		0xFFFF0000
#define PRPC1_PROCQ_MATRIX_01_IM_A2		0x4994
#define PRPC1_PROCQ_MATRIX_01_IM_A2_M		0xFFFF
#define PRPC1_PROCQ_MATRIX_01_RE_A2		0x4994
#define PRPC1_PROCQ_MATRIX_01_RE_A2_M		0xFFFF0000
#define PRPC1_PROCQ_MATRIX_10_IM_A2		0x4998
#define PRPC1_PROCQ_MATRIX_10_IM_A2_M		0xFFFF
#define PRPC1_PROCQ_MATRIX_10_RE_A2		0x4998
#define PRPC1_PROCQ_MATRIX_10_RE_A2_M		0xFFFF0000
#define PRPC1_PROCQ_MATRIX_11_IM_A2		0x499C
#define PRPC1_PROCQ_MATRIX_11_IM_A2_M		0xFFFF
#define PRPC1_PROCQ_MATRIX_11_RE_A2		0x499C
#define PRPC1_PROCQ_MATRIX_11_RE_A2_M		0xFFFF0000
#define PRPC1_PROCCUSTOMIZE_Q_MATRIX_EN_A2		0x49A0
#define PRPC1_PROCCUSTOMIZE_Q_MATRIX_EN_A2_M		0x1
#define PFD_HE_ER_BLOCK_A2		0x49A4
#define PFD_HE_ER_BLOCK_A2_M		0x1
#define PFD_HE_MU_BLOCK_A2		0x49A4
#define PFD_HE_MU_BLOCK_A2_M		0x2
#define PFD_HE_SU_BLOCK_A2		0x49A4
#define PFD_HE_SU_BLOCK_A2_M		0x4
#define PFD_HE_TB_BLOCK_A2		0x49A4
#define PFD_HE_TB_BLOCK_A2_M		0x8
#define PFD_HT_BLOCK_A2		0x49A4
#define PFD_HT_BLOCK_A2_M		0x10
#define PFD_LEG_BLOCK_A2		0x49A4
#define PFD_LEG_BLOCK_A2_M		0x20
#define PFD_VHT_BLOCK_A2		0x49A4
#define PFD_VHT_BLOCK_A2_M		0x40
#define PMAC_SR_MIN_STAY_HIGH_DUR_4US_A2		0x49A8
#define PMAC_SR_MIN_STAY_HIGH_DUR_4US_A2_M		0xFFF
#define BMODE_PMAC_SR_DECISION_LATENCY_US_A2		0x49A8
#define BMODE_PMAC_SR_DECISION_LATENCY_US_A2_M		0x3FF000
#define HEERSU_PMAC_SR_DECISION_LATENCY_US_A2		0x49A8
#define HEERSU_PMAC_SR_DECISION_LATENCY_US_A2_M		0xFFC00000
#define HEMU_PMAC_SR_DECISION_LATENCY_US_A2		0x49AC
#define HEMU_PMAC_SR_DECISION_LATENCY_US_A2_M		0x3FF
#define HESU_PMAC_SR_DECISION_LATENCY_US_A2		0x49AC
#define HESU_PMAC_SR_DECISION_LATENCY_US_A2_M		0xFFC00
#define TB_PMAC_SR_DECISION_LATENCY_US_A2		0x49AC
#define TB_PMAC_SR_DECISION_LATENCY_US_A2_M		0x3FF00000
#define AUX_CIC_BT_COEX_SEL_A2		0x49AC
#define AUX_CIC_BT_COEX_SEL_A2_M		0xC0000000
#define LF_K0_HD_A2		0x49B0
#define LF_K0_HD_A2_M		0xFF
#define LF_K0_PD_A2		0x49B0
#define LF_K0_PD_A2_M		0xFF00
#define LF_K1_HD_A2		0x49B0
#define LF_K1_HD_A2_M		0xFF0000
#define LF_K1_PD_A2		0x49B0
#define LF_K1_PD_A2_M		0xFF000000
#define FREQ_EST_NUM_A2		0x49B4
#define FREQ_EST_NUM_A2_M		0x3
#define TH_USE_SAME_SIGN_A2		0x49B8
#define TH_USE_SAME_SIGN_A2_M		0x1F
#define CHEST_MULTIPLY_OPT_A2		0x49B8
#define CHEST_MULTIPLY_OPT_A2_M		0x60
#define HTGF_PMAC_SR_DECISION_LATENCY_US_A2		0x49BC
#define HTGF_PMAC_SR_DECISION_LATENCY_US_A2_M		0x3FF
#define HTMF_PMAC_SR_DECISION_LATENCY_US_A2		0x49BC
#define HTMF_PMAC_SR_DECISION_LATENCY_US_A2_M		0xFFC00
#define LEGACY_PMAC_SR_DECISION_LATENCY_US_A2		0x49BC
#define LEGACY_PMAC_SR_DECISION_LATENCY_US_A2_M		0x3FF00000
#define SR_ENABLE_OP_A2		0x49BC
#define SR_ENABLE_OP_A2_M		0xC0000000
#define DCCOMP_EN_A2		0x49C0
#define DCCOMP_EN_A2_M		0x1
#define DCEST_EN_A2		0x49C0
#define DCEST_EN_A2_M		0x2
#define DCEST_START_SETTLE_OPT_A2		0x49C0
#define DCEST_START_SETTLE_OPT_A2_M		0xC
#define DCNF_CF_DAGC_STARTED_A2		0x49C4
#define DCNF_CF_DAGC_STARTED_A2_M		0x7
#define DCNF_CF_IDLE_A2		0x49C4
#define DCNF_CF_IDLE_A2_M		0x38
#define DCNF_CF_PDHIT2DAGCSTART_A2		0x49C4
#define DCNF_CF_PDHIT2DAGCSTART_A2_M		0x1C0
#define DCNF_EN_A2		0x49C4
#define DCNF_EN_A2_M		0x200
#define EDCCA_ENERGY_TH_A2		0x49C8
#define EDCCA_ENERGY_TH_A2_M		0xFF
#define EDCCA_OFST_A2		0x49C8
#define EDCCA_OFST_A2_M		0x1F00
#define EDCCA_FORCE_PATH_A2		0x49C8
#define EDCCA_FORCE_PATH_A2_M		0x6000
#define EDCCA_PERIOD_A2		0x49C8
#define EDCCA_PERIOD_A2_M		0x18000
#define EDCCA_VLD_TH_A2		0x49C8
#define EDCCA_VLD_TH_A2_M		0x60000
#define EDCCA_EN_A2		0x49C8
#define EDCCA_EN_A2_M		0x80000
#define EDCCA_FORCE_PATH_EN_A2		0x49C8
#define EDCCA_FORCE_PATH_EN_A2_M		0x100000
#define EDCCA_WGTSEL_EN_A2		0x49C8
#define EDCCA_WGTSEL_EN_A2_M		0x200000
#define ISIC_SW_A2		0x49CC
#define ISIC_SW_A2_M		0x1
#define TYPE_AFTER_CCA_A2		0x49D0
#define TYPE_AFTER_CCA_A2_M		0x3
#define TYPE_BEFORE_CCA_A2		0x49D0
#define TYPE_BEFORE_CCA_A2_M		0xC
#define LPF1_EN_A2		0x49D0
#define LPF1_EN_A2_M		0x10
#define PHASE_COMP_EN_A2		0x49D4
#define PHASE_COMP_EN_A2_M		0x1
#define PMAC_SR_MAX_DECISION_LATENCY_US_A2		0x49D8
#define PMAC_SR_MAX_DECISION_LATENCY_US_A2_M		0x3FF
#define VHT_PMAC_SR_DECISION_LATENCY_US_A2		0x49D8
#define VHT_PMAC_SR_DECISION_LATENCY_US_A2_M		0xFFC00
#define SR_BMODE_RPL_FC_VAL_A2		0x49D8
#define SR_BMODE_RPL_FC_VAL_A2_M		0x1FF00000
#define CHK_PW_PASS_COUNT_A2		0x49D8
#define CHK_PW_PASS_COUNT_A2_M		0xE0000000
#define SR_OFDM_RPL_FC_VAL_A2		0x49DC
#define SR_OFDM_RPL_FC_VAL_A2_M		0x1FF
#define PMAC_SR_POP_PULL_DOWN_DELAY_US_A2		0x49DC
#define PMAC_SR_POP_PULL_DOWN_DELAY_US_A2_M		0x1FE00
#define PMAC_SR_PULL_DOWN_DELAY_US_A2		0x49DC
#define PMAC_SR_PULL_DOWN_DELAY_US_A2_M		0x1FE0000
#define CHK_PW_THD_A2		0x49DC
#define CHK_PW_THD_A2_M		0xFE000000
#define PMAC_SR_PD_TH_A2		0x49E0
#define PMAC_SR_PD_TH_A2_M		0x7F
#define BMODE_RPL_MARGIN_DB_A2		0x49E0
#define BMODE_RPL_MARGIN_DB_A2_M		0x1F80
#define OFDM_RPL_MARGIN_DB_A2		0x49E0
#define OFDM_RPL_MARGIN_DB_A2_M		0x7E000
#define DFEDLY_BW160_A2		0x49E0
#define DFEDLY_BW160_A2_M		0xF80000
#define DFEDLY_BW40_2X_A2		0x49E0
#define DFEDLY_BW40_2X_A2_M		0x1F000000
#define DATADLY_BW160_A2		0x49E0
#define DATADLY_BW160_A2_M		0xE0000000
#define SYNCDLY_BW160_A2		0x49E4
#define SYNCDLY_BW160_A2_M		0x1F
#define SYNCDLY_BW40_2X_A2		0x49E4
#define SYNCDLY_BW40_2X_A2_M		0x3E0
#define HE_TB_SUB20_COMB_TH_A2		0x49E4
#define HE_TB_SUB20_COMB_TH_A2_M		0x3C00
#define DATADLY_BW40_2X_A2		0x49E4
#define DATADLY_BW40_2X_A2_M		0x1C000
#define SR_DBW_FC_VAL_A2		0x49E4
#define SR_DBW_FC_VAL_A2_M		0xE0000
#define SUB20_PW_LOWER_A2		0x49E4
#define SUB20_PW_LOWER_A2_M		0x700000
#define SUB20_PW_UPPER_A2		0x49E4
#define SUB20_PW_UPPER_A2_M		0x3800000
#define FORCE_SUB20_IDX_A2		0x49E4
#define FORCE_SUB20_IDX_A2_M		0xC000000
#define HE_TB_SUB20_COMB_MODE_A2		0x49E4
#define HE_TB_SUB20_COMB_MODE_A2_M		0x30000000
#define HE_TB_SUB20_COMB_MODE_BL_A2		0x49E4
#define HE_TB_SUB20_COMB_MODE_BL_A2_M		0xC0000000
#define HE_TB_SUB20_COMB_MODE_OV_A2		0x49E8
#define HE_TB_SUB20_COMB_MODE_OV_A2_M		0x3
#define HE_TB_SUB20_COMB_OP_A2		0x49E8
#define HE_TB_SUB20_COMB_OP_A2_M		0xC
#define AUX_CIC_BT_COEX_EN_A2		0x49E8
#define AUX_CIC_BT_COEX_EN_A2_M		0x10
#define BW40_2XFFT_EN_A2		0x49E8
#define BW40_2XFFT_EN_A2_M		0x20
#define FORCE_SUB20_EN_A2		0x49E8
#define FORCE_SUB20_EN_A2_M		0x40
#define PD_BOOST_EN_A2		0x49E8
#define PD_BOOST_EN_A2_M		0x80
#define PMAC_SR_EN_A2		0x49E8
#define PMAC_SR_EN_A2_M		0x100
#define PMAC_SR_HOLD2HIGH_TOLOW_EN_A2		0x49E8
#define PMAC_SR_HOLD2HIGH_TOLOW_EN_A2_M		0x200
#define SR_BMODE_RPL_FC_ON_A2		0x49E8
#define SR_BMODE_RPL_FC_ON_A2_M		0x400
#define SR_DBW_FC_ON_A2		0x49E8
#define SR_DBW_FC_ON_A2_M		0x800
#define SR_OFDM_RPL_FC_ON_A2		0x49E8
#define SR_OFDM_RPL_FC_ON_A2_M		0x1000
#define RAKE_EN_A2		0x49EC
#define RAKE_EN_A2_M		0x1
#define PATH1_R_P_PEAK_IBADC_DBM_A2		0x49F0
#define PATH1_R_P_PEAK_IBADC_DBM_A2_M		0x7F
#define PATH1_R_P_PEAK_WBADC_DBM_A2		0x49F0
#define PATH1_R_P_PEAK_WBADC_DBM_A2_M		0x3F80
#define PATH1_R_ACI_NRBW_TH_A2		0x49F0
#define PATH1_R_ACI_NRBW_TH_A2_M		0xFC000
#define PATH1_R_BACKOFF_BMODE_A2		0x49F0
#define PATH1_R_BACKOFF_BMODE_A2_M		0x3F00000
#define PATH1_R_BACKOFF_IBADC_A2		0x49F0
#define PATH1_R_BACKOFF_IBADC_A2_M		0xFC000000
#define PATH1_R_BACKOFF_LNA_A2		0x49F4
#define PATH1_R_BACKOFF_LNA_A2_M		0x3F
#define PATH1_R_BACKOFF_TIA_A2		0x49F4
#define PATH1_R_BACKOFF_TIA_A2_M		0xFC0
#define PATH1_R_BACKOFF_WBADC_A2		0x49F4
#define PATH1_R_BACKOFF_WBADC_A2_M		0x3F000
#define PATH1_R_G_IBADC_IN_A2		0x49F4
#define PATH1_R_G_IBADC_IN_A2_M		0xFC0000
#define PATH1_R_A_GS_SAT_IDX_RX_A2		0x49F4
#define PATH1_R_A_GS_SAT_IDX_RX_A2_M		0x1F000000
#define PATH1_R_A_WB_GIDX_00_LNA_TIA_A2		0x49F4
#define PATH1_R_A_WB_GIDX_00_LNA_TIA_A2_M		0xE0000000
#define BARKERTR_LIM_A2		0x49F8
#define BARKERTR_LIM_A2_M		0x1F
#define CCKTR_LIM_A2		0x49F8
#define CCKTR_LIM_A2_M		0x3E0
#define POST_SCO_SYNC_SET_A2		0x49F8
#define POST_SCO_SYNC_SET_A2_M		0xC00
#define SBD2SCO_A2		0x49F8
#define SBD2SCO_A2_M		0x3000
#define TR_TRACK_TRIG_A2		0x49F8
#define TR_TRACK_TRIG_A2_M		0x4000
#define PRE_SCO_SYNC_SET_A2		0x49F8
#define PRE_SCO_SYNC_SET_A2_M		0x8000
#define PATH1_R_A_GS_UND_IDX_RX_A2		0x49FC
#define PATH1_R_A_GS_UND_IDX_RX_A2_M		0x1F
#define PATH1_R_G_GS_SAT_IDX_RX_A2		0x49FC
#define PATH1_R_G_GS_SAT_IDX_RX_A2_M		0x3E0
#define PATH1_R_G_GS_UND_IDX_RX_A2		0x49FC
#define PATH1_R_G_GS_UND_IDX_RX_A2_M		0x7C00
#define PATH1_R_DLY_DCCL_A2		0x49FC
#define PATH1_R_DLY_DCCL_A2_M		0x1F00000
#define PATH1_R_DLY_DFE_A2		0x49FC
#define PATH1_R_DLY_DFE_A2_M		0x3E000000
#define PATH1_R_G_MIXER_A2		0x49FC
#define PATH1_R_G_MIXER_A2_M		0xC0000000
#define CCK_ABANDON_TH_11M_1R_DB_A2		0x4A00
#define CCK_ABANDON_TH_11M_1R_DB_A2_M		0x1F
#define CCK_ABANDON_TH_11M_2R_DB_A2		0x4A00
#define CCK_ABANDON_TH_11M_2R_DB_A2_M		0x3E0
#define CCK_ABANDON_TH_11M_3R_DB_A2		0x4A00
#define CCK_ABANDON_TH_11M_3R_DB_A2_M		0x7C00
#define CCK_ABANDON_TH_11M_4R_DB_A2		0x4A00
#define CCK_ABANDON_TH_11M_4R_DB_A2_M		0xF8000
#define CCK_ABANDON_TH_5M_1R_DB_A2		0x4A00
#define CCK_ABANDON_TH_5M_1R_DB_A2_M		0x1F00000
#define CCK_ABANDON_TH_5M_2R_DB_A2		0x4A00
#define CCK_ABANDON_TH_5M_2R_DB_A2_M		0x3E000000
#define EVM_DATA_OPT_A2		0x4A00
#define EVM_DATA_OPT_A2_M		0xC0000000
#define CCK_ABANDON_TH_5M_3R_DB_A2		0x4A04
#define CCK_ABANDON_TH_5M_3R_DB_A2_M		0x1F
#define CCK_ABANDON_TH_5M_4R_DB_A2		0x4A04
#define CCK_ABANDON_TH_5M_4R_DB_A2_M		0x3E0
#define EVM_SIG_OPT_A2		0x4A04
#define EVM_SIG_OPT_A2_M		0xC00
#define CCK_ABANDON_EN_A2		0x4A04
#define CCK_ABANDON_EN_A2_M		0x1000
#define HE_NONTB_DBW_DFE160_IDFT_OVER_SAMPING_EN_A2		0x4A08
#define HE_NONTB_DBW_DFE160_IDFT_OVER_SAMPING_EN_A2_M		0x1
#define HE_NONTB_DBW_DFE20_IDFT_OVER_SAMPING_EN_A2		0x4A08
#define HE_NONTB_DBW_DFE20_IDFT_OVER_SAMPING_EN_A2_M		0x2
#define HE_NONTB_DBW_DFE40_IDFT_OVER_SAMPING_EN_A2		0x4A08
#define HE_NONTB_DBW_DFE40_IDFT_OVER_SAMPING_EN_A2_M		0x4
#define HE_NONTB_DBW_DFE80_IDFT_OVER_SAMPING_EN_A2		0x4A08
#define HE_NONTB_DBW_DFE80_IDFT_OVER_SAMPING_EN_A2_M		0x8
#define TB_DBW_DFE160_IDFT_OVER_SAMPING_EN_A2		0x4A08
#define TB_DBW_DFE160_IDFT_OVER_SAMPING_EN_A2_M		0x10
#define TB_DBW_DFE20_IDFT_OVER_SAMPING_EN_A2		0x4A08
#define TB_DBW_DFE20_IDFT_OVER_SAMPING_EN_A2_M		0x20
#define TB_DBW_DFE40_IDFT_OVER_SAMPING_EN_A2		0x4A08
#define TB_DBW_DFE40_IDFT_OVER_SAMPING_EN_A2_M		0x40
#define TB_DBW_DFE80_IDFT_OVER_SAMPING_EN_A2		0x4A08
#define TB_DBW_DFE80_IDFT_OVER_SAMPING_EN_A2_M		0x80
#define NONHE_DBW_DFE160_IDFT_OVER_SAMPING_EN_A2		0x4A08
#define NONHE_DBW_DFE160_IDFT_OVER_SAMPING_EN_A2_M		0x100
#define NONHE_DBW_DFE20_IDFT_OVER_SAMPING_EN_A2		0x4A08
#define NONHE_DBW_DFE20_IDFT_OVER_SAMPING_EN_A2_M		0x200
#define NONHE_DBW_DFE40_IDFT_OVER_SAMPING_EN_A2		0x4A08
#define NONHE_DBW_DFE40_IDFT_OVER_SAMPING_EN_A2_M		0x400
#define NONHE_DBW_DFE80_IDFT_OVER_SAMPING_EN_A2		0x4A08
#define NONHE_DBW_DFE80_IDFT_OVER_SAMPING_EN_A2_M		0x800
#define QRD_SORT_EN_A2		0x4A0C
#define QRD_SORT_EN_A2_M		0x1
#define DC_WIN_EN_A2		0x4A10
#define DC_WIN_EN_A2_M		0x1
#define SEG0R_DFS_MSKNPW_TH_A2		0x4A14
#define SEG0R_DFS_MSKNPW_TH_A2_M		0x7F
#define SEG0R_DFS_MSKNPW_EN_A2		0x4A14
#define SEG0R_DFS_MSKNPW_EN_A2_M		0x80
#define PROCR_POST_RX_PROC_DLY_TIME_A2		0x4A18
#define PROCR_POST_RX_PROC_DLY_TIME_A2_M		0x7F
#define BK_FC0_INV_A2		0x4A1C
#define BK_FC0_INV_A2_M		0x7FFFF
#define CCK_FC0_INV_A2		0x4A20
#define CCK_FC0_INV_A2_M		0x7FFFF
#define SEG1R_DFS_MSKNPW_TH_A2		0x4A24
#define SEG1R_DFS_MSKNPW_TH_A2_M		0x7F
#define SEG1R_DFS_MSKNPW_EN_A2		0x4A24
#define SEG1R_DFS_MSKNPW_EN_A2_M		0x80
#define CABLE_LINK_DETECTION_TH_1_A2		0x4A28
#define CABLE_LINK_DETECTION_TH_1_A2_M		0x7FFF
#define CABLE_LINK_DETECTION_TH_2_A2		0x4A28
#define CABLE_LINK_DETECTION_TH_2_A2_M		0x3FFF8000
#define SOUNDING_V_MATRIX_SMO_NC_1_A2		0x4A28
#define SOUNDING_V_MATRIX_SMO_NC_1_A2_M		0x40000000
#define SOUNDING_V_MATRIX_SMO_NC_2_A2		0x4A28
#define SOUNDING_V_MATRIX_SMO_NC_2_A2_M		0x80000000
#define N_TONE_FOR_CABLE_LINK_DET_A2		0x4A2C
#define N_TONE_FOR_CABLE_LINK_DET_A2_M		0x7FF
#define FORCE_SHAPING_EN_A2		0x4A30
#define FORCE_SHAPING_EN_A2_M		0x1
#define PARTIAL_BW_SHAPING_EN_A2		0x4A30
#define PARTIAL_BW_SHAPING_EN_A2_M		0x2
#define PARTIAL_BW_SHAPING_MODE_A2		0x4A30
#define PARTIAL_BW_SHAPING_MODE_A2_M		0x4
#define PATHA_T2F_R_ALPHA_END_IDX_A2		0x4A34
#define PATHA_T2F_R_ALPHA_END_IDX_A2_M		0xF
#define PATHA_T2F_R_ALPHA_START_IDX_A2		0x4A34
#define PATHA_T2F_R_ALPHA_START_IDX_A2_M		0xF0
#define PATHA_T2F_R_TIME_CONST_IDX_A2		0x4A34
#define PATHA_T2F_R_TIME_CONST_IDX_A2_M		0x700
#define PATHA_T2F_R_LTF_DC_EST_HOLD_EN_A2		0x4A34
#define PATHA_T2F_R_LTF_DC_EST_HOLD_EN_A2_M		0x800
#define PATHB_T2F_R_ALPHA_END_IDX_A2		0x4A38
#define PATHB_T2F_R_ALPHA_END_IDX_A2_M		0xF
#define PATHB_T2F_R_ALPHA_START_IDX_A2		0x4A38
#define PATHB_T2F_R_ALPHA_START_IDX_A2_M		0xF0
#define PATHB_T2F_R_TIME_CONST_IDX_A2		0x4A38
#define PATHB_T2F_R_TIME_CONST_IDX_A2_M		0x700
#define PATHB_T2F_R_LTF_DC_EST_HOLD_EN_A2		0x4A38
#define PATHB_T2F_R_LTF_DC_EST_HOLD_EN_A2_M		0x800
#define TXBF_PL_2NSTS_TH4_STS0_A2		0x4A3C
#define TXBF_PL_2NSTS_TH4_STS0_A2_M		0x7F
#define TXBF_PL_2NSTS_TH4_STS1_A2		0x4A3C
#define TXBF_PL_2NSTS_TH4_STS1_A2_M		0x3F80
#define CFO_COMP_SEG0_312P5KHZ_0_A2		0x4A40
#define CFO_COMP_SEG0_312P5KHZ_0_A2_M		0x3FFF
#define CFO_COMP_SEG0_312P5KHZ_1_A2		0x4A40
#define CFO_COMP_SEG0_312P5KHZ_1_A2_M		0xFFFC000
#define SHAPER_LMT_OFST_A2		0x4A40
#define SHAPER_LMT_OFST_A2_M		0xF0000000
#define CFO_COMP_SEG0_312P5KHZ_2_A2		0x4A44
#define CFO_COMP_SEG0_312P5KHZ_2_A2_M		0x3FFF
#define CFO_COMP_SEG0_312P5KHZ_3_A2		0x4A44
#define CFO_COMP_SEG0_312P5KHZ_3_A2_M		0xFFFC000
#define CFO_COMP_PHASE_MODE_A2		0x4A44
#define CFO_COMP_PHASE_MODE_A2_M		0x10000000
#define FORCE_SHAPER_EN_A2		0x4A44
#define FORCE_SHAPER_EN_A2_M		0x20000000
#define FORCE_BANDEDGE_CTRL_A2		0x4A44
#define FORCE_BANDEDGE_CTRL_A2_M		0x40000000
#define PARTIAL_BW_SHAPER_EN_A2		0x4A44
#define PARTIAL_BW_SHAPER_EN_A2_M		0x80000000
#define CFO_COMP_SEG1_312P5KHZ_0_A2		0x4A48
#define CFO_COMP_SEG1_312P5KHZ_0_A2_M		0x3FFF
#define CFO_COMP_SEG1_312P5KHZ_1_A2		0x4A48
#define CFO_COMP_SEG1_312P5KHZ_1_A2_M		0xFFFC000
#define PARTIAL_BW_SHAPER_MODE_A2		0x4A48
#define PARTIAL_BW_SHAPER_MODE_A2_M		0x10000000
#define CFO_COMP_SEG1_312P5KHZ_2_A2		0x4A4C
#define CFO_COMP_SEG1_312P5KHZ_2_A2_M		0x3FFF
#define CFO_COMP_SEG1_312P5KHZ_3_A2		0x4A4C
#define CFO_COMP_SEG1_312P5KHZ_3_A2_M		0xFFFC000
#define TX_CREST_FCTR_THD_A2		0x4A58
#define TX_CREST_FCTR_THD_A2_M		0x3FF
#define TX_SCALE_HE_ER_SU_A2		0x4A58
#define TX_SCALE_HE_ER_SU_A2_M		0x1FC00
#define TX_SCALE_HE_MU_A2		0x4A58
#define TX_SCALE_HE_MU_A2_M		0xFE0000
#define TX_SCALE_HE_SU_A2		0x4A58
#define TX_SCALE_HE_SU_A2_M		0x7F000000
#define TX_BACKOFF_QAM_EN_A2		0x4A58
#define TX_BACKOFF_QAM_EN_A2_M		0x80000000
#define PATH1_R_DLY_PRIM_A2		0x4A5C
#define PATH1_R_DLY_PRIM_A2_M		0x1F
#define PATH1_R_DLY_SYNC_A2		0x4A5C
#define PATH1_R_DLY_SYNC_A2_M		0x3E0
#define PATH1_R_RXIDX_INIT_A2		0x4A5C
#define PATH1_R_RXIDX_INIT_A2_M		0x7C00
#define PATH1_R_A_GS_SAT_IDX_H_A2		0x4A5C
#define PATH1_R_A_GS_SAT_IDX_H_A2_M		0x78000
#define PATH1_R_A_GS_SAT_IDX_L_A2		0x4A5C
#define PATH1_R_A_GS_SAT_IDX_L_A2_M		0x780000
#define PATH1_R_A_GS_SAT_IDX_PP1_A2		0x4A5C
#define PATH1_R_A_GS_SAT_IDX_PP1_A2_M		0x7800000
#define PATH1_R_A_GS_SAT_IDX_PP2_A2		0x4A5C
#define PATH1_R_A_GS_SAT_IDX_PP2_A2_M		0x78000000
#define PATH1_R_1RCCA_PRE_PD_MODE_A2		0x4A5C
#define PATH1_R_1RCCA_PRE_PD_MODE_A2_M		0x80000000
#define PATH1_R_A_GS_SAT_TH_H_A2		0x4A60
#define PATH1_R_A_GS_SAT_TH_H_A2_M		0xF
#define PATH1_R_A_GS_SAT_TH_L_A2		0x4A60
#define PATH1_R_A_GS_SAT_TH_L_A2_M		0xF0
#define PATH1_R_A_GS_UND_IDX_A2		0x4A60
#define PATH1_R_A_GS_UND_IDX_A2_M		0xF00
#define PATH1_R_A_GS_UND_IDX_PP1_A2		0x4A60
#define PATH1_R_A_GS_UND_IDX_PP1_A2_M		0xF000
#define PATH1_R_A_GS_UND_IDX_PP2_A2		0x4A60
#define PATH1_R_A_GS_UND_IDX_PP2_A2_M		0xF0000
#define PATH1_R_A_GS_UND_TH_H_A2		0x4A60
#define PATH1_R_A_GS_UND_TH_H_A2_M		0xF00000
#define PATH1_R_A_GS_UND_TH_L_A2		0x4A60
#define PATH1_R_A_GS_UND_TH_L_A2_M		0xF000000
#define PATH1_R_GC1_TIME_A2		0x4A60
#define PATH1_R_GC1_TIME_A2_M		0xF0000000
#define PATH1_R_GC1_TIME_NLGC_A2		0x4A64
#define PATH1_R_GC1_TIME_NLGC_A2_M		0xF
#define PATH1_R_GC2_TIME_A2		0x4A64
#define PATH1_R_GC2_TIME_A2_M		0xF0
#define PATH1_R_GC2_TIME_NLGC_A2		0x4A64
#define PATH1_R_GC2_TIME_NLGC_A2_M		0xF00
#define PATH1_R_GC3_TIME_A2		0x4A64
#define PATH1_R_GC3_TIME_A2_M		0xF000
#define PATH1_R_GC4_TIME_A2		0x4A64
#define PATH1_R_GC4_TIME_A2_M		0xF0000
#define PATH1_R_GC5_TIME_A2		0x4A64
#define PATH1_R_GC5_TIME_A2_M		0xF00000
#define PATH1_R_GC_TIME_LESS_80M_A2		0x4A64
#define PATH1_R_GC_TIME_LESS_80M_A2_M		0xF000000
#define PATH1_R_GC_TIME_LESS_NLINEAR_A2		0x4A64
#define PATH1_R_GC_TIME_LESS_NLINEAR_A2_M		0xF0000000
#define PATH1_R_G_GS_SAT_IDX_H_A2		0x4A68
#define PATH1_R_G_GS_SAT_IDX_H_A2_M		0xF
#define PATH1_R_G_GS_SAT_IDX_L_A2		0x4A68
#define PATH1_R_G_GS_SAT_IDX_L_A2_M		0xF0
#define PATH1_R_G_GS_SAT_IDX_PP1_A2		0x4A68
#define PATH1_R_G_GS_SAT_IDX_PP1_A2_M		0xF00
#define PATH1_R_G_GS_SAT_IDX_PP2_A2		0x4A68
#define PATH1_R_G_GS_SAT_IDX_PP2_A2_M		0xF000
#define PATH1_R_G_GS_SAT_TH_H_A2		0x4A68
#define PATH1_R_G_GS_SAT_TH_H_A2_M		0xF0000
#define PATH1_R_G_GS_SAT_TH_L_A2		0x4A68
#define PATH1_R_G_GS_SAT_TH_L_A2_M		0xF00000
#define PATH1_R_G_GS_UND_IDX_A2		0x4A68
#define PATH1_R_G_GS_UND_IDX_A2_M		0xF000000
#define PATH1_R_G_GS_UND_IDX_PP1_A2		0x4A68
#define PATH1_R_G_GS_UND_IDX_PP1_A2_M		0xF0000000
#define PATH1_R_G_GS_UND_IDX_PP2_A2		0x4A6C
#define PATH1_R_G_GS_UND_IDX_PP2_A2_M		0xF
#define PATH1_R_G_GS_UND_TH_H_A2		0x4A6C
#define PATH1_R_G_GS_UND_TH_H_A2_M		0xF0
#define PATH1_R_G_GS_UND_TH_L_A2		0x4A6C
#define PATH1_R_G_GS_UND_TH_L_A2_M		0xF00
#define PATH1_R_ACI_NRBW_RATIO_A2		0x4A6C
#define PATH1_R_ACI_NRBW_RATIO_A2_M		0xF000
#define PATH1_R_AGC_RESTART_TH_IB_A2		0x4A6C
#define PATH1_R_AGC_RESTART_TH_IB_A2_M		0xF0000
#define PATH1_R_AGC_RESTART_TH_WB_A2		0x4A6C
#define PATH1_R_AGC_RESTART_TH_WB_A2_M		0xF00000
#define PATH1_R_DCCL_ALPHA_80_A2		0x4A6C
#define PATH1_R_DCCL_ALPHA_80_A2_M		0xF000000
#define PATH1_R_DCCL_ALPHA_N80_A2		0x4A6C
#define PATH1_R_DCCL_ALPHA_N80_A2_M		0xF0000000
#define PATH1_R_LGC_FREEZE_TH_H_A2		0x4A70
#define PATH1_R_LGC_FREEZE_TH_H_A2_M		0xF
#define PATH1_R_LGC_FREEZE_TH_L_A2		0x4A70
#define PATH1_R_LGC_FREEZE_TH_L_A2_M		0xF0
#define PATH1_R_NLGC_FREEZE_TH_H_A2		0x4A70
#define PATH1_R_NLGC_FREEZE_TH_H_A2_M		0xF00
#define PATH1_R_NLGC_FREEZE_TH_L_A2		0x4A70
#define PATH1_R_NLGC_FREEZE_TH_L_A2_M		0xF000
#define PATH1_R_WB_GAIN_IDX_INIT_A2		0x4A70
#define PATH1_R_WB_GAIN_IDX_INIT_A2_M		0xF0000
#define PATH1_R_A_WB_GIDX_01_LNA_TIA_A2		0x4A70
#define PATH1_R_A_WB_GIDX_01_LNA_TIA_A2_M		0x7000000
#define PATH1_R_A_WB_GIDX_02_LNA_TIA_A2		0x4A70
#define PATH1_R_A_WB_GIDX_02_LNA_TIA_A2_M		0x38000000
#define PATH1_R_G_WBADC_IN_A2		0x4A70
#define PATH1_R_G_WBADC_IN_A2_M		0xC0000000
#define PATH1_R_A_WB_GIDX_03_LNA_TIA_A2		0x4A74
#define PATH1_R_A_WB_GIDX_03_LNA_TIA_A2_M		0x7
#define PATH1_R_A_WB_GIDX_04_LNA_TIA_A2		0x4A74
#define PATH1_R_A_WB_GIDX_04_LNA_TIA_A2_M		0x38
#define PATH1_R_A_WB_GIDX_05_LNA_TIA_A2		0x4A74
#define PATH1_R_A_WB_GIDX_05_LNA_TIA_A2_M		0x1C0
#define PATH1_R_A_WB_GIDX_06_LNA_TIA_A2		0x4A74
#define PATH1_R_A_WB_GIDX_06_LNA_TIA_A2_M		0xE00
#define PATH1_R_A_WB_GIDX_07_LNA_TIA_A2		0x4A74
#define PATH1_R_A_WB_GIDX_07_LNA_TIA_A2_M		0x7000
#define PATH1_R_A_WB_GIDX_08_LNA_TIA_A2		0x4A74
#define PATH1_R_A_WB_GIDX_08_LNA_TIA_A2_M		0x38000
#define PATH1_R_A_WB_GIDX_09_LNA_TIA_A2		0x4A74
#define PATH1_R_A_WB_GIDX_09_LNA_TIA_A2_M		0x1C0000
#define PATH1_R_A_WB_GIDX_10_LNA_TIA_A2		0x4A74
#define PATH1_R_A_WB_GIDX_10_LNA_TIA_A2_M		0xE00000
#define PATH1_R_A_WB_GIDX_11_LNA_TIA_A2		0x4A74
#define PATH1_R_A_WB_GIDX_11_LNA_TIA_A2_M		0x7000000
#define PATH1_R_A_WB_GIDX_12_LNA_TIA_A2		0x4A74
#define PATH1_R_A_WB_GIDX_12_LNA_TIA_A2_M		0x38000000
#define PATH1_R_IBADC_PW_ALPHA_H_A2		0x4A74
#define PATH1_R_IBADC_PW_ALPHA_H_A2_M		0xC0000000
#define PATH1_R_A_WB_GIDX_13_LNA_TIA_A2		0x4A78
#define PATH1_R_A_WB_GIDX_13_LNA_TIA_A2_M		0x7
#define PATH1_R_A_WB_GIDX_14_LNA_TIA_A2		0x4A78
#define PATH1_R_A_WB_GIDX_14_LNA_TIA_A2_M		0x38
#define PATH1_R_A_WB_GIDX_15_LNA_TIA_A2		0x4A78
#define PATH1_R_A_WB_GIDX_15_LNA_TIA_A2_M		0x1C0
#define PATH1_R_G_WB_GIDX_00_LNA_TIA_A2		0x4A78
#define PATH1_R_G_WB_GIDX_00_LNA_TIA_A2_M		0xE00
#define PATH1_R_G_WB_GIDX_01_LNA_TIA_A2		0x4A78
#define PATH1_R_G_WB_GIDX_01_LNA_TIA_A2_M		0x7000
#define PATH1_R_G_WB_GIDX_02_LNA_TIA_A2		0x4A78
#define PATH1_R_G_WB_GIDX_02_LNA_TIA_A2_M		0x38000
#define PATH1_R_G_WB_GIDX_03_LNA_TIA_A2		0x4A78
#define PATH1_R_G_WB_GIDX_03_LNA_TIA_A2_M		0x1C0000
#define PATH1_R_G_WB_GIDX_04_LNA_TIA_A2		0x4A78
#define PATH1_R_G_WB_GIDX_04_LNA_TIA_A2_M		0xE00000
#define PATH1_R_G_WB_GIDX_05_LNA_TIA_A2		0x4A78
#define PATH1_R_G_WB_GIDX_05_LNA_TIA_A2_M		0x7000000
#define PATH1_R_G_WB_GIDX_06_LNA_TIA_A2		0x4A78
#define PATH1_R_G_WB_GIDX_06_LNA_TIA_A2_M		0x38000000
#define PATH1_R_IBADC_PW_ALPHA_L_A2		0x4A78
#define PATH1_R_IBADC_PW_ALPHA_L_A2_M		0xC0000000
#define PATH1_R_G_WB_GIDX_07_LNA_TIA_A2		0x4A7C
#define PATH1_R_G_WB_GIDX_07_LNA_TIA_A2_M		0x7
#define PATH1_R_G_WB_GIDX_08_LNA_TIA_A2		0x4A7C
#define PATH1_R_G_WB_GIDX_08_LNA_TIA_A2_M		0x38
#define PATH1_R_G_WB_GIDX_09_LNA_TIA_A2		0x4A7C
#define PATH1_R_G_WB_GIDX_09_LNA_TIA_A2_M		0x1C0
#define PATH1_R_G_WB_GIDX_10_LNA_TIA_A2		0x4A7C
#define PATH1_R_G_WB_GIDX_10_LNA_TIA_A2_M		0xE00
#define PATH1_R_G_WB_GIDX_11_LNA_TIA_A2		0x4A7C
#define PATH1_R_G_WB_GIDX_11_LNA_TIA_A2_M		0x7000
#define PATH1_R_G_WB_GIDX_12_LNA_TIA_A2		0x4A7C
#define PATH1_R_G_WB_GIDX_12_LNA_TIA_A2_M		0x38000
#define PATH1_R_G_WB_GIDX_13_LNA_TIA_A2		0x4A7C
#define PATH1_R_G_WB_GIDX_13_LNA_TIA_A2_M		0x1C0000
#define PATH1_R_G_WB_GIDX_14_LNA_TIA_A2		0x4A7C
#define PATH1_R_G_WB_GIDX_14_LNA_TIA_A2_M		0xE00000
#define PATH1_R_G_WB_GIDX_15_LNA_TIA_A2		0x4A7C
#define PATH1_R_G_WB_GIDX_15_LNA_TIA_A2_M		0x7000000
#define PATH1_R_BT_LNA_IDX0_A2		0x4A7C
#define PATH1_R_BT_LNA_IDX0_A2_M		0x38000000
#define PATH1_R_LINEAR_STEP_LIM_A2		0x4A7C
#define PATH1_R_LINEAR_STEP_LIM_A2_M		0xC0000000
#define PATH1_R_BT_LNA_IDX1_A2		0x4A80
#define PATH1_R_BT_LNA_IDX1_A2_M		0x7
#define PATH1_R_BT_LNA_IDX2_A2		0x4A80
#define PATH1_R_BT_LNA_IDX2_A2_M		0x38
#define PATH1_R_BT_LNA_IDX3_A2		0x4A80
#define PATH1_R_BT_LNA_IDX3_A2_M		0x1C0
#define PATH1_R_ELNA_SEL_MARGIN_LGC_A2		0x4A80
#define PATH1_R_ELNA_SEL_MARGIN_LGC_A2_M		0xE00
#define PATH1_R_ELNA_SEL_MARGIN_NLGC_A2		0x4A80
#define PATH1_R_ELNA_SEL_MARGIN_NLGC_A2_M		0x7000
#define PATH1_R_IBADC_CLIP_RATIO_A2		0x4A80
#define PATH1_R_IBADC_CLIP_RATIO_A2_M		0x38000
#define PATH1_R_IBADC_CLIP_TH_A2		0x4A80
#define PATH1_R_IBADC_CLIP_TH_A2_M		0x1C0000
#define PATH1_R_LGC_STEP_LIM_A2		0x4A80
#define PATH1_R_LGC_STEP_LIM_A2_M		0xE00000
#define PATH1_R_LNA_IDX_INIT_A2		0x4A80
#define PATH1_R_LNA_IDX_INIT_A2_M		0x7000000
#define PATH1_R_LNA_SEL_MARGIN_LGC_A2		0x4A80
#define PATH1_R_LNA_SEL_MARGIN_LGC_A2_M		0x38000000
#define PATH1_R_LINEAR_STEP_MIN_A2		0x4A80
#define PATH1_R_LINEAR_STEP_MIN_A2_M		0xC0000000
#define TX_SCALE_HE_TB_A2		0x4A84
#define TX_SCALE_HE_TB_A2_M		0x7F
#define TX_SCALE_HT_GF_A2		0x4A84
#define TX_SCALE_HT_GF_A2_M		0x3F80
#define TX_SCALE_HT_MF_A2		0x4A84
#define TX_SCALE_HT_MF_A2_M		0x1FC000
#define TX_SCALE_LEGACY_A2		0x4A84
#define TX_SCALE_LEGACY_A2_M		0xFE00000
#define TX_PLCP_BACKOFF_OFST_A2		0x4A84
#define TX_PLCP_BACKOFF_OFST_A2_M		0xF0000000
#define TX_SCALE_VHT_A2		0x4A88
#define TX_SCALE_VHT_A2_M		0x7F
#define TX_SCALE_BMODE_A2		0x4A88
#define TX_SCALE_BMODE_A2_M		0x3F80
#define TX_BACKOFF_HE_QAM_160M_0_A2		0x4A88
#define TX_BACKOFF_HE_QAM_160M_0_A2_M		0x3C000
#define TX_BACKOFF_HE_QAM_160M_1_A2		0x4A88
#define TX_BACKOFF_HE_QAM_160M_1_A2_M		0x3C0000
#define TX_BACKOFF_HE_QAM_160M_2_A2		0x4A88
#define TX_BACKOFF_HE_QAM_160M_2_A2_M		0x3C00000
#define TX_BACKOFF_HE_QAM_160M_3_A2		0x4A88
#define TX_BACKOFF_HE_QAM_160M_3_A2_M		0x3C000000
#define TX_BACKOFF_QAM_MODE_A2		0x4A88
#define TX_BACKOFF_QAM_MODE_A2_M		0xC0000000
#define TX_BACKOFF_HE_QAM_160M_4_A2		0x4A8C
#define TX_BACKOFF_HE_QAM_160M_4_A2_M		0xF
#define TX_BACKOFF_HE_QAM_160M_5_A2		0x4A8C
#define TX_BACKOFF_HE_QAM_160M_5_A2_M		0xF0
#define TX_BACKOFF_HE_QAM_20M_0_A2		0x4A8C
#define TX_BACKOFF_HE_QAM_20M_0_A2_M		0xF00
#define TX_BACKOFF_HE_QAM_20M_1_A2		0x4A8C
#define TX_BACKOFF_HE_QAM_20M_1_A2_M		0xF000
#define TX_BACKOFF_HE_QAM_20M_2_A2		0x4A8C
#define TX_BACKOFF_HE_QAM_20M_2_A2_M		0xF0000
#define TX_BACKOFF_HE_QAM_20M_3_A2		0x4A8C
#define TX_BACKOFF_HE_QAM_20M_3_A2_M		0xF00000
#define TX_BACKOFF_HE_QAM_20M_4_A2		0x4A8C
#define TX_BACKOFF_HE_QAM_20M_4_A2_M		0xF000000
#define TX_BACKOFF_HE_QAM_20M_5_A2		0x4A8C
#define TX_BACKOFF_HE_QAM_20M_5_A2_M		0xF0000000
#define TX_BACKOFF_HE_QAM_40M_0_A2		0x4A90
#define TX_BACKOFF_HE_QAM_40M_0_A2_M		0xF
#define TX_BACKOFF_HE_QAM_40M_1_A2		0x4A90
#define TX_BACKOFF_HE_QAM_40M_1_A2_M		0xF0
#define TX_BACKOFF_HE_QAM_40M_2_A2		0x4A90
#define TX_BACKOFF_HE_QAM_40M_2_A2_M		0xF00
#define TX_BACKOFF_HE_QAM_40M_3_A2		0x4A90
#define TX_BACKOFF_HE_QAM_40M_3_A2_M		0xF000
#define TX_BACKOFF_HE_QAM_40M_4_A2		0x4A90
#define TX_BACKOFF_HE_QAM_40M_4_A2_M		0xF0000
#define TX_BACKOFF_HE_QAM_40M_5_A2		0x4A90
#define TX_BACKOFF_HE_QAM_40M_5_A2_M		0xF00000
#define TX_BACKOFF_HE_QAM_80M_0_A2		0x4A90
#define TX_BACKOFF_HE_QAM_80M_0_A2_M		0xF000000
#define TX_BACKOFF_HE_QAM_80M_1_A2		0x4A90
#define TX_BACKOFF_HE_QAM_80M_1_A2_M		0xF0000000
#define TX_BACKOFF_HE_QAM_80M_2_A2		0x4A94
#define TX_BACKOFF_HE_QAM_80M_2_A2_M		0xF
#define TX_BACKOFF_HE_QAM_80M_3_A2		0x4A94
#define TX_BACKOFF_HE_QAM_80M_3_A2_M		0xF0
#define TX_BACKOFF_HE_QAM_80M_4_A2		0x4A94
#define TX_BACKOFF_HE_QAM_80M_4_A2_M		0xF00
#define TX_BACKOFF_HE_QAM_80M_5_A2		0x4A94
#define TX_BACKOFF_HE_QAM_80M_5_A2_M		0xF000
#define TX_BACKOFF_NON_HE_QAM_160M_0_A2		0x4A94
#define TX_BACKOFF_NON_HE_QAM_160M_0_A2_M		0xF0000
#define TX_BACKOFF_NON_HE_QAM_160M_1_A2		0x4A94
#define TX_BACKOFF_NON_HE_QAM_160M_1_A2_M		0xF00000
#define TX_BACKOFF_NON_HE_QAM_160M_2_A2		0x4A94
#define TX_BACKOFF_NON_HE_QAM_160M_2_A2_M		0xF000000
#define TX_BACKOFF_NON_HE_QAM_160M_3_A2		0x4A94
#define TX_BACKOFF_NON_HE_QAM_160M_3_A2_M		0xF0000000
#define TX_BACKOFF_NON_HE_QAM_160M_4_A2		0x4A98
#define TX_BACKOFF_NON_HE_QAM_160M_4_A2_M		0xF
#define TX_BACKOFF_NON_HE_QAM_20M_0_A2		0x4A98
#define TX_BACKOFF_NON_HE_QAM_20M_0_A2_M		0xF0
#define TX_BACKOFF_NON_HE_QAM_20M_1_A2		0x4A98
#define TX_BACKOFF_NON_HE_QAM_20M_1_A2_M		0xF00
#define TX_BACKOFF_NON_HE_QAM_20M_2_A2		0x4A98
#define TX_BACKOFF_NON_HE_QAM_20M_2_A2_M		0xF000
#define TX_BACKOFF_NON_HE_QAM_20M_3_A2		0x4A98
#define TX_BACKOFF_NON_HE_QAM_20M_3_A2_M		0xF0000
#define TX_BACKOFF_NON_HE_QAM_20M_4_A2		0x4A98
#define TX_BACKOFF_NON_HE_QAM_20M_4_A2_M		0xF00000
#define TX_BACKOFF_NON_HE_QAM_40M_0_A2		0x4A98
#define TX_BACKOFF_NON_HE_QAM_40M_0_A2_M		0xF000000
#define TX_BACKOFF_NON_HE_QAM_40M_1_A2		0x4A98
#define TX_BACKOFF_NON_HE_QAM_40M_1_A2_M		0xF0000000
#define PATH1_R_LNA_SEL_MARGIN_NLGC_A2		0x4A9C
#define PATH1_R_LNA_SEL_MARGIN_NLGC_A2_M		0x7
#define PATH1_R_RXSEL_MARGIN_LGC_A2		0x4A9C
#define PATH1_R_RXSEL_MARGIN_LGC_A2_M		0x38
#define PATH1_R_RXSEL_MARGIN_NLGC_A2		0x4A9C
#define PATH1_R_RXSEL_MARGIN_NLGC_A2_M		0x1C0
#define PATH1_R_TIA_SEL_MARGIN_LGC_A2		0x4A9C
#define PATH1_R_TIA_SEL_MARGIN_LGC_A2_M		0xE00
#define PATH1_R_TIA_SEL_MARGIN_NLGC_A2		0x4A9C
#define PATH1_R_TIA_SEL_MARGIN_NLGC_A2_M		0x7000
#define PATH1_R_WBADC_CLIP_RATIO_A2		0x4A9C
#define PATH1_R_WBADC_CLIP_RATIO_A2_M		0x38000
#define PATH1_R_WBADC_CLIP_TH_A2		0x4A9C
#define PATH1_R_WBADC_CLIP_TH_A2_M		0x1C0000
#define PATH1_R_NLGC_STEP_LIM_A2		0x4A9C
#define PATH1_R_NLGC_STEP_LIM_A2_M		0x600000
#define PATH1_R_NLGC_STEP_MIN_A2		0x4A9C
#define PATH1_R_NLGC_STEP_MIN_A2_M		0x1800000
#define PATH1_R_POST_PD_STEP_LIM_A2		0x4A9C
#define PATH1_R_POST_PD_STEP_LIM_A2_M		0x6000000
#define PATH1_R_POST_PD_STEP_MIN_A2		0x4A9C
#define PATH1_R_POST_PD_STEP_MIN_A2_M		0x18000000
#define PATH1_R_PRE_PD_STEP_LIM_A2		0x4A9C
#define PATH1_R_PRE_PD_STEP_LIM_A2_M		0x60000000
#define PATH1_R_AGC_EN_A2		0x4A9C
#define PATH1_R_AGC_EN_A2_M		0x80000000
#define PATH1_R_PRE_PD_STEP_MIN_A2		0x4AA0
#define PATH1_R_PRE_PD_STEP_MIN_A2_M		0x3
#define PATH1_R_WBADC_PW_ALPHA_H_A2		0x4AA0
#define PATH1_R_WBADC_PW_ALPHA_H_A2_M		0xC
#define PATH1_R_WBADC_PW_ALPHA_L_A2		0x4AA0
#define PATH1_R_WBADC_PW_ALPHA_L_A2_M		0x30
#define PATH1_R_A_WB_GIDX_00_ELNA_A2		0x4AA0
#define PATH1_R_A_WB_GIDX_00_ELNA_A2_M		0x40
#define PATH1_R_A_WB_GIDX_01_ELNA_A2		0x4AA0
#define PATH1_R_A_WB_GIDX_01_ELNA_A2_M		0x80
#define PATH1_R_A_WB_GIDX_02_ELNA_A2		0x4AA0
#define PATH1_R_A_WB_GIDX_02_ELNA_A2_M		0x100
#define PATH1_R_A_WB_GIDX_03_ELNA_A2		0x4AA0
#define PATH1_R_A_WB_GIDX_03_ELNA_A2_M		0x200
#define PATH1_R_A_WB_GIDX_04_ELNA_A2		0x4AA0
#define PATH1_R_A_WB_GIDX_04_ELNA_A2_M		0x400
#define PATH1_R_A_WB_GIDX_05_ELNA_A2		0x4AA0
#define PATH1_R_A_WB_GIDX_05_ELNA_A2_M		0x800
#define PATH1_R_A_WB_GIDX_06_ELNA_A2		0x4AA0
#define PATH1_R_A_WB_GIDX_06_ELNA_A2_M		0x1000
#define PATH1_R_A_WB_GIDX_07_ELNA_A2		0x4AA0
#define PATH1_R_A_WB_GIDX_07_ELNA_A2_M		0x2000
#define PATH1_R_A_WB_GIDX_08_ELNA_A2		0x4AA0
#define PATH1_R_A_WB_GIDX_08_ELNA_A2_M		0x4000
#define PATH1_R_A_WB_GIDX_09_ELNA_A2		0x4AA0
#define PATH1_R_A_WB_GIDX_09_ELNA_A2_M		0x8000
#define PATH1_R_A_WB_GIDX_10_ELNA_A2		0x4AA0
#define PATH1_R_A_WB_GIDX_10_ELNA_A2_M		0x10000
#define PATH1_R_A_WB_GIDX_11_ELNA_A2		0x4AA0
#define PATH1_R_A_WB_GIDX_11_ELNA_A2_M		0x20000
#define PATH1_R_A_WB_GIDX_12_ELNA_A2		0x4AA0
#define PATH1_R_A_WB_GIDX_12_ELNA_A2_M		0x40000
#define PATH1_R_A_WB_GIDX_13_ELNA_A2		0x4AA0
#define PATH1_R_A_WB_GIDX_13_ELNA_A2_M		0x80000
#define PATH1_R_A_WB_GIDX_14_ELNA_A2		0x4AA0
#define PATH1_R_A_WB_GIDX_14_ELNA_A2_M		0x100000
#define PATH1_R_A_WB_GIDX_15_ELNA_A2		0x4AA0
#define PATH1_R_A_WB_GIDX_15_ELNA_A2_M		0x200000
#define PATH1_R_GC_TIME_1T_MORE_A2		0x4AA0
#define PATH1_R_GC_TIME_1T_MORE_A2_M		0x400000
#define PATH1_R_G_WB_GIDX_00_ELNA_A2		0x4AA0
#define PATH1_R_G_WB_GIDX_00_ELNA_A2_M		0x800000
#define PATH1_R_G_WB_GIDX_01_ELNA_A2		0x4AA0
#define PATH1_R_G_WB_GIDX_01_ELNA_A2_M		0x1000000
#define PATH1_R_G_WB_GIDX_02_ELNA_A2		0x4AA0
#define PATH1_R_G_WB_GIDX_02_ELNA_A2_M		0x2000000
#define PATH1_R_G_WB_GIDX_03_ELNA_A2		0x4AA0
#define PATH1_R_G_WB_GIDX_03_ELNA_A2_M		0x4000000
#define PATH1_R_G_WB_GIDX_04_ELNA_A2		0x4AA0
#define PATH1_R_G_WB_GIDX_04_ELNA_A2_M		0x8000000
#define PATH1_R_G_WB_GIDX_05_ELNA_A2		0x4AA0
#define PATH1_R_G_WB_GIDX_05_ELNA_A2_M		0x10000000
#define PATH1_R_G_WB_GIDX_06_ELNA_A2		0x4AA0
#define PATH1_R_G_WB_GIDX_06_ELNA_A2_M		0x20000000
#define PATH1_R_G_WB_GIDX_07_ELNA_A2		0x4AA0
#define PATH1_R_G_WB_GIDX_07_ELNA_A2_M		0x40000000
#define PATH1_R_G_WB_GIDX_08_ELNA_A2		0x4AA0
#define PATH1_R_G_WB_GIDX_08_ELNA_A2_M		0x80000000
#define PATH1_R_G_WB_GIDX_09_ELNA_A2		0x4AA4
#define PATH1_R_G_WB_GIDX_09_ELNA_A2_M		0x1
#define PATH1_R_G_WB_GIDX_10_ELNA_A2		0x4AA4
#define PATH1_R_G_WB_GIDX_10_ELNA_A2_M		0x2
#define PATH1_R_G_WB_GIDX_11_ELNA_A2		0x4AA4
#define PATH1_R_G_WB_GIDX_11_ELNA_A2_M		0x4
#define PATH1_R_G_WB_GIDX_12_ELNA_A2		0x4AA4
#define PATH1_R_G_WB_GIDX_12_ELNA_A2_M		0x8
#define PATH1_R_G_WB_GIDX_13_ELNA_A2		0x4AA4
#define PATH1_R_G_WB_GIDX_13_ELNA_A2_M		0x10
#define PATH1_R_G_WB_GIDX_14_ELNA_A2		0x4AA4
#define PATH1_R_G_WB_GIDX_14_ELNA_A2_M		0x20
#define PATH1_R_G_WB_GIDX_15_ELNA_A2		0x4AA4
#define PATH1_R_G_WB_GIDX_15_ELNA_A2_M		0x40
#define PATH1_R_SE1_TIME_A2		0x4AA4
#define PATH1_R_SE1_TIME_A2_M		0x80
#define PATH1_R_SE1_TIME_NLGC_A2		0x4AA4
#define PATH1_R_SE1_TIME_NLGC_A2_M		0x100
#define PATH1_R_SE2_TIME_A2		0x4AA4
#define PATH1_R_SE2_TIME_A2_M		0x200
#define PATH1_R_SE2_TIME_NLGC_A2		0x4AA4
#define PATH1_R_SE2_TIME_NLGC_A2_M		0x400
#define PATH1_R_SE3_TIME_A2		0x4AA4
#define PATH1_R_SE3_TIME_A2_M		0x800
#define PATH1_R_SE4_TIME_A2		0x4AA4
#define PATH1_R_SE4_TIME_A2_M		0x1000
#define PATH1_R_SE5_TIME_A2		0x4AA4
#define PATH1_R_SE5_TIME_A2_M		0x2000
#define PATH1_R_SE_TIME_DONE_A2		0x4AA4
#define PATH1_R_SE_TIME_DONE_A2_M		0x4000
#define PATH1_R_SE_TIME_LINEAR_EXT_A2		0x4AA4
#define PATH1_R_SE_TIME_LINEAR_EXT_A2_M		0x8000
#define PATH1_R_ACI_NRBW_EN_A2		0x4AA4
#define PATH1_R_ACI_NRBW_EN_A2_M		0x10000
#define PATH1_R_BAND_SEL_A2		0x4AA4
#define PATH1_R_BAND_SEL_A2_M		0x20000
#define PATH1_R_BT_RX_MODE_EN_A2		0x4AA4
#define PATH1_R_BT_RX_MODE_EN_A2_M		0x40000
#define PATH1_R_BT_SHARE_A2		0x4AA4
#define PATH1_R_BT_SHARE_A2_M		0x80000
#define PATH1_R_BT_TX_FORCE_NRBW_A2		0x4AA4
#define PATH1_R_BT_TX_FORCE_NRBW_A2_M		0x100000
#define PATH1_R_BT_TX_MODE_EN_A2		0x4AA4
#define PATH1_R_BT_TX_MODE_EN_A2_M		0x200000
#define PATH1_R_BTG_PATH_A2		0x4AA4
#define PATH1_R_BTG_PATH_A2_M		0x400000
#define PATH1_R_CCK_FORCE_NRBW_A2		0x4AA4
#define PATH1_R_CCK_FORCE_NRBW_A2_M		0x800000
#define PATH1_R_DCCL_EN_A2		0x4AA4
#define PATH1_R_DCCL_EN_A2_M		0x1000000
#define PATH1_R_ELNA_BYPASS_EN_A2		0x4AA4
#define PATH1_R_ELNA_BYPASS_EN_A2_M		0x2000000
#define PATH1_R_ELNA_EN_A2		0x4AA4
#define PATH1_R_ELNA_EN_A2_M		0x4000000
#define PATH1_R_ELNA_IDX_INIT_A2		0x4AA4
#define PATH1_R_ELNA_IDX_INIT_A2_M		0x8000000
#define PATH1_R_FORCE_BT_COEX_A2		0x4AA4
#define PATH1_R_FORCE_BT_COEX_A2_M		0x10000000
#define PATH1_R_FORCE_NRBW_A2		0x4AA4
#define PATH1_R_FORCE_NRBW_A2_M		0x20000000
#define PATH1_R_I_ONLY_A2		0x4AA4
#define PATH1_R_I_ONLY_A2_M		0x40000000
#define PATH1_R_LGC_DAGC_EN_A2		0x4AA4
#define PATH1_R_LGC_DAGC_EN_A2_M		0x80000000
#define PATH1_R_LINEAR_AGC_EN_A2		0x4AA8
#define PATH1_R_LINEAR_AGC_EN_A2_M		0x1
#define PATH1_R_LINEAR_MARGIN_MODE_A2		0x4AA8
#define PATH1_R_LINEAR_MARGIN_MODE_A2_M		0x2
#define PATH1_R_NLGC_AGC_EN_A2		0x4AA8
#define PATH1_R_NLGC_AGC_EN_A2_M		0x4
#define PATH1_R_NLGC_DAGC_EN_A2		0x4AA8
#define PATH1_R_NLGC_DAGC_EN_A2_M		0x8
#define PATH1_R_NRBW_DEF_A2		0x4AA8
#define PATH1_R_NRBW_DEF_A2_M		0x10
#define PATH1_R_POST_PD_AGC_EN_A2		0x4AA8
#define PATH1_R_POST_PD_AGC_EN_A2_M		0x20
#define PATH1_R_PRE_PD_AGC_EN_A2		0x4AA8
#define PATH1_R_PRE_PD_AGC_EN_A2_M		0x40
#define PATH1_R_PURE_POST_PD_MODE_A2		0x4AA8
#define PATH1_R_PURE_POST_PD_MODE_A2_M		0x80
#define PATH1_R_SYNC_PRE_PD_STEP_A2		0x4AA8
#define PATH1_R_SYNC_PRE_PD_STEP_A2_M		0x100
#define PATH1_R_TIA_IDX_INIT_A2		0x4AA8
#define PATH1_R_TIA_IDX_INIT_A2_M		0x200
#define PATH1_R_TIA_SHRINK_DEF_A2		0x4AA8
#define PATH1_R_TIA_SHRINK_DEF_A2_M		0x400
#define PATH1_R_TIA_SHRINK_EN_A2		0x4AA8
#define PATH1_R_TIA_SHRINK_EN_A2_M		0x800
#define PATH1_R_TIA_SHRINK_INIT_A2		0x4AA8
#define PATH1_R_TIA_SHRINK_INIT_A2_M		0x1000
#define TX_BACKOFF_NON_HE_QAM_40M_2_A2		0x4AAC
#define TX_BACKOFF_NON_HE_QAM_40M_2_A2_M		0xF
#define TX_BACKOFF_NON_HE_QAM_40M_3_A2		0x4AAC
#define TX_BACKOFF_NON_HE_QAM_40M_3_A2_M		0xF0
#define TX_BACKOFF_NON_HE_QAM_40M_4_A2		0x4AAC
#define TX_BACKOFF_NON_HE_QAM_40M_4_A2_M		0xF00
#define TX_BACKOFF_NON_HE_QAM_80M_0_A2		0x4AAC
#define TX_BACKOFF_NON_HE_QAM_80M_0_A2_M		0xF000
#define TX_BACKOFF_NON_HE_QAM_80M_1_A2		0x4AAC
#define TX_BACKOFF_NON_HE_QAM_80M_1_A2_M		0xF0000
#define TX_BACKOFF_NON_HE_QAM_80M_2_A2		0x4AAC
#define TX_BACKOFF_NON_HE_QAM_80M_2_A2_M		0xF00000
#define TX_BACKOFF_NON_HE_QAM_80M_3_A2		0x4AAC
#define TX_BACKOFF_NON_HE_QAM_80M_3_A2_M		0xF000000
#define TX_BACKOFF_NON_HE_QAM_80M_4_A2		0x4AAC
#define TX_BACKOFF_NON_HE_QAM_80M_4_A2_M		0xF0000000
#define TX_CREST_FCTR_EN_A2		0x4AB0
#define TX_CREST_FCTR_EN_A2_M		0x1
#define TX_CREST_FCTR_OPT_A2		0x4AB0
#define TX_CREST_FCTR_OPT_A2_M		0x2
#define TX_N_PACKET_A2		0x4AB4
#define TX_N_PACKET_A2_M		0xFFFFFFFF
#define USER4_DELMTER_A2		0x4AB8
#define USER4_DELMTER_A2_M		0xFFFFFFFF
#define USER4_EOF_PADDING_LEN_A2		0x4ABC
#define USER4_EOF_PADDING_LEN_A2_M		0xFFFFFFFF
#define USER4_INIT_SEED_A2		0x4AC0
#define USER4_INIT_SEED_A2_M		0xFFFFFFFF
#define USER5_DELMTER_A2		0x4AC4
#define USER5_DELMTER_A2_M		0xFFFFFFFF
#define USER5_EOF_PADDING_LEN_A2		0x4AC8
#define USER5_EOF_PADDING_LEN_A2_M		0xFFFFFFFF
#define PATH0_R_AGC_RESERVED_1_A2		0x4ACC
#define PATH0_R_AGC_RESERVED_1_A2_M		0xFFFFFFFF
#define PATH0_R_AGC_RESERVED_2_A2		0x4AD0
#define PATH0_R_AGC_RESERVED_2_A2_M		0xFFFFFFFF
#define PATH0_R_RXBY_WBADC_TH_A2		0x4AD4
#define PATH0_R_RXBY_WBADC_TH_A2_M		0xF
#define PATH0_R_ALWAYS_RXBY_WBADC_A2		0x4AD4
#define PATH0_R_ALWAYS_RXBY_WBADC_A2_M		0x10
#define PATH0_R_BT_RXBY_WBADC_A2		0x4AD4
#define PATH0_R_BT_RXBY_WBADC_A2_M		0x20
#define PATH0_R_BT_TRACKING_OFF_EN_A2		0x4AD4
#define PATH0_R_BT_TRACKING_OFF_EN_A2_M		0x40
#define PATH1_R_AGC_RESERVED_1_A2		0x4AD8
#define PATH1_R_AGC_RESERVED_1_A2_M		0xFFFFFFFF
#define PATH1_R_AGC_RESERVED_2_A2		0x4ADC
#define PATH1_R_AGC_RESERVED_2_A2_M		0xFFFFFFFF
#define PATH1_R_RXBY_WBADC_TH_A2		0x4AE0
#define PATH1_R_RXBY_WBADC_TH_A2_M		0xF
#define PATH1_R_ALWAYS_RXBY_WBADC_A2		0x4AE0
#define PATH1_R_ALWAYS_RXBY_WBADC_A2_M		0x10
#define PATH1_R_BT_RXBY_WBADC_A2		0x4AE0
#define PATH1_R_BT_RXBY_WBADC_A2_M		0x20
#define PATH1_R_BT_TRACKING_OFF_EN_A2		0x4AE0
#define PATH1_R_BT_TRACKING_OFF_EN_A2_M		0x40
#define PATH0_R_BT_BACKOFF_BMODE_A2		0x4AE4
#define PATH0_R_BT_BACKOFF_BMODE_A2_M		0x3F
#define PATH0_R_BT_BACKOFF_IBADC_A2		0x4AE4
#define PATH0_R_BT_BACKOFF_IBADC_A2_M		0xFC0
#define PATH0_R_BT_BACKOFF_LNA_A2		0x4AE4
#define PATH0_R_BT_BACKOFF_LNA_A2_M		0x3F000
#define PATH0_R_BT_BACKOFF_TIA_A2		0x4AE4
#define PATH0_R_BT_BACKOFF_TIA_A2_M		0xFC0000
#define PATH0_R_GC_TIME_LESS_160M_A2		0x4AE4
#define PATH0_R_GC_TIME_LESS_160M_A2_M		0xF000000
#define PATH0_R_DCCL_ALPHA_160_A2		0x4AE4
#define PATH0_R_DCCL_ALPHA_160_A2_M		0xF0000000
#define PATH0_R_WBADC_DLY_160M_A2		0x4AE8
#define PATH0_R_WBADC_DLY_160M_A2_M		0xF
#define PATH0_R_WBADC_DLY_80M_A2		0x4AE8
#define PATH0_R_WBADC_DLY_80M_A2_M		0xF0
#define PATH0_R_WBADC_DLY_N80M_A2		0x4AE8
#define PATH0_R_WBADC_DLY_N80M_A2_M		0xF00
#define PATH0_R_RSSI_SOURCE_A2		0x4AE8
#define PATH0_R_RSSI_SOURCE_A2_M		0x1000
#define PATH1_R_BT_BACKOFF_BMODE_A2		0x4AEC
#define PATH1_R_BT_BACKOFF_BMODE_A2_M		0x3F
#define PATH1_R_BT_BACKOFF_IBADC_A2		0x4AEC
#define PATH1_R_BT_BACKOFF_IBADC_A2_M		0xFC0
#define PATH1_R_BT_BACKOFF_LNA_A2		0x4AEC
#define PATH1_R_BT_BACKOFF_LNA_A2_M		0x3F000
#define PATH1_R_BT_BACKOFF_TIA_A2		0x4AEC
#define PATH1_R_BT_BACKOFF_TIA_A2_M		0xFC0000
#define PATH1_R_GC_TIME_LESS_160M_A2		0x4AEC
#define PATH1_R_GC_TIME_LESS_160M_A2_M		0xF000000
#define PATH1_R_DCCL_ALPHA_160_A2		0x4AEC
#define PATH1_R_DCCL_ALPHA_160_A2_M		0xF0000000
#define PATH1_R_WBADC_DLY_160M_A2		0x4AF0
#define PATH1_R_WBADC_DLY_160M_A2_M		0xF
#define PATH1_R_WBADC_DLY_80M_A2		0x4AF0
#define PATH1_R_WBADC_DLY_80M_A2_M		0xF0
#define PATH1_R_WBADC_DLY_N80M_A2		0x4AF0
#define PATH1_R_WBADC_DLY_N80M_A2_M		0xF00
#define PATH1_R_RSSI_SOURCE_A2		0x4AF0
#define PATH1_R_RSSI_SOURCE_A2_M		0x1000
#define USER5_INIT_SEED_A2		0x4AF4
#define USER5_INIT_SEED_A2_M		0xFFFFFFFF
#define USER6_DELMTER_A2		0x4AF8
#define USER6_DELMTER_A2_M		0xFFFFFFFF
#define USER6_EOF_PADDING_LEN_A2		0x4AFC
#define USER6_EOF_PADDING_LEN_A2_M		0xFFFFFFFF
#define USER6_INIT_SEED_A2		0x4B00
#define USER6_INIT_SEED_A2_M		0xFFFFFFFF
#define USER7_DELMTER_A2		0x4B04
#define USER7_DELMTER_A2_M		0xFFFFFFFF
#define USER7_EOF_PADDING_LEN_A2		0x4B08
#define USER7_EOF_PADDING_LEN_A2_M		0xFFFFFFFF
#define USER7_INIT_SEED_A2		0x4B0C
#define USER7_INIT_SEED_A2_M		0xFFFFFFFF
#define USER4_SERVICE_A2		0x4B10
#define USER4_SERVICE_A2_M		0xFFFF
#define USER5_SERVICE_A2		0x4B10
#define USER5_SERVICE_A2_M		0xFFFF0000
#define USER6_SERVICE_A2		0x4B14
#define USER6_SERVICE_A2_M		0xFFFF
#define USER7_SERVICE_A2		0x4B14
#define USER7_SERVICE_A2_M		0xFFFF0000
#define USER4_MDPU_LEN_BYTE_A2		0x4B18
#define USER4_MDPU_LEN_BYTE_A2_M		0x3FFF
#define USER5_MDPU_LEN_BYTE_A2		0x4B18
#define USER5_MDPU_LEN_BYTE_A2_M		0xFFFC000
#define TXINFO_MAX_MCS_A2		0x4B18
#define TXINFO_MAX_MCS_A2_M		0xF0000000
#define USER6_MDPU_LEN_BYTE_A2		0x4B1C
#define USER6_MDPU_LEN_BYTE_A2_M		0x3FFF
#define USER7_MDPU_LEN_BYTE_A2		0x4B1C
#define USER7_MDPU_LEN_BYTE_A2_M		0xFFFC000
#define TXINFO_SPATIAL_EXPAN_NUM_A2		0x4B1C
#define TXINFO_SPATIAL_EXPAN_NUM_A2_M		0x70000000
#define TXINFO_RF_ELNA_IDX_A2		0x4B1C
#define TXINFO_RF_ELNA_IDX_A2_M		0x80000000
#define TXUSRCT4_CSI_BUF_ID_A2		0x4B20
#define TXUSRCT4_CSI_BUF_ID_A2_M		0x7FF
#define TXUSRCT5_CSI_BUF_ID_A2		0x4B20
#define TXUSRCT5_CSI_BUF_ID_A2_M		0x3FF800
#define TXINFO_PW_OFST_SEG0_DB_A2		0x4B20
#define TXINFO_PW_OFST_SEG0_DB_A2_M		0x7FC00000
#define TXINFO_TSSI_FAST_MODE_EN_A2		0x4B20
#define TXINFO_TSSI_FAST_MODE_EN_A2_M		0x80000000
#define TXUSRCT6_CSI_BUF_ID_A2		0x4B24
#define TXUSRCT6_CSI_BUF_ID_A2_M		0x7FF
#define TXUSRCT7_CSI_BUF_ID_A2		0x4B24
#define TXUSRCT7_CSI_BUF_ID_A2_M		0x3FF800
#define TXINFO_TSSI_DIFF_SEG0_DB_A2		0x4B24
#define TXINFO_TSSI_DIFF_SEG0_DB_A2_M		0x7FC00000
#define TXINFO_TSSI_MSR_ATHESTF_A2		0x4B24
#define TXINFO_TSSI_MSR_ATHESTF_A2_M		0x80000000
#define USER4_N_MPDU_A2		0x4B28
#define USER4_N_MPDU_A2_M		0x1FF
#define USER5_N_MPDU_A2		0x4B28
#define USER5_N_MPDU_A2_M		0x3FE00
#define USER6_N_MPDU_A2		0x4B28
#define USER6_N_MPDU_A2_M		0x7FC0000
#define TXUSRCT4_PW_BOOST_FCTR_DB_A2		0x4B28
#define TXUSRCT4_PW_BOOST_FCTR_DB_A2_M		0xF8000000
#define USER7_N_MPDU_A2		0x4B2C
#define USER7_N_MPDU_A2_M		0x1FF
#define TXUSRCT4_RU_ALLOC_A2		0x4B2C
#define TXUSRCT4_RU_ALLOC_A2_M		0x1FE00
#define TXUSRCT4_U_ID_A2		0x4B2C
#define TXUSRCT4_U_ID_A2_M		0x1FE0000
#define TXUSRCT4_MCS_A2		0x4B2C
#define TXUSRCT4_MCS_A2_M		0x7E000000
#define TXUSRCT4_DCM_EN_A2		0x4B2C
#define TXUSRCT4_DCM_EN_A2_M		0x80000000
#define TXUSRCT5_RU_ALLOC_A2		0x4B30
#define TXUSRCT5_RU_ALLOC_A2_M		0xFF
#define TXUSRCT5_U_ID_A2		0x4B30
#define TXUSRCT5_U_ID_A2_M		0xFF00
#define TXUSRCT6_RU_ALLOC_A2		0x4B30
#define TXUSRCT6_RU_ALLOC_A2_M		0xFF0000
#define TXUSRCT6_U_ID_A2		0x4B30
#define TXUSRCT6_U_ID_A2_M		0xFF000000
#define TXUSRCT7_RU_ALLOC_A2		0x4B34
#define TXUSRCT7_RU_ALLOC_A2_M		0xFF
#define TXUSRCT7_U_ID_A2		0x4B34
#define TXUSRCT7_U_ID_A2_M		0xFF00
#define TXUSRCT5_MCS_A2		0x4B34
#define TXUSRCT5_MCS_A2_M		0x3F0000
#define TXUSRCT6_MCS_A2		0x4B34
#define TXUSRCT6_MCS_A2_M		0xFC00000
#define TXUSRCT4_N_STS_A2		0x4B34
#define TXUSRCT4_N_STS_A2_M		0x70000000
#define TXUSRCT4_FEC_TYPE_A2		0x4B34
#define TXUSRCT4_FEC_TYPE_A2_M		0x80000000
#define TXUSRCT7_MCS_A2		0x4B38
#define TXUSRCT7_MCS_A2_M		0x3F
#define TXUSRCT5_PW_BOOST_FCTR_DB_A2		0x4B38
#define TXUSRCT5_PW_BOOST_FCTR_DB_A2_M		0x7C0
#define TXUSRCT6_PW_BOOST_FCTR_DB_A2		0x4B38
#define TXUSRCT6_PW_BOOST_FCTR_DB_A2_M		0xF800
#define TXUSRCT7_PW_BOOST_FCTR_DB_A2		0x4B38
#define TXUSRCT7_PW_BOOST_FCTR_DB_A2_M		0x1F0000
#define TXUSRCT4_N_STS_RU_TOT_A2		0x4B38
#define TXUSRCT4_N_STS_RU_TOT_A2_M		0xE00000
#define TXUSRCT4_STRT_STS_A2		0x4B38
#define TXUSRCT4_STRT_STS_A2_M		0x7000000
#define TXUSRCT5_N_STS_A2		0x4B38
#define TXUSRCT5_N_STS_A2_M		0x38000000
#define TXINFO_TX_BANDEDGE_A2		0x4B38
#define TXINFO_TX_BANDEDGE_A2_M		0xC0000000
#define TXUSRCT5_N_STS_RU_TOT_A2		0x4B3C
#define TXUSRCT5_N_STS_RU_TOT_A2_M		0x7
#define TXUSRCT5_STRT_STS_A2		0x4B3C
#define TXUSRCT5_STRT_STS_A2_M		0x38
#define TXUSRCT6_N_STS_A2		0x4B3C
#define TXUSRCT6_N_STS_A2_M		0x1C0
#define TXUSRCT6_N_STS_RU_TOT_A2		0x4B3C
#define TXUSRCT6_N_STS_RU_TOT_A2_M		0xE00
#define TXUSRCT6_STRT_STS_A2		0x4B3C
#define TXUSRCT6_STRT_STS_A2_M		0x7000
#define TXUSRCT7_N_STS_A2		0x4B3C
#define TXUSRCT7_N_STS_A2_M		0x38000
#define TXUSRCT7_N_STS_RU_TOT_A2		0x4B3C
#define TXUSRCT7_N_STS_RU_TOT_A2_M		0x1C0000
#define TXUSRCT7_STRT_STS_A2		0x4B3C
#define TXUSRCT7_STRT_STS_A2_M		0xE00000
#define TXUSRCT0_PRECODING_MODE_IDX_A2		0x4B3C
#define TXUSRCT0_PRECODING_MODE_IDX_A2_M		0x3000000
#define TXUSRCT1_PRECODING_MODE_IDX_A2		0x4B3C
#define TXUSRCT1_PRECODING_MODE_IDX_A2_M		0xC000000
#define TXUSRCT2_PRECODING_MODE_IDX_A2		0x4B3C
#define TXUSRCT2_PRECODING_MODE_IDX_A2_M		0x30000000
#define TXUSRCT3_PRECODING_MODE_IDX_A2		0x4B3C
#define TXUSRCT3_PRECODING_MODE_IDX_A2_M		0xC0000000
#define TXUSRCT4_PRECODING_MODE_IDX_A2		0x4B40
#define TXUSRCT4_PRECODING_MODE_IDX_A2_M		0x3
#define TXUSRCT5_PRECODING_MODE_IDX_A2		0x4B40
#define TXUSRCT5_PRECODING_MODE_IDX_A2_M		0xC
#define TXUSRCT6_PRECODING_MODE_IDX_A2		0x4B40
#define TXUSRCT6_PRECODING_MODE_IDX_A2_M		0x30
#define TXUSRCT7_PRECODING_MODE_IDX_A2		0x4B40
#define TXUSRCT7_PRECODING_MODE_IDX_A2_M		0xC0
#define TXUSRCT5_DCM_EN_A2		0x4B40
#define TXUSRCT5_DCM_EN_A2_M		0x100
#define TXUSRCT5_FEC_TYPE_A2		0x4B40
#define TXUSRCT5_FEC_TYPE_A2_M		0x200
#define TXUSRCT6_DCM_EN_A2		0x4B40
#define TXUSRCT6_DCM_EN_A2_M		0x400
#define TXUSRCT6_FEC_TYPE_A2		0x4B40
#define TXUSRCT6_FEC_TYPE_A2_M		0x800
#define TXUSRCT7_DCM_EN_A2		0x4B40
#define TXUSRCT7_DCM_EN_A2_M		0x1000
#define TXUSRCT7_FEC_TYPE_A2		0x4B40
#define TXUSRCT7_FEC_TYPE_A2_M		0x2000
#define HE_LSTF_DN_FCT_DBW160_A2		0x4B44
#define HE_LSTF_DN_FCT_DBW160_A2_M		0x3
#define HE_LSTF_DN_FCT_DBW20_A2		0x4B44
#define HE_LSTF_DN_FCT_DBW20_A2_M		0xC
#define HE_LSTF_DN_FCT_DBW40_A2		0x4B44
#define HE_LSTF_DN_FCT_DBW40_A2_M		0x30
#define HE_LSTF_DN_FCT_DBW80_A2		0x4B44
#define HE_LSTF_DN_FCT_DBW80_A2_M		0xC0
#define NONHE_LSTF_DN_FCT_DBW160_A2		0x4B44
#define NONHE_LSTF_DN_FCT_DBW160_A2_M		0x300
#define NONHE_LSTF_DN_FCT_DBW20_A2		0x4B44
#define NONHE_LSTF_DN_FCT_DBW20_A2_M		0xC00
#define NONHE_LSTF_DN_FCT_DBW40_A2		0x4B44
#define NONHE_LSTF_DN_FCT_DBW40_A2_M		0x3000
#define NONHE_LSTF_DN_FCT_DBW80_A2		0x4B44
#define NONHE_LSTF_DN_FCT_DBW80_A2_M		0xC000
#define ANT_PW_SAVE_RSSI_TH_A2		0x4B48
#define ANT_PW_SAVE_RSSI_TH_A2_M		0xFF
#define ANTWGT_HIGH_PIN_TH_A2		0x4B48
#define ANTWGT_HIGH_PIN_TH_A2_M		0xFF00
#define CCK_RSSI_OFST_A2		0x4B48
#define CCK_RSSI_OFST_A2_M		0xFF0000
#define NULL_CONNECT_PIN_TH_A2		0x4B48
#define NULL_CONNECT_PIN_TH_A2_M		0xFF000000
#define GAIN_DIFF_TH_0_A2		0x4B4C
#define GAIN_DIFF_TH_0_A2_M		0x1F
#define GAIN_DIFF_TH_1_A2		0x4B4C
#define GAIN_DIFF_TH_1_A2_M		0x3E0
#define GAIN_DIFF_TH_2_A2		0x4B4C
#define GAIN_DIFF_TH_2_A2_M		0x7C00
#define GAIN_DIFF_TH_3_A2		0x4B4C
#define GAIN_DIFF_TH_3_A2_M		0xF8000
#define GAIN_DIFF_TH_4_A2		0x4B4C
#define GAIN_DIFF_TH_4_A2_M		0x1F00000
#define GAIN_DIFF_TH_5_A2		0x4B4C
#define GAIN_DIFF_TH_5_A2_M		0x3E000000
#define ANTWGT_MAX_TOTAL_THRESH_A2		0x4B4C
#define ANTWGT_MAX_TOTAL_THRESH_A2_M		0xC0000000
#define GAIN_DIFF_TH_6_A2		0x4B50
#define GAIN_DIFF_TH_6_A2_M		0x1F
#define GAIN_DIFF_TH_7_A2		0x4B50
#define GAIN_DIFF_TH_7_A2_M		0x3E0
#define GAIN_DIFF_TH_8_A2		0x4B50
#define GAIN_DIFF_TH_8_A2_M		0x7C00
#define ANTWGT_PEAK_RATIO_THRESH_OPT_A2		0x4B50
#define ANTWGT_PEAK_RATIO_THRESH_OPT_A2_M		0x78000
#define ANT_PW_SAVE_EN_A2		0x4B50
#define ANT_PW_SAVE_EN_A2_M		0x80000
#define ANTWGT_ENABLE_A2		0x4B50
#define ANTWGT_ENABLE_A2_M		0x100000
#define FORCE_EQUAL_WGT_A2		0x4B50
#define FORCE_EQUAL_WGT_A2_M		0x200000
#define HW_ANTWGT_EN_A2		0x4B50
#define HW_ANTWGT_EN_A2_M		0x400000
#define NULL_CONNECT_CHK_ENABLE_A2		0x4B50
#define NULL_CONNECT_CHK_ENABLE_A2_M		0x800000
#define DAGC_MAX_VAL_A2		0x4B54
#define DAGC_MAX_VAL_A2_M		0x3FF
#define DAGC_MIN_VAL_A2		0x4B54
#define DAGC_MIN_VAL_A2_M		0xFFC00
#define DAGC_TARGET_LVL_A2		0x4B54
#define DAGC_TARGET_LVL_A2_M		0x3F00000
#define DAGC_START_SETTLE_OPT_A2		0x4B54
#define DAGC_START_SETTLE_OPT_A2_M		0x7C000000
#define DAGC_AVG_NUM_OPT_A2		0x4B54
#define DAGC_AVG_NUM_OPT_A2_M		0x80000000
#define DAGC_EN_A2		0x4B58
#define DAGC_EN_A2_M		0x1
#define EVM_NUM_SCALE_A2		0x4B5C
#define EVM_NUM_SCALE_A2_M		0x7
#define TIME2EN_INTP_A2		0x4B60
#define TIME2EN_INTP_A2_M		0xFF
#define DC_HIGH_PIN_TH_A2		0x4B64
#define DC_HIGH_PIN_TH_A2_M		0xFF
#define HIGH_PIN_TH_A2		0x4B64
#define HIGH_PIN_TH_A2_M		0xFF00
#define RSSI_NOCCA_HIGH_TH_A2		0x4B64
#define RSSI_NOCCA_HIGH_TH_A2_M		0xFF0000
#define RSSI_NOCCA_LOW_TH_A2		0x4B64
#define RSSI_NOCCA_LOW_TH_A2_M		0xFF000000
#define CS_RATIO_20M_1R_A2		0x4B68
#define CS_RATIO_20M_1R_A2_M		0x1F
#define CS_RATIO_20M_2R_A2		0x4B68
#define CS_RATIO_20M_2R_A2_M		0x3E0
#define CS_RATIO_20M_3R_A2		0x4B68
#define CS_RATIO_20M_3R_A2_M		0x7C00
#define CS_RATIO_20M_4R_A2		0x4B68
#define CS_RATIO_20M_4R_A2_M		0xF8000
#define CS_RATIO_40M_1R_A2		0x4B68
#define CS_RATIO_40M_1R_A2_M		0x1F00000
#define CS_RATIO_40M_2R_A2		0x4B68
#define CS_RATIO_40M_2R_A2_M		0x3E000000
#define DC_SMOOTH_FCTR_A2		0x4B68
#define DC_SMOOTH_FCTR_A2_M		0xC0000000
#define CS_RATIO_40M_3R_A2		0x4B6C
#define CS_RATIO_40M_3R_A2_M		0x1F
#define CS_RATIO_40M_4R_A2		0x4B6C
#define CS_RATIO_40M_4R_A2_M		0x3E0
#define DC_COUNT_MAX_A2		0x4B6C
#define DC_COUNT_MAX_A2_M		0x7C00
#define DC_RATIO_HIGH_20M_1R_A2		0x4B6C
#define DC_RATIO_HIGH_20M_1R_A2_M		0xF8000
#define DC_RATIO_HIGH_20M_2R_A2		0x4B6C
#define DC_RATIO_HIGH_20M_2R_A2_M		0x1F00000
#define DC_RATIO_HIGH_20M_3R_A2		0x4B6C
#define DC_RATIO_HIGH_20M_3R_A2_M		0x3E000000
#define MF_SMOOTH_FCTR_A2		0x4B6C
#define MF_SMOOTH_FCTR_A2_M		0xC0000000
#define DC_RATIO_HIGH_20M_4R_A2		0x4B70
#define DC_RATIO_HIGH_20M_4R_A2_M		0x1F
#define DC_RATIO_HIGH_40M_1R_A2		0x4B70
#define DC_RATIO_HIGH_40M_1R_A2_M		0x3E0
#define DC_RATIO_HIGH_40M_2R_A2		0x4B70
#define DC_RATIO_HIGH_40M_2R_A2_M		0x7C00
#define DC_RATIO_HIGH_40M_3R_A2		0x4B70
#define DC_RATIO_HIGH_40M_3R_A2_M		0xF8000
#define DC_RATIO_HIGH_40M_4R_A2		0x4B70
#define DC_RATIO_HIGH_40M_4R_A2_M		0x1F00000
#define DC_RATIO_LOW_20M_1R_A2		0x4B70
#define DC_RATIO_LOW_20M_1R_A2_M		0x3E000000
#define MF_SUM_WIN_LEN_A2		0x4B70
#define MF_SUM_WIN_LEN_A2_M		0xC0000000
#define DC_RATIO_LOW_20M_2R_A2		0x4B74
#define DC_RATIO_LOW_20M_2R_A2_M		0x1F
#define DC_RATIO_LOW_20M_3R_A2		0x4B74
#define DC_RATIO_LOW_20M_3R_A2_M		0x3E0
#define DC_RATIO_LOW_20M_4R_A2		0x4B74
#define DC_RATIO_LOW_20M_4R_A2_M		0x7C00
#define DC_RATIO_LOW_40M_1R_A2		0x4B74
#define DC_RATIO_LOW_40M_1R_A2_M		0xF8000
#define DC_RATIO_LOW_40M_2R_A2		0x4B74
#define DC_RATIO_LOW_40M_2R_A2_M		0x1F00000
#define DC_RATIO_LOW_40M_3R_A2		0x4B74
#define DC_RATIO_LOW_40M_3R_A2_M		0x3E000000
#define CCA_RSSI_LMT_EN_A2		0x4B74
#define CCA_RSSI_LMT_EN_A2_M		0x40000000
#define DC_RST_CNT_A2		0x4B74
#define DC_RST_CNT_A2_M		0x80000000
#define DC_RATIO_LOW_40M_4R_A2		0x4B78
#define DC_RATIO_LOW_40M_4R_A2_M		0x1F
#define PW_TH_20M_1R_A2		0x4B78
#define PW_TH_20M_1R_A2_M		0x3E0
#define PW_TH_20M_2R_A2		0x4B78
#define PW_TH_20M_2R_A2_M		0x7C00
#define PW_TH_20M_3R_A2		0x4B78
#define PW_TH_20M_3R_A2_M		0xF8000
#define PW_TH_20M_4R_A2		0x4B78
#define PW_TH_20M_4R_A2_M		0x1F00000
#define PW_TH_40M_1R_A2		0x4B78
#define PW_TH_40M_1R_A2_M		0x3E000000
#define DC_SMOOTHING_EN_A2		0x4B78
#define DC_SMOOTHING_EN_A2_M		0x40000000
#define DC_TH_DYNAMIC_EN_A2		0x4B78
#define DC_TH_DYNAMIC_EN_A2_M		0x80000000
#define PW_TH_40M_2R_A2		0x4B7C
#define PW_TH_40M_2R_A2_M		0x1F
#define PW_TH_40M_3R_A2		0x4B7C
#define PW_TH_40M_3R_A2_M		0x3E0
#define PW_TH_40M_4R_A2		0x4B7C
#define PW_TH_40M_4R_A2_M		0x7C00
#define CCA_DIN_SHIFT_OPT_A2		0x4B7C
#define CCA_DIN_SHIFT_OPT_A2_M		0x78000
#define DC_TH_DYNAMIC_STEP_A2		0x4B7C
#define DC_TH_DYNAMIC_STEP_A2_M		0x380000
#define HIT_RULE_A2		0x4B7C
#define HIT_RULE_A2_M		0x1C00000
#define NULL_POINT_IDX_OFST_A2		0x4B7C
#define NULL_POINT_IDX_OFST_A2_M		0xE000000
#define PEAK_RULE_A2		0x4B7C
#define PEAK_RULE_A2_M		0x70000000
#define PRECCA_WGT_EN_A2		0x4B7C
#define PRECCA_WGT_EN_A2_M		0x80000000
#define SMOOTHING_EN_A2		0x4B80
#define SMOOTHING_EN_A2_M		0x1
#define POSTRX_RSRVD1_A2		0x4B84
#define POSTRX_RSRVD1_A2_M		0xFFFFFFFF
#define POSTRX_RSRVD2_A2		0x4B88
#define POSTRX_RSRVD2_A2_M		0xFFFFFFFF
#define POSTRX_RSRVD3_A2		0x4B8C
#define POSTRX_RSRVD3_A2_M		0xFFFFFFFF
#define POSTRX_RSRVD4_A2		0x4B90
#define POSTRX_RSRVD4_A2_M		0xFFFFFFFF
#define PRERX_RSRVD1_A2		0x4B94
#define PRERX_RSRVD1_A2_M		0xFFFFFFFF
#define PRERX_RSRVD2_A2		0x4B98
#define PRERX_RSRVD2_A2_M		0xFFFFFFFF
#define PRERX_RSRVD3_A2		0x4B9C
#define PRERX_RSRVD3_A2_M		0xFFFFFFFF
#define PRERX_RSRVD4_A2		0x4BA0
#define PRERX_RSRVD4_A2_M		0xFFFFFFFF
#define SBD_HIGH_PIN_TH_A2		0x4BA4
#define SBD_HIGH_PIN_TH_A2_M		0xFF
#define DAGC_DONE_SETTLE_A2		0x4BA4
#define DAGC_DONE_SETTLE_A2_M		0x3F00
#define SBD_RECHK_ENABLE_A2		0x4BA4
#define SBD_RECHK_ENABLE_A2_M		0xC000
#define SBD_SMOOTH_FCTR_OPT_A2		0x4BA4
#define SBD_SMOOTH_FCTR_OPT_A2_M		0x30000
#define SBD_SUBTUNE_RATIO_A2		0x4BA4
#define SBD_SUBTUNE_RATIO_A2_M		0xC0000
#define SBD_SYM_NUM_A2		0x4BA4
#define SBD_SYM_NUM_A2_M		0x300000
#define SBD_INPUT_SQUARE_A2		0x4BA4
#define SBD_INPUT_SQUARE_A2_M		0x400000
#define SBD_WIN_LEN_A2		0x4BA4
#define SBD_WIN_LEN_A2_M		0x800000
#define FTM_1ST_SPA_A2		0x4BA8
#define FTM_1ST_SPA_A2_M		0xF
#define FTM_ALPHA_RATIO_A2		0x4BA8
#define FTM_ALPHA_RATIO_A2_M		0xF0
#define FTM_SEARCH_MP_A2		0x4BA8
#define FTM_SEARCH_MP_A2_M		0xF00
#define FTM_SIR_A2		0x4BA8
#define FTM_SIR_A2_M		0x7000
#define FTM_L_A2		0x4BA8
#define FTM_L_A2_M		0x18000
#define FTM_N_PRO_A2		0x4BA8
#define FTM_N_PRO_A2_M		0x60000
#define FTM_1ST_MODE_A2		0x4BA8
#define FTM_1ST_MODE_A2_M		0x80000
#define FTM_EN_A2		0x4BA8
#define FTM_EN_A2_M		0x100000
#define FTM_MASK_A2		0x4BA8
#define FTM_MASK_A2_M		0x200000
#define FTM_SEARCH_RANGE_20_A2		0x4BA8
#define FTM_SEARCH_RANGE_20_A2_M		0x400000
#define FTM_SEARCH_RANGE_40_A2		0x4BA8
#define FTM_SEARCH_RANGE_40_A2_M		0x800000
#define FTM_SEARCH_RANGE_80_A2		0x4BA8
#define FTM_SEARCH_RANGE_80_A2_M		0x1000000
#define PATH0_R_ACI_TH_DB_BW160_A2		0x4BAC
#define PATH0_R_ACI_TH_DB_BW160_A2_M		0xFF
#define PATH0_R_LARGE_ACI_ACT_TH_BW160_A2		0x4BAC
#define PATH0_R_LARGE_ACI_ACT_TH_BW160_A2_M		0xFF00
#define PATH0_R_NORMAL_ACI_ACT_TH_BW160_A2		0x4BAC
#define PATH0_R_NORMAL_ACI_ACT_TH_BW160_A2_M		0xFF0000
#define PATH0_R_ACI_NRBW_OFST_BW160_A2		0x4BAC
#define PATH0_R_ACI_NRBW_OFST_BW160_A2_M		0xF000000
#define PATH0_R_IB_PW_DIFF_OFST_BW160_A2		0x4BAC
#define PATH0_R_IB_PW_DIFF_OFST_BW160_A2_M		0xF0000000
#define PATH0_R_IB_PW_DIFF_OFST_BW20_A2		0x4BB0
#define PATH0_R_IB_PW_DIFF_OFST_BW20_A2_M		0xF
#define PATH0_R_IB_PW_DIFF_OFST_BW40_A2		0x4BB0
#define PATH0_R_IB_PW_DIFF_OFST_BW40_A2_M		0xF0
#define PATH0_R_IB_PW_DIFF_OFST_BW80_A2		0x4BB0
#define PATH0_R_IB_PW_DIFF_OFST_BW80_A2_M		0xF00
#define PATH0_R_ACI2SIG_SRC_SEL_A2		0x4BB0
#define PATH0_R_ACI2SIG_SRC_SEL_A2_M		0x1000
#define PATH0_R_A_G_LNA0_E_A2		0x4BB4
#define PATH0_R_A_G_LNA0_E_A2_M		0xFF
#define PATH0_R_A_G_LNA1_E_A2		0x4BB4
#define PATH0_R_A_G_LNA1_E_A2_M		0xFF00
#define PATH0_R_A_G_LNA2_E_A2		0x4BB4
#define PATH0_R_A_G_LNA2_E_A2_M		0xFF0000
#define PATH0_R_A_G_LNA3_E_A2		0x4BB4
#define PATH0_R_A_G_LNA3_E_A2_M		0xFF000000
#define PATH0_R_A_G_LNA4_E_A2		0x4BB8
#define PATH0_R_A_G_LNA4_E_A2_M		0xFF
#define PATH0_R_A_G_LNA5_E_A2		0x4BB8
#define PATH0_R_A_G_LNA5_E_A2_M		0xFF00
#define PATH0_R_A_G_LNA6_E_A2		0x4BB8
#define PATH0_R_A_G_LNA6_E_A2_M		0xFF0000
#define PATH0_R_G_G_LNA0_E_A2		0x4BB8
#define PATH0_R_G_G_LNA0_E_A2_M		0xFF000000
#define PATH0_R_G_G_LNA1_E_A2		0x4BBC
#define PATH0_R_G_G_LNA1_E_A2_M		0xFF
#define PATH0_R_G_G_LNA2_E_A2		0x4BBC
#define PATH0_R_G_G_LNA2_E_A2_M		0xFF00
#define PATH0_R_G_G_LNA3_E_A2		0x4BBC
#define PATH0_R_G_G_LNA3_E_A2_M		0xFF0000
#define PATH0_R_G_G_LNA4_E_A2		0x4BBC
#define PATH0_R_G_G_LNA4_E_A2_M		0xFF000000
#define PATH0_R_G_G_LNA5_E_A2		0x4BC0
#define PATH0_R_G_G_LNA5_E_A2_M		0xFF
#define PATH0_R_G_G_LNA6_E_A2		0x4BC0
#define PATH0_R_G_G_LNA6_E_A2_M		0xFF00
#define PATH0_R_ACI_NRBW_MASK_TH_A2		0x4BC0
#define PATH0_R_ACI_NRBW_MASK_TH_A2_M		0xFF0000
#define PATH0_R_AGC_RESTART_PW_IB_A2		0x4BC0
#define PATH0_R_AGC_RESTART_PW_IB_A2_M		0xFF000000
#define PATH0_R_ANT_DIV_TH_A2		0x4BC4
#define PATH0_R_ANT_DIV_TH_A2_M		0xFF
#define PATH0_R_G_LNA_EFUSE_A2		0x4BC4
#define PATH0_R_G_LNA_EFUSE_A2_M		0xFF00
#define PATH0_R_IGI_FOR_DIG_A2		0x4BC4
#define PATH0_R_IGI_FOR_DIG_A2_M		0x7F0000
#define PATH0_R_AUX_ELNA0_GAIN_OFST_A2		0x4BC4
#define PATH0_R_AUX_ELNA0_GAIN_OFST_A2_M		0x1F800000
#define PATH0_R_LNA_IDX_0_MAP_A2		0x4BC4
#define PATH0_R_LNA_IDX_0_MAP_A2_M		0xE0000000
#define PATH0_R_AUX_ELNA1_GAIN_OFST_A2		0x4BC8
#define PATH0_R_AUX_ELNA1_GAIN_OFST_A2_M		0x3F
#define PATH0_R_AUX_LNA0_GAIN_OFST_A2		0x4BC8
#define PATH0_R_AUX_LNA0_GAIN_OFST_A2_M		0xFC0
#define PATH0_R_AUX_LNA1_GAIN_OFST_A2		0x4BC8
#define PATH0_R_AUX_LNA1_GAIN_OFST_A2_M		0x3F000
#define PATH0_R_AUX_LNA2_GAIN_OFST_A2		0x4BC8
#define PATH0_R_AUX_LNA2_GAIN_OFST_A2_M		0xFC0000
#define PATH0_R_AUX_LNA3_GAIN_OFST_A2		0x4BC8
#define PATH0_R_AUX_LNA3_GAIN_OFST_A2_M		0x3F000000
#define PATH0_R_LINEAR_STEP_LIM_BMODE_A2		0x4BC8
#define PATH0_R_LINEAR_STEP_LIM_BMODE_A2_M		0xC0000000
#define PATH0_R_AUX_LNA4_GAIN_OFST_A2		0x4BCC
#define PATH0_R_AUX_LNA4_GAIN_OFST_A2_M		0x3F
#define PATH0_R_AUX_LNA5_GAIN_OFST_A2		0x4BCC
#define PATH0_R_AUX_LNA5_GAIN_OFST_A2_M		0xFC0
#define PATH0_R_AUX_LNA6_GAIN_OFST_A2		0x4BCC
#define PATH0_R_AUX_LNA6_GAIN_OFST_A2_M		0x3F000
#define PATH0_R_AUX_RXGAIN_OFST_A2		0x4BCC
#define PATH0_R_AUX_RXGAIN_OFST_A2_M		0xFC0000
#define PATH0_R_AUX_TIA0_GAIN_OFST_A2		0x4BCC
#define PATH0_R_AUX_TIA0_GAIN_OFST_A2_M		0x3F000000
#define PATH0_R_POST_PD_STEP_LIM_BMODE_A2		0x4BCC
#define PATH0_R_POST_PD_STEP_LIM_BMODE_A2_M		0xC0000000
#define PATH0_R_AUX_TIA1_GAIN_OFST_A2		0x4BD0
#define PATH0_R_AUX_TIA1_GAIN_OFST_A2_M		0x3F
#define PATH0_R_RXIDX_00_MAP_A2		0x4BD0
#define PATH0_R_RXIDX_00_MAP_A2_M		0x7C0
#define PATH0_R_RXIDX_01_MAP_A2		0x4BD0
#define PATH0_R_RXIDX_01_MAP_A2_M		0xF800
#define PATH0_R_RXIDX_02_MAP_A2		0x4BD0
#define PATH0_R_RXIDX_02_MAP_A2_M		0x1F0000
#define PATH0_R_RXIDX_03_MAP_A2		0x4BD0
#define PATH0_R_RXIDX_03_MAP_A2_M		0x3E00000
#define PATH0_R_RXIDX_04_MAP_A2		0x4BD0
#define PATH0_R_RXIDX_04_MAP_A2_M		0x7C000000
#define PATH0_R_DIG_MODE_EN_A2		0x4BD0
#define PATH0_R_DIG_MODE_EN_A2_M		0x80000000
#define PATH0_R_RXIDX_05_MAP_A2		0x4BD4
#define PATH0_R_RXIDX_05_MAP_A2_M		0x1F
#define PATH0_R_RXIDX_06_MAP_A2		0x4BD4
#define PATH0_R_RXIDX_06_MAP_A2_M		0x3E0
#define PATH0_R_RXIDX_07_MAP_A2		0x4BD4
#define PATH0_R_RXIDX_07_MAP_A2_M		0x7C00
#define PATH0_R_RXIDX_08_MAP_A2		0x4BD4
#define PATH0_R_RXIDX_08_MAP_A2_M		0xF8000
#define PATH0_R_RXIDX_09_MAP_A2		0x4BD4
#define PATH0_R_RXIDX_09_MAP_A2_M		0x1F00000
#define PATH0_R_RXIDX_10_MAP_A2		0x4BD4
#define PATH0_R_RXIDX_10_MAP_A2_M		0x3E000000
#define PATH0_R_POST_PD_STEP_MIN_BMODE_A2		0x4BD4
#define PATH0_R_POST_PD_STEP_MIN_BMODE_A2_M		0xC0000000
#define PATH0_R_RXIDX_11_MAP_A2		0x4BD8
#define PATH0_R_RXIDX_11_MAP_A2_M		0x1F
#define PATH0_R_RXIDX_12_MAP_A2		0x4BD8
#define PATH0_R_RXIDX_12_MAP_A2_M		0x3E0
#define PATH0_R_RXIDX_13_MAP_A2		0x4BD8
#define PATH0_R_RXIDX_13_MAP_A2_M		0x7C00
#define PATH0_R_RXIDX_14_MAP_A2		0x4BD8
#define PATH0_R_RXIDX_14_MAP_A2_M		0xF8000
#define PATH0_R_RXIDX_15_MAP_A2		0x4BD8
#define PATH0_R_RXIDX_15_MAP_A2_M		0x1F00000
#define PATH0_R_RXIDX_16_MAP_A2		0x4BD8
#define PATH0_R_RXIDX_16_MAP_A2_M		0x3E000000
#define PATH0_R_SE_TIME_BMODE_A2		0x4BD8
#define PATH0_R_SE_TIME_BMODE_A2_M		0x40000000
#define PATH0_R_ACI_NRBW_MASK_EN_A2		0x4BD8
#define PATH0_R_ACI_NRBW_MASK_EN_A2_M		0x80000000
#define PATH0_R_RXIDX_17_MAP_A2		0x4BDC
#define PATH0_R_RXIDX_17_MAP_A2_M		0x1F
#define PATH0_R_RXIDX_18_MAP_A2		0x4BDC
#define PATH0_R_RXIDX_18_MAP_A2_M		0x3E0
#define PATH0_R_RXIDX_19_MAP_A2		0x4BDC
#define PATH0_R_RXIDX_19_MAP_A2_M		0x7C00
#define PATH0_R_RXIDX_20_MAP_A2		0x4BDC
#define PATH0_R_RXIDX_20_MAP_A2_M		0xF8000
#define PATH0_R_RXIDX_21_MAP_A2		0x4BDC
#define PATH0_R_RXIDX_21_MAP_A2_M		0x1F00000
#define PATH0_R_RXIDX_22_MAP_A2		0x4BDC
#define PATH0_R_RXIDX_22_MAP_A2_M		0x3E000000
#define PATH0_R_AGC_RESTART_TH_TBL_EN_A2		0x4BDC
#define PATH0_R_AGC_RESTART_TH_TBL_EN_A2_M		0x40000000
#define PATH0_R_ANT_DIV_EN_A2		0x4BDC
#define PATH0_R_ANT_DIV_EN_A2_M		0x80000000
#define PATH0_R_RXIDX_23_MAP_A2		0x4BE0
#define PATH0_R_RXIDX_23_MAP_A2_M		0x1F
#define PATH0_R_RXIDX_24_MAP_A2		0x4BE0
#define PATH0_R_RXIDX_24_MAP_A2_M		0x3E0
#define PATH0_R_RXIDX_25_MAP_A2		0x4BE0
#define PATH0_R_RXIDX_25_MAP_A2_M		0x7C00
#define PATH0_R_RXIDX_26_MAP_A2		0x4BE0
#define PATH0_R_RXIDX_26_MAP_A2_M		0xF8000
#define PATH0_R_RXIDX_27_MAP_A2		0x4BE0
#define PATH0_R_RXIDX_27_MAP_A2_M		0x1F00000
#define PATH0_R_RXIDX_28_MAP_A2		0x4BE0
#define PATH0_R_RXIDX_28_MAP_A2_M		0x3E000000
#define PATH0_R_AUX_ANT_EN_A2		0x4BE0
#define PATH0_R_AUX_ANT_EN_A2_M		0x40000000
#define PATH0_R_DCCL_ALPHA_BMODE_EN_A2		0x4BE0
#define PATH0_R_DCCL_ALPHA_BMODE_EN_A2_M		0x80000000
#define PATH0_R_RXIDX_29_MAP_A2		0x4BE4
#define PATH0_R_RXIDX_29_MAP_A2_M		0x1F
#define PATH0_R_RXIDX_30_MAP_A2		0x4BE4
#define PATH0_R_RXIDX_30_MAP_A2_M		0x3E0
#define PATH0_R_RXIDX_31_MAP_A2		0x4BE4
#define PATH0_R_RXIDX_31_MAP_A2_M		0x7C00
#define PATH0_R_AGC_RESTART_TH_IB_CBW160_A2		0x4BE4
#define PATH0_R_AGC_RESTART_TH_IB_CBW160_A2_M		0x78000
#define PATH0_R_AGC_RESTART_TH_IB_CBW20_A2		0x4BE4
#define PATH0_R_AGC_RESTART_TH_IB_CBW20_A2_M		0x780000
#define PATH0_R_AGC_RESTART_TH_IB_CBW40_A2		0x4BE4
#define PATH0_R_AGC_RESTART_TH_IB_CBW40_A2_M		0x7800000
#define PATH0_R_AGC_RESTART_TH_IB_CBW80_A2		0x4BE4
#define PATH0_R_AGC_RESTART_TH_IB_CBW80_A2_M		0x78000000
#define PATH0_R_ELNA_GAIN_OFST_EN_A2		0x4BE4
#define PATH0_R_ELNA_GAIN_OFST_EN_A2_M		0x80000000
#define PATH0_R_AGC_RESTART_TH_IB_L_A2		0x4BE8
#define PATH0_R_AGC_RESTART_TH_IB_L_A2_M		0xF
#define PATH0_R_AGC_RESTART_TH_WB_CBW160_A2		0x4BE8
#define PATH0_R_AGC_RESTART_TH_WB_CBW160_A2_M		0xF0
#define PATH0_R_AGC_RESTART_TH_WB_CBW20_A2		0x4BE8
#define PATH0_R_AGC_RESTART_TH_WB_CBW20_A2_M		0xF00
#define PATH0_R_AGC_RESTART_TH_WB_CBW40_A2		0x4BE8
#define PATH0_R_AGC_RESTART_TH_WB_CBW40_A2_M		0xF000
#define PATH0_R_AGC_RESTART_TH_WB_CBW80_A2		0x4BE8
#define PATH0_R_AGC_RESTART_TH_WB_CBW80_A2_M		0xF0000
#define PATH0_R_AGC_RESTART_TH_WB_L_A2		0x4BE8
#define PATH0_R_AGC_RESTART_TH_WB_L_A2_M		0xF00000
#define PATH0_R_AUX_ANT_TH_A2		0x4BE8
#define PATH0_R_AUX_ANT_TH_A2_M		0xF000000
#define PATH0_R_DCCL_ALPHA_BMODE_A2		0x4BE8
#define PATH0_R_DCCL_ALPHA_BMODE_A2_M		0xF0000000
#define PATH0_R_LNA_IDX_1_MAP_A2		0x4BEC
#define PATH0_R_LNA_IDX_1_MAP_A2_M		0x7
#define PATH0_R_LNA_IDX_2_MAP_A2		0x4BEC
#define PATH0_R_LNA_IDX_2_MAP_A2_M		0x38
#define PATH0_R_LNA_IDX_3_MAP_A2		0x4BEC
#define PATH0_R_LNA_IDX_3_MAP_A2_M		0x1C0
#define PATH0_R_LNA_IDX_4_MAP_A2		0x4BEC
#define PATH0_R_LNA_IDX_4_MAP_A2_M		0xE00
#define PATH0_R_LNA_IDX_5_MAP_A2		0x4BEC
#define PATH0_R_LNA_IDX_5_MAP_A2_M		0x7000
#define PATH0_R_LNA_IDX_6_MAP_A2		0x4BEC
#define PATH0_R_LNA_IDX_6_MAP_A2_M		0x38000
#define PATH0_R_TOTAL_STEP_LIM_BMODE_A2		0x4BEC
#define PATH0_R_TOTAL_STEP_LIM_BMODE_A2_M		0x1C0000
#define PATH0_R_ELNA_IDX_0_MAP_A2		0x4BEC
#define PATH0_R_ELNA_IDX_0_MAP_A2_M		0x200000
#define PATH0_R_ELNA_IDX_1_MAP_A2		0x4BEC
#define PATH0_R_ELNA_IDX_1_MAP_A2_M		0x400000
#define PATH0_R_FIRST_DONE_EARLY_END_A2		0x4BEC
#define PATH0_R_FIRST_DONE_EARLY_END_A2_M		0x800000
#define PATH0_R_GAIN_IDX_MAP_EN_A2		0x4BEC
#define PATH0_R_GAIN_IDX_MAP_EN_A2_M		0x1000000
#define PATH0_R_RXBYPASS_EN_A2		0x4BEC
#define PATH0_R_RXBYPASS_EN_A2_M		0x2000000
#define PATH0_R_TIA_IDX_0_MAP_A2		0x4BEC
#define PATH0_R_TIA_IDX_0_MAP_A2_M		0x4000000
#define PATH0_R_TIA_IDX_1_MAP_A2		0x4BEC
#define PATH0_R_TIA_IDX_1_MAP_A2_M		0x8000000
#define PATH0_R_TIA_SHRINK_0_MAP_A2		0x4BEC
#define PATH0_R_TIA_SHRINK_0_MAP_A2_M		0x10000000
#define PATH0_R_TIA_SHRINK_1_MAP_A2		0x4BEC
#define PATH0_R_TIA_SHRINK_1_MAP_A2_M		0x20000000
#define PATH0_R_DCCL_SYNC_BKP1_A2		0x4BF0
#define PATH0_R_DCCL_SYNC_BKP1_A2_M		0xFFFFFFFF
#define PATH0_R_DCCL_SYNC_BKP2_A2		0x4BF4
#define PATH0_R_DCCL_SYNC_BKP2_A2_M		0xFFFFFFFF
#define PATH0_R_ALPHA_END_IDX_A2		0x4BF8
#define PATH0_R_ALPHA_END_IDX_A2_M		0xF
#define PATH0_R_ALPHA_START_IDX_A2		0x4BF8
#define PATH0_R_ALPHA_START_IDX_A2_M		0xF0
#define PATH0_R_TIME_CONST_IDX_A2		0x4BF8
#define PATH0_R_TIME_CONST_IDX_A2_M		0x700
#define PATH0_R_RXFIR_BKP_A2		0x4BFC
#define PATH0_R_RXFIR_BKP_A2_M		0xFFFFFFFF
#define PATH0_R_FORCE_FIR_TYPE_A2		0x4C00
#define PATH0_R_FORCE_FIR_TYPE_A2_M		0x3
#define PATH0_R_CCK_CCA_SHRINK_EN_A2		0x4C00
#define PATH0_R_CCK_CCA_SHRINK_EN_A2_M		0x4
#define PATH0_R_FIR_TYPE_ACI_DET_A2		0x4C00
#define PATH0_R_FIR_TYPE_ACI_DET_A2_M		0x8
#define PATH0_R_FIR_TYPE_INIT_A2		0x4C00
#define PATH0_R_FIR_TYPE_INIT_A2_M		0x10
#define PATH0_P20_R_L1_CFO_CMP_EN_A2		0x4C04
#define PATH0_P20_R_L1_CFO_CMP_EN_A2_M		0x1
#define PATH0_S20_R_L1_CFO_CMP_EN_A2		0x4C08
#define PATH0_S20_R_L1_CFO_CMP_EN_A2_M		0x1
#define PATH0_NOTCH_R_NBI_NOTCH_BKP1_A2		0x4C0C
#define PATH0_NOTCH_R_NBI_NOTCH_BKP1_A2_M		0xFFFFFFFF
#define PATH0_NOTCH_R_NBI_NOTCH_BKP2_A2		0x4C10
#define PATH0_NOTCH_R_NBI_NOTCH_BKP2_A2_M		0xFFFFFFFF
#define PATH0_NOTCH_R_NBI_IDX_A2		0x4C14
#define PATH0_NOTCH_R_NBI_IDX_A2_M		0xFF
#define PATH0_NOTCH_R_CORNER_IDX_A2		0x4C14
#define PATH0_NOTCH_R_CORNER_IDX_A2_M		0x300
#define PATH0_NOTCH_R_NBI_FRAC_IDX_A2		0x4C14
#define PATH0_NOTCH_R_NBI_FRAC_IDX_A2_M		0xC00
#define PATH0_NOTCH_R_NBI_NOTCH_EN_A2		0x4C14
#define PATH0_NOTCH_R_NBI_NOTCH_EN_A2_M		0x1000
#define PATH0_NOTCH2_NOTCH_R_NBI_NOTCH_BKP1_A2		0x4C18
#define PATH0_NOTCH2_NOTCH_R_NBI_NOTCH_BKP1_A2_M		0xFFFFFFFF
#define PATH0_NOTCH2_NOTCH_R_NBI_NOTCH_BKP2_A2		0x4C1C
#define PATH0_NOTCH2_NOTCH_R_NBI_NOTCH_BKP2_A2_M		0xFFFFFFFF
#define PATH0_NOTCH2_NOTCH_R_NBI_IDX_A2		0x4C20
#define PATH0_NOTCH2_NOTCH_R_NBI_IDX_A2_M		0xFF
#define PATH0_NOTCH2_NOTCH_R_CORNER_IDX_A2		0x4C20
#define PATH0_NOTCH2_NOTCH_R_CORNER_IDX_A2_M		0x300
#define PATH0_NOTCH2_NOTCH_R_NBI_FRAC_IDX_A2		0x4C20
#define PATH0_NOTCH2_NOTCH_R_NBI_FRAC_IDX_A2_M		0xC00
#define PATH0_NOTCH2_NOTCH_R_NBI_NOTCH_EN_A2		0x4C20
#define PATH0_NOTCH2_NOTCH_R_NBI_NOTCH_EN_A2_M		0x1000
#define PATH0_P20_R_DAGC_EXTRA_SETTLING_TIME_A2		0x4C24
#define PATH0_P20_R_DAGC_EXTRA_SETTLING_TIME_A2_M		0x7
#define PATH0_P20_R_DAGC_SETTLING_TIME_A2		0x4C24
#define PATH0_P20_R_DAGC_SETTLING_TIME_A2_M		0x18
#define PATH0_P20_R_FOLLOW_BY_PAGCUGC_EN_A2		0x4C24
#define PATH0_P20_R_FOLLOW_BY_PAGCUGC_EN_A2_M		0x20
#define PATH0_P20_R_PW_EST_SHORT_TIME_FAGC_A2		0x4C24
#define PATH0_P20_R_PW_EST_SHORT_TIME_FAGC_A2_M		0x40
#define PATH0_P20_R_PW_EST_TIME_FAGC_A2		0x4C24
#define PATH0_P20_R_PW_EST_TIME_FAGC_A2_M		0x80
#define PATH0_P20_R_PW_EST_TIME_PAGC_A2		0x4C24
#define PATH0_P20_R_PW_EST_TIME_PAGC_A2_M		0x100
#define PATH0_P20_R_PW_EST_TIME_RFGC_A2		0x4C24
#define PATH0_P20_R_PW_EST_TIME_RFGC_A2_M		0x200
#define PATH0_P20_R_SDAGC_EN_A2		0x4C24
#define PATH0_P20_R_SDAGC_EN_A2_M		0x400
#define PATH0_S20_R_DAGC_EXTRA_SETTLING_TIME_A2		0x4C28
#define PATH0_S20_R_DAGC_EXTRA_SETTLING_TIME_A2_M		0x7
#define PATH0_S20_R_DAGC_SETTLING_TIME_A2		0x4C28
#define PATH0_S20_R_DAGC_SETTLING_TIME_A2_M		0x18
#define PATH0_S20_R_FOLLOW_BY_PAGCUGC_EN_A2		0x4C28
#define PATH0_S20_R_FOLLOW_BY_PAGCUGC_EN_A2_M		0x20
#define PATH0_S20_R_PW_EST_SHORT_TIME_FAGC_A2		0x4C28
#define PATH0_S20_R_PW_EST_SHORT_TIME_FAGC_A2_M		0x40
#define PATH0_S20_R_PW_EST_TIME_FAGC_A2		0x4C28
#define PATH0_S20_R_PW_EST_TIME_FAGC_A2_M		0x80
#define PATH0_S20_R_PW_EST_TIME_PAGC_A2		0x4C28
#define PATH0_S20_R_PW_EST_TIME_PAGC_A2_M		0x100
#define PATH0_S20_R_PW_EST_TIME_RFGC_A2		0x4C28
#define PATH0_S20_R_PW_EST_TIME_RFGC_A2_M		0x200
#define PATH0_S20_R_SDAGC_EN_A2		0x4C28
#define PATH0_S20_R_SDAGC_EN_A2_M		0x400
#define PATH0_S40_1_R_DAGC_EXTRA_SETTLING_TIME_A2		0x4C2C
#define PATH0_S40_1_R_DAGC_EXTRA_SETTLING_TIME_A2_M		0x7
#define PATH0_S40_1_R_DAGC_SETTLING_TIME_A2		0x4C2C
#define PATH0_S40_1_R_DAGC_SETTLING_TIME_A2_M		0x18
#define PATH0_S40_1_R_FOLLOW_BY_PAGCUGC_EN_A2		0x4C2C
#define PATH0_S40_1_R_FOLLOW_BY_PAGCUGC_EN_A2_M		0x20
#define PATH0_S40_1_R_PW_EST_SHORT_TIME_FAGC_A2		0x4C2C
#define PATH0_S40_1_R_PW_EST_SHORT_TIME_FAGC_A2_M		0x40
#define PATH0_S40_1_R_PW_EST_TIME_FAGC_A2		0x4C2C
#define PATH0_S40_1_R_PW_EST_TIME_FAGC_A2_M		0x80
#define PATH0_S40_1_R_PW_EST_TIME_PAGC_A2		0x4C2C
#define PATH0_S40_1_R_PW_EST_TIME_PAGC_A2_M		0x100
#define PATH0_S40_1_R_PW_EST_TIME_RFGC_A2		0x4C2C
#define PATH0_S40_1_R_PW_EST_TIME_RFGC_A2_M		0x200
#define PATH0_S40_1_R_SDAGC_EN_A2		0x4C2C
#define PATH0_S40_1_R_SDAGC_EN_A2_M		0x400
#define PATH0_S40_2_R_DAGC_EXTRA_SETTLING_TIME_A2		0x4C30
#define PATH0_S40_2_R_DAGC_EXTRA_SETTLING_TIME_A2_M		0x7
#define PATH0_S40_2_R_DAGC_SETTLING_TIME_A2		0x4C30
#define PATH0_S40_2_R_DAGC_SETTLING_TIME_A2_M		0x18
#define PATH0_S40_2_R_FOLLOW_BY_PAGCUGC_EN_A2		0x4C30
#define PATH0_S40_2_R_FOLLOW_BY_PAGCUGC_EN_A2_M		0x20
#define PATH0_S40_2_R_PW_EST_SHORT_TIME_FAGC_A2		0x4C30
#define PATH0_S40_2_R_PW_EST_SHORT_TIME_FAGC_A2_M		0x40
#define PATH0_S40_2_R_PW_EST_TIME_FAGC_A2		0x4C30
#define PATH0_S40_2_R_PW_EST_TIME_FAGC_A2_M		0x80
#define PATH0_S40_2_R_PW_EST_TIME_PAGC_A2		0x4C30
#define PATH0_S40_2_R_PW_EST_TIME_PAGC_A2_M		0x100
#define PATH0_S40_2_R_PW_EST_TIME_RFGC_A2		0x4C30
#define PATH0_S40_2_R_PW_EST_TIME_RFGC_A2_M		0x200
#define PATH0_S40_2_R_SDAGC_EN_A2		0x4C30
#define PATH0_S40_2_R_SDAGC_EN_A2_M		0x400
#define PATH0_S80_1_R_DAGC_EXTRA_SETTLING_TIME_A2		0x4C34
#define PATH0_S80_1_R_DAGC_EXTRA_SETTLING_TIME_A2_M		0x7
#define PATH0_S80_1_R_DAGC_SETTLING_TIME_A2		0x4C34
#define PATH0_S80_1_R_DAGC_SETTLING_TIME_A2_M		0x18
#define PATH0_S80_1_R_FOLLOW_BY_PAGCUGC_EN_A2		0x4C34
#define PATH0_S80_1_R_FOLLOW_BY_PAGCUGC_EN_A2_M		0x20
#define PATH0_S80_1_R_PW_EST_SHORT_TIME_FAGC_A2		0x4C34
#define PATH0_S80_1_R_PW_EST_SHORT_TIME_FAGC_A2_M		0x40
#define PATH0_S80_1_R_PW_EST_TIME_FAGC_A2		0x4C34
#define PATH0_S80_1_R_PW_EST_TIME_FAGC_A2_M		0x80
#define PATH0_S80_1_R_PW_EST_TIME_PAGC_A2		0x4C34
#define PATH0_S80_1_R_PW_EST_TIME_PAGC_A2_M		0x100
#define PATH0_S80_1_R_PW_EST_TIME_RFGC_A2		0x4C34
#define PATH0_S80_1_R_PW_EST_TIME_RFGC_A2_M		0x200
#define PATH0_S80_1_R_SDAGC_EN_A2		0x4C34
#define PATH0_S80_1_R_SDAGC_EN_A2_M		0x400
#define PATH0_S80_2_R_DAGC_EXTRA_SETTLING_TIME_A2		0x4C38
#define PATH0_S80_2_R_DAGC_EXTRA_SETTLING_TIME_A2_M		0x7
#define PATH0_S80_2_R_DAGC_SETTLING_TIME_A2		0x4C38
#define PATH0_S80_2_R_DAGC_SETTLING_TIME_A2_M		0x18
#define PATH0_S80_2_R_FOLLOW_BY_PAGCUGC_EN_A2		0x4C38
#define PATH0_S80_2_R_FOLLOW_BY_PAGCUGC_EN_A2_M		0x20
#define PATH0_S80_2_R_PW_EST_SHORT_TIME_FAGC_A2		0x4C38
#define PATH0_S80_2_R_PW_EST_SHORT_TIME_FAGC_A2_M		0x40
#define PATH0_S80_2_R_PW_EST_TIME_FAGC_A2		0x4C38
#define PATH0_S80_2_R_PW_EST_TIME_FAGC_A2_M		0x80
#define PATH0_S80_2_R_PW_EST_TIME_PAGC_A2		0x4C38
#define PATH0_S80_2_R_PW_EST_TIME_PAGC_A2_M		0x100
#define PATH0_S80_2_R_PW_EST_TIME_RFGC_A2		0x4C38
#define PATH0_S80_2_R_PW_EST_TIME_RFGC_A2_M		0x200
#define PATH0_S80_2_R_SDAGC_EN_A2		0x4C38
#define PATH0_S80_2_R_SDAGC_EN_A2_M		0x400
#define PATH0_S80_3_R_DAGC_EXTRA_SETTLING_TIME_A2		0x4C3C
#define PATH0_S80_3_R_DAGC_EXTRA_SETTLING_TIME_A2_M		0x7
#define PATH0_S80_3_R_DAGC_SETTLING_TIME_A2		0x4C3C
#define PATH0_S80_3_R_DAGC_SETTLING_TIME_A2_M		0x18
#define PATH0_S80_3_R_FOLLOW_BY_PAGCUGC_EN_A2		0x4C3C
#define PATH0_S80_3_R_FOLLOW_BY_PAGCUGC_EN_A2_M		0x20
#define PATH0_S80_3_R_PW_EST_SHORT_TIME_FAGC_A2		0x4C3C
#define PATH0_S80_3_R_PW_EST_SHORT_TIME_FAGC_A2_M		0x40
#define PATH0_S80_3_R_PW_EST_TIME_FAGC_A2		0x4C3C
#define PATH0_S80_3_R_PW_EST_TIME_FAGC_A2_M		0x80
#define PATH0_S80_3_R_PW_EST_TIME_PAGC_A2		0x4C3C
#define PATH0_S80_3_R_PW_EST_TIME_PAGC_A2_M		0x100
#define PATH0_S80_3_R_PW_EST_TIME_RFGC_A2		0x4C3C
#define PATH0_S80_3_R_PW_EST_TIME_RFGC_A2_M		0x200
#define PATH0_S80_3_R_SDAGC_EN_A2		0x4C3C
#define PATH0_S80_3_R_SDAGC_EN_A2_M		0x400
#define PATH0_S80_4_R_DAGC_EXTRA_SETTLING_TIME_A2		0x4C40
#define PATH0_S80_4_R_DAGC_EXTRA_SETTLING_TIME_A2_M		0x7
#define PATH0_S80_4_R_DAGC_SETTLING_TIME_A2		0x4C40
#define PATH0_S80_4_R_DAGC_SETTLING_TIME_A2_M		0x18
#define PATH0_S80_4_R_FOLLOW_BY_PAGCUGC_EN_A2		0x4C40
#define PATH0_S80_4_R_FOLLOW_BY_PAGCUGC_EN_A2_M		0x20
#define PATH0_S80_4_R_PW_EST_SHORT_TIME_FAGC_A2		0x4C40
#define PATH0_S80_4_R_PW_EST_SHORT_TIME_FAGC_A2_M		0x40
#define PATH0_S80_4_R_PW_EST_TIME_FAGC_A2		0x4C40
#define PATH0_S80_4_R_PW_EST_TIME_FAGC_A2_M		0x80
#define PATH0_S80_4_R_PW_EST_TIME_PAGC_A2		0x4C40
#define PATH0_S80_4_R_PW_EST_TIME_PAGC_A2_M		0x100
#define PATH0_S80_4_R_PW_EST_TIME_RFGC_A2		0x4C40
#define PATH0_S80_4_R_PW_EST_TIME_RFGC_A2_M		0x200
#define PATH0_S80_4_R_SDAGC_EN_A2		0x4C40
#define PATH0_S80_4_R_SDAGC_EN_A2_M		0x400
#define PATH0_R_5MDET_BKP1_A2		0x4C44
#define PATH0_R_5MDET_BKP1_A2_M		0xFFFFFFFF
#define PATH0_R_5MDET_BKP2_A2		0x4C48
#define PATH0_R_5MDET_BKP2_A2_M		0xFFFFFFFF
#define PATH0_R_5MDET_TH_DB_A2		0x4C4C
#define PATH0_R_5MDET_TH_DB_A2_M		0x3F
#define PATH0_R_5MDET_MASK_SB0_A2		0x4C4C
#define PATH0_R_5MDET_MASK_SB0_A2_M		0x40
#define PATH0_R_5MDET_MASK_SB1_A2		0x4C4C
#define PATH0_R_5MDET_MASK_SB1_A2_M		0x80
#define PATH0_R_5MDET_MASK_SB2_A2		0x4C4C
#define PATH0_R_5MDET_MASK_SB2_A2_M		0x100
#define PATH0_R_5MDET_MASK_SB3_A2		0x4C4C
#define PATH0_R_5MDET_MASK_SB3_A2_M		0x200
#define PATH0_R_5MDET_MODE_A2		0x4C4C
#define PATH0_R_5MDET_MODE_A2_M		0x400
#define PATH0_R_IIR_PW_AVG_EN_A2		0x4C4C
#define PATH0_R_IIR_PW_AVG_EN_A2_M		0x800
#define PATH0_R_SBF5M_EN_A2		0x4C4C
#define PATH0_R_SBF5M_EN_A2_M		0x1000
#define PATH0_S20_R_5MDET_BKP1_A2		0x4C50
#define PATH0_S20_R_5MDET_BKP1_A2_M		0xFFFFFFFF
#define PATH0_S20_R_5MDET_BKP2_A2		0x4C54
#define PATH0_S20_R_5MDET_BKP2_A2_M		0xFFFFFFFF
#define PATH0_S20_R_5MDET_TH_DB_A2		0x4C58
#define PATH0_S20_R_5MDET_TH_DB_A2_M		0x3F
#define PATH0_S20_R_5MDET_MASK_SB0_A2		0x4C58
#define PATH0_S20_R_5MDET_MASK_SB0_A2_M		0x40
#define PATH0_S20_R_5MDET_MASK_SB1_A2		0x4C58
#define PATH0_S20_R_5MDET_MASK_SB1_A2_M		0x80
#define PATH0_S20_R_5MDET_MASK_SB2_A2		0x4C58
#define PATH0_S20_R_5MDET_MASK_SB2_A2_M		0x100
#define PATH0_S20_R_5MDET_MASK_SB3_A2		0x4C58
#define PATH0_S20_R_5MDET_MASK_SB3_A2_M		0x200
#define PATH0_S20_R_5MDET_MODE_A2		0x4C58
#define PATH0_S20_R_5MDET_MODE_A2_M		0x400
#define PATH0_S20_R_IIR_PW_AVG_EN_A2		0x4C58
#define PATH0_S20_R_IIR_PW_AVG_EN_A2_M		0x800
#define PATH0_S20_R_SBF5M_EN_A2		0x4C58
#define PATH0_S20_R_SBF5M_EN_A2_M		0x1000
#define PATH1_R_ACI_DET_BKP1_A2		0x4C5C
#define PATH1_R_ACI_DET_BKP1_A2_M		0xFFFFFFFF
#define PATH1_R_ACI_DET_BKP2_A2		0x4C60
#define PATH1_R_ACI_DET_BKP2_A2_M		0xFFFFFFFF
#define PATH1_R_ACI_TH_DB_BW160_A2		0x4C64
#define PATH1_R_ACI_TH_DB_BW160_A2_M		0xFF
#define PATH1_R_ACI_TH_DB_BW20_A2		0x4C64
#define PATH1_R_ACI_TH_DB_BW20_A2_M		0xFF00
#define PATH1_R_ACI_TH_DB_BW40_A2		0x4C64
#define PATH1_R_ACI_TH_DB_BW40_A2_M		0xFF0000
#define PATH1_R_ACI_TH_DB_BW80_A2		0x4C64
#define PATH1_R_ACI_TH_DB_BW80_A2_M		0xFF000000
#define PATH1_R_LARGE_ACI_ACT_TH_BW160_A2		0x4C68
#define PATH1_R_LARGE_ACI_ACT_TH_BW160_A2_M		0xFF
#define PATH1_R_LARGE_ACI_ACT_TH_BW20_A2		0x4C68
#define PATH1_R_LARGE_ACI_ACT_TH_BW20_A2_M		0xFF00
#define PATH1_R_LARGE_ACI_ACT_TH_BW40_A2		0x4C68
#define PATH1_R_LARGE_ACI_ACT_TH_BW40_A2_M		0xFF0000
#define PATH1_R_LARGE_ACI_ACT_TH_BW80_A2		0x4C68
#define PATH1_R_LARGE_ACI_ACT_TH_BW80_A2_M		0xFF000000
#define PATH1_R_NORMAL_ACI_ACT_TH_BW160_A2		0x4C6C
#define PATH1_R_NORMAL_ACI_ACT_TH_BW160_A2_M		0xFF
#define PATH1_R_NORMAL_ACI_ACT_TH_BW20_A2		0x4C6C
#define PATH1_R_NORMAL_ACI_ACT_TH_BW20_A2_M		0xFF00
#define PATH1_R_NORMAL_ACI_ACT_TH_BW40_A2		0x4C6C
#define PATH1_R_NORMAL_ACI_ACT_TH_BW40_A2_M		0xFF0000
#define PATH1_R_NORMAL_ACI_ACT_TH_BW80_A2		0x4C6C
#define PATH1_R_NORMAL_ACI_ACT_TH_BW80_A2_M		0xFF000000
#define PATH1_R_LARGE_ACI_DB_A2		0x4C70
#define PATH1_R_LARGE_ACI_DB_A2_M		0x7F
#define PATH1_R_ACI_NRBW_OFST_BW160_A2		0x4C70
#define PATH1_R_ACI_NRBW_OFST_BW160_A2_M		0x780
#define PATH1_R_ACI_NRBW_OFST_BW20_A2		0x4C70
#define PATH1_R_ACI_NRBW_OFST_BW20_A2_M		0x7800
#define PATH1_R_ACI_NRBW_OFST_BW40_A2		0x4C70
#define PATH1_R_ACI_NRBW_OFST_BW40_A2_M		0x78000
#define PATH1_R_ACI_NRBW_OFST_BW80_A2		0x4C70
#define PATH1_R_ACI_NRBW_OFST_BW80_A2_M		0x780000
#define PATH1_R_IB_PW_DIFF_OFST_BW160_A2		0x4C70
#define PATH1_R_IB_PW_DIFF_OFST_BW160_A2_M		0x7800000
#define PATH1_R_IB_PW_DIFF_OFST_BW20_A2		0x4C70
#define PATH1_R_IB_PW_DIFF_OFST_BW20_A2_M		0x78000000
#define PATH1_R_ACI2SIG_SRC_SEL_A2		0x4C70
#define PATH1_R_ACI2SIG_SRC_SEL_A2_M		0x80000000
#define PATH1_R_IB_PW_DIFF_OFST_BW40_A2		0x4C74
#define PATH1_R_IB_PW_DIFF_OFST_BW40_A2_M		0xF
#define PATH1_R_IB_PW_DIFF_OFST_BW80_A2		0x4C74
#define PATH1_R_IB_PW_DIFF_OFST_BW80_A2_M		0xF0
#define PATH1_R_ACI_HIT_CNT_TH_A2		0x4C74
#define PATH1_R_ACI_HIT_CNT_TH_A2_M		0x700
#define PATH1_R_ACI_NRBW_OFST_EN_A2		0x4C74
#define PATH1_R_ACI_NRBW_OFST_EN_A2_M		0x800
#define PATH1_R_BYPASS_RFGC_EN_A2		0x4C74
#define PATH1_R_BYPASS_RFGC_EN_A2_M		0x1000
#define PATH1_R_A_G_LNA0_E_A2		0x4C78
#define PATH1_R_A_G_LNA0_E_A2_M		0xFF
#define PATH1_R_A_G_LNA1_E_A2		0x4C78
#define PATH1_R_A_G_LNA1_E_A2_M		0xFF00
#define PATH1_R_A_G_LNA2_E_A2		0x4C78
#define PATH1_R_A_G_LNA2_E_A2_M		0xFF0000
#define PATH1_R_A_G_LNA3_E_A2		0x4C78
#define PATH1_R_A_G_LNA3_E_A2_M		0xFF000000
#define PATH1_R_A_G_LNA4_E_A2		0x4C7C
#define PATH1_R_A_G_LNA4_E_A2_M		0xFF
#define PATH1_R_A_G_LNA5_E_A2		0x4C7C
#define PATH1_R_A_G_LNA5_E_A2_M		0xFF00
#define PATH1_R_A_G_LNA6_E_A2		0x4C7C
#define PATH1_R_A_G_LNA6_E_A2_M		0xFF0000
#define PATH1_R_G_G_LNA0_E_A2		0x4C7C
#define PATH1_R_G_G_LNA0_E_A2_M		0xFF000000
#define PATH1_R_G_G_LNA1_E_A2		0x4C80
#define PATH1_R_G_G_LNA1_E_A2_M		0xFF
#define PATH1_R_G_G_LNA2_E_A2		0x4C80
#define PATH1_R_G_G_LNA2_E_A2_M		0xFF00
#define PATH1_R_G_G_LNA3_E_A2		0x4C80
#define PATH1_R_G_G_LNA3_E_A2_M		0xFF0000
#define PATH1_R_G_G_LNA4_E_A2		0x4C80
#define PATH1_R_G_G_LNA4_E_A2_M		0xFF000000
#define PATH1_R_G_G_LNA5_E_A2		0x4C84
#define PATH1_R_G_G_LNA5_E_A2_M		0xFF
#define PATH1_R_G_G_LNA6_E_A2		0x4C84
#define PATH1_R_G_G_LNA6_E_A2_M		0xFF00
#define PATH1_R_ACI_NRBW_MASK_TH_A2		0x4C84
#define PATH1_R_ACI_NRBW_MASK_TH_A2_M		0xFF0000
#define PATH1_R_AGC_RESTART_PW_IB_A2		0x4C84
#define PATH1_R_AGC_RESTART_PW_IB_A2_M		0xFF000000
#define PATH1_R_ANT_DIV_TH_A2		0x4C88
#define PATH1_R_ANT_DIV_TH_A2_M		0xFF
#define PATH1_R_G_LNA_EFUSE_A2		0x4C88
#define PATH1_R_G_LNA_EFUSE_A2_M		0xFF00
#define PATH1_R_IGI_FOR_DIG_A2		0x4C88
#define PATH1_R_IGI_FOR_DIG_A2_M		0x7F0000
#define PATH1_R_AUX_ELNA0_GAIN_OFST_A2		0x4C88
#define PATH1_R_AUX_ELNA0_GAIN_OFST_A2_M		0x1F800000
#define PATH1_R_LNA_IDX_0_MAP_A2		0x4C88
#define PATH1_R_LNA_IDX_0_MAP_A2_M		0xE0000000
#define PATH1_R_AUX_ELNA1_GAIN_OFST_A2		0x4C8C
#define PATH1_R_AUX_ELNA1_GAIN_OFST_A2_M		0x3F
#define PATH1_R_AUX_LNA0_GAIN_OFST_A2		0x4C8C
#define PATH1_R_AUX_LNA0_GAIN_OFST_A2_M		0xFC0
#define PATH1_R_AUX_LNA1_GAIN_OFST_A2		0x4C8C
#define PATH1_R_AUX_LNA1_GAIN_OFST_A2_M		0x3F000
#define PATH1_R_AUX_LNA2_GAIN_OFST_A2		0x4C8C
#define PATH1_R_AUX_LNA2_GAIN_OFST_A2_M		0xFC0000
#define PATH1_R_AUX_LNA3_GAIN_OFST_A2		0x4C8C
#define PATH1_R_AUX_LNA3_GAIN_OFST_A2_M		0x3F000000
#define PATH1_R_LINEAR_STEP_LIM_BMODE_A2		0x4C8C
#define PATH1_R_LINEAR_STEP_LIM_BMODE_A2_M		0xC0000000
#define PATH1_R_AUX_LNA4_GAIN_OFST_A2		0x4C90
#define PATH1_R_AUX_LNA4_GAIN_OFST_A2_M		0x3F
#define PATH1_R_AUX_LNA5_GAIN_OFST_A2		0x4C90
#define PATH1_R_AUX_LNA5_GAIN_OFST_A2_M		0xFC0
#define PATH1_R_AUX_LNA6_GAIN_OFST_A2		0x4C90
#define PATH1_R_AUX_LNA6_GAIN_OFST_A2_M		0x3F000
#define PATH1_R_AUX_RXGAIN_OFST_A2		0x4C90
#define PATH1_R_AUX_RXGAIN_OFST_A2_M		0xFC0000
#define PATH1_R_AUX_TIA0_GAIN_OFST_A2		0x4C90
#define PATH1_R_AUX_TIA0_GAIN_OFST_A2_M		0x3F000000
#define PATH1_R_POST_PD_STEP_LIM_BMODE_A2		0x4C90
#define PATH1_R_POST_PD_STEP_LIM_BMODE_A2_M		0xC0000000
#define PATH1_R_AUX_TIA1_GAIN_OFST_A2		0x4C94
#define PATH1_R_AUX_TIA1_GAIN_OFST_A2_M		0x3F
#define PATH1_R_RXIDX_00_MAP_A2		0x4C94
#define PATH1_R_RXIDX_00_MAP_A2_M		0x7C0
#define PATH1_R_RXIDX_01_MAP_A2		0x4C94
#define PATH1_R_RXIDX_01_MAP_A2_M		0xF800
#define PATH1_R_RXIDX_02_MAP_A2		0x4C94
#define PATH1_R_RXIDX_02_MAP_A2_M		0x1F0000
#define PATH1_R_RXIDX_03_MAP_A2		0x4C94
#define PATH1_R_RXIDX_03_MAP_A2_M		0x3E00000
#define PATH1_R_RXIDX_04_MAP_A2		0x4C94
#define PATH1_R_RXIDX_04_MAP_A2_M		0x7C000000
#define PATH1_R_DIG_MODE_EN_A2		0x4C94
#define PATH1_R_DIG_MODE_EN_A2_M		0x80000000
#define PATH1_R_RXIDX_05_MAP_A2		0x4C98
#define PATH1_R_RXIDX_05_MAP_A2_M		0x1F
#define PATH1_R_RXIDX_06_MAP_A2		0x4C98
#define PATH1_R_RXIDX_06_MAP_A2_M		0x3E0
#define PATH1_R_RXIDX_07_MAP_A2		0x4C98
#define PATH1_R_RXIDX_07_MAP_A2_M		0x7C00
#define PATH1_R_RXIDX_08_MAP_A2		0x4C98
#define PATH1_R_RXIDX_08_MAP_A2_M		0xF8000
#define PATH1_R_RXIDX_09_MAP_A2		0x4C98
#define PATH1_R_RXIDX_09_MAP_A2_M		0x1F00000
#define PATH1_R_RXIDX_10_MAP_A2		0x4C98
#define PATH1_R_RXIDX_10_MAP_A2_M		0x3E000000
#define PATH1_R_POST_PD_STEP_MIN_BMODE_A2		0x4C98
#define PATH1_R_POST_PD_STEP_MIN_BMODE_A2_M		0xC0000000
#define PATH1_R_RXIDX_11_MAP_A2		0x4C9C
#define PATH1_R_RXIDX_11_MAP_A2_M		0x1F
#define PATH1_R_RXIDX_12_MAP_A2		0x4C9C
#define PATH1_R_RXIDX_12_MAP_A2_M		0x3E0
#define PATH1_R_RXIDX_13_MAP_A2		0x4C9C
#define PATH1_R_RXIDX_13_MAP_A2_M		0x7C00
#define PATH1_R_RXIDX_14_MAP_A2		0x4C9C
#define PATH1_R_RXIDX_14_MAP_A2_M		0xF8000
#define PATH1_R_RXIDX_15_MAP_A2		0x4C9C
#define PATH1_R_RXIDX_15_MAP_A2_M		0x1F00000
#define PATH1_R_RXIDX_16_MAP_A2		0x4C9C
#define PATH1_R_RXIDX_16_MAP_A2_M		0x3E000000
#define PATH1_R_SE_TIME_BMODE_A2		0x4C9C
#define PATH1_R_SE_TIME_BMODE_A2_M		0x40000000
#define PATH1_R_ACI_NRBW_MASK_EN_A2		0x4C9C
#define PATH1_R_ACI_NRBW_MASK_EN_A2_M		0x80000000
#define PATH1_R_RXIDX_17_MAP_A2		0x4CA0
#define PATH1_R_RXIDX_17_MAP_A2_M		0x1F
#define PATH1_R_RXIDX_18_MAP_A2		0x4CA0
#define PATH1_R_RXIDX_18_MAP_A2_M		0x3E0
#define PATH1_R_RXIDX_19_MAP_A2		0x4CA0
#define PATH1_R_RXIDX_19_MAP_A2_M		0x7C00
#define PATH1_R_RXIDX_20_MAP_A2		0x4CA0
#define PATH1_R_RXIDX_20_MAP_A2_M		0xF8000
#define PATH1_R_RXIDX_21_MAP_A2		0x4CA0
#define PATH1_R_RXIDX_21_MAP_A2_M		0x1F00000
#define PATH1_R_RXIDX_22_MAP_A2		0x4CA0
#define PATH1_R_RXIDX_22_MAP_A2_M		0x3E000000
#define PATH1_R_AGC_RESTART_TH_TBL_EN_A2		0x4CA0
#define PATH1_R_AGC_RESTART_TH_TBL_EN_A2_M		0x40000000
#define PATH1_R_ANT_DIV_EN_A2		0x4CA0
#define PATH1_R_ANT_DIV_EN_A2_M		0x80000000
#define PATH1_R_RXIDX_23_MAP_A2		0x4CA4
#define PATH1_R_RXIDX_23_MAP_A2_M		0x1F
#define PATH1_R_RXIDX_24_MAP_A2		0x4CA4
#define PATH1_R_RXIDX_24_MAP_A2_M		0x3E0
#define PATH1_R_RXIDX_25_MAP_A2		0x4CA4
#define PATH1_R_RXIDX_25_MAP_A2_M		0x7C00
#define PATH1_R_RXIDX_26_MAP_A2		0x4CA4
#define PATH1_R_RXIDX_26_MAP_A2_M		0xF8000
#define PATH1_R_RXIDX_27_MAP_A2		0x4CA4
#define PATH1_R_RXIDX_27_MAP_A2_M		0x1F00000
#define PATH1_R_RXIDX_28_MAP_A2		0x4CA4
#define PATH1_R_RXIDX_28_MAP_A2_M		0x3E000000
#define PATH1_R_AUX_ANT_EN_A2		0x4CA4
#define PATH1_R_AUX_ANT_EN_A2_M		0x40000000
#define PATH1_R_DCCL_ALPHA_BMODE_EN_A2		0x4CA4
#define PATH1_R_DCCL_ALPHA_BMODE_EN_A2_M		0x80000000
#define PATH1_R_RXIDX_29_MAP_A2		0x4CA8
#define PATH1_R_RXIDX_29_MAP_A2_M		0x1F
#define PATH1_R_RXIDX_30_MAP_A2		0x4CA8
#define PATH1_R_RXIDX_30_MAP_A2_M		0x3E0
#define PATH1_R_RXIDX_31_MAP_A2		0x4CA8
#define PATH1_R_RXIDX_31_MAP_A2_M		0x7C00
#define PATH1_R_AGC_RESTART_TH_IB_CBW160_A2		0x4CA8
#define PATH1_R_AGC_RESTART_TH_IB_CBW160_A2_M		0x78000
#define PATH1_R_AGC_RESTART_TH_IB_CBW20_A2		0x4CA8
#define PATH1_R_AGC_RESTART_TH_IB_CBW20_A2_M		0x780000
#define PATH1_R_AGC_RESTART_TH_IB_CBW40_A2		0x4CA8
#define PATH1_R_AGC_RESTART_TH_IB_CBW40_A2_M		0x7800000
#define PATH1_R_AGC_RESTART_TH_IB_CBW80_A2		0x4CA8
#define PATH1_R_AGC_RESTART_TH_IB_CBW80_A2_M		0x78000000
#define PATH1_R_ELNA_GAIN_OFST_EN_A2		0x4CA8
#define PATH1_R_ELNA_GAIN_OFST_EN_A2_M		0x80000000
#define PATH1_R_AGC_RESTART_TH_IB_L_A2		0x4CAC
#define PATH1_R_AGC_RESTART_TH_IB_L_A2_M		0xF
#define PATH1_R_AGC_RESTART_TH_WB_CBW160_A2		0x4CAC
#define PATH1_R_AGC_RESTART_TH_WB_CBW160_A2_M		0xF0
#define PATH1_R_AGC_RESTART_TH_WB_CBW20_A2		0x4CAC
#define PATH1_R_AGC_RESTART_TH_WB_CBW20_A2_M		0xF00
#define PATH1_R_AGC_RESTART_TH_WB_CBW40_A2		0x4CAC
#define PATH1_R_AGC_RESTART_TH_WB_CBW40_A2_M		0xF000
#define PATH1_R_AGC_RESTART_TH_WB_CBW80_A2		0x4CAC
#define PATH1_R_AGC_RESTART_TH_WB_CBW80_A2_M		0xF0000
#define PATH1_R_AGC_RESTART_TH_WB_L_A2		0x4CAC
#define PATH1_R_AGC_RESTART_TH_WB_L_A2_M		0xF00000
#define PATH1_R_AUX_ANT_TH_A2		0x4CAC
#define PATH1_R_AUX_ANT_TH_A2_M		0xF000000
#define PATH1_R_DCCL_ALPHA_BMODE_A2		0x4CAC
#define PATH1_R_DCCL_ALPHA_BMODE_A2_M		0xF0000000
#define PATH1_R_LNA_IDX_1_MAP_A2		0x4CB0
#define PATH1_R_LNA_IDX_1_MAP_A2_M		0x7
#define PATH1_R_LNA_IDX_2_MAP_A2		0x4CB0
#define PATH1_R_LNA_IDX_2_MAP_A2_M		0x38
#define PATH1_R_LNA_IDX_3_MAP_A2		0x4CB0
#define PATH1_R_LNA_IDX_3_MAP_A2_M		0x1C0
#define PATH1_R_LNA_IDX_4_MAP_A2		0x4CB0
#define PATH1_R_LNA_IDX_4_MAP_A2_M		0xE00
#define PATH1_R_LNA_IDX_5_MAP_A2		0x4CB0
#define PATH1_R_LNA_IDX_5_MAP_A2_M		0x7000
#define PATH1_R_LNA_IDX_6_MAP_A2		0x4CB0
#define PATH1_R_LNA_IDX_6_MAP_A2_M		0x38000
#define PATH1_R_TOTAL_STEP_LIM_BMODE_A2		0x4CB0
#define PATH1_R_TOTAL_STEP_LIM_BMODE_A2_M		0x1C0000
#define PATH1_R_ELNA_IDX_0_MAP_A2		0x4CB0
#define PATH1_R_ELNA_IDX_0_MAP_A2_M		0x200000
#define PATH1_R_ELNA_IDX_1_MAP_A2		0x4CB0
#define PATH1_R_ELNA_IDX_1_MAP_A2_M		0x400000
#define PATH1_R_FIRST_DONE_EARLY_END_A2		0x4CB0
#define PATH1_R_FIRST_DONE_EARLY_END_A2_M		0x800000
#define PATH1_R_GAIN_IDX_MAP_EN_A2		0x4CB0
#define PATH1_R_GAIN_IDX_MAP_EN_A2_M		0x1000000
#define PATH1_R_RXBYPASS_EN_A2		0x4CB0
#define PATH1_R_RXBYPASS_EN_A2_M		0x2000000
#define PATH1_R_TIA_IDX_0_MAP_A2		0x4CB0
#define PATH1_R_TIA_IDX_0_MAP_A2_M		0x4000000
#define PATH1_R_TIA_IDX_1_MAP_A2		0x4CB0
#define PATH1_R_TIA_IDX_1_MAP_A2_M		0x8000000
#define PATH1_R_TIA_SHRINK_0_MAP_A2		0x4CB0
#define PATH1_R_TIA_SHRINK_0_MAP_A2_M		0x10000000
#define PATH1_R_TIA_SHRINK_1_MAP_A2		0x4CB0
#define PATH1_R_TIA_SHRINK_1_MAP_A2_M		0x20000000
#define PATH1_R_DCCL_SYNC_BKP1_A2		0x4CB4
#define PATH1_R_DCCL_SYNC_BKP1_A2_M		0xFFFFFFFF
#define PATH1_R_DCCL_SYNC_BKP2_A2		0x4CB8
#define PATH1_R_DCCL_SYNC_BKP2_A2_M		0xFFFFFFFF
#define PATH1_R_ALPHA_END_IDX_A2		0x4CBC
#define PATH1_R_ALPHA_END_IDX_A2_M		0xF
#define PATH1_R_ALPHA_START_IDX_A2		0x4CBC
#define PATH1_R_ALPHA_START_IDX_A2_M		0xF0
#define PATH1_R_TIME_CONST_IDX_A2		0x4CBC
#define PATH1_R_TIME_CONST_IDX_A2_M		0x700
#define PATH1_R_RXFIR_BKP_A2		0x4CC0
#define PATH1_R_RXFIR_BKP_A2_M		0xFFFFFFFF
#define PATH1_R_FORCE_FIR_TYPE_A2		0x4CC4
#define PATH1_R_FORCE_FIR_TYPE_A2_M		0x3
#define PATH1_R_CCK_CCA_SHRINK_EN_A2		0x4CC4
#define PATH1_R_CCK_CCA_SHRINK_EN_A2_M		0x4
#define PATH1_R_FIR_TYPE_ACI_DET_A2		0x4CC4
#define PATH1_R_FIR_TYPE_ACI_DET_A2_M		0x8
#define PATH1_R_FIR_TYPE_INIT_A2		0x4CC4
#define PATH1_R_FIR_TYPE_INIT_A2_M		0x10
#define PATH1_P20_R_L1_CFO_CMP_EN_A2		0x4CC8
#define PATH1_P20_R_L1_CFO_CMP_EN_A2_M		0x1
#define PATH1_S20_R_L1_CFO_CMP_EN_A2		0x4CCC
#define PATH1_S20_R_L1_CFO_CMP_EN_A2_M		0x1
#define PATH1_NOTCH_R_NBI_NOTCH_BKP1_A2		0x4CD0
#define PATH1_NOTCH_R_NBI_NOTCH_BKP1_A2_M		0xFFFFFFFF
#define PATH1_NOTCH_R_NBI_NOTCH_BKP2_A2		0x4CD4
#define PATH1_NOTCH_R_NBI_NOTCH_BKP2_A2_M		0xFFFFFFFF
#define PATH1_NOTCH_R_NBI_IDX_A2		0x4CD8
#define PATH1_NOTCH_R_NBI_IDX_A2_M		0xFF
#define PATH1_NOTCH_R_CORNER_IDX_A2		0x4CD8
#define PATH1_NOTCH_R_CORNER_IDX_A2_M		0x300
#define PATH1_NOTCH_R_NBI_FRAC_IDX_A2		0x4CD8
#define PATH1_NOTCH_R_NBI_FRAC_IDX_A2_M		0xC00
#define PATH1_NOTCH_R_NBI_NOTCH_EN_A2		0x4CD8
#define PATH1_NOTCH_R_NBI_NOTCH_EN_A2_M		0x1000
#define PATH1_NOTCH2_NOTCH_R_NBI_NOTCH_BKP1_A2		0x4CDC
#define PATH1_NOTCH2_NOTCH_R_NBI_NOTCH_BKP1_A2_M		0xFFFFFFFF
#define PATH1_NOTCH2_NOTCH_R_NBI_NOTCH_BKP2_A2		0x4CE0
#define PATH1_NOTCH2_NOTCH_R_NBI_NOTCH_BKP2_A2_M		0xFFFFFFFF
#define PATH1_NOTCH2_NOTCH_R_NBI_IDX_A2		0x4CE4
#define PATH1_NOTCH2_NOTCH_R_NBI_IDX_A2_M		0xFF
#define PATH1_NOTCH2_NOTCH_R_CORNER_IDX_A2		0x4CE4
#define PATH1_NOTCH2_NOTCH_R_CORNER_IDX_A2_M		0x300
#define PATH1_NOTCH2_NOTCH_R_NBI_FRAC_IDX_A2		0x4CE4
#define PATH1_NOTCH2_NOTCH_R_NBI_FRAC_IDX_A2_M		0xC00
#define PATH1_NOTCH2_NOTCH_R_NBI_NOTCH_EN_A2		0x4CE4
#define PATH1_NOTCH2_NOTCH_R_NBI_NOTCH_EN_A2_M		0x1000
#define PATH1_P20_R_DAGC_EXTRA_SETTLING_TIME_A2		0x4CE8
#define PATH1_P20_R_DAGC_EXTRA_SETTLING_TIME_A2_M		0x7
#define PATH1_P20_R_DAGC_SETTLING_TIME_A2		0x4CE8
#define PATH1_P20_R_DAGC_SETTLING_TIME_A2_M		0x18
#define PATH1_P20_R_FOLLOW_BY_PAGCUGC_EN_A2		0x4CE8
#define PATH1_P20_R_FOLLOW_BY_PAGCUGC_EN_A2_M		0x20
#define PATH1_P20_R_PW_EST_SHORT_TIME_FAGC_A2		0x4CE8
#define PATH1_P20_R_PW_EST_SHORT_TIME_FAGC_A2_M		0x40
#define PATH1_P20_R_PW_EST_TIME_FAGC_A2		0x4CE8
#define PATH1_P20_R_PW_EST_TIME_FAGC_A2_M		0x80
#define PATH1_P20_R_PW_EST_TIME_PAGC_A2		0x4CE8
#define PATH1_P20_R_PW_EST_TIME_PAGC_A2_M		0x100
#define PATH1_P20_R_PW_EST_TIME_RFGC_A2		0x4CE8
#define PATH1_P20_R_PW_EST_TIME_RFGC_A2_M		0x200
#define PATH1_P20_R_SDAGC_EN_A2		0x4CE8
#define PATH1_P20_R_SDAGC_EN_A2_M		0x400
#define PATH1_S20_R_DAGC_EXTRA_SETTLING_TIME_A2		0x4CEC
#define PATH1_S20_R_DAGC_EXTRA_SETTLING_TIME_A2_M		0x7
#define PATH1_S20_R_DAGC_SETTLING_TIME_A2		0x4CEC
#define PATH1_S20_R_DAGC_SETTLING_TIME_A2_M		0x18
#define PATH1_S20_R_FOLLOW_BY_PAGCUGC_EN_A2		0x4CEC
#define PATH1_S20_R_FOLLOW_BY_PAGCUGC_EN_A2_M		0x20
#define PATH1_S20_R_PW_EST_SHORT_TIME_FAGC_A2		0x4CEC
#define PATH1_S20_R_PW_EST_SHORT_TIME_FAGC_A2_M		0x40
#define PATH1_S20_R_PW_EST_TIME_FAGC_A2		0x4CEC
#define PATH1_S20_R_PW_EST_TIME_FAGC_A2_M		0x80
#define PATH1_S20_R_PW_EST_TIME_PAGC_A2		0x4CEC
#define PATH1_S20_R_PW_EST_TIME_PAGC_A2_M		0x100
#define PATH1_S20_R_PW_EST_TIME_RFGC_A2		0x4CEC
#define PATH1_S20_R_PW_EST_TIME_RFGC_A2_M		0x200
#define PATH1_S20_R_SDAGC_EN_A2		0x4CEC
#define PATH1_S20_R_SDAGC_EN_A2_M		0x400
#define PATH1_S40_1_R_DAGC_EXTRA_SETTLING_TIME_A2		0x4CF0
#define PATH1_S40_1_R_DAGC_EXTRA_SETTLING_TIME_A2_M		0x7
#define PATH1_S40_1_R_DAGC_SETTLING_TIME_A2		0x4CF0
#define PATH1_S40_1_R_DAGC_SETTLING_TIME_A2_M		0x18
#define PATH1_S40_1_R_FOLLOW_BY_PAGCUGC_EN_A2		0x4CF0
#define PATH1_S40_1_R_FOLLOW_BY_PAGCUGC_EN_A2_M		0x20
#define PATH1_S40_1_R_PW_EST_SHORT_TIME_FAGC_A2		0x4CF0
#define PATH1_S40_1_R_PW_EST_SHORT_TIME_FAGC_A2_M		0x40
#define PATH1_S40_1_R_PW_EST_TIME_FAGC_A2		0x4CF0
#define PATH1_S40_1_R_PW_EST_TIME_FAGC_A2_M		0x80
#define PATH1_S40_1_R_PW_EST_TIME_PAGC_A2		0x4CF0
#define PATH1_S40_1_R_PW_EST_TIME_PAGC_A2_M		0x100
#define PATH1_S40_1_R_PW_EST_TIME_RFGC_A2		0x4CF0
#define PATH1_S40_1_R_PW_EST_TIME_RFGC_A2_M		0x200
#define PATH1_S40_1_R_SDAGC_EN_A2		0x4CF0
#define PATH1_S40_1_R_SDAGC_EN_A2_M		0x400
#define PATH1_S40_2_R_DAGC_EXTRA_SETTLING_TIME_A2		0x4CF4
#define PATH1_S40_2_R_DAGC_EXTRA_SETTLING_TIME_A2_M		0x7
#define PATH1_S40_2_R_DAGC_SETTLING_TIME_A2		0x4CF4
#define PATH1_S40_2_R_DAGC_SETTLING_TIME_A2_M		0x18
#define PATH1_S40_2_R_FOLLOW_BY_PAGCUGC_EN_A2		0x4CF4
#define PATH1_S40_2_R_FOLLOW_BY_PAGCUGC_EN_A2_M		0x20
#define PATH1_S40_2_R_PW_EST_SHORT_TIME_FAGC_A2		0x4CF4
#define PATH1_S40_2_R_PW_EST_SHORT_TIME_FAGC_A2_M		0x40
#define PATH1_S40_2_R_PW_EST_TIME_FAGC_A2		0x4CF4
#define PATH1_S40_2_R_PW_EST_TIME_FAGC_A2_M		0x80
#define PATH1_S40_2_R_PW_EST_TIME_PAGC_A2		0x4CF4
#define PATH1_S40_2_R_PW_EST_TIME_PAGC_A2_M		0x100
#define PATH1_S40_2_R_PW_EST_TIME_RFGC_A2		0x4CF4
#define PATH1_S40_2_R_PW_EST_TIME_RFGC_A2_M		0x200
#define PATH1_S40_2_R_SDAGC_EN_A2		0x4CF4
#define PATH1_S40_2_R_SDAGC_EN_A2_M		0x400
#define PATH1_S80_1_R_DAGC_EXTRA_SETTLING_TIME_A2		0x4CF8
#define PATH1_S80_1_R_DAGC_EXTRA_SETTLING_TIME_A2_M		0x7
#define PATH1_S80_1_R_DAGC_SETTLING_TIME_A2		0x4CF8
#define PATH1_S80_1_R_DAGC_SETTLING_TIME_A2_M		0x18
#define PATH1_S80_1_R_FOLLOW_BY_PAGCUGC_EN_A2		0x4CF8
#define PATH1_S80_1_R_FOLLOW_BY_PAGCUGC_EN_A2_M		0x20
#define PATH1_S80_1_R_PW_EST_SHORT_TIME_FAGC_A2		0x4CF8
#define PATH1_S80_1_R_PW_EST_SHORT_TIME_FAGC_A2_M		0x40
#define PATH1_S80_1_R_PW_EST_TIME_FAGC_A2		0x4CF8
#define PATH1_S80_1_R_PW_EST_TIME_FAGC_A2_M		0x80
#define PATH1_S80_1_R_PW_EST_TIME_PAGC_A2		0x4CF8
#define PATH1_S80_1_R_PW_EST_TIME_PAGC_A2_M		0x100
#define PATH1_S80_1_R_PW_EST_TIME_RFGC_A2		0x4CF8
#define PATH1_S80_1_R_PW_EST_TIME_RFGC_A2_M		0x200
#define PATH1_S80_1_R_SDAGC_EN_A2		0x4CF8
#define PATH1_S80_1_R_SDAGC_EN_A2_M		0x400
#define PATH1_S80_2_R_DAGC_EXTRA_SETTLING_TIME_A2		0x4CFC
#define PATH1_S80_2_R_DAGC_EXTRA_SETTLING_TIME_A2_M		0x7
#define PATH1_S80_2_R_DAGC_SETTLING_TIME_A2		0x4CFC
#define PATH1_S80_2_R_DAGC_SETTLING_TIME_A2_M		0x18
#define PATH1_S80_2_R_FOLLOW_BY_PAGCUGC_EN_A2		0x4CFC
#define PATH1_S80_2_R_FOLLOW_BY_PAGCUGC_EN_A2_M		0x20
#define PATH1_S80_2_R_PW_EST_SHORT_TIME_FAGC_A2		0x4CFC
#define PATH1_S80_2_R_PW_EST_SHORT_TIME_FAGC_A2_M		0x40
#define PATH1_S80_2_R_PW_EST_TIME_FAGC_A2		0x4CFC
#define PATH1_S80_2_R_PW_EST_TIME_FAGC_A2_M		0x80
#define PATH1_S80_2_R_PW_EST_TIME_PAGC_A2		0x4CFC
#define PATH1_S80_2_R_PW_EST_TIME_PAGC_A2_M		0x100
#define PATH1_S80_2_R_PW_EST_TIME_RFGC_A2		0x4CFC
#define PATH1_S80_2_R_PW_EST_TIME_RFGC_A2_M		0x200
#define PATH1_S80_2_R_SDAGC_EN_A2		0x4CFC
#define PATH1_S80_2_R_SDAGC_EN_A2_M		0x400
#define PATH1_S80_3_R_DAGC_EXTRA_SETTLING_TIME_A2		0x4D00
#define PATH1_S80_3_R_DAGC_EXTRA_SETTLING_TIME_A2_M		0x7
#define PATH1_S80_3_R_DAGC_SETTLING_TIME_A2		0x4D00
#define PATH1_S80_3_R_DAGC_SETTLING_TIME_A2_M		0x18
#define PATH1_S80_3_R_FOLLOW_BY_PAGCUGC_EN_A2		0x4D00
#define PATH1_S80_3_R_FOLLOW_BY_PAGCUGC_EN_A2_M		0x20
#define PATH1_S80_3_R_PW_EST_SHORT_TIME_FAGC_A2		0x4D00
#define PATH1_S80_3_R_PW_EST_SHORT_TIME_FAGC_A2_M		0x40
#define PATH1_S80_3_R_PW_EST_TIME_FAGC_A2		0x4D00
#define PATH1_S80_3_R_PW_EST_TIME_FAGC_A2_M		0x80
#define PATH1_S80_3_R_PW_EST_TIME_PAGC_A2		0x4D00
#define PATH1_S80_3_R_PW_EST_TIME_PAGC_A2_M		0x100
#define PATH1_S80_3_R_PW_EST_TIME_RFGC_A2		0x4D00
#define PATH1_S80_3_R_PW_EST_TIME_RFGC_A2_M		0x200
#define PATH1_S80_3_R_SDAGC_EN_A2		0x4D00
#define PATH1_S80_3_R_SDAGC_EN_A2_M		0x400
#define PATH1_S80_4_R_DAGC_EXTRA_SETTLING_TIME_A2		0x4D04
#define PATH1_S80_4_R_DAGC_EXTRA_SETTLING_TIME_A2_M		0x7
#define PATH1_S80_4_R_DAGC_SETTLING_TIME_A2		0x4D04
#define PATH1_S80_4_R_DAGC_SETTLING_TIME_A2_M		0x18
#define PATH1_S80_4_R_FOLLOW_BY_PAGCUGC_EN_A2		0x4D04
#define PATH1_S80_4_R_FOLLOW_BY_PAGCUGC_EN_A2_M		0x20
#define PATH1_S80_4_R_PW_EST_SHORT_TIME_FAGC_A2		0x4D04
#define PATH1_S80_4_R_PW_EST_SHORT_TIME_FAGC_A2_M		0x40
#define PATH1_S80_4_R_PW_EST_TIME_FAGC_A2		0x4D04
#define PATH1_S80_4_R_PW_EST_TIME_FAGC_A2_M		0x80
#define PATH1_S80_4_R_PW_EST_TIME_PAGC_A2		0x4D04
#define PATH1_S80_4_R_PW_EST_TIME_PAGC_A2_M		0x100
#define PATH1_S80_4_R_PW_EST_TIME_RFGC_A2		0x4D04
#define PATH1_S80_4_R_PW_EST_TIME_RFGC_A2_M		0x200
#define PATH1_S80_4_R_SDAGC_EN_A2		0x4D04
#define PATH1_S80_4_R_SDAGC_EN_A2_M		0x400
#define PATH1_R_5MDET_BKP1_A2		0x4D08
#define PATH1_R_5MDET_BKP1_A2_M		0xFFFFFFFF
#define PATH1_R_5MDET_BKP2_A2		0x4D0C
#define PATH1_R_5MDET_BKP2_A2_M		0xFFFFFFFF
#define PATH1_R_5MDET_TH_DB_A2		0x4D10
#define PATH1_R_5MDET_TH_DB_A2_M		0x3F
#define PATH1_R_5MDET_MASK_SB0_A2		0x4D10
#define PATH1_R_5MDET_MASK_SB0_A2_M		0x40
#define PATH1_R_5MDET_MASK_SB1_A2		0x4D10
#define PATH1_R_5MDET_MASK_SB1_A2_M		0x80
#define PATH1_R_5MDET_MASK_SB2_A2		0x4D10
#define PATH1_R_5MDET_MASK_SB2_A2_M		0x100
#define PATH1_R_5MDET_MASK_SB3_A2		0x4D10
#define PATH1_R_5MDET_MASK_SB3_A2_M		0x200
#define PATH1_R_5MDET_MODE_A2		0x4D10
#define PATH1_R_5MDET_MODE_A2_M		0x400
#define PATH1_R_IIR_PW_AVG_EN_A2		0x4D10
#define PATH1_R_IIR_PW_AVG_EN_A2_M		0x800
#define PATH1_R_SBF5M_EN_A2		0x4D10
#define PATH1_R_SBF5M_EN_A2_M		0x1000
#define PATH1_S20_R_5MDET_BKP1_A2		0x4D14
#define PATH1_S20_R_5MDET_BKP1_A2_M		0xFFFFFFFF
#define PATH1_S20_R_5MDET_BKP2_A2		0x4D18
#define PATH1_S20_R_5MDET_BKP2_A2_M		0xFFFFFFFF
#define PATH1_S20_R_5MDET_TH_DB_A2		0x4D1C
#define PATH1_S20_R_5MDET_TH_DB_A2_M		0x3F
#define PATH1_S20_R_5MDET_MASK_SB0_A2		0x4D1C
#define PATH1_S20_R_5MDET_MASK_SB0_A2_M		0x40
#define PATH1_S20_R_5MDET_MASK_SB1_A2		0x4D1C
#define PATH1_S20_R_5MDET_MASK_SB1_A2_M		0x80
#define PATH1_S20_R_5MDET_MASK_SB2_A2		0x4D1C
#define PATH1_S20_R_5MDET_MASK_SB2_A2_M		0x100
#define PATH1_S20_R_5MDET_MASK_SB3_A2		0x4D1C
#define PATH1_S20_R_5MDET_MASK_SB3_A2_M		0x200
#define PATH1_S20_R_5MDET_MODE_A2		0x4D1C
#define PATH1_S20_R_5MDET_MODE_A2_M		0x400
#define PATH1_S20_R_IIR_PW_AVG_EN_A2		0x4D1C
#define PATH1_S20_R_IIR_PW_AVG_EN_A2_M		0x800
#define PATH1_S20_R_SBF5M_EN_A2		0x4D1C
#define PATH1_S20_R_SBF5M_EN_A2_M		0x1000
#define ALPHA_EN_A2		0x4D20
#define ALPHA_EN_A2_M		0x1
#define POP_DB_DIFF_H_A2		0x4D24
#define POP_DB_DIFF_H_A2_M		0x3F
#define POP_DB_DIFF_L_A2		0x4D24
#define POP_DB_DIFF_L_A2_M		0xFC0
#define POP_HOLD_A2		0x4D24
#define POP_HOLD_A2_M		0xF000
#define POP_COUNT_CHK_A2		0x4D24
#define POP_COUNT_CHK_A2_M		0x70000
#define POP_COUNT_MAX_H_A2		0x4D24
#define POP_COUNT_MAX_H_A2_M		0x380000
#define POP_COUNT_MAX_L_A2		0x4D24
#define POP_COUNT_MAX_L_A2_M		0x1C00000
#define HIGH_ALPHA_STEP_A2		0x4D24
#define HIGH_ALPHA_STEP_A2_M		0x6000000
#define LOW_ALPHA_STEP_A2		0x4D24
#define LOW_ALPHA_STEP_A2_M		0x18000000
#define POP_DIFF_OPT_A2		0x4D24
#define POP_DIFF_OPT_A2_M		0x60000000
#define POP_PATH_SELC_IDX_A2		0x4D28
#define POP_PATH_SELC_IDX_A2_M		0x3
#define POP_PATH_SELC_OPT_A2		0x4D28
#define POP_PATH_SELC_OPT_A2_M		0xC
#define BW_INDSEG0R_CBW160_HIGH_PIN_TH_BWD_A2		0x4D2C
#define BW_INDSEG0R_CBW160_HIGH_PIN_TH_BWD_A2_M		0x1F
#define BW_INDSEG0R_CBW160_LOW_PIN_TH_BW_A2		0x4D2C
#define BW_INDSEG0R_CBW160_LOW_PIN_TH_BW_A2_M		0x3E0
#define BW_INDSEG0R_SUB20_INDICATOR_TH_160_NRX1_A2		0x4D2C
#define BW_INDSEG0R_SUB20_INDICATOR_TH_160_NRX1_A2_M		0x7C00
#define BW_INDSEG0R_SUB20_INDICATOR_TH_160_NRX2_A2		0x4D2C
#define BW_INDSEG0R_SUB20_INDICATOR_TH_160_NRX2_A2_M		0xF8000
#define BW_INDSEG0R_BW_GAIN_CHK_EN_TB_A2		0x4D2C
#define BW_INDSEG0R_BW_GAIN_CHK_EN_TB_A2_M		0x100000
#define SEG0R_TW_DFS_EN_A2		0x4D30
#define SEG0R_TW_DFS_EN_A2_M		0x1
#define SEG0R_DC_HIGH_TH_160_NRX1_A2		0x4D34
#define SEG0R_DC_HIGH_TH_160_NRX1_A2_M		0xF
#define SEG0R_DC_HIGH_TH_160_NRX2_A2		0x4D34
#define SEG0R_DC_HIGH_TH_160_NRX2_A2_M		0xF0
#define SEG0R_DC_LOW_TH_160_NRX1_A2		0x4D34
#define SEG0R_DC_LOW_TH_160_NRX1_A2_M		0xF00
#define SEG0R_DC_LOW_TH_160_NRX2_A2		0x4D34
#define SEG0R_DC_LOW_TH_160_NRX2_A2_M		0xF000
#define SEG0R_DC_TH_OFST_A2		0x4D34
#define SEG0R_DC_TH_OFST_A2_M		0xF0000
#define SEG0R_DCFI_HIGH_TH_160_NRX1_A2		0x4D34
#define SEG0R_DCFI_HIGH_TH_160_NRX1_A2_M		0xF00000
#define SEG0R_DCFI_HIGH_TH_160_NRX2_A2		0x4D34
#define SEG0R_DCFI_HIGH_TH_160_NRX2_A2_M		0xF000000
#define SEG0R_DCFI_LOW_TH_160_NRX1_A2		0x4D34
#define SEG0R_DCFI_LOW_TH_160_NRX1_A2_M		0xF0000000
#define SEG0R_DCFI_LOW_TH_160_NRX2_A2		0x4D38
#define SEG0R_DCFI_LOW_TH_160_NRX2_A2_M		0xF
#define SEG0R_DCFI_TH_OFST_A2		0x4D38
#define SEG0R_DCFI_TH_OFST_A2_M		0xF0
#define SEG0R_DCPR_HIGH_TH_20_NRX1_A2		0x4D38
#define SEG0R_DCPR_HIGH_TH_20_NRX1_A2_M		0xF00
#define SEG0R_DCPR_HIGH_TH_20_NRX2_A2		0x4D38
#define SEG0R_DCPR_HIGH_TH_20_NRX2_A2_M		0xF000
#define SEG0R_DCPR_HIGH_TH_40_NRX1_A2		0x4D38
#define SEG0R_DCPR_HIGH_TH_40_NRX1_A2_M		0xF0000
#define SEG0R_DCPR_HIGH_TH_40_NRX2_A2		0x4D38
#define SEG0R_DCPR_HIGH_TH_40_NRX2_A2_M		0xF00000
#define SEG0R_DCPR_HIGH_TH_80_NRX1_A2		0x4D38
#define SEG0R_DCPR_HIGH_TH_80_NRX1_A2_M		0xF000000
#define SEG0R_DCPR_HIGH_TH_80_NRX2_A2		0x4D38
#define SEG0R_DCPR_HIGH_TH_80_NRX2_A2_M		0xF0000000
#define SEG0R_DCPR_HIGH_TH_80P80_NRX1_A2		0x4D3C
#define SEG0R_DCPR_HIGH_TH_80P80_NRX1_A2_M		0xF
#define SEG0R_DCPR_HIGH_TH_80P80_NRX2_A2		0x4D3C
#define SEG0R_DCPR_HIGH_TH_80P80_NRX2_A2_M		0xF0
#define SEG0R_DCPR_LOW_TH_20_NRX1_A2		0x4D3C
#define SEG0R_DCPR_LOW_TH_20_NRX1_A2_M		0xF00
#define SEG0R_DCPR_LOW_TH_20_NRX2_A2		0x4D3C
#define SEG0R_DCPR_LOW_TH_20_NRX2_A2_M		0xF000
#define SEG0R_DCPR_LOW_TH_40_NRX1_A2		0x4D3C
#define SEG0R_DCPR_LOW_TH_40_NRX1_A2_M		0xF0000
#define SEG0R_DCPR_LOW_TH_40_NRX2_A2		0x4D3C
#define SEG0R_DCPR_LOW_TH_40_NRX2_A2_M		0xF00000
#define SEG0R_DCPR_LOW_TH_80_NRX1_A2		0x4D3C
#define SEG0R_DCPR_LOW_TH_80_NRX1_A2_M		0xF000000
#define SEG0R_DCPR_LOW_TH_80_NRX2_A2		0x4D3C
#define SEG0R_DCPR_LOW_TH_80_NRX2_A2_M		0xF0000000
#define SEG0R_DCPR_LOW_TH_80P80_NRX1_A2		0x4D40
#define SEG0R_DCPR_LOW_TH_80P80_NRX1_A2_M		0xF
#define SEG0R_DCPR_LOW_TH_80P80_NRX2_A2		0x4D40
#define SEG0R_DCPR_LOW_TH_80P80_NRX2_A2_M		0xF0
#define SEG0R_DCPR_RST_TH_A2		0x4D40
#define SEG0R_DCPR_RST_TH_A2_M		0xF00
#define SEG0R_DCPR_COUNT_MAX_A2		0x4D40
#define SEG0R_DCPR_COUNT_MAX_A2_M		0x3000
#define SEG0R_DCPR_RESEARCH_COUNT_MAX_A2		0x4D40
#define SEG0R_DCPR_RESEARCH_COUNT_MAX_A2_M		0xC000
#define SEG0R_DCPR_RST_COUNT_MAX_A2		0x4D40
#define SEG0R_DCPR_RST_COUNT_MAX_A2_M		0x30000
#define SEG0R_CBW160_LOW_PIN_TH_FINE_TUNE_A2		0x4D44
#define SEG0R_CBW160_LOW_PIN_TH_FINE_TUNE_A2_M		0x1F
#define SEG0R_DC_MAX_RATIO_160_NRX1_A2		0x4D44
#define SEG0R_DC_MAX_RATIO_160_NRX1_A2_M		0x1E0
#define SEG0R_DC_MAX_RATIO_160_NRX2_A2		0x4D44
#define SEG0R_DC_MAX_RATIO_160_NRX2_A2_M		0x1E00
#define PROCSEG0R_ADV_SINR_WGT_160_NRX1_A2		0x4D48
#define PROCSEG0R_ADV_SINR_WGT_160_NRX1_A2_M		0x7FF
#define PROCSEG0R_ADV_SINR_WGT_160_NRX2_A2		0x4D48
#define PROCSEG0R_ADV_SINR_WGT_160_NRX2_A2_M		0x3FF800
#define PROCSEG0R_FS_SQUARE_PK_WGT_160_NRX1_A2		0x4D48
#define PROCSEG0R_FS_SQUARE_PK_WGT_160_NRX1_A2_M		0x7C00000
#define PROCSEG0R_FS_SQUARE_PK_WGT_160_NRX2_A2		0x4D48
#define PROCSEG0R_FS_SQUARE_PK_WGT_160_NRX2_A2_M		0xF8000000
#define PROCSEG0R_INT_SINR_WGT_160_NRX1_A2		0x4D4C
#define PROCSEG0R_INT_SINR_WGT_160_NRX1_A2_M		0x7FF
#define PROCSEG0R_INT_SINR_WGT_160_NRX2_A2		0x4D4C
#define PROCSEG0R_INT_SINR_WGT_160_NRX2_A2_M		0x3FF800
#define PROCSEG0R_CBW160_HIGH_PIN_TH_MAX_SINR_A2		0x4D4C
#define PROCSEG0R_CBW160_HIGH_PIN_TH_MAX_SINR_A2_M		0x7C00000
#define PROCSEG0R_CDD0_JUMP_SUB_TUNE_TB_A2		0x4D4C
#define PROCSEG0R_CDD0_JUMP_SUB_TUNE_TB_A2_M		0xF8000000
#define PROCSEG0R_CDD0_SQUARE_PK_WGT_160_NRX1_A2		0x4D50
#define PROCSEG0R_CDD0_SQUARE_PK_WGT_160_NRX1_A2_M		0x1F
#define PROCSEG0R_CDD0_SQUARE_PK_WGT_160_NRX2_A2		0x4D50
#define PROCSEG0R_CDD0_SQUARE_PK_WGT_160_NRX2_A2_M		0x3E0
#define PROCSEG0R_CH_BEGIN_COUNT_MAX_TB_A2		0x4D50
#define PROCSEG0R_CH_BEGIN_COUNT_MAX_TB_A2_M		0x3C00
#define PROCSEG0R_CH_FALLING_COUNT_MAX_TB_A2		0x4D50
#define PROCSEG0R_CH_FALLING_COUNT_MAX_TB_A2_M		0x3C000
#define PROCSEG0R_CH_BEGIN_TH_TB_A2		0x4D50
#define PROCSEG0R_CH_BEGIN_TH_TB_A2_M		0x1C0000
#define SEG0R_VERY_HIGH_PIN_TH_A2		0x4D54
#define SEG0R_VERY_HIGH_PIN_TH_A2_M		0x1F
#define SEG0R_DCFI_FALLING_TH_160_A2		0x4D54
#define SEG0R_DCFI_FALLING_TH_160_A2_M		0x1E0
#define SEG0R_DCFI_RISING_TH_160_A2		0x4D54
#define SEG0R_DCFI_RISING_TH_160_A2_M		0x1E00
#define SEG0R_SB5M_BLK_PATH_COMB_TYPE_A2		0x4D54
#define SEG0R_SB5M_BLK_PATH_COMB_TYPE_A2_M		0x2000
#define SEG0R_DET_ACT_TH_BW160_A2		0x4D58
#define SEG0R_DET_ACT_TH_BW160_A2_M		0x7F
#define SEG0R_DET_ACT_TH_BW80_A2		0x4D58
#define SEG0R_DET_ACT_TH_BW80_A2_M		0x3F80
#define SEG0R_DET_THH_BW160_A2		0x4D58
#define SEG0R_DET_THH_BW160_A2_M		0x7C000
#define SEG0R_DET_THL_BW160_A2		0x4D58
#define SEG0R_DET_THL_BW160_A2_M		0xF80000
#define SEG0R_DET_TH_BW80_A2		0x4D58
#define SEG0R_DET_TH_BW80_A2_M		0x1F000000
#define SEG0R_RXSC_DET_EN_A2		0x4D58
#define SEG0R_RXSC_DET_EN_A2_M		0x20000000
#define SMFSEG0R_MF_TH_160_NRX1_A2		0x4D5C
#define SMFSEG0R_MF_TH_160_NRX1_A2_M		0xF
#define SMFSEG0R_MF_TH_160_NRX2_A2		0x4D5C
#define SMFSEG0R_MF_TH_160_NRX2_A2_M		0xF0
#define SEG0R_SNDCCA_RSV_A2		0x4D60
#define SEG0R_SNDCCA_RSV_A2_M		0xFFFFFFFF
#define SEG0R_DCV_3B_A2		0x4D64
#define SEG0R_DCV_3B_A2_M		0x7F
#define SEG0R_LTFTHD_3B_A2		0x4D64
#define SEG0R_LTFTHD_3B_A2_M		0x1F80
#define SEG0R_SR_EDCCA_LVL_UP_EN_A2		0x4D64
#define SEG0R_SR_EDCCA_LVL_UP_EN_A2_M		0x2000
#define SEG0R_SR_PPDU_LVL_UP_EN_A2		0x4D64
#define SEG0R_SR_PPDU_LVL_UP_EN_A2_M		0x4000
#define SEG0R_SR_PRIMARY_EDCCA_LVL_UP_EN_A2		0x4D64
#define SEG0R_SR_PRIMARY_EDCCA_LVL_UP_EN_A2_M		0x8000
#define SEG0R_SR_PRIMARY_PPDU_LVL_UP_EN_A2		0x4D64
#define SEG0R_SR_PRIMARY_PPDU_LVL_UP_EN_A2_M		0x10000
#define SEG0R_SNDCCA_STF_THD_A2		0x4D68
#define SEG0R_SNDCCA_STF_THD_A2_M		0xF
#define SEG0R_SNDCCA_STF_HOLD_A2		0x4D68
#define SEG0R_SNDCCA_STF_HOLD_A2_M		0x70
#define SEG0R_SNDCCA_STF_WIN_L_A2		0x4D68
#define SEG0R_SNDCCA_STF_WIN_L_A2_M		0x380
#define S80_SEG0R_SNDCCA_RSV_A2		0x4D6C
#define S80_SEG0R_SNDCCA_RSV_A2_M		0xFFFFFFFF
#define S80_SEG0R_EDCCA_LVL_A2		0x4D70
#define S80_SEG0R_EDCCA_LVL_A2_M		0xFF
#define S80_SEG0R_EDCCA_LVL_P_A2		0x4D70
#define S80_SEG0R_EDCCA_LVL_P_A2_M		0xFF00
#define S80_SEG0R_OBSS_LVL_A2		0x4D70
#define S80_SEG0R_OBSS_LVL_A2_M		0xFF0000
#define S80_SEG0R_PPDU_LVL_A2		0x4D70
#define S80_SEG0R_PPDU_LVL_A2_M		0xFF000000
#define S80_SEG0R_PPDU_LVL_P_A2		0x4D74
#define S80_SEG0R_PPDU_LVL_P_A2_M		0xFF
#define S80_SEG0R_DCV_A2		0x4D74
#define S80_SEG0R_DCV_A2_M		0x7F00
#define S80_SEG0R_DCV_3B_A2		0x4D74
#define S80_SEG0R_DCV_3B_A2_M		0x3F8000
#define S80_SEG0R_PWLMT_A2		0x4D74
#define S80_SEG0R_PWLMT_A2_M		0x1FC00000
#define S80_SEG0R_PATHSEL_A2		0x4D74
#define S80_SEG0R_PATHSEL_A2_M		0x60000000
#define S80_SEG0R_DROP_EN_A2		0x4D74
#define S80_SEG0R_DROP_EN_A2_M		0x80000000
#define S80_SEG0R_WGTHD_A2		0x4D78
#define S80_SEG0R_WGTHD_A2_M		0x7F
#define S80_SEG0R_ADCPKPW_A2		0x4D78
#define S80_SEG0R_ADCPKPW_A2_M		0x1F80
#define S80_SEG0R_LTFTHD_A2		0x4D78
#define S80_SEG0R_LTFTHD_A2_M		0x7E000
#define S80_SEG0R_LTFTHD_3B_A2		0x4D78
#define S80_SEG0R_LTFTHD_3B_A2_M		0x1F80000
#define S80_SEG0R_DWN_LVL_A2		0x4D78
#define S80_SEG0R_DWN_LVL_A2_M		0x3E000000
#define S80_SEG0R_FORCE_EN_A2		0x4D78
#define S80_SEG0R_FORCE_EN_A2_M		0x40000000
#define S80_SEG0R_FORGETTING_A2		0x4D78
#define S80_SEG0R_FORGETTING_A2_M		0x80000000
#define S80_SEG0R_PWOFST_A2		0x4D7C
#define S80_SEG0R_PWOFST_A2_M		0x1F
#define S80_SEG0R_DROP_NC_A2		0x4D7C
#define S80_SEG0R_DROP_NC_A2_M		0x1E0
#define S80_SEG0R_GCRST_A2		0x4D7C
#define S80_SEG0R_GCRST_A2_M		0x200
#define S80_SEG0R_PWSLOT_A2		0x4D7C
#define S80_SEG0R_PWSLOT_A2_M		0x400
#define S80_SEG0R_SND_EN_A2		0x4D7C
#define S80_SEG0R_SND_EN_A2_M		0x800
#define S80_SEG0R_SR_EDCCA_LVL_UP_EN_A2		0x4D7C
#define S80_SEG0R_SR_EDCCA_LVL_UP_EN_A2_M		0x1000
#define S80_SEG0R_SR_PPDU_LVL_UP_EN_A2		0x4D7C
#define S80_SEG0R_SR_PPDU_LVL_UP_EN_A2_M		0x2000
#define S80_SEG0R_SR_PRIMARY_EDCCA_LVL_UP_EN_A2		0x4D7C
#define S80_SEG0R_SR_PRIMARY_EDCCA_LVL_UP_EN_A2_M		0x4000
#define S80_SEG0R_SR_PRIMARY_PPDU_LVL_UP_EN_A2		0x4D7C
#define S80_SEG0R_SR_PRIMARY_PPDU_LVL_UP_EN_A2_M		0x8000
#define S80_SEG0R_WGTSEL_EN_A2		0x4D7C
#define S80_SEG0R_WGTSEL_EN_A2_M		0x10000
#define SEG0R_CBW160_RSSI_SHIFT_A2		0x4D80
#define SEG0R_CBW160_RSSI_SHIFT_A2_M		0x3
#define BW_INDSEG1R_CBW160_HIGH_PIN_TH_BWD_A2		0x4D84
#define BW_INDSEG1R_CBW160_HIGH_PIN_TH_BWD_A2_M		0x1F
#define BW_INDSEG1R_CBW160_LOW_PIN_TH_BW_A2		0x4D84
#define BW_INDSEG1R_CBW160_LOW_PIN_TH_BW_A2_M		0x3E0
#define BW_INDSEG1R_SUB20_INDICATOR_TH_160_NRX1_A2		0x4D84
#define BW_INDSEG1R_SUB20_INDICATOR_TH_160_NRX1_A2_M		0x7C00
#define BW_INDSEG1R_SUB20_INDICATOR_TH_160_NRX2_A2		0x4D84
#define BW_INDSEG1R_SUB20_INDICATOR_TH_160_NRX2_A2_M		0xF8000
#define BW_INDSEG1R_BW_GAIN_CHK_EN_TB_A2		0x4D84
#define BW_INDSEG1R_BW_GAIN_CHK_EN_TB_A2_M		0x100000
#define SEG1R_TW_DFS_EN_A2		0x4D88
#define SEG1R_TW_DFS_EN_A2_M		0x1
#define SEG1R_DC_HIGH_TH_160_NRX1_A2		0x4D8C
#define SEG1R_DC_HIGH_TH_160_NRX1_A2_M		0xF
#define SEG1R_DC_HIGH_TH_160_NRX2_A2		0x4D8C
#define SEG1R_DC_HIGH_TH_160_NRX2_A2_M		0xF0
#define SEG1R_DC_LOW_TH_160_NRX1_A2		0x4D8C
#define SEG1R_DC_LOW_TH_160_NRX1_A2_M		0xF00
#define SEG1R_DC_LOW_TH_160_NRX2_A2		0x4D8C
#define SEG1R_DC_LOW_TH_160_NRX2_A2_M		0xF000
#define SEG1R_DC_TH_OFST_A2		0x4D8C
#define SEG1R_DC_TH_OFST_A2_M		0xF0000
#define SEG1R_DCFI_HIGH_TH_160_NRX1_A2		0x4D8C
#define SEG1R_DCFI_HIGH_TH_160_NRX1_A2_M		0xF00000
#define SEG1R_DCFI_HIGH_TH_160_NRX2_A2		0x4D8C
#define SEG1R_DCFI_HIGH_TH_160_NRX2_A2_M		0xF000000
#define SEG1R_DCFI_LOW_TH_160_NRX1_A2		0x4D8C
#define SEG1R_DCFI_LOW_TH_160_NRX1_A2_M		0xF0000000
#define SEG1R_DCFI_LOW_TH_160_NRX2_A2		0x4D90
#define SEG1R_DCFI_LOW_TH_160_NRX2_A2_M		0xF
#define SEG1R_DCFI_TH_OFST_A2		0x4D90
#define SEG1R_DCFI_TH_OFST_A2_M		0xF0
#define SEG1R_DCPR_HIGH_TH_20_NRX1_A2		0x4D90
#define SEG1R_DCPR_HIGH_TH_20_NRX1_A2_M		0xF00
#define SEG1R_DCPR_HIGH_TH_20_NRX2_A2		0x4D90
#define SEG1R_DCPR_HIGH_TH_20_NRX2_A2_M		0xF000
#define SEG1R_DCPR_HIGH_TH_40_NRX1_A2		0x4D90
#define SEG1R_DCPR_HIGH_TH_40_NRX1_A2_M		0xF0000
#define SEG1R_DCPR_HIGH_TH_40_NRX2_A2		0x4D90
#define SEG1R_DCPR_HIGH_TH_40_NRX2_A2_M		0xF00000
#define SEG1R_DCPR_HIGH_TH_80_NRX1_A2		0x4D90
#define SEG1R_DCPR_HIGH_TH_80_NRX1_A2_M		0xF000000
#define SEG1R_DCPR_HIGH_TH_80_NRX2_A2		0x4D90
#define SEG1R_DCPR_HIGH_TH_80_NRX2_A2_M		0xF0000000
#define SEG1R_DCPR_HIGH_TH_80P80_NRX1_A2		0x4D94
#define SEG1R_DCPR_HIGH_TH_80P80_NRX1_A2_M		0xF
#define SEG1R_DCPR_HIGH_TH_80P80_NRX2_A2		0x4D94
#define SEG1R_DCPR_HIGH_TH_80P80_NRX2_A2_M		0xF0
#define SEG1R_DCPR_LOW_TH_20_NRX1_A2		0x4D94
#define SEG1R_DCPR_LOW_TH_20_NRX1_A2_M		0xF00
#define SEG1R_DCPR_LOW_TH_20_NRX2_A2		0x4D94
#define SEG1R_DCPR_LOW_TH_20_NRX2_A2_M		0xF000
#define SEG1R_DCPR_LOW_TH_40_NRX1_A2		0x4D94
#define SEG1R_DCPR_LOW_TH_40_NRX1_A2_M		0xF0000
#define SEG1R_DCPR_LOW_TH_40_NRX2_A2		0x4D94
#define SEG1R_DCPR_LOW_TH_40_NRX2_A2_M		0xF00000
#define SEG1R_DCPR_LOW_TH_80_NRX1_A2		0x4D94
#define SEG1R_DCPR_LOW_TH_80_NRX1_A2_M		0xF000000
#define SEG1R_DCPR_LOW_TH_80_NRX2_A2		0x4D94
#define SEG1R_DCPR_LOW_TH_80_NRX2_A2_M		0xF0000000
#define SEG1R_DCPR_LOW_TH_80P80_NRX1_A2		0x4D98
#define SEG1R_DCPR_LOW_TH_80P80_NRX1_A2_M		0xF
#define SEG1R_DCPR_LOW_TH_80P80_NRX2_A2		0x4D98
#define SEG1R_DCPR_LOW_TH_80P80_NRX2_A2_M		0xF0
#define SEG1R_DCPR_RST_TH_A2		0x4D98
#define SEG1R_DCPR_RST_TH_A2_M		0xF00
#define SEG1R_DCPR_COUNT_MAX_A2		0x4D98
#define SEG1R_DCPR_COUNT_MAX_A2_M		0x3000
#define SEG1R_DCPR_RESEARCH_COUNT_MAX_A2		0x4D98
#define SEG1R_DCPR_RESEARCH_COUNT_MAX_A2_M		0xC000
#define SEG1R_DCPR_RST_COUNT_MAX_A2		0x4D98
#define SEG1R_DCPR_RST_COUNT_MAX_A2_M		0x30000
#define SEG1R_CBW160_LOW_PIN_TH_FINE_TUNE_A2		0x4D9C
#define SEG1R_CBW160_LOW_PIN_TH_FINE_TUNE_A2_M		0x1F
#define SEG1R_DC_MAX_RATIO_160_NRX1_A2		0x4D9C
#define SEG1R_DC_MAX_RATIO_160_NRX1_A2_M		0x1E0
#define SEG1R_DC_MAX_RATIO_160_NRX2_A2		0x4D9C
#define SEG1R_DC_MAX_RATIO_160_NRX2_A2_M		0x1E00
#define PROCSEG1R_ADV_SINR_WGT_160_NRX1_A2		0x4DA0
#define PROCSEG1R_ADV_SINR_WGT_160_NRX1_A2_M		0x7FF
#define PROCSEG1R_ADV_SINR_WGT_160_NRX2_A2		0x4DA0
#define PROCSEG1R_ADV_SINR_WGT_160_NRX2_A2_M		0x3FF800
#define PROCSEG1R_FS_SQUARE_PK_WGT_160_NRX1_A2		0x4DA0
#define PROCSEG1R_FS_SQUARE_PK_WGT_160_NRX1_A2_M		0x7C00000
#define PROCSEG1R_FS_SQUARE_PK_WGT_160_NRX2_A2		0x4DA0
#define PROCSEG1R_FS_SQUARE_PK_WGT_160_NRX2_A2_M		0xF8000000
#define PROCSEG1R_INT_SINR_WGT_160_NRX1_A2		0x4DA4
#define PROCSEG1R_INT_SINR_WGT_160_NRX1_A2_M		0x7FF
#define PROCSEG1R_INT_SINR_WGT_160_NRX2_A2		0x4DA4
#define PROCSEG1R_INT_SINR_WGT_160_NRX2_A2_M		0x3FF800
#define PROCSEG1R_CBW160_HIGH_PIN_TH_MAX_SINR_A2		0x4DA4
#define PROCSEG1R_CBW160_HIGH_PIN_TH_MAX_SINR_A2_M		0x7C00000
#define PROCSEG1R_CDD0_JUMP_SUB_TUNE_TB_A2		0x4DA4
#define PROCSEG1R_CDD0_JUMP_SUB_TUNE_TB_A2_M		0xF8000000
#define PROCSEG1R_CDD0_SQUARE_PK_WGT_160_NRX1_A2		0x4DA8
#define PROCSEG1R_CDD0_SQUARE_PK_WGT_160_NRX1_A2_M		0x1F
#define PROCSEG1R_CDD0_SQUARE_PK_WGT_160_NRX2_A2		0x4DA8
#define PROCSEG1R_CDD0_SQUARE_PK_WGT_160_NRX2_A2_M		0x3E0
#define PROCSEG1R_CH_BEGIN_COUNT_MAX_TB_A2		0x4DA8
#define PROCSEG1R_CH_BEGIN_COUNT_MAX_TB_A2_M		0x3C00
#define PROCSEG1R_CH_FALLING_COUNT_MAX_TB_A2		0x4DA8
#define PROCSEG1R_CH_FALLING_COUNT_MAX_TB_A2_M		0x3C000
#define PROCSEG1R_CH_BEGIN_TH_TB_A2		0x4DA8
#define PROCSEG1R_CH_BEGIN_TH_TB_A2_M		0x1C0000
#define SEG1R_VERY_HIGH_PIN_TH_A2		0x4DAC
#define SEG1R_VERY_HIGH_PIN_TH_A2_M		0x1F
#define SEG1R_DCFI_FALLING_TH_160_A2		0x4DAC
#define SEG1R_DCFI_FALLING_TH_160_A2_M		0x1E0
#define SEG1R_DCFI_RISING_TH_160_A2		0x4DAC
#define SEG1R_DCFI_RISING_TH_160_A2_M		0x1E00
#define SEG1R_SB5M_BLK_PATH_COMB_TYPE_A2		0x4DAC
#define SEG1R_SB5M_BLK_PATH_COMB_TYPE_A2_M		0x2000
#define SEG1R_DET_ACT_TH_BW160_A2		0x4DB0
#define SEG1R_DET_ACT_TH_BW160_A2_M		0x7F
#define SEG1R_DET_ACT_TH_BW80_A2		0x4DB0
#define SEG1R_DET_ACT_TH_BW80_A2_M		0x3F80
#define SEG1R_DET_THH_BW160_A2		0x4DB0
#define SEG1R_DET_THH_BW160_A2_M		0x7C000
#define SEG1R_DET_THL_BW160_A2		0x4DB0
#define SEG1R_DET_THL_BW160_A2_M		0xF80000
#define SEG1R_DET_TH_BW80_A2		0x4DB0
#define SEG1R_DET_TH_BW80_A2_M		0x1F000000
#define SEG1R_RXSC_DET_EN_A2		0x4DB0
#define SEG1R_RXSC_DET_EN_A2_M		0x20000000
#define SMFSEG1R_MF_TH_160_NRX1_A2		0x4DB4
#define SMFSEG1R_MF_TH_160_NRX1_A2_M		0xF
#define SMFSEG1R_MF_TH_160_NRX2_A2		0x4DB4
#define SMFSEG1R_MF_TH_160_NRX2_A2_M		0xF0
#define SEG1R_SNDCCA_RSV_A2		0x4DB8
#define SEG1R_SNDCCA_RSV_A2_M		0xFFFFFFFF
#define SEG1R_DCV_3B_A2		0x4DBC
#define SEG1R_DCV_3B_A2_M		0x7F
#define SEG1R_LTFTHD_3B_A2		0x4DBC
#define SEG1R_LTFTHD_3B_A2_M		0x1F80
#define SEG1R_SR_EDCCA_LVL_UP_EN_A2		0x4DBC
#define SEG1R_SR_EDCCA_LVL_UP_EN_A2_M		0x2000
#define SEG1R_SR_PPDU_LVL_UP_EN_A2		0x4DBC
#define SEG1R_SR_PPDU_LVL_UP_EN_A2_M		0x4000
#define SEG1R_SR_PRIMARY_EDCCA_LVL_UP_EN_A2		0x4DBC
#define SEG1R_SR_PRIMARY_EDCCA_LVL_UP_EN_A2_M		0x8000
#define SEG1R_SR_PRIMARY_PPDU_LVL_UP_EN_A2		0x4DBC
#define SEG1R_SR_PRIMARY_PPDU_LVL_UP_EN_A2_M		0x10000
#define SEG1R_SNDCCA_STF_THD_A2		0x4DC0
#define SEG1R_SNDCCA_STF_THD_A2_M		0xF
#define SEG1R_SNDCCA_STF_HOLD_A2		0x4DC0
#define SEG1R_SNDCCA_STF_HOLD_A2_M		0x70
#define SEG1R_SNDCCA_STF_WIN_L_A2		0x4DC0
#define SEG1R_SNDCCA_STF_WIN_L_A2_M		0x380
#define S80_SEG1R_SNDCCA_RSV_A2		0x4DC4
#define S80_SEG1R_SNDCCA_RSV_A2_M		0xFFFFFFFF
#define S80_SEG1R_EDCCA_LVL_A2		0x4DC8
#define S80_SEG1R_EDCCA_LVL_A2_M		0xFF
#define S80_SEG1R_EDCCA_LVL_P_A2		0x4DC8
#define S80_SEG1R_EDCCA_LVL_P_A2_M		0xFF00
#define S80_SEG1R_OBSS_LVL_A2		0x4DC8
#define S80_SEG1R_OBSS_LVL_A2_M		0xFF0000
#define S80_SEG1R_PPDU_LVL_A2		0x4DC8
#define S80_SEG1R_PPDU_LVL_A2_M		0xFF000000
#define S80_SEG1R_PPDU_LVL_P_A2		0x4DCC
#define S80_SEG1R_PPDU_LVL_P_A2_M		0xFF
#define S80_SEG1R_DCV_A2		0x4DCC
#define S80_SEG1R_DCV_A2_M		0x7F00
#define S80_SEG1R_DCV_3B_A2		0x4DCC
#define S80_SEG1R_DCV_3B_A2_M		0x3F8000
#define S80_SEG1R_PWLMT_A2		0x4DCC
#define S80_SEG1R_PWLMT_A2_M		0x1FC00000
#define S80_SEG1R_PATHSEL_A2		0x4DCC
#define S80_SEG1R_PATHSEL_A2_M		0x60000000
#define S80_SEG1R_DROP_EN_A2		0x4DCC
#define S80_SEG1R_DROP_EN_A2_M		0x80000000
#define S80_SEG1R_WGTHD_A2		0x4DD0
#define S80_SEG1R_WGTHD_A2_M		0x7F
#define S80_SEG1R_ADCPKPW_A2		0x4DD0
#define S80_SEG1R_ADCPKPW_A2_M		0x1F80
#define S80_SEG1R_LTFTHD_A2		0x4DD0
#define S80_SEG1R_LTFTHD_A2_M		0x7E000
#define S80_SEG1R_LTFTHD_3B_A2		0x4DD0
#define S80_SEG1R_LTFTHD_3B_A2_M		0x1F80000
#define S80_SEG1R_DWN_LVL_A2		0x4DD0
#define S80_SEG1R_DWN_LVL_A2_M		0x3E000000
#define S80_SEG1R_FORCE_EN_A2		0x4DD0
#define S80_SEG1R_FORCE_EN_A2_M		0x40000000
#define S80_SEG1R_FORGETTING_A2		0x4DD0
#define S80_SEG1R_FORGETTING_A2_M		0x80000000
#define S80_SEG1R_PWOFST_A2		0x4DD4
#define S80_SEG1R_PWOFST_A2_M		0x1F
#define S80_SEG1R_DROP_NC_A2		0x4DD4
#define S80_SEG1R_DROP_NC_A2_M		0x1E0
#define S80_SEG1R_GCRST_A2		0x4DD4
#define S80_SEG1R_GCRST_A2_M		0x200
#define S80_SEG1R_PWSLOT_A2		0x4DD4
#define S80_SEG1R_PWSLOT_A2_M		0x400
#define S80_SEG1R_SND_EN_A2		0x4DD4
#define S80_SEG1R_SND_EN_A2_M		0x800
#define S80_SEG1R_SR_EDCCA_LVL_UP_EN_A2		0x4DD4
#define S80_SEG1R_SR_EDCCA_LVL_UP_EN_A2_M		0x1000
#define S80_SEG1R_SR_PPDU_LVL_UP_EN_A2		0x4DD4
#define S80_SEG1R_SR_PPDU_LVL_UP_EN_A2_M		0x2000
#define S80_SEG1R_SR_PRIMARY_EDCCA_LVL_UP_EN_A2		0x4DD4
#define S80_SEG1R_SR_PRIMARY_EDCCA_LVL_UP_EN_A2_M		0x4000
#define S80_SEG1R_SR_PRIMARY_PPDU_LVL_UP_EN_A2		0x4DD4
#define S80_SEG1R_SR_PRIMARY_PPDU_LVL_UP_EN_A2_M		0x8000
#define S80_SEG1R_WGTSEL_EN_A2		0x4DD4
#define S80_SEG1R_WGTSEL_EN_A2_M		0x10000
#define SEG1R_CBW160_RSSI_SHIFT_A2		0x4DD8
#define SEG1R_CBW160_RSSI_SHIFT_A2_M		0x3
#define ANT_WGT_NSS2_LOW_BOUND_INCREWL_A2		0x4DDC
#define ANT_WGT_NSS2_LOW_BOUND_INCREWL_A2_M		0x3FFF
#define ANT_WGT_NSS2_LOW_BOUND_INCREWL_THD_A2		0x4DDC
#define ANT_WGT_NSS2_LOW_BOUND_INCREWL_THD_A2_M		0xFFFC000
#define HE_RXSC_REMAP_EN_A2		0x4DDC
#define HE_RXSC_REMAP_EN_A2_M		0x10000000
#define DISCONNECT_ANT_WGT_INCREWL_0_A2		0x4DE0
#define DISCONNECT_ANT_WGT_INCREWL_0_A2_M		0x3FFF
#define DISCONNECT_ANT_WGT_INCREWL_1_A2		0x4DE0
#define DISCONNECT_ANT_WGT_INCREWL_1_A2_M		0xFFFC000
#define DISCONNECT_ANT_WGT_INCREWL_2_A2		0x4DE4
#define DISCONNECT_ANT_WGT_INCREWL_2_A2_M		0x3FFF
#define DISCONNECT_ANT_WGT_INCREWL_3_A2		0x4DE4
#define DISCONNECT_ANT_WGT_INCREWL_3_A2_M		0xFFFC000
#define DISCONNECT_ANT_WGT_INCREWL_4_A2		0x4DE8
#define DISCONNECT_ANT_WGT_INCREWL_4_A2_M		0x3FFF
#define DISCONNECT_ANT_WGT_INCREWL_5_A2		0x4DE8
#define DISCONNECT_ANT_WGT_INCREWL_5_A2_M		0xFFFC000
#define DISCONNECT_ANT_WGT_INCREWL_6_A2		0x4DEC
#define DISCONNECT_ANT_WGT_INCREWL_6_A2_M		0x3FFF
#define DISCONNECT_ANT_WGT_INCREWL_7_A2		0x4DEC
#define DISCONNECT_ANT_WGT_INCREWL_7_A2_M		0xFFFC000
#define L_RPL_BIAS_COMP_A2		0x4DF0
#define L_RPL_BIAS_COMP_A2_M		0xFF
#define L_RPL_BIAS_COMP_BW160_A2		0x4DF0
#define L_RPL_BIAS_COMP_BW160_A2_M		0xFF00
#define L_RPL_BIAS_COMP_BW160_1_A2		0x4DF0
#define L_RPL_BIAS_COMP_BW160_1_A2_M		0xFF0000
#define L_RPL_BIAS_COMP_BW160_10_A2		0x4DF0
#define L_RPL_BIAS_COMP_BW160_10_A2_M		0xFF000000
#define L_RPL_BIAS_COMP_BW160_11_A2		0x4DF4
#define L_RPL_BIAS_COMP_BW160_11_A2_M		0xFF
#define L_RPL_BIAS_COMP_BW160_12_A2		0x4DF4
#define L_RPL_BIAS_COMP_BW160_12_A2_M		0xFF00
#define L_RPL_BIAS_COMP_BW160_13_A2		0x4DF4
#define L_RPL_BIAS_COMP_BW160_13_A2_M		0xFF0000
#define L_RPL_BIAS_COMP_BW160_14_A2		0x4DF4
#define L_RPL_BIAS_COMP_BW160_14_A2_M		0xFF000000
#define L_RPL_BIAS_COMP_BW160_2_A2		0x4DF8
#define L_RPL_BIAS_COMP_BW160_2_A2_M		0xFF
#define L_RPL_BIAS_COMP_BW160_3_A2		0x4DF8
#define L_RPL_BIAS_COMP_BW160_3_A2_M		0xFF00
#define L_RPL_BIAS_COMP_BW160_4_A2		0x4DF8
#define L_RPL_BIAS_COMP_BW160_4_A2_M		0xFF0000
#define L_RPL_BIAS_COMP_BW160_5_A2		0x4DF8
#define L_RPL_BIAS_COMP_BW160_5_A2_M		0xFF000000
#define L_RPL_BIAS_COMP_BW160_6_A2		0x4DFC
#define L_RPL_BIAS_COMP_BW160_6_A2_M		0xFF
#define L_RPL_BIAS_COMP_BW160_7_A2		0x4DFC
#define L_RPL_BIAS_COMP_BW160_7_A2_M		0xFF00
#define L_RPL_BIAS_COMP_BW160_8_A2		0x4DFC
#define L_RPL_BIAS_COMP_BW160_8_A2_M		0xFF0000
#define L_RPL_BIAS_COMP_BW160_9_A2		0x4DFC
#define L_RPL_BIAS_COMP_BW160_9_A2_M		0xFF000000
#define L_RPL_BIAS_COMP_BW20_A2		0x4E00
#define L_RPL_BIAS_COMP_BW20_A2_M		0xFF
#define L_RPL_BIAS_COMP_BW40_A2		0x4E00
#define L_RPL_BIAS_COMP_BW40_A2_M		0xFF00
#define L_RPL_BIAS_COMP_BW40_1_A2		0x4E00
#define L_RPL_BIAS_COMP_BW40_1_A2_M		0xFF0000
#define L_RPL_BIAS_COMP_BW40_2_A2		0x4E00
#define L_RPL_BIAS_COMP_BW40_2_A2_M		0xFF000000
#define L_RPL_BIAS_COMP_BW80_A2		0x4E04
#define L_RPL_BIAS_COMP_BW80_A2_M		0xFF
#define L_RPL_BIAS_COMP_BW80_1_A2		0x4E04
#define L_RPL_BIAS_COMP_BW80_1_A2_M		0xFF00
#define L_RPL_BIAS_COMP_BW80_10_A2		0x4E04
#define L_RPL_BIAS_COMP_BW80_10_A2_M		0xFF0000
#define L_RPL_BIAS_COMP_BW80_2_A2		0x4E04
#define L_RPL_BIAS_COMP_BW80_2_A2_M		0xFF000000
#define L_RPL_BIAS_COMP_BW80_3_A2		0x4E08
#define L_RPL_BIAS_COMP_BW80_3_A2_M		0xFF
#define L_RPL_BIAS_COMP_BW80_4_A2		0x4E08
#define L_RPL_BIAS_COMP_BW80_4_A2_M		0xFF00
#define L_RPL_BIAS_COMP_BW80_9_A2		0x4E08
#define L_RPL_BIAS_COMP_BW80_9_A2_M		0xFF0000
#define L_RPL_EXT_COMP0_A2		0x4E08
#define L_RPL_EXT_COMP0_A2_M		0xFF000000
#define L_RPL_EXT_COMP1_A2		0x4E0C
#define L_RPL_EXT_COMP1_A2_M		0xFF
#define L_RPL_PATHA_A2		0x4E0C
#define L_RPL_PATHA_A2_M		0xFF00
#define L_RPL_PATHB_A2		0x4E0C
#define L_RPL_PATHB_A2_M		0xFF0000
#define TB_RSSI_M_BIAS_COMP_A2		0x4E0C
#define TB_RSSI_M_BIAS_COMP_A2_M		0xFF000000
#define TB_RSSI_M_BIAS_COMP_BW160_A2		0x4E10
#define TB_RSSI_M_BIAS_COMP_BW160_A2_M		0xFF
#define TB_RSSI_M_BIAS_COMP_BW160_1_A2		0x4E10
#define TB_RSSI_M_BIAS_COMP_BW160_1_A2_M		0xFF00
#define TB_RSSI_M_BIAS_COMP_BW160_10_A2		0x4E10
#define TB_RSSI_M_BIAS_COMP_BW160_10_A2_M		0xFF0000
#define TB_RSSI_M_BIAS_COMP_BW160_11_A2		0x4E10
#define TB_RSSI_M_BIAS_COMP_BW160_11_A2_M		0xFF000000
#define TB_RSSI_M_BIAS_COMP_BW160_12_A2		0x4E14
#define TB_RSSI_M_BIAS_COMP_BW160_12_A2_M		0xFF
#define TB_RSSI_M_BIAS_COMP_BW160_13_A2		0x4E14
#define TB_RSSI_M_BIAS_COMP_BW160_13_A2_M		0xFF00
#define TB_RSSI_M_BIAS_COMP_BW160_14_A2		0x4E14
#define TB_RSSI_M_BIAS_COMP_BW160_14_A2_M		0xFF0000
#define TB_RSSI_M_BIAS_COMP_BW160_2_A2		0x4E14
#define TB_RSSI_M_BIAS_COMP_BW160_2_A2_M		0xFF000000
#define TB_RSSI_M_BIAS_COMP_BW160_3_A2		0x4E18
#define TB_RSSI_M_BIAS_COMP_BW160_3_A2_M		0xFF
#define TB_RSSI_M_BIAS_COMP_BW160_4_A2		0x4E18
#define TB_RSSI_M_BIAS_COMP_BW160_4_A2_M		0xFF00
#define TB_RSSI_M_BIAS_COMP_BW160_5_A2		0x4E18
#define TB_RSSI_M_BIAS_COMP_BW160_5_A2_M		0xFF0000
#define TB_RSSI_M_BIAS_COMP_BW160_6_A2		0x4E18
#define TB_RSSI_M_BIAS_COMP_BW160_6_A2_M		0xFF000000
#define TB_RSSI_M_BIAS_COMP_BW160_7_A2		0x4E1C
#define TB_RSSI_M_BIAS_COMP_BW160_7_A2_M		0xFF
#define TB_RSSI_M_BIAS_COMP_BW160_8_A2		0x4E1C
#define TB_RSSI_M_BIAS_COMP_BW160_8_A2_M		0xFF00
#define TB_RSSI_M_BIAS_COMP_BW160_9_A2		0x4E1C
#define TB_RSSI_M_BIAS_COMP_BW160_9_A2_M		0xFF0000
#define TB_RSSI_M_BIAS_COMP_BW20_A2		0x4E1C
#define TB_RSSI_M_BIAS_COMP_BW20_A2_M		0xFF000000
#define TB_RSSI_M_BIAS_COMP_BW40_A2		0x4E20
#define TB_RSSI_M_BIAS_COMP_BW40_A2_M		0xFF
#define TB_RSSI_M_BIAS_COMP_BW40_1_A2		0x4E20
#define TB_RSSI_M_BIAS_COMP_BW40_1_A2_M		0xFF00
#define TB_RSSI_M_BIAS_COMP_BW40_2_A2		0x4E20
#define TB_RSSI_M_BIAS_COMP_BW40_2_A2_M		0xFF0000
#define TB_RSSI_M_BIAS_COMP_BW80_A2		0x4E20
#define TB_RSSI_M_BIAS_COMP_BW80_A2_M		0xFF000000
#define TB_RSSI_M_BIAS_COMP_BW80_1_A2		0x4E24
#define TB_RSSI_M_BIAS_COMP_BW80_1_A2_M		0xFF
#define TB_RSSI_M_BIAS_COMP_BW80_10_A2		0x4E24
#define TB_RSSI_M_BIAS_COMP_BW80_10_A2_M		0xFF00
#define TB_RSSI_M_BIAS_COMP_BW80_2_A2		0x4E24
#define TB_RSSI_M_BIAS_COMP_BW80_2_A2_M		0xFF0000
#define TB_RSSI_M_BIAS_COMP_BW80_3_A2		0x4E24
#define TB_RSSI_M_BIAS_COMP_BW80_3_A2_M		0xFF000000
#define TB_RSSI_M_BIAS_COMP_BW80_4_A2		0x4E28
#define TB_RSSI_M_BIAS_COMP_BW80_4_A2_M		0xFF
#define TB_RSSI_M_BIAS_COMP_BW80_9_A2		0x4E28
#define TB_RSSI_M_BIAS_COMP_BW80_9_A2_M		0xFF00
#define TB_RSSI_M_EXT_COMP0_A2		0x4E28
#define TB_RSSI_M_EXT_COMP0_A2_M		0xFF0000
#define TB_RSSI_M_EXT_COMP1_A2		0x4E28
#define TB_RSSI_M_EXT_COMP1_A2_M		0xFF000000
#define TB_RSSI_M_PATHA_A2		0x4E2C
#define TB_RSSI_M_PATHA_A2_M		0xFF
#define TB_RSSI_M_PATHB_A2		0x4E2C
#define TB_RSSI_M_PATHB_A2_M		0xFF00
#define FC0_A2		0x4E30
#define FC0_A2_M		0x1FFF
#define FC1_A2		0x4E30
#define FC1_A2_M		0x3FFE000
#define RX_BW40_2XFFT_EN_A2		0x4E30
#define RX_BW40_2XFFT_EN_A2_M		0x4000000
#define PROC0_PROCR_LCSD_1T_ITX0_A2		0x4E34
#define PROC0_PROCR_LCSD_1T_ITX0_A2_M		0xFF
#define PROC0_PROCR_LCSD_2T_ITX0_A2		0x4E34
#define PROC0_PROCR_LCSD_2T_ITX0_A2_M		0xFF00
#define PROC0_PROCR_LCSD_2T_ITX1_A2		0x4E34
#define PROC0_PROCR_LCSD_2T_ITX1_A2_M		0xFF0000
#define PROC0_PROCR_SE_MATRIX_1T_1STS_00_A2		0x4E34
#define PROC0_PROCR_SE_MATRIX_1T_1STS_00_A2_M		0xFF000000
#define PROC0_PROCR_SE_MATRIX_2T_1STS_00_A2		0x4E38
#define PROC0_PROCR_SE_MATRIX_2T_1STS_00_A2_M		0xFF
#define PROC0_PROCR_SE_MATRIX_2T_1STS_10_A2		0x4E38
#define PROC0_PROCR_SE_MATRIX_2T_1STS_10_A2_M		0xFF00
#define PROC0_PROCR_SE_MATRIX_2T_2STS_00_A2		0x4E38
#define PROC0_PROCR_SE_MATRIX_2T_2STS_00_A2_M		0xFF0000
#define PROC0_PROCR_SE_MATRIX_2T_2STS_11_A2		0x4E38
#define PROC0_PROCR_SE_MATRIX_2T_2STS_11_A2_M		0xFF000000
#define PROC0_PROCR_LCSD_50NS_EN_A2		0x4E3C
#define PROC0_PROCR_LCSD_50NS_EN_A2_M		0x1
#define PROC0_PROCR_SE_MATRIX_50NS_EN_A2		0x4E3C
#define PROC0_PROCR_SE_MATRIX_50NS_EN_A2_M		0x2
#define PRPC1_PROCR_LCSD_1T_ITX0_A2		0x4E40
#define PRPC1_PROCR_LCSD_1T_ITX0_A2_M		0xFF
#define PRPC1_PROCR_LCSD_2T_ITX0_A2		0x4E40
#define PRPC1_PROCR_LCSD_2T_ITX0_A2_M		0xFF00
#define PRPC1_PROCR_LCSD_2T_ITX1_A2		0x4E40
#define PRPC1_PROCR_LCSD_2T_ITX1_A2_M		0xFF0000
#define PRPC1_PROCR_SE_MATRIX_1T_1STS_00_A2		0x4E40
#define PRPC1_PROCR_SE_MATRIX_1T_1STS_00_A2_M		0xFF000000
#define PRPC1_PROCR_SE_MATRIX_2T_1STS_00_A2		0x4E44
#define PRPC1_PROCR_SE_MATRIX_2T_1STS_00_A2_M		0xFF
#define PRPC1_PROCR_SE_MATRIX_2T_1STS_10_A2		0x4E44
#define PRPC1_PROCR_SE_MATRIX_2T_1STS_10_A2_M		0xFF00
#define PRPC1_PROCR_SE_MATRIX_2T_2STS_00_A2		0x4E44
#define PRPC1_PROCR_SE_MATRIX_2T_2STS_00_A2_M		0xFF0000
#define PRPC1_PROCR_SE_MATRIX_2T_2STS_11_A2		0x4E44
#define PRPC1_PROCR_SE_MATRIX_2T_2STS_11_A2_M		0xFF000000
#define PRPC1_PROCR_LCSD_50NS_EN_A2		0x4E48
#define PRPC1_PROCR_LCSD_50NS_EN_A2_M		0x1
#define PRPC1_PROCR_SE_MATRIX_50NS_EN_A2		0x4E48
#define PRPC1_PROCR_SE_MATRIX_50NS_EN_A2_M		0x2
#define T2F_R_MANUAL_N_GI_COMB_HE_A2		0x4E4C
#define T2F_R_MANUAL_N_GI_COMB_HE_A2_M		0x7F
#define T2F_R_MANUAL_N_SGI_COMB_HE_A2		0x4E4C
#define T2F_R_MANUAL_N_SGI_COMB_HE_A2_M		0x1F80
#define SELECTED_TONE_IDX_FOR_CABLE_LINK_A2		0x4E50
#define SELECTED_TONE_IDX_FOR_CABLE_LINK_A2_M		0x7FF
#define SNR_TH_OF_NC1_TH0_A2		0x4E50
#define SNR_TH_OF_NC1_TH0_A2_M		0x1FF800
#define SNR_TH_OF_NC1_TH1_A2		0x4E50
#define SNR_TH_OF_NC1_TH1_A2_M		0x7FE00000
#define ONLY_HE_CONSIDER_CABLE_LINK_DET_EN_A2		0x4E50
#define ONLY_HE_CONSIDER_CABLE_LINK_DET_EN_A2_M		0x80000000
#define SNR_TH_OF_NC1_TH2_A2		0x4E54
#define SNR_TH_OF_NC1_TH2_A2_M		0x3FF
#define SNR_TH_OF_NC1_TH3_A2		0x4E54
#define SNR_TH_OF_NC1_TH3_A2_M		0xFFC00
#define SNR_TH_OF_NC2_TH0_A2		0x4E54
#define SNR_TH_OF_NC2_TH0_A2_M		0x3FF00000
#define SNR_TH_OF_NC2_TH1_A2		0x4E58
#define SNR_TH_OF_NC2_TH1_A2_M		0x3FF
#define SNR_TH_OF_NC2_TH2_A2		0x4E58
#define SNR_TH_OF_NC2_TH2_A2_M		0xFFC00
#define SNR_TH_OF_NC2_TH3_A2		0x4E58
#define SNR_TH_OF_NC2_TH3_A2_M		0x3FF00000
#define SCAL_VAL_OF_NC1_VAL0_A2		0x4E5C
#define SCAL_VAL_OF_NC1_VAL0_A2_M		0x1FF
#define SCAL_VAL_OF_NC1_VAL1_A2		0x4E5C
#define SCAL_VAL_OF_NC1_VAL1_A2_M		0x3FE00
#define SCAL_VAL_OF_NC1_VAL2_A2		0x4E5C
#define SCAL_VAL_OF_NC1_VAL2_A2_M		0x7FC0000
#define SCAL_FCTR_OF_NC1_NR3_A2		0x4E5C
#define SCAL_FCTR_OF_NC1_NR3_A2_M		0xF8000000
#define SCAL_VAL_OF_NC1_VAL3_A2		0x4E60
#define SCAL_VAL_OF_NC1_VAL3_A2_M		0x1FF
#define SCAL_VAL_OF_NC1_VAL4_A2		0x4E60
#define SCAL_VAL_OF_NC1_VAL4_A2_M		0x3FE00
#define SCAL_VAL_OF_NC2_VAL0_A2		0x4E60
#define SCAL_VAL_OF_NC2_VAL0_A2_M		0x7FC0000
#define SCAL_FCTR_OF_NC1_NR4_A2		0x4E60
#define SCAL_FCTR_OF_NC1_NR4_A2_M		0xF8000000
#define SCAL_VAL_OF_NC2_VAL1_A2		0x4E64
#define SCAL_VAL_OF_NC2_VAL1_A2_M		0x1FF
#define SCAL_VAL_OF_NC2_VAL2_A2		0x4E64
#define SCAL_VAL_OF_NC2_VAL2_A2_M		0x3FE00
#define SCAL_VAL_OF_NC2_VAL3_A2		0x4E64
#define SCAL_VAL_OF_NC2_VAL3_A2_M		0x7FC0000
#define SCAL_FCTR_OF_NC1_NR567_A2		0x4E64
#define SCAL_FCTR_OF_NC1_NR567_A2_M		0xF8000000
#define SCAL_VAL_OF_NC2_VAL4_A2		0x4E68
#define SCAL_VAL_OF_NC2_VAL4_A2_M		0x1FF
#define SCAL_FCTR_OF_NC1_NR8_A2		0x4E68
#define SCAL_FCTR_OF_NC1_NR8_A2_M		0x3E00
#define SCAL_FCTR_OF_NC2_NR3_A2		0x4E68
#define SCAL_FCTR_OF_NC2_NR3_A2_M		0x7C000
#define SCAL_FCTR_OF_NC2_NR4_A2		0x4E68
#define SCAL_FCTR_OF_NC2_NR4_A2_M		0xF80000
#define SCAL_FCTR_OF_NC2_NR567_A2		0x4E68
#define SCAL_FCTR_OF_NC2_NR567_A2_M		0x1F000000
#define SCAL_FCTR_OF_NC2_NR8_A2		0x4E6C
#define SCAL_FCTR_OF_NC2_NR8_A2_M		0x1F
#define ANT_WGT_SRC_SEL_A2		0x4E70
#define ANT_WGT_SRC_SEL_A2_M		0x1
#define LA_RX_MULTIUSR_CHK_UID_A2		0x4E74
#define LA_RX_MULTIUSR_CHK_UID_A2_M		0xFF
#define PHI_PSI_OF_SOUNDING_P0_A2		0x4E78
#define PHI_PSI_OF_SOUNDING_P0_A2_M		0xFFFFFFFF
#define PHI_PSI_OF_SOUNDING_P1_A2		0x4E7C
#define PHI_PSI_OF_SOUNDING_P1_A2_M		0xFFFFFFFF
#define PHI_PSI_OF_SOUNDING_P2_A2		0x4E80
#define PHI_PSI_OF_SOUNDING_P2_A2_M		0xFFFFFFFF
#define PHI_PSI_OF_SOUNDING_P3_A2		0x4E84
#define PHI_PSI_OF_SOUNDING_P3_A2_M		0xFFFFFFFF
#define PHI_PSI_OF_SOUNDING_P4_A2		0x4E88
#define PHI_PSI_OF_SOUNDING_P4_A2_M		0xFFFFFFFF
#define PHI_PSI_OF_SOUNDING_P5_A2		0x4E8C
#define PHI_PSI_OF_SOUNDING_P5_A2_M		0xFFFFFFFF
#define PHI_PSI_OF_SOUNDING_P6_A2		0x4E90
#define PHI_PSI_OF_SOUNDING_P6_A2_M		0xFFFF
#define FORCE_PHI_PSI_RESULTS_A2		0x4E90
#define FORCE_PHI_PSI_RESULTS_A2_M		0x10000
#define SEG0R_GAIN_OFST_DFS_A2		0x4E94
#define SEG0R_GAIN_OFST_DFS_A2_M		0xFF
#define SEG1R_GAIN_OFST_DFS_A2		0x4E98
#define SEG1R_GAIN_OFST_DFS_A2_M		0xFF
#define FORCE_V_MATRIX_00_IM_A2		0x4E9C
#define FORCE_V_MATRIX_00_IM_A2_M		0xFFFF
#define FORCE_V_MATRIX_00_RE_A2		0x4E9C
#define FORCE_V_MATRIX_00_RE_A2_M		0xFFFF0000
#define FORCE_V_MATRIX_01_IM_A2		0x4EA0
#define FORCE_V_MATRIX_01_IM_A2_M		0xFFFF
#define FORCE_V_MATRIX_01_RE_A2		0x4EA0
#define FORCE_V_MATRIX_01_RE_A2_M		0xFFFF0000
#define FORCE_V_MATRIX_10_IM_A2		0x4EA4
#define FORCE_V_MATRIX_10_IM_A2_M		0xFFFF
#define FORCE_V_MATRIX_10_RE_A2		0x4EA4
#define FORCE_V_MATRIX_10_RE_A2_M		0xFFFF0000
#define FORCE_V_MATRIX_11_IM_A2		0x4EA8
#define FORCE_V_MATRIX_11_IM_A2_M		0xFFFF
#define FORCE_V_MATRIX_11_RE_A2		0x4EA8
#define FORCE_V_MATRIX_11_RE_A2_M		0xFFFF0000
#define PATH0_R_BACKOFF_WB_GAIN_A2		0x4EAC
#define PATH0_R_BACKOFF_WB_GAIN_A2_M		0xF
#define PATH1_R_BACKOFF_WB_GAIN_A2		0x4EB0
#define PATH1_R_BACKOFF_WB_GAIN_A2_M		0xF
#define HE_TB_USING_NLM_A2		0x4EB4
#define HE_TB_USING_NLM_A2_M		0x1
#define LLR_WGT_REF_NOISE_A2		0x4EB4
#define LLR_WGT_REF_NOISE_A2_M		0x2
#define SCAL_VAL_OF_NR5678_NC1_VAL_A2		0x4EB8
#define SCAL_VAL_OF_NR5678_NC1_VAL_A2_M		0x1FF
#define SCAL_VAL_OF_NR5678_NC2_VAL_A2		0x4EB8
#define SCAL_VAL_OF_NR5678_NC2_VAL_A2_M		0x3FE00
#define PATHA_T2F_R_BT_RFGC_DC_RST_EN_A2		0x4EBC
#define PATHA_T2F_R_BT_RFGC_DC_RST_EN_A2_M		0x1
#define PATHB_T2F_R_BT_RFGC_DC_RST_EN_A2		0x4EC0
#define PATHB_T2F_R_BT_RFGC_DC_RST_EN_A2_M		0x1
#define PATH0_R_NON_STOP_EN_A2		0x4EC4
#define PATH0_R_NON_STOP_EN_A2_M		0x1
#define PATH1_R_NON_STOP_EN_A2		0x4EC8
#define PATH1_R_NON_STOP_EN_A2_M		0x1
#define PDP_AWGN_FLAG_0_A2		0x4ECC
#define PDP_AWGN_FLAG_0_A2_M		0x1
#define PDP_AWGN_FLAG_1_A2		0x4ECC
#define PDP_AWGN_FLAG_1_A2_M		0x2
#define PDP_AWGN_FLAG_2_A2		0x4ECC
#define PDP_AWGN_FLAG_2_A2_M		0x4
#define PDP_AWGN_FLAG_3_A2		0x4ECC
#define PDP_AWGN_FLAG_3_A2_M		0x8
#define PDP_AWGN_FLAG_4_A2		0x4ECC
#define PDP_AWGN_FLAG_4_A2_M		0x10
#define PDP_AWGN_FLAG_5_A2		0x4ECC
#define PDP_AWGN_FLAG_5_A2_M		0x20
#define MANUAL_PDP_AWGN_FLAG_LEG_A2		0x4ECC
#define MANUAL_PDP_AWGN_FLAG_LEG_A2_M		0x40
#define MANUAL_PDP_AWGN_FLAG_NON_LEG_A2		0x4ECC
#define MANUAL_PDP_AWGN_FLAG_NON_LEG_A2_M		0x80
#define MANUAL_PDP_AWGN_FLAG_EN_A2		0x4ECC
#define MANUAL_PDP_AWGN_FLAG_EN_A2_M		0x100
#define TXBF_V_MATRIX_SMO_HE_MODE_EN_A2		0x4ED0
#define TXBF_V_MATRIX_SMO_HE_MODE_EN_A2_M		0x1
#define TXBF_V_MATRIX_SMO_HT_MODE_EN_A2		0x4ED0
#define TXBF_V_MATRIX_SMO_HT_MODE_EN_A2_M		0x2
#define TXBF_V_MATRIX_SMO_VHT_MODE_EN_A2		0x4ED0
#define TXBF_V_MATRIX_SMO_VHT_MODE_EN_A2_M		0x4
#define HE_FORCE_BF_SMO_EN_A2		0x4ED4
#define HE_FORCE_BF_SMO_EN_A2_M		0x1
#define HT_FORCE_BF_SMO_EN_A2		0x4ED4
#define HT_FORCE_BF_SMO_EN_A2_M		0x2
#define VHT_FORCE_BF_SMO_EN_A2		0x4ED4
#define VHT_FORCE_BF_SMO_EN_A2_M		0x4
#define SEG0R_SIF_PRI_USE_S20_LVL_A2		0x4ED8
#define SEG0R_SIF_PRI_USE_S20_LVL_A2_M		0x1
#define S80_SEG0R_SIF_PRI_USE_S20_LVL_A2		0x4EDC
#define S80_SEG0R_SIF_PRI_USE_S20_LVL_A2_M		0x1
#define SEG1R_SIF_PRI_USE_S20_LVL_A2		0x4EE0
#define SEG1R_SIF_PRI_USE_S20_LVL_A2_M		0x1
#define S80_SEG1R_SIF_PRI_USE_S20_LVL_A2		0x4EE4
#define S80_SEG1R_SIF_PRI_USE_S20_LVL_A2_M		0x1
#define PATH0_R_DCCL_SYNC_LMT_IM_A2		0x4EE8
#define PATH0_R_DCCL_SYNC_LMT_IM_A2_M		0xFF
#define PATH0_R_DCCL_SYNC_LMT_RE_A2		0x4EE8
#define PATH0_R_DCCL_SYNC_LMT_RE_A2_M		0xFF00
#define PATH0_R_DCCL_SYNC_LMT_EN_A2		0x4EE8
#define PATH0_R_DCCL_SYNC_LMT_EN_A2_M		0x10000
#define PATH1_R_DCCL_SYNC_LMT_IM_A2		0x4EEC
#define PATH1_R_DCCL_SYNC_LMT_IM_A2_M		0xFF
#define PATH1_R_DCCL_SYNC_LMT_RE_A2		0x4EEC
#define PATH1_R_DCCL_SYNC_LMT_RE_A2_M		0xFF00
#define PATH1_R_DCCL_SYNC_LMT_EN_A2		0x4EEC
#define PATH1_R_DCCL_SYNC_LMT_EN_A2_M		0x10000
#define PATH0_R_TSSI_CURVE_P0_A2		0x5600
#define PATH0_R_TSSI_CURVE_P0_A2_M		0x3F
#define PATH0_R_TSSI_CURVE_P1_A2		0x5600
#define PATH0_R_TSSI_CURVE_P1_A2_M		0x3F00
#define PATH0_R_TSSI_CURVE_P2_A2		0x5600
#define PATH0_R_TSSI_CURVE_P2_A2_M		0x3F0000
#define PATH0_R_TSSI_CURVE_P3_A2		0x5600
#define PATH0_R_TSSI_CURVE_P3_A2_M		0x3F000000
#define PATH0_R_TSSI_CURVE_P4_A2		0x5604
#define PATH0_R_TSSI_CURVE_P4_A2_M		0x3F
#define PATH0_R_TSSI_CURVE_P5_A2		0x5604
#define PATH0_R_TSSI_CURVE_P5_A2_M		0x3F00
#define PATH0_R_TSSI_CURVE_P6_A2		0x5604
#define PATH0_R_TSSI_CURVE_P6_A2_M		0x3F0000
#define PATH0_R_TSSI_CURVE_EN_A2		0x5604
#define PATH0_R_TSSI_CURVE_EN_A2_M		0x80000000
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_G0_A2		0x5608
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_G0_A2_M		0x1FF
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_G1_A2		0x5608
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_G1_A2_M		0x3FE00
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_G2_A2		0x5608
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_G2_A2_M		0x7FC0000
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_G3_A2		0x560C
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_G3_A2_M		0x1FF
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_G4_A2		0x560C
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_G4_A2_M		0x3FE00
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_G5_A2		0x560C
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_G5_A2_M		0x7FC0000
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_G6_A2		0x5610
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_G6_A2_M		0x1FF
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_G7_A2		0x5610
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_G7_A2_M		0x3FE00
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_G0_A2		0x5610
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_G0_A2_M		0x7FC0000
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_G1_A2		0x5614
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_G1_A2_M		0x1FF
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_G2_A2		0x5614
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_G2_A2_M		0x3FE00
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_G3_A2		0x5614
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_G3_A2_M		0x7FC0000
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_G4_A2		0x5618
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_G4_A2_M		0x1FF
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_G5_A2		0x5618
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_G5_A2_M		0x3FE00
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_G6_A2		0x5618
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_G6_A2_M		0x7FC0000
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_G7_A2		0x561C
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_G7_A2_M		0x1FF
#define PATH0_R_TSSI_SLOPE_CAL_GAIN_DIFF_OFDM_G0_A2		0x561C
#define PATH0_R_TSSI_SLOPE_CAL_GAIN_DIFF_OFDM_G0_A2_M		0xFF0000
#define PATH0_R_TSSI_SLOPE_CAL_GAIN_DIFF_OFDM_G1_A2		0x561C
#define PATH0_R_TSSI_SLOPE_CAL_GAIN_DIFF_OFDM_G1_A2_M		0xFF000000
#define PATH0_R_TSSI_SLOPE_CAL_GAIN_DIFF_OFDM_G2_A2		0x5620
#define PATH0_R_TSSI_SLOPE_CAL_GAIN_DIFF_OFDM_G2_A2_M		0xFF
#define PATH0_R_TSSI_SLOPE_CAL_GAIN_DIFF_OFDM_G3_A2		0x5620
#define PATH0_R_TSSI_SLOPE_CAL_GAIN_DIFF_OFDM_G3_A2_M		0xFF00
#define PATH0_R_TSSI_SLOPE_CAL_GAIN_DIFF_OFDM_G4_A2		0x5620
#define PATH0_R_TSSI_SLOPE_CAL_GAIN_DIFF_OFDM_G4_A2_M		0xFF0000
#define PATH0_R_TSSI_SLOPE_CAL_GAIN_DIFF_OFDM_G5_A2		0x5620
#define PATH0_R_TSSI_SLOPE_CAL_GAIN_DIFF_OFDM_G5_A2_M		0xFF000000
#define PATH0_R_TSSI_SLOPE_CAL_GAIN_DIFF_OFDM_G6_A2		0x5624
#define PATH0_R_TSSI_SLOPE_CAL_GAIN_DIFF_OFDM_G6_A2_M		0xFF
#define PATH0_R_TSSI_SLOPE_CAL_GAIN_DIFF_OFDM_G7_A2		0x5624
#define PATH0_R_TSSI_SLOPE_CAL_GAIN_DIFF_OFDM_G7_A2_M		0xFF00
#define PATH0_R_TSSI_SLOPE_CAL_GAIN_DIFF_CCK_G0_A2		0x5624
#define PATH0_R_TSSI_SLOPE_CAL_GAIN_DIFF_CCK_G0_A2_M		0xFF0000
#define PATH0_R_TSSI_SLOPE_CAL_GAIN_DIFF_CCK_G1_A2		0x5624
#define PATH0_R_TSSI_SLOPE_CAL_GAIN_DIFF_CCK_G1_A2_M		0xFF000000
#define PATH0_R_TSSI_SLOPE_CAL_GAIN_DIFF_CCK_G2_A2		0x5628
#define PATH0_R_TSSI_SLOPE_CAL_GAIN_DIFF_CCK_G2_A2_M		0xFF
#define PATH0_R_TSSI_SLOPE_CAL_GAIN_DIFF_CCK_G3_A2		0x5628
#define PATH0_R_TSSI_SLOPE_CAL_GAIN_DIFF_CCK_G3_A2_M		0xFF00
#define PATH0_R_TSSI_SLOPE_CAL_GAIN_DIFF_CCK_G4_A2		0x5628
#define PATH0_R_TSSI_SLOPE_CAL_GAIN_DIFF_CCK_G4_A2_M		0xFF0000
#define PATH0_R_TSSI_SLOPE_CAL_GAIN_DIFF_CCK_G5_A2		0x5628
#define PATH0_R_TSSI_SLOPE_CAL_GAIN_DIFF_CCK_G5_A2_M		0xFF000000
#define PATH0_R_TSSI_SLOPE_CAL_GAIN_DIFF_CCK_G6_A2		0x562C
#define PATH0_R_TSSI_SLOPE_CAL_GAIN_DIFF_CCK_G6_A2_M		0xFF
#define PATH0_R_TSSI_SLOPE_CAL_GAIN_DIFF_CCK_G7_A2		0x562C
#define PATH0_R_TSSI_SLOPE_CAL_GAIN_DIFF_CCK_G7_A2_M		0xFF00
#define PATH0_R_TSSI_J_OFDM_G0_A2		0x5630
#define PATH0_R_TSSI_J_OFDM_G0_A2_M		0x3FF
#define PATH0_R_TSSI_J_OFDM_G1_A2		0x5630
#define PATH0_R_TSSI_J_OFDM_G1_A2_M		0xFFC00
#define PATH0_R_TSSI_J_OFDM_G2_A2		0x5630
#define PATH0_R_TSSI_J_OFDM_G2_A2_M		0x3FF00000
#define PATH0_R_TSSI_J_OFDM_G3_A2		0x5634
#define PATH0_R_TSSI_J_OFDM_G3_A2_M		0x3FF
#define PATH0_R_TSSI_J_OFDM_G4_A2		0x5634
#define PATH0_R_TSSI_J_OFDM_G4_A2_M		0xFFC00
#define PATH0_R_TSSI_J_OFDM_G5_A2		0x5634
#define PATH0_R_TSSI_J_OFDM_G5_A2_M		0x3FF00000
#define PATH0_R_TSSI_J_OFDM_G6_A2		0x5638
#define PATH0_R_TSSI_J_OFDM_G6_A2_M		0x3FF
#define PATH0_R_TSSI_J_OFDM_G7_A2		0x5638
#define PATH0_R_TSSI_J_OFDM_G7_A2_M		0xFFC00
#define PATH0_R_TSSI_J_CCK_G0_A2		0x563C
#define PATH0_R_TSSI_J_CCK_G0_A2_M		0x3FF
#define PATH0_R_TSSI_J_CCK_G1_A2		0x563C
#define PATH0_R_TSSI_J_CCK_G1_A2_M		0xFFC00
#define PATH0_R_TSSI_J_CCK_G2_A2		0x563C
#define PATH0_R_TSSI_J_CCK_G2_A2_M		0x3FF00000
#define PATH0_R_TSSI_J_CCK_G3_A2		0x5640
#define PATH0_R_TSSI_J_CCK_G3_A2_M		0x3FF
#define PATH0_R_TSSI_J_CCK_G4_A2		0x5640
#define PATH0_R_TSSI_J_CCK_G4_A2_M		0xFFC00
#define PATH0_R_TSSI_J_CCK_G5_A2		0x5640
#define PATH0_R_TSSI_J_CCK_G5_A2_M		0x3FF00000
#define PATH0_R_TSSI_J_CCK_G6_A2		0x5644
#define PATH0_R_TSSI_J_CCK_G6_A2_M		0x3FF
#define PATH0_R_TSSI_J_CCK_G7_A2		0x5644
#define PATH0_R_TSSI_J_CCK_G7_A2_M		0xFFC00
#define PATH0_R_TXRFC_RFMODE_FORCE_VAL_A2		0x5648
#define PATH0_R_TXRFC_RFMODE_FORCE_VAL_A2_M		0xF
#define PATH0_R_TXRFC_RFMODE_FORCE_ON_A2		0x5648
#define PATH0_R_TXRFC_RFMODE_FORCE_ON_A2_M		0x10
#define PATH0_R_TXRFC_TSSI_OFST_FORCE_VAL_A2		0x5648
#define PATH0_R_TXRFC_TSSI_OFST_FORCE_VAL_A2_M		0x3E0
#define PATH0_R_TXRFC_TSSI_OFST_FORCE_ON_A2		0x5648
#define PATH0_R_TXRFC_TSSI_OFST_FORCE_ON_A2_M		0x400
#define PATH0_R_TXRFC_TX_CCK_IND_FORCE_VAL_A2		0x5648
#define PATH0_R_TXRFC_TX_CCK_IND_FORCE_VAL_A2_M		0x800
#define PATH0_R_TXRFC_TX_CCK_IND_FORCE_ON_A2		0x5648
#define PATH0_R_TXRFC_TX_CCK_IND_FORCE_ON_A2_M		0x1000
#define PATH0_R_TXRFC_TXAGC_RF_FORCE_VAL_A2		0x5648
#define PATH0_R_TXRFC_TXAGC_RF_FORCE_VAL_A2_M		0x7E000
#define PATH0_R_TXRFC_TXAGC_RF_FORCE_ON_A2		0x5648
#define PATH0_R_TXRFC_TXAGC_RF_FORCE_ON_A2_M		0x80000
#define PATH0_R_TXRFC_GAIN_TX_FORCE_VAL_A2		0x564C
#define PATH0_R_TXRFC_GAIN_TX_FORCE_VAL_A2_M		0x1F
#define PATH0_R_TXRFC_GAIN_TX_FORCE_ON_A2		0x564C
#define PATH0_R_TXRFC_GAIN_TX_FORCE_ON_A2_M		0x20
#define PATH0_R_TXRFC_TX_IQK_SEL_RF_FORCE_VAL_A2		0x564C
#define PATH0_R_TXRFC_TX_IQK_SEL_RF_FORCE_VAL_A2_M		0xC0
#define PATH0_R_TXRFC_TX_IQK_SEL_RF_FORCE_ON_A2		0x564C
#define PATH0_R_TXRFC_TX_IQK_SEL_RF_FORCE_ON_A2_M		0x100
#define PATH0_R_TXRFC_TX_PW_GAIN_RANGE_FORCE_VAL_A2		0x564C
#define PATH0_R_TXRFC_TX_PW_GAIN_RANGE_FORCE_VAL_A2_M		0x600
#define PATH0_R_TXRFC_TX_PW_GAIN_RANGE_FORCE_ON_A2		0x564C
#define PATH0_R_TXRFC_TX_PW_GAIN_RANGE_FORCE_ON_A2_M		0x800
#define PATH0_R_TXRFC_TX_TRACK_GAIN_RANGE_FORCE_VAL_A2		0x564C
#define PATH0_R_TXRFC_TX_TRACK_GAIN_RANGE_FORCE_VAL_A2_M		0xE000
#define PATH0_R_TXRFC_TX_TRACK_GAIN_RANGE_FORCE_ON_A2		0x564C
#define PATH0_R_TXRFC_TX_TRACK_GAIN_RANGE_FORCE_ON_A2_M		0x10000
#define PATH0_R_TXRFC_TSSI_CURVE_FORCE_VAL_A2		0x564C
#define PATH0_R_TXRFC_TSSI_CURVE_FORCE_VAL_A2_M		0xE0000
#define PATH0_R_TXRFC_TSSI_CURVE_FORCE_ON_A2		0x564C
#define PATH0_R_TXRFC_TSSI_CURVE_FORCE_ON_A2_M		0x100000
#define PATH0_R_TSSI_CURVE_OFST_AT_HE_52_56_X2_A2		0x5650
#define PATH0_R_TSSI_CURVE_OFST_AT_HE_52_56_X2_A2_M		0x1F
#define PATH0_R_TSSI_CURVE_OFST_AT_HE_52_56_A2		0x5650
#define PATH0_R_TSSI_CURVE_OFST_AT_HE_52_56_A2_M		0x3E0
#define PATH0_R_TSSI_CURVE_OFST_AT_HE_52_56_2_A2		0x5650
#define PATH0_R_TSSI_CURVE_OFST_AT_HE_52_56_2_A2_M		0x7C00
#define PATH0_R_TSSI_CURVE_OFST_AT_HE_52_56_4_A2		0x5650
#define PATH0_R_TSSI_CURVE_OFST_AT_HE_52_56_4_A2_M		0xF8000
#define PATH0_R_TSSI_CURVE_OFST_AT_HE_52_56_8_A2		0x5650
#define PATH0_R_TSSI_CURVE_OFST_AT_HE_52_56_8_A2_M		0x1F00000
#define PATH0_R_TSSI_DCK_BY_CURVE_EN_A2		0x5650
#define PATH0_R_TSSI_DCK_BY_CURVE_EN_A2_M		0x80000000
#define PATH0_R_TSSI_DCK_BY_CURVE_0_A2		0x5654
#define PATH0_R_TSSI_DCK_BY_CURVE_0_A2_M		0xFFF
#define PATH0_R_TSSI_DCK_BY_CURVE_1_A2		0x5654
#define PATH0_R_TSSI_DCK_BY_CURVE_1_A2_M		0xFFF000
#define PATH0_R_TSSI_DCK_BY_CURVE_2_A2		0x5658
#define PATH0_R_TSSI_DCK_BY_CURVE_2_A2_M		0xFFF
#define PATH0_R_TSSI_DCK_BY_CURVE_3_A2		0x5658
#define PATH0_R_TSSI_DCK_BY_CURVE_3_A2_M		0xFFF000
#define PATH0_R_TSSI_DCK_BY_CURVE_4_A2		0x565C
#define PATH0_R_TSSI_DCK_BY_CURVE_4_A2_M		0xFFF
#define PATH0_R_TSSI_DCK_BY_CURVE_5_A2		0x565C
#define PATH0_R_TSSI_DCK_BY_CURVE_5_A2_M		0xFFF000
#define PATH0_R_TSSI_DCK_BY_CURVE_6_A2		0x5660
#define PATH0_R_TSSI_DCK_BY_CURVE_6_A2_M		0xFFF
#define PATH0_R_TSSI_DCK_BY_CURVE_7_A2		0x5660
#define PATH0_R_TSSI_DCK_BY_CURVE_7_A2_M		0xFFF000
#define PATH0_R_TSSI_DCK_AT_TSSI_CURVE_EQ_0_A2		0x5664
#define PATH0_R_TSSI_DCK_AT_TSSI_CURVE_EQ_0_A2_M		0x7
#define PATH0_R_TSSI_DCK_AT_TSSI_CURVE_EQ_1_A2		0x5664
#define PATH0_R_TSSI_DCK_AT_TSSI_CURVE_EQ_1_A2_M		0x38
#define PATH0_R_TSSI_DCK_AT_TSSI_CURVE_EQ_2_A2		0x5664
#define PATH0_R_TSSI_DCK_AT_TSSI_CURVE_EQ_2_A2_M		0x1C0
#define PATH0_R_TSSI_DCK_MOVING_AVG_LEN_A2		0x5664
#define PATH0_R_TSSI_DCK_MOVING_AVG_LEN_A2_M		0x7000
#define PATH0_R_TSSI_DCK_MOVING_AVG_CLR_A2		0x5664
#define PATH0_R_TSSI_DCK_MOVING_AVG_CLR_A2_M		0x8000
#define PATH0_R_TSSI_DCK_MOVING_AVG_RPT_SEL_A2		0x5664
#define PATH0_R_TSSI_DCK_MOVING_AVG_RPT_SEL_A2_M		0xF0000
#define PATH0_R_TSSI_DCK_MOVING_AVG_INI_DIS_A2		0x5664
#define PATH0_R_TSSI_DCK_MOVING_AVG_INI_DIS_A2_M		0x100000
#define PATH0_R_TXRFC_TX_GAPK_SEL_WE_FORCE_VAL_A2		0x5664
#define PATH0_R_TXRFC_TX_GAPK_SEL_WE_FORCE_VAL_A2_M		0x40000000
#define PATH0_R_TXRFC_TX_GAPK_SEL_WE_FORCE_ON_A2		0x5664
#define PATH0_R_TXRFC_TX_GAPK_SEL_WE_FORCE_ON_A2_M		0x80000000
#define PATH0_R_TXRFC_EN_PAD_GAPK_FORCE_VAL_A2		0x5668
#define PATH0_R_TXRFC_EN_PAD_GAPK_FORCE_VAL_A2_M		0x1
#define PATH0_R_TXRFC_EN_PAD_GAPK_FORCE_ON_A2		0x5668
#define PATH0_R_TXRFC_EN_PAD_GAPK_FORCE_ON_A2_M		0x2
#define PATH0_R_TXRFC_EN_PA_GAPK_FORCE_VAL_A2		0x5668
#define PATH0_R_TXRFC_EN_PA_GAPK_FORCE_VAL_A2_M		0x4
#define PATH0_R_TXRFC_EN_PA_GAPK_FORCE_ON_A2		0x5668
#define PATH0_R_TXRFC_EN_PA_GAPK_FORCE_ON_A2_M		0x8
#define PATH0_R_TXRFC_PAD_GAPK_IDX_FORCE_VAL_A2		0x5668
#define PATH0_R_TXRFC_PAD_GAPK_IDX_FORCE_VAL_A2_M		0x7F0
#define PATH0_R_TXRFC_PAD_GAPK_IDX_FORCE_ON_A2		0x5668
#define PATH0_R_TXRFC_PAD_GAPK_IDX_FORCE_ON_A2_M		0x800
#define PATH0_R_TXRFC_PA_GAPK_IDX_FORCE_VAL_A2		0x5668
#define PATH0_R_TXRFC_PA_GAPK_IDX_FORCE_VAL_A2_M		0x3F000
#define PATH0_R_TXRFC_PA_GAPK_IDX_FORCE_ON_A2		0x5668
#define PATH0_R_TXRFC_PA_GAPK_IDX_FORCE_ON_A2_M		0x40000
#define PATH0_R_TXRFC_TX_RATE_BIAS_FORCE_VAL_A2		0x5668
#define PATH0_R_TXRFC_TX_RATE_BIAS_FORCE_VAL_A2_M		0x180000
#define PATH0_R_TXRFC_TX_RATE_BIAS_FORCE_ON_A2		0x5668
#define PATH0_R_TXRFC_TX_RATE_BIAS_FORCE_ON_A2_M		0x200000
#define PATH0_R_TXRFC_TX_RU_FORCE_VAL_A2		0x5668
#define PATH0_R_TXRFC_TX_RU_FORCE_VAL_A2_M		0x400000
#define PATH0_R_TXRFC_TX_RU_FORCE_ON_A2		0x5668
#define PATH0_R_TXRFC_TX_RU_FORCE_ON_A2_M		0x800000
#define PATH0_R_TXRFC_TX_GAPK_WD_FORCE_VAL_A2		0x5668
#define PATH0_R_TXRFC_TX_GAPK_WD_FORCE_VAL_A2_M		0x3F000000
#define PATH0_R_TXRFC_TX_GAPK_WD_FORCE_ON_A2		0x5668
#define PATH0_R_TXRFC_TX_GAPK_WD_FORCE_ON_A2_M		0x40000000
#define PATH0_R_TSSI_TIMEOUT_TIME_A2		0x566C
#define PATH0_R_TSSI_TIMEOUT_TIME_A2_M		0xFFF
#define PATH0_R_TSSI_TIMEOUT_UNIT_A2		0x566C
#define PATH0_R_TSSI_TIMEOUT_UNIT_A2_M		0x3000
#define PATH0_R_UPD_CLK_ADC_TX_PATH_A2		0x566C
#define PATH0_R_UPD_CLK_ADC_TX_PATH_A2_M		0x30000
#define PATH0_R_CFIR_BY_RATE_OFF_FORCE_VAL_A2		0x566C
#define PATH0_R_CFIR_BY_RATE_OFF_FORCE_VAL_A2_M		0x40000
#define PATH0_R_DPD_BY_RATE_OFF_FORCE_VAL_A2		0x566C
#define PATH0_R_DPD_BY_RATE_OFF_FORCE_VAL_A2_M		0x80000
#define PATH0_R_IQKK_AFE_FORCE_ON_A2		0x5670
#define PATH0_R_IQKK_AFE_FORCE_ON_A2_M		0x1
#define PATH0_R_IQKK_RFC_FORCE_ON_A2		0x5670
#define PATH0_R_IQKK_RFC_FORCE_ON_A2_M		0x2
#define PATH0_R_IQKK_TX_CKEN_BOTH_PATH_FORCE_ON_A2		0x5670
#define PATH0_R_IQKK_TX_CKEN_BOTH_PATH_FORCE_ON_A2_M		0x4
#define PATH0_R_IQKK_TD_CLK_GEN_RX_PATH_EN_FORCE_ON_A2		0x5670
#define PATH0_R_IQKK_TD_CLK_GEN_RX_PATH_EN_FORCE_ON_A2_M		0x8
#define PATH0_R_IQKK_TD_CLK_GEN_TX_PATH_EN_FORCE_ON_A2		0x5670
#define PATH0_R_IQKK_TD_CLK_GEN_TX_PATH_EN_FORCE_ON_A2_M		0x10
#define PATH0_R_IQKK_CLK_RST_GEN_TOP_TX_PATH_EN_FORCE_ON_A2		0x5670
#define PATH0_R_IQKK_CLK_RST_GEN_TOP_TX_PATH_EN_FORCE_ON_A2_M		0x20
#define PATH0_R_IQKK_CLK_RST_GEN_TOP_RX_PATH_EN_FORCE_ON_A2		0x5670
#define PATH0_R_IQKK_CLK_RST_GEN_TOP_RX_PATH_EN_FORCE_ON_A2_M		0x40
#define PATH0_R_IQKK_TD_UPD_GEN_FORCE_ON_A2		0x5670
#define PATH0_R_IQKK_TD_UPD_GEN_FORCE_ON_A2_M		0x80
#define PATH0_R_IQKK_TX_IMFIR2_FORCE_ON_A2		0x5670
#define PATH0_R_IQKK_TX_IMFIR2_FORCE_ON_A2_M		0x100
#define PATH0_R_IQKK_CLK_GATING_TD_PATH_FORCE_ON_A2		0x5670
#define PATH0_R_IQKK_CLK_GATING_TD_PATH_FORCE_ON_A2_M		0x200
#define PATH0_R_IQKK_CCA_FORCE_OFF_A2		0x5670
#define PATH0_R_IQKK_CCA_FORCE_OFF_A2_M		0x400
#define PATH0_R_IQKK_ADC_FIFO_PATH_EN_FORCE_ON_A2		0x5670
#define PATH0_R_IQKK_ADC_FIFO_PATH_EN_FORCE_ON_A2_M		0x800
#define PATH0_R_RFK_IS_RUNNING_A2		0x5670
#define PATH0_R_RFK_IS_RUNNING_A2_M		0x1000
#define PATH0_R_POST_DPD_GAIN_TX_GAPK_DIS_A2		0x5670
#define PATH0_R_POST_DPD_GAIN_TX_GAPK_DIS_A2_M		0x2000
#define PATH0_R_POST_DPD_TXAGC_DIS_A2		0x5670
#define PATH0_R_POST_DPD_TXAGC_DIS_A2_M		0x4000
#define PATH0_R_CFIR_BY_RATE_OFF_FORCE_ON_A2		0x5670
#define PATH0_R_CFIR_BY_RATE_OFF_FORCE_ON_A2_M		0x8000
#define PATH0_R_DPD_BY_RATE_OFF_FORCE_ON_A2		0x5670
#define PATH0_R_DPD_BY_RATE_OFF_FORCE_ON_A2_M		0x10000
#define PATH0_R_UPD_CLK_ADC_FORCE_ON_PATH_A2		0x5670
#define PATH0_R_UPD_CLK_ADC_FORCE_ON_PATH_A2_M		0x8000000
#define PATH0_R_UPD_CLK_DAC_FORCE_ON_PATH_A2		0x5670
#define PATH0_R_UPD_CLK_DAC_FORCE_ON_PATH_A2_M		0x10000000
#define PATH0_R_UPD_CLK_ADC_FORCE_VAL_PATH_A2		0x5670
#define PATH0_R_UPD_CLK_ADC_FORCE_VAL_PATH_A2_M		0x60000000
#define PATH0_R_UPD_CLK_DAC_FORCE_VAL_PATH_A2		0x5670
#define PATH0_R_UPD_CLK_DAC_FORCE_VAL_PATH_A2_M		0x80000000
#define PATH0_R_SINGLE_TONE_PHYTXEN_A2		0x5680
#define PATH0_R_SINGLE_TONE_PHYTXEN_A2_M		0x1
#define PATH0_R_SINGLE_TONE_CLR_A2		0x5680
#define PATH0_R_SINGLE_TONE_CLR_A2_M		0x2
#define PATH0_R_SINGLE_TONE_TRIG_A2		0x5680
#define PATH0_R_SINGLE_TONE_TRIG_A2_M		0x4
#define PATH0_R_SINGLE_TONE_CONTINOUS_TX_A2		0x5680
#define PATH0_R_SINGLE_TONE_CONTINOUS_TX_A2_M		0x8
#define PATH0_R_SINGLE_TONE_PKT_NUM_A2		0x5680
#define PATH0_R_SINGLE_TONE_PKT_NUM_A2_M		0xFFFF0
#define PATH0_R_SINGLE_TONE_RX_IDLE_TIME_A2		0x5680
#define PATH0_R_SINGLE_TONE_RX_IDLE_TIME_A2_M		0x7F00000
#define PATH0_R_SINGLE_TONE_SIN_A2		0x5680
#define PATH0_R_SINGLE_TONE_SIN_A2_M		0x8000000
#define PATH0_R_SINGLE_TONE_TX_DLY_A2		0x5680
#define PATH0_R_SINGLE_TONE_TX_DLY_A2_M		0xF0000000
#define PATH0_R_SINGLE_TONE_NUM_A2		0x5684
#define PATH0_R_SINGLE_TONE_NUM_A2_M		0x7F
#define PATH0_R_SINGLE_TONE_CLR_PROOF_A2		0x5684
#define PATH0_R_SINGLE_TONE_CLR_PROOF_A2_M		0x80
#define PATH0_R_SINGLE_TONE_EXTEND_NULL_TX_TIME_A2		0x5684
#define PATH0_R_SINGLE_TONE_EXTEND_NULL_TX_TIME_A2_M		0x7F0000
#define PATH0_R_SINGLE_TONE_PHASE_INV_A2		0x5684
#define PATH0_R_SINGLE_TONE_PHASE_INV_A2_M		0x800000
#define PATH0_R_HW_TXPW_K_DBG_SEL_A2		0x5684
#define PATH0_R_HW_TXPW_K_DBG_SEL_A2_M		0x3F000000
#define PATH0_R_DIS_TXAGC_RFC_SRC_FIX_A2		0x5684
#define PATH0_R_DIS_TXAGC_RFC_SRC_FIX_A2_M		0x40000000
#define PATH0_R_HW_TSSI_SLOPE_K_TRIG_A2		0x5688
#define PATH0_R_HW_TSSI_SLOPE_K_TRIG_A2_M		0xF
#define PATH0_R_HW_TSSI_SLOPE_K_CLR_A2		0x5688
#define PATH0_R_HW_TSSI_SLOPE_K_CLR_A2_M		0xF0
#define PATH0_R_TXPW_SLOPE_K_0_MOD_A2		0x5688
#define PATH0_R_TXPW_SLOPE_K_0_MOD_A2_M		0x300
#define PATH0_R_TXPW_SLOPE_K_1_MOD_A2		0x5688
#define PATH0_R_TXPW_SLOPE_K_1_MOD_A2_M		0xC00
#define PATH0_R_TXPW_SLOPE_K_2_MOD_A2		0x5688
#define PATH0_R_TXPW_SLOPE_K_2_MOD_A2_M		0x3000
#define PATH0_R_TXPW_SLOPE_K_3_MOD_A2		0x5688
#define PATH0_R_TXPW_SLOPE_K_3_MOD_A2_M		0xC000
#define PATH0_R_SINGLE_TONE_DIGI_GAIN_A2		0x5688
#define PATH0_R_SINGLE_TONE_DIGI_GAIN_A2_M		0x3FF0000
#define PATH0_R_HW_TXPW_K_DAC_PW_SV_EN_A2		0x5688
#define PATH0_R_HW_TXPW_K_DAC_PW_SV_EN_A2_M		0x40000000
#define PATH0_R_TXPW_00_A2		0x568C
#define PATH0_R_TXPW_00_A2_M		0xFF
#define PATH0_R_TXPW_01_A2		0x568C
#define PATH0_R_TXPW_01_A2_M		0xFF00
#define PATH0_R_TXPW_02_A2		0x568C
#define PATH0_R_TXPW_02_A2_M		0xFF0000
#define PATH0_R_TXPW_03_A2		0x568C
#define PATH0_R_TXPW_03_A2_M		0xFF000000
#define PATH0_R_TXPW_10_A2		0x5690
#define PATH0_R_TXPW_10_A2_M		0xFF
#define PATH0_R_TXPW_11_A2		0x5690
#define PATH0_R_TXPW_11_A2_M		0xFF00
#define PATH0_R_TXPW_12_A2		0x5690
#define PATH0_R_TXPW_12_A2_M		0xFF0000
#define PATH0_R_TXPW_13_A2		0x5690
#define PATH0_R_TXPW_13_A2_M		0xFF000000
#define PATH0_R_TXPW_20_A2		0x5694
#define PATH0_R_TXPW_20_A2_M		0xFF
#define PATH0_R_TXPW_21_A2		0x5694
#define PATH0_R_TXPW_21_A2_M		0xFF00
#define PATH0_R_TXPW_22_A2		0x5694
#define PATH0_R_TXPW_22_A2_M		0xFF0000
#define PATH0_R_TXPW_23_A2		0x5694
#define PATH0_R_TXPW_23_A2_M		0xFF000000
#define PATH0_R_TXPW_30_A2		0x5698
#define PATH0_R_TXPW_30_A2_M		0xFF
#define PATH0_R_TXPW_31_A2		0x5698
#define PATH0_R_TXPW_31_A2_M		0xFF00
#define PATH0_R_TXPW_32_A2		0x5698
#define PATH0_R_TXPW_32_A2_M		0xFF0000
#define PATH0_R_TXPW_33_A2		0x5698
#define PATH0_R_TXPW_33_A2_M		0xFF000000
#define PATH0_R_TXPW_DIFF_0_A2		0x569C
#define PATH0_R_TXPW_DIFF_0_A2_M		0x7F
#define PATH0_R_TXPW_DIFF_1_A2		0x569C
#define PATH0_R_TXPW_DIFF_1_A2_M		0x7F00
#define PATH0_R_TXPW_DIFF_2_A2		0x569C
#define PATH0_R_TXPW_DIFF_2_A2_M		0x7F0000
#define PATH0_R_TXPW_DIFF_3_A2		0x569C
#define PATH0_R_TXPW_DIFF_3_A2_M		0x7F000000
#define PATH0_R_HW_TSSI_GAP_K_TRIG_A2		0x56A0
#define PATH0_R_HW_TSSI_GAP_K_TRIG_A2_M		0x7
#define PATH0_R_HW_TSSI_GAP_K_CLR_A2		0x56A0
#define PATH0_R_HW_TSSI_GAP_K_CLR_A2_M		0x70
#define PATH0_R_TXPW_GAP_K_0_MOD_A2		0x56A0
#define PATH0_R_TXPW_GAP_K_0_MOD_A2_M		0x300
#define PATH0_R_TXPW_GAP_K_1_MOD_A2		0x56A0
#define PATH0_R_TXPW_GAP_K_1_MOD_A2_M		0xC00
#define PATH0_R_TXPW_GAP_K_2_MOD_A2		0x56A0
#define PATH0_R_TXPW_GAP_K_2_MOD_A2_M		0x3000
#define PATH0_R_HW_TSSI_GAPK_G0_A2		0x56A0
#define PATH0_R_HW_TSSI_GAPK_G0_A2_M		0xC000
#define PATH0_R_HW_TSSI_GAPK_G1_A2		0x56A0
#define PATH0_R_HW_TSSI_GAPK_G1_A2_M		0x30000
#define PATH0_R_HW_TSSI_GAPK_G2_A2		0x56A0
#define PATH0_R_HW_TSSI_GAPK_G2_A2_M		0xC0000
#define PATH0_R_HW_TSSI_GAPK_G3_A2		0x56A0
#define PATH0_R_HW_TSSI_GAPK_G3_A2_M		0x300000
#define PATH0_R_TXPW_X_00_A2		0x56A4
#define PATH0_R_TXPW_X_00_A2_M		0xFF
#define PATH0_R_TXPW_Y_00_A2		0x56A4
#define PATH0_R_TXPW_Y_00_A2_M		0xFF00
#define PATH0_R_TXPW_X_01_A2		0x56A4
#define PATH0_R_TXPW_X_01_A2_M		0xFF0000
#define PATH0_R_TXPW_Y_01_A2		0x56A4
#define PATH0_R_TXPW_Y_01_A2_M		0xFF000000
#define PATH0_R_TXPW_X_02_A2		0x56A8
#define PATH0_R_TXPW_X_02_A2_M		0xFF
#define PATH0_R_TXPW_Y_02_A2		0x56A8
#define PATH0_R_TXPW_Y_02_A2_M		0xFF00
#define PATH0_R_TXPW_X_03_A2		0x56A8
#define PATH0_R_TXPW_X_03_A2_M		0xFF0000
#define PATH0_R_TXPW_Y_03_A2		0x56A8
#define PATH0_R_TXPW_Y_03_A2_M		0xFF000000
#define PATH0_R_TXPW_X_10_A2		0x56AC
#define PATH0_R_TXPW_X_10_A2_M		0xFF
#define PATH0_R_TXPW_Y_10_A2		0x56AC
#define PATH0_R_TXPW_Y_10_A2_M		0xFF00
#define PATH0_R_TXPW_X_11_A2		0x56AC
#define PATH0_R_TXPW_X_11_A2_M		0xFF0000
#define PATH0_R_TXPW_Y_11_A2		0x56AC
#define PATH0_R_TXPW_Y_11_A2_M		0xFF000000
#define PATH0_R_TXPW_X_12_A2		0x56B0
#define PATH0_R_TXPW_X_12_A2_M		0xFF
#define PATH0_R_TXPW_Y_12_A2		0x56B0
#define PATH0_R_TXPW_Y_12_A2_M		0xFF00
#define PATH0_R_TXPW_X_13_A2		0x56B0
#define PATH0_R_TXPW_X_13_A2_M		0xFF0000
#define PATH0_R_TXPW_Y_13_A2		0x56B0
#define PATH0_R_TXPW_Y_13_A2_M		0xFF000000
#define PATH0_R_TXPW_X_20_A2		0x56B4
#define PATH0_R_TXPW_X_20_A2_M		0xFF
#define PATH0_R_TXPW_Y_20_A2		0x56B4
#define PATH0_R_TXPW_Y_20_A2_M		0xFF00
#define PATH0_R_TXPW_X_21_A2		0x56B4
#define PATH0_R_TXPW_X_21_A2_M		0xFF0000
#define PATH0_R_TXPW_Y_21_A2		0x56B4
#define PATH0_R_TXPW_Y_21_A2_M		0xFF000000
#define PATH0_R_TXPW_X_22_A2		0x56B8
#define PATH0_R_TXPW_X_22_A2_M		0xFF
#define PATH0_R_TXPW_Y_22_A2		0x56B8
#define PATH0_R_TXPW_Y_22_A2_M		0xFF00
#define PATH0_R_TXPW_X_23_A2		0x56B8
#define PATH0_R_TXPW_X_23_A2_M		0xFF0000
#define PATH0_R_TXPW_Y_23_A2		0x56B8
#define PATH0_R_TXPW_Y_23_A2_M		0xFF000000
#define PATH0_R_HW_TXPW_K_TRAINING_PKT_A2		0x56BC
#define PATH0_R_HW_TXPW_K_TRAINING_PKT_A2_M		0xFFFF
#define PATH0_R_HW_TSSI_SLOPE_GAP_K_SLOPE_SET_A2		0x56BC
#define PATH0_R_HW_TSSI_SLOPE_GAP_K_SLOPE_SET_A2_M		0xF0000
#define PATH0_R_HW_TSSI_SLOPE_GAP_K_GAP_SET_A2		0x56BC
#define PATH0_R_HW_TSSI_SLOPE_GAP_K_GAP_SET_A2_M		0x700000
#define PATH0_R_HW_TXPW_K_TOP_CLR_A2		0x56BC
#define PATH0_R_HW_TXPW_K_TOP_CLR_A2_M		0x800000
#define PATH0_R_HW_TSSI_K_CLR_A2		0x56BC
#define PATH0_R_HW_TSSI_K_CLR_A2_M		0x1000000
#define PATH0_R_RSTB_HW_TXPW_K_MAN_ON_A2		0x56BC
#define PATH0_R_RSTB_HW_TXPW_K_MAN_ON_A2_M		0x2000000
#define PATH0_R_RSTB_HW_TXPW_K_MAN_A2		0x56BC
#define PATH0_R_RSTB_HW_TXPW_K_MAN_A2_M		0x4000000
#define PATH0_R_HW_DE_OFST_K_BY_ADC_A2		0x56BC
#define PATH0_R_HW_DE_OFST_K_BY_ADC_A2_M		0x8000000
#define PATH0_R_HW_TXPW_K_USED_SLOPE_K_A2		0x56BC
#define PATH0_R_HW_TXPW_K_USED_SLOPE_K_A2_M		0x10000000
#define PATH0_R_HW_TXPW_K_USED_DE_OFST_K_A2		0x56BC
#define PATH0_R_HW_TXPW_K_USED_DE_OFST_K_A2_M		0x20000000
#define PATH0_R_HW_TXPW_K_USED_GAP_K_A2		0x56BC
#define PATH0_R_HW_TXPW_K_USED_GAP_K_A2_M		0x40000000
#define PATH0_R_HW_TSSI_SLOPE_GAP_K_TRIG_A2		0x56BC
#define PATH0_R_HW_TSSI_SLOPE_GAP_K_TRIG_A2_M		0x80000000
#define PATH0_R_TSSI_CURVE_0_A2		0x56C0
#define PATH0_R_TSSI_CURVE_0_A2_M		0x7
#define PATH0_R_TSSI_CURVE_1_A2		0x56C0
#define PATH0_R_TSSI_CURVE_1_A2_M		0x38
#define PATH0_R_TSSI_CURVE_2_A2		0x56C0
#define PATH0_R_TSSI_CURVE_2_A2_M		0x1C0
#define PATH0_R_TSSI_CURVE_3_A2		0x56C0
#define PATH0_R_TSSI_CURVE_3_A2_M		0xE00
#define PATH0_R_IS_TB_MSR_ATHESTF_FORCE_OFF_A2		0x56C4
#define PATH0_R_IS_TB_MSR_ATHESTF_FORCE_OFF_A2_M		0x1
#define PATH0_R_RFC_PREAMLE_PW_TYPE_TB_ON_A2		0x56C4
#define PATH0_R_RFC_PREAMLE_PW_TYPE_TB_ON_A2_M		0x2
#define PATH0_R_PW_OFST_SEG0_DB_CCK_OFF_A2		0x56C4
#define PATH0_R_PW_OFST_SEG0_DB_CCK_OFF_A2_M		0x4
#define PATH0_R_TSSI_DIFF_SEG0_DB_CCK_OFF_A2		0x56C4
#define PATH0_R_TSSI_DIFF_SEG0_DB_CCK_OFF_A2_M		0x8
#define PATH0_R_PW_OFST_SEG0_DB_FORCE_ON_A2		0x56C4
#define PATH0_R_PW_OFST_SEG0_DB_FORCE_ON_A2_M		0x10
#define PATH0_R_PW_OFST_SEG0_DB_FORCE_VAL_A2		0x56C4
#define PATH0_R_PW_OFST_SEG0_DB_FORCE_VAL_A2_M		0x3FE0
#define PATH0_R_PW_OFST_SEG0_DB_OFST_A2		0x56C4
#define PATH0_R_PW_OFST_SEG0_DB_OFST_A2_M		0x3FC000
#define PATH0_R_TSSI_DIFF_SEG0_DB_CURVE_BIAS_OFST_A2		0x56C4
#define PATH0_R_TSSI_DIFF_SEG0_DB_CURVE_BIAS_OFST_A2_M		0x3FC00000
#define PATH0_R_BYPASS_TSSI_FAST_MODE_EN_EN_A2		0x56C4
#define PATH0_R_BYPASS_TSSI_FAST_MODE_EN_EN_A2_M		0x40000000
#define PATH0_R_TSSI_DIFF_SEG0_DB_CURVE_BIAS_EN_A2		0x56C4
#define PATH0_R_TSSI_DIFF_SEG0_DB_CURVE_BIAS_EN_A2_M		0x80000000
#define PATH0_R_TSSI_DIFF_SEG0_DB_FORCE_ON_A2		0x56C8
#define PATH0_R_TSSI_DIFF_SEG0_DB_FORCE_ON_A2_M		0x1
#define PATH0_R_TSSI_DIFF_SEG0_DB_FORCE_VAL_A2		0x56C8
#define PATH0_R_TSSI_DIFF_SEG0_DB_FORCE_VAL_A2_M		0x3FE
#define PATH0_R_TSSI_DIFF_SEG0_DB_OFST_A2		0x56C8
#define PATH0_R_TSSI_DIFF_SEG0_DB_OFST_A2_M		0x3FC00
#define PATH0_R_DB_TOTAL_BASE_A2		0x56C8
#define PATH0_R_DB_TOTAL_BASE_A2_M		0x1FFC0000
#define PATH0_R_DAC_GAIN_DIFF_COMP_EN_A2		0x56C8
#define PATH0_R_DAC_GAIN_DIFF_COMP_EN_A2_M		0x20000000
#define PATH0_R_DAC_GAIN_DIFF_COMP_CCK_EN_A2		0x56C8
#define PATH0_R_DAC_GAIN_DIFF_COMP_CCK_EN_A2_M		0x40000000
#define PATH0_R_DAC_GAIN_DIFF_COMP_FORCE_RDY_A2		0x56C8
#define PATH0_R_DAC_GAIN_DIFF_COMP_FORCE_RDY_A2_M		0x80000000
#define PATH0_R_TXPW_MAX_A2		0x56CC
#define PATH0_R_TXPW_MAX_A2_M		0x1FF
#define PATH0_R_TXPW_MIN_A2		0x56CC
#define PATH0_R_TXPW_MIN_A2_M		0x7FC00
#define PATH0_R_TXPW_FORCE_VAL_A2		0x56CC
#define PATH0_R_TXPW_FORCE_VAL_A2_M		0xFF80000
#define PATH0_R_TXPW_FORCE_ON_A2		0x56CC
#define PATH0_R_TXPW_FORCE_ON_A2_M		0x10000000
#define PATH0_R_TSSI_VAL_RPT_SEL_A2		0x56CC
#define PATH0_R_TSSI_VAL_RPT_SEL_A2_M		0xC0000000
#define PATH0_R_TMETER_RPT_SEL_A2		0x56D0
#define PATH0_R_TMETER_RPT_SEL_A2_M		0xF
#define PATH0_R_HW_TSSI_SLOPE_K_CW_OFST_TRIG_A2		0x56D4
#define PATH0_R_HW_TSSI_SLOPE_K_CW_OFST_TRIG_A2_M		0x1
#define PATH0_R_TXPW_REF_A2		0x56D4
#define PATH0_R_TXPW_REF_A2_M		0x1FF0
#define PATH0_R_SINGLE_TONE_TX_DBW_USE_TXINFO_A2		0x56D8
#define PATH0_R_SINGLE_TONE_TX_DBW_USE_TXINFO_A2_M		0x1
#define PATH0_R_SINGLE_TONE_TX_DBW_ORIG_USE_TXINFO_A2		0x56D8
#define PATH0_R_SINGLE_TONE_TX_DBW_ORIG_USE_TXINFO_A2_M		0x2
#define PATH0_R_SINGLE_TONE_TX_SPEC_IDX_USE_TXINFO_A2		0x56D8
#define PATH0_R_SINGLE_TONE_TX_SPEC_IDX_USE_TXINFO_A2_M		0x4
#define PATH0_R_SINGLE_TONE_TX_PKT_FMT_IDX_USE_TXINFO_A2		0x56D8
#define PATH0_R_SINGLE_TONE_TX_PKT_FMT_IDX_USE_TXINFO_A2_M		0x8
#define PATH0_R_SINGLE_TONE_TX_IF_BANDEDGE_USE_TXINFO_A2		0x56D8
#define PATH0_R_SINGLE_TONE_TX_IF_BANDEDGE_USE_TXINFO_A2_M		0x10
#define PATH0_R_SINGLE_TONE_TX_BANDEDGE_CFG_USE_TXINFO_A2		0x56D8
#define PATH0_R_SINGLE_TONE_TX_BANDEDGE_CFG_USE_TXINFO_A2_M		0x20
#define PATH0_R_SINGLE_TONE_TX_TXSC_IDX_USE_TXINFO_A2		0x56D8
#define PATH0_R_SINGLE_TONE_TX_TXSC_IDX_USE_TXINFO_A2_M		0x40
#define PATH0_R_SINGLE_TONE_TX_CH20_WITH_DATA_SEG_USE_TXINFO_A2		0x56D8
#define PATH0_R_SINGLE_TONE_TX_CH20_WITH_DATA_SEG_USE_TXINFO_A2_M		0x80
#define PATH0_R_SINGLE_TONE_TX_HE_ER_SU_EN_USE_TXINFO_A2		0x56D8
#define PATH0_R_SINGLE_TONE_TX_HE_ER_SU_EN_USE_TXINFO_A2_M		0x100
#define PATH0_R_SINGLE_TONE_TX_HE_TB_EN_USE_TXINFO_A2		0x56D8
#define PATH0_R_SINGLE_TONE_TX_HE_TB_EN_USE_TXINFO_A2_M		0x200
#define PATH0_R_SINGLE_TONE_TX_PW_OFST_SEG0_DB_USE_TXINFO_A2		0x56D8
#define PATH0_R_SINGLE_TONE_TX_PW_OFST_SEG0_DB_USE_TXINFO_A2_M		0x400
#define PATH0_R_SINGLE_TONE_TX_TSSI_DIFF_SEG0_DB_USE_TXINFO_A2		0x56D8
#define PATH0_R_SINGLE_TONE_TX_TSSI_DIFF_SEG0_DB_USE_TXINFO_A2_M		0x800
#define PATH0_R_TXAGC_MAX_A2		0x5800
#define PATH0_R_TXAGC_MAX_A2_M		0xFF
#define PATH0_R_TXAGC_MIN_A2		0x5800
#define PATH0_R_TXAGC_MIN_A2_M		0xFF00
#define PATH0_R_TXAGC_RF_MAX_A2		0x5800
#define PATH0_R_TXAGC_RF_MAX_A2_M		0x3F0000
#define PATH0_R_TXAGC_RF_MIN_A2		0x5800
#define PATH0_R_TXAGC_RF_MIN_A2_M		0xFC00000
#define PATH0_R_DPD_OFST_EN_A2		0x5800
#define PATH0_R_DPD_OFST_EN_A2_M		0x10000000
#define PATH0_R_TXAGCSWING_EN_A2		0x5800
#define PATH0_R_TXAGCSWING_EN_A2_M		0x20000000
#define PATH0_R_DIS_CCK_SWING_TSSI_OFST_A2		0x5800
#define PATH0_R_DIS_CCK_SWING_TSSI_OFST_A2_M		0x40000000
#define PATH0_R_DIS_CCK_SWING_TXAGC_A2		0x5800
#define PATH0_R_DIS_CCK_SWING_TXAGC_A2_M		0x80000000
#define PATH0_R_TXAGC_OFDM_REF_DBM_A2		0x5804
#define PATH0_R_TXAGC_OFDM_REF_DBM_A2_M		0x1FF
#define PATH0_R_TXAGC_OFDM_REF_CW_A2		0x5804
#define PATH0_R_TXAGC_OFDM_REF_CW_A2_M		0x3FE00
#define PATH0_R_TSSI_MAP_OFST_OFDM_A2		0x5804
#define PATH0_R_TSSI_MAP_OFST_OFDM_A2_M		0x7FC0000
#define PATH0_R_DPD_OFST_A2		0x5804
#define PATH0_R_DPD_OFST_A2_M		0xF8000000
#define PATH0_R_TXAGC_CCK_REF_DBM_A2		0x5808
#define PATH0_R_TXAGC_CCK_REF_DBM_A2_M		0x1FF
#define PATH0_R_TXAGC_CCK_REF_CW_A2		0x5808
#define PATH0_R_TXAGC_CCK_REF_CW_A2_M		0x3FE00
#define PATH0_R_TSSI_MAP_OFST_CCK_A2		0x5808
#define PATH0_R_TSSI_MAP_OFST_CCK_A2_M		0x7FC0000
#define PATH0_R_TSSI_MAP_SLOPE_OFDM_A2		0x580C
#define PATH0_R_TSSI_MAP_SLOPE_OFDM_A2_M		0x7F
#define PATH0_R_TSSI_MAP_SLOPE_CCK_A2		0x580C
#define PATH0_R_TSSI_MAP_SLOPE_CCK_A2_M		0x7F00
#define PATH0_R_TXPW_FORCE_RDY_A2		0x580C
#define PATH0_R_TXPW_FORCE_RDY_A2_M		0x8000
#define PATH0_R_TSSI_ADC_DC_OFST_RE_A2		0x580C
#define PATH0_R_TSSI_ADC_DC_OFST_RE_A2_M		0xFFF0000
#define PATH0_R_TSSI_PARAM_OFDM_20M_ONLY_A2		0x580C
#define PATH0_R_TSSI_PARAM_OFDM_20M_ONLY_A2_M		0x10000000
#define PATH0_R_TSSI_SLOPE_CAL_PARAM_OFDM_20M_ONLY_A2		0x580C
#define PATH0_R_TSSI_SLOPE_CAL_PARAM_OFDM_20M_ONLY_A2_M		0x20000000
#define PATH0_R_TSSI_PARAM_CCK_LONG_PPDU_ONLY_A2		0x580C
#define PATH0_R_TSSI_PARAM_CCK_LONG_PPDU_ONLY_A2_M		0x40000000
#define PATH0_R_TSSI_SLOPE_CAL_PARAM_CCK_LONG_PPDU_ONLY_A2		0x580C
#define PATH0_R_TSSI_SLOPE_CAL_PARAM_CCK_LONG_PPDU_ONLY_A2_M		0x80000000
#define PATH0_R_TXAGC_PSEUDO_CW_A2		0x5810
#define PATH0_R_TXAGC_PSEUDO_CW_A2_M		0x1FF
#define PATH0_R_TXAGC_PSEUDO_CW_EN_A2		0x5810
#define PATH0_R_TXAGC_PSEUDO_CW_EN_A2_M		0x200
#define PATH0_R_TMETER_T0_A2		0x5810
#define PATH0_R_TMETER_T0_A2_M		0xFC00
#define PATH0_R_DIS_TSSI_F_A2		0x5810
#define PATH0_R_DIS_TSSI_F_A2_M		0x10000
#define PATH0_R_TMETER_TBL_RA_A2		0x5810
#define PATH0_R_TMETER_TBL_RA_A2_M		0x7E0000
#define PATH0_R_TMETER_TBL_RD_A2		0x5810
#define PATH0_R_TMETER_TBL_RD_A2_M		0x800000
#define PATH0_R_TSSI_THERMAL_PW_TRK_EN_A2		0x5810
#define PATH0_R_TSSI_THERMAL_PW_TRK_EN_A2_M		0x1000000
#define PATH0_R_TMETER_TBL_FORCE_WEN_A2		0x5810
#define PATH0_R_TMETER_TBL_FORCE_WEN_A2_M		0x2000000
#define PATH0_R_TMETER_TBL_FORCE_REN_A2		0x5810
#define PATH0_R_TMETER_TBL_FORCE_REN_A2_M		0x4000000
#define PATH0_R_TSSI_DONT_RST_AT_BEGIN_OF_PKT_A2		0x5810
#define PATH0_R_TSSI_DONT_RST_AT_BEGIN_OF_PKT_A2_M		0x8000000
#define PATH0_R_TSSI_DONT_USE_UPD_ADC_A2		0x5810
#define PATH0_R_TSSI_DONT_USE_UPD_ADC_A2_M		0x10000000
#define PATH0_R_TSSI_BYPASS_TSSI_FORCE_OFF_A2		0x5810
#define PATH0_R_TSSI_BYPASS_TSSI_FORCE_OFF_A2_M		0x20000000
#define PATH0_R_TSSI_DBG_PORT_EN_A2		0x5810
#define PATH0_R_TSSI_DBG_PORT_EN_A2_M		0x40000000
#define PATH0_R_TSSI_DONT_BND_ALOGK_TO_POS_A2		0x5810
#define PATH0_R_TSSI_DONT_BND_ALOGK_TO_POS_A2_M		0x80000000
#define PATH0_R_TSSI_RF_GAP_TBL_RA_A2		0x5814
#define PATH0_R_TSSI_RF_GAP_TBL_RA_A2_M		0x3F
#define PATH0_R_TSSI_RF_GAP_EN_A2		0x5814
#define PATH0_R_TSSI_RF_GAP_EN_A2_M		0x40
#define PATH0_R_TSSI_RF_GAP_TBL_FORCE_WEN_A2		0x5814
#define PATH0_R_TSSI_RF_GAP_TBL_FORCE_WEN_A2_M		0x80
#define PATH0_R_TSSI_RF_GAP_TBL_FORCE_REN_A2		0x5814
#define PATH0_R_TSSI_RF_GAP_TBL_FORCE_REN_A2_M		0x100
#define PATH0_R_TSSI_RF_GAP_TBL_RD_A2		0x5814
#define PATH0_R_TSSI_RF_GAP_TBL_RD_A2_M		0x200
#define PATH0_R_TSSI_ADC_PREAMBLE_GATING_FORCE_ON_A2		0x5814
#define PATH0_R_TSSI_ADC_PREAMBLE_GATING_FORCE_ON_A2_M		0x400
#define PATH0_R_TSSI_BYPASS_TSSI_C_A2		0x5814
#define PATH0_R_TSSI_BYPASS_TSSI_C_A2_M		0x800
#define PATH0_R_TSSI_DCK_AUTO_BYPASS_UPD_A2		0x5814
#define PATH0_R_TSSI_DCK_AUTO_BYPASS_UPD_A2_M		0x1000
#define PATH0_R_TSSI_DCK_AUTO_EN_A2		0x5814
#define PATH0_R_TSSI_DCK_AUTO_EN_A2_M		0x2000
#define PATH0_R_TSSI_DCK_AUTO_START_AT_PHYTXON_A2		0x5814
#define PATH0_R_TSSI_DCK_AUTO_START_AT_PHYTXON_A2_M		0x4000
#define PATH0_R_TSSI_DCK_AUTO_AVG_POINT_A2		0x5814
#define PATH0_R_TSSI_DCK_AUTO_AVG_POINT_A2_M		0x38000
#define PATH0_R_TSSI_DCK_AUTO_START_DLY_A2		0x5814
#define PATH0_R_TSSI_DCK_AUTO_START_DLY_A2_M		0x3C0000
#define PATH0_R_TSSI_ADC_AMPLIFY_A2		0x5814
#define PATH0_R_TSSI_ADC_AMPLIFY_A2_M		0xC00000
#define PATH0_R_TSSI_PW_TRK_USE_025DB_A2		0x5814
#define PATH0_R_TSSI_PW_TRK_USE_025DB_A2_M		0x1000000
#define PATH0_R_TSSI_DCK_SEL_A2		0x5814
#define PATH0_R_TSSI_DCK_SEL_A2_M		0x18000000
#define PATH0_R_TSSI_TXADC_PW_SV_EN_A2		0x5814
#define PATH0_R_TSSI_TXADC_PW_SV_EN_A2_M		0x20000000
#define PATH0_R_TSSI_RF_GAP_DE_CMB_OPT_A2		0x5814
#define PATH0_R_TSSI_RF_GAP_DE_CMB_OPT_A2_M		0x40000000
#define PATH0_R_TSSI_RF_GAP_DE_OFST_EN_A2		0x5814
#define PATH0_R_TSSI_RF_GAP_DE_OFST_EN_A2_M		0x80000000
#define PATH0_R_TXAGC_OFST_A2		0x5818
#define PATH0_R_TXAGC_OFST_A2_M		0xFF
#define PATH0_R_HE_ER_STF_PW_OFST_A2		0x5818
#define PATH0_R_HE_ER_STF_PW_OFST_A2_M		0x1FF00
#define PATH0_R_HE_STF_PW_OFST_A2		0x5818
#define PATH0_R_HE_STF_PW_OFST_A2_M		0x3FE0000
#define PATH0_R_TSSI_OSCILLATION_CNT_CLR_A2		0x5818
#define PATH0_R_TSSI_OSCILLATION_CNT_CLR_A2_M		0x4000000
#define PATH0_R_TSSI_OFST_BY_RFC_A2		0x5818
#define PATH0_R_TSSI_OFST_BY_RFC_A2_M		0x8000000
#define PATH0_R_TSSI_PW_TRK_AUTO_EN_A2		0x5818
#define PATH0_R_TSSI_PW_TRK_AUTO_EN_A2_M		0x10000000
#define PATH0_R_TSSI_PW_TRK_DONT_ACC_PRE_PW_A2		0x5818
#define PATH0_R_TSSI_PW_TRK_DONT_ACC_PRE_PW_A2_M		0x20000000
#define PATH0_R_TSSI_PW_TRK_MANUAL_UPD_EN_A2		0x5818
#define PATH0_R_TSSI_PW_TRK_MANUAL_UPD_EN_A2_M		0x40000000
#define PATH0_R_TSSI_PW_TRK_MANUAL_UPD_TRIG_A2		0x5818
#define PATH0_R_TSSI_PW_TRK_MANUAL_UPD_TRIG_A2_M		0x80000000
#define PATH0_R_TSSI_ADC_AVG_POINT_CCK_A2		0x581C
#define PATH0_R_TSSI_ADC_AVG_POINT_CCK_A2_M		0x3FF
#define PATH0_R_TSSI_ADC_AVG_POINT_OFDM_A2		0x581C
#define PATH0_R_TSSI_ADC_AVG_POINT_OFDM_A2_M		0xFFC00
#define PATH0_R_TSSI_SLOPE_CAL_EN_A2		0x581C
#define PATH0_R_TSSI_SLOPE_CAL_EN_A2_M		0x100000
#define PATH0_R_TSSI_ADC_SAMPLING_SHIFT_OFDM_A2		0x581C
#define PATH0_R_TSSI_ADC_SAMPLING_SHIFT_OFDM_A2_M		0x1E00000
#define PATH0_R_TSSI_ADC_SAMPLING_SHIFT_CCK_A2		0x581C
#define PATH0_R_TSSI_ADC_SAMPLING_SHIFT_CCK_A2_M		0x1E000000
#define PATH0_R_TSSI_ADC_NON_SQUARE_EN_A2		0x581C
#define PATH0_R_TSSI_ADC_NON_SQUARE_EN_A2_M		0x20000000
#define PATH0_R_TSSI_PSEUDO_TRK_MOD_EN_A2		0x581C
#define PATH0_R_TSSI_PSEUDO_TRK_MOD_EN_A2_M		0x80000000
#define PATH0_R_TSSI_SLOPE_A_A2		0x5820
#define PATH0_R_TSSI_SLOPE_A_A2_M		0xFFF
#define PATH0_R_TSSI_PW_TRK_SWING_LIM_A2		0x5820
#define PATH0_R_TSSI_PW_TRK_SWING_LIM_A2_M		0x1F0000
#define PATH0_R_TSSI_PW_TRK_SW_OFST_A2		0x5820
#define PATH0_R_TSSI_PW_TRK_SW_OFST_A2_M		0x1FE00000
#define PATH0_R_TSSI_ISEPA_A2		0x5820
#define PATH0_R_TSSI_ISEPA_A2_M		0x40000000
#define PATH0_R_TSSI_EN_A2		0x5820
#define PATH0_R_TSSI_EN_A2_M		0x80000000
#define PATH0_R_TSSI_A_OFDM_5M_A2		0x5824
#define PATH0_R_TSSI_A_OFDM_5M_A2_M		0x3FFFF
#define PATH0_R_TSSI_B_OFDM_5M_A2		0x5824
#define PATH0_R_TSSI_B_OFDM_5M_A2_M		0x3FFC0000
#define PATH0_R_TSSI_K_OFDM_5M_A2		0x5828
#define PATH0_R_TSSI_K_OFDM_5M_A2_M		0xFFF
#define PATH0_R_TSSI_DE_OFDM_5M_A2		0x5828
#define PATH0_R_TSSI_DE_OFDM_5M_A2_M		0x3FF000
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_5M_A2		0x5828
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_5M_A2_M		0x7FC00000
#define PATH0_R_TSSI_A_OFDM_10M_A2		0x582C
#define PATH0_R_TSSI_A_OFDM_10M_A2_M		0x3FFFF
#define PATH0_R_TSSI_B_OFDM_10M_A2		0x582C
#define PATH0_R_TSSI_B_OFDM_10M_A2_M		0x3FFC0000
#define PATH0_R_TSSI_K_OFDM_10M_A2		0x5830
#define PATH0_R_TSSI_K_OFDM_10M_A2_M		0xFFF
#define PATH0_R_TSSI_DE_OFDM_10M_A2		0x5830
#define PATH0_R_TSSI_DE_OFDM_10M_A2_M		0x3FF000
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_10M_A2		0x5830
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_10M_A2_M		0x7FC00000
#define PATH0_R_TSSI_A_OFDM_20M_A2		0x5834
#define PATH0_R_TSSI_A_OFDM_20M_A2_M		0x3FFFF
#define PATH0_R_TSSI_B_OFDM_20M_A2		0x5834
#define PATH0_R_TSSI_B_OFDM_20M_A2_M		0x3FFC0000
#define PATH0_R_TSSI_K_OFDM_20M_A2		0x5838
#define PATH0_R_TSSI_K_OFDM_20M_A2_M		0xFFF
#define PATH0_R_TSSI_DE_OFDM_20M_A2		0x5838
#define PATH0_R_TSSI_DE_OFDM_20M_A2_M		0x3FF000
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_20M_A2		0x5838
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_20M_A2_M		0x7FC00000
#define PATH0_R_TSSI_A_OFDM_40M_A2		0x583C
#define PATH0_R_TSSI_A_OFDM_40M_A2_M		0x3FFFF
#define PATH0_R_TSSI_B_OFDM_40M_A2		0x583C
#define PATH0_R_TSSI_B_OFDM_40M_A2_M		0x3FFC0000
#define PATH0_R_TSSI_K_OFDM_40M_A2		0x5840
#define PATH0_R_TSSI_K_OFDM_40M_A2_M		0xFFF
#define PATH0_R_TSSI_DE_OFDM_40M_A2		0x5840
#define PATH0_R_TSSI_DE_OFDM_40M_A2_M		0x3FF000
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_40M_A2		0x5840
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_40M_A2_M		0x7FC00000
#define PATH0_R_TSSI_A_OFDM_80M_A2		0x5844
#define PATH0_R_TSSI_A_OFDM_80M_A2_M		0x3FFFF
#define PATH0_R_TSSI_B_OFDM_80M_A2		0x5844
#define PATH0_R_TSSI_B_OFDM_80M_A2_M		0x3FFC0000
#define PATH0_R_TSSI_K_OFDM_80M_A2		0x5848
#define PATH0_R_TSSI_K_OFDM_80M_A2_M		0xFFF
#define PATH0_R_TSSI_DE_OFDM_80M_A2		0x5848
#define PATH0_R_TSSI_DE_OFDM_80M_A2_M		0x3FF000
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_80M_A2		0x5848
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_80M_A2_M		0x7FC00000
#define PATH0_R_TSSI_A_OFDM_80_80M_A2		0x584C
#define PATH0_R_TSSI_A_OFDM_80_80M_A2_M		0x3FFFF
#define PATH0_R_TSSI_B_OFDM_80_80M_A2		0x584C
#define PATH0_R_TSSI_B_OFDM_80_80M_A2_M		0x3FFC0000
#define PATH0_R_TSSI_K_OFDM_80_80M_A2		0x5850
#define PATH0_R_TSSI_K_OFDM_80_80M_A2_M		0xFFF
#define PATH0_R_TSSI_DE_OFDM_80_80M_A2		0x5850
#define PATH0_R_TSSI_DE_OFDM_80_80M_A2_M		0x3FF000
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_80_80M_A2		0x5850
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_80_80M_A2_M		0x7FC00000
#define PATH0_R_TSSI_A_CCK_LONG_A2		0x5854
#define PATH0_R_TSSI_A_CCK_LONG_A2_M		0x3FFFF
#define PATH0_R_TSSI_B_CCK_LONG_A2		0x5854
#define PATH0_R_TSSI_B_CCK_LONG_A2_M		0x3FFC0000
#define PATH0_R_TSSI_K_CCK_LONG_A2		0x5858
#define PATH0_R_TSSI_K_CCK_LONG_A2_M		0xFFF
#define PATH0_R_TSSI_DE_CCK_LONG_A2		0x5858
#define PATH0_R_TSSI_DE_CCK_LONG_A2_M		0x3FF000
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_LONG_A2		0x5858
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_LONG_A2_M		0x7FC00000
#define PATH0_R_TSSI_A_CCK_SHORT_A2		0x585C
#define PATH0_R_TSSI_A_CCK_SHORT_A2_M		0x3FFFF
#define PATH0_R_TSSI_B_CCK_SHORT_A2		0x585C
#define PATH0_R_TSSI_B_CCK_SHORT_A2_M		0x3FFC0000
#define PATH0_R_TSSI_K_CCK_SHORT_A2		0x5860
#define PATH0_R_TSSI_K_CCK_SHORT_A2_M		0xFFF
#define PATH0_R_TSSI_DE_CCK_SHORT_A2		0x5860
#define PATH0_R_TSSI_DE_CCK_SHORT_A2_M		0x3FF000
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_SHORT_A2		0x5860
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_SHORT_A2_M		0x7FC00000
#define PATH0_RSWING_NO_LIM_A2		0x5860
#define PATH0_RSWING_NO_LIM_A2_M		0x80000000
#define PATH0_R_TSSI_DELTA_CODE_MAX_A2		0x5864
#define PATH0_R_TSSI_DELTA_CODE_MAX_A2_M		0x3FF
#define PATH0_R_TSSI_DELTA_CODE_MIN_A2		0x5864
#define PATH0_R_TSSI_DELTA_CODE_MIN_A2_M		0xFFC00
#define PATH0_R_RFC_TMETER_T1_FORCE_VAL_A2		0x5864
#define PATH0_R_RFC_TMETER_T1_FORCE_VAL_A2_M		0x3F00000
#define PATH0_R_RFC_TMETER_T1_FORCE_ON_A2		0x5864
#define PATH0_R_RFC_TMETER_T1_FORCE_ON_A2_M		0x4000000
#define PATH0_R_GOTHROUGH_TX_IQKDPK_A2		0x5864
#define PATH0_R_GOTHROUGH_TX_IQKDPK_A2_M		0x8000000
#define PATH0_R_GOTHROUGH_RX_IQKDPK_A2		0x5864
#define PATH0_R_GOTHROUGH_RX_IQKDPK_A2_M		0x10000000
#define PATH0_R_IQK_IO_RFC_EN_A2		0x5864
#define PATH0_R_IQK_IO_RFC_EN_A2_M		0x20000000
#define PATH0_R_TX_IMFIR2_FORCE_RDY_A2		0x5864
#define PATH0_R_TX_IMFIR2_FORCE_RDY_A2_M		0x40000000
#define PATH0_R_CLK_GATING_TD_PATH_FORCE_ON_A2		0x5864
#define PATH0_R_CLK_GATING_TD_PATH_FORCE_ON_A2_M		0x80000000
#define PATH0_R_ANT_TRAIN_EN_A2		0x5868
#define PATH0_R_ANT_TRAIN_EN_A2_M		0x1
#define PATH0_R_TX_ANT_SEL_A2		0x5868
#define PATH0_R_TX_ANT_SEL_A2_M		0x2
#define PATH0_R_RFE_BUF_EN_A2		0x5868
#define PATH0_R_RFE_BUF_EN_A2_M		0x4
#define PATH0_R_LNAON_AGC_A2		0x5868
#define PATH0_R_LNAON_AGC_A2_M		0x8
#define PATH0_R_TRSW_BIT_BT_A2		0x5868
#define PATH0_R_TRSW_BIT_BT_A2_M		0x10
#define PATH0_R_TRSW_S_A2		0x5868
#define PATH0_R_TRSW_S_A2_M		0x20
#define PATH0_R_TRSW_O_A2		0x5868
#define PATH0_R_TRSW_O_A2_M		0x40
#define PATH0_R_TRSWB_O_A2		0x5868
#define PATH0_R_TRSWB_O_A2_M		0x80
#define PATH0_R_BT_FORCE_ANTIDX_A2		0x5868
#define PATH0_R_BT_FORCE_ANTIDX_A2_M		0xF00
#define PATH0_R_BT_FORCE_ANTIDX_EN_A2		0x5868
#define PATH0_R_BT_FORCE_ANTIDX_EN_A2_M		0x1000
#define PATH0_R_ANT_MODULE_RFE_OPT_A2		0x5868
#define PATH0_R_ANT_MODULE_RFE_OPT_A2_M		0xC000
#define PATH0_R_RFSW_TR_A2		0x5868
#define PATH0_R_RFSW_TR_A2_M		0xFFFF0000
#define PATH0_R_ANTSEL_A2		0x586C
#define PATH0_R_ANTSEL_A2_M		0xFFFFFFFF
#define PATH0_R_RFSW_ANT_31_0__A2		0x5870
#define PATH0_R_RFSW_ANT_31_0__A2_M		0xFFFFFFFF
#define PATH0_R_RFSW_ANT_63_32__A2		0x5874
#define PATH0_R_RFSW_ANT_63_32__A2_M		0xFFFFFFFF
#define PATH0_R_RFSW_ANT_95_64__A2		0x5878
#define PATH0_R_RFSW_ANT_95_64__A2_M		0xFFFFFFFF
#define PATH0_R_RFSW_ANT_127_96__A2		0x587C
#define PATH0_R_RFSW_ANT_127_96__A2_M		0xFFFFFFFF
#define PATH0_R_RFE_SEL_31_0__A2		0x5880
#define PATH0_R_RFE_SEL_31_0__A2_M		0xFFFFFFFF
#define PATH0_R_RFE_SEL_63_32__A2		0x5884
#define PATH0_R_RFE_SEL_63_32__A2_M		0xFFFFFFFF
#define PATH0_R_RFE_SEL_95_64__A2		0x5888
#define PATH0_R_RFE_SEL_95_64__A2_M		0xFFFFFFFF
#define PATH0_R_RFE_SEL_127_96__A2		0x588C
#define PATH0_R_RFE_SEL_127_96__A2_M		0xFFFFFFFF
#define PATH0_R_RFE_INV_A2		0x5890
#define PATH0_R_RFE_INV_A2_M		0xFFFFFFFF
#define PATH0_R_RFE_OPT_A2		0x5894
#define PATH0_R_RFE_OPT_A2_M		0xFFFFFFF
#define PATH0_R_PATH_HW_ANTSW_DIS_BY_GNT_BT_A2		0x5894
#define PATH0_R_PATH_HW_ANTSW_DIS_BY_GNT_BT_A2_M		0x10000000
#define PATH0_R_PATH_NOTRSW_BT_A2		0x5894
#define PATH0_R_PATH_NOTRSW_BT_A2_M		0x20000000
#define PATH0_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_5M_A2		0x5898
#define PATH0_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_5M_A2_M		0xFF
#define PATH0_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_10M_A2		0x5898
#define PATH0_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_10M_A2_M		0xFF00
#define PATH0_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_20M_A2		0x5898
#define PATH0_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_20M_A2_M		0xFF0000
#define PATH0_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_40M_A2		0x5898
#define PATH0_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_40M_A2_M		0xFF000000
#define PATH0_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_80M_A2		0x589C
#define PATH0_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_80M_A2_M		0xFF
#define PATH0_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_80_80M_A2		0x589C
#define PATH0_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_80_80M_A2_M		0xFF00
#define PATH0_R_TSSI_SLOPE_GAIN_IDX_DIFF_CCK_LONG_A2		0x589C
#define PATH0_R_TSSI_SLOPE_GAIN_IDX_DIFF_CCK_LONG_A2_M		0xFF0000
#define PATH0_R_TSSI_SLOPE_GAIN_IDX_DIFF_CCK_SHORT_A2		0x589C
#define PATH0_R_TSSI_SLOPE_GAIN_IDX_DIFF_CCK_SHORT_A2_M		0xFF000000
#define PATH0_R_HE_LSTF_PW_OFST_52_56_A2		0x58A0
#define PATH0_R_HE_LSTF_PW_OFST_52_56_A2_M		0xFF
#define PATH0_R_HE_LSTF_PW_OFST_52_56_2_A2		0x58A0
#define PATH0_R_HE_LSTF_PW_OFST_52_56_2_A2_M		0xFF00
#define PATH0_R_HE_LSTF_PW_OFST_52_56_4_A2		0x58A0
#define PATH0_R_HE_LSTF_PW_OFST_52_56_4_A2_M		0xFF0000
#define PATH0_R_HE_LSTF_PW_OFST_52_56_8_A2		0x58A0
#define PATH0_R_HE_LSTF_PW_OFST_52_56_8_A2_M		0xFF000000
#define PATH0_R_HE_LSTF_PW_OFST_52_56X2_A2		0x58A4
#define PATH0_R_HE_LSTF_PW_OFST_52_56X2_A2_M		0xFF
#define PATH0_R_TSSI_GAP_S0_A2		0x58A4
#define PATH0_R_TSSI_GAP_S0_A2_M		0x1FF00
#define PATH0_R_TSSI_GAP_S1_A2		0x58A4
#define PATH0_R_TSSI_GAP_S1_A2_M		0x3FE0000
#define PATH0_R_TSSI_GAP_S2_A2		0x58A8
#define PATH0_R_TSSI_GAP_S2_A2_M		0x1FF
#define PATH0_R_TSSI_GAP_S3_A2		0x58A8
#define PATH0_R_TSSI_GAP_S3_A2_M		0x3FE00
#define PATH0_R_TSSI_GAP_S4_A2		0x58A8
#define PATH0_R_TSSI_GAP_S4_A2_M		0x7FC0000
#define PATH0_R_TSSI_GAP_S5_A2		0x58AC
#define PATH0_R_TSSI_GAP_S5_A2_M		0x1FF
#define PATH0_R_TSSI_GAP_S6_A2		0x58AC
#define PATH0_R_TSSI_GAP_S6_A2_M		0x3FE00
#define PATH0_R_TSSI_GAP_S7_A2		0x58AC
#define PATH0_R_TSSI_GAP_S7_A2_M		0x7FC0000
#define PATH0_R_IQK_DPK_PATH_RST_A2		0x58AC
#define PATH0_R_IQK_DPK_PATH_RST_A2_M		0x8000000
#define PATH0_R_RX_CFIR_TAP_DEC_AT_HT_A2		0x58AC
#define PATH0_R_RX_CFIR_TAP_DEC_AT_HT_A2_M		0x10000000
#define PATH0_R_RX_CFIR_TAP_DEC_AT_VHT_A2		0x58AC
#define PATH0_R_RX_CFIR_TAP_DEC_AT_VHT_A2_M		0x20000000
#define PATH0_R_RX_CFIR_TAP_DEC_AT_HE_A2		0x58AC
#define PATH0_R_RX_CFIR_TAP_DEC_AT_HE_A2_M		0x40000000
#define PATH0_R_RX_CFIR_TAP_DEC_AT_CCK_A2		0x58AC
#define PATH0_R_RX_CFIR_TAP_DEC_AT_CCK_A2_M		0x80000000
#define PATH0_R_DAC_GAIN_COMP_TBL_RA_A2		0x58B0
#define PATH0_R_DAC_GAIN_COMP_TBL_RA_A2_M		0x7F
#define PATH0_R_DAC_GAIN_COMP_TBL_RD_A2		0x58B0
#define PATH0_R_DAC_GAIN_COMP_TBL_RD_A2_M		0x80
#define PATH0_R_DAC_GAIN_COMP_TBL_FORCE_WEN_A2		0x58B0
#define PATH0_R_DAC_GAIN_COMP_TBL_FORCE_WEN_A2_M		0x100
#define PATH0_R_DAC_GAIN_COMP_TBL_FORCE_REN_A2		0x58B0
#define PATH0_R_DAC_GAIN_COMP_TBL_FORCE_REN_A2_M		0x200
#define PATH0_R_DAC_GAIN_COMP_EN_A2		0x58B0
#define PATH0_R_DAC_GAIN_COMP_EN_A2_M		0x400
#define PATH0_R_TSSI_CW_COMP_EN_A2		0x58B0
#define PATH0_R_TSSI_CW_COMP_EN_A2_M		0x800
#define PATH0_R_TSSI_OSCILLATION_CNT_AUTO_CLR_DIS_A2		0x58B0
#define PATH0_R_TSSI_OSCILLATION_CNT_AUTO_CLR_DIS_A2_M		0x8000
#define PATH0_R_TSSI_OSCILLATION_HALT_TRK_TH_A2		0x58B0
#define PATH0_R_TSSI_OSCILLATION_HALT_TRK_TH_A2_M		0xFFFF0000
#define PATH0_R_TSSI_DBG_SEL_A2		0x58B4
#define PATH0_R_TSSI_DBG_SEL_A2_M		0x1F
#define PATH0_R_GAIN_TX_IPA_FORCE_ON_A2		0x58B4
#define PATH0_R_GAIN_TX_IPA_FORCE_ON_A2_M		0x20
#define PATH0_R_GAIN_TX_IPA_FORCE_VAL_A2		0x58B4
#define PATH0_R_GAIN_TX_IPA_FORCE_VAL_A2_M		0x1C0
#define PATH0_R_TXPW_TBL_IOQ_DIS_A2		0x58B4
#define PATH0_R_TXPW_TBL_IOQ_DIS_A2_M		0x200
#define PATH0_R_RFTXEN_SAMPLING_SHIFT_A2		0x58B4
#define PATH0_R_RFTXEN_SAMPLING_SHIFT_A2_M		0xF000
#define PATH0_R_TMETER_T0_CW_A2		0x58B4
#define PATH0_R_TMETER_T0_CW_A2_M		0xFF0000
#define PATH0_R_TSSI_F_WAIT_UPD_OFDM_A2		0x58B4
#define PATH0_R_TSSI_F_WAIT_UPD_OFDM_A2_M		0x7F000000
#define PATH0_R_TSSI_F_WAIT_UPD_CCK_SHORT_A2		0x58B8
#define PATH0_R_TSSI_F_WAIT_UPD_CCK_SHORT_A2_M		0x7F
#define PATH0_R_TSSI_F_WAIT_UPD_CCK_LONG_A2		0x58B8
#define PATH0_R_TSSI_F_WAIT_UPD_CCK_LONG_A2_M		0x7F00
#define PATH0_R_TSSI_CCK_LONG_ADC_SAMPLING_SHIFT_A2		0x58B8
#define PATH0_R_TSSI_CCK_LONG_ADC_SAMPLING_SHIFT_A2_M		0x7F0000
#define PATH0_R_TSSI_CCK_SHORT_ADC_SAMPLING_SHIFT_A2		0x58B8
#define PATH0_R_TSSI_CCK_SHORT_ADC_SAMPLING_SHIFT_A2_M		0x7F000000
#define PATH0_R_TXAGC_OFST_MAX_A2		0x58BC
#define PATH0_R_TXAGC_OFST_MAX_A2_M		0xFF
#define PATH0_R_TXAGC_OFST_MIN_A2		0x58BC
#define PATH0_R_TXAGC_OFST_MIN_A2_M		0xFF00
#define PATH0_R_TSSI_BYPASS_AT_LTE_RX_EQ_A2		0x58BC
#define PATH0_R_TSSI_BYPASS_AT_LTE_RX_EQ_A2_M		0x10000
#define PATH0_R_TSSI_BYPASS_AT_LTE_RX_EQ_VAL_A2		0x58BC
#define PATH0_R_TSSI_BYPASS_AT_LTE_RX_EQ_VAL_A2_M		0x20000
#define PATH0_R_TSSI_BYPASS_AT_GNT_WL_EQ_A2		0x58BC
#define PATH0_R_TSSI_BYPASS_AT_GNT_WL_EQ_A2_M		0x40000
#define PATH0_R_TSSI_BYPASS_AT_GNT_WL_EQ_VAL_A2		0x58BC
#define PATH0_R_TSSI_BYPASS_AT_GNT_WL_EQ_VAL_A2_M		0x80000
#define PATH0_R_TSSI_BYPASS_AT_GNT_BT_EQ_A2		0x58BC
#define PATH0_R_TSSI_BYPASS_AT_GNT_BT_EQ_A2_M		0x100000
#define PATH0_R_TSSI_BYPASS_AT_GNT_BT_EQ_VAL_A2		0x58BC
#define PATH0_R_TSSI_BYPASS_AT_GNT_BT_EQ_VAL_A2_M		0x200000
#define PATH0_R_TSSI_BYPASS_AT_GNT_BT_TX_EQ_A2		0x58BC
#define PATH0_R_TSSI_BYPASS_AT_GNT_BT_TX_EQ_A2_M		0x400000
#define PATH0_R_TSSI_BYPASS_AT_GNT_BT_TX_EQ_VAL_A2		0x58BC
#define PATH0_R_TSSI_BYPASS_AT_GNT_BT_TX_EQ_VAL_A2_M		0x800000
#define PATH0_R_TSSI_BYPASS_AT_FTM_A2A_AFELBK_EQ1_A2		0x58BC
#define PATH0_R_TSSI_BYPASS_AT_FTM_A2A_AFELBK_EQ1_A2_M		0x1000000
#define PATH0_R_TSSI_BYPASS_AT_FTM_LBK_EQ1_A2		0x58BC
#define PATH0_R_TSSI_BYPASS_AT_FTM_LBK_EQ1_A2_M		0x2000000
#define PATH0_R_TSSI_BYPASS_AT_FTM_RFLBK_EQ1_A2		0x58BC
#define PATH0_R_TSSI_BYPASS_AT_FTM_RFLBK_EQ1_A2_M		0x4000000
#define PATH0_R_GAIN_TX_GAPK_FORCE_VAL_A2		0x58C0
#define PATH0_R_GAIN_TX_GAPK_FORCE_VAL_A2_M		0xF
#define PATH0_R_GAIN_TX_GAPK_FORCE_ON_A2		0x58C0
#define PATH0_R_GAIN_TX_GAPK_FORCE_ON_A2_M		0x10
#define PATH0_R_GAIN_TX_PAD_FORCE_VAL_A2		0x58C0
#define PATH0_R_GAIN_TX_PAD_FORCE_VAL_A2_M		0x3E0
#define PATH0_R_GAIN_TX_PAD_FORCE_ON_A2		0x58C0
#define PATH0_R_GAIN_TX_PAD_FORCE_ON_A2_M		0x400
#define PATH0_R_GAIN_TX_FORCE_VAL_A2		0x58C0
#define PATH0_R_GAIN_TX_FORCE_VAL_A2_M		0xF800
#define PATH0_R_GAIN_TX_FORCE_ON_A2		0x58C0
#define PATH0_R_GAIN_TX_FORCE_ON_A2_M		0x10000
#define PATH0_R_TSSISWING_LIM_PEAK_OFDM_A2		0x58C0
#define PATH0_R_TSSISWING_LIM_PEAK_OFDM_A2_M		0xE0000
#define PATH0_R_TSSISWING_LIM_PEAK_CCK_A2		0x58C0
#define PATH0_R_TSSISWING_LIM_PEAK_CCK_A2_M		0x700000
#define PATH0_R_CLR_TXAGC_OFST_IF_VAL_CHANGE_EN_A2		0x58C0
#define PATH0_R_CLR_TXAGC_OFST_IF_VAL_CHANGE_EN_A2_M		0x800000
#define PATH0_R_TSSI_TRACK_AT_SMALL_SWING_A2		0x58C0
#define PATH0_R_TSSI_TRACK_AT_SMALL_SWING_A2_M		0x1000000
#define PATH0_R_BYPASS_TSSI_CCK_EN_A2		0x58C0
#define PATH0_R_BYPASS_TSSI_CCK_EN_A2_M		0x2000000
#define PATH0_R_BYPASS_TSSI_LEGACY_EN_A2		0x58C0
#define PATH0_R_BYPASS_TSSI_LEGACY_EN_A2_M		0x4000000
#define PATH0_R_BYPASS_TSSI_HT_EN_A2		0x58C0
#define PATH0_R_BYPASS_TSSI_HT_EN_A2_M		0x8000000
#define PATH0_R_BYPASS_TSSI_VHT_EN_A2		0x58C0
#define PATH0_R_BYPASS_TSSI_VHT_EN_A2_M		0x10000000
#define PATH0_R_BYPASS_TSSI_HE_EN_A2		0x58C0
#define PATH0_R_BYPASS_TSSI_HE_EN_A2_M		0x20000000
#define PATH0_R_BYPASS_TSSI_HE_ER_SU_EN_A2		0x58C0
#define PATH0_R_BYPASS_TSSI_HE_ER_SU_EN_A2_M		0x40000000
#define PATH0_R_BYPASS_TSSI_HE_TB_EN_A2		0x58C0
#define PATH0_R_BYPASS_TSSI_HE_TB_EN_A2_M		0x80000000
#define PATH0_R_RF_GAP_CAL_BND0_A2		0x58C4
#define PATH0_R_RF_GAP_CAL_BND0_A2_M		0x3F
#define PATH0_R_RF_GAP_CAL_BND1_A2		0x58C4
#define PATH0_R_RF_GAP_CAL_BND1_A2_M		0xFC0
#define PATH0_R_RF_GAP_CAL_BND2_A2		0x58C4
#define PATH0_R_RF_GAP_CAL_BND2_A2_M		0x3F000
#define PATH0_R_TSSI_ADC_OFST_BND01_A2		0x58C4
#define PATH0_R_TSSI_ADC_OFST_BND01_A2_M		0x3FFC0000
#define PATH0_R_TSSI_RF_GAP_BY_RANGE_EN_A2		0x58C4
#define PATH0_R_TSSI_RF_GAP_BY_RANGE_EN_A2_M		0x40000000
#define PATH0_R_TSSI_RF_GAP_BY_RANGE_DCK_EN_A2		0x58C4
#define PATH0_R_TSSI_RF_GAP_BY_RANGE_DCK_EN_A2_M		0x80000000
#define PATH0_R_TSSI_ADC_OFST_BND12_A2		0x58C8
#define PATH0_R_TSSI_ADC_OFST_BND12_A2_M		0xFFF
#define PATH0_R_TSSI_ADC_OFST_BND22_A2		0x58C8
#define PATH0_R_TSSI_ADC_OFST_BND22_A2_M		0xFFF000
#define PATH0_R_ADC_FIFO_PATH_EN_FORCE_ON_A2		0x58C8
#define PATH0_R_ADC_FIFO_PATH_EN_FORCE_ON_A2_M		0x1000000
#define PATH0_R_TXINFO_CH_WITH_DATA_DECODE_A2		0x58C8
#define PATH0_R_TXINFO_CH_WITH_DATA_DECODE_A2_M		0x6000000
#define PATH0_R_BYPASS_TSSI_VHT_MU_EN_A2		0x58C8
#define PATH0_R_BYPASS_TSSI_VHT_MU_EN_A2_M		0x10000000
#define PATH0_R_BYPASS_TSSI_HE_MU_EN_A2		0x58C8
#define PATH0_R_BYPASS_TSSI_HE_MU_EN_A2_M		0x20000000
#define PATH0_R_BYPASS_TSSI_HE_RU_EN_A2		0x58C8
#define PATH0_R_BYPASS_TSSI_HE_RU_EN_A2_M		0x40000000
#define PATH0_R_BYPASS_TSSI_TXBF_EN_A2		0x58C8
#define PATH0_R_BYPASS_TSSI_TXBF_EN_A2_M		0x80000000
#define PATH0_R_TSSI_SLOPE_CAL_PA_SEL0_A2		0x58CC
#define PATH0_R_TSSI_SLOPE_CAL_PA_SEL0_A2_M		0x7
#define PATH0_R_TSSI_SLOPE_CAL_PA_SEL1_A2		0x58CC
#define PATH0_R_TSSI_SLOPE_CAL_PA_SEL1_A2_M		0x38
#define PATH0_R_TSSI_SLOPE_CAL_PA_SEL2_A2		0x58CC
#define PATH0_R_TSSI_SLOPE_CAL_PA_SEL2_A2_M		0x1C0
#define PATH0_R_TSSI_SLOPE_CAL_PA_SEL3_A2		0x58CC
#define PATH0_R_TSSI_SLOPE_CAL_PA_SEL3_A2_M		0xE00
#define PATH0_R_TSSI_SLOPE_CAL_SEL_IPA_A2		0x58CC
#define PATH0_R_TSSI_SLOPE_CAL_SEL_IPA_A2_M		0x1000
#define PATH0_R_TX_GAIN_CCK_MORE_ADJ_A2		0x58CC
#define PATH0_R_TX_GAIN_CCK_MORE_ADJ_A2_M		0xFF000000
#define PATH0_R_TX_GAIN_SCALE_FORCE_VAL_A2		0x58D0
#define PATH0_R_TX_GAIN_SCALE_FORCE_VAL_A2_M		0xFFF
#define PATH0_R_TX_GAIN_SCALE_FORCE_ON_A2		0x58D0
#define PATH0_R_TX_GAIN_SCALE_FORCE_ON_A2_M		0x1000
#define PATH0_R_TX_LSTF_PW_EST_STARTING_SHIFT_A2		0x58D0
#define PATH0_R_TX_LSTF_PW_EST_STARTING_SHIFT_A2_M		0x1E000
#define PATH0_R_TX_LSTF_PW_EST_LEN_A2		0x58D0
#define PATH0_R_TX_LSTF_PW_EST_LEN_A2_M		0x3FE0000
#define PATH0_R_TX_LSTF_PW_EST_SEL_EVEN_A2		0x58D0
#define PATH0_R_TX_LSTF_PW_EST_SEL_EVEN_A2_M		0x4000000
#define PATH0_R_TSSI_C_MAP_UNFIX_A2		0x58D0
#define PATH0_R_TSSI_C_MAP_UNFIX_A2_M		0x80000000
#define PATH0_R_BYPASS_TSSI_HE_TB_CH_WITH_DATA_A2		0x58D4
#define PATH0_R_BYPASS_TSSI_HE_TB_CH_WITH_DATA_A2_M		0xFF
#define PATH0_R_TSSI_BYPASS_TXPW_MAX_A2		0x58D4
#define PATH0_R_TSSI_BYPASS_TXPW_MAX_A2_M		0x3FE00
#define PATH0_R_TSSI_BYPASS_TXPW_MIN_A2		0x58D4
#define PATH0_R_TSSI_BYPASS_TXPW_MIN_A2_M		0x7FC0000
#define PATH0_R_DELTA_TSSI_TOP_GCK_FORCE_ON_A2		0x58D4
#define PATH0_R_DELTA_TSSI_TOP_GCK_FORCE_ON_A2_M		0x8000000
#define PATH0_R_TX_GAIN_SPLIT_FOR_DPD_PRE_A2		0x58D4
#define PATH0_R_TX_GAIN_SPLIT_FOR_DPD_PRE_A2_M		0x10000000
#define PATH0_R_TX_GAIN_SPLIT_FOR_DPD_POST_A2		0x58D4
#define PATH0_R_TX_GAIN_SPLIT_FOR_DPD_POST_A2_M		0x20000000
#define PATH0_R_TXPW_SPLIT_FOR_DPD_A2		0x58D4
#define PATH0_R_TXPW_SPLIT_FOR_DPD_A2_M		0x40000000
#define PATH0_R_TXAGC_TP_MASK_EN_A2		0x58D4
#define PATH0_R_TXAGC_TP_MASK_EN_A2_M		0x80000000
#define PATH0_R_TSSI_BYPASS_BY_C_MAX_A2		0x58D8
#define PATH0_R_TSSI_BYPASS_BY_C_MAX_A2_M		0x1FF
#define PATH0_R_TSSI_BYPASS_BY_C_MIN_A2		0x58D8
#define PATH0_R_TSSI_BYPASS_BY_C_MIN_A2_M		0x3FE00
#define PATH0_R_TSSI_BYPASS_BY_C_SEL_A2		0x58D8
#define PATH0_R_TSSI_BYPASS_BY_C_SEL_A2_M		0xC0000
#define PATH0_R_TSSI_BYPASS_AVG_R_SMALLER_THAN_TH_A2		0x58D8
#define PATH0_R_TSSI_BYPASS_AVG_R_SMALLER_THAN_TH_A2_M		0xFFF00000
#define PATH0_R_TXAGC_OFST_FIX_ERR_MAX_A2		0x58DC
#define PATH0_R_TXAGC_OFST_FIX_ERR_MAX_A2_M		0xFF
#define PATH0_R_TXAGC_OFST_FIX_ERR_MIN_A2		0x58DC
#define PATH0_R_TXAGC_OFST_FIX_ERR_MIN_A2_M		0xFF00
#define PATH0_R_TXAGC_OFST_FIX_A2		0x58DC
#define PATH0_R_TXAGC_OFST_FIX_A2_M		0x10000
#define PATH0_R_TSSI_C_FORCE_VAL_A2		0x58DC
#define PATH0_R_TSSI_C_FORCE_VAL_A2_M		0x1FF00000
#define PATH0_R_TSSI_C_FORCE_ON_A2		0x58DC
#define PATH0_R_TSSI_C_FORCE_ON_A2_M		0x20000000
#define PATH0_R_TXPW_RSTB_MAN_ON_A2		0x58DC
#define PATH0_R_TXPW_RSTB_MAN_ON_A2_M		0x40000000
#define PATH0_R_TXPW_RSTB_MAN_A2		0x58DC
#define PATH0_R_TXPW_RSTB_MAN_A2_M		0x80000000
#define PATH0_R_TXAGC_OFDM_REF_CW_OFST_A2		0x58E0
#define PATH0_R_TXAGC_OFDM_REF_CW_OFST_A2_M		0x3FF
#define PATH0_R_TXAGC_CCK_REF_CW_OFST_A2		0x58E0
#define PATH0_R_TXAGC_CCK_REF_CW_OFST_A2_M		0x3FF000
#define PATH0_R_TSSI_OFDM_ADC_SAMPLING_SHIFT_A2		0x58E0
#define PATH0_R_TSSI_OFDM_ADC_SAMPLING_SHIFT_A2_M		0x7F000000
#define PATH0_R_TXPW_RDY_NO_DLY_A2		0x58E0
#define PATH0_R_TXPW_RDY_NO_DLY_A2_M		0x80000000
#define PATH0_R_TSSI_OFDM_ADC_SAMPLING_SHIFT_HE_TB_A2		0x58E4
#define PATH0_R_TSSI_OFDM_ADC_SAMPLING_SHIFT_HE_TB_A2_M		0x7F
#define PATH0_R_FORCE_RFC_PREAMLE_PW_TYPE_ON_A2		0x58E4
#define PATH0_R_FORCE_RFC_PREAMLE_PW_TYPE_ON_A2_M		0x80
#define PATH0_R_FORCE_RFC_PREAMLE_PW_TYPE_VAL_A2		0x58E4
#define PATH0_R_FORCE_RFC_PREAMLE_PW_TYPE_VAL_A2_M		0x700
#define PATH0_R_TXAGC_OFST_MOVING_AVG_LEN_A2		0x58E4
#define PATH0_R_TXAGC_OFST_MOVING_AVG_LEN_A2_M		0x3800
#define PATH0_R_TXAGC_OFST_MOVING_AVG_CLR_A2		0x58E4
#define PATH0_R_TXAGC_OFST_MOVING_AVG_CLR_A2_M		0x4000
#define PATH0_R_TXAGC_OFST_MOVING_AVG_INI_DIS_A2		0x58E4
#define PATH0_R_TXAGC_OFST_MOVING_AVG_INI_DIS_A2_M		0x8000
#define PATH0_R_TXAGC_OFST_MOVING_AVG_RPT_SEL_A2		0x58E4
#define PATH0_R_TXAGC_OFST_MOVING_AVG_RPT_SEL_A2_M		0xF0000
#define PATH0_R_TX_LSTF_PW_EST_STARTING_SHIFT_MORE_A2		0x58E4
#define PATH0_R_TX_LSTF_PW_EST_STARTING_SHIFT_MORE_A2_M		0x7F00000
#define PATH0_R_TXPW_RSTB_SUB_SEL_A2		0x58E4
#define PATH0_R_TXPW_RSTB_SUB_SEL_A2_M		0x8000000
#define PATH0_R_TXPW_RSTB_SUB_A2		0x58E4
#define PATH0_R_TXPW_RSTB_SUB_A2_M		0x10000000
#define PATH0_R_BYPASS_TSSI_RST_DAC_FIFO_SEL_EN_A2		0x58E4
#define PATH0_R_BYPASS_TSSI_RST_DAC_FIFO_SEL_EN_A2_M		0x20000000
#define PATH0_R_TSSI_PKT_AVG_NUM_X64_A2		0x58E8
#define PATH0_R_TSSI_PKT_AVG_NUM_X64_A2_M		0x3F
#define PATH0_R_TSSI_CW_AVG_REF_PRE_A2		0x58E8
#define PATH0_R_TSSI_CW_AVG_REF_PRE_A2_M		0x1FF00
#define PATH0_R_TSSI_CW_AVG_REF_POST_A2		0x58E8
#define PATH0_R_TSSI_CW_AVG_REF_POST_A2_M		0x3FE0000
#define PATH0_R_DPD_PW_OFST_SRC_SEL_A2		0x58E8
#define PATH0_R_DPD_PW_OFST_SRC_SEL_A2_M		0xC000000
#define PATH0_R_TMETER_SLOPE_A2		0x58EC
#define PATH0_R_TMETER_SLOPE_A2_M		0x3F
#define PATH0_R_CLR_TMETER_BASE_A2		0x58EC
#define PATH0_R_CLR_TMETER_BASE_A2_M		0x40
#define PATH0_R_TMTER_BASE_PW_COMP_EN_A2		0x58EC
#define PATH0_R_TMTER_BASE_PW_COMP_EN_A2_M		0x80
#define PATH0_R_TSSI_BYPASS_FINAL_CODE_MAX_A2		0x58F0
#define PATH0_R_TSSI_BYPASS_FINAL_CODE_MAX_A2_M		0x1FF
#define PATH0_R_TSSI_BYPASS_FINAL_CODE_MIN_A2		0x58F0
#define PATH0_R_TSSI_BYPASS_FINAL_CODE_MIN_A2_M		0x3FE00
#define PATH0_R_GOTHROUGH_TX_GAIN_POST_DPD_A2		0x58F0
#define PATH0_R_GOTHROUGH_TX_GAIN_POST_DPD_A2_M		0x40000
#define PATH0_R_TX_GAIN_SCALE_POST_DPD_FORCE_ON_A2		0x58F0
#define PATH0_R_TX_GAIN_SCALE_POST_DPD_FORCE_ON_A2_M		0x80000
#define PATH0_R_TX_GAIN_SCALE_POST_DPD_FORCE_VAL_A2		0x58F0
#define PATH0_R_TX_GAIN_SCALE_POST_DPD_FORCE_VAL_A2_M		0xFFF00000
#define PATH0_R_RF_GAP_CAL_OFST_BND00_10BITS_A2		0x58F4
#define PATH0_R_RF_GAP_CAL_OFST_BND00_10BITS_A2_M		0x3FF
#define PATH0_R_RF_GAP_CAL_OFST_BND01_10BITS_A2		0x58F4
#define PATH0_R_RF_GAP_CAL_OFST_BND01_10BITS_A2_M		0xFFC00
#define PATH0_R_RF_GAP_CAL_OFST_BND12_10BITS_A2		0x58F4
#define PATH0_R_RF_GAP_CAL_OFST_BND12_10BITS_A2_M		0x3FF00000
#define PATH0_R_TD_PATH_TX_RSTMAN_ON_A2		0x58F4
#define PATH0_R_TD_PATH_TX_RSTMAN_ON_A2_M		0x40000000
#define PATH0_R_TD_PATH_TX_RSTMAN_A2		0x58F4
#define PATH0_R_TD_PATH_TX_RSTMAN_A2_M		0x80000000
#define PATH0_R_RF_GAP_CAL_OFST_BND22_10BITS_A2		0x58F8
#define PATH0_R_RF_GAP_CAL_OFST_BND22_10BITS_A2_M		0x3FF
#define PATH0_R_LOG_VAL_OFST_CCK_A2		0x58F8
#define PATH0_R_LOG_VAL_OFST_CCK_A2_M		0x3FFFFC00
#define PATH0_R_TSSI_ADC_PATH_Q_A2		0x58F8
#define PATH0_R_TSSI_ADC_PATH_Q_A2_M		0x40000000
#define PATH0_R_DAC_COMP_POST_DPD_EN_A2		0x58F8
#define PATH0_R_DAC_COMP_POST_DPD_EN_A2_M		0x80000000
#define PATH0_R_LOG_VAL_OFST_OFDM_A2		0x58FC
#define PATH0_R_LOG_VAL_OFST_OFDM_A2_M		0xFFFFF
#define PATH0_R_UPD_TXAGC_OFST_LATENCY_A2		0x58FC
#define PATH0_R_UPD_TXAGC_OFST_LATENCY_A2_M		0x700000
#define PATH0_R_TSSI_UPD_TMETER_EN_A2		0x58FC
#define PATH0_R_TSSI_UPD_TMETER_EN_A2_M		0x800000
#define PATH0_R_TXRFC_BW_TXFORCE_VAL_A2		0x58FC
#define PATH0_R_TXRFC_BW_TXFORCE_VAL_A2_M		0x3000000
#define PATH0_R_TXRFC_BW_TXFORCE_ON_A2		0x58FC
#define PATH0_R_TXRFC_BW_TXFORCE_ON_A2_M		0x4000000
#define PATH0_R_TXRFC_DAC_0P5DB_FORCE_ON_A2		0x58FC
#define PATH0_R_TXRFC_DAC_0P5DB_FORCE_ON_A2_M		0x8000000
#define PATH0_R_TXRFC_DAC_0P5DB_FORCE_VAL_A2		0x58FC
#define PATH0_R_TXRFC_DAC_0P5DB_FORCE_VAL_A2_M		0x10000000
#define PATH0_R_DAC_GAIN_COMP_CCK_SHORT_PPDU_TYPE_20_A2		0x5A00
#define PATH0_R_DAC_GAIN_COMP_CCK_SHORT_PPDU_TYPE_20_A2_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_CCK_LONG_PPDU_TYPE_20_A2		0x5A00
#define PATH0_R_DAC_GAIN_COMP_CCK_LONG_PPDU_TYPE_20_A2_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_CCK_SHORT_PPDU_TYPE_40_TXSC0_A2		0x5A04
#define PATH0_R_DAC_GAIN_COMP_CCK_SHORT_PPDU_TYPE_40_TXSC0_A2_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_CCK_LONG_PPDU_TYPE_40_TXSC0_A2		0x5A04
#define PATH0_R_DAC_GAIN_COMP_CCK_LONG_PPDU_TYPE_40_TXSC0_A2_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_CCK_SHORT_PPDU_TYPE_40_TXSC1_2_A2		0x5A08
#define PATH0_R_DAC_GAIN_COMP_CCK_SHORT_PPDU_TYPE_40_TXSC1_2_A2_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_CCK_LONG_PPDU_TYPE_40_TXSC1_2_A2		0x5A08
#define PATH0_R_DAC_GAIN_COMP_CCK_LONG_PPDU_TYPE_40_TXSC1_2_A2_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_LEGACY_20_TXSC0_A2		0x5A0C
#define PATH0_R_DAC_GAIN_COMP_LEGACY_20_TXSC0_A2_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_LEGACY_DUP_40_TXSC0_A2		0x5A0C
#define PATH0_R_DAC_GAIN_COMP_LEGACY_DUP_40_TXSC0_A2_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_LEGACY_40_TXSC1_2_A2		0x5A10
#define PATH0_R_DAC_GAIN_COMP_LEGACY_40_TXSC1_2_A2_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_LEGACY_DUP_80_TXSC0_A2		0x5A10
#define PATH0_R_DAC_GAIN_COMP_LEGACY_DUP_80_TXSC0_A2_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_LEGACY_80_TXSC1_2_A2		0x5A14
#define PATH0_R_DAC_GAIN_COMP_LEGACY_80_TXSC1_2_A2_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_LEGACY_80_TXSC3_4_A2		0x5A14
#define PATH0_R_DAC_GAIN_COMP_LEGACY_80_TXSC3_4_A2_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_LEGACY_DUP_80_TXSC9_10_A2		0x5A18
#define PATH0_R_DAC_GAIN_COMP_LEGACY_DUP_80_TXSC9_10_A2_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HT_VHT_20_TXSC0_A2		0x5A18
#define PATH0_R_DAC_GAIN_COMP_HT_VHT_20_TXSC0_A2_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_HT_VHT_40_TXSC0_A2		0x5A1C
#define PATH0_R_DAC_GAIN_COMP_HT_VHT_40_TXSC0_A2_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HT_VHT_40_TXSC1_2_A2		0x5A1C
#define PATH0_R_DAC_GAIN_COMP_HT_VHT_40_TXSC1_2_A2_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_HT_VHT_80_TXSC3_4_A2		0x5A20
#define PATH0_R_DAC_GAIN_COMP_HT_VHT_80_TXSC3_4_A2_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HT_VHT_80_TXSC9_10_A2		0x5A20
#define PATH0_R_DAC_GAIN_COMP_HT_VHT_80_TXSC9_10_A2_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_VHT_80_TXSC0_A2		0x5A24
#define PATH0_R_DAC_GAIN_COMP_VHT_80_TXSC0_A2_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_VHT_80_80_TXSC0_A2		0x5A24
#define PATH0_R_DAC_GAIN_COMP_VHT_80_80_TXSC0_A2_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_VHT_80_80_TXSC1_2_A2		0x5A28
#define PATH0_R_DAC_GAIN_COMP_VHT_80_80_TXSC1_2_A2_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_VHT_80_80_TXSC3_4_A2		0x5A28
#define PATH0_R_DAC_GAIN_COMP_VHT_80_80_TXSC3_4_A2_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_VHT_80_80_TXSC5_6_A2		0x5A2C
#define PATH0_R_DAC_GAIN_COMP_VHT_80_80_TXSC5_6_A2_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_VHT_80_80_TXSC7_8_A2		0x5A2C
#define PATH0_R_DAC_GAIN_COMP_VHT_80_80_TXSC7_8_A2_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_VHT_80_80_TXSC9_10_A2		0x5A30
#define PATH0_R_DAC_GAIN_COMP_VHT_80_80_TXSC9_10_A2_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_VHT_80_80_TXSC11_12_A2		0x5A30
#define PATH0_R_DAC_GAIN_COMP_VHT_80_80_TXSC11_12_A2_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_VHT_80_80_TXSC13_14_A2		0x5A34
#define PATH0_R_DAC_GAIN_COMP_VHT_80_80_TXSC13_14_A2_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HE_SU_20_TXSC0_A2		0x5A34
#define PATH0_R_DAC_GAIN_COMP_HE_SU_20_TXSC0_A2_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_HE_SU_40_TXSC0_A2		0x5A38
#define PATH0_R_DAC_GAIN_COMP_HE_SU_40_TXSC0_A2_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HE_SU_40_TXSC1_2_A2		0x5A38
#define PATH0_R_DAC_GAIN_COMP_HE_SU_40_TXSC1_2_A2_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_HE_SU_80_TXSC1_2_A2		0x5A3C
#define PATH0_R_DAC_GAIN_COMP_HE_SU_80_TXSC1_2_A2_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HE_SU_80_TXSC3_4_A2		0x5A3C
#define PATH0_R_DAC_GAIN_COMP_HE_SU_80_TXSC3_4_A2_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_HE_SU_80_TXSC9_10_A2		0x5A40
#define PATH0_R_DAC_GAIN_COMP_HE_SU_80_TXSC9_10_A2_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HE_SU_80_TXSC0_A2		0x5A40
#define PATH0_R_DAC_GAIN_COMP_HE_SU_80_TXSC0_A2_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_HE_SU_80_80_TXSC0_A2		0x5A44
#define PATH0_R_DAC_GAIN_COMP_HE_SU_80_80_TXSC0_A2_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HE_SU_80_80_TXSC1_2_A2		0x5A44
#define PATH0_R_DAC_GAIN_COMP_HE_SU_80_80_TXSC1_2_A2_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_HE_SU_80_80_TXSC3_4_A2		0x5A48
#define PATH0_R_DAC_GAIN_COMP_HE_SU_80_80_TXSC3_4_A2_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HE_SU_80_80_TXSC5_6_A2		0x5A48
#define PATH0_R_DAC_GAIN_COMP_HE_SU_80_80_TXSC5_6_A2_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_HE_SU_80_80_TXSC7_8_A2		0x5A4C
#define PATH0_R_DAC_GAIN_COMP_HE_SU_80_80_TXSC7_8_A2_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HE_SU_80_80_TXSC9_10_A2		0x5A4C
#define PATH0_R_DAC_GAIN_COMP_HE_SU_80_80_TXSC9_10_A2_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_HE_SU_80_80_TXSC11_12_A2		0x5A50
#define PATH0_R_DAC_GAIN_COMP_HE_SU_80_80_TXSC11_12_A2_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HE_SU_80_80_TXSC13_14_A2		0x5A50
#define PATH0_R_DAC_GAIN_COMP_HE_SU_80_80_TXSC13_14_A2_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_HE_ER_SU_20_TXSC0_A2		0x5A54
#define PATH0_R_DAC_GAIN_COMP_HE_ER_SU_20_TXSC0_A2_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HE_ER_SU_40_TXSC0_A2		0x5A54
#define PATH0_R_DAC_GAIN_COMP_HE_ER_SU_40_TXSC0_A2_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_HE_ER_SU_40_TXSC1_2_A2		0x5A58
#define PATH0_R_DAC_GAIN_COMP_HE_ER_SU_40_TXSC1_2_A2_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HE_ER_SU_80_TXSC1_2_A2		0x5A58
#define PATH0_R_DAC_GAIN_COMP_HE_ER_SU_80_TXSC1_2_A2_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_HE_ER_SU_80_TXSC3_4_A2		0x5A5C
#define PATH0_R_DAC_GAIN_COMP_HE_ER_SU_80_TXSC3_4_A2_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HE_ER_SU_80_TXSC9_10_A2		0x5A5C
#define PATH0_R_DAC_GAIN_COMP_HE_ER_SU_80_TXSC9_10_A2_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_HE_ER_SU_80_TXSC0_A2		0x5A60
#define PATH0_R_DAC_GAIN_COMP_HE_ER_SU_80_TXSC0_A2_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HE_ER_SU_80_80_TXSC0_A2		0x5A60
#define PATH0_R_DAC_GAIN_COMP_HE_ER_SU_80_80_TXSC0_A2_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_HE_ER_SU_80_80_TXSC1_2_A2		0x5A64
#define PATH0_R_DAC_GAIN_COMP_HE_ER_SU_80_80_TXSC1_2_A2_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HE_ER_SU_80_80_TXSC3_4_A2		0x5A64
#define PATH0_R_DAC_GAIN_COMP_HE_ER_SU_80_80_TXSC3_4_A2_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_HE_ER_SU_80_80_TXSC5_6_A2		0x5A68
#define PATH0_R_DAC_GAIN_COMP_HE_ER_SU_80_80_TXSC5_6_A2_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HE_ER_SU_80_80_TXSC7_8_A2		0x5A68
#define PATH0_R_DAC_GAIN_COMP_HE_ER_SU_80_80_TXSC7_8_A2_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_HE_ER_SU_80_80_TXSC9_10_A2		0x5A6C
#define PATH0_R_DAC_GAIN_COMP_HE_ER_SU_80_80_TXSC9_10_A2_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HE_ER_SU_80_80_TXSC11_12_A2		0x5A6C
#define PATH0_R_DAC_GAIN_COMP_HE_ER_SU_80_80_TXSC11_12_A2_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_HE_ER_SU_80_80_TXSC13_14_A2		0x5A70
#define PATH0_R_DAC_GAIN_COMP_HE_ER_SU_80_80_TXSC13_14_A2_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HE_TB_20_DBW20_TXSC0_A2		0x5A70
#define PATH0_R_DAC_GAIN_COMP_HE_TB_20_DBW20_TXSC0_A2_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_HE_TB_40_DBW40_TXSC0_TCD_C0_A2		0x5A74
#define PATH0_R_DAC_GAIN_COMP_HE_TB_40_DBW40_TXSC0_TCD_C0_A2_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HE_TB_40_DBW40_TXSC0_TCD_80_40_A2		0x5A74
#define PATH0_R_DAC_GAIN_COMP_HE_TB_40_DBW40_TXSC0_TCD_80_40_A2_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_HE_TB_40_DBW20_TXSC1_2_A2		0x5A78
#define PATH0_R_DAC_GAIN_COMP_HE_TB_40_DBW20_TXSC1_2_A2_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HE_TB_80_DBW20_TXSC1_2_A2		0x5A78
#define PATH0_R_DAC_GAIN_COMP_HE_TB_80_DBW20_TXSC1_2_A2_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_HE_TB_80_DBW20_TXSC3_4_A2		0x5A7C
#define PATH0_R_DAC_GAIN_COMP_HE_TB_80_DBW20_TXSC3_4_A2_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HE_TB_80_DBW40_TXSC9_10_TCD_C0_A2		0x5A7C
#define PATH0_R_DAC_GAIN_COMP_HE_TB_80_DBW40_TXSC9_10_TCD_C0_A2_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_HE_TB_80_DBW40_TXSC9_10_TCD_80_40_A2		0x5A80
#define PATH0_R_DAC_GAIN_COMP_HE_TB_80_DBW40_TXSC9_10_TCD_80_40_A2_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HE_TB_80_DBW40_TXSC9_10_TCD_40_80_A2		0x5A80
#define PATH0_R_DAC_GAIN_COMP_HE_TB_80_DBW40_TXSC9_10_TCD_40_80_A2_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_HE_TB_80_DBW80_TXSC0_TCD_F0_A2		0x5A84
#define PATH0_R_DAC_GAIN_COMP_HE_TB_80_DBW80_TXSC0_TCD_F0_A2_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HE_TB_80_DBW80_TXSC0_TCD_80_10_A2		0x5A84
#define PATH0_R_DAC_GAIN_COMP_HE_TB_80_DBW80_TXSC0_TCD_80_10_A2_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_HE_TB_80_DBW80_TXSC0_TCD_40_20_A2		0x5A88
#define PATH0_R_DAC_GAIN_COMP_HE_TB_80_DBW80_TXSC0_TCD_40_20_A2_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HE_TB_80_DBW80_TXSC0_TCD_60_A2		0x5A88
#define PATH0_R_DAC_GAIN_COMP_HE_TB_80_DBW80_TXSC0_TCD_60_A2_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_HE_TB_80_DBW80_TXSC0_TCD_C0_30_A2		0x5A8C
#define PATH0_R_DAC_GAIN_COMP_HE_TB_80_DBW80_TXSC0_TCD_C0_30_A2_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HE_TB_80_80_DBW20_TXSC1_2_A2		0x5A8C
#define PATH0_R_DAC_GAIN_COMP_HE_TB_80_80_DBW20_TXSC1_2_A2_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_HE_TB_80_80_DBW20_TXSC3_4_A2		0x5A90
#define PATH0_R_DAC_GAIN_COMP_HE_TB_80_80_DBW20_TXSC3_4_A2_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HE_TB_80_80_DBW20_TXSC5_6_A2		0x5A90
#define PATH0_R_DAC_GAIN_COMP_HE_TB_80_80_DBW20_TXSC5_6_A2_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_HE_TB_80_80_DBW20_TXSC7_8_A2		0x5A94
#define PATH0_R_DAC_GAIN_COMP_HE_TB_80_80_DBW20_TXSC7_8_A2_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HE_TB_80_80_DBW40_TXSC9_10_TCD_C0_A2		0x5A94
#define PATH0_R_DAC_GAIN_COMP_HE_TB_80_80_DBW40_TXSC9_10_TCD_C0_A2_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_HE_TB_80_80_DBW40_TXSC9_10_TCD_80_40_A2		0x5A98
#define PATH0_R_DAC_GAIN_COMP_HE_TB_80_80_DBW40_TXSC9_10_TCD_80_40_A2_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HE_TB_80_80_DBW40_TXSC9_10_TCD_40_80_A2		0x5A98
#define PATH0_R_DAC_GAIN_COMP_HE_TB_80_80_DBW40_TXSC9_10_TCD_40_80_A2_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_HE_TB_80_80_DBW40_TXSC11_12_TCD_C0_A2		0x5A9C
#define PATH0_R_DAC_GAIN_COMP_HE_TB_80_80_DBW40_TXSC11_12_TCD_C0_A2_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HE_TB_80_80_DBW40_TXSC11_12_TCD_80_40_A2		0x5A9C
#define PATH0_R_DAC_GAIN_COMP_HE_TB_80_80_DBW40_TXSC11_12_TCD_80_40_A2_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_HE_TB_80_80_DBW40_TXSC11_12_TCD_40_80_A2		0x5AA0
#define PATH0_R_DAC_GAIN_COMP_HE_TB_80_80_DBW40_TXSC11_12_TCD_40_80_A2_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HE_TB_80_80_DBW80_TXSC13_14_TCD_80_10_A2		0x5AA0
#define PATH0_R_DAC_GAIN_COMP_HE_TB_80_80_DBW80_TXSC13_14_TCD_80_10_A2_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_HE_TB_80_80_DBW80_TXSC13_14_TCD_10_80_A2		0x5AA4
#define PATH0_R_DAC_GAIN_COMP_HE_TB_80_80_DBW80_TXSC13_14_TCD_10_80_A2_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HE_TB_80_80_DBW80_TXSC13_14_TCD_40_20_A2		0x5AA4
#define PATH0_R_DAC_GAIN_COMP_HE_TB_80_80_DBW80_TXSC13_14_TCD_40_20_A2_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_HE_TB_80_80_DBW80_TXSC13_14_TCD_20_40_A2		0x5AA8
#define PATH0_R_DAC_GAIN_COMP_HE_TB_80_80_DBW80_TXSC13_14_TCD_20_40_A2_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HE_TB_80_80_DBW80_TXSC13_14_TCD_60_A2		0x5AA8
#define PATH0_R_DAC_GAIN_COMP_HE_TB_80_80_DBW80_TXSC13_14_TCD_60_A2_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_HE_TB_80_80_DBW80_TXSC13_14_TCD_C0_30_A2		0x5AAC
#define PATH0_R_DAC_GAIN_COMP_HE_TB_80_80_DBW80_TXSC13_14_TCD_C0_30_A2_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HE_TB_80_80_DBW80_TXSC13_14_TCD_30_C0_A2		0x5AAC
#define PATH0_R_DAC_GAIN_COMP_HE_TB_80_80_DBW80_TXSC13_14_TCD_30_C0_A2_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_HE_TB_80_80_DBW80_80_TXSC0_TCD_80_01_A2		0x5AB0
#define PATH0_R_DAC_GAIN_COMP_HE_TB_80_80_DBW80_80_TXSC0_TCD_80_01_A2_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HE_TB_80_80_DBW80_80_TXSC0_TCD_60_06_A2		0x5AB0
#define PATH0_R_DAC_GAIN_COMP_HE_TB_80_80_DBW80_80_TXSC0_TCD_60_06_A2_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_HE_TB_80_80_DBW80_80_TXSC0_TCD_40_02_A2		0x5AB4
#define PATH0_R_DAC_GAIN_COMP_HE_TB_80_80_DBW80_80_TXSC0_TCD_40_02_A2_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HE_TB_80_80_DBW80_80_TXSC0_TCD_20_04_A2		0x5AB4
#define PATH0_R_DAC_GAIN_COMP_HE_TB_80_80_DBW80_80_TXSC0_TCD_20_04_A2_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_HE_TB_80_80_DBW80_80_TXSC0_TCD_10_08_A2		0x5AB8
#define PATH0_R_DAC_GAIN_COMP_HE_TB_80_80_DBW80_80_TXSC0_TCD_10_08_A2_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HE_TB_80_80_DBW80_80_TXSC0_TCD_C0_03_A2		0x5AB8
#define PATH0_R_DAC_GAIN_COMP_HE_TB_80_80_DBW80_80_TXSC0_TCD_C0_03_A2_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_HE_TB_80_80_DBW80_80_TXSC0_TCD_30_0C_A2		0x5ABC
#define PATH0_R_DAC_GAIN_COMP_HE_TB_80_80_DBW80_80_TXSC0_TCD_30_0C_A2_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HE_TB_80_80_DBW80_80_TXSC0_TCD_F0_0F_A2		0x5ABC
#define PATH0_R_DAC_GAIN_COMP_HE_TB_80_80_DBW80_80_TXSC0_TCD_F0_0F_A2_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_HE_TB_80_80_DBW80_80_TXSC0_TCD_FF_A2		0x5AC0
#define PATH0_R_DAC_GAIN_COMP_HE_TB_80_80_DBW80_80_TXSC0_TCD_FF_A2_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_UNEXPECTED_A2		0x5AC0
#define PATH0_R_DAC_GAIN_COMP_UNEXPECTED_A2_M		0xFFFF0000
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS0_A2		0x5C00
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS0_A2_M		0xFF
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS1_A2		0x5C00
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS1_A2_M		0xFF00
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS2_A2		0x5C00
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS2_A2_M		0xFF0000
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS3_A2		0x5C00
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS3_A2_M		0xFF000000
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS4_A2		0x5C04
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS4_A2_M		0xFF
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS5_A2		0x5C04
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS5_A2_M		0xFF00
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS6_A2		0x5C04
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS6_A2_M		0xFF0000
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS7_A2		0x5C04
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS7_A2_M		0xFF000000
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS8_A2		0x5C08
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS8_A2_M		0xFF
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS9_A2		0x5C08
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS9_A2_M		0xFF00
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS10_A2		0x5C08
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS10_A2_M		0xFF0000
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS11_A2		0x5C08
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS11_A2_M		0xFF000000
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS12_A2		0x5C0C
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS12_A2_M		0xFF
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS13_A2		0x5C0C
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS13_A2_M		0xFF00
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS14_A2		0x5C0C
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS14_A2_M		0xFF0000
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS15_A2		0x5C0C
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS15_A2_M		0xFF000000
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS16_A2		0x5C10
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS16_A2_M		0xFF
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS17_A2		0x5C10
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS17_A2_M		0xFF00
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS18_A2		0x5C10
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS18_A2_M		0xFF0000
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS19_A2		0x5C10
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS19_A2_M		0xFF000000
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS20_A2		0x5C14
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS20_A2_M		0xFF
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS21_A2		0x5C14
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS21_A2_M		0xFF00
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS22_A2		0x5C14
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS22_A2_M		0xFF0000
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS23_A2		0x5C14
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS23_A2_M		0xFF000000
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS24_A2		0x5C18
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS24_A2_M		0xFF
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS25_A2		0x5C18
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS25_A2_M		0xFF00
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS26_A2		0x5C18
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS26_A2_M		0xFF0000
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS27_A2		0x5C18
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS27_A2_M		0xFF000000
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS28_A2		0x5C1C
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS28_A2_M		0xFF
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS29_A2		0x5C1C
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS29_A2_M		0xFF00
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS30_A2		0x5C1C
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS30_A2_M		0xFF0000
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS31_A2		0x5C1C
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS31_A2_M		0xFF000000
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG32_A2		0x5C20
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG32_A2_M		0xFF
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG31_A2		0x5C20
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG31_A2_M		0xFF00
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG30_A2		0x5C20
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG30_A2_M		0xFF0000
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG29_A2		0x5C20
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG29_A2_M		0xFF000000
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG28_A2		0x5C24
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG28_A2_M		0xFF
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG27_A2		0x5C24
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG27_A2_M		0xFF00
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG26_A2		0x5C24
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG26_A2_M		0xFF0000
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG25_A2		0x5C24
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG25_A2_M		0xFF000000
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG24_A2		0x5C28
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG24_A2_M		0xFF
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG23_A2		0x5C28
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG23_A2_M		0xFF00
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG22_A2		0x5C28
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG22_A2_M		0xFF0000
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG21_A2		0x5C28
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG21_A2_M		0xFF000000
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG20_A2		0x5C2C
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG20_A2_M		0xFF
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG19_A2		0x5C2C
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG19_A2_M		0xFF00
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG18_A2		0x5C2C
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG18_A2_M		0xFF0000
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG17_A2		0x5C2C
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG17_A2_M		0xFF000000
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG16_A2		0x5C30
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG16_A2_M		0xFF
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG15_A2		0x5C30
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG15_A2_M		0xFF00
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG14_A2		0x5C30
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG14_A2_M		0xFF0000
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG13_A2		0x5C30
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG13_A2_M		0xFF000000
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG12_A2		0x5C34
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG12_A2_M		0xFF
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG11_A2		0x5C34
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG11_A2_M		0xFF00
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG10_A2		0x5C34
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG10_A2_M		0xFF0000
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG9_A2		0x5C34
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG9_A2_M		0xFF000000
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG8_A2		0x5C38
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG8_A2_M		0xFF
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG7_A2		0x5C38
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG7_A2_M		0xFF00
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG6_A2		0x5C38
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG6_A2_M		0xFF0000
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG5_A2		0x5C38
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG5_A2_M		0xFF000000
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG4_A2		0x5C3C
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG4_A2_M		0xFF
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG3_A2		0x5C3C
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG3_A2_M		0xFF00
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG2_A2		0x5C3C
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG2_A2_M		0xFF0000
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG1_A2		0x5C3C
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG1_A2_M		0xFF000000
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_0_A2		0x5C40
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_0_A2_M		0x3FF
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_1_A2		0x5C40
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_1_A2_M		0x3FF0000
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_2_A2		0x5C44
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_2_A2_M		0x3FF
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_3_A2		0x5C44
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_3_A2_M		0x3FF0000
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_4_A2		0x5C48
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_4_A2_M		0x3FF
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_5_A2		0x5C48
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_5_A2_M		0x3FF0000
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_6_A2		0x5C4C
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_6_A2_M		0x3FF
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_7_A2		0x5C4C
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_7_A2_M		0x3FF0000
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_8_A2		0x5C50
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_8_A2_M		0x3FF
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_9_A2		0x5C50
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_9_A2_M		0x3FF0000
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_10_A2		0x5C54
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_10_A2_M		0x3FF
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_11_A2		0x5C54
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_11_A2_M		0x3FF0000
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_12_A2		0x5C58
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_12_A2_M		0x3FF
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_13_A2		0x5C58
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_13_A2_M		0x3FF0000
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_14_A2		0x5C5C
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_14_A2_M		0x3FF
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_15_A2		0x5C5C
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_15_A2_M		0x3FF0000
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_16_A2		0x5C60
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_16_A2_M		0x3FF
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_17_A2		0x5C60
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_17_A2_M		0x3FF0000
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_18_A2		0x5C64
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_18_A2_M		0x3FF
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_19_A2		0x5C64
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_19_A2_M		0x3FF0000
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_20_A2		0x5C68
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_20_A2_M		0x3FF
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_21_A2		0x5C68
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_21_A2_M		0x3FF0000
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_22_A2		0x5C6C
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_22_A2_M		0x3FF
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_23_A2		0x5C6C
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_23_A2_M		0x3FF0000
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_24_A2		0x5C70
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_24_A2_M		0x3FF
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_25_A2		0x5C70
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_25_A2_M		0x3FF0000
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_26_A2		0x5C74
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_26_A2_M		0x3FF
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_27_A2		0x5C74
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_27_A2_M		0x3FF0000
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_28_A2		0x5C78
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_28_A2_M		0x3FF
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_29_A2		0x5C78
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_29_A2_M		0x3FF0000
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_30_A2		0x5C7C
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_30_A2_M		0x3FF
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_31_A2		0x5C7C
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_31_A2_M		0x3FF0000
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_32_A2		0x5C80
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_32_A2_M		0x3FF
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_33_A2		0x5C80
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_33_A2_M		0x3FF0000
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_34_A2		0x5C84
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_34_A2_M		0x3FF
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_35_A2		0x5C84
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_35_A2_M		0x3FF0000
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_36_A2		0x5C88
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_36_A2_M		0x3FF
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_37_A2		0x5C88
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_37_A2_M		0x3FF0000
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_38_A2		0x5C8C
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_38_A2_M		0x3FF
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_39_A2		0x5C8C
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_39_A2_M		0x3FF0000
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_40_A2		0x5C90
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_40_A2_M		0x3FF
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_41_A2		0x5C90
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_41_A2_M		0x3FF0000
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_42_A2		0x5C94
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_42_A2_M		0x3FF
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_43_A2		0x5C94
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_43_A2_M		0x3FF0000
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_44_A2		0x5C98
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_44_A2_M		0x3FF
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_45_A2		0x5C98
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_45_A2_M		0x3FF0000
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_46_A2		0x5C9C
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_46_A2_M		0x3FF
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_47_A2		0x5C9C
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_47_A2_M		0x3FF0000
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_48_A2		0x5CA0
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_48_A2_M		0x3FF
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_49_A2		0x5CA0
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_49_A2_M		0x3FF0000
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_50_A2		0x5CA4
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_50_A2_M		0x3FF
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_51_A2		0x5CA4
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_51_A2_M		0x3FF0000
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_52_A2		0x5CA8
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_52_A2_M		0x3FF
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_53_A2		0x5CA8
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_53_A2_M		0x3FF0000
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_54_A2		0x5CAC
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_54_A2_M		0x3FF
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_55_A2		0x5CAC
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_55_A2_M		0x3FF0000
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_56_A2		0x5CB0
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_56_A2_M		0x3FF
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_57_A2		0x5CB0
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_57_A2_M		0x3FF0000
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_58_A2		0x5CB4
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_58_A2_M		0x3FF
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_59_A2		0x5CB4
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_59_A2_M		0x3FF0000
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_60_A2		0x5CB8
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_60_A2_M		0x3FF
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_61_A2		0x5CB8
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_61_A2_M		0x3FF0000
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_62_A2		0x5CBC
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_62_A2_M		0x3FF
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_63_A2		0x5CBC
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_63_A2_M		0x3FF0000
#define PATH1_R_TSSI_CURVE_P0_A2		0x7600
#define PATH1_R_TSSI_CURVE_P0_A2_M		0x3F
#define PATH1_R_TSSI_CURVE_P1_A2		0x7600
#define PATH1_R_TSSI_CURVE_P1_A2_M		0x3F00
#define PATH1_R_TSSI_CURVE_P2_A2		0x7600
#define PATH1_R_TSSI_CURVE_P2_A2_M		0x3F0000
#define PATH1_R_TSSI_CURVE_P3_A2		0x7600
#define PATH1_R_TSSI_CURVE_P3_A2_M		0x3F000000
#define PATH1_R_TSSI_CURVE_P4_A2		0x7604
#define PATH1_R_TSSI_CURVE_P4_A2_M		0x3F
#define PATH1_R_TSSI_CURVE_P5_A2		0x7604
#define PATH1_R_TSSI_CURVE_P5_A2_M		0x3F00
#define PATH1_R_TSSI_CURVE_P6_A2		0x7604
#define PATH1_R_TSSI_CURVE_P6_A2_M		0x3F0000
#define PATH1_R_TSSI_CURVE_EN_A2		0x7604
#define PATH1_R_TSSI_CURVE_EN_A2_M		0x80000000
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_G0_A2		0x7608
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_G0_A2_M		0x1FF
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_G1_A2		0x7608
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_G1_A2_M		0x3FE00
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_G2_A2		0x7608
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_G2_A2_M		0x7FC0000
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_G3_A2		0x760C
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_G3_A2_M		0x1FF
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_G4_A2		0x760C
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_G4_A2_M		0x3FE00
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_G5_A2		0x760C
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_G5_A2_M		0x7FC0000
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_G6_A2		0x7610
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_G6_A2_M		0x1FF
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_G7_A2		0x7610
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_G7_A2_M		0x3FE00
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_G0_A2		0x7610
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_G0_A2_M		0x7FC0000
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_G1_A2		0x7614
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_G1_A2_M		0x1FF
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_G2_A2		0x7614
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_G2_A2_M		0x3FE00
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_G3_A2		0x7614
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_G3_A2_M		0x7FC0000
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_G4_A2		0x7618
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_G4_A2_M		0x1FF
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_G5_A2		0x7618
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_G5_A2_M		0x3FE00
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_G6_A2		0x7618
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_G6_A2_M		0x7FC0000
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_G7_A2		0x761C
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_G7_A2_M		0x1FF
#define PATH1_R_TSSI_SLOPE_CAL_GAIN_DIFF_OFDM_G0_A2		0x761C
#define PATH1_R_TSSI_SLOPE_CAL_GAIN_DIFF_OFDM_G0_A2_M		0xFF0000
#define PATH1_R_TSSI_SLOPE_CAL_GAIN_DIFF_OFDM_G1_A2		0x761C
#define PATH1_R_TSSI_SLOPE_CAL_GAIN_DIFF_OFDM_G1_A2_M		0xFF000000
#define PATH1_R_TSSI_SLOPE_CAL_GAIN_DIFF_OFDM_G2_A2		0x7620
#define PATH1_R_TSSI_SLOPE_CAL_GAIN_DIFF_OFDM_G2_A2_M		0xFF
#define PATH1_R_TSSI_SLOPE_CAL_GAIN_DIFF_OFDM_G3_A2		0x7620
#define PATH1_R_TSSI_SLOPE_CAL_GAIN_DIFF_OFDM_G3_A2_M		0xFF00
#define PATH1_R_TSSI_SLOPE_CAL_GAIN_DIFF_OFDM_G4_A2		0x7620
#define PATH1_R_TSSI_SLOPE_CAL_GAIN_DIFF_OFDM_G4_A2_M		0xFF0000
#define PATH1_R_TSSI_SLOPE_CAL_GAIN_DIFF_OFDM_G5_A2		0x7620
#define PATH1_R_TSSI_SLOPE_CAL_GAIN_DIFF_OFDM_G5_A2_M		0xFF000000
#define PATH1_R_TSSI_SLOPE_CAL_GAIN_DIFF_OFDM_G6_A2		0x7624
#define PATH1_R_TSSI_SLOPE_CAL_GAIN_DIFF_OFDM_G6_A2_M		0xFF
#define PATH1_R_TSSI_SLOPE_CAL_GAIN_DIFF_OFDM_G7_A2		0x7624
#define PATH1_R_TSSI_SLOPE_CAL_GAIN_DIFF_OFDM_G7_A2_M		0xFF00
#define PATH1_R_TSSI_SLOPE_CAL_GAIN_DIFF_CCK_G0_A2		0x7624
#define PATH1_R_TSSI_SLOPE_CAL_GAIN_DIFF_CCK_G0_A2_M		0xFF0000
#define PATH1_R_TSSI_SLOPE_CAL_GAIN_DIFF_CCK_G1_A2		0x7624
#define PATH1_R_TSSI_SLOPE_CAL_GAIN_DIFF_CCK_G1_A2_M		0xFF000000
#define PATH1_R_TSSI_SLOPE_CAL_GAIN_DIFF_CCK_G2_A2		0x7628
#define PATH1_R_TSSI_SLOPE_CAL_GAIN_DIFF_CCK_G2_A2_M		0xFF
#define PATH1_R_TSSI_SLOPE_CAL_GAIN_DIFF_CCK_G3_A2		0x7628
#define PATH1_R_TSSI_SLOPE_CAL_GAIN_DIFF_CCK_G3_A2_M		0xFF00
#define PATH1_R_TSSI_SLOPE_CAL_GAIN_DIFF_CCK_G4_A2		0x7628
#define PATH1_R_TSSI_SLOPE_CAL_GAIN_DIFF_CCK_G4_A2_M		0xFF0000
#define PATH1_R_TSSI_SLOPE_CAL_GAIN_DIFF_CCK_G5_A2		0x7628
#define PATH1_R_TSSI_SLOPE_CAL_GAIN_DIFF_CCK_G5_A2_M		0xFF000000
#define PATH1_R_TSSI_SLOPE_CAL_GAIN_DIFF_CCK_G6_A2		0x762C
#define PATH1_R_TSSI_SLOPE_CAL_GAIN_DIFF_CCK_G6_A2_M		0xFF
#define PATH1_R_TSSI_SLOPE_CAL_GAIN_DIFF_CCK_G7_A2		0x762C
#define PATH1_R_TSSI_SLOPE_CAL_GAIN_DIFF_CCK_G7_A2_M		0xFF00
#define PATH1_R_TSSI_J_OFDM_G0_A2		0x7630
#define PATH1_R_TSSI_J_OFDM_G0_A2_M		0x3FF
#define PATH1_R_TSSI_J_OFDM_G1_A2		0x7630
#define PATH1_R_TSSI_J_OFDM_G1_A2_M		0xFFC00
#define PATH1_R_TSSI_J_OFDM_G2_A2		0x7630
#define PATH1_R_TSSI_J_OFDM_G2_A2_M		0x3FF00000
#define PATH1_R_TSSI_J_OFDM_G3_A2		0x7634
#define PATH1_R_TSSI_J_OFDM_G3_A2_M		0x3FF
#define PATH1_R_TSSI_J_OFDM_G4_A2		0x7634
#define PATH1_R_TSSI_J_OFDM_G4_A2_M		0xFFC00
#define PATH1_R_TSSI_J_OFDM_G5_A2		0x7634
#define PATH1_R_TSSI_J_OFDM_G5_A2_M		0x3FF00000
#define PATH1_R_TSSI_J_OFDM_G6_A2		0x7638
#define PATH1_R_TSSI_J_OFDM_G6_A2_M		0x3FF
#define PATH1_R_TSSI_J_OFDM_G7_A2		0x7638
#define PATH1_R_TSSI_J_OFDM_G7_A2_M		0xFFC00
#define PATH1_R_TSSI_J_CCK_G0_A2		0x763C
#define PATH1_R_TSSI_J_CCK_G0_A2_M		0x3FF
#define PATH1_R_TSSI_J_CCK_G1_A2		0x763C
#define PATH1_R_TSSI_J_CCK_G1_A2_M		0xFFC00
#define PATH1_R_TSSI_J_CCK_G2_A2		0x763C
#define PATH1_R_TSSI_J_CCK_G2_A2_M		0x3FF00000
#define PATH1_R_TSSI_J_CCK_G3_A2		0x7640
#define PATH1_R_TSSI_J_CCK_G3_A2_M		0x3FF
#define PATH1_R_TSSI_J_CCK_G4_A2		0x7640
#define PATH1_R_TSSI_J_CCK_G4_A2_M		0xFFC00
#define PATH1_R_TSSI_J_CCK_G5_A2		0x7640
#define PATH1_R_TSSI_J_CCK_G5_A2_M		0x3FF00000
#define PATH1_R_TSSI_J_CCK_G6_A2		0x7644
#define PATH1_R_TSSI_J_CCK_G6_A2_M		0x3FF
#define PATH1_R_TSSI_J_CCK_G7_A2		0x7644
#define PATH1_R_TSSI_J_CCK_G7_A2_M		0xFFC00
#define PATH1_R_TXRFC_RFMODE_FORCE_VAL_A2		0x7648
#define PATH1_R_TXRFC_RFMODE_FORCE_VAL_A2_M		0xF
#define PATH1_R_TXRFC_RFMODE_FORCE_ON_A2		0x7648
#define PATH1_R_TXRFC_RFMODE_FORCE_ON_A2_M		0x10
#define PATH1_R_TXRFC_TSSI_OFST_FORCE_VAL_A2		0x7648
#define PATH1_R_TXRFC_TSSI_OFST_FORCE_VAL_A2_M		0x3E0
#define PATH1_R_TXRFC_TSSI_OFST_FORCE_ON_A2		0x7648
#define PATH1_R_TXRFC_TSSI_OFST_FORCE_ON_A2_M		0x400
#define PATH1_R_TXRFC_TX_CCK_IND_FORCE_VAL_A2		0x7648
#define PATH1_R_TXRFC_TX_CCK_IND_FORCE_VAL_A2_M		0x800
#define PATH1_R_TXRFC_TX_CCK_IND_FORCE_ON_A2		0x7648
#define PATH1_R_TXRFC_TX_CCK_IND_FORCE_ON_A2_M		0x1000
#define PATH1_R_TXRFC_TXAGC_RF_FORCE_VAL_A2		0x7648
#define PATH1_R_TXRFC_TXAGC_RF_FORCE_VAL_A2_M		0x7E000
#define PATH1_R_TXRFC_TXAGC_RF_FORCE_ON_A2		0x7648
#define PATH1_R_TXRFC_TXAGC_RF_FORCE_ON_A2_M		0x80000
#define PATH1_R_TXRFC_GAIN_TX_FORCE_VAL_A2		0x764C
#define PATH1_R_TXRFC_GAIN_TX_FORCE_VAL_A2_M		0x1F
#define PATH1_R_TXRFC_GAIN_TX_FORCE_ON_A2		0x764C
#define PATH1_R_TXRFC_GAIN_TX_FORCE_ON_A2_M		0x20
#define PATH1_R_TXRFC_TX_IQK_SEL_RF_FORCE_VAL_A2		0x764C
#define PATH1_R_TXRFC_TX_IQK_SEL_RF_FORCE_VAL_A2_M		0xC0
#define PATH1_R_TXRFC_TX_IQK_SEL_RF_FORCE_ON_A2		0x764C
#define PATH1_R_TXRFC_TX_IQK_SEL_RF_FORCE_ON_A2_M		0x100
#define PATH1_R_TXRFC_TX_PW_GAIN_RANGE_FORCE_VAL_A2		0x764C
#define PATH1_R_TXRFC_TX_PW_GAIN_RANGE_FORCE_VAL_A2_M		0x600
#define PATH1_R_TXRFC_TX_PW_GAIN_RANGE_FORCE_ON_A2		0x764C
#define PATH1_R_TXRFC_TX_PW_GAIN_RANGE_FORCE_ON_A2_M		0x800
#define PATH1_R_TXRFC_TX_TRACK_GAIN_RANGE_FORCE_VAL_A2		0x764C
#define PATH1_R_TXRFC_TX_TRACK_GAIN_RANGE_FORCE_VAL_A2_M		0xE000
#define PATH1_R_TXRFC_TX_TRACK_GAIN_RANGE_FORCE_ON_A2		0x764C
#define PATH1_R_TXRFC_TX_TRACK_GAIN_RANGE_FORCE_ON_A2_M		0x10000
#define PATH1_R_TXRFC_TSSI_CURVE_FORCE_VAL_A2		0x764C
#define PATH1_R_TXRFC_TSSI_CURVE_FORCE_VAL_A2_M		0xE0000
#define PATH1_R_TXRFC_TSSI_CURVE_FORCE_ON_A2		0x764C
#define PATH1_R_TXRFC_TSSI_CURVE_FORCE_ON_A2_M		0x100000
#define PATH1_R_TSSI_CURVE_OFST_AT_HE_52_56_X2_A2		0x7650
#define PATH1_R_TSSI_CURVE_OFST_AT_HE_52_56_X2_A2_M		0x1F
#define PATH1_R_TSSI_CURVE_OFST_AT_HE_52_56_A2		0x7650
#define PATH1_R_TSSI_CURVE_OFST_AT_HE_52_56_A2_M		0x3E0
#define PATH1_R_TSSI_CURVE_OFST_AT_HE_52_56_2_A2		0x7650
#define PATH1_R_TSSI_CURVE_OFST_AT_HE_52_56_2_A2_M		0x7C00
#define PATH1_R_TSSI_CURVE_OFST_AT_HE_52_56_4_A2		0x7650
#define PATH1_R_TSSI_CURVE_OFST_AT_HE_52_56_4_A2_M		0xF8000
#define PATH1_R_TSSI_CURVE_OFST_AT_HE_52_56_8_A2		0x7650
#define PATH1_R_TSSI_CURVE_OFST_AT_HE_52_56_8_A2_M		0x1F00000
#define PATH1_R_TSSI_DCK_BY_CURVE_EN_A2		0x7650
#define PATH1_R_TSSI_DCK_BY_CURVE_EN_A2_M		0x80000000
#define PATH1_R_TSSI_DCK_BY_CURVE_0_A2		0x7654
#define PATH1_R_TSSI_DCK_BY_CURVE_0_A2_M		0xFFF
#define PATH1_R_TSSI_DCK_BY_CURVE_1_A2		0x7654
#define PATH1_R_TSSI_DCK_BY_CURVE_1_A2_M		0xFFF000
#define PATH1_R_TSSI_DCK_BY_CURVE_2_A2		0x7658
#define PATH1_R_TSSI_DCK_BY_CURVE_2_A2_M		0xFFF
#define PATH1_R_TSSI_DCK_BY_CURVE_3_A2		0x7658
#define PATH1_R_TSSI_DCK_BY_CURVE_3_A2_M		0xFFF000
#define PATH1_R_TSSI_DCK_BY_CURVE_4_A2		0x765C
#define PATH1_R_TSSI_DCK_BY_CURVE_4_A2_M		0xFFF
#define PATH1_R_TSSI_DCK_BY_CURVE_5_A2		0x765C
#define PATH1_R_TSSI_DCK_BY_CURVE_5_A2_M		0xFFF000
#define PATH1_R_TSSI_DCK_BY_CURVE_6_A2		0x7660
#define PATH1_R_TSSI_DCK_BY_CURVE_6_A2_M		0xFFF
#define PATH1_R_TSSI_DCK_BY_CURVE_7_A2		0x7660
#define PATH1_R_TSSI_DCK_BY_CURVE_7_A2_M		0xFFF000
#define PATH1_R_TSSI_DCK_AT_TSSI_CURVE_EQ_0_A2		0x7664
#define PATH1_R_TSSI_DCK_AT_TSSI_CURVE_EQ_0_A2_M		0x7
#define PATH1_R_TSSI_DCK_AT_TSSI_CURVE_EQ_1_A2		0x7664
#define PATH1_R_TSSI_DCK_AT_TSSI_CURVE_EQ_1_A2_M		0x38
#define PATH1_R_TSSI_DCK_AT_TSSI_CURVE_EQ_2_A2		0x7664
#define PATH1_R_TSSI_DCK_AT_TSSI_CURVE_EQ_2_A2_M		0x1C0
#define PATH1_R_TSSI_DCK_MOVING_AVG_LEN_A2		0x7664
#define PATH1_R_TSSI_DCK_MOVING_AVG_LEN_A2_M		0x7000
#define PATH1_R_TSSI_DCK_MOVING_AVG_CLR_A2		0x7664
#define PATH1_R_TSSI_DCK_MOVING_AVG_CLR_A2_M		0x8000
#define PATH1_R_TSSI_DCK_MOVING_AVG_RPT_SEL_A2		0x7664
#define PATH1_R_TSSI_DCK_MOVING_AVG_RPT_SEL_A2_M		0xF0000
#define PATH1_R_TSSI_DCK_MOVING_AVG_INI_DIS_A2		0x7664
#define PATH1_R_TSSI_DCK_MOVING_AVG_INI_DIS_A2_M		0x100000
#define PATH1_R_TXRFC_TX_GAPK_SEL_WE_FORCE_VAL_A2		0x7664
#define PATH1_R_TXRFC_TX_GAPK_SEL_WE_FORCE_VAL_A2_M		0x40000000
#define PATH1_R_TXRFC_TX_GAPK_SEL_WE_FORCE_ON_A2		0x7664
#define PATH1_R_TXRFC_TX_GAPK_SEL_WE_FORCE_ON_A2_M		0x80000000
#define PATH1_R_TXRFC_EN_PAD_GAPK_FORCE_VAL_A2		0x7668
#define PATH1_R_TXRFC_EN_PAD_GAPK_FORCE_VAL_A2_M		0x1
#define PATH1_R_TXRFC_EN_PAD_GAPK_FORCE_ON_A2		0x7668
#define PATH1_R_TXRFC_EN_PAD_GAPK_FORCE_ON_A2_M		0x2
#define PATH1_R_TXRFC_EN_PA_GAPK_FORCE_VAL_A2		0x7668
#define PATH1_R_TXRFC_EN_PA_GAPK_FORCE_VAL_A2_M		0x4
#define PATH1_R_TXRFC_EN_PA_GAPK_FORCE_ON_A2		0x7668
#define PATH1_R_TXRFC_EN_PA_GAPK_FORCE_ON_A2_M		0x8
#define PATH1_R_TXRFC_PAD_GAPK_IDX_FORCE_VAL_A2		0x7668
#define PATH1_R_TXRFC_PAD_GAPK_IDX_FORCE_VAL_A2_M		0x7F0
#define PATH1_R_TXRFC_PAD_GAPK_IDX_FORCE_ON_A2		0x7668
#define PATH1_R_TXRFC_PAD_GAPK_IDX_FORCE_ON_A2_M		0x800
#define PATH1_R_TXRFC_PA_GAPK_IDX_FORCE_VAL_A2		0x7668
#define PATH1_R_TXRFC_PA_GAPK_IDX_FORCE_VAL_A2_M		0x3F000
#define PATH1_R_TXRFC_PA_GAPK_IDX_FORCE_ON_A2		0x7668
#define PATH1_R_TXRFC_PA_GAPK_IDX_FORCE_ON_A2_M		0x40000
#define PATH1_R_TXRFC_TX_RATE_BIAS_FORCE_VAL_A2		0x7668
#define PATH1_R_TXRFC_TX_RATE_BIAS_FORCE_VAL_A2_M		0x180000
#define PATH1_R_TXRFC_TX_RATE_BIAS_FORCE_ON_A2		0x7668
#define PATH1_R_TXRFC_TX_RATE_BIAS_FORCE_ON_A2_M		0x200000
#define PATH1_R_TXRFC_TX_RU_FORCE_VAL_A2		0x7668
#define PATH1_R_TXRFC_TX_RU_FORCE_VAL_A2_M		0x400000
#define PATH1_R_TXRFC_TX_RU_FORCE_ON_A2		0x7668
#define PATH1_R_TXRFC_TX_RU_FORCE_ON_A2_M		0x800000
#define PATH1_R_TXRFC_TX_GAPK_WD_FORCE_VAL_A2		0x7668
#define PATH1_R_TXRFC_TX_GAPK_WD_FORCE_VAL_A2_M		0x3F000000
#define PATH1_R_TXRFC_TX_GAPK_WD_FORCE_ON_A2		0x7668
#define PATH1_R_TXRFC_TX_GAPK_WD_FORCE_ON_A2_M		0x40000000
#define PATH1_R_TSSI_TIMEOUT_TIME_A2		0x766C
#define PATH1_R_TSSI_TIMEOUT_TIME_A2_M		0xFFF
#define PATH1_R_TSSI_TIMEOUT_UNIT_A2		0x766C
#define PATH1_R_TSSI_TIMEOUT_UNIT_A2_M		0x3000
#define PATH1_R_UPD_CLK_ADC_TX_PATH_A2		0x766C
#define PATH1_R_UPD_CLK_ADC_TX_PATH_A2_M		0x30000
#define PATH1_R_CFIR_BY_RATE_OFF_FORCE_VAL_A2		0x766C
#define PATH1_R_CFIR_BY_RATE_OFF_FORCE_VAL_A2_M		0x40000
#define PATH1_R_DPD_BY_RATE_OFF_FORCE_VAL_A2		0x766C
#define PATH1_R_DPD_BY_RATE_OFF_FORCE_VAL_A2_M		0x80000
#define PATH1_R_IQKK_AFE_FORCE_ON_A2		0x7670
#define PATH1_R_IQKK_AFE_FORCE_ON_A2_M		0x1
#define PATH1_R_IQKK_RFC_FORCE_ON_A2		0x7670
#define PATH1_R_IQKK_RFC_FORCE_ON_A2_M		0x2
#define PATH1_R_IQKK_TX_CKEN_BOTH_PATH_FORCE_ON_A2		0x7670
#define PATH1_R_IQKK_TX_CKEN_BOTH_PATH_FORCE_ON_A2_M		0x4
#define PATH1_R_IQKK_TD_CLK_GEN_RX_PATH_EN_FORCE_ON_A2		0x7670
#define PATH1_R_IQKK_TD_CLK_GEN_RX_PATH_EN_FORCE_ON_A2_M		0x8
#define PATH1_R_IQKK_TD_CLK_GEN_TX_PATH_EN_FORCE_ON_A2		0x7670
#define PATH1_R_IQKK_TD_CLK_GEN_TX_PATH_EN_FORCE_ON_A2_M		0x10
#define PATH1_R_IQKK_CLK_RST_GEN_TOP_TX_PATH_EN_FORCE_ON_A2		0x7670
#define PATH1_R_IQKK_CLK_RST_GEN_TOP_TX_PATH_EN_FORCE_ON_A2_M		0x20
#define PATH1_R_IQKK_CLK_RST_GEN_TOP_RX_PATH_EN_FORCE_ON_A2		0x7670
#define PATH1_R_IQKK_CLK_RST_GEN_TOP_RX_PATH_EN_FORCE_ON_A2_M		0x40
#define PATH1_R_IQKK_TD_UPD_GEN_FORCE_ON_A2		0x7670
#define PATH1_R_IQKK_TD_UPD_GEN_FORCE_ON_A2_M		0x80
#define PATH1_R_IQKK_TX_IMFIR2_FORCE_ON_A2		0x7670
#define PATH1_R_IQKK_TX_IMFIR2_FORCE_ON_A2_M		0x100
#define PATH1_R_IQKK_CLK_GATING_TD_PATH_FORCE_ON_A2		0x7670
#define PATH1_R_IQKK_CLK_GATING_TD_PATH_FORCE_ON_A2_M		0x200
#define PATH1_R_IQKK_CCA_FORCE_OFF_A2		0x7670
#define PATH1_R_IQKK_CCA_FORCE_OFF_A2_M		0x400
#define PATH1_R_IQKK_ADC_FIFO_PATH_EN_FORCE_ON_A2		0x7670
#define PATH1_R_IQKK_ADC_FIFO_PATH_EN_FORCE_ON_A2_M		0x800
#define PATH1_R_RFK_IS_RUNNING_A2		0x7670
#define PATH1_R_RFK_IS_RUNNING_A2_M		0x1000
#define PATH1_R_POST_DPD_GAIN_TX_GAPK_DIS_A2		0x7670
#define PATH1_R_POST_DPD_GAIN_TX_GAPK_DIS_A2_M		0x2000
#define PATH1_R_POST_DPD_TXAGC_DIS_A2		0x7670
#define PATH1_R_POST_DPD_TXAGC_DIS_A2_M		0x4000
#define PATH1_R_CFIR_BY_RATE_OFF_FORCE_ON_A2		0x7670
#define PATH1_R_CFIR_BY_RATE_OFF_FORCE_ON_A2_M		0x8000
#define PATH1_R_DPD_BY_RATE_OFF_FORCE_ON_A2		0x7670
#define PATH1_R_DPD_BY_RATE_OFF_FORCE_ON_A2_M		0x10000
#define PATH1_R_UPD_CLK_ADC_FORCE_ON_PATH_A2		0x7670
#define PATH1_R_UPD_CLK_ADC_FORCE_ON_PATH_A2_M		0x8000000
#define PATH1_R_UPD_CLK_DAC_FORCE_ON_PATH_A2		0x7670
#define PATH1_R_UPD_CLK_DAC_FORCE_ON_PATH_A2_M		0x10000000
#define PATH1_R_UPD_CLK_ADC_FORCE_VAL_PATH_A2		0x7670
#define PATH1_R_UPD_CLK_ADC_FORCE_VAL_PATH_A2_M		0x60000000
#define PATH1_R_UPD_CLK_DAC_FORCE_VAL_PATH_A2		0x7670
#define PATH1_R_UPD_CLK_DAC_FORCE_VAL_PATH_A2_M		0x80000000
#define PATH1_R_SINGLE_TONE_PHYTXEN_A2		0x7680
#define PATH1_R_SINGLE_TONE_PHYTXEN_A2_M		0x1
#define PATH1_R_SINGLE_TONE_CLR_A2		0x7680
#define PATH1_R_SINGLE_TONE_CLR_A2_M		0x2
#define PATH1_R_SINGLE_TONE_TRIG_A2		0x7680
#define PATH1_R_SINGLE_TONE_TRIG_A2_M		0x4
#define PATH1_R_SINGLE_TONE_CONTINOUS_TX_A2		0x7680
#define PATH1_R_SINGLE_TONE_CONTINOUS_TX_A2_M		0x8
#define PATH1_R_SINGLE_TONE_PKT_NUM_A2		0x7680
#define PATH1_R_SINGLE_TONE_PKT_NUM_A2_M		0xFFFF0
#define PATH1_R_SINGLE_TONE_RX_IDLE_TIME_A2		0x7680
#define PATH1_R_SINGLE_TONE_RX_IDLE_TIME_A2_M		0x7F00000
#define PATH1_R_SINGLE_TONE_SIN_A2		0x7680
#define PATH1_R_SINGLE_TONE_SIN_A2_M		0x8000000
#define PATH1_R_SINGLE_TONE_TX_DLY_A2		0x7680
#define PATH1_R_SINGLE_TONE_TX_DLY_A2_M		0xF0000000
#define PATH1_R_SINGLE_TONE_NUM_A2		0x7684
#define PATH1_R_SINGLE_TONE_NUM_A2_M		0x7F
#define PATH1_R_SINGLE_TONE_CLR_PROOF_A2		0x7684
#define PATH1_R_SINGLE_TONE_CLR_PROOF_A2_M		0x80
#define PATH1_R_SINGLE_TONE_EXTEND_NULL_TX_TIME_A2		0x7684
#define PATH1_R_SINGLE_TONE_EXTEND_NULL_TX_TIME_A2_M		0x7F0000
#define PATH1_R_SINGLE_TONE_PHASE_INV_A2		0x7684
#define PATH1_R_SINGLE_TONE_PHASE_INV_A2_M		0x800000
#define PATH1_R_HW_TXPW_K_DBG_SEL_A2		0x7684
#define PATH1_R_HW_TXPW_K_DBG_SEL_A2_M		0x3F000000
#define PATH1_R_DIS_TXAGC_RFC_SRC_FIX_A2		0x7684
#define PATH1_R_DIS_TXAGC_RFC_SRC_FIX_A2_M		0x40000000
#define PATH1_R_HW_TSSI_SLOPE_K_TRIG_A2		0x7688
#define PATH1_R_HW_TSSI_SLOPE_K_TRIG_A2_M		0xF
#define PATH1_R_HW_TSSI_SLOPE_K_CLR_A2		0x7688
#define PATH1_R_HW_TSSI_SLOPE_K_CLR_A2_M		0xF0
#define PATH1_R_TXPW_SLOPE_K_0_MOD_A2		0x7688
#define PATH1_R_TXPW_SLOPE_K_0_MOD_A2_M		0x300
#define PATH1_R_TXPW_SLOPE_K_1_MOD_A2		0x7688
#define PATH1_R_TXPW_SLOPE_K_1_MOD_A2_M		0xC00
#define PATH1_R_TXPW_SLOPE_K_2_MOD_A2		0x7688
#define PATH1_R_TXPW_SLOPE_K_2_MOD_A2_M		0x3000
#define PATH1_R_TXPW_SLOPE_K_3_MOD_A2		0x7688
#define PATH1_R_TXPW_SLOPE_K_3_MOD_A2_M		0xC000
#define PATH1_R_SINGLE_TONE_DIGI_GAIN_A2		0x7688
#define PATH1_R_SINGLE_TONE_DIGI_GAIN_A2_M		0x3FF0000
#define PATH1_R_HW_TXPW_K_DAC_PW_SV_EN_A2		0x7688
#define PATH1_R_HW_TXPW_K_DAC_PW_SV_EN_A2_M		0x40000000
#define PATH1_R_TXPW_00_A2		0x768C
#define PATH1_R_TXPW_00_A2_M		0xFF
#define PATH1_R_TXPW_01_A2		0x768C
#define PATH1_R_TXPW_01_A2_M		0xFF00
#define PATH1_R_TXPW_02_A2		0x768C
#define PATH1_R_TXPW_02_A2_M		0xFF0000
#define PATH1_R_TXPW_03_A2		0x768C
#define PATH1_R_TXPW_03_A2_M		0xFF000000
#define PATH1_R_TXPW_10_A2		0x7690
#define PATH1_R_TXPW_10_A2_M		0xFF
#define PATH1_R_TXPW_11_A2		0x7690
#define PATH1_R_TXPW_11_A2_M		0xFF00
#define PATH1_R_TXPW_12_A2		0x7690
#define PATH1_R_TXPW_12_A2_M		0xFF0000
#define PATH1_R_TXPW_13_A2		0x7690
#define PATH1_R_TXPW_13_A2_M		0xFF000000
#define PATH1_R_TXPW_20_A2		0x7694
#define PATH1_R_TXPW_20_A2_M		0xFF
#define PATH1_R_TXPW_21_A2		0x7694
#define PATH1_R_TXPW_21_A2_M		0xFF00
#define PATH1_R_TXPW_22_A2		0x7694
#define PATH1_R_TXPW_22_A2_M		0xFF0000
#define PATH1_R_TXPW_23_A2		0x7694
#define PATH1_R_TXPW_23_A2_M		0xFF000000
#define PATH1_R_TXPW_30_A2		0x7698
#define PATH1_R_TXPW_30_A2_M		0xFF
#define PATH1_R_TXPW_31_A2		0x7698
#define PATH1_R_TXPW_31_A2_M		0xFF00
#define PATH1_R_TXPW_32_A2		0x7698
#define PATH1_R_TXPW_32_A2_M		0xFF0000
#define PATH1_R_TXPW_33_A2		0x7698
#define PATH1_R_TXPW_33_A2_M		0xFF000000
#define PATH1_R_TXPW_DIFF_0_A2		0x769C
#define PATH1_R_TXPW_DIFF_0_A2_M		0x7F
#define PATH1_R_TXPW_DIFF_1_A2		0x769C
#define PATH1_R_TXPW_DIFF_1_A2_M		0x7F00
#define PATH1_R_TXPW_DIFF_2_A2		0x769C
#define PATH1_R_TXPW_DIFF_2_A2_M		0x7F0000
#define PATH1_R_TXPW_DIFF_3_A2		0x769C
#define PATH1_R_TXPW_DIFF_3_A2_M		0x7F000000
#define PATH1_R_HW_TSSI_GAP_K_TRIG_A2		0x76A0
#define PATH1_R_HW_TSSI_GAP_K_TRIG_A2_M		0x7
#define PATH1_R_HW_TSSI_GAP_K_CLR_A2		0x76A0
#define PATH1_R_HW_TSSI_GAP_K_CLR_A2_M		0x70
#define PATH1_R_TXPW_GAP_K_0_MOD_A2		0x76A0
#define PATH1_R_TXPW_GAP_K_0_MOD_A2_M		0x300
#define PATH1_R_TXPW_GAP_K_1_MOD_A2		0x76A0
#define PATH1_R_TXPW_GAP_K_1_MOD_A2_M		0xC00
#define PATH1_R_TXPW_GAP_K_2_MOD_A2		0x76A0
#define PATH1_R_TXPW_GAP_K_2_MOD_A2_M		0x3000
#define PATH1_R_HW_TSSI_GAPK_G0_A2		0x76A0
#define PATH1_R_HW_TSSI_GAPK_G0_A2_M		0xC000
#define PATH1_R_HW_TSSI_GAPK_G1_A2		0x76A0
#define PATH1_R_HW_TSSI_GAPK_G1_A2_M		0x30000
#define PATH1_R_HW_TSSI_GAPK_G2_A2		0x76A0
#define PATH1_R_HW_TSSI_GAPK_G2_A2_M		0xC0000
#define PATH1_R_HW_TSSI_GAPK_G3_A2		0x76A0
#define PATH1_R_HW_TSSI_GAPK_G3_A2_M		0x300000
#define PATH1_R_TXPW_X_00_A2		0x76A4
#define PATH1_R_TXPW_X_00_A2_M		0xFF
#define PATH1_R_TXPW_Y_00_A2		0x76A4
#define PATH1_R_TXPW_Y_00_A2_M		0xFF00
#define PATH1_R_TXPW_X_01_A2		0x76A4
#define PATH1_R_TXPW_X_01_A2_M		0xFF0000
#define PATH1_R_TXPW_Y_01_A2		0x76A4
#define PATH1_R_TXPW_Y_01_A2_M		0xFF000000
#define PATH1_R_TXPW_X_02_A2		0x76A8
#define PATH1_R_TXPW_X_02_A2_M		0xFF
#define PATH1_R_TXPW_Y_02_A2		0x76A8
#define PATH1_R_TXPW_Y_02_A2_M		0xFF00
#define PATH1_R_TXPW_X_03_A2		0x76A8
#define PATH1_R_TXPW_X_03_A2_M		0xFF0000
#define PATH1_R_TXPW_Y_03_A2		0x76A8
#define PATH1_R_TXPW_Y_03_A2_M		0xFF000000
#define PATH1_R_TXPW_X_10_A2		0x76AC
#define PATH1_R_TXPW_X_10_A2_M		0xFF
#define PATH1_R_TXPW_Y_10_A2		0x76AC
#define PATH1_R_TXPW_Y_10_A2_M		0xFF00
#define PATH1_R_TXPW_X_11_A2		0x76AC
#define PATH1_R_TXPW_X_11_A2_M		0xFF0000
#define PATH1_R_TXPW_Y_11_A2		0x76AC
#define PATH1_R_TXPW_Y_11_A2_M		0xFF000000
#define PATH1_R_TXPW_X_12_A2		0x76B0
#define PATH1_R_TXPW_X_12_A2_M		0xFF
#define PATH1_R_TXPW_Y_12_A2		0x76B0
#define PATH1_R_TXPW_Y_12_A2_M		0xFF00
#define PATH1_R_TXPW_X_13_A2		0x76B0
#define PATH1_R_TXPW_X_13_A2_M		0xFF0000
#define PATH1_R_TXPW_Y_13_A2		0x76B0
#define PATH1_R_TXPW_Y_13_A2_M		0xFF000000
#define PATH1_R_TXPW_X_20_A2		0x76B4
#define PATH1_R_TXPW_X_20_A2_M		0xFF
#define PATH1_R_TXPW_Y_20_A2		0x76B4
#define PATH1_R_TXPW_Y_20_A2_M		0xFF00
#define PATH1_R_TXPW_X_21_A2		0x76B4
#define PATH1_R_TXPW_X_21_A2_M		0xFF0000
#define PATH1_R_TXPW_Y_21_A2		0x76B4
#define PATH1_R_TXPW_Y_21_A2_M		0xFF000000
#define PATH1_R_TXPW_X_22_A2		0x76B8
#define PATH1_R_TXPW_X_22_A2_M		0xFF
#define PATH1_R_TXPW_Y_22_A2		0x76B8
#define PATH1_R_TXPW_Y_22_A2_M		0xFF00
#define PATH1_R_TXPW_X_23_A2		0x76B8
#define PATH1_R_TXPW_X_23_A2_M		0xFF0000
#define PATH1_R_TXPW_Y_23_A2		0x76B8
#define PATH1_R_TXPW_Y_23_A2_M		0xFF000000
#define PATH1_R_HW_TXPW_K_TRAINING_PKT_A2		0x76BC
#define PATH1_R_HW_TXPW_K_TRAINING_PKT_A2_M		0xFFFF
#define PATH1_R_HW_TSSI_SLOPE_GAP_K_SLOPE_SET_A2		0x76BC
#define PATH1_R_HW_TSSI_SLOPE_GAP_K_SLOPE_SET_A2_M		0xF0000
#define PATH1_R_HW_TSSI_SLOPE_GAP_K_GAP_SET_A2		0x76BC
#define PATH1_R_HW_TSSI_SLOPE_GAP_K_GAP_SET_A2_M		0x700000
#define PATH1_R_HW_TXPW_K_TOP_CLR_A2		0x76BC
#define PATH1_R_HW_TXPW_K_TOP_CLR_A2_M		0x800000
#define PATH1_R_HW_TSSI_K_CLR_A2		0x76BC
#define PATH1_R_HW_TSSI_K_CLR_A2_M		0x1000000
#define PATH1_R_RSTB_HW_TXPW_K_MAN_ON_A2		0x76BC
#define PATH1_R_RSTB_HW_TXPW_K_MAN_ON_A2_M		0x2000000
#define PATH1_R_RSTB_HW_TXPW_K_MAN_A2		0x76BC
#define PATH1_R_RSTB_HW_TXPW_K_MAN_A2_M		0x4000000
#define PATH1_R_HW_DE_OFST_K_BY_ADC_A2		0x76BC
#define PATH1_R_HW_DE_OFST_K_BY_ADC_A2_M		0x8000000
#define PATH1_R_HW_TXPW_K_USED_SLOPE_K_A2		0x76BC
#define PATH1_R_HW_TXPW_K_USED_SLOPE_K_A2_M		0x10000000
#define PATH1_R_HW_TXPW_K_USED_DE_OFST_K_A2		0x76BC
#define PATH1_R_HW_TXPW_K_USED_DE_OFST_K_A2_M		0x20000000
#define PATH1_R_HW_TXPW_K_USED_GAP_K_A2		0x76BC
#define PATH1_R_HW_TXPW_K_USED_GAP_K_A2_M		0x40000000
#define PATH1_R_HW_TSSI_SLOPE_GAP_K_TRIG_A2		0x76BC
#define PATH1_R_HW_TSSI_SLOPE_GAP_K_TRIG_A2_M		0x80000000
#define PATH1_R_TSSI_CURVE_0_A2		0x76C0
#define PATH1_R_TSSI_CURVE_0_A2_M		0x7
#define PATH1_R_TSSI_CURVE_1_A2		0x76C0
#define PATH1_R_TSSI_CURVE_1_A2_M		0x38
#define PATH1_R_TSSI_CURVE_2_A2		0x76C0
#define PATH1_R_TSSI_CURVE_2_A2_M		0x1C0
#define PATH1_R_TSSI_CURVE_3_A2		0x76C0
#define PATH1_R_TSSI_CURVE_3_A2_M		0xE00
#define PATH1_R_IS_TB_MSR_ATHESTF_FORCE_OFF_A2		0x76C4
#define PATH1_R_IS_TB_MSR_ATHESTF_FORCE_OFF_A2_M		0x1
#define PATH1_R_RFC_PREAMLE_PW_TYPE_TB_ON_A2		0x76C4
#define PATH1_R_RFC_PREAMLE_PW_TYPE_TB_ON_A2_M		0x2
#define PATH1_R_PW_OFST_SEG0_DB_CCK_OFF_A2		0x76C4
#define PATH1_R_PW_OFST_SEG0_DB_CCK_OFF_A2_M		0x4
#define PATH1_R_TSSI_DIFF_SEG0_DB_CCK_OFF_A2		0x76C4
#define PATH1_R_TSSI_DIFF_SEG0_DB_CCK_OFF_A2_M		0x8
#define PATH1_R_PW_OFST_SEG0_DB_FORCE_ON_A2		0x76C4
#define PATH1_R_PW_OFST_SEG0_DB_FORCE_ON_A2_M		0x10
#define PATH1_R_PW_OFST_SEG0_DB_FORCE_VAL_A2		0x76C4
#define PATH1_R_PW_OFST_SEG0_DB_FORCE_VAL_A2_M		0x3FE0
#define PATH1_R_PW_OFST_SEG0_DB_OFST_A2		0x76C4
#define PATH1_R_PW_OFST_SEG0_DB_OFST_A2_M		0x3FC000
#define PATH1_R_TSSI_DIFF_SEG0_DB_CURVE_BIAS_OFST_A2		0x76C4
#define PATH1_R_TSSI_DIFF_SEG0_DB_CURVE_BIAS_OFST_A2_M		0x3FC00000
#define PATH1_R_BYPASS_TSSI_FAST_MODE_EN_EN_A2		0x76C4
#define PATH1_R_BYPASS_TSSI_FAST_MODE_EN_EN_A2_M		0x40000000
#define PATH1_R_TSSI_DIFF_SEG0_DB_CURVE_BIAS_EN_A2		0x76C4
#define PATH1_R_TSSI_DIFF_SEG0_DB_CURVE_BIAS_EN_A2_M		0x80000000
#define PATH1_R_TSSI_DIFF_SEG0_DB_FORCE_ON_A2		0x76C8
#define PATH1_R_TSSI_DIFF_SEG0_DB_FORCE_ON_A2_M		0x1
#define PATH1_R_TSSI_DIFF_SEG0_DB_FORCE_VAL_A2		0x76C8
#define PATH1_R_TSSI_DIFF_SEG0_DB_FORCE_VAL_A2_M		0x3FE
#define PATH1_R_TSSI_DIFF_SEG0_DB_OFST_A2		0x76C8
#define PATH1_R_TSSI_DIFF_SEG0_DB_OFST_A2_M		0x3FC00
#define PATH1_R_DB_TOTAL_BASE_A2		0x76C8
#define PATH1_R_DB_TOTAL_BASE_A2_M		0x1FFC0000
#define PATH1_R_DAC_GAIN_DIFF_COMP_EN_A2		0x76C8
#define PATH1_R_DAC_GAIN_DIFF_COMP_EN_A2_M		0x20000000
#define PATH1_R_DAC_GAIN_DIFF_COMP_CCK_EN_A2		0x76C8
#define PATH1_R_DAC_GAIN_DIFF_COMP_CCK_EN_A2_M		0x40000000
#define PATH1_R_DAC_GAIN_DIFF_COMP_FORCE_RDY_A2		0x76C8
#define PATH1_R_DAC_GAIN_DIFF_COMP_FORCE_RDY_A2_M		0x80000000
#define PATH1_R_TXPW_MAX_A2		0x76CC
#define PATH1_R_TXPW_MAX_A2_M		0x1FF
#define PATH1_R_TXPW_MIN_A2		0x76CC
#define PATH1_R_TXPW_MIN_A2_M		0x7FC00
#define PATH1_R_TXPW_FORCE_VAL_A2		0x76CC
#define PATH1_R_TXPW_FORCE_VAL_A2_M		0xFF80000
#define PATH1_R_TXPW_FORCE_ON_A2		0x76CC
#define PATH1_R_TXPW_FORCE_ON_A2_M		0x10000000
#define PATH1_R_TSSI_VAL_RPT_SEL_A2		0x76CC
#define PATH1_R_TSSI_VAL_RPT_SEL_A2_M		0xC0000000
#define PATH1_R_TMETER_RPT_SEL_A2		0x76D0
#define PATH1_R_TMETER_RPT_SEL_A2_M		0xF
#define PATH1_R_HW_TSSI_SLOPE_K_CW_OFST_TRIG_A2		0x76D4
#define PATH1_R_HW_TSSI_SLOPE_K_CW_OFST_TRIG_A2_M		0x1
#define PATH1_R_TXPW_REF_A2		0x76D4
#define PATH1_R_TXPW_REF_A2_M		0x1FF0
#define PATH1_R_SINGLE_TONE_TX_DBW_USE_TXINFO_A2		0x76D8
#define PATH1_R_SINGLE_TONE_TX_DBW_USE_TXINFO_A2_M		0x1
#define PATH1_R_SINGLE_TONE_TX_DBW_ORIG_USE_TXINFO_A2		0x76D8
#define PATH1_R_SINGLE_TONE_TX_DBW_ORIG_USE_TXINFO_A2_M		0x2
#define PATH1_R_SINGLE_TONE_TX_SPEC_IDX_USE_TXINFO_A2		0x76D8
#define PATH1_R_SINGLE_TONE_TX_SPEC_IDX_USE_TXINFO_A2_M		0x4
#define PATH1_R_SINGLE_TONE_TX_PKT_FMT_IDX_USE_TXINFO_A2		0x76D8
#define PATH1_R_SINGLE_TONE_TX_PKT_FMT_IDX_USE_TXINFO_A2_M		0x8
#define PATH1_R_SINGLE_TONE_TX_IF_BANDEDGE_USE_TXINFO_A2		0x76D8
#define PATH1_R_SINGLE_TONE_TX_IF_BANDEDGE_USE_TXINFO_A2_M		0x10
#define PATH1_R_SINGLE_TONE_TX_BANDEDGE_CFG_USE_TXINFO_A2		0x76D8
#define PATH1_R_SINGLE_TONE_TX_BANDEDGE_CFG_USE_TXINFO_A2_M		0x20
#define PATH1_R_SINGLE_TONE_TX_TXSC_IDX_USE_TXINFO_A2		0x76D8
#define PATH1_R_SINGLE_TONE_TX_TXSC_IDX_USE_TXINFO_A2_M		0x40
#define PATH1_R_SINGLE_TONE_TX_CH20_WITH_DATA_SEG_USE_TXINFO_A2		0x76D8
#define PATH1_R_SINGLE_TONE_TX_CH20_WITH_DATA_SEG_USE_TXINFO_A2_M		0x80
#define PATH1_R_SINGLE_TONE_TX_HE_ER_SU_EN_USE_TXINFO_A2		0x76D8
#define PATH1_R_SINGLE_TONE_TX_HE_ER_SU_EN_USE_TXINFO_A2_M		0x100
#define PATH1_R_SINGLE_TONE_TX_HE_TB_EN_USE_TXINFO_A2		0x76D8
#define PATH1_R_SINGLE_TONE_TX_HE_TB_EN_USE_TXINFO_A2_M		0x200
#define PATH1_R_SINGLE_TONE_TX_PW_OFST_SEG0_DB_USE_TXINFO_A2		0x76D8
#define PATH1_R_SINGLE_TONE_TX_PW_OFST_SEG0_DB_USE_TXINFO_A2_M		0x400
#define PATH1_R_SINGLE_TONE_TX_TSSI_DIFF_SEG0_DB_USE_TXINFO_A2		0x76D8
#define PATH1_R_SINGLE_TONE_TX_TSSI_DIFF_SEG0_DB_USE_TXINFO_A2_M		0x800
#define PATH1_R_TXAGC_MAX_A2		0x7800
#define PATH1_R_TXAGC_MAX_A2_M		0xFF
#define PATH1_R_TXAGC_MIN_A2		0x7800
#define PATH1_R_TXAGC_MIN_A2_M		0xFF00
#define PATH1_R_TXAGC_RF_MAX_A2		0x7800
#define PATH1_R_TXAGC_RF_MAX_A2_M		0x3F0000
#define PATH1_R_TXAGC_RF_MIN_A2		0x7800
#define PATH1_R_TXAGC_RF_MIN_A2_M		0xFC00000
#define PATH1_R_DPD_OFST_EN_A2		0x7800
#define PATH1_R_DPD_OFST_EN_A2_M		0x10000000
#define PATH1_R_TXAGCSWING_EN_A2		0x7800
#define PATH1_R_TXAGCSWING_EN_A2_M		0x20000000
#define PATH1_R_DIS_CCK_SWING_TSSI_OFST_A2		0x7800
#define PATH1_R_DIS_CCK_SWING_TSSI_OFST_A2_M		0x40000000
#define PATH1_R_DIS_CCK_SWING_TXAGC_A2		0x7800
#define PATH1_R_DIS_CCK_SWING_TXAGC_A2_M		0x80000000
#define PATH1_R_TXAGC_OFDM_REF_DBM_A2		0x7804
#define PATH1_R_TXAGC_OFDM_REF_DBM_A2_M		0x1FF
#define PATH1_R_TXAGC_OFDM_REF_CW_A2		0x7804
#define PATH1_R_TXAGC_OFDM_REF_CW_A2_M		0x3FE00
#define PATH1_R_TSSI_MAP_OFST_OFDM_A2		0x7804
#define PATH1_R_TSSI_MAP_OFST_OFDM_A2_M		0x7FC0000
#define PATH1_R_DPD_OFST_A2		0x7804
#define PATH1_R_DPD_OFST_A2_M		0xF8000000
#define PATH1_R_TXAGC_CCK_REF_DBM_A2		0x7808
#define PATH1_R_TXAGC_CCK_REF_DBM_A2_M		0x1FF
#define PATH1_R_TXAGC_CCK_REF_CW_A2		0x7808
#define PATH1_R_TXAGC_CCK_REF_CW_A2_M		0x3FE00
#define PATH1_R_TSSI_MAP_OFST_CCK_A2		0x7808
#define PATH1_R_TSSI_MAP_OFST_CCK_A2_M		0x7FC0000
#define PATH1_R_TSSI_MAP_SLOPE_OFDM_A2		0x780C
#define PATH1_R_TSSI_MAP_SLOPE_OFDM_A2_M		0x7F
#define PATH1_R_TSSI_MAP_SLOPE_CCK_A2		0x780C
#define PATH1_R_TSSI_MAP_SLOPE_CCK_A2_M		0x7F00
#define PATH1_R_TXPW_FORCE_RDY_A2		0x780C
#define PATH1_R_TXPW_FORCE_RDY_A2_M		0x8000
#define PATH1_R_TSSI_ADC_DC_OFST_RE_A2		0x780C
#define PATH1_R_TSSI_ADC_DC_OFST_RE_A2_M		0xFFF0000
#define PATH1_R_TSSI_PARAM_OFDM_20M_ONLY_A2		0x780C
#define PATH1_R_TSSI_PARAM_OFDM_20M_ONLY_A2_M		0x10000000
#define PATH1_R_TSSI_SLOPE_CAL_PARAM_OFDM_20M_ONLY_A2		0x780C
#define PATH1_R_TSSI_SLOPE_CAL_PARAM_OFDM_20M_ONLY_A2_M		0x20000000
#define PATH1_R_TSSI_PARAM_CCK_LONG_PPDU_ONLY_A2		0x780C
#define PATH1_R_TSSI_PARAM_CCK_LONG_PPDU_ONLY_A2_M		0x40000000
#define PATH1_R_TSSI_SLOPE_CAL_PARAM_CCK_LONG_PPDU_ONLY_A2		0x780C
#define PATH1_R_TSSI_SLOPE_CAL_PARAM_CCK_LONG_PPDU_ONLY_A2_M		0x80000000
#define PATH1_R_TXAGC_PSEUDO_CW_A2		0x7810
#define PATH1_R_TXAGC_PSEUDO_CW_A2_M		0x1FF
#define PATH1_R_TXAGC_PSEUDO_CW_EN_A2		0x7810
#define PATH1_R_TXAGC_PSEUDO_CW_EN_A2_M		0x200
#define PATH1_R_TMETER_T0_A2		0x7810
#define PATH1_R_TMETER_T0_A2_M		0xFC00
#define PATH1_R_DIS_TSSI_F_A2		0x7810
#define PATH1_R_DIS_TSSI_F_A2_M		0x10000
#define PATH1_R_TMETER_TBL_RA_A2		0x7810
#define PATH1_R_TMETER_TBL_RA_A2_M		0x7E0000
#define PATH1_R_TMETER_TBL_RD_A2		0x7810
#define PATH1_R_TMETER_TBL_RD_A2_M		0x800000
#define PATH1_R_TSSI_THERMAL_PW_TRK_EN_A2		0x7810
#define PATH1_R_TSSI_THERMAL_PW_TRK_EN_A2_M		0x1000000
#define PATH1_R_TMETER_TBL_FORCE_WEN_A2		0x7810
#define PATH1_R_TMETER_TBL_FORCE_WEN_A2_M		0x2000000
#define PATH1_R_TMETER_TBL_FORCE_REN_A2		0x7810
#define PATH1_R_TMETER_TBL_FORCE_REN_A2_M		0x4000000
#define PATH1_R_TSSI_DONT_RST_AT_BEGIN_OF_PKT_A2		0x7810
#define PATH1_R_TSSI_DONT_RST_AT_BEGIN_OF_PKT_A2_M		0x8000000
#define PATH1_R_TSSI_DONT_USE_UPD_ADC_A2		0x7810
#define PATH1_R_TSSI_DONT_USE_UPD_ADC_A2_M		0x10000000
#define PATH1_R_TSSI_BYPASS_TSSI_FORCE_OFF_A2		0x7810
#define PATH1_R_TSSI_BYPASS_TSSI_FORCE_OFF_A2_M		0x20000000
#define PATH1_R_TSSI_DBG_PORT_EN_A2		0x7810
#define PATH1_R_TSSI_DBG_PORT_EN_A2_M		0x40000000
#define PATH1_R_TSSI_DONT_BND_ALOGK_TO_POS_A2		0x7810
#define PATH1_R_TSSI_DONT_BND_ALOGK_TO_POS_A2_M		0x80000000
#define PATH1_R_TSSI_RF_GAP_TBL_RA_A2		0x7814
#define PATH1_R_TSSI_RF_GAP_TBL_RA_A2_M		0x3F
#define PATH1_R_TSSI_RF_GAP_EN_A2		0x7814
#define PATH1_R_TSSI_RF_GAP_EN_A2_M		0x40
#define PATH1_R_TSSI_RF_GAP_TBL_FORCE_WEN_A2		0x7814
#define PATH1_R_TSSI_RF_GAP_TBL_FORCE_WEN_A2_M		0x80
#define PATH1_R_TSSI_RF_GAP_TBL_FORCE_REN_A2		0x7814
#define PATH1_R_TSSI_RF_GAP_TBL_FORCE_REN_A2_M		0x100
#define PATH1_R_TSSI_RF_GAP_TBL_RD_A2		0x7814
#define PATH1_R_TSSI_RF_GAP_TBL_RD_A2_M		0x200
#define PATH1_R_TSSI_ADC_PREAMBLE_GATING_FORCE_ON_A2		0x7814
#define PATH1_R_TSSI_ADC_PREAMBLE_GATING_FORCE_ON_A2_M		0x400
#define PATH1_R_TSSI_BYPASS_TSSI_C_A2		0x7814
#define PATH1_R_TSSI_BYPASS_TSSI_C_A2_M		0x800
#define PATH1_R_TSSI_DCK_AUTO_BYPASS_UPD_A2		0x7814
#define PATH1_R_TSSI_DCK_AUTO_BYPASS_UPD_A2_M		0x1000
#define PATH1_R_TSSI_DCK_AUTO_EN_A2		0x7814
#define PATH1_R_TSSI_DCK_AUTO_EN_A2_M		0x2000
#define PATH1_R_TSSI_DCK_AUTO_START_AT_PHYTXON_A2		0x7814
#define PATH1_R_TSSI_DCK_AUTO_START_AT_PHYTXON_A2_M		0x4000
#define PATH1_R_TSSI_DCK_AUTO_AVG_POINT_A2		0x7814
#define PATH1_R_TSSI_DCK_AUTO_AVG_POINT_A2_M		0x38000
#define PATH1_R_TSSI_DCK_AUTO_START_DLY_A2		0x7814
#define PATH1_R_TSSI_DCK_AUTO_START_DLY_A2_M		0x3C0000
#define PATH1_R_TSSI_ADC_AMPLIFY_A2		0x7814
#define PATH1_R_TSSI_ADC_AMPLIFY_A2_M		0xC00000
#define PATH1_R_TSSI_PW_TRK_USE_025DB_A2		0x7814
#define PATH1_R_TSSI_PW_TRK_USE_025DB_A2_M		0x1000000
#define PATH1_R_TSSI_DCK_SEL_A2		0x7814
#define PATH1_R_TSSI_DCK_SEL_A2_M		0x18000000
#define PATH1_R_TSSI_TXADC_PW_SV_EN_A2		0x7814
#define PATH1_R_TSSI_TXADC_PW_SV_EN_A2_M		0x20000000
#define PATH1_R_TSSI_RF_GAP_DE_CMB_OPT_A2		0x7814
#define PATH1_R_TSSI_RF_GAP_DE_CMB_OPT_A2_M		0x40000000
#define PATH1_R_TSSI_RF_GAP_DE_OFST_EN_A2		0x7814
#define PATH1_R_TSSI_RF_GAP_DE_OFST_EN_A2_M		0x80000000
#define PATH1_R_TXAGC_OFST_A2		0x7818
#define PATH1_R_TXAGC_OFST_A2_M		0xFF
#define PATH1_R_HE_ER_STF_PW_OFST_A2		0x7818
#define PATH1_R_HE_ER_STF_PW_OFST_A2_M		0x1FF00
#define PATH1_R_HE_STF_PW_OFST_A2		0x7818
#define PATH1_R_HE_STF_PW_OFST_A2_M		0x3FE0000
#define PATH1_R_TSSI_OSCILLATION_CNT_CLR_A2		0x7818
#define PATH1_R_TSSI_OSCILLATION_CNT_CLR_A2_M		0x4000000
#define PATH1_R_TSSI_OFST_BY_RFC_A2		0x7818
#define PATH1_R_TSSI_OFST_BY_RFC_A2_M		0x8000000
#define PATH1_R_TSSI_PW_TRK_AUTO_EN_A2		0x7818
#define PATH1_R_TSSI_PW_TRK_AUTO_EN_A2_M		0x10000000
#define PATH1_R_TSSI_PW_TRK_DONT_ACC_PRE_PW_A2		0x7818
#define PATH1_R_TSSI_PW_TRK_DONT_ACC_PRE_PW_A2_M		0x20000000
#define PATH1_R_TSSI_PW_TRK_MANUAL_UPD_EN_A2		0x7818
#define PATH1_R_TSSI_PW_TRK_MANUAL_UPD_EN_A2_M		0x40000000
#define PATH1_R_TSSI_PW_TRK_MANUAL_UPD_TRIG_A2		0x7818
#define PATH1_R_TSSI_PW_TRK_MANUAL_UPD_TRIG_A2_M		0x80000000
#define PATH1_R_TSSI_ADC_AVG_POINT_CCK_A2		0x781C
#define PATH1_R_TSSI_ADC_AVG_POINT_CCK_A2_M		0x3FF
#define PATH1_R_TSSI_ADC_AVG_POINT_OFDM_A2		0x781C
#define PATH1_R_TSSI_ADC_AVG_POINT_OFDM_A2_M		0xFFC00
#define PATH1_R_TSSI_SLOPE_CAL_EN_A2		0x781C
#define PATH1_R_TSSI_SLOPE_CAL_EN_A2_M		0x100000
#define PATH1_R_TSSI_ADC_SAMPLING_SHIFT_OFDM_A2		0x781C
#define PATH1_R_TSSI_ADC_SAMPLING_SHIFT_OFDM_A2_M		0x1E00000
#define PATH1_R_TSSI_ADC_SAMPLING_SHIFT_CCK_A2		0x781C
#define PATH1_R_TSSI_ADC_SAMPLING_SHIFT_CCK_A2_M		0x1E000000
#define PATH1_R_TSSI_ADC_NON_SQUARE_EN_A2		0x781C
#define PATH1_R_TSSI_ADC_NON_SQUARE_EN_A2_M		0x20000000
#define PATH1_R_TSSI_PSEUDO_TRK_MOD_EN_A2		0x781C
#define PATH1_R_TSSI_PSEUDO_TRK_MOD_EN_A2_M		0x80000000
#define PATH1_R_TSSI_SLOPE_A_A2		0x7820
#define PATH1_R_TSSI_SLOPE_A_A2_M		0xFFF
#define PATH1_R_TSSI_PW_TRK_SWING_LIM_A2		0x7820
#define PATH1_R_TSSI_PW_TRK_SWING_LIM_A2_M		0x1F0000
#define PATH1_R_TSSI_PW_TRK_SW_OFST_A2		0x7820
#define PATH1_R_TSSI_PW_TRK_SW_OFST_A2_M		0x1FE00000
#define PATH1_R_TSSI_ISEPA_A2		0x7820
#define PATH1_R_TSSI_ISEPA_A2_M		0x40000000
#define PATH1_R_TSSI_EN_A2		0x7820
#define PATH1_R_TSSI_EN_A2_M		0x80000000
#define PATH1_R_TSSI_A_OFDM_5M_A2		0x7824
#define PATH1_R_TSSI_A_OFDM_5M_A2_M		0x3FFFF
#define PATH1_R_TSSI_B_OFDM_5M_A2		0x7824
#define PATH1_R_TSSI_B_OFDM_5M_A2_M		0x3FFC0000
#define PATH1_R_TSSI_K_OFDM_5M_A2		0x7828
#define PATH1_R_TSSI_K_OFDM_5M_A2_M		0xFFF
#define PATH1_R_TSSI_DE_OFDM_5M_A2		0x7828
#define PATH1_R_TSSI_DE_OFDM_5M_A2_M		0x3FF000
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_5M_A2		0x7828
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_5M_A2_M		0x7FC00000
#define PATH1_R_TSSI_A_OFDM_10M_A2		0x782C
#define PATH1_R_TSSI_A_OFDM_10M_A2_M		0x3FFFF
#define PATH1_R_TSSI_B_OFDM_10M_A2		0x782C
#define PATH1_R_TSSI_B_OFDM_10M_A2_M		0x3FFC0000
#define PATH1_R_TSSI_K_OFDM_10M_A2		0x7830
#define PATH1_R_TSSI_K_OFDM_10M_A2_M		0xFFF
#define PATH1_R_TSSI_DE_OFDM_10M_A2		0x7830
#define PATH1_R_TSSI_DE_OFDM_10M_A2_M		0x3FF000
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_10M_A2		0x7830
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_10M_A2_M		0x7FC00000
#define PATH1_R_TSSI_A_OFDM_20M_A2		0x7834
#define PATH1_R_TSSI_A_OFDM_20M_A2_M		0x3FFFF
#define PATH1_R_TSSI_B_OFDM_20M_A2		0x7834
#define PATH1_R_TSSI_B_OFDM_20M_A2_M		0x3FFC0000
#define PATH1_R_TSSI_K_OFDM_20M_A2		0x7838
#define PATH1_R_TSSI_K_OFDM_20M_A2_M		0xFFF
#define PATH1_R_TSSI_DE_OFDM_20M_A2		0x7838
#define PATH1_R_TSSI_DE_OFDM_20M_A2_M		0x3FF000
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_20M_A2		0x7838
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_20M_A2_M		0x7FC00000
#define PATH1_R_TSSI_A_OFDM_40M_A2		0x783C
#define PATH1_R_TSSI_A_OFDM_40M_A2_M		0x3FFFF
#define PATH1_R_TSSI_B_OFDM_40M_A2		0x783C
#define PATH1_R_TSSI_B_OFDM_40M_A2_M		0x3FFC0000
#define PATH1_R_TSSI_K_OFDM_40M_A2		0x7840
#define PATH1_R_TSSI_K_OFDM_40M_A2_M		0xFFF
#define PATH1_R_TSSI_DE_OFDM_40M_A2		0x7840
#define PATH1_R_TSSI_DE_OFDM_40M_A2_M		0x3FF000
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_40M_A2		0x7840
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_40M_A2_M		0x7FC00000
#define PATH1_R_TSSI_A_OFDM_80M_A2		0x7844
#define PATH1_R_TSSI_A_OFDM_80M_A2_M		0x3FFFF
#define PATH1_R_TSSI_B_OFDM_80M_A2		0x7844
#define PATH1_R_TSSI_B_OFDM_80M_A2_M		0x3FFC0000
#define PATH1_R_TSSI_K_OFDM_80M_A2		0x7848
#define PATH1_R_TSSI_K_OFDM_80M_A2_M		0xFFF
#define PATH1_R_TSSI_DE_OFDM_80M_A2		0x7848
#define PATH1_R_TSSI_DE_OFDM_80M_A2_M		0x3FF000
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_80M_A2		0x7848
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_80M_A2_M		0x7FC00000
#define PATH1_R_TSSI_A_OFDM_80_80M_A2		0x784C
#define PATH1_R_TSSI_A_OFDM_80_80M_A2_M		0x3FFFF
#define PATH1_R_TSSI_B_OFDM_80_80M_A2		0x784C
#define PATH1_R_TSSI_B_OFDM_80_80M_A2_M		0x3FFC0000
#define PATH1_R_TSSI_K_OFDM_80_80M_A2		0x7850
#define PATH1_R_TSSI_K_OFDM_80_80M_A2_M		0xFFF
#define PATH1_R_TSSI_DE_OFDM_80_80M_A2		0x7850
#define PATH1_R_TSSI_DE_OFDM_80_80M_A2_M		0x3FF000
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_80_80M_A2		0x7850
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_80_80M_A2_M		0x7FC00000
#define PATH1_R_TSSI_A_CCK_LONG_A2		0x7854
#define PATH1_R_TSSI_A_CCK_LONG_A2_M		0x3FFFF
#define PATH1_R_TSSI_B_CCK_LONG_A2		0x7854
#define PATH1_R_TSSI_B_CCK_LONG_A2_M		0x3FFC0000
#define PATH1_R_TSSI_K_CCK_LONG_A2		0x7858
#define PATH1_R_TSSI_K_CCK_LONG_A2_M		0xFFF
#define PATH1_R_TSSI_DE_CCK_LONG_A2		0x7858
#define PATH1_R_TSSI_DE_CCK_LONG_A2_M		0x3FF000
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_LONG_A2		0x7858
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_LONG_A2_M		0x7FC00000
#define PATH1_R_TSSI_A_CCK_SHORT_A2		0x785C
#define PATH1_R_TSSI_A_CCK_SHORT_A2_M		0x3FFFF
#define PATH1_R_TSSI_B_CCK_SHORT_A2		0x785C
#define PATH1_R_TSSI_B_CCK_SHORT_A2_M		0x3FFC0000
#define PATH1_R_TSSI_K_CCK_SHORT_A2		0x7860
#define PATH1_R_TSSI_K_CCK_SHORT_A2_M		0xFFF
#define PATH1_R_TSSI_DE_CCK_SHORT_A2		0x7860
#define PATH1_R_TSSI_DE_CCK_SHORT_A2_M		0x3FF000
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_SHORT_A2		0x7860
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_SHORT_A2_M		0x7FC00000
#define PATH1_RSWING_NO_LIM_A2		0x7860
#define PATH1_RSWING_NO_LIM_A2_M		0x80000000
#define PATH1_R_TSSI_DELTA_CODE_MAX_A2		0x7864
#define PATH1_R_TSSI_DELTA_CODE_MAX_A2_M		0x3FF
#define PATH1_R_TSSI_DELTA_CODE_MIN_A2		0x7864
#define PATH1_R_TSSI_DELTA_CODE_MIN_A2_M		0xFFC00
#define PATH1_R_RFC_TMETER_T1_FORCE_VAL_A2		0x7864
#define PATH1_R_RFC_TMETER_T1_FORCE_VAL_A2_M		0x3F00000
#define PATH1_R_RFC_TMETER_T1_FORCE_ON_A2		0x7864
#define PATH1_R_RFC_TMETER_T1_FORCE_ON_A2_M		0x4000000
#define PATH1_R_GOTHROUGH_TX_IQKDPK_A2		0x7864
#define PATH1_R_GOTHROUGH_TX_IQKDPK_A2_M		0x8000000
#define PATH1_R_GOTHROUGH_RX_IQKDPK_A2		0x7864
#define PATH1_R_GOTHROUGH_RX_IQKDPK_A2_M		0x10000000
#define PATH1_R_IQK_IO_RFC_EN_A2		0x7864
#define PATH1_R_IQK_IO_RFC_EN_A2_M		0x20000000
#define PATH1_R_TX_IMFIR2_FORCE_RDY_A2		0x7864
#define PATH1_R_TX_IMFIR2_FORCE_RDY_A2_M		0x40000000
#define PATH1_R_CLK_GATING_TD_PATH_FORCE_ON_A2		0x7864
#define PATH1_R_CLK_GATING_TD_PATH_FORCE_ON_A2_M		0x80000000
#define PATH1_R_ANT_TRAIN_EN_A2		0x7868
#define PATH1_R_ANT_TRAIN_EN_A2_M		0x1
#define PATH1_R_TX_ANT_SEL_A2		0x7868
#define PATH1_R_TX_ANT_SEL_A2_M		0x2
#define PATH1_R_RFE_BUF_EN_A2		0x7868
#define PATH1_R_RFE_BUF_EN_A2_M		0x4
#define PATH1_R_LNAON_AGC_A2		0x7868
#define PATH1_R_LNAON_AGC_A2_M		0x8
#define PATH1_R_TRSW_BIT_BT_A2		0x7868
#define PATH1_R_TRSW_BIT_BT_A2_M		0x10
#define PATH1_R_TRSW_S_A2		0x7868
#define PATH1_R_TRSW_S_A2_M		0x20
#define PATH1_R_TRSW_O_A2		0x7868
#define PATH1_R_TRSW_O_A2_M		0x40
#define PATH1_R_TRSWB_O_A2		0x7868
#define PATH1_R_TRSWB_O_A2_M		0x80
#define PATH1_R_BT_FORCE_ANTIDX_A2		0x7868
#define PATH1_R_BT_FORCE_ANTIDX_A2_M		0xF00
#define PATH1_R_BT_FORCE_ANTIDX_EN_A2		0x7868
#define PATH1_R_BT_FORCE_ANTIDX_EN_A2_M		0x1000
#define PATH1_R_ANT_MODULE_RFE_OPT_A2		0x7868
#define PATH1_R_ANT_MODULE_RFE_OPT_A2_M		0xC000
#define PATH1_R_RFSW_TR_A2		0x7868
#define PATH1_R_RFSW_TR_A2_M		0xFFFF0000
#define PATH1_R_ANTSEL_A2		0x786C
#define PATH1_R_ANTSEL_A2_M		0xFFFFFFFF
#define PATH1_R_RFSW_ANT_31_0__A2		0x7870
#define PATH1_R_RFSW_ANT_31_0__A2_M		0xFFFFFFFF
#define PATH1_R_RFSW_ANT_63_32__A2		0x7874
#define PATH1_R_RFSW_ANT_63_32__A2_M		0xFFFFFFFF
#define PATH1_R_RFSW_ANT_95_64__A2		0x7878
#define PATH1_R_RFSW_ANT_95_64__A2_M		0xFFFFFFFF
#define PATH1_R_RFSW_ANT_127_96__A2		0x787C
#define PATH1_R_RFSW_ANT_127_96__A2_M		0xFFFFFFFF
#define PATH1_R_RFE_SEL_31_0__A2		0x7880
#define PATH1_R_RFE_SEL_31_0__A2_M		0xFFFFFFFF
#define PATH1_R_RFE_SEL_63_32__A2		0x7884
#define PATH1_R_RFE_SEL_63_32__A2_M		0xFFFFFFFF
#define PATH1_R_RFE_SEL_95_64__A2		0x7888
#define PATH1_R_RFE_SEL_95_64__A2_M		0xFFFFFFFF
#define PATH1_R_RFE_SEL_127_96__A2		0x788C
#define PATH1_R_RFE_SEL_127_96__A2_M		0xFFFFFFFF
#define PATH1_R_RFE_INV_A2		0x7890
#define PATH1_R_RFE_INV_A2_M		0xFFFFFFFF
#define PATH1_R_RFE_OPT_A2		0x7894
#define PATH1_R_RFE_OPT_A2_M		0xFFFFFFF
#define PATH1_R_PATH_HW_ANTSW_DIS_BY_GNT_BT_A2		0x7894
#define PATH1_R_PATH_HW_ANTSW_DIS_BY_GNT_BT_A2_M		0x10000000
#define PATH1_R_PATH_NOTRSW_BT_A2		0x7894
#define PATH1_R_PATH_NOTRSW_BT_A2_M		0x20000000
#define PATH1_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_5M_A2		0x7898
#define PATH1_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_5M_A2_M		0xFF
#define PATH1_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_10M_A2		0x7898
#define PATH1_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_10M_A2_M		0xFF00
#define PATH1_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_20M_A2		0x7898
#define PATH1_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_20M_A2_M		0xFF0000
#define PATH1_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_40M_A2		0x7898
#define PATH1_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_40M_A2_M		0xFF000000
#define PATH1_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_80M_A2		0x789C
#define PATH1_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_80M_A2_M		0xFF
#define PATH1_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_80_80M_A2		0x789C
#define PATH1_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_80_80M_A2_M		0xFF00
#define PATH1_R_TSSI_SLOPE_GAIN_IDX_DIFF_CCK_LONG_A2		0x789C
#define PATH1_R_TSSI_SLOPE_GAIN_IDX_DIFF_CCK_LONG_A2_M		0xFF0000
#define PATH1_R_TSSI_SLOPE_GAIN_IDX_DIFF_CCK_SHORT_A2		0x789C
#define PATH1_R_TSSI_SLOPE_GAIN_IDX_DIFF_CCK_SHORT_A2_M		0xFF000000
#define PATH1_R_HE_LSTF_PW_OFST_52_56_A2		0x78A0
#define PATH1_R_HE_LSTF_PW_OFST_52_56_A2_M		0xFF
#define PATH1_R_HE_LSTF_PW_OFST_52_56_2_A2		0x78A0
#define PATH1_R_HE_LSTF_PW_OFST_52_56_2_A2_M		0xFF00
#define PATH1_R_HE_LSTF_PW_OFST_52_56_4_A2		0x78A0
#define PATH1_R_HE_LSTF_PW_OFST_52_56_4_A2_M		0xFF0000
#define PATH1_R_HE_LSTF_PW_OFST_52_56_8_A2		0x78A0
#define PATH1_R_HE_LSTF_PW_OFST_52_56_8_A2_M		0xFF000000
#define PATH1_R_HE_LSTF_PW_OFST_52_56X2_A2		0x78A4
#define PATH1_R_HE_LSTF_PW_OFST_52_56X2_A2_M		0xFF
#define PATH1_R_TSSI_GAP_S0_A2		0x78A4
#define PATH1_R_TSSI_GAP_S0_A2_M		0x1FF00
#define PATH1_R_TSSI_GAP_S1_A2		0x78A4
#define PATH1_R_TSSI_GAP_S1_A2_M		0x3FE0000
#define PATH1_R_TSSI_GAP_S2_A2		0x78A8
#define PATH1_R_TSSI_GAP_S2_A2_M		0x1FF
#define PATH1_R_TSSI_GAP_S3_A2		0x78A8
#define PATH1_R_TSSI_GAP_S3_A2_M		0x3FE00
#define PATH1_R_TSSI_GAP_S4_A2		0x78A8
#define PATH1_R_TSSI_GAP_S4_A2_M		0x7FC0000
#define PATH1_R_TSSI_GAP_S5_A2		0x78AC
#define PATH1_R_TSSI_GAP_S5_A2_M		0x1FF
#define PATH1_R_TSSI_GAP_S6_A2		0x78AC
#define PATH1_R_TSSI_GAP_S6_A2_M		0x3FE00
#define PATH1_R_TSSI_GAP_S7_A2		0x78AC
#define PATH1_R_TSSI_GAP_S7_A2_M		0x7FC0000
#define PATH1_R_IQK_DPK_PATH_RST_A2		0x78AC
#define PATH1_R_IQK_DPK_PATH_RST_A2_M		0x8000000
#define PATH1_R_RX_CFIR_TAP_DEC_AT_HT_A2		0x78AC
#define PATH1_R_RX_CFIR_TAP_DEC_AT_HT_A2_M		0x10000000
#define PATH1_R_RX_CFIR_TAP_DEC_AT_VHT_A2		0x78AC
#define PATH1_R_RX_CFIR_TAP_DEC_AT_VHT_A2_M		0x20000000
#define PATH1_R_RX_CFIR_TAP_DEC_AT_HE_A2		0x78AC
#define PATH1_R_RX_CFIR_TAP_DEC_AT_HE_A2_M		0x40000000
#define PATH1_R_RX_CFIR_TAP_DEC_AT_CCK_A2		0x78AC
#define PATH1_R_RX_CFIR_TAP_DEC_AT_CCK_A2_M		0x80000000
#define PATH1_R_DAC_GAIN_COMP_TBL_RA_A2		0x78B0
#define PATH1_R_DAC_GAIN_COMP_TBL_RA_A2_M		0x7F
#define PATH1_R_DAC_GAIN_COMP_TBL_RD_A2		0x78B0
#define PATH1_R_DAC_GAIN_COMP_TBL_RD_A2_M		0x80
#define PATH1_R_DAC_GAIN_COMP_TBL_FORCE_WEN_A2		0x78B0
#define PATH1_R_DAC_GAIN_COMP_TBL_FORCE_WEN_A2_M		0x100
#define PATH1_R_DAC_GAIN_COMP_TBL_FORCE_REN_A2		0x78B0
#define PATH1_R_DAC_GAIN_COMP_TBL_FORCE_REN_A2_M		0x200
#define PATH1_R_DAC_GAIN_COMP_EN_A2		0x78B0
#define PATH1_R_DAC_GAIN_COMP_EN_A2_M		0x400
#define PATH1_R_TSSI_CW_COMP_EN_A2		0x78B0
#define PATH1_R_TSSI_CW_COMP_EN_A2_M		0x800
#define PATH1_R_TSSI_OSCILLATION_CNT_AUTO_CLR_DIS_A2		0x78B0
#define PATH1_R_TSSI_OSCILLATION_CNT_AUTO_CLR_DIS_A2_M		0x8000
#define PATH1_R_TSSI_OSCILLATION_HALT_TRK_TH_A2		0x78B0
#define PATH1_R_TSSI_OSCILLATION_HALT_TRK_TH_A2_M		0xFFFF0000
#define PATH1_R_TSSI_DBG_SEL_A2		0x78B4
#define PATH1_R_TSSI_DBG_SEL_A2_M		0x1F
#define PATH1_R_GAIN_TX_IPA_FORCE_ON_A2		0x78B4
#define PATH1_R_GAIN_TX_IPA_FORCE_ON_A2_M		0x20
#define PATH1_R_GAIN_TX_IPA_FORCE_VAL_A2		0x78B4
#define PATH1_R_GAIN_TX_IPA_FORCE_VAL_A2_M		0x1C0
#define PATH1_R_TXPW_TBL_IOQ_DIS_A2		0x78B4
#define PATH1_R_TXPW_TBL_IOQ_DIS_A2_M		0x200
#define PATH1_R_RFTXEN_SAMPLING_SHIFT_A2		0x78B4
#define PATH1_R_RFTXEN_SAMPLING_SHIFT_A2_M		0xF000
#define PATH1_R_TMETER_T0_CW_A2		0x78B4
#define PATH1_R_TMETER_T0_CW_A2_M		0xFF0000
#define PATH1_R_TSSI_F_WAIT_UPD_OFDM_A2		0x78B4
#define PATH1_R_TSSI_F_WAIT_UPD_OFDM_A2_M		0x7F000000
#define PATH1_R_TSSI_F_WAIT_UPD_CCK_SHORT_A2		0x78B8
#define PATH1_R_TSSI_F_WAIT_UPD_CCK_SHORT_A2_M		0x7F
#define PATH1_R_TSSI_F_WAIT_UPD_CCK_LONG_A2		0x78B8
#define PATH1_R_TSSI_F_WAIT_UPD_CCK_LONG_A2_M		0x7F00
#define PATH1_R_TSSI_CCK_LONG_ADC_SAMPLING_SHIFT_A2		0x78B8
#define PATH1_R_TSSI_CCK_LONG_ADC_SAMPLING_SHIFT_A2_M		0x7F0000
#define PATH1_R_TSSI_CCK_SHORT_ADC_SAMPLING_SHIFT_A2		0x78B8
#define PATH1_R_TSSI_CCK_SHORT_ADC_SAMPLING_SHIFT_A2_M		0x7F000000
#define PATH1_R_TXAGC_OFST_MAX_A2		0x78BC
#define PATH1_R_TXAGC_OFST_MAX_A2_M		0xFF
#define PATH1_R_TXAGC_OFST_MIN_A2		0x78BC
#define PATH1_R_TXAGC_OFST_MIN_A2_M		0xFF00
#define PATH1_R_TSSI_BYPASS_AT_LTE_RX_EQ_A2		0x78BC
#define PATH1_R_TSSI_BYPASS_AT_LTE_RX_EQ_A2_M		0x10000
#define PATH1_R_TSSI_BYPASS_AT_LTE_RX_EQ_VAL_A2		0x78BC
#define PATH1_R_TSSI_BYPASS_AT_LTE_RX_EQ_VAL_A2_M		0x20000
#define PATH1_R_TSSI_BYPASS_AT_GNT_WL_EQ_A2		0x78BC
#define PATH1_R_TSSI_BYPASS_AT_GNT_WL_EQ_A2_M		0x40000
#define PATH1_R_TSSI_BYPASS_AT_GNT_WL_EQ_VAL_A2		0x78BC
#define PATH1_R_TSSI_BYPASS_AT_GNT_WL_EQ_VAL_A2_M		0x80000
#define PATH1_R_TSSI_BYPASS_AT_GNT_BT_EQ_A2		0x78BC
#define PATH1_R_TSSI_BYPASS_AT_GNT_BT_EQ_A2_M		0x100000
#define PATH1_R_TSSI_BYPASS_AT_GNT_BT_EQ_VAL_A2		0x78BC
#define PATH1_R_TSSI_BYPASS_AT_GNT_BT_EQ_VAL_A2_M		0x200000
#define PATH1_R_TSSI_BYPASS_AT_GNT_BT_TX_EQ_A2		0x78BC
#define PATH1_R_TSSI_BYPASS_AT_GNT_BT_TX_EQ_A2_M		0x400000
#define PATH1_R_TSSI_BYPASS_AT_GNT_BT_TX_EQ_VAL_A2		0x78BC
#define PATH1_R_TSSI_BYPASS_AT_GNT_BT_TX_EQ_VAL_A2_M		0x800000
#define PATH1_R_TSSI_BYPASS_AT_FTM_A2A_AFELBK_EQ1_A2		0x78BC
#define PATH1_R_TSSI_BYPASS_AT_FTM_A2A_AFELBK_EQ1_A2_M		0x1000000
#define PATH1_R_TSSI_BYPASS_AT_FTM_LBK_EQ1_A2		0x78BC
#define PATH1_R_TSSI_BYPASS_AT_FTM_LBK_EQ1_A2_M		0x2000000
#define PATH1_R_TSSI_BYPASS_AT_FTM_RFLBK_EQ1_A2		0x78BC
#define PATH1_R_TSSI_BYPASS_AT_FTM_RFLBK_EQ1_A2_M		0x4000000
#define PATH1_R_GAIN_TX_GAPK_FORCE_VAL_A2		0x78C0
#define PATH1_R_GAIN_TX_GAPK_FORCE_VAL_A2_M		0xF
#define PATH1_R_GAIN_TX_GAPK_FORCE_ON_A2		0x78C0
#define PATH1_R_GAIN_TX_GAPK_FORCE_ON_A2_M		0x10
#define PATH1_R_GAIN_TX_PAD_FORCE_VAL_A2		0x78C0
#define PATH1_R_GAIN_TX_PAD_FORCE_VAL_A2_M		0x3E0
#define PATH1_R_GAIN_TX_PAD_FORCE_ON_A2		0x78C0
#define PATH1_R_GAIN_TX_PAD_FORCE_ON_A2_M		0x400
#define PATH1_R_GAIN_TX_FORCE_VAL_A2		0x78C0
#define PATH1_R_GAIN_TX_FORCE_VAL_A2_M		0xF800
#define PATH1_R_GAIN_TX_FORCE_ON_A2		0x78C0
#define PATH1_R_GAIN_TX_FORCE_ON_A2_M		0x10000
#define PATH1_R_TSSISWING_LIM_PEAK_OFDM_A2		0x78C0
#define PATH1_R_TSSISWING_LIM_PEAK_OFDM_A2_M		0xE0000
#define PATH1_R_TSSISWING_LIM_PEAK_CCK_A2		0x78C0
#define PATH1_R_TSSISWING_LIM_PEAK_CCK_A2_M		0x700000
#define PATH1_R_CLR_TXAGC_OFST_IF_VAL_CHANGE_EN_A2		0x78C0
#define PATH1_R_CLR_TXAGC_OFST_IF_VAL_CHANGE_EN_A2_M		0x800000
#define PATH1_R_TSSI_TRACK_AT_SMALL_SWING_A2		0x78C0
#define PATH1_R_TSSI_TRACK_AT_SMALL_SWING_A2_M		0x1000000
#define PATH1_R_BYPASS_TSSI_CCK_EN_A2		0x78C0
#define PATH1_R_BYPASS_TSSI_CCK_EN_A2_M		0x2000000
#define PATH1_R_BYPASS_TSSI_LEGACY_EN_A2		0x78C0
#define PATH1_R_BYPASS_TSSI_LEGACY_EN_A2_M		0x4000000
#define PATH1_R_BYPASS_TSSI_HT_EN_A2		0x78C0
#define PATH1_R_BYPASS_TSSI_HT_EN_A2_M		0x8000000
#define PATH1_R_BYPASS_TSSI_VHT_EN_A2		0x78C0
#define PATH1_R_BYPASS_TSSI_VHT_EN_A2_M		0x10000000
#define PATH1_R_BYPASS_TSSI_HE_EN_A2		0x78C0
#define PATH1_R_BYPASS_TSSI_HE_EN_A2_M		0x20000000
#define PATH1_R_BYPASS_TSSI_HE_ER_SU_EN_A2		0x78C0
#define PATH1_R_BYPASS_TSSI_HE_ER_SU_EN_A2_M		0x40000000
#define PATH1_R_BYPASS_TSSI_HE_TB_EN_A2		0x78C0
#define PATH1_R_BYPASS_TSSI_HE_TB_EN_A2_M		0x80000000
#define PATH1_R_RF_GAP_CAL_BND0_A2		0x78C4
#define PATH1_R_RF_GAP_CAL_BND0_A2_M		0x3F
#define PATH1_R_RF_GAP_CAL_BND1_A2		0x78C4
#define PATH1_R_RF_GAP_CAL_BND1_A2_M		0xFC0
#define PATH1_R_RF_GAP_CAL_BND2_A2		0x78C4
#define PATH1_R_RF_GAP_CAL_BND2_A2_M		0x3F000
#define PATH1_R_TSSI_ADC_OFST_BND01_A2		0x78C4
#define PATH1_R_TSSI_ADC_OFST_BND01_A2_M		0x3FFC0000
#define PATH1_R_TSSI_RF_GAP_BY_RANGE_EN_A2		0x78C4
#define PATH1_R_TSSI_RF_GAP_BY_RANGE_EN_A2_M		0x40000000
#define PATH1_R_TSSI_RF_GAP_BY_RANGE_DCK_EN_A2		0x78C4
#define PATH1_R_TSSI_RF_GAP_BY_RANGE_DCK_EN_A2_M		0x80000000
#define PATH1_R_TSSI_ADC_OFST_BND12_A2		0x78C8
#define PATH1_R_TSSI_ADC_OFST_BND12_A2_M		0xFFF
#define PATH1_R_TSSI_ADC_OFST_BND22_A2		0x78C8
#define PATH1_R_TSSI_ADC_OFST_BND22_A2_M		0xFFF000
#define PATH1_R_ADC_FIFO_PATH_EN_FORCE_ON_A2		0x78C8
#define PATH1_R_ADC_FIFO_PATH_EN_FORCE_ON_A2_M		0x1000000
#define PATH1_R_TXINFO_CH_WITH_DATA_DECODE_A2		0x78C8
#define PATH1_R_TXINFO_CH_WITH_DATA_DECODE_A2_M		0x6000000
#define PATH1_R_BYPASS_TSSI_VHT_MU_EN_A2		0x78C8
#define PATH1_R_BYPASS_TSSI_VHT_MU_EN_A2_M		0x10000000
#define PATH1_R_BYPASS_TSSI_HE_MU_EN_A2		0x78C8
#define PATH1_R_BYPASS_TSSI_HE_MU_EN_A2_M		0x20000000
#define PATH1_R_BYPASS_TSSI_HE_RU_EN_A2		0x78C8
#define PATH1_R_BYPASS_TSSI_HE_RU_EN_A2_M		0x40000000
#define PATH1_R_BYPASS_TSSI_TXBF_EN_A2		0x78C8
#define PATH1_R_BYPASS_TSSI_TXBF_EN_A2_M		0x80000000
#define PATH1_R_TSSI_SLOPE_CAL_PA_SEL0_A2		0x78CC
#define PATH1_R_TSSI_SLOPE_CAL_PA_SEL0_A2_M		0x7
#define PATH1_R_TSSI_SLOPE_CAL_PA_SEL1_A2		0x78CC
#define PATH1_R_TSSI_SLOPE_CAL_PA_SEL1_A2_M		0x38
#define PATH1_R_TSSI_SLOPE_CAL_PA_SEL2_A2		0x78CC
#define PATH1_R_TSSI_SLOPE_CAL_PA_SEL2_A2_M		0x1C0
#define PATH1_R_TSSI_SLOPE_CAL_PA_SEL3_A2		0x78CC
#define PATH1_R_TSSI_SLOPE_CAL_PA_SEL3_A2_M		0xE00
#define PATH1_R_TSSI_SLOPE_CAL_SEL_IPA_A2		0x78CC
#define PATH1_R_TSSI_SLOPE_CAL_SEL_IPA_A2_M		0x1000
#define PATH1_R_TX_GAIN_CCK_MORE_ADJ_A2		0x78CC
#define PATH1_R_TX_GAIN_CCK_MORE_ADJ_A2_M		0xFF000000
#define PATH1_R_TX_GAIN_SCALE_FORCE_VAL_A2		0x78D0
#define PATH1_R_TX_GAIN_SCALE_FORCE_VAL_A2_M		0xFFF
#define PATH1_R_TX_GAIN_SCALE_FORCE_ON_A2		0x78D0
#define PATH1_R_TX_GAIN_SCALE_FORCE_ON_A2_M		0x1000
#define PATH1_R_TX_LSTF_PW_EST_STARTING_SHIFT_A2		0x78D0
#define PATH1_R_TX_LSTF_PW_EST_STARTING_SHIFT_A2_M		0x1E000
#define PATH1_R_TX_LSTF_PW_EST_LEN_A2		0x78D0
#define PATH1_R_TX_LSTF_PW_EST_LEN_A2_M		0x3FE0000
#define PATH1_R_TX_LSTF_PW_EST_SEL_EVEN_A2		0x78D0
#define PATH1_R_TX_LSTF_PW_EST_SEL_EVEN_A2_M		0x4000000
#define PATH1_R_TSSI_C_MAP_UNFIX_A2		0x78D0
#define PATH1_R_TSSI_C_MAP_UNFIX_A2_M		0x80000000
#define PATH1_R_BYPASS_TSSI_HE_TB_CH_WITH_DATA_A2		0x78D4
#define PATH1_R_BYPASS_TSSI_HE_TB_CH_WITH_DATA_A2_M		0xFF
#define PATH1_R_TSSI_BYPASS_TXPW_MAX_A2		0x78D4
#define PATH1_R_TSSI_BYPASS_TXPW_MAX_A2_M		0x3FE00
#define PATH1_R_TSSI_BYPASS_TXPW_MIN_A2		0x78D4
#define PATH1_R_TSSI_BYPASS_TXPW_MIN_A2_M		0x7FC0000
#define PATH1_R_DELTA_TSSI_TOP_GCK_FORCE_ON_A2		0x78D4
#define PATH1_R_DELTA_TSSI_TOP_GCK_FORCE_ON_A2_M		0x8000000
#define PATH1_R_TX_GAIN_SPLIT_FOR_DPD_PRE_A2		0x78D4
#define PATH1_R_TX_GAIN_SPLIT_FOR_DPD_PRE_A2_M		0x10000000
#define PATH1_R_TX_GAIN_SPLIT_FOR_DPD_POST_A2		0x78D4
#define PATH1_R_TX_GAIN_SPLIT_FOR_DPD_POST_A2_M		0x20000000
#define PATH1_R_TXPW_SPLIT_FOR_DPD_A2		0x78D4
#define PATH1_R_TXPW_SPLIT_FOR_DPD_A2_M		0x40000000
#define PATH1_R_TXAGC_TP_MASK_EN_A2		0x78D4
#define PATH1_R_TXAGC_TP_MASK_EN_A2_M		0x80000000
#define PATH1_R_TSSI_BYPASS_BY_C_MAX_A2		0x78D8
#define PATH1_R_TSSI_BYPASS_BY_C_MAX_A2_M		0x1FF
#define PATH1_R_TSSI_BYPASS_BY_C_MIN_A2		0x78D8
#define PATH1_R_TSSI_BYPASS_BY_C_MIN_A2_M		0x3FE00
#define PATH1_R_TSSI_BYPASS_BY_C_SEL_A2		0x78D8
#define PATH1_R_TSSI_BYPASS_BY_C_SEL_A2_M		0xC0000
#define PATH1_R_TSSI_BYPASS_AVG_R_SMALLER_THAN_TH_A2		0x78D8
#define PATH1_R_TSSI_BYPASS_AVG_R_SMALLER_THAN_TH_A2_M		0xFFF00000
#define PATH1_R_TXAGC_OFST_FIX_ERR_MAX_A2		0x78DC
#define PATH1_R_TXAGC_OFST_FIX_ERR_MAX_A2_M		0xFF
#define PATH1_R_TXAGC_OFST_FIX_ERR_MIN_A2		0x78DC
#define PATH1_R_TXAGC_OFST_FIX_ERR_MIN_A2_M		0xFF00
#define PATH1_R_TXAGC_OFST_FIX_A2		0x78DC
#define PATH1_R_TXAGC_OFST_FIX_A2_M		0x10000
#define PATH1_R_TSSI_C_FORCE_VAL_A2		0x78DC
#define PATH1_R_TSSI_C_FORCE_VAL_A2_M		0x1FF00000
#define PATH1_R_TSSI_C_FORCE_ON_A2		0x78DC
#define PATH1_R_TSSI_C_FORCE_ON_A2_M		0x20000000
#define PATH1_R_TXPW_RSTB_MAN_ON_A2		0x78DC
#define PATH1_R_TXPW_RSTB_MAN_ON_A2_M		0x40000000
#define PATH1_R_TXPW_RSTB_MAN_A2		0x78DC
#define PATH1_R_TXPW_RSTB_MAN_A2_M		0x80000000
#define PATH1_R_TXAGC_OFDM_REF_CW_OFST_A2		0x78E0
#define PATH1_R_TXAGC_OFDM_REF_CW_OFST_A2_M		0x3FF
#define PATH1_R_TXAGC_CCK_REF_CW_OFST_A2		0x78E0
#define PATH1_R_TXAGC_CCK_REF_CW_OFST_A2_M		0x3FF000
#define PATH1_R_TSSI_OFDM_ADC_SAMPLING_SHIFT_A2		0x78E0
#define PATH1_R_TSSI_OFDM_ADC_SAMPLING_SHIFT_A2_M		0x7F000000
#define PATH1_R_TXPW_RDY_NO_DLY_A2		0x78E0
#define PATH1_R_TXPW_RDY_NO_DLY_A2_M		0x80000000
#define PATH1_R_TSSI_OFDM_ADC_SAMPLING_SHIFT_HE_TB_A2		0x78E4
#define PATH1_R_TSSI_OFDM_ADC_SAMPLING_SHIFT_HE_TB_A2_M		0x7F
#define PATH1_R_FORCE_RFC_PREAMLE_PW_TYPE_ON_A2		0x78E4
#define PATH1_R_FORCE_RFC_PREAMLE_PW_TYPE_ON_A2_M		0x80
#define PATH1_R_FORCE_RFC_PREAMLE_PW_TYPE_VAL_A2		0x78E4
#define PATH1_R_FORCE_RFC_PREAMLE_PW_TYPE_VAL_A2_M		0x700
#define PATH1_R_TXAGC_OFST_MOVING_AVG_LEN_A2		0x78E4
#define PATH1_R_TXAGC_OFST_MOVING_AVG_LEN_A2_M		0x3800
#define PATH1_R_TXAGC_OFST_MOVING_AVG_CLR_A2		0x78E4
#define PATH1_R_TXAGC_OFST_MOVING_AVG_CLR_A2_M		0x4000
#define PATH1_R_TXAGC_OFST_MOVING_AVG_INI_DIS_A2		0x78E4
#define PATH1_R_TXAGC_OFST_MOVING_AVG_INI_DIS_A2_M		0x8000
#define PATH1_R_TXAGC_OFST_MOVING_AVG_RPT_SEL_A2		0x78E4
#define PATH1_R_TXAGC_OFST_MOVING_AVG_RPT_SEL_A2_M		0xF0000
#define PATH1_R_TX_LSTF_PW_EST_STARTING_SHIFT_MORE_A2		0x78E4
#define PATH1_R_TX_LSTF_PW_EST_STARTING_SHIFT_MORE_A2_M		0x7F00000
#define PATH1_R_TXPW_RSTB_SUB_SEL_A2		0x78E4
#define PATH1_R_TXPW_RSTB_SUB_SEL_A2_M		0x8000000
#define PATH1_R_TXPW_RSTB_SUB_A2		0x78E4
#define PATH1_R_TXPW_RSTB_SUB_A2_M		0x10000000
#define PATH1_R_BYPASS_TSSI_RST_DAC_FIFO_SEL_EN_A2		0x78E4
#define PATH1_R_BYPASS_TSSI_RST_DAC_FIFO_SEL_EN_A2_M		0x20000000
#define PATH1_R_TSSI_PKT_AVG_NUM_X64_A2		0x78E8
#define PATH1_R_TSSI_PKT_AVG_NUM_X64_A2_M		0x3F
#define PATH1_R_TSSI_CW_AVG_REF_PRE_A2		0x78E8
#define PATH1_R_TSSI_CW_AVG_REF_PRE_A2_M		0x1FF00
#define PATH1_R_TSSI_CW_AVG_REF_POST_A2		0x78E8
#define PATH1_R_TSSI_CW_AVG_REF_POST_A2_M		0x3FE0000
#define PATH1_R_DPD_PW_OFST_SRC_SEL_A2		0x78E8
#define PATH1_R_DPD_PW_OFST_SRC_SEL_A2_M		0xC000000
#define PATH1_R_TMETER_SLOPE_A2		0x78EC
#define PATH1_R_TMETER_SLOPE_A2_M		0x3F
#define PATH1_R_CLR_TMETER_BASE_A2		0x78EC
#define PATH1_R_CLR_TMETER_BASE_A2_M		0x40
#define PATH1_R_TMTER_BASE_PW_COMP_EN_A2		0x78EC
#define PATH1_R_TMTER_BASE_PW_COMP_EN_A2_M		0x80
#define PATH1_R_TSSI_BYPASS_FINAL_CODE_MAX_A2		0x78F0
#define PATH1_R_TSSI_BYPASS_FINAL_CODE_MAX_A2_M		0x1FF
#define PATH1_R_TSSI_BYPASS_FINAL_CODE_MIN_A2		0x78F0
#define PATH1_R_TSSI_BYPASS_FINAL_CODE_MIN_A2_M		0x3FE00
#define PATH1_R_GOTHROUGH_TX_GAIN_POST_DPD_A2		0x78F0
#define PATH1_R_GOTHROUGH_TX_GAIN_POST_DPD_A2_M		0x40000
#define PATH1_R_TX_GAIN_SCALE_POST_DPD_FORCE_ON_A2		0x78F0
#define PATH1_R_TX_GAIN_SCALE_POST_DPD_FORCE_ON_A2_M		0x80000
#define PATH1_R_TX_GAIN_SCALE_POST_DPD_FORCE_VAL_A2		0x78F0
#define PATH1_R_TX_GAIN_SCALE_POST_DPD_FORCE_VAL_A2_M		0xFFF00000
#define PATH1_R_RF_GAP_CAL_OFST_BND00_10BITS_A2		0x78F4
#define PATH1_R_RF_GAP_CAL_OFST_BND00_10BITS_A2_M		0x3FF
#define PATH1_R_RF_GAP_CAL_OFST_BND01_10BITS_A2		0x78F4
#define PATH1_R_RF_GAP_CAL_OFST_BND01_10BITS_A2_M		0xFFC00
#define PATH1_R_RF_GAP_CAL_OFST_BND12_10BITS_A2		0x78F4
#define PATH1_R_RF_GAP_CAL_OFST_BND12_10BITS_A2_M		0x3FF00000
#define PATH1_R_TD_PATH_TX_RSTMAN_ON_A2		0x78F4
#define PATH1_R_TD_PATH_TX_RSTMAN_ON_A2_M		0x40000000
#define PATH1_R_TD_PATH_TX_RSTMAN_A2		0x78F4
#define PATH1_R_TD_PATH_TX_RSTMAN_A2_M		0x80000000
#define PATH1_R_RF_GAP_CAL_OFST_BND22_10BITS_A2		0x78F8
#define PATH1_R_RF_GAP_CAL_OFST_BND22_10BITS_A2_M		0x3FF
#define PATH1_R_LOG_VAL_OFST_CCK_A2		0x78F8
#define PATH1_R_LOG_VAL_OFST_CCK_A2_M		0x3FFFFC00
#define PATH1_R_TSSI_ADC_PATH_Q_A2		0x78F8
#define PATH1_R_TSSI_ADC_PATH_Q_A2_M		0x40000000
#define PATH1_R_DAC_COMP_POST_DPD_EN_A2		0x78F8
#define PATH1_R_DAC_COMP_POST_DPD_EN_A2_M		0x80000000
#define PATH1_R_LOG_VAL_OFST_OFDM_A2		0x78FC
#define PATH1_R_LOG_VAL_OFST_OFDM_A2_M		0xFFFFF
#define PATH1_R_UPD_TXAGC_OFST_LATENCY_A2		0x78FC
#define PATH1_R_UPD_TXAGC_OFST_LATENCY_A2_M		0x700000
#define PATH1_R_TSSI_UPD_TMETER_EN_A2		0x78FC
#define PATH1_R_TSSI_UPD_TMETER_EN_A2_M		0x800000
#define PATH1_R_TXRFC_BW_TXFORCE_VAL_A2		0x78FC
#define PATH1_R_TXRFC_BW_TXFORCE_VAL_A2_M		0x3000000
#define PATH1_R_TXRFC_BW_TXFORCE_ON_A2		0x78FC
#define PATH1_R_TXRFC_BW_TXFORCE_ON_A2_M		0x4000000
#define PATH1_R_TXRFC_DAC_0P5DB_FORCE_ON_A2		0x78FC
#define PATH1_R_TXRFC_DAC_0P5DB_FORCE_ON_A2_M		0x8000000
#define PATH1_R_TXRFC_DAC_0P5DB_FORCE_VAL_A2		0x78FC
#define PATH1_R_TXRFC_DAC_0P5DB_FORCE_VAL_A2_M		0x10000000
#define PATH1_R_DAC_GAIN_COMP_CCK_SHORT_PPDU_TYPE_20_A2		0x7A00
#define PATH1_R_DAC_GAIN_COMP_CCK_SHORT_PPDU_TYPE_20_A2_M		0xFFFF
#define PATH1_R_DAC_GAIN_COMP_CCK_LONG_PPDU_TYPE_20_A2		0x7A00
#define PATH1_R_DAC_GAIN_COMP_CCK_LONG_PPDU_TYPE_20_A2_M		0xFFFF0000
#define PATH1_R_DAC_GAIN_COMP_CCK_SHORT_PPDU_TYPE_40_TXSC0_A2		0x7A04
#define PATH1_R_DAC_GAIN_COMP_CCK_SHORT_PPDU_TYPE_40_TXSC0_A2_M		0xFFFF
#define PATH1_R_DAC_GAIN_COMP_CCK_LONG_PPDU_TYPE_40_TXSC0_A2		0x7A04
#define PATH1_R_DAC_GAIN_COMP_CCK_LONG_PPDU_TYPE_40_TXSC0_A2_M		0xFFFF0000
#define PATH1_R_DAC_GAIN_COMP_CCK_SHORT_PPDU_TYPE_40_TXSC1_2_A2		0x7A08
#define PATH1_R_DAC_GAIN_COMP_CCK_SHORT_PPDU_TYPE_40_TXSC1_2_A2_M		0xFFFF
#define PATH1_R_DAC_GAIN_COMP_CCK_LONG_PPDU_TYPE_40_TXSC1_2_A2		0x7A08
#define PATH1_R_DAC_GAIN_COMP_CCK_LONG_PPDU_TYPE_40_TXSC1_2_A2_M		0xFFFF0000
#define PATH1_R_DAC_GAIN_COMP_LEGACY_20_TXSC0_A2		0x7A0C
#define PATH1_R_DAC_GAIN_COMP_LEGACY_20_TXSC0_A2_M		0xFFFF
#define PATH1_R_DAC_GAIN_COMP_LEGACY_DUP_40_TXSC0_A2		0x7A0C
#define PATH1_R_DAC_GAIN_COMP_LEGACY_DUP_40_TXSC0_A2_M		0xFFFF0000
#define PATH1_R_DAC_GAIN_COMP_LEGACY_40_TXSC1_2_A2		0x7A10
#define PATH1_R_DAC_GAIN_COMP_LEGACY_40_TXSC1_2_A2_M		0xFFFF
#define PATH1_R_DAC_GAIN_COMP_LEGACY_DUP_80_TXSC0_A2		0x7A10
#define PATH1_R_DAC_GAIN_COMP_LEGACY_DUP_80_TXSC0_A2_M		0xFFFF0000
#define PATH1_R_DAC_GAIN_COMP_LEGACY_80_TXSC1_2_A2		0x7A14
#define PATH1_R_DAC_GAIN_COMP_LEGACY_80_TXSC1_2_A2_M		0xFFFF
#define PATH1_R_DAC_GAIN_COMP_LEGACY_80_TXSC3_4_A2		0x7A14
#define PATH1_R_DAC_GAIN_COMP_LEGACY_80_TXSC3_4_A2_M		0xFFFF0000
#define PATH1_R_DAC_GAIN_COMP_LEGACY_DUP_80_TXSC9_10_A2		0x7A18
#define PATH1_R_DAC_GAIN_COMP_LEGACY_DUP_80_TXSC9_10_A2_M		0xFFFF
#define PATH1_R_DAC_GAIN_COMP_HT_VHT_20_TXSC0_A2		0x7A18
#define PATH1_R_DAC_GAIN_COMP_HT_VHT_20_TXSC0_A2_M		0xFFFF0000
#define PATH1_R_DAC_GAIN_COMP_HT_VHT_40_TXSC0_A2		0x7A1C
#define PATH1_R_DAC_GAIN_COMP_HT_VHT_40_TXSC0_A2_M		0xFFFF
#define PATH1_R_DAC_GAIN_COMP_HT_VHT_40_TXSC1_2_A2		0x7A1C
#define PATH1_R_DAC_GAIN_COMP_HT_VHT_40_TXSC1_2_A2_M		0xFFFF0000
#define PATH1_R_DAC_GAIN_COMP_HT_VHT_80_TXSC3_4_A2		0x7A20
#define PATH1_R_DAC_GAIN_COMP_HT_VHT_80_TXSC3_4_A2_M		0xFFFF
#define PATH1_R_DAC_GAIN_COMP_HT_VHT_80_TXSC9_10_A2		0x7A20
#define PATH1_R_DAC_GAIN_COMP_HT_VHT_80_TXSC9_10_A2_M		0xFFFF0000
#define PATH1_R_DAC_GAIN_COMP_VHT_80_TXSC0_A2		0x7A24
#define PATH1_R_DAC_GAIN_COMP_VHT_80_TXSC0_A2_M		0xFFFF
#define PATH1_R_DAC_GAIN_COMP_VHT_80_80_TXSC0_A2		0x7A24
#define PATH1_R_DAC_GAIN_COMP_VHT_80_80_TXSC0_A2_M		0xFFFF0000
#define PATH1_R_DAC_GAIN_COMP_VHT_80_80_TXSC1_2_A2		0x7A28
#define PATH1_R_DAC_GAIN_COMP_VHT_80_80_TXSC1_2_A2_M		0xFFFF
#define PATH1_R_DAC_GAIN_COMP_VHT_80_80_TXSC3_4_A2		0x7A28
#define PATH1_R_DAC_GAIN_COMP_VHT_80_80_TXSC3_4_A2_M		0xFFFF0000
#define PATH1_R_DAC_GAIN_COMP_VHT_80_80_TXSC5_6_A2		0x7A2C
#define PATH1_R_DAC_GAIN_COMP_VHT_80_80_TXSC5_6_A2_M		0xFFFF
#define PATH1_R_DAC_GAIN_COMP_VHT_80_80_TXSC7_8_A2		0x7A2C
#define PATH1_R_DAC_GAIN_COMP_VHT_80_80_TXSC7_8_A2_M		0xFFFF0000
#define PATH1_R_DAC_GAIN_COMP_VHT_80_80_TXSC9_10_A2		0x7A30
#define PATH1_R_DAC_GAIN_COMP_VHT_80_80_TXSC9_10_A2_M		0xFFFF
#define PATH1_R_DAC_GAIN_COMP_VHT_80_80_TXSC11_12_A2		0x7A30
#define PATH1_R_DAC_GAIN_COMP_VHT_80_80_TXSC11_12_A2_M		0xFFFF0000
#define PATH1_R_DAC_GAIN_COMP_VHT_80_80_TXSC13_14_A2		0x7A34
#define PATH1_R_DAC_GAIN_COMP_VHT_80_80_TXSC13_14_A2_M		0xFFFF
#define PATH1_R_DAC_GAIN_COMP_HE_SU_20_TXSC0_A2		0x7A34
#define PATH1_R_DAC_GAIN_COMP_HE_SU_20_TXSC0_A2_M		0xFFFF0000
#define PATH1_R_DAC_GAIN_COMP_HE_SU_40_TXSC0_A2		0x7A38
#define PATH1_R_DAC_GAIN_COMP_HE_SU_40_TXSC0_A2_M		0xFFFF
#define PATH1_R_DAC_GAIN_COMP_HE_SU_40_TXSC1_2_A2		0x7A38
#define PATH1_R_DAC_GAIN_COMP_HE_SU_40_TXSC1_2_A2_M		0xFFFF0000
#define PATH1_R_DAC_GAIN_COMP_HE_SU_80_TXSC1_2_A2		0x7A3C
#define PATH1_R_DAC_GAIN_COMP_HE_SU_80_TXSC1_2_A2_M		0xFFFF
#define PATH1_R_DAC_GAIN_COMP_HE_SU_80_TXSC3_4_A2		0x7A3C
#define PATH1_R_DAC_GAIN_COMP_HE_SU_80_TXSC3_4_A2_M		0xFFFF0000
#define PATH1_R_DAC_GAIN_COMP_HE_SU_80_TXSC9_10_A2		0x7A40
#define PATH1_R_DAC_GAIN_COMP_HE_SU_80_TXSC9_10_A2_M		0xFFFF
#define PATH1_R_DAC_GAIN_COMP_HE_SU_80_TXSC0_A2		0x7A40
#define PATH1_R_DAC_GAIN_COMP_HE_SU_80_TXSC0_A2_M		0xFFFF0000
#define PATH1_R_DAC_GAIN_COMP_HE_SU_80_80_TXSC0_A2		0x7A44
#define PATH1_R_DAC_GAIN_COMP_HE_SU_80_80_TXSC0_A2_M		0xFFFF
#define PATH1_R_DAC_GAIN_COMP_HE_SU_80_80_TXSC1_2_A2		0x7A44
#define PATH1_R_DAC_GAIN_COMP_HE_SU_80_80_TXSC1_2_A2_M		0xFFFF0000
#define PATH1_R_DAC_GAIN_COMP_HE_SU_80_80_TXSC3_4_A2		0x7A48
#define PATH1_R_DAC_GAIN_COMP_HE_SU_80_80_TXSC3_4_A2_M		0xFFFF
#define PATH1_R_DAC_GAIN_COMP_HE_SU_80_80_TXSC5_6_A2		0x7A48
#define PATH1_R_DAC_GAIN_COMP_HE_SU_80_80_TXSC5_6_A2_M		0xFFFF0000
#define PATH1_R_DAC_GAIN_COMP_HE_SU_80_80_TXSC7_8_A2		0x7A4C
#define PATH1_R_DAC_GAIN_COMP_HE_SU_80_80_TXSC7_8_A2_M		0xFFFF
#define PATH1_R_DAC_GAIN_COMP_HE_SU_80_80_TXSC9_10_A2		0x7A4C
#define PATH1_R_DAC_GAIN_COMP_HE_SU_80_80_TXSC9_10_A2_M		0xFFFF0000
#define PATH1_R_DAC_GAIN_COMP_HE_SU_80_80_TXSC11_12_A2		0x7A50
#define PATH1_R_DAC_GAIN_COMP_HE_SU_80_80_TXSC11_12_A2_M		0xFFFF
#define PATH1_R_DAC_GAIN_COMP_HE_SU_80_80_TXSC13_14_A2		0x7A50
#define PATH1_R_DAC_GAIN_COMP_HE_SU_80_80_TXSC13_14_A2_M		0xFFFF0000
#define PATH1_R_DAC_GAIN_COMP_HE_ER_SU_20_TXSC0_A2		0x7A54
#define PATH1_R_DAC_GAIN_COMP_HE_ER_SU_20_TXSC0_A2_M		0xFFFF
#define PATH1_R_DAC_GAIN_COMP_HE_ER_SU_40_TXSC0_A2		0x7A54
#define PATH1_R_DAC_GAIN_COMP_HE_ER_SU_40_TXSC0_A2_M		0xFFFF0000
#define PATH1_R_DAC_GAIN_COMP_HE_ER_SU_40_TXSC1_2_A2		0x7A58
#define PATH1_R_DAC_GAIN_COMP_HE_ER_SU_40_TXSC1_2_A2_M		0xFFFF
#define PATH1_R_DAC_GAIN_COMP_HE_ER_SU_80_TXSC1_2_A2		0x7A58
#define PATH1_R_DAC_GAIN_COMP_HE_ER_SU_80_TXSC1_2_A2_M		0xFFFF0000
#define PATH1_R_DAC_GAIN_COMP_HE_ER_SU_80_TXSC3_4_A2		0x7A5C
#define PATH1_R_DAC_GAIN_COMP_HE_ER_SU_80_TXSC3_4_A2_M		0xFFFF
#define PATH1_R_DAC_GAIN_COMP_HE_ER_SU_80_TXSC9_10_A2		0x7A5C
#define PATH1_R_DAC_GAIN_COMP_HE_ER_SU_80_TXSC9_10_A2_M		0xFFFF0000
#define PATH1_R_DAC_GAIN_COMP_HE_ER_SU_80_TXSC0_A2		0x7A60
#define PATH1_R_DAC_GAIN_COMP_HE_ER_SU_80_TXSC0_A2_M		0xFFFF
#define PATH1_R_DAC_GAIN_COMP_HE_ER_SU_80_80_TXSC0_A2		0x7A60
#define PATH1_R_DAC_GAIN_COMP_HE_ER_SU_80_80_TXSC0_A2_M		0xFFFF0000
#define PATH1_R_DAC_GAIN_COMP_HE_ER_SU_80_80_TXSC1_2_A2		0x7A64
#define PATH1_R_DAC_GAIN_COMP_HE_ER_SU_80_80_TXSC1_2_A2_M		0xFFFF
#define PATH1_R_DAC_GAIN_COMP_HE_ER_SU_80_80_TXSC3_4_A2		0x7A64
#define PATH1_R_DAC_GAIN_COMP_HE_ER_SU_80_80_TXSC3_4_A2_M		0xFFFF0000
#define PATH1_R_DAC_GAIN_COMP_HE_ER_SU_80_80_TXSC5_6_A2		0x7A68
#define PATH1_R_DAC_GAIN_COMP_HE_ER_SU_80_80_TXSC5_6_A2_M		0xFFFF
#define PATH1_R_DAC_GAIN_COMP_HE_ER_SU_80_80_TXSC7_8_A2		0x7A68
#define PATH1_R_DAC_GAIN_COMP_HE_ER_SU_80_80_TXSC7_8_A2_M		0xFFFF0000
#define PATH1_R_DAC_GAIN_COMP_HE_ER_SU_80_80_TXSC9_10_A2		0x7A6C
#define PATH1_R_DAC_GAIN_COMP_HE_ER_SU_80_80_TXSC9_10_A2_M		0xFFFF
#define PATH1_R_DAC_GAIN_COMP_HE_ER_SU_80_80_TXSC11_12_A2		0x7A6C
#define PATH1_R_DAC_GAIN_COMP_HE_ER_SU_80_80_TXSC11_12_A2_M		0xFFFF0000
#define PATH1_R_DAC_GAIN_COMP_HE_ER_SU_80_80_TXSC13_14_A2		0x7A70
#define PATH1_R_DAC_GAIN_COMP_HE_ER_SU_80_80_TXSC13_14_A2_M		0xFFFF
#define PATH1_R_DAC_GAIN_COMP_HE_TB_20_DBW20_TXSC0_A2		0x7A70
#define PATH1_R_DAC_GAIN_COMP_HE_TB_20_DBW20_TXSC0_A2_M		0xFFFF0000
#define PATH1_R_DAC_GAIN_COMP_HE_TB_40_DBW40_TXSC0_TCD_C0_A2		0x7A74
#define PATH1_R_DAC_GAIN_COMP_HE_TB_40_DBW40_TXSC0_TCD_C0_A2_M		0xFFFF
#define PATH1_R_DAC_GAIN_COMP_HE_TB_40_DBW40_TXSC0_TCD_80_40_A2		0x7A74
#define PATH1_R_DAC_GAIN_COMP_HE_TB_40_DBW40_TXSC0_TCD_80_40_A2_M		0xFFFF0000
#define PATH1_R_DAC_GAIN_COMP_HE_TB_40_DBW20_TXSC1_2_A2		0x7A78
#define PATH1_R_DAC_GAIN_COMP_HE_TB_40_DBW20_TXSC1_2_A2_M		0xFFFF
#define PATH1_R_DAC_GAIN_COMP_HE_TB_80_DBW20_TXSC1_2_A2		0x7A78
#define PATH1_R_DAC_GAIN_COMP_HE_TB_80_DBW20_TXSC1_2_A2_M		0xFFFF0000
#define PATH1_R_DAC_GAIN_COMP_HE_TB_80_DBW20_TXSC3_4_A2		0x7A7C
#define PATH1_R_DAC_GAIN_COMP_HE_TB_80_DBW20_TXSC3_4_A2_M		0xFFFF
#define PATH1_R_DAC_GAIN_COMP_HE_TB_80_DBW40_TXSC9_10_TCD_C0_A2		0x7A7C
#define PATH1_R_DAC_GAIN_COMP_HE_TB_80_DBW40_TXSC9_10_TCD_C0_A2_M		0xFFFF0000
#define PATH1_R_DAC_GAIN_COMP_HE_TB_80_DBW40_TXSC9_10_TCD_80_40_A2		0x7A80
#define PATH1_R_DAC_GAIN_COMP_HE_TB_80_DBW40_TXSC9_10_TCD_80_40_A2_M		0xFFFF
#define PATH1_R_DAC_GAIN_COMP_HE_TB_80_DBW40_TXSC9_10_TCD_40_80_A2		0x7A80
#define PATH1_R_DAC_GAIN_COMP_HE_TB_80_DBW40_TXSC9_10_TCD_40_80_A2_M		0xFFFF0000
#define PATH1_R_DAC_GAIN_COMP_HE_TB_80_DBW80_TXSC0_TCD_F0_A2		0x7A84
#define PATH1_R_DAC_GAIN_COMP_HE_TB_80_DBW80_TXSC0_TCD_F0_A2_M		0xFFFF
#define PATH1_R_DAC_GAIN_COMP_HE_TB_80_DBW80_TXSC0_TCD_80_10_A2		0x7A84
#define PATH1_R_DAC_GAIN_COMP_HE_TB_80_DBW80_TXSC0_TCD_80_10_A2_M		0xFFFF0000
#define PATH1_R_DAC_GAIN_COMP_HE_TB_80_DBW80_TXSC0_TCD_40_20_A2		0x7A88
#define PATH1_R_DAC_GAIN_COMP_HE_TB_80_DBW80_TXSC0_TCD_40_20_A2_M		0xFFFF
#define PATH1_R_DAC_GAIN_COMP_HE_TB_80_DBW80_TXSC0_TCD_60_A2		0x7A88
#define PATH1_R_DAC_GAIN_COMP_HE_TB_80_DBW80_TXSC0_TCD_60_A2_M		0xFFFF0000
#define PATH1_R_DAC_GAIN_COMP_HE_TB_80_DBW80_TXSC0_TCD_C0_30_A2		0x7A8C
#define PATH1_R_DAC_GAIN_COMP_HE_TB_80_DBW80_TXSC0_TCD_C0_30_A2_M		0xFFFF
#define PATH1_R_DAC_GAIN_COMP_HE_TB_80_80_DBW20_TXSC1_2_A2		0x7A8C
#define PATH1_R_DAC_GAIN_COMP_HE_TB_80_80_DBW20_TXSC1_2_A2_M		0xFFFF0000
#define PATH1_R_DAC_GAIN_COMP_HE_TB_80_80_DBW20_TXSC3_4_A2		0x7A90
#define PATH1_R_DAC_GAIN_COMP_HE_TB_80_80_DBW20_TXSC3_4_A2_M		0xFFFF
#define PATH1_R_DAC_GAIN_COMP_HE_TB_80_80_DBW20_TXSC5_6_A2		0x7A90
#define PATH1_R_DAC_GAIN_COMP_HE_TB_80_80_DBW20_TXSC5_6_A2_M		0xFFFF0000
#define PATH1_R_DAC_GAIN_COMP_HE_TB_80_80_DBW20_TXSC7_8_A2		0x7A94
#define PATH1_R_DAC_GAIN_COMP_HE_TB_80_80_DBW20_TXSC7_8_A2_M		0xFFFF
#define PATH1_R_DAC_GAIN_COMP_HE_TB_80_80_DBW40_TXSC9_10_TCD_C0_A2		0x7A94
#define PATH1_R_DAC_GAIN_COMP_HE_TB_80_80_DBW40_TXSC9_10_TCD_C0_A2_M		0xFFFF0000
#define PATH1_R_DAC_GAIN_COMP_HE_TB_80_80_DBW40_TXSC9_10_TCD_80_40_A2		0x7A98
#define PATH1_R_DAC_GAIN_COMP_HE_TB_80_80_DBW40_TXSC9_10_TCD_80_40_A2_M		0xFFFF
#define PATH1_R_DAC_GAIN_COMP_HE_TB_80_80_DBW40_TXSC9_10_TCD_40_80_A2		0x7A98
#define PATH1_R_DAC_GAIN_COMP_HE_TB_80_80_DBW40_TXSC9_10_TCD_40_80_A2_M		0xFFFF0000
#define PATH1_R_DAC_GAIN_COMP_HE_TB_80_80_DBW40_TXSC11_12_TCD_C0_A2		0x7A9C
#define PATH1_R_DAC_GAIN_COMP_HE_TB_80_80_DBW40_TXSC11_12_TCD_C0_A2_M		0xFFFF
#define PATH1_R_DAC_GAIN_COMP_HE_TB_80_80_DBW40_TXSC11_12_TCD_80_40_A2		0x7A9C
#define PATH1_R_DAC_GAIN_COMP_HE_TB_80_80_DBW40_TXSC11_12_TCD_80_40_A2_M		0xFFFF0000
#define PATH1_R_DAC_GAIN_COMP_HE_TB_80_80_DBW40_TXSC11_12_TCD_40_80_A2		0x7AA0
#define PATH1_R_DAC_GAIN_COMP_HE_TB_80_80_DBW40_TXSC11_12_TCD_40_80_A2_M		0xFFFF
#define PATH1_R_DAC_GAIN_COMP_HE_TB_80_80_DBW80_TXSC13_14_TCD_80_10_A2		0x7AA0
#define PATH1_R_DAC_GAIN_COMP_HE_TB_80_80_DBW80_TXSC13_14_TCD_80_10_A2_M		0xFFFF0000
#define PATH1_R_DAC_GAIN_COMP_HE_TB_80_80_DBW80_TXSC13_14_TCD_10_80_A2		0x7AA4
#define PATH1_R_DAC_GAIN_COMP_HE_TB_80_80_DBW80_TXSC13_14_TCD_10_80_A2_M		0xFFFF
#define PATH1_R_DAC_GAIN_COMP_HE_TB_80_80_DBW80_TXSC13_14_TCD_40_20_A2		0x7AA4
#define PATH1_R_DAC_GAIN_COMP_HE_TB_80_80_DBW80_TXSC13_14_TCD_40_20_A2_M		0xFFFF0000
#define PATH1_R_DAC_GAIN_COMP_HE_TB_80_80_DBW80_TXSC13_14_TCD_20_40_A2		0x7AA8
#define PATH1_R_DAC_GAIN_COMP_HE_TB_80_80_DBW80_TXSC13_14_TCD_20_40_A2_M		0xFFFF
#define PATH1_R_DAC_GAIN_COMP_HE_TB_80_80_DBW80_TXSC13_14_TCD_60_A2		0x7AA8
#define PATH1_R_DAC_GAIN_COMP_HE_TB_80_80_DBW80_TXSC13_14_TCD_60_A2_M		0xFFFF0000
#define PATH1_R_DAC_GAIN_COMP_HE_TB_80_80_DBW80_TXSC13_14_TCD_C0_30_A2		0x7AAC
#define PATH1_R_DAC_GAIN_COMP_HE_TB_80_80_DBW80_TXSC13_14_TCD_C0_30_A2_M		0xFFFF
#define PATH1_R_DAC_GAIN_COMP_HE_TB_80_80_DBW80_TXSC13_14_TCD_30_C0_A2		0x7AAC
#define PATH1_R_DAC_GAIN_COMP_HE_TB_80_80_DBW80_TXSC13_14_TCD_30_C0_A2_M		0xFFFF0000
#define PATH1_R_DAC_GAIN_COMP_HE_TB_80_80_DBW80_80_TXSC0_TCD_80_01_A2		0x7AB0
#define PATH1_R_DAC_GAIN_COMP_HE_TB_80_80_DBW80_80_TXSC0_TCD_80_01_A2_M		0xFFFF
#define PATH1_R_DAC_GAIN_COMP_HE_TB_80_80_DBW80_80_TXSC0_TCD_60_06_A2		0x7AB0
#define PATH1_R_DAC_GAIN_COMP_HE_TB_80_80_DBW80_80_TXSC0_TCD_60_06_A2_M		0xFFFF0000
#define PATH1_R_DAC_GAIN_COMP_HE_TB_80_80_DBW80_80_TXSC0_TCD_40_02_A2		0x7AB4
#define PATH1_R_DAC_GAIN_COMP_HE_TB_80_80_DBW80_80_TXSC0_TCD_40_02_A2_M		0xFFFF
#define PATH1_R_DAC_GAIN_COMP_HE_TB_80_80_DBW80_80_TXSC0_TCD_20_04_A2		0x7AB4
#define PATH1_R_DAC_GAIN_COMP_HE_TB_80_80_DBW80_80_TXSC0_TCD_20_04_A2_M		0xFFFF0000
#define PATH1_R_DAC_GAIN_COMP_HE_TB_80_80_DBW80_80_TXSC0_TCD_10_08_A2		0x7AB8
#define PATH1_R_DAC_GAIN_COMP_HE_TB_80_80_DBW80_80_TXSC0_TCD_10_08_A2_M		0xFFFF
#define PATH1_R_DAC_GAIN_COMP_HE_TB_80_80_DBW80_80_TXSC0_TCD_C0_03_A2		0x7AB8
#define PATH1_R_DAC_GAIN_COMP_HE_TB_80_80_DBW80_80_TXSC0_TCD_C0_03_A2_M		0xFFFF0000
#define PATH1_R_DAC_GAIN_COMP_HE_TB_80_80_DBW80_80_TXSC0_TCD_30_0C_A2		0x7ABC
#define PATH1_R_DAC_GAIN_COMP_HE_TB_80_80_DBW80_80_TXSC0_TCD_30_0C_A2_M		0xFFFF
#define PATH1_R_DAC_GAIN_COMP_HE_TB_80_80_DBW80_80_TXSC0_TCD_F0_0F_A2		0x7ABC
#define PATH1_R_DAC_GAIN_COMP_HE_TB_80_80_DBW80_80_TXSC0_TCD_F0_0F_A2_M		0xFFFF0000
#define PATH1_R_DAC_GAIN_COMP_HE_TB_80_80_DBW80_80_TXSC0_TCD_FF_A2		0x7AC0
#define PATH1_R_DAC_GAIN_COMP_HE_TB_80_80_DBW80_80_TXSC0_TCD_FF_A2_M		0xFFFF
#define PATH1_R_DAC_GAIN_COMP_UNEXPECTED_A2		0x7AC0
#define PATH1_R_DAC_GAIN_COMP_UNEXPECTED_A2_M		0xFFFF0000
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_POS0_A2		0x7C00
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_POS0_A2_M		0xFF
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_POS1_A2		0x7C00
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_POS1_A2_M		0xFF00
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_POS2_A2		0x7C00
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_POS2_A2_M		0xFF0000
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_POS3_A2		0x7C00
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_POS3_A2_M		0xFF000000
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_POS4_A2		0x7C04
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_POS4_A2_M		0xFF
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_POS5_A2		0x7C04
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_POS5_A2_M		0xFF00
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_POS6_A2		0x7C04
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_POS6_A2_M		0xFF0000
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_POS7_A2		0x7C04
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_POS7_A2_M		0xFF000000
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_POS8_A2		0x7C08
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_POS8_A2_M		0xFF
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_POS9_A2		0x7C08
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_POS9_A2_M		0xFF00
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_POS10_A2		0x7C08
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_POS10_A2_M		0xFF0000
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_POS11_A2		0x7C08
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_POS11_A2_M		0xFF000000
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_POS12_A2		0x7C0C
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_POS12_A2_M		0xFF
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_POS13_A2		0x7C0C
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_POS13_A2_M		0xFF00
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_POS14_A2		0x7C0C
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_POS14_A2_M		0xFF0000
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_POS15_A2		0x7C0C
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_POS15_A2_M		0xFF000000
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_POS16_A2		0x7C10
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_POS16_A2_M		0xFF
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_POS17_A2		0x7C10
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_POS17_A2_M		0xFF00
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_POS18_A2		0x7C10
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_POS18_A2_M		0xFF0000
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_POS19_A2		0x7C10
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_POS19_A2_M		0xFF000000
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_POS20_A2		0x7C14
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_POS20_A2_M		0xFF
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_POS21_A2		0x7C14
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_POS21_A2_M		0xFF00
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_POS22_A2		0x7C14
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_POS22_A2_M		0xFF0000
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_POS23_A2		0x7C14
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_POS23_A2_M		0xFF000000
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_POS24_A2		0x7C18
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_POS24_A2_M		0xFF
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_POS25_A2		0x7C18
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_POS25_A2_M		0xFF00
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_POS26_A2		0x7C18
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_POS26_A2_M		0xFF0000
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_POS27_A2		0x7C18
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_POS27_A2_M		0xFF000000
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_POS28_A2		0x7C1C
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_POS28_A2_M		0xFF
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_POS29_A2		0x7C1C
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_POS29_A2_M		0xFF00
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_POS30_A2		0x7C1C
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_POS30_A2_M		0xFF0000
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_POS31_A2		0x7C1C
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_POS31_A2_M		0xFF000000
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_NEG32_A2		0x7C20
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_NEG32_A2_M		0xFF
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_NEG31_A2		0x7C20
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_NEG31_A2_M		0xFF00
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_NEG30_A2		0x7C20
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_NEG30_A2_M		0xFF0000
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_NEG29_A2		0x7C20
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_NEG29_A2_M		0xFF000000
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_NEG28_A2		0x7C24
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_NEG28_A2_M		0xFF
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_NEG27_A2		0x7C24
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_NEG27_A2_M		0xFF00
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_NEG26_A2		0x7C24
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_NEG26_A2_M		0xFF0000
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_NEG25_A2		0x7C24
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_NEG25_A2_M		0xFF000000
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_NEG24_A2		0x7C28
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_NEG24_A2_M		0xFF
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_NEG23_A2		0x7C28
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_NEG23_A2_M		0xFF00
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_NEG22_A2		0x7C28
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_NEG22_A2_M		0xFF0000
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_NEG21_A2		0x7C28
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_NEG21_A2_M		0xFF000000
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_NEG20_A2		0x7C2C
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_NEG20_A2_M		0xFF
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_NEG19_A2		0x7C2C
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_NEG19_A2_M		0xFF00
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_NEG18_A2		0x7C2C
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_NEG18_A2_M		0xFF0000
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_NEG17_A2		0x7C2C
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_NEG17_A2_M		0xFF000000
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_NEG16_A2		0x7C30
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_NEG16_A2_M		0xFF
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_NEG15_A2		0x7C30
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_NEG15_A2_M		0xFF00
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_NEG14_A2		0x7C30
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_NEG14_A2_M		0xFF0000
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_NEG13_A2		0x7C30
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_NEG13_A2_M		0xFF000000
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_NEG12_A2		0x7C34
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_NEG12_A2_M		0xFF
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_NEG11_A2		0x7C34
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_NEG11_A2_M		0xFF00
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_NEG10_A2		0x7C34
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_NEG10_A2_M		0xFF0000
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_NEG9_A2		0x7C34
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_NEG9_A2_M		0xFF000000
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_NEG8_A2		0x7C38
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_NEG8_A2_M		0xFF
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_NEG7_A2		0x7C38
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_NEG7_A2_M		0xFF00
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_NEG6_A2		0x7C38
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_NEG6_A2_M		0xFF0000
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_NEG5_A2		0x7C38
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_NEG5_A2_M		0xFF000000
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_NEG4_A2		0x7C3C
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_NEG4_A2_M		0xFF
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_NEG3_A2		0x7C3C
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_NEG3_A2_M		0xFF00
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_NEG2_A2		0x7C3C
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_NEG2_A2_M		0xFF0000
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_NEG1_A2		0x7C3C
#define PATH1_R_TSSI_OFST_TMETER_T0_T1_NEG1_A2_M		0xFF000000
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_0_A2		0x7C40
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_0_A2_M		0x3FF
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_1_A2		0x7C40
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_1_A2_M		0x3FF0000
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_2_A2		0x7C44
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_2_A2_M		0x3FF
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_3_A2		0x7C44
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_3_A2_M		0x3FF0000
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_4_A2		0x7C48
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_4_A2_M		0x3FF
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_5_A2		0x7C48
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_5_A2_M		0x3FF0000
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_6_A2		0x7C4C
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_6_A2_M		0x3FF
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_7_A2		0x7C4C
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_7_A2_M		0x3FF0000
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_8_A2		0x7C50
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_8_A2_M		0x3FF
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_9_A2		0x7C50
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_9_A2_M		0x3FF0000
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_10_A2		0x7C54
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_10_A2_M		0x3FF
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_11_A2		0x7C54
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_11_A2_M		0x3FF0000
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_12_A2		0x7C58
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_12_A2_M		0x3FF
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_13_A2		0x7C58
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_13_A2_M		0x3FF0000
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_14_A2		0x7C5C
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_14_A2_M		0x3FF
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_15_A2		0x7C5C
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_15_A2_M		0x3FF0000
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_16_A2		0x7C60
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_16_A2_M		0x3FF
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_17_A2		0x7C60
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_17_A2_M		0x3FF0000
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_18_A2		0x7C64
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_18_A2_M		0x3FF
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_19_A2		0x7C64
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_19_A2_M		0x3FF0000
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_20_A2		0x7C68
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_20_A2_M		0x3FF
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_21_A2		0x7C68
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_21_A2_M		0x3FF0000
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_22_A2		0x7C6C
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_22_A2_M		0x3FF
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_23_A2		0x7C6C
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_23_A2_M		0x3FF0000
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_24_A2		0x7C70
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_24_A2_M		0x3FF
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_25_A2		0x7C70
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_25_A2_M		0x3FF0000
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_26_A2		0x7C74
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_26_A2_M		0x3FF
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_27_A2		0x7C74
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_27_A2_M		0x3FF0000
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_28_A2		0x7C78
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_28_A2_M		0x3FF
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_29_A2		0x7C78
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_29_A2_M		0x3FF0000
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_30_A2		0x7C7C
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_30_A2_M		0x3FF
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_31_A2		0x7C7C
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_31_A2_M		0x3FF0000
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_32_A2		0x7C80
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_32_A2_M		0x3FF
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_33_A2		0x7C80
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_33_A2_M		0x3FF0000
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_34_A2		0x7C84
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_34_A2_M		0x3FF
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_35_A2		0x7C84
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_35_A2_M		0x3FF0000
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_36_A2		0x7C88
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_36_A2_M		0x3FF
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_37_A2		0x7C88
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_37_A2_M		0x3FF0000
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_38_A2		0x7C8C
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_38_A2_M		0x3FF
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_39_A2		0x7C8C
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_39_A2_M		0x3FF0000
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_40_A2		0x7C90
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_40_A2_M		0x3FF
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_41_A2		0x7C90
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_41_A2_M		0x3FF0000
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_42_A2		0x7C94
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_42_A2_M		0x3FF
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_43_A2		0x7C94
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_43_A2_M		0x3FF0000
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_44_A2		0x7C98
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_44_A2_M		0x3FF
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_45_A2		0x7C98
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_45_A2_M		0x3FF0000
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_46_A2		0x7C9C
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_46_A2_M		0x3FF
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_47_A2		0x7C9C
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_47_A2_M		0x3FF0000
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_48_A2		0x7CA0
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_48_A2_M		0x3FF
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_49_A2		0x7CA0
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_49_A2_M		0x3FF0000
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_50_A2		0x7CA4
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_50_A2_M		0x3FF
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_51_A2		0x7CA4
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_51_A2_M		0x3FF0000
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_52_A2		0x7CA8
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_52_A2_M		0x3FF
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_53_A2		0x7CA8
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_53_A2_M		0x3FF0000
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_54_A2		0x7CAC
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_54_A2_M		0x3FF
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_55_A2		0x7CAC
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_55_A2_M		0x3FF0000
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_56_A2		0x7CB0
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_56_A2_M		0x3FF
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_57_A2		0x7CB0
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_57_A2_M		0x3FF0000
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_58_A2		0x7CB4
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_58_A2_M		0x3FF
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_59_A2		0x7CB4
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_59_A2_M		0x3FF0000
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_60_A2		0x7CB8
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_60_A2_M		0x3FF
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_61_A2		0x7CB8
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_61_A2_M		0x3FF0000
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_62_A2		0x7CBC
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_62_A2_M		0x3FF
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_63_A2		0x7CBC
#define PATH1_R_TSSI_OFST_RF_GAIN_IDX_63_A2_M		0x3FF0000
#define FPGA_DC_OFST_0_A2		0xC000
#define FPGA_DC_OFST_0_A2_M		0xFFFFFFFF
#define FPGA_DC_OFST_1_A2		0xC004
#define FPGA_DC_OFST_1_A2_M		0xFFFFFFFF
#define FPGA_DC_OFST_2_A2		0xC008
#define FPGA_DC_OFST_2_A2_M		0xFFFFFFFF
#define FPGA_DC_OFST_3_A2		0xC00C
#define FPGA_DC_OFST_3_A2_M		0xFFFFFFFF
#define FPGA_DC_OFST_4_A2		0xC010
#define FPGA_DC_OFST_4_A2_M		0xFFFFFFFF
#define FPGA_DC_OFST_5_A2		0xC014
#define FPGA_DC_OFST_5_A2_M		0xFFFFFFFF
#define FPGA_DC_OFST_6_A2		0xC018
#define FPGA_DC_OFST_6_A2_M		0xFFFFFFFF
#define FPGA_DC_OFST_7_A2		0xC01C
#define FPGA_DC_OFST_7_A2_M		0xFFFFFFFF
#define FPGA_DC_OFST_8_A2		0xC020
#define FPGA_DC_OFST_8_A2_M		0xFFFFFFFF
#define FPGA_DC_OFST_9_A2		0xC024
#define FPGA_DC_OFST_9_A2_M		0xFFFFFFFF
#define FPGA_DC_OFST_10_A2		0xC028
#define FPGA_DC_OFST_10_A2_M		0xFFFFFFFF
#define FPGA_DC_OFST_11_A2		0xC02C
#define FPGA_DC_OFST_11_A2_M		0xFFFFFFFF
#define FPGA_DC_OFST_12_A2		0xC030
#define FPGA_DC_OFST_12_A2_M		0xFFFFFFFF
#define FPGA_DC_OFST_13_A2		0xC034
#define FPGA_DC_OFST_13_A2_M		0xFFFFFFFF
#define INV_TIASHRINK_A2		0xC038
#define INV_TIASHRINK_A2_M		0x1
#define STA_PW_EXT_OFST_A2		0xD200
#define STA_PW_EXT_OFST_A2_M		0x7F
#define STA_PW_DBW_NORM_EN_A2		0xD200
#define STA_PW_DBW_NORM_EN_A2_M		0x80
#define STA_PW_NTX_NORM_EN_A2		0xD200
#define STA_PW_NTX_NORM_EN_A2_M		0x100
#define USR_LIST_TBL_RA_A2		0xD800
#define USR_LIST_TBL_RA_A2_M		0x7F
#define BF_1STS_PATH_EN_A2		0xD800
#define BF_1STS_PATH_EN_A2_M		0x780
#define BF_2STS_PATH_EN_A2		0xD800
#define BF_2STS_PATH_EN_A2_M		0x7800
#define FC_PATH_EN_A2		0xD800
#define FC_PATH_EN_A2_M		0x78000
#define FORCE_MACID_ANT_PATH_EN_VAL_A2		0xD800
#define FORCE_MACID_ANT_PATH_EN_VAL_A2_M		0x780000
#define GRP_1TX_PATH_EN_A2		0xD800
#define GRP_1TX_PATH_EN_A2_M		0x7800000
#define GRP_2TX_PATH_EN_A2		0xD800
#define GRP_2TX_PATH_EN_A2_M		0x78000000
#define BF_1STS_ANT_SEL_A_A2		0xD800
#define BF_1STS_ANT_SEL_A_A2_M		0x80000000
#define GRP_3TX_PATH_EN_A2		0xD804
#define GRP_3TX_PATH_EN_A2_M		0xF
#define GRP_4TX_PATH_EN_A2		0xD804
#define GRP_4TX_PATH_EN_A2_M		0xF0
#define GRP_5TX_PATH_EN_A2		0xD804
#define GRP_5TX_PATH_EN_A2_M		0xF00
#define GRP_6TX_PATH_EN_A2		0xD804
#define GRP_6TX_PATH_EN_A2_M		0xF000
#define GRP_7TX_PATH_EN_A2		0xD804
#define GRP_7TX_PATH_EN_A2_M		0xF0000
#define GRP_8TX_PATH_EN_A2		0xD804
#define GRP_8TX_PATH_EN_A2_M		0xF00000
#define HANG_PROOF_PATH_EN_A2		0xD804
#define HANG_PROOF_PATH_EN_A2_M		0xF000000
#define NORM_1STS_PATH_EN_A2		0xD804
#define NORM_1STS_PATH_EN_A2_M		0xF0000000
#define NORM_2STS_PATH_EN_A2		0xD808
#define NORM_2STS_PATH_EN_A2_M		0xF
#define RESP_1STS_PATH_EN_A2		0xD808
#define RESP_1STS_PATH_EN_A2_M		0xF0
#define RESP_2STS_PATH_EN_A2		0xD808
#define RESP_2STS_PATH_EN_A2_M		0xF00
#define BF_1STS_SPATIAL_EXPAN_NUM_A2		0xD808
#define BF_1STS_SPATIAL_EXPAN_NUM_A2_M		0x7000
#define BF_2STS_SPATIAL_EXPAN_NUM_A2		0xD808
#define BF_2STS_SPATIAL_EXPAN_NUM_A2_M		0x38000
#define FC_NTX_A2		0xD808
#define FC_NTX_A2_M		0x1C0000
#define FC_SPATIAL_EXPAN_NUM_A2		0xD808
#define FC_SPATIAL_EXPAN_NUM_A2_M		0xE00000
#define FORCE_MACID_ANT_SPATIAL_EXPAN_NUM_VAL_A2		0xD808
#define FORCE_MACID_ANT_SPATIAL_EXPAN_NUM_VAL_A2_M		0x7000000
#define FORCE_PAR_MODE_VAL_A2		0xD808
#define FORCE_PAR_MODE_VAL_A2_M		0x38000000
#define BF_1STS_PATH_MAP_A_A2		0xD808
#define BF_1STS_PATH_MAP_A_A2_M		0xC0000000
#define GRP_1TX_SPATIAL_EXPAN_NUM_A2		0xD80C
#define GRP_1TX_SPATIAL_EXPAN_NUM_A2_M		0x7
#define GRP_2TX_SPATIAL_EXPAN_NUM_A2		0xD80C
#define GRP_2TX_SPATIAL_EXPAN_NUM_A2_M		0x38
#define GRP_3TX_SPATIAL_EXPAN_NUM_A2		0xD80C
#define GRP_3TX_SPATIAL_EXPAN_NUM_A2_M		0x1C0
#define GRP_4TX_SPATIAL_EXPAN_NUM_A2		0xD80C
#define GRP_4TX_SPATIAL_EXPAN_NUM_A2_M		0xE00
#define GRP_5TX_SPATIAL_EXPAN_NUM_A2		0xD80C
#define GRP_5TX_SPATIAL_EXPAN_NUM_A2_M		0x7000
#define GRP_6TX_SPATIAL_EXPAN_NUM_A2		0xD80C
#define GRP_6TX_SPATIAL_EXPAN_NUM_A2_M		0x38000
#define GRP_7TX_SPATIAL_EXPAN_NUM_A2		0xD80C
#define GRP_7TX_SPATIAL_EXPAN_NUM_A2_M		0x1C0000
#define GRP_8TX_SPATIAL_EXPAN_NUM_A2		0xD80C
#define GRP_8TX_SPATIAL_EXPAN_NUM_A2_M		0xE00000
#define HANG_PROOF_SPATIAL_EXPAN_NUM_A2		0xD80C
#define HANG_PROOF_SPATIAL_EXPAN_NUM_A2_M		0x7000000
#define NORM_1STS_SPATIAL_EXPAN_NUM_A2		0xD80C
#define NORM_1STS_SPATIAL_EXPAN_NUM_A2_M		0x38000000
#define BF_1STS_PATH_MAP_B_A2		0xD80C
#define BF_1STS_PATH_MAP_B_A2_M		0xC0000000
#define NORM_2STS_SPATIAL_EXPAN_NUM_A2		0xD810
#define NORM_2STS_SPATIAL_EXPAN_NUM_A2_M		0x7
#define RESP_1STS_SPATIAL_EXPAN_NUM_A2		0xD810
#define RESP_1STS_SPATIAL_EXPAN_NUM_A2_M		0x38
#define RESP_2STS_SPATIAL_EXPAN_NUM_A2		0xD810
#define RESP_2STS_SPATIAL_EXPAN_NUM_A2_M		0x1C0
#define BF_1STS_PATH_MAP_C_A2		0xD810
#define BF_1STS_PATH_MAP_C_A2_M		0x600
#define BF_1STS_PATH_MAP_D_A2		0xD810
#define BF_1STS_PATH_MAP_D_A2_M		0x1800
#define BF_2STS_PATH_MAP_A_A2		0xD810
#define BF_2STS_PATH_MAP_A_A2_M		0x6000
#define BF_2STS_PATH_MAP_B_A2		0xD810
#define BF_2STS_PATH_MAP_B_A2_M		0x18000
#define BF_2STS_PATH_MAP_C_A2		0xD810
#define BF_2STS_PATH_MAP_C_A2_M		0x60000
#define BF_2STS_PATH_MAP_D_A2		0xD810
#define BF_2STS_PATH_MAP_D_A2_M		0x180000
#define FC_PATH_MAP_A_A2		0xD810
#define FC_PATH_MAP_A_A2_M		0x600000
#define FC_PATH_MAP_B_A2		0xD810
#define FC_PATH_MAP_B_A2_M		0x1800000
#define FC_PATH_MAP_C_A2		0xD810
#define FC_PATH_MAP_C_A2_M		0x6000000
#define FC_PATH_MAP_D_A2		0xD810
#define FC_PATH_MAP_D_A2_M		0x18000000
#define FORCE_MACID_ANT_MAP_A_VAL_A2		0xD810
#define FORCE_MACID_ANT_MAP_A_VAL_A2_M		0x60000000
#define BF_1STS_ANT_SEL_B_A2		0xD810
#define BF_1STS_ANT_SEL_B_A2_M		0x80000000
#define FORCE_MACID_ANT_MAP_B_VAL_A2		0xD814
#define FORCE_MACID_ANT_MAP_B_VAL_A2_M		0x3
#define FORCE_MACID_ANT_MAP_C_VAL_A2		0xD814
#define FORCE_MACID_ANT_MAP_C_VAL_A2_M		0xC
#define FORCE_MACID_ANT_MAP_D_VAL_A2		0xD814
#define FORCE_MACID_ANT_MAP_D_VAL_A2_M		0x30
#define GRP_1TX_PATH_MAP_A_A2		0xD814
#define GRP_1TX_PATH_MAP_A_A2_M		0xC0
#define GRP_1TX_PATH_MAP_B_A2		0xD814
#define GRP_1TX_PATH_MAP_B_A2_M		0x300
#define GRP_1TX_PATH_MAP_C_A2		0xD814
#define GRP_1TX_PATH_MAP_C_A2_M		0xC00
#define GRP_1TX_PATH_MAP_D_A2		0xD814
#define GRP_1TX_PATH_MAP_D_A2_M		0x3000
#define GRP_2TX_PATH_MAP_A_A2		0xD814
#define GRP_2TX_PATH_MAP_A_A2_M		0xC000
#define GRP_2TX_PATH_MAP_B_A2		0xD814
#define GRP_2TX_PATH_MAP_B_A2_M		0x30000
#define GRP_2TX_PATH_MAP_C_A2		0xD814
#define GRP_2TX_PATH_MAP_C_A2_M		0xC0000
#define GRP_2TX_PATH_MAP_D_A2		0xD814
#define GRP_2TX_PATH_MAP_D_A2_M		0x300000
#define GRP_3TX_PATH_MAP_A_A2		0xD814
#define GRP_3TX_PATH_MAP_A_A2_M		0xC00000
#define GRP_3TX_PATH_MAP_B_A2		0xD814
#define GRP_3TX_PATH_MAP_B_A2_M		0x3000000
#define GRP_3TX_PATH_MAP_C_A2		0xD814
#define GRP_3TX_PATH_MAP_C_A2_M		0xC000000
#define GRP_3TX_PATH_MAP_D_A2		0xD814
#define GRP_3TX_PATH_MAP_D_A2_M		0x30000000
#define GRP_4TX_PATH_MAP_A_A2		0xD814
#define GRP_4TX_PATH_MAP_A_A2_M		0xC0000000
#define GRP_4TX_PATH_MAP_B_A2		0xD818
#define GRP_4TX_PATH_MAP_B_A2_M		0x3
#define GRP_4TX_PATH_MAP_C_A2		0xD818
#define GRP_4TX_PATH_MAP_C_A2_M		0xC
#define GRP_4TX_PATH_MAP_D_A2		0xD818
#define GRP_4TX_PATH_MAP_D_A2_M		0x30
#define GRP_5TX_PATH_MAP_A_A2		0xD818
#define GRP_5TX_PATH_MAP_A_A2_M		0xC0
#define GRP_5TX_PATH_MAP_B_A2		0xD818
#define GRP_5TX_PATH_MAP_B_A2_M		0x300
#define GRP_5TX_PATH_MAP_C_A2		0xD818
#define GRP_5TX_PATH_MAP_C_A2_M		0xC00
#define GRP_5TX_PATH_MAP_D_A2		0xD818
#define GRP_5TX_PATH_MAP_D_A2_M		0x3000
#define GRP_6TX_PATH_MAP_A_A2		0xD818
#define GRP_6TX_PATH_MAP_A_A2_M		0xC000
#define GRP_6TX_PATH_MAP_B_A2		0xD818
#define GRP_6TX_PATH_MAP_B_A2_M		0x30000
#define GRP_6TX_PATH_MAP_C_A2		0xD818
#define GRP_6TX_PATH_MAP_C_A2_M		0xC0000
#define GRP_6TX_PATH_MAP_D_A2		0xD818
#define GRP_6TX_PATH_MAP_D_A2_M		0x300000
#define GRP_7TX_PATH_MAP_A_A2		0xD818
#define GRP_7TX_PATH_MAP_A_A2_M		0xC00000
#define GRP_7TX_PATH_MAP_B_A2		0xD818
#define GRP_7TX_PATH_MAP_B_A2_M		0x3000000
#define GRP_7TX_PATH_MAP_C_A2		0xD818
#define GRP_7TX_PATH_MAP_C_A2_M		0xC000000
#define GRP_7TX_PATH_MAP_D_A2		0xD818
#define GRP_7TX_PATH_MAP_D_A2_M		0x30000000
#define GRP_8TX_PATH_MAP_A_A2		0xD818
#define GRP_8TX_PATH_MAP_A_A2_M		0xC0000000
#define GRP_8TX_PATH_MAP_B_A2		0xD81C
#define GRP_8TX_PATH_MAP_B_A2_M		0x3
#define GRP_8TX_PATH_MAP_C_A2		0xD81C
#define GRP_8TX_PATH_MAP_C_A2_M		0xC
#define GRP_8TX_PATH_MAP_D_A2		0xD81C
#define GRP_8TX_PATH_MAP_D_A2_M		0x30
#define HANG_PROOF_PATH_MAP_A_A2		0xD81C
#define HANG_PROOF_PATH_MAP_A_A2_M		0xC0
#define HANG_PROOF_PATH_MAP_B_A2		0xD81C
#define HANG_PROOF_PATH_MAP_B_A2_M		0x300
#define HANG_PROOF_PATH_MAP_C_A2		0xD81C
#define HANG_PROOF_PATH_MAP_C_A2_M		0xC00
#define HANG_PROOF_PATH_MAP_D_A2		0xD81C
#define HANG_PROOF_PATH_MAP_D_A2_M		0x3000
#define NORM_1STS_PATH_MAP_A_A2		0xD81C
#define NORM_1STS_PATH_MAP_A_A2_M		0xC000
#define NORM_1STS_PATH_MAP_B_A2		0xD81C
#define NORM_1STS_PATH_MAP_B_A2_M		0x30000
#define NORM_1STS_PATH_MAP_C_A2		0xD81C
#define NORM_1STS_PATH_MAP_C_A2_M		0xC0000
#define NORM_1STS_PATH_MAP_D_A2		0xD81C
#define NORM_1STS_PATH_MAP_D_A2_M		0x300000
#define NORM_2STS_PATH_MAP_A_A2		0xD81C
#define NORM_2STS_PATH_MAP_A_A2_M		0xC00000
#define NORM_2STS_PATH_MAP_B_A2		0xD81C
#define NORM_2STS_PATH_MAP_B_A2_M		0x3000000
#define NORM_2STS_PATH_MAP_C_A2		0xD81C
#define NORM_2STS_PATH_MAP_C_A2_M		0xC000000
#define NORM_2STS_PATH_MAP_D_A2		0xD81C
#define NORM_2STS_PATH_MAP_D_A2_M		0x30000000
#define RESP_1STS_PATH_MAP_A_A2		0xD81C
#define RESP_1STS_PATH_MAP_A_A2_M		0xC0000000
#define RESP_1STS_PATH_MAP_B_A2		0xD820
#define RESP_1STS_PATH_MAP_B_A2_M		0x3
#define RESP_1STS_PATH_MAP_C_A2		0xD820
#define RESP_1STS_PATH_MAP_C_A2_M		0xC
#define RESP_1STS_PATH_MAP_D_A2		0xD820
#define RESP_1STS_PATH_MAP_D_A2_M		0x30
#define RESP_2STS_PATH_MAP_A_A2		0xD820
#define RESP_2STS_PATH_MAP_A_A2_M		0xC0
#define RESP_2STS_PATH_MAP_B_A2		0xD820
#define RESP_2STS_PATH_MAP_B_A2_M		0x300
#define RESP_2STS_PATH_MAP_C_A2		0xD820
#define RESP_2STS_PATH_MAP_C_A2_M		0xC00
#define RESP_2STS_PATH_MAP_D_A2		0xD820
#define RESP_2STS_PATH_MAP_D_A2_M		0x3000
#define BF_1STS_ANT_SEL_C_A2		0xD820
#define BF_1STS_ANT_SEL_C_A2_M		0x4000
#define BF_1STS_ANT_SEL_D_A2		0xD820
#define BF_1STS_ANT_SEL_D_A2_M		0x8000
#define BF_2STS_ANT_SEL_A_A2		0xD820
#define BF_2STS_ANT_SEL_A_A2_M		0x10000
#define BF_2STS_ANT_SEL_B_A2		0xD820
#define BF_2STS_ANT_SEL_B_A2_M		0x20000
#define BF_2STS_ANT_SEL_C_A2		0xD820
#define BF_2STS_ANT_SEL_C_A2_M		0x40000
#define BF_2STS_ANT_SEL_D_A2		0xD820
#define BF_2STS_ANT_SEL_D_A2_M		0x80000
#define BYPASS_ANT_SEL_TB_BW80P80_EN_A2		0xD820
#define BYPASS_ANT_SEL_TB_BW80P80_EN_A2_M		0x100000
#define CBW80P80_EN_A2		0xD820
#define CBW80P80_EN_A2_M		0x200000
#define CLR_PROOF_CNT_A2		0xD820
#define CLR_PROOF_CNT_A2_M		0x400000
#define FC_ANT_SEL_A_A2		0xD820
#define FC_ANT_SEL_A_A2_M		0x800000
#define FC_ANT_SEL_A_EN_A2		0xD820
#define FC_ANT_SEL_A_EN_A2_M		0x1000000
#define FC_ANT_SEL_B_A2		0xD820
#define FC_ANT_SEL_B_A2_M		0x2000000
#define FC_ANT_SEL_B_EN_A2		0xD820
#define FC_ANT_SEL_B_EN_A2_M		0x4000000
#define FC_ANT_SEL_C_A2		0xD820
#define FC_ANT_SEL_C_A2_M		0x8000000
#define FC_ANT_SEL_C_EN_A2		0xD820
#define FC_ANT_SEL_C_EN_A2_M		0x10000000
#define FC_ANT_SEL_D_A2		0xD820
#define FC_ANT_SEL_D_A2_M		0x20000000
#define FC_ANT_SEL_D_EN_A2		0xD820
#define FC_ANT_SEL_D_EN_A2_M		0x40000000
#define FC_NTX_EN_A2		0xD820
#define FC_NTX_EN_A2_M		0x80000000
#define FC_PATH_EN_EN_A2		0xD824
#define FC_PATH_EN_EN_A2_M		0x1
#define FC_PATH_MAP_A_EN_A2		0xD824
#define FC_PATH_MAP_A_EN_A2_M		0x2
#define FC_PATH_MAP_B_EN_A2		0xD824
#define FC_PATH_MAP_B_EN_A2_M		0x4
#define FC_PATH_MAP_C_EN_A2		0xD824
#define FC_PATH_MAP_C_EN_A2_M		0x8
#define FC_PATH_MAP_D_EN_A2		0xD824
#define FC_PATH_MAP_D_EN_A2_M		0x10
#define FC_SPATIAL_EXPAN_NUM_EN_A2		0xD824
#define FC_SPATIAL_EXPAN_NUM_EN_A2_M		0x20
#define FORCE_MACID_ANT_MAP_A_ON_A2		0xD824
#define FORCE_MACID_ANT_MAP_A_ON_A2_M		0x40
#define FORCE_MACID_ANT_MAP_B_ON_A2		0xD824
#define FORCE_MACID_ANT_MAP_B_ON_A2_M		0x80
#define FORCE_MACID_ANT_MAP_C_ON_A2		0xD824
#define FORCE_MACID_ANT_MAP_C_ON_A2_M		0x100
#define FORCE_MACID_ANT_MAP_D_ON_A2		0xD824
#define FORCE_MACID_ANT_MAP_D_ON_A2_M		0x200
#define FORCE_MACID_ANT_PATH_EN_ON_A2		0xD824
#define FORCE_MACID_ANT_PATH_EN_ON_A2_M		0x400
#define FORCE_MACID_ANT_SEL_A_ON_A2		0xD824
#define FORCE_MACID_ANT_SEL_A_ON_A2_M		0x800
#define FORCE_MACID_ANT_SEL_A_VAL_A2		0xD824
#define FORCE_MACID_ANT_SEL_A_VAL_A2_M		0x1000
#define FORCE_MACID_ANT_SEL_B_ON_A2		0xD824
#define FORCE_MACID_ANT_SEL_B_ON_A2_M		0x2000
#define FORCE_MACID_ANT_SEL_B_VAL_A2		0xD824
#define FORCE_MACID_ANT_SEL_B_VAL_A2_M		0x4000
#define FORCE_MACID_ANT_SEL_C_ON_A2		0xD824
#define FORCE_MACID_ANT_SEL_C_ON_A2_M		0x8000
#define FORCE_MACID_ANT_SEL_C_VAL_A2		0xD824
#define FORCE_MACID_ANT_SEL_C_VAL_A2_M		0x10000
#define FORCE_MACID_ANT_SEL_D_ON_A2		0xD824
#define FORCE_MACID_ANT_SEL_D_ON_A2_M		0x20000
#define FORCE_MACID_ANT_SEL_D_VAL_A2		0xD824
#define FORCE_MACID_ANT_SEL_D_VAL_A2_M		0x40000
#define FORCE_MACID_ANT_SPATIAL_EXPAN_NUM_ON_A2		0xD824
#define FORCE_MACID_ANT_SPATIAL_EXPAN_NUM_ON_A2_M		0x80000
#define FORCE_MACID_HANG_PROOF_EN_ON_A2		0xD824
#define FORCE_MACID_HANG_PROOF_EN_ON_A2_M		0x100000
#define FORCE_MACID_HANG_PROOF_EN_VAL_A2		0xD824
#define FORCE_MACID_HANG_PROOF_EN_VAL_A2_M		0x200000
#define FORCE_MACID_INPUT_MUMIMO_NSTS_HANG_PROOF_EN_ON_A2		0xD824
#define FORCE_MACID_INPUT_MUMIMO_NSTS_HANG_PROOF_EN_ON_A2_M		0x400000
#define FORCE_MACID_INPUT_MUMIMO_NSTS_HANG_PROOF_EN_VAL_A2		0xD824
#define FORCE_MACID_INPUT_MUMIMO_NSTS_HANG_PROOF_EN_VAL_A2_M		0x800000
#define FORCE_PAR_MODE_ON_A2		0xD824
#define FORCE_PAR_MODE_ON_A2_M		0x1000000
#define GRP_1TX_ANT_SEL_A_A2		0xD824
#define GRP_1TX_ANT_SEL_A_A2_M		0x2000000
#define GRP_1TX_ANT_SEL_B_A2		0xD824
#define GRP_1TX_ANT_SEL_B_A2_M		0x4000000
#define GRP_1TX_ANT_SEL_C_A2		0xD824
#define GRP_1TX_ANT_SEL_C_A2_M		0x8000000
#define GRP_1TX_ANT_SEL_D_A2		0xD824
#define GRP_1TX_ANT_SEL_D_A2_M		0x10000000
#define GRP_2TX_ANT_SEL_A_A2		0xD824
#define GRP_2TX_ANT_SEL_A_A2_M		0x20000000
#define GRP_2TX_ANT_SEL_B_A2		0xD824
#define GRP_2TX_ANT_SEL_B_A2_M		0x40000000
#define GRP_2TX_ANT_SEL_C_A2		0xD824
#define GRP_2TX_ANT_SEL_C_A2_M		0x80000000
#define GRP_2TX_ANT_SEL_D_A2		0xD828
#define GRP_2TX_ANT_SEL_D_A2_M		0x1
#define GRP_3TX_ANT_SEL_A_A2		0xD828
#define GRP_3TX_ANT_SEL_A_A2_M		0x2
#define GRP_3TX_ANT_SEL_B_A2		0xD828
#define GRP_3TX_ANT_SEL_B_A2_M		0x4
#define GRP_3TX_ANT_SEL_C_A2		0xD828
#define GRP_3TX_ANT_SEL_C_A2_M		0x8
#define GRP_3TX_ANT_SEL_D_A2		0xD828
#define GRP_3TX_ANT_SEL_D_A2_M		0x10
#define GRP_4TX_ANT_SEL_A_A2		0xD828
#define GRP_4TX_ANT_SEL_A_A2_M		0x20
#define GRP_4TX_ANT_SEL_B_A2		0xD828
#define GRP_4TX_ANT_SEL_B_A2_M		0x40
#define GRP_4TX_ANT_SEL_C_A2		0xD828
#define GRP_4TX_ANT_SEL_C_A2_M		0x80
#define GRP_4TX_ANT_SEL_D_A2		0xD828
#define GRP_4TX_ANT_SEL_D_A2_M		0x100
#define GRP_5TX_ANT_SEL_A_A2		0xD828
#define GRP_5TX_ANT_SEL_A_A2_M		0x200
#define GRP_5TX_ANT_SEL_B_A2		0xD828
#define GRP_5TX_ANT_SEL_B_A2_M		0x400
#define GRP_5TX_ANT_SEL_C_A2		0xD828
#define GRP_5TX_ANT_SEL_C_A2_M		0x800
#define GRP_5TX_ANT_SEL_D_A2		0xD828
#define GRP_5TX_ANT_SEL_D_A2_M		0x1000
#define GRP_6TX_ANT_SEL_A_A2		0xD828
#define GRP_6TX_ANT_SEL_A_A2_M		0x2000
#define GRP_6TX_ANT_SEL_B_A2		0xD828
#define GRP_6TX_ANT_SEL_B_A2_M		0x4000
#define GRP_6TX_ANT_SEL_C_A2		0xD828
#define GRP_6TX_ANT_SEL_C_A2_M		0x8000
#define GRP_6TX_ANT_SEL_D_A2		0xD828
#define GRP_6TX_ANT_SEL_D_A2_M		0x10000
#define GRP_7TX_ANT_SEL_A_A2		0xD828
#define GRP_7TX_ANT_SEL_A_A2_M		0x20000
#define GRP_7TX_ANT_SEL_B_A2		0xD828
#define GRP_7TX_ANT_SEL_B_A2_M		0x40000
#define GRP_7TX_ANT_SEL_C_A2		0xD828
#define GRP_7TX_ANT_SEL_C_A2_M		0x80000
#define GRP_7TX_ANT_SEL_D_A2		0xD828
#define GRP_7TX_ANT_SEL_D_A2_M		0x100000
#define GRP_8TX_ANT_SEL_A_A2		0xD828
#define GRP_8TX_ANT_SEL_A_A2_M		0x200000
#define GRP_8TX_ANT_SEL_B_A2		0xD828
#define GRP_8TX_ANT_SEL_B_A2_M		0x400000
#define GRP_8TX_ANT_SEL_C_A2		0xD828
#define GRP_8TX_ANT_SEL_C_A2_M		0x800000
#define GRP_8TX_ANT_SEL_D_A2		0xD828
#define GRP_8TX_ANT_SEL_D_A2_M		0x1000000
#define HANG_PROOF_ANT_SEL_A_A2		0xD828
#define HANG_PROOF_ANT_SEL_A_A2_M		0x2000000
#define HANG_PROOF_ANT_SEL_B_A2		0xD828
#define HANG_PROOF_ANT_SEL_B_A2_M		0x4000000
#define HANG_PROOF_ANT_SEL_C_A2		0xD828
#define HANG_PROOF_ANT_SEL_C_A2_M		0x8000000
#define HANG_PROOF_ANT_SEL_D_A2		0xD828
#define HANG_PROOF_ANT_SEL_D_A2_M		0x10000000
#define HANG_PROOF_EN_A2		0xD828
#define HANG_PROOF_EN_A2_M		0x20000000
#define HANG_PROOF_OPT_A2		0xD828
#define HANG_PROOF_OPT_A2_M		0x40000000
#define INPUT_MUMIMO_NSTS_HANG_PROOF_EN_A2		0xD828
#define INPUT_MUMIMO_NSTS_HANG_PROOF_EN_A2_M		0x80000000
#define INPUT_MUMIMO_NSTS_HANG_PROOF_OPT_A2		0xD82C
#define INPUT_MUMIMO_NSTS_HANG_PROOF_OPT_A2_M		0x1
#define N_TX_CAL_MOD_A2		0xD82C
#define N_TX_CAL_MOD_A2_M		0x2
#define N_TX_CAL_MOD_HANG_PROOF_A2		0xD82C
#define N_TX_CAL_MOD_HANG_PROOF_A2_M		0x4
#define NORM_1STS_ANT_SEL_A_A2		0xD82C
#define NORM_1STS_ANT_SEL_A_A2_M		0x8
#define NORM_1STS_ANT_SEL_B_A2		0xD82C
#define NORM_1STS_ANT_SEL_B_A2_M		0x10
#define NORM_1STS_ANT_SEL_C_A2		0xD82C
#define NORM_1STS_ANT_SEL_C_A2_M		0x20
#define NORM_1STS_ANT_SEL_D_A2		0xD82C
#define NORM_1STS_ANT_SEL_D_A2_M		0x40
#define NORM_2STS_ANT_SEL_A_A2		0xD82C
#define NORM_2STS_ANT_SEL_A_A2_M		0x80
#define NORM_2STS_ANT_SEL_B_A2		0xD82C
#define NORM_2STS_ANT_SEL_B_A2_M		0x100
#define NORM_2STS_ANT_SEL_C_A2		0xD82C
#define NORM_2STS_ANT_SEL_C_A2_M		0x200
#define NORM_2STS_ANT_SEL_D_A2		0xD82C
#define NORM_2STS_ANT_SEL_D_A2_M		0x400
#define RESP_1STS_ANT_SEL_A_A2		0xD82C
#define RESP_1STS_ANT_SEL_A_A2_M		0x800
#define RESP_1STS_ANT_SEL_B_A2		0xD82C
#define RESP_1STS_ANT_SEL_B_A2_M		0x1000
#define RESP_1STS_ANT_SEL_C_A2		0xD82C
#define RESP_1STS_ANT_SEL_C_A2_M		0x2000
#define RESP_1STS_ANT_SEL_D_A2		0xD82C
#define RESP_1STS_ANT_SEL_D_A2_M		0x4000
#define RESP_2STS_ANT_SEL_A_A2		0xD82C
#define RESP_2STS_ANT_SEL_A_A2_M		0x8000
#define RESP_2STS_ANT_SEL_B_A2		0xD82C
#define RESP_2STS_ANT_SEL_B_A2_M		0x10000
#define RESP_2STS_ANT_SEL_C_A2		0xD82C
#define RESP_2STS_ANT_SEL_C_A2_M		0x20000
#define RESP_2STS_ANT_SEL_D_A2		0xD82C
#define RESP_2STS_ANT_SEL_D_A2_M		0x40000
#define USR_LIST_TBL_RD_A2		0xD82C
#define USR_LIST_TBL_RD_A2_M		0x80000
#define FORCE_PWUL_RPL_UP_VAL_A2		0xD830
#define FORCE_PWUL_RPL_UP_VAL_A2_M		0x1FF
#define FORCE_PWUL_RPL_VAL_A2		0xD830
#define FORCE_PWUL_RPL_VAL_A2_M		0x3FE00
#define FORCE_PWCOM_RU_ALLOC_VAL_A2		0xD830
#define FORCE_PWCOM_RU_ALLOC_VAL_A2_M		0x3FC0000
#define FORCE_PWSR_TXPW_PD_VAL_A2		0xD830
#define FORCE_PWSR_TXPW_PD_VAL_A2_M		0xFC000000
#define FORCE_PWRU_CH20_WITH_DATA_VAL_A2		0xD834
#define FORCE_PWRU_CH20_WITH_DATA_VAL_A2_M		0xFF
#define FORCE_PWCOM_MACID_VAL_A2		0xD834
#define FORCE_PWCOM_MACID_VAL_A2_M		0x7F00
#define FORCE_PWUL_TAR_RSSI_VAL_A2		0xD834
#define FORCE_PWUL_TAR_RSSI_VAL_A2_M		0x3F8000
#define FORCE_PWSR_TXPW_TOLER_VAL_A2		0xD834
#define FORCE_PWSR_TXPW_TOLER_VAL_A2_M		0xFC00000
#define DBG_ANT_SEL_A2		0xD834
#define DBG_ANT_SEL_A2_M		0xF0000000
#define FORCE_PWUL_AP_TX_PW_VAL_A2		0xD838
#define FORCE_PWUL_AP_TX_PW_VAL_A2_M		0x3F
#define FORCE_PWCOM_MCS_VAL_A2		0xD838
#define FORCE_PWCOM_MCS_VAL_A2_M		0x7C0
#define FORCE_OUT_PWCOM_MAX_MCS_VAL_A2		0xD838
#define FORCE_OUT_PWCOM_MAX_MCS_VAL_A2_M		0x7800
#define FORCE_PWCOM_PPDU_TYPE_VAL_A2		0xD838
#define FORCE_PWCOM_PPDU_TYPE_VAL_A2_M		0x78000
#define FORCE_PWCOM_TXSC_VAL_A2		0xD838
#define FORCE_PWCOM_TXSC_VAL_A2_M		0x780000
#define FORCE_MACID_PW_MODE_VAL_A2		0xD838
#define FORCE_MACID_PW_MODE_VAL_A2_M		0x3800000
#define FORCE_PWANT_NSTS_VAL_A2		0xD838
#define FORCE_PWANT_NSTS_VAL_A2_M		0x1C000000
#define FORCE_PWCOM_VAL_A2		0xD838
#define FORCE_PWCOM_VAL_A2_M		0xE0000000
#define FORCE_PWRU_GRP_NTX_VAL_A2		0xD83C
#define FORCE_PWRU_GRP_NTX_VAL_A2_M		0x7
#define FORCE_PWCOM_CBW_IDX_VAL_A2		0xD83C
#define FORCE_PWCOM_CBW_IDX_VAL_A2_M		0x18
#define FORCE_PWCOM_DBW_IDX_VAL_A2		0xD83C
#define FORCE_PWCOM_DBW_IDX_VAL_A2_M		0x60
#define FORCE_PWCOM_PRECODING_MODE_IDX_VAL_A2		0xD83C
#define FORCE_PWCOM_PRECODING_MODE_IDX_VAL_A2_M		0x180
#define BT_GNT_RX_FORCE_OFF_A2		0xD83C
#define BT_GNT_RX_FORCE_OFF_A2_M		0x200
#define BT_GNT_RX_VAL_A2		0xD83C
#define BT_GNT_RX_VAL_A2_M		0x400
#define BT_GNT_TX_FORCE_OFF_A2		0xD83C
#define BT_GNT_TX_FORCE_OFF_A2_M		0x800
#define BT_GNT_TX_VAL_A2		0xD83C
#define BT_GNT_TX_VAL_A2_M		0x1000
#define BT_GNT_WL_FORCE_OFF_A2		0xD83C
#define BT_GNT_WL_FORCE_OFF_A2_M		0x2000
#define BT_GNT_WL_VAL_A2		0xD83C
#define BT_GNT_WL_VAL_A2_M		0x4000
#define ANT_SEL_DBG_EN_A2		0xD83C
#define ANT_SEL_DBG_EN_A2_M		0x8000
#define CLR_ANT_SET_A2		0xD83C
#define CLR_ANT_SET_A2_M		0x10000
#define FORCE_CCA_TH_ALLOW_ON_A2		0xD83C
#define FORCE_CCA_TH_ALLOW_ON_A2_M		0x20000
#define FORCE_CCA_TH_ALLOW_VAL_A2		0xD83C
#define FORCE_CCA_TH_ALLOW_VAL_A2_M		0x40000
#define FORCE_MACID_CCA_TH_ALLOW_ON_A2		0xD83C
#define FORCE_MACID_CCA_TH_ALLOW_ON_A2_M		0x80000
#define FORCE_MACID_CCA_TH_ALLOW_VAL_A2		0xD83C
#define FORCE_MACID_CCA_TH_ALLOW_VAL_A2_M		0x100000
#define FORCE_MACID_MUMIMO_EN_ON_A2		0xD83C
#define FORCE_MACID_MUMIMO_EN_ON_A2_M		0x200000
#define FORCE_MACID_MUMIMO_EN_VAL_A2		0xD83C
#define FORCE_MACID_MUMIMO_EN_VAL_A2_M		0x400000
#define FORCE_MACID_NDP_EN_ON_A2		0xD83C
#define FORCE_MACID_NDP_EN_ON_A2_M		0x800000
#define FORCE_MACID_NDP_EN_VAL_A2		0xD83C
#define FORCE_MACID_NDP_EN_VAL_A2_M		0x1000000
#define FORCE_MACID_NORM_EN_ON_A2		0xD83C
#define FORCE_MACID_NORM_EN_ON_A2_M		0x2000000
#define FORCE_MACID_NORM_EN_VAL_A2		0xD83C
#define FORCE_MACID_NORM_EN_VAL_A2_M		0x4000000
#define FORCE_MACID_PW_MODE_ON_A2		0xD83C
#define FORCE_MACID_PW_MODE_ON_A2_M		0x8000000
#define FORCE_MACID_RESP_EN_ON_A2		0xD83C
#define FORCE_MACID_RESP_EN_ON_A2_M		0x10000000
#define FORCE_MACID_RESP_EN_VAL_A2		0xD83C
#define FORCE_MACID_RESP_EN_VAL_A2_M		0x20000000
#define FORCE_MACID_TXBF_EN_ON_A2		0xD83C
#define FORCE_MACID_TXBF_EN_ON_A2_M		0x40000000
#define FORCE_MACID_TXBF_EN_VAL_A2		0xD83C
#define FORCE_MACID_TXBF_EN_VAL_A2_M		0x80000000
#define FORCE_OUT_PWCOM_MAX_MCS_ON_A2		0xD840
#define FORCE_OUT_PWCOM_MAX_MCS_ON_A2_M		0x1
#define FORCE_PWANT_ACTIVE_TX_EN_ON_A2		0xD840
#define FORCE_PWANT_ACTIVE_TX_EN_ON_A2_M		0x2
#define FORCE_PWANT_ACTIVE_TX_EN_VAL_A2		0xD840
#define FORCE_PWANT_ACTIVE_TX_EN_VAL_A2_M		0x4
#define FORCE_PWANT_NDP_EN_ON_A2		0xD840
#define FORCE_PWANT_NDP_EN_ON_A2_M		0x8
#define FORCE_PWANT_NDP_EN_VAL_A2		0xD840
#define FORCE_PWANT_NDP_EN_VAL_A2_M		0x10
#define FORCE_PWANT_NSTS_ON_A2		0xD840
#define FORCE_PWANT_NSTS_ON_A2_M		0x20
#define FORCE_PWCOM_CBW_IDX_ON_A2		0xD840
#define FORCE_PWCOM_CBW_IDX_ON_A2_M		0x40
#define FORCE_PWCOM_ON_A2		0xD840
#define FORCE_PWCOM_ON_A2_M		0x80
#define FORCE_PWCOM_REQ_ON_A2		0xD840
#define FORCE_PWCOM_REQ_ON_A2_M		0x100
#define FORCE_PWCOM_REQ_VAL_A2		0xD840
#define FORCE_PWCOM_REQ_VAL_A2_M		0x200
#define FORCE_PWCOM_DBW_IDX_ON_A2		0xD840
#define FORCE_PWCOM_DBW_IDX_ON_A2_M		0x400
#define FORCE_PWCOM_DCM_ON_A2		0xD840
#define FORCE_PWCOM_DCM_ON_A2_M		0x800
#define FORCE_PWCOM_DCM_VAL_A2		0xD840
#define FORCE_PWCOM_DCM_VAL_A2_M		0x1000
#define FORCE_PWCOM_MACID_ON_A2		0xD840
#define FORCE_PWCOM_MACID_ON_A2_M		0x2000
#define FORCE_PWCOM_MCS_ON_A2		0xD840
#define FORCE_PWCOM_MCS_ON_A2_M		0x4000
#define FORCE_PWCOM_PPDU_TYPE_ON_A2		0xD840
#define FORCE_PWCOM_PPDU_TYPE_ON_A2_M		0x8000
#define FORCE_PWCOM_PRECODING_MODE_IDX_ON_A2		0xD840
#define FORCE_PWCOM_PRECODING_MODE_IDX_ON_A2_M		0x10000
#define FORCE_PWCOM_RU_ALLOC_ON_A2		0xD840
#define FORCE_PWCOM_RU_ALLOC_ON_A2_M		0x20000
#define FORCE_PWCOM_RX_LTE_ON_A2		0xD840
#define FORCE_PWCOM_RX_LTE_ON_A2_M		0x40000
#define FORCE_PWCOM_RX_LTE_VAL_A2		0xD840
#define FORCE_PWCOM_RX_LTE_VAL_A2_M		0x80000
#define FORCE_PWCOM_STBC_EN_ON_A2		0xD840
#define FORCE_PWCOM_STBC_EN_ON_A2_M		0x100000
#define FORCE_PWCOM_STBC_EN_VAL_A2		0xD840
#define FORCE_PWCOM_STBC_EN_VAL_A2_M		0x200000
#define FORCE_PWCOM_TXSC_ON_A2		0xD840
#define FORCE_PWCOM_TXSC_ON_A2_M		0x400000
#define FORCE_PWRU_CH20_WITH_DATA_ON_A2		0xD840
#define FORCE_PWRU_CH20_WITH_DATA_ON_A2_M		0x800000
#define FORCE_PWRU_GRP_NTX_ON_A2		0xD840
#define FORCE_PWRU_GRP_NTX_ON_A2_M		0x1000000
#define FORCE_PWSR_TXPW_PD_ON_A2		0xD840
#define FORCE_PWSR_TXPW_PD_ON_A2_M		0x2000000
#define FORCE_PWSR_TXPW_TOLER_ON_A2		0xD840
#define FORCE_PWSR_TXPW_TOLER_ON_A2_M		0x4000000
#define FORCE_PWTSSI_FAST_MODE_EN_ON_A2		0xD840
#define FORCE_PWTSSI_FAST_MODE_EN_ON_A2_M		0x8000000
#define FORCE_PWTSSI_FAST_MODE_EN_VAL_A2		0xD840
#define FORCE_PWTSSI_FAST_MODE_EN_VAL_A2_M		0x10000000
#define FORCE_PWUL_AP_TX_PW_ON_A2		0xD840
#define FORCE_PWUL_AP_TX_PW_ON_A2_M		0x20000000
#define FORCE_PWUL_RPL_ON_A2		0xD840
#define FORCE_PWUL_RPL_ON_A2_M		0x40000000
#define FORCE_PWUL_RPL_UP_EN_ON_A2		0xD840
#define FORCE_PWUL_RPL_UP_EN_ON_A2_M		0x80000000
#define FORCE_PWUL_RPL_UP_EN_VAL_A2		0xD844
#define FORCE_PWUL_RPL_UP_EN_VAL_A2_M		0x1
#define FORCE_PWUL_RPL_UP_ON_A2		0xD844
#define FORCE_PWUL_RPL_UP_ON_A2_M		0x2
#define FORCE_PWUL_TAR_RSSI_ON_A2		0xD844
#define FORCE_PWUL_TAR_RSSI_ON_A2_M		0x4
#define HERU_CH20_WITH_DATA_FROM_F2P_DIS_A2		0xD844
#define HERU_CH20_WITH_DATA_FROM_F2P_DIS_A2_M		0x8
#define HERU_MASK_DIS_A2		0xD844
#define HERU_MASK_DIS_A2_M		0x10
#define MUMIMO_APPLY_PWLIMBF_EN_A2		0xD844
#define MUMIMO_APPLY_PWLIMBF_EN_A2_M		0x20
#define PWRU_CH20_WITH_DATA_HANG_PROOF_EN_A2		0xD844
#define PWRU_CH20_WITH_DATA_HANG_PROOF_EN_A2_M		0x40
#define SR_MCS_MASK_DIS_A2		0xD844
#define SR_MCS_MASK_DIS_A2_M		0x80
#define TSSI_MAC_PWCOM_CH20_WITH_DATA_BIT_INV_A2		0xD844
#define TSSI_MAC_PWCOM_CH20_WITH_DATA_BIT_INV_A2_M		0x100
#define TSSI_MAC_PWCOM_CH20_WITH_DATA_BIT_REV_A2		0xD844
#define TSSI_MAC_PWCOM_CH20_WITH_DATA_BIT_REV_A2_M		0x200
#define BANDEDGE_NONZERO_CFG_SBW160_0_A2		0xD908
#define BANDEDGE_NONZERO_CFG_SBW160_0_A2_M		0xFF
#define BANDEDGE_NONZERO_CFG_SBW160_1_A2		0xD908
#define BANDEDGE_NONZERO_CFG_SBW160_1_A2_M		0xFF00
#define BANDEDGE_NONZERO_CFG_SBW160_2_A2		0xD908
#define BANDEDGE_NONZERO_CFG_SBW160_2_A2_M		0xFF0000
#define BANDEDGE_NONZERO_CFG_SBW160_3_A2		0xD908
#define BANDEDGE_NONZERO_CFG_SBW160_3_A2_M		0xFF000000
#define BANDEDGE_NONZERO_CFG_SBW160_4_A2		0xD90C
#define BANDEDGE_NONZERO_CFG_SBW160_4_A2_M		0xFF
#define BANDEDGE_NONZERO_CFG_SBW160_5_A2		0xD90C
#define BANDEDGE_NONZERO_CFG_SBW160_5_A2_M		0xFF00
#define BANDEDGE_NONZERO_CFG_SBW160_6_A2		0xD90C
#define BANDEDGE_NONZERO_CFG_SBW160_6_A2_M		0xFF0000
#define BANDEDGE_NONZERO_CFG_SBW160_7_A2		0xD90C
#define BANDEDGE_NONZERO_CFG_SBW160_7_A2_M		0xFF000000
#define BANDEDGE_NONZERO_CFG_SBW20_A2		0xD910
#define BANDEDGE_NONZERO_CFG_SBW20_A2_M		0xFF
#define BANDEDGE_NONZERO_CFG_SBW40_0_A2		0xD910
#define BANDEDGE_NONZERO_CFG_SBW40_0_A2_M		0xFF00
#define BANDEDGE_NONZERO_CFG_SBW40_1_A2		0xD910
#define BANDEDGE_NONZERO_CFG_SBW40_1_A2_M		0xFF0000
#define BANDEDGE_NONZERO_CFG_SBW80_0_A2		0xD910
#define BANDEDGE_NONZERO_CFG_SBW80_0_A2_M		0xFF000000
#define BANDEDGE_NONZERO_CFG_SBW80_1_A2		0xD914
#define BANDEDGE_NONZERO_CFG_SBW80_1_A2_M		0xFF
#define BANDEDGE_NONZERO_CFG_SBW80_2_A2		0xD914
#define BANDEDGE_NONZERO_CFG_SBW80_2_A2_M		0xFF00
#define BANDEDGE_NONZERO_CFG_SBW80_3_A2		0xD914
#define BANDEDGE_NONZERO_CFG_SBW80_3_A2_M		0xFF0000
#define BANDEDGE_ZERO_CFG_SBW160_0_A2		0xD914
#define BANDEDGE_ZERO_CFG_SBW160_0_A2_M		0xFF000000
#define BANDEDGE_ZERO_CFG_SBW160_1_A2		0xD918
#define BANDEDGE_ZERO_CFG_SBW160_1_A2_M		0xFF
#define BANDEDGE_ZERO_CFG_SBW160_2_A2		0xD918
#define BANDEDGE_ZERO_CFG_SBW160_2_A2_M		0xFF00
#define BANDEDGE_ZERO_CFG_SBW160_3_A2		0xD918
#define BANDEDGE_ZERO_CFG_SBW160_3_A2_M		0xFF0000
#define BANDEDGE_ZERO_CFG_SBW160_4_A2		0xD918
#define BANDEDGE_ZERO_CFG_SBW160_4_A2_M		0xFF000000
#define BANDEDGE_ZERO_CFG_SBW160_5_A2		0xD91C
#define BANDEDGE_ZERO_CFG_SBW160_5_A2_M		0xFF
#define BANDEDGE_ZERO_CFG_SBW160_6_A2		0xD91C
#define BANDEDGE_ZERO_CFG_SBW160_6_A2_M		0xFF00
#define BANDEDGE_ZERO_CFG_SBW160_7_A2		0xD91C
#define BANDEDGE_ZERO_CFG_SBW160_7_A2_M		0xFF0000
#define BANDEDGE_ZERO_CFG_SBW20_A2		0xD91C
#define BANDEDGE_ZERO_CFG_SBW20_A2_M		0xFF000000
#define BANDEDGE_ZERO_CFG_SBW40_0_A2		0xD920
#define BANDEDGE_ZERO_CFG_SBW40_0_A2_M		0xFF
#define BANDEDGE_ZERO_CFG_SBW40_1_A2		0xD920
#define BANDEDGE_ZERO_CFG_SBW40_1_A2_M		0xFF00
#define BANDEDGE_ZERO_CFG_SBW80_0_A2		0xD920
#define BANDEDGE_ZERO_CFG_SBW80_0_A2_M		0xFF0000
#define BANDEDGE_ZERO_CFG_SBW80_1_A2		0xD920
#define BANDEDGE_ZERO_CFG_SBW80_1_A2_M		0xFF000000
#define BANDEDGE_ZERO_CFG_SBW80_2_A2		0xD924
#define BANDEDGE_ZERO_CFG_SBW80_2_A2_M		0xFF
#define BANDEDGE_ZERO_CFG_SBW80_3_A2		0xD924
#define BANDEDGE_ZERO_CFG_SBW80_3_A2_M		0xFF00
#define BMODE_INIT_DIFF_SEG0_DB_A2		0xD924
#define BMODE_INIT_DIFF_SEG0_DB_A2_M		0xFF0000
#define BMODE_INIT_OFST_SEG0_DB_A2		0xD924
#define BMODE_INIT_OFST_SEG0_DB_A2_M		0xFF000000
#define CBW_SUB20_0_A2		0xD928
#define CBW_SUB20_0_A2_M		0xFF
#define CBW_SUB20_1_A2		0xD928
#define CBW_SUB20_1_A2_M		0xFF00
#define CBW_SUB20_2_A2		0xD928
#define CBW_SUB20_2_A2_M		0xFF0000
#define CBW_SUB20_3_A2		0xD928
#define CBW_SUB20_3_A2_M		0xFF000000
#define CBW_SUB20_4_A2		0xD92C
#define CBW_SUB20_4_A2_M		0xFF
#define CBW_SUB20_5_A2		0xD92C
#define CBW_SUB20_5_A2_M		0xFF00
#define CBW_SUB20_6_A2		0xD92C
#define CBW_SUB20_6_A2_M		0xFF0000
#define CBW_SUB20_7_A2		0xD92C
#define CBW_SUB20_7_A2_M		0xFF000000
#define CH_COMB_COMMON_DIFF_DB_A2		0xD930
#define CH_COMB_COMMON_DIFF_DB_A2_M		0xFF
#define CH_COMB_OFST_BANDEDGE_NONZERO_BW160_A2		0xD930
#define CH_COMB_OFST_BANDEDGE_NONZERO_BW160_A2_M		0xFF00
#define CH_COMB_OFST_BANDEDGE_NONZERO_BW20_A2		0xD930
#define CH_COMB_OFST_BANDEDGE_NONZERO_BW20_A2_M		0xFF0000
#define CH_COMB_OFST_BANDEDGE_NONZERO_BW40_A2		0xD930
#define CH_COMB_OFST_BANDEDGE_NONZERO_BW40_A2_M		0xFF000000
#define CH_COMB_OFST_BANDEDGE_NONZERO_BW80_A2		0xD934
#define CH_COMB_OFST_BANDEDGE_NONZERO_BW80_A2_M		0xFF
#define CH_COMB_OFST_BANDEDGE_ZERO_BW160_A2		0xD934
#define CH_COMB_OFST_BANDEDGE_ZERO_BW160_A2_M		0xFF00
#define CH_COMB_OFST_BANDEDGE_ZERO_BW20_A2		0xD934
#define CH_COMB_OFST_BANDEDGE_ZERO_BW20_A2_M		0xFF0000
#define CH_COMB_OFST_BANDEDGE_ZERO_BW40_A2		0xD934
#define CH_COMB_OFST_BANDEDGE_ZERO_BW40_A2_M		0xFF000000
#define CH_COMB_OFST_BANDEDGE_ZERO_BW80_A2		0xD938
#define CH_COMB_OFST_BANDEDGE_ZERO_BW80_A2_M		0xFF
#define F_CH20_WITH_DATA_LEGACY_VAL_A2		0xD938
#define F_CH20_WITH_DATA_LEGACY_VAL_A2_M		0xFF00
#define F_CH20_WITH_DATA_NONLEGACY_VAL_A2		0xD938
#define F_CH20_WITH_DATA_NONLEGACY_VAL_A2_M		0xFF0000
#define F_PW_OFST_OUT_SEG0_DB_A2		0xD938
#define F_PW_OFST_OUT_SEG0_DB_A2_M		0xFF000000
#define F_TSSI_DIFF_OUT_SEG0_DB_A2		0xD93C
#define F_TSSI_DIFF_OUT_SEG0_DB_A2_M		0xFF
#define HEER_INIT_DIFF_SEG0_DB_A2		0xD93C
#define HEER_INIT_DIFF_SEG0_DB_A2_M		0xFF00
#define HEER_INIT_OFST_SEG0_DB_A2		0xD93C
#define HEER_INIT_OFST_SEG0_DB_A2_M		0xFF0000
#define HEMU_INIT_DIFF_SEG0_DB_A2		0xD93C
#define HEMU_INIT_DIFF_SEG0_DB_A2_M		0xFF000000
#define HEMU_INIT_OFST_SEG0_DB_A2		0xD940
#define HEMU_INIT_OFST_SEG0_DB_A2_M		0xFF
#define HESU_INIT_DIFF_SEG0_DB_A2		0xD940
#define HESU_INIT_DIFF_SEG0_DB_A2_M		0xFF00
#define HESU_INIT_OFST_SEG0_DB_A2		0xD940
#define HESU_INIT_OFST_SEG0_DB_A2_M		0xFF0000
#define TB_INIT_DIFF_ATHESTF_SEG0_DB_A2		0xD940
#define TB_INIT_DIFF_ATHESTF_SEG0_DB_A2_M		0xFF000000
#define TB_INIT_DIFF_SEG0_DB_A2		0xD944
#define TB_INIT_DIFF_SEG0_DB_A2_M		0xFF
#define TB_INIT_OFST_ATHESTF_SEG0_DB_A2		0xD944
#define TB_INIT_OFST_ATHESTF_SEG0_DB_A2_M		0xFF00
#define TB_INIT_OFST_SEG0_DB_A2		0xD944
#define TB_INIT_OFST_SEG0_DB_A2_M		0xFF0000
#define HT_INIT_DIFF_SEG0_DB_A2		0xD944
#define HT_INIT_DIFF_SEG0_DB_A2_M		0xFF000000
#define HT_INIT_OFST_SEG0_DB_A2		0xD948
#define HT_INIT_OFST_SEG0_DB_A2_M		0xFF
#define LEGACY_INIT_DIFF_SEG0_DB_A2		0xD948
#define LEGACY_INIT_DIFF_SEG0_DB_A2_M		0xFF00
#define LEGACY_INIT_OFST_SEG0_DB_A2		0xD948
#define LEGACY_INIT_OFST_SEG0_DB_A2_M		0xFF0000
#define VHT_INIT_DIFF_SEG0_DB_A2		0xD948
#define VHT_INIT_DIFF_SEG0_DB_A2_M		0xFF000000
#define VHT_INIT_OFST_SEG0_DB_A2		0xD94C
#define VHT_INIT_OFST_SEG0_DB_A2_M		0xFF
#define TSSI_MAC_DBG_SEL_A2		0xD94C
#define TSSI_MAC_DBG_SEL_A2_M		0x3F00
#define BANDEDGE_LEGACY_RATEIDX_TH_A2		0xD94C
#define BANDEDGE_LEGACY_RATEIDX_TH_A2_M		0x3C000
#define BANDEDGE_NONLEGACY_RATEIDX_TH_A2		0xD94C
#define BANDEDGE_NONLEGACY_RATEIDX_TH_A2_M		0x3C0000
#define F_FMT_A2		0xD94C
#define F_FMT_A2_M		0x3C00000
#define F_RATE_IDX_A2		0xD94C
#define F_RATE_IDX_A2_M		0x3C000000
#define BANDEDGE_CFG_A2		0xD94C
#define BANDEDGE_CFG_A2_M		0xC0000000
#define F_TXSC_A2		0xD950
#define F_TXSC_A2_M		0xF
#define F_CBW_A2		0xD950
#define F_CBW_A2_M		0x30
#define F_DBW_A2		0xD950
#define F_DBW_A2_M		0xC0
#define F_PRECODING_MODE_IDX_A2		0xD950
#define F_PRECODING_MODE_IDX_A2_M		0x300
#define CH20_WITH_DATA_LEGACY_SWAP_A2		0xD950
#define CH20_WITH_DATA_LEGACY_SWAP_A2_M		0x400
#define CH20_WITH_DATA_NONLEGACY_SWAP_A2		0xD950
#define CH20_WITH_DATA_NONLEGACY_SWAP_A2_M		0x800
#define F_BANDEDGE_CFG_TB_EN_A2		0xD950
#define F_BANDEDGE_CFG_TB_EN_A2_M		0x1000
#define F_BANDEDGE_CFG_MU_EN_A2		0xD950
#define F_BANDEDGE_CFG_MU_EN_A2_M		0x2000
#define F_BANDEDGE_CFG_NDP_EN_A2		0xD950
#define F_BANDEDGE_CFG_NDP_EN_A2_M		0x4000
#define F_BANDEDGE_CFG_SUBF_EN_A2		0xD950
#define F_BANDEDGE_CFG_SUBF_EN_A2_M		0x8000
#define F_BANDEDGE_CFG_SUDCM_EN_A2		0xD950
#define F_BANDEDGE_CFG_SUDCM_EN_A2_M		0x10000
#define F_BANDEDGE_CFG_SUSTBC_EN_A2		0xD950
#define F_BANDEDGE_CFG_SUSTBC_EN_A2_M		0x20000
#define F_BMODE_BANDEDGE_IND_EN_A2		0xD950
#define F_BMODE_BANDEDGE_IND_EN_A2_M		0x40000
#define F_BMODE_BANDEDGE_IND_VAL_A2		0xD950
#define F_BMODE_BANDEDGE_IND_VAL_A2_M		0x80000
#define F_BMODE_BYPASS_CBW_FLTR_EN_A2		0xD950
#define F_BMODE_BYPASS_CBW_FLTR_EN_A2_M		0x100000
#define F_BMODE_BYPASS_DBW_FLTR_EN_A2		0xD950
#define F_BMODE_BYPASS_DBW_FLTR_EN_A2_M		0x200000
#define F_BMODE_DIFF_OUT_EN_A2		0xD950
#define F_BMODE_DIFF_OUT_EN_A2_M		0x400000
#define F_BMODE_OFST_OUT_EN_A2		0xD950
#define F_BMODE_OFST_OUT_EN_A2_M		0x800000
#define F_CBW_EN_A2		0xD950
#define F_CBW_EN_A2_M		0x1000000
#define F_CH20_WITH_DATA_EN_A2		0xD950
#define F_CH20_WITH_DATA_EN_A2_M		0x2000000
#define F_DBW_EN_A2		0xD950
#define F_DBW_EN_A2_M		0x4000000
#define F_FAST_MODE_COMP_INIT_EN_A2		0xD950
#define F_FAST_MODE_COMP_INIT_EN_A2_M		0x8000000
#define F_FMT_EN_A2		0xD950
#define F_FMT_EN_A2_M		0x10000000
#define F_HEER_BANDEDGE_IND_EN_A2		0xD950
#define F_HEER_BANDEDGE_IND_EN_A2_M		0x20000000
#define F_HEER_BANDEDGE_IND_VAL_A2		0xD950
#define F_HEER_BANDEDGE_IND_VAL_A2_M		0x40000000
#define F_HEER_BYPASS_CBW_FLTR_EN_A2		0xD950
#define F_HEER_BYPASS_CBW_FLTR_EN_A2_M		0x80000000
#define F_HEER_BYPASS_DBW_FLTR_EN_A2		0xD954
#define F_HEER_BYPASS_DBW_FLTR_EN_A2_M		0x1
#define F_HEER_DIFF_OUT_EN_A2		0xD954
#define F_HEER_DIFF_OUT_EN_A2_M		0x2
#define F_HEER_OFST_OUT_EN_A2		0xD954
#define F_HEER_OFST_OUT_EN_A2_M		0x4
#define F_HEMU_BANDEDGE_IND_EN_A2		0xD954
#define F_HEMU_BANDEDGE_IND_EN_A2_M		0x8
#define F_HEMU_BANDEDGE_IND_VAL_A2		0xD954
#define F_HEMU_BANDEDGE_IND_VAL_A2_M		0x10
#define F_HEMU_BYPASS_CBW_FLTR_EN_A2		0xD954
#define F_HEMU_BYPASS_CBW_FLTR_EN_A2_M		0x20
#define F_HEMU_BYPASS_DBW_FLTR_EN_A2		0xD954
#define F_HEMU_BYPASS_DBW_FLTR_EN_A2_M		0x40
#define F_HEMU_DIFF_OUT_EN_A2		0xD954
#define F_HEMU_DIFF_OUT_EN_A2_M		0x80
#define F_HEMU_OFST_OUT_EN_A2		0xD954
#define F_HEMU_OFST_OUT_EN_A2_M		0x100
#define F_HESU_BANDEDGE_IND_EN_A2		0xD954
#define F_HESU_BANDEDGE_IND_EN_A2_M		0x200
#define F_HESU_BANDEDGE_IND_VAL_A2		0xD954
#define F_HESU_BANDEDGE_IND_VAL_A2_M		0x400
#define F_HESU_BYPASS_CBW_FLTR_EN_A2		0xD954
#define F_HESU_BYPASS_CBW_FLTR_EN_A2_M		0x800
#define F_HESU_BYPASS_DBW_FLTR_EN_A2		0xD954
#define F_HESU_BYPASS_DBW_FLTR_EN_A2_M		0x1000
#define F_HESU_DIFF_OUT_EN_A2		0xD954
#define F_HESU_DIFF_OUT_EN_A2_M		0x2000
#define F_HESU_OFST_OUT_EN_A2		0xD954
#define F_HESU_OFST_OUT_EN_A2_M		0x4000
#define F_TB_BANDEDGE_IND_EN_A2		0xD954
#define F_TB_BANDEDGE_IND_EN_A2_M		0x8000
#define F_TB_BANDEDGE_IND_VAL_A2		0xD954
#define F_TB_BANDEDGE_IND_VAL_A2_M		0x10000
#define F_TB_BYPASS_CBW_FLTR_EN_A2		0xD954
#define F_TB_BYPASS_CBW_FLTR_EN_A2_M		0x20000
#define F_TB_BYPASS_DBW_FLTR_EN_A2		0xD954
#define F_TB_BYPASS_DBW_FLTR_EN_A2_M		0x40000
#define F_TB_DIFF_OUT_EN_A2		0xD954
#define F_TB_DIFF_OUT_EN_A2_M		0x80000
#define F_TB_OFST_OUT_EN_A2		0xD954
#define F_TB_OFST_OUT_EN_A2_M		0x100000
#define F_HT_BANDEDGE_IND_EN_A2		0xD954
#define F_HT_BANDEDGE_IND_EN_A2_M		0x200000
#define F_HT_BANDEDGE_IND_VAL_A2		0xD954
#define F_HT_BANDEDGE_IND_VAL_A2_M		0x400000
#define F_HT_BYPASS_CBW_FLTR_EN_A2		0xD954
#define F_HT_BYPASS_CBW_FLTR_EN_A2_M		0x800000
#define F_HT_BYPASS_DBW_FLTR_EN_A2		0xD954
#define F_HT_BYPASS_DBW_FLTR_EN_A2_M		0x1000000
#define F_HT_DIFF_OUT_EN_A2		0xD954
#define F_HT_DIFF_OUT_EN_A2_M		0x2000000
#define F_HT_OFST_OUT_EN_A2		0xD954
#define F_HT_OFST_OUT_EN_A2_M		0x4000000
#define F_IS_NDP_A2		0xD954
#define F_IS_NDP_A2_M		0x8000000
#define F_IS_NDP_EN_A2		0xD954
#define F_IS_NDP_EN_A2_M		0x10000000
#define F_IS_SU_DCM_A2		0xD954
#define F_IS_SU_DCM_A2_M		0x20000000
#define F_IS_SU_DCM_EN_A2		0xD954
#define F_IS_SU_DCM_EN_A2_M		0x40000000
#define F_IS_SU_STBC_A2		0xD954
#define F_IS_SU_STBC_A2_M		0x80000000
#define F_IS_SU_STBC_EN_A2		0xD958
#define F_IS_SU_STBC_EN_A2_M		0x1
#define F_LEGACY_BANDEDGE_IND_EN_A2		0xD958
#define F_LEGACY_BANDEDGE_IND_EN_A2_M		0x2
#define F_LEGACY_BANDEDGE_IND_VAL_A2		0xD958
#define F_LEGACY_BANDEDGE_IND_VAL_A2_M		0x4
#define F_LEGACY_BYPASS_CBW_FLTR_EN_A2		0xD958
#define F_LEGACY_BYPASS_CBW_FLTR_EN_A2_M		0x8
#define F_LEGACY_BYPASS_DBW_FLTR_EN_A2		0xD958
#define F_LEGACY_BYPASS_DBW_FLTR_EN_A2_M		0x10
#define F_LEGACY_DIFF_OUT_EN_A2		0xD958
#define F_LEGACY_DIFF_OUT_EN_A2_M		0x20
#define F_LEGACY_OFST_OUT_EN_A2		0xD958
#define F_LEGACY_OFST_OUT_EN_A2_M		0x40
#define F_PRECODING_MODE_IDX_EN_A2		0xD958
#define F_PRECODING_MODE_IDX_EN_A2_M		0x80
#define F_RATE_IDX_EN_A2		0xD958
#define F_RATE_IDX_EN_A2_M		0x100
#define F_TSSI_FAST_MODE_IDX_A2		0xD958
#define F_TSSI_FAST_MODE_IDX_A2_M		0x200
#define F_TSSI_FAST_MODE_IDX_EN_A2		0xD958
#define F_TSSI_FAST_MODE_IDX_EN_A2_M		0x400
#define F_TSSI_OUT_EN_A2		0xD958
#define F_TSSI_OUT_EN_A2_M		0x800
#define F_TXSC_EN_A2		0xD958
#define F_TXSC_EN_A2_M		0x1000
#define F_VHT_BANDEDGE_IND_EN_A2		0xD958
#define F_VHT_BANDEDGE_IND_EN_A2_M		0x2000
#define F_VHT_BANDEDGE_IND_VAL_A2		0xD958
#define F_VHT_BANDEDGE_IND_VAL_A2_M		0x4000
#define F_VHT_BYPASS_CBW_FLTR_EN_A2		0xD958
#define F_VHT_BYPASS_CBW_FLTR_EN_A2_M		0x8000
#define F_VHT_BYPASS_DBW_FLTR_EN_A2		0xD958
#define F_VHT_BYPASS_DBW_FLTR_EN_A2_M		0x10000
#define F_VHT_DIFF_OUT_EN_A2		0xD958
#define F_VHT_DIFF_OUT_EN_A2_M		0x20000
#define F_VHT_OFST_OUT_EN_A2		0xD958
#define F_VHT_OFST_OUT_EN_A2_M		0x40000
#define TB_PW_MSR_MODE_A2		0xD958
#define TB_PW_MSR_MODE_A2_M		0x80000
#define TSSI_MAC_CLR_A2		0xD958
#define TSSI_MAC_CLR_A2_M		0x100000
#define TSSI_MAC_DBG_DIS_A2		0xD958
#define TSSI_MAC_DBG_DIS_A2_M		0x200000
#define TSSI_MAC_USE_NORMAL_RATE_IDX_ONLY_A2		0xD958
#define TSSI_MAC_USE_NORMAL_RATE_IDX_ONLY_A2_M		0x400000

#endif

