{"vcs1":{"timestamp_begin":1684264635.783701502, "rt":1.31, "ut":0.35, "st":0.22}}
{"vcselab":{"timestamp_begin":1684264637.183751851, "rt":1.21, "ut":0.44, "st":0.15}}
{"link":{"timestamp_begin":1684264638.467171948, "rt":0.43, "ut":0.21, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684264635.135732009}
{"VCS_COMP_START_TIME": 1684264635.135732009}
{"VCS_COMP_END_TIME": 1684264640.435346120}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330368}}
{"stitch_vcselab": {"peak_mem": 211884}}
