set ::env(PDK) "sky130A"
set ::env(PDKPATH) "/root/.volare/sky130A"
set ::env(STD_CELL_LIBRARY) "sky130_fd_sc_hd"
set ::env(SCLPATH) "/root/.volare/sky130A/sky130_fd_sc_hd"
set ::env(DESIGN_DIR) "/openlane/designs/semi_cpu"
set ::env(DESIGN_NAME) "Main"
set ::env(VERILOG_FILES) "/openlane/designs/semi_cpu/src/Control_Unit.v /openlane/designs/semi_cpu/src/Seven_Segment_Converter.v /openlane/designs/semi_cpu/src/Instruction_Decoder.v /openlane/designs/semi_cpu/src/Register_File.v /openlane/designs/semi_cpu/src/Instruction_Memory.v /openlane/designs/semi_cpu/src/semi_cpu.v /openlane/designs/semi_cpu/src/Clock_Divider.v /openlane/designs/semi_cpu/src/ALU.v"
set ::env(CLOCK_PERIOD) "10"
set ::env(CLOCK_PORT) "clk"
set ::env(PNR_SDC_FILE) "/openlane/designs/semi_cpu/src/semi_cpu.sdc"
set ::env(PL_RANDOM_GLB_PLACEMENT) "0"
set ::env(FP_SIZING) "absolute"
set ::env(DIE_AREA) "0 0 160 240"
set ::env(RUN_LINTER) "0"
set ::env(PL_TARGET_DENSITY) "0.66"
set ::env(FP_PDN_AUTO_ADJUST) "0"
set ::env(FP_CORE_UTIL) "1"
set ::env(FP_PDN_VPITCH) "50"
set ::env(FP_PDN_HPITCH) "50"
set ::env(FP_PDN_VOFFSET) "5"
set ::env(FP_PDN_HOFFSET) "5"
set ::env(DIODE_INSERTION_STRATEGY) "3"
set ::env(//) "Technology-Specific Configs"
set ::env(FP_PIN_ORDER_CFG) "/openlane/designs/semi_cpu/pin_order.cfg"
