DesignName,DatapathDelay,logic_delay,routing_delay,DynamicPower,static_power,signal_power,logic_power,i_o_power,total_power,f7_muxes,lut_as_memory,lut_as_logic,slice_lut,lut1,lut2,lut3,lut4,lut5,lut6,lut7
fsm_1100,0.0,0.0,0.0,0.0,0.122,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0
full_adder,5.896,3.56,2.337,0.9,0.133,0.019,0.005,0.877,1.034,0.0,0.0,1.0,1.0,0.0,0.0,2.0,0.0,0.0,0.0,0.0
half_adder,5.897,3.524,2.373,0.663,0.133,0.013,0.003,0.646,0.795,0.0,0.0,1.0,1.0,0.0,2.0,0.0,0.0,0.0,0.0,0.0
mod_demod,5.009,2.708,2.301,7.901,0.161,0.218,0.0,7.668,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0
param_shift_reg,4.41,2.827,1.583,3.246,0.141,0.125,0.026,3.084,3.387,0.0,0.0,4.0,4.0,0.0,0.0,8.0,0.0,0.0,0.0,0.0
param_subtractor,7.384,4.22,3.164,5.82,0.151,0.142,0.02,5.647,5.971,0.0,0.0,8.0,8.0,0.0,8.0,0.0,0.0,0.0,0.0,0.0
seven_seg_display,6.259,3.525,2.734,1.253,0.134,0.031,0.015,1.207,1.387,0.0,0.0,3.0,3.0,0.0,0.0,0.0,5.0,0.0,0.0,0.0
true_dpram_sclk,12.33,3.882,8.448,19.487,0.262,4.69,3.954,10.519,19.748,128.0,0.0,936.0,936.0,0.0,0.0,0.0,0.0,8.0,928.0,0.0
