Running: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/in dia/Dropbox/Coaa/Assignment 8/ALU/ALUTest_isim_beh.exe -prj C:/Users/in dia/Dropbox/Coaa/Assignment 8/ALU/ALUTest_beh.prj work.ALUTest work.glbl 
ISim M.81d (signature 0x12940baa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file \"C:/Users/in dia/Dropbox/Coaa/Assignment 8/ALU/bit32Adder.v\" into library work
Analyzing Verilog file \"C:/Users/in dia/Dropbox/Coaa/Assignment 8/ALU/mux_2_1.v\" into library work
Analyzing Verilog file \"C:/Users/in dia/Dropbox/Coaa/Assignment 8/ALU/LogicUnit.v\" into library work
Analyzing Verilog file \"C:/Users/in dia/Dropbox/Coaa/Assignment 8/ALU/adder.v\" into library work
Analyzing Verilog file \"C:/Users/in dia/Dropbox/Coaa/Assignment 8/ALU/ALU.v\" into library work
Analyzing Verilog file \"C:/Users/in dia/Dropbox/Coaa/Assignment 8/ALU/ALUTest.v\" into library work
Analyzing Verilog file \"C:/Xilinx/12.4/ISE_DS/ISE//verilog/src/glbl.v\" into library work
Starting static elaboration
Completed static elaboration
Compiling module mux_2_1
Compiling module bit32Adder
Compiling module adder
Compiling module LogicUnit
Compiling module ALU
Compiling module ALUTest
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 7 Verilog Units
Built simulation executable C:/Users/in dia/Dropbox/Coaa/Assignment 8/ALU/ALUTest_isim_beh.exe
Fuse Memory Usage: 17116 KB
Fuse CPU Usage: 140 ms
