$date
	Sun Feb 15 12:42:25 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module alu_tb $end
$var wire 1 ! zero $end
$var wire 8 " result [7:0] $end
$var wire 1 # carry $end
$var reg 8 $ A [7:0] $end
$var reg 8 % B [7:0] $end
$var reg 3 & opcode [2:0] $end
$scope module uut $end
$var wire 8 ' A [7:0] $end
$var wire 8 ( B [7:0] $end
$var wire 3 ) opcode [2:0] $end
$var reg 1 # carry $end
$var reg 8 * result [7:0] $end
$var reg 1 ! zero $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111 *
b0 )
b101 (
b1010 '
b0 &
b101 %
b1010 $
0#
b1111 "
0!
$end
#10
b101 "
b101 *
b1 &
b1 )
#20
1!
b0 "
b0 *
b10 &
b10 )
#30
0!
b1111 "
b1111 *
b11 &
b11 )
#40
b100 &
b100 )
#50
b11110101 "
b11110101 *
b101 &
b101 )
#60
b10100 "
b10100 *
b110 &
b110 )
#70
b101 "
b101 *
b111 &
b111 )
#80
