// Seed: 1192139534
module module_0;
  wire id_1;
  ;
  logic [1 'b0 : -1 'b0] id_2;
  assign id_2[-1] = id_1 ^ -1;
  assign module_2.id_5 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    output wire id_2
);
  wire id_4;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_0 = 32'd96
) (
    output wor _id_0,
    input supply1 id_1,
    output tri id_2,
    output tri0 id_3,
    input tri id_4,
    input wire id_5,
    input tri0 id_6,
    output supply1 id_7,
    output tri id_8,
    input wand id_9,
    input wor id_10
);
  logic [id_0  ==  1 : -1] id_12;
  module_0 modCall_1 ();
  logic id_13;
endmodule
