{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1499688388565 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1499688388566 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 10 21:06:28 2017 " "Processing started: Mon Jul 10 21:06:28 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1499688388566 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1499688388566 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SoC_Brain -c SoC_Brain " "Command: quartus_map --read_settings_files=on --write_settings_files=off SoC_Brain -c SoC_Brain" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1499688388566 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1499688389155 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(60) " "Verilog HDL warning at FD_Register.v(60): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 60 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499688389261 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(85) " "Verilog HDL warning at FD_Register.v(85): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 85 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499688389262 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(91) " "Verilog HDL warning at FD_Register.v(91): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 91 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499688389262 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(97) " "Verilog HDL warning at FD_Register.v(97): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 97 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499688389262 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(103) " "Verilog HDL warning at FD_Register.v(103): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 103 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499688389262 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(109) " "Verilog HDL warning at FD_Register.v(109): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 109 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499688389262 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(115) " "Verilog HDL warning at FD_Register.v(115): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 115 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499688389262 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(121) " "Verilog HDL warning at FD_Register.v(121): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 121 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499688389262 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(127) " "Verilog HDL warning at FD_Register.v(127): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 127 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499688389262 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(133) " "Verilog HDL warning at FD_Register.v(133): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 133 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499688389263 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(139) " "Verilog HDL warning at FD_Register.v(139): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 139 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499688389263 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(145) " "Verilog HDL warning at FD_Register.v(145): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 145 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499688389263 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(151) " "Verilog HDL warning at FD_Register.v(151): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 151 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499688389263 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(157) " "Verilog HDL warning at FD_Register.v(157): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 157 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499688389263 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(163) " "Verilog HDL warning at FD_Register.v(163): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 163 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499688389263 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(169) " "Verilog HDL warning at FD_Register.v(169): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 169 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499688389263 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(175) " "Verilog HDL warning at FD_Register.v(175): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 175 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499688389263 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(181) " "Verilog HDL warning at FD_Register.v(181): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 181 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499688389264 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(191) " "Verilog HDL warning at FD_Register.v(191): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 191 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499688389264 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(192) " "Verilog HDL warning at FD_Register.v(192): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 192 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499688389264 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(193) " "Verilog HDL warning at FD_Register.v(193): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 193 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499688389264 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(194) " "Verilog HDL warning at FD_Register.v(194): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 194 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499688389264 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(195) " "Verilog HDL warning at FD_Register.v(195): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 195 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499688389264 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(196) " "Verilog HDL warning at FD_Register.v(196): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 196 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499688389264 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(197) " "Verilog HDL warning at FD_Register.v(197): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 197 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499688389265 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(198) " "Verilog HDL warning at FD_Register.v(198): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 198 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499688389265 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(199) " "Verilog HDL warning at FD_Register.v(199): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 199 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499688389265 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(200) " "Verilog HDL warning at FD_Register.v(200): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 200 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499688389265 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(201) " "Verilog HDL warning at FD_Register.v(201): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 201 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499688389265 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(202) " "Verilog HDL warning at FD_Register.v(202): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 202 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499688389265 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(203) " "Verilog HDL warning at FD_Register.v(203): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 203 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499688389265 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(204) " "Verilog HDL warning at FD_Register.v(204): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 204 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499688389266 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(205) " "Verilog HDL warning at FD_Register.v(205): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 205 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499688389266 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(206) " "Verilog HDL warning at FD_Register.v(206): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 206 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499688389266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fd_register.v 1 1 " "Found 1 design units, including 1 entities, in source file fd_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 FD_Register " "Found entity 1: FD_Register" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499688389269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499688389269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fd_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file fd_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 FD_Datapath " "Found entity 1: FD_Datapath" {  } { { "FD_Datapath.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499688389273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499688389273 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Controller.v(225) " "Verilog HDL warning at FD_Controller.v(225): extended using \"x\" or \"z\"" {  } { { "FD_Controller.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Controller.v" 225 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499688389276 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Controller.v(226) " "Verilog HDL warning at FD_Controller.v(226): extended using \"x\" or \"z\"" {  } { { "FD_Controller.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Controller.v" 226 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499688389277 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Controller.v(227) " "Verilog HDL warning at FD_Controller.v(227): extended using \"x\" or \"z\"" {  } { { "FD_Controller.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Controller.v" 227 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499688389277 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Controller.v(228) " "Verilog HDL warning at FD_Controller.v(228): extended using \"x\" or \"z\"" {  } { { "FD_Controller.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Controller.v" 228 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499688389277 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Controller.v(230) " "Verilog HDL warning at FD_Controller.v(230): extended using \"x\" or \"z\"" {  } { { "FD_Controller.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Controller.v" 230 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499688389277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file fd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 FD_Controller " "Found entity 1: FD_Controller" {  } { { "FD_Controller.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Controller.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499688389278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499688389278 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_AddrCal.v(27) " "Verilog HDL warning at FD_AddrCal.v(27): extended using \"x\" or \"z\"" {  } { { "FD_AddrCal.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_AddrCal.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499688389280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fd_addrcal.v 1 1 " "Found 1 design units, including 1 entities, in source file fd_addrcal.v" { { "Info" "ISGN_ENTITY_NAME" "1 FD_AddrCal " "Found entity 1: FD_AddrCal" {  } { { "FD_AddrCal.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_AddrCal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499688389281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499688389281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scoreram.v 1 1 " "Found 1 design units, including 1 entities, in source file scoreram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ScoreRAM " "Found entity 1: ScoreRAM" {  } { { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499688389286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499688389286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "customram.v 1 1 " "Found 1 design units, including 1 entities, in source file customram.v" { { "Info" "ISGN_ENTITY_NAME" "1 CustomRAM " "Found entity 1: CustomRAM" {  } { { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499688389289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499688389289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "D:/Git workspace/brainboard-fpga/RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499688389293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499688389293 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FPGA_Processing.v(381) " "Verilog HDL warning at FPGA_Processing.v(381): extended using \"x\" or \"z\"" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 381 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499688389297 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FPGA_Processing.v(383) " "Verilog HDL warning at FPGA_Processing.v(383): extended using \"x\" or \"z\"" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 383 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499688389297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_processing.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_processing.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_Processing " "Found entity 1: FPGA_Processing" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499688389299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499688389299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "D:/Git workspace/brainboard-fpga/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499688389303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499688389303 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_Processing " "Elaborating entity \"FPGA_Processing\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1499688389407 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 FPGA_Processing.v(147) " "Verilog HDL assignment warning at FPGA_Processing.v(147): truncated value with size 32 to match size of target (21)" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499688389418 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 FPGA_Processing.v(148) " "Verilog HDL assignment warning at FPGA_Processing.v(148): truncated value with size 32 to match size of target (21)" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499688389418 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 FPGA_Processing.v(149) " "Verilog HDL assignment warning at FPGA_Processing.v(149): truncated value with size 32 to match size of target (21)" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499688389418 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 FPGA_Processing.v(150) " "Verilog HDL assignment warning at FPGA_Processing.v(150): truncated value with size 32 to match size of target (21)" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499688389418 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 FPGA_Processing.v(151) " "Verilog HDL assignment warning at FPGA_Processing.v(151): truncated value with size 32 to match size of target (21)" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499688389418 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 FPGA_Processing.v(155) " "Verilog HDL assignment warning at FPGA_Processing.v(155): truncated value with size 32 to match size of target (21)" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499688389419 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 FPGA_Processing.v(156) " "Verilog HDL assignment warning at FPGA_Processing.v(156): truncated value with size 32 to match size of target (21)" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499688389419 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 FPGA_Processing.v(157) " "Verilog HDL assignment warning at FPGA_Processing.v(157): truncated value with size 32 to match size of target (21)" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499688389419 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 FPGA_Processing.v(158) " "Verilog HDL assignment warning at FPGA_Processing.v(158): truncated value with size 32 to match size of target (21)" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499688389419 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 FPGA_Processing.v(159) " "Verilog HDL assignment warning at FPGA_Processing.v(159): truncated value with size 32 to match size of target (21)" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499688389419 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 FPGA_Processing.v(180) " "Verilog HDL assignment warning at FPGA_Processing.v(180): truncated value with size 6 to match size of target (5)" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499688389419 "|FPGA_Processing"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vdd FPGA_Processing.v(339) " "Verilog HDL Always Construct warning at FPGA_Processing.v(339): variable \"vdd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 339 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1499688389419 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_IGNORED_FULL_CASE" "FPGA_Processing.v(339) " "Verilog HDL Synthesis Attribute warning at FPGA_Processing.v(339): ignoring full_case attribute on case statement with explicit default case item" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 339 0 0 } }  } 0 10766 "Verilog HDL Synthesis Attribute warning at %1!s!: ignoring full_case attribute on case statement with explicit default case item" 0 0 "Quartus II" 0 -1 1499688389420 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 FPGA_Processing.v(453) " "Verilog HDL assignment warning at FPGA_Processing.v(453): truncated value with size 9 to match size of target (8)" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499688389420 "|FPGA_Processing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "FPGA_Processing.v" "pll_inst" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688389422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "D:/Git workspace/brainboard-fpga/pll.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688389491 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "D:/Git workspace/brainboard-fpga/pll.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499688389499 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688389500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 27 " "Parameter \"clk0_divide_by\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688389500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688389500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 100 " "Parameter \"clk0_multiply_by\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688389500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688389500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688389500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688389500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688389500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688389500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688389500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688389500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688389500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688389500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688389500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688389500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688389500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688389500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688389500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688389500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688389500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688389500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688389500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688389500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688389500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688389500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688389500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688389500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688389500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688389500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688389500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688389500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688389500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688389500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688389500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688389500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688389500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688389500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688389500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688389500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688389500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688389500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688389500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688389500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688389500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688389500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688389500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688389500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688389500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688389500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688389500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688389500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688389500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688389500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688389500 ""}  } { { "pll.v" "" { Text "D:/Git workspace/brainboard-fpga/pll.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1499688389500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/Git workspace/brainboard-fpga/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499688389636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499688389636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688389652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:RAM_inst " "Elaborating entity \"RAM\" for hierarchy \"RAM:RAM_inst\"" {  } { { "FPGA_Processing.v" "RAM_inst" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688389658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:RAM_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:RAM_inst\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "altsyncram_component" { Text "D:/Git workspace/brainboard-fpga/RAM.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688389714 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:RAM_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:RAM_inst\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "" { Text "D:/Git workspace/brainboard-fpga/RAM.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499688389717 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:RAM_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:RAM_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688389717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688389717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688389717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688389717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688389717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688389717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688389717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688389717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688389717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688389717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688389717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688389717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688389717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688389717 ""}  } { { "RAM.v" "" { Text "D:/Git workspace/brainboard-fpga/RAM.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1499688389717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_59g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_59g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_59g1 " "Found entity 1: altsyncram_59g1" {  } { { "db/altsyncram_59g1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_59g1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499688389886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499688389886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_59g1 RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated " "Elaborating entity \"altsyncram_59g1\" for hierarchy \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688389887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/decode_rsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499688390011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499688390011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|decode_rsa:decode3 " "Elaborating entity \"decode_rsa\" for hierarchy \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|decode_rsa:decode3\"" {  } { { "db/altsyncram_59g1.tdf" "decode3" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_59g1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688390012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qob " "Found entity 1: mux_qob" {  } { { "db/mux_qob.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/mux_qob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499688390140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499688390140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_qob RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|mux_qob:mux2 " "Elaborating entity \"mux_qob\" for hierarchy \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|mux_qob:mux2\"" {  } { { "db/altsyncram_59g1.tdf" "mux2" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_59g1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688390141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FD_AddrCal FD_AddrCal:AddrCal_FD " "Elaborating entity \"FD_AddrCal\" for hierarchy \"FD_AddrCal:AddrCal_FD\"" {  } { { "FPGA_Processing.v" "AddrCal_FD" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688390163 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 FD_AddrCal.v(11) " "Verilog HDL assignment warning at FD_AddrCal.v(11): truncated value with size 32 to match size of target (15)" {  } { { "FD_AddrCal.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_AddrCal.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499688390168 "|FPGA_Processing|FD_AddrCal:AddrCal_FD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FD_Register FD_Register:Register_FD " "Elaborating entity \"FD_Register\" for hierarchy \"FD_Register:Register_FD\"" {  } { { "FPGA_Processing.v" "Register_FD" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688390195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FD_Datapath FD_Datapath:Datapath_FD " "Elaborating entity \"FD_Datapath\" for hierarchy \"FD_Datapath:Datapath_FD\"" {  } { { "FPGA_Processing.v" "Datapath_FD" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688390236 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 FD_Datapath.v(41) " "Verilog HDL assignment warning at FD_Datapath.v(41): truncated value with size 9 to match size of target (8)" {  } { { "FD_Datapath.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Datapath.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499688390238 "|FPGA_Processing|FD_Datapath:Datapath_FD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 FD_Datapath.v(42) " "Verilog HDL assignment warning at FD_Datapath.v(42): truncated value with size 9 to match size of target (8)" {  } { { "FD_Datapath.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Datapath.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499688390239 "|FPGA_Processing|FD_Datapath:Datapath_FD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FD_Datapath.v(364) " "Verilog HDL assignment warning at FD_Datapath.v(364): truncated value with size 32 to match size of target (1)" {  } { { "FD_Datapath.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Datapath.v" 364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499688390245 "|FPGA_Processing|FD_Datapath:Datapath_FD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CustomRAM CustomRAM:RAM_custom " "Elaborating entity \"CustomRAM\" for hierarchy \"CustomRAM:RAM_custom\"" {  } { { "FPGA_Processing.v" "RAM_custom" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688390270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CustomRAM:RAM_custom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\"" {  } { { "CustomRAM.v" "altsyncram_component" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688390283 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\"" {  } { { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499688390288 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component " "Instantiated megafunction \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688390288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688390288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688390288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688390288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688390288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688390288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688390288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688390288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688390288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688390288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688390288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688390288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688390288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688390288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688390288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688390288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688390288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688390288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688390288 ""}  } { { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1499688390288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_isn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_isn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_isn1 " "Found entity 1: altsyncram_isn1" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499688390471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499688390471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_isn1 CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated " "Elaborating entity \"altsyncram_isn1\" for hierarchy \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688390473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k8a " "Found entity 1: decode_k8a" {  } { { "db/decode_k8a.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/decode_k8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499688390601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499688390601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_k8a CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|decode_k8a:rden_decode_b " "Elaborating entity \"decode_k8a\" for hierarchy \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|decode_k8a:rden_decode_b\"" {  } { { "db/altsyncram_isn1.tdf" "rden_decode_b" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688390603 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Controller FAST_Controller " "Node instance \"Controller\" instantiates undefined entity \"FAST_Controller\"" {  } { { "FPGA_Processing.v" "Controller" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 428 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499688390610 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Git workspace/brainboard-fpga/output_files/SoC_Brain.map.smsg " "Generated suppressed messages file D:/Git workspace/brainboard-fpga/output_files/SoC_Brain.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1499688390720 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 18 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "490 " "Peak virtual memory: 490 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1499688390793 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jul 10 21:06:30 2017 " "Processing ended: Mon Jul 10 21:06:30 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1499688390793 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1499688390793 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1499688390793 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1499688390793 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 18 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 18 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1499688391435 ""}
