{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "08", "@year": "2019", "@timestamp": "2019-10-08T17:23:48.000048-04:00", "@month": "10"}, "ait:date-sort": {"@day": "01", "@year": "2015", "@month": "01"}}, "bibrecord": {"head": {"author-group": {"affiliation": {"country": "Portugal", "postal-code": "3810-193", "@afid": "60024825", "@country": "prt", "city": "Aveiro", "organization": {"$": "University of Aveiro/IEETA"}, "affiliation-id": [{"@afid": "60024825"}, {"@afid": "60079336"}]}, "author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "@type": "auth", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "@type": "auth", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}]}, "citation-title": "Hardware accelerators for data sort in all programmable systems-on-chip", "abstracts": "\u00a9 2015 AECE.1Abstract-The paper analyzes and evaluates architectures of the most efficient hardware accelerators for data sort in FPGA and all programmable systems-on-chip (such as devices from the Xilinx Zynq-7000 family). The following novel methods are proposed and discussed: 1) data sorting in hardware that is executed concurrently with getting inputs through single or multiple ports; 2) a technique allowing rational compromise between the cost and the latency of the circuit to be achieved. Both methods are targeted to hardware/software co-design and permit the best solution to be found for different requirements within pre-defined constraints. The results of experiments, implementations, and rigorous comparisons demonstrate high efficiency and broad applicability of the proposed methods for wide range of practical applications.", "citation-info": {"author-keywords": {"author-keyword": [{"$": "FPGA", "@xml:lang": "eng"}, {"$": "Parallel processing", "@xml:lang": "eng"}, {"$": "Performance and resources evaluation", "@xml:lang": "eng"}, {"$": "Sorting", "@xml:lang": "eng"}, {"$": "System-on-chip", "@xml:lang": "eng"}]}, "citation-type": {"@code": "ar"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"sourcetitle-abbrev": "Adv. Elec. Comp. Eng.", "website": {"ce:e-address": {"$": "http://www.aece.ro/displaypdf.php?year=2015&number=4&article=2", "@type": "email"}}, "@country": "rou", "translated-sourcetitle": {"$": "Advances in Electrical and Computer Engineering", "@xml:lang": "eng"}, "issn": [{"$": "18447600", "@type": "electronic"}, {"$": "15827445", "@type": "print"}], "volisspag": {"voliss": {"@volume": "15", "@issue": "4"}, "pagerange": {"@first": "9", "@last": "16"}}, "@type": "j", "publicationyear": {"@first": "2015"}, "publisher": {"affiliation": {"address-part": "Universitati 13", "postal-code": "720229", "@country": "rou", "city": "Suceava"}, "publishername": "University of Suceava"}, "sourcetitle": "Advances in Electrical and Computer Engineering", "@srcid": "18000156702", "publicationdate": {"year": "2015", "date-text": {"@xfab-added": "true", "$": "2015"}}}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "ASJC", "classification": [{"$": "1700"}, {"$": "2208"}]}, {"@type": "SUBJABBR", "classification": [{"$": "COMP"}, {"$": "ENGI"}]}]}}}, "item-info": {"copyright": {"$": "Copyright 2015 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "SNCPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "22", "@year": "2015", "@timestamp": "BST 13:14:11", "@month": "12"}}, "itemidlist": {"itemid": [{"$": "607308822", "@idtype": "PUI"}, {"$": "643225723", "@idtype": "CAR-ID"}, {"$": "2015230885", "@idtype": "SNCPX"}, {"$": "84949995957", "@idtype": "SCP"}, {"$": "84949995957", "@idtype": "SGR"}], "ce:doi": "10.4316/AECE.2015.04002"}}, "tail": {"bibliography": {"@refcount": "29", "reference": [{"ref-fulltext": "Xilinx, Inc., Zynq-7000 All Programmable SoC Technical Reference Manual, 2014. [Online]. Available: http://www.xilinx.com/support/ documentation/user_guides/ug585-Zynq-7000-TRM.pdf", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-website": {"ce:e-address": {"$": "http://www.xilinx.com/support/documentation/user_guides/ug585-Zynq-7000-TRM.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84906684989", "@idtype": "SGR"}}, "ref-text": "[Online].", "ref-authors": {"collaboration": {"@seq": "1", "ce:text": "Xilinx, Inc.", "ce:indexed-name": "Xilinx, Inc."}}, "ref-sourcetitle": "Zynq-7000 All Programmable SoC Technical Reference Manual"}}, {"ref-fulltext": "L.H. Crockett, R.A. Elliot, M.A. Enderwitz, and R.W. Stewart, The Zynq Book, University of Strathclyde, 2014.", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "refd-itemidlist": {"itemid": {"$": "84923130074", "@idtype": "SGR"}}, "ref-text": "University of Strathclyde", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "L.H.", "@_fa": "true", "ce:surname": "Crockett", "ce:indexed-name": "Crockett L.H."}, {"@seq": "2", "ce:initials": "R.A.", "@_fa": "true", "ce:surname": "Elliot", "ce:indexed-name": "Elliot R.A."}, {"@seq": "3", "ce:initials": "M.A.", "@_fa": "true", "ce:surname": "Enderwitz", "ce:indexed-name": "Enderwitz M.A."}, {"@seq": "4", "ce:initials": "R.W.", "@_fa": "true", "ce:surname": "Stewart", "ce:indexed-name": "Stewart R.W."}]}, "ref-sourcetitle": "The Zynq Book"}}, {"ref-fulltext": "L. Hao and G. Stitt, \"Bandwidth-Sensitivity-Aware Arbitration for FPGAs,\" IEEE Embedded Systems Letters, vol. 4, no. 3, 2012, pp. 73-76. doi: 10.1109/LES.2012.2209397", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "Bandwidth-Sensitivity-Aware Arbitration for FPGAs"}, "refd-itemidlist": {"itemid": {"$": "84866631052", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "4", "@issue": "3"}, "pagerange": {"@first": "73", "@last": "76"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Hao", "ce:indexed-name": "Hao L."}, {"@seq": "2", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Stitt", "ce:indexed-name": "Stitt G."}]}, "ref-sourcetitle": "IEEE Embedded Systems Letters"}}, {"ref-fulltext": "D.G. Bailey, Design for Embedded Image Processing on FPGAs, John Wiley and Sons, 2011. doi: 10.1002/9780470828519", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "refd-itemidlist": {"itemid": {"$": "84891583373", "@idtype": "SGR"}}, "ref-text": "John Wiley and Sons", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.G.", "@_fa": "true", "ce:surname": "Bailey", "ce:indexed-name": "Bailey D.G."}]}, "ref-sourcetitle": "Design for Embedded Image Processing on FPGAs"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, A. Barkalov, and L. Titarenko, Synthesis and Optimization of FPGA-based Systems, Springer, 2014. doi: 10.1007/978-3-319-04708-9", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "refd-itemidlist": {"itemid": {"$": "84903473660", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Barkalov", "ce:indexed-name": "Barkalov A."}, {"@seq": "4", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Titarenko", "ce:indexed-name": "Titarenko L."}]}, "ref-sourcetitle": "Synthesis and Optimization of FPGA-based Systems, Springer"}}, {"ref-fulltext": "A. Cristo, K. Fisher, A.J. Gualtieri, R.M. P\u00e9rez, and P. Mart\u00ednez, \"Optimization of Processor-to-Hardware Module Communications on Spaceborne Hybrid FPGA-based Architectures,\" IEEE Embedded Systems Letters, vol. 5, no. 4, 2013, pp. 77-80. doi: 10.1109/LES.2013.2286812", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "Optimization of Processor-to-Hardware Module Communications on Spaceborne Hybrid FPGA-based Architectures"}, "refd-itemidlist": {"itemid": {"$": "84889241834", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "5", "@issue": "4"}, "pagerange": {"@first": "77", "@last": "80"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Cristo", "ce:indexed-name": "Cristo A."}, {"@seq": "2", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Fisher", "ce:indexed-name": "Fisher K."}, {"@seq": "3", "ce:initials": "A.J.", "@_fa": "true", "ce:surname": "Gualtieri", "ce:indexed-name": "Gualtieri A.J."}, {"@seq": "4", "ce:initials": "R.M.", "@_fa": "true", "ce:surname": "P\u00e9rez", "ce:indexed-name": "Perez R.M."}, {"@seq": "5", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Mart\u00ednez", "ce:indexed-name": "Martinez P."}]}, "ref-sourcetitle": "IEEE Embedded Systems Letters"}}, {"ref-fulltext": "A. Canedo, H. Ludwig, and M.A. Al Faruque, \"High Communication Throughput and Low Scan Cycle Time with Multi/Many-Core Programmable Logic Controllers,\" IEEE Embedded Systems Letters, vol. 6, no. 2, 2014, pp. 21-24. doi: 10.1109/LES.2014.2299731", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "High Communication Throughput and Low Scan Cycle Time with Multi/Many-Core Programmable Logic Controllers"}, "refd-itemidlist": {"itemid": {"$": "84902190442", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "6", "@issue": "2"}, "pagerange": {"@first": "21", "@last": "24"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Canedo", "ce:indexed-name": "Canedo A."}, {"@seq": "2", "ce:initials": "H.", "@_fa": "true", "ce:surname": "Ludwig", "ce:indexed-name": "Ludwig H."}, {"@seq": "3", "ce:initials": "M.A.", "@_fa": "true", "ce:surname": "Al Faruque", "ce:indexed-name": "Al Faruque M.A."}]}, "ref-sourcetitle": "IEEE Embedded Systems Letters"}}, {"ref-fulltext": "M. Santarini, \"All Eyes on Zynq SoC for Smart Vision,\" XCell Journal, issue 83, 2013, pp. 8-15. [Online]. Available: http://www.xilinx.com/publications/archives/xcell/Xcell83.pdf", "@id": "8", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-website": {"ce:e-address": {"$": "http://www.xilinx.com/publications/archives/xcell/Xcell83.pdf", "@type": "email"}}, "ref-title": {"ref-titletext": "All Eyes on Zynq SoC for Smart Vision"}, "refd-itemidlist": {"itemid": {"$": "84924288236", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@issue": "83"}, "pagerange": {"@first": "8", "@last": "15"}}, "ref-text": "[Online].", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Santarini", "ce:indexed-name": "Santarini M."}]}, "ref-sourcetitle": "XCell Journal"}}, {"ref-fulltext": "C. Dick, \"Xilinx All Programmable Devices Enable Smarter Wireless Networks,\" XCell Journal, issue 83, 2013, pp. 16-23. [Online]. Available: http://www.xilinx.com/publications/archives/xcell/ Xcell83.pdf", "@id": "9", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-website": {"ce:e-address": {"$": "http://www.xilinx.com/publications/archives/xcell/Xcell83.pdf", "@type": "email"}}, "ref-title": {"ref-titletext": "Xilinx All Programmable Devices Enable Smarter Wireless Networks"}, "refd-itemidlist": {"itemid": {"$": "84936953687", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@issue": "83"}, "pagerange": {"@first": "16", "@last": "23"}}, "ref-text": "[Online].", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Dick", "ce:indexed-name": "Dick C."}]}, "ref-sourcetitle": "XCell Journal"}}, {"ref-fulltext": "J. Silva, V. Sklyarov, and I. Skliarova, \"Comparison of On-chip Communications in Zynq-7000 All Programmable Systems-on-Chip,\" IEEE Embedded Systems Letters, vol. 7, no. 1, 2015, pp. 31-34. doi: 10.1109/LES.2015.2399656", "@id": "10", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-title": {"ref-titletext": "Comparison of On-chip Communications in Zynq-7000 All Programmable Systems-on-Chip"}, "refd-itemidlist": {"itemid": {"$": "84924331822", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "7", "@issue": "1"}, "pagerange": {"@first": "31", "@last": "34"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Silva", "ce:indexed-name": "Silva J."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "3", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "IEEE Embedded Systems Letters"}}, {"ref-fulltext": "Xilinx, Inc., Vivado Design Suite Guides, 2015. [Online]. Available: www.xilinx.com", "@id": "11", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-website": {"ce:e-address": {"$": "www.xilinx.com", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84949977274", "@idtype": "SGR"}}, "ref-text": "[Online].", "ref-authors": {"collaboration": {"@seq": "1", "ce:text": "Xilinx, Inc.", "ce:indexed-name": "Xilinx, Inc."}}, "ref-sourcetitle": "Vivado Design Suite Guides"}}, {"ref-fulltext": "Xilinx, Inc., Zynq-7000 All Programmable SoC Software Developers Guide, 2015. [Online]. Available: http://www.xilinx.com/support/documentation/user_guides/ug821- zynq-7000-swdev.pdf", "@id": "12", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-website": {"ce:e-address": {"$": "http://www.xilinx.com/support/documentation/user_guides/ug821-zynq-7000-swdev.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84949971274", "@idtype": "SGR"}}, "ref-text": "[Online].", "ref-authors": {"collaboration": {"@seq": "1", "ce:text": "Xilinx, Inc.", "ce:indexed-name": "Xilinx, Inc."}}, "ref-sourcetitle": "Zynq-7000 All Programmable SoC Software Developers Guide"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, J. Silva, A. Rjabov, A. Sudnitson, and C. Cardoso, Hardware/Software Co-design for Programmable Systemson- Chip, TUT Press, 2014.", "@id": "13", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "refd-itemidlist": {"itemid": {"$": "84908687950", "@idtype": "SGR"}}, "ref-text": "TUT Press", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Silva", "ce:indexed-name": "Silva J."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}, {"@seq": "5", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, {"@seq": "6", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Cardoso", "ce:indexed-name": "Cardoso C."}]}, "ref-sourcetitle": "Hardware/Software Co-design for Programmable Systemson- Chip"}}, {"ref-fulltext": "Xilinx, Inc., Simple AMP Running Linux and Bare-Metal System on Both Zynq SoC Processors, 2013. [Online]. Available: http://www.xilinx.com/support/documentation/application_notes/xapp 1078-amp-linux-bare-metal.pdf", "@id": "14", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-website": {"ce:e-address": {"$": "http://www.xilinx.com/support/documentation/application_notes/xapp1078-amp-linux-bare-metal.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84936959388", "@idtype": "SGR"}}, "ref-text": "[Online].", "ref-authors": {"collaboration": {"@seq": "1", "ce:text": "Xilinx, Inc.", "ce:indexed-name": "Xilinx, Inc."}}, "ref-sourcetitle": "Simple AMP Running Linux and Bare-Metal System on Both Zynq SoC Processors"}}, {"ref-fulltext": "D.E. Knuth, The Art of Computer Programming. Sorting and Searching, vol. III, Addison-Wesley, New York 2011.", "@id": "15", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "The Art of Computer Programming"}, "refd-itemidlist": {"itemid": {"$": "0003352252", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "3"}}, "ref-text": "Addison-Wesley, New York", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.E.", "@_fa": "true", "ce:surname": "Knuth", "ce:indexed-name": "Knuth D.E."}]}, "ref-sourcetitle": "Sorting and Searching"}}, {"ref-fulltext": "R. Mueller, J. Teubner, and G. Alonso, \"Sorting Networks on FPGAs,\" The International Journal on Very Large Data Bases, vol. 21, no. 1, 2012, pp. 1-23. doi: 10.1007%2Fs00778-011-0232-z", "@id": "16", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "Sorting Networks on FPGAs"}, "refd-itemidlist": {"itemid": {"$": "84855866519", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "21", "@issue": "1"}, "pagerange": {"@first": "1", "@last": "23"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Mueller", "ce:indexed-name": "Mueller R."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Teubner", "ce:indexed-name": "Teubner J."}, {"@seq": "3", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Alonso", "ce:indexed-name": "Alonso G."}]}, "ref-sourcetitle": "The International Journal on Very Large Data Bases"}}, {"ref-fulltext": "M. Zuluada, P. Milder, and M. Puschel, \"Computer Generation of Streaming Sorting Networks,\" in Proc. 49th Design Automation Conference, San Francisco, USA, 2012, pp. 1245-1253. doi: 10.1145/2228360.2228588", "@id": "17", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "Computer Generation of Streaming Sorting Networks"}, "refd-itemidlist": {"itemid": {"$": "84863541922", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "1245", "@last": "1253"}}, "ref-text": "San Francisco, USA", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Zuluada", "ce:indexed-name": "Zuluada M."}, {"@seq": "2", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Milder", "ce:indexed-name": "Milder P."}, {"@seq": "3", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Puschel", "ce:indexed-name": "Puschel M."}]}, "ref-sourcetitle": "Proc. 49th Design Automation Conference"}}, {"ref-fulltext": "R.D. Chamberlain and N. Ganesan, \"Sorting on Architecturally Diverse Computer Systems,\" in Proc. 3rd Int. Workshop on High- Performance Reconfigurable Computing Technology and Applications, USA, 2009, pp. 39-46. doi: 10.1145/1646461.1646466", "@id": "18", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Sorting on Architecturally Diverse Computer Systems"}, "refd-itemidlist": {"itemid": {"$": "74049156403", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "39", "@last": "46"}}, "ref-text": "USA", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.D.", "@_fa": "true", "ce:surname": "Chamberlain", "ce:indexed-name": "Chamberlain R.D."}, {"@seq": "2", "ce:initials": "N.", "@_fa": "true", "ce:surname": "Ganesan", "ce:indexed-name": "Ganesan N."}]}, "ref-sourcetitle": "Proc. 3rd Int. Workshop on High- Performance Reconfigurable Computing Technology and Applications"}}, {"ref-fulltext": "D. Koch and J. Torresen, \"FPGASort: a high performance sorting architecture exploiting run-time reconfiguration on FPGAs for large problem sorting\", in Proc. 19th ACM/SIGDA Int. Symposium on Field Programmable Gate Arrays, USA, 2011, pp. 45-54. doi: 10.1145/1950413.1950427", "@id": "19", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "FPGASort: a high performance sorting architecture exploiting run-time reconfiguration on FPGAs for large problem sorting"}, "refd-itemidlist": {"itemid": {"$": "79952912515", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "45", "@last": "54"}}, "ref-text": "USA", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Koch", "ce:indexed-name": "Koch D."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Torresen", "ce:indexed-name": "Torresen J."}]}, "ref-sourcetitle": "Proc. 19th ACM/SIGDA Int. Symposium on Field Programmable Gate Arrays"}}, {"ref-fulltext": "P. Kipfer, and R. Westermann, \"Improved GPU Sorting,\" in GPU Gems 2: programming techniques for high-performance graphics and general-purpose computation, M. Pharr (ed.), 2005. [Online]. Available: http://http.developer.nvidia.com/GPUGems2/ gpugems2_chapter46.html", "@id": "20", "ref-info": {"ref-publicationyear": {"@first": "2005"}, "ref-website": {"ce:e-address": {"$": "http://http.developer.nvidia.com/GPUGems2/gpugems2_chapter46.html", "@type": "email"}}, "ref-title": {"ref-titletext": "Improved GPU Sorting"}, "refd-itemidlist": {"itemid": {"$": "33749558036", "@idtype": "SGR"}}, "ref-text": "M. Pharr (ed.), [Online].", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Kipfer", "ce:indexed-name": "Kipfer P."}, {"@seq": "2", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Westermann", "ce:indexed-name": "Westermann R."}]}, "ref-sourcetitle": "GPU Gems 2: programming techniques for high-performance graphics and general-purpose computation"}}, {"ref-fulltext": "G. Gapannini, F. Silvestri, and R. Baraglia, \"Sorting on GPU for large scale datasets: A thorough comparison,\" Information Processing and Management, vol. 48, no. 5, 2012, pp. 903-917. doi: 10.1016/j.ipm.2010.11.010", "@id": "21", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "Sorting on GPU for large scale datasets: A thorough comparison"}, "refd-itemidlist": {"itemid": {"$": "84864283922", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "48", "@issue": "5"}, "pagerange": {"@first": "903", "@last": "917"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Gapannini", "ce:indexed-name": "Gapannini G."}, {"@seq": "2", "ce:initials": "F.", "@_fa": "true", "ce:surname": "Silvestri", "ce:indexed-name": "Silvestri F."}, {"@seq": "3", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Baraglia", "ce:indexed-name": "Baraglia R."}]}, "ref-sourcetitle": "Information Processing and Management"}}, {"ref-fulltext": "C. Grozea, Z. Bankovic, and P. Laskov, \"FPGA vs. Multi-Core CPUs vs. GPUs: Hands-On Experience with a Sorting Application,\" in Facing the Multicore-Challenge, R. Keller, D. Kramer, and J.P. Weiss (eds.), Springer-Verlag, 2010, pp. 105-117. doi: 10.1007/978-3-642- 16233-6", "@id": "22", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "FPGA vs. Multi-Core CPUs vs. GPUs: Hands-On Experience with a Sorting Application"}, "refd-itemidlist": {"itemid": {"$": "78449289740", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "105", "@last": "117"}}, "ref-text": "R. Keller, D. Kramer, and J.P. Weiss (eds.), Springer-Verlag", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Grozea", "ce:indexed-name": "Grozea C."}, {"@seq": "2", "ce:initials": "Z.", "@_fa": "true", "ce:surname": "Bankovic", "ce:indexed-name": "Bankovic Z."}, {"@seq": "3", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Laskov", "ce:indexed-name": "Laskov P."}]}, "ref-sourcetitle": "Facing the Multicore-Challenge"}}, {"ref-fulltext": "M. Edahiro, \"Parallelizing fundamental algorithms such as sorting on multi-core processors for EDA acceleration,\" in Proc. 18th Asia and South Pacific Design Automation Conf., Japan, 2009, pp. 230-233. doi: 10.1109/ASPDAC.2009.4796485", "@id": "23", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Parallelizing fundamental algorithms such as sorting on multi-core processors for EDA acceleration"}, "refd-itemidlist": {"itemid": {"$": "64549087560", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "230", "@last": "233"}}, "ref-text": "Japan", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Edahiro", "ce:indexed-name": "Edahiro M."}]}, "ref-sourcetitle": "Proc. 18th Asia and South Pacific Design Automation Conf."}}, {"ref-fulltext": "K.E. Batcher, \"Sorting networks and their applications,\" in Proc. American Federation of Information Processing Societies (AFIPS) Spring Joint Computer Conf., USA, 1968, pp. 307-314. doi: 10.1145/1468075.1468121", "@id": "24", "ref-info": {"ref-publicationyear": {"@first": "1968"}, "ref-title": {"ref-titletext": "Sorting networks and their applications"}, "refd-itemidlist": {"itemid": {"$": "0000773795", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "307", "@last": "314"}}, "ref-text": "USA", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "K.E.", "@_fa": "true", "ce:surname": "Batcher", "ce:indexed-name": "Batcher K.E."}]}, "ref-sourcetitle": "Proc. American Federation of Information Processing Societies (AFIPS) Spring Joint Computer Conf."}}, {"ref-fulltext": "S.W. Al-Haj Baddar and K.E. Batcher, Designing Sorting Networks. A New Paradigm, Springer, 2011. doi: 10.1007/978-1-4614-1851-1", "@id": "25", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "Designing Sorting Networks"}, "refd-itemidlist": {"itemid": {"$": "84876816600", "@idtype": "SGR"}}, "ref-text": "Springer", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.W.", "@_fa": "true", "ce:surname": "Al-Haj Baddar", "ce:indexed-name": "Al-Haj Baddar S.W."}, {"@seq": "2", "ce:initials": "K.E.", "@_fa": "true", "ce:surname": "Batcher", "ce:indexed-name": "Batcher K.E."}]}, "ref-sourcetitle": "A New Paradigm"}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, \"High-performance implementation of regular and easily scalable sorting networks on an FPGA,\" Microprocessors and Microsystems, vol. 38, no. 5, 2014, pp. 470-484. doi: 10.1016/j.micpro.2014.03.003", "@id": "26", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "High-performance implementation of regular and easily scalable sorting networks on an FPGA"}, "refd-itemidlist": {"itemid": {"$": "84903318125", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "38", "@issue": "5"}, "pagerange": {"@first": "470", "@last": "484"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Microprocessors and Microsystems"}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, \"Fast regular circuits for network-based parallel data processing,\" Advances in Electrical and Computer Engineering, vol. 13, no. 4, 2013, pp. 47-50. doi: 10.4316/AECE.2013.04008", "@id": "27", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "Fast regular circuits for network-based parallel data processing"}, "refd-itemidlist": {"itemid": {"$": "84890199222", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "13", "@issue": "4"}, "pagerange": {"@first": "47", "@last": "50"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Advances in Electrical and Computer Engineering"}}, {"ref-fulltext": "Digilent Inc., Nexys4\u2122 FPGA board reference manual, 2013. [Online]. Available: http://www.digilentinc.com/Data/ Products/NEXYS4/Nexys4_RM_VB1_Final_3.pdf", "@id": "28", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-website": {"ce:e-address": {"$": "http://www.digilentinc.com/Data/Products/NEXYS4/Nexys4_RM_VB1_Final_3.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84949986102", "@idtype": "SGR"}}, "ref-text": "[Online].", "ref-authors": {"collaboration": {"@seq": "1", "ce:text": "Digilent Inc.", "ce:indexed-name": "Digilent Inc."}}, "ref-sourcetitle": "Nexys4\u2122 FPGA board reference manual"}}, {"ref-fulltext": "Avnet, Inc., ZedBoard Hardware User's Guide, 2014. [Online]. Available: http://zedboard.org/sites/default/files/documentations/ ZedBoard_HW_UG_v2_2.pdf", "@id": "29", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-website": {"ce:e-address": {"$": "http://zedboard.org/sites/default/files/documentations/ZedBoard_HW_UG_v2_2.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84949975759", "@idtype": "SGR"}}, "ref-text": "[Online].", "ref-authors": {"collaboration": {"@seq": "1", "ce:text": "Avnet, Inc.", "ce:indexed-name": "Avnet, Inc."}}, "ref-sourcetitle": "ZedBoard Hardware User's Guide"}}]}}}}, "affiliation": {"affiliation-city": "Aveiro", "@id": "60024825", "affilname": "Universidade de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825", "affiliation-country": "Portugal"}, "coredata": {"srctype": "j", "eid": "2-s2.0-84949995957", "dc:description": "\u00a9 2015 AECE.1Abstract-The paper analyzes and evaluates architectures of the most efficient hardware accelerators for data sort in FPGA and all programmable systems-on-chip (such as devices from the Xilinx Zynq-7000 family). The following novel methods are proposed and discussed: 1) data sorting in hardware that is executed concurrently with getting inputs through single or multiple ports; 2) a technique allowing rational compromise between the cost and the latency of the circuit to be achieved. Both methods are targeted to hardware/software co-design and permit the best solution to be found for different requirements within pre-defined constraints. The results of experiments, implementations, and rigorous comparisons demonstrate high efficiency and broad applicability of the proposed methods for wide range of practical applications.", "prism:coverDate": "2015-01-01", "prism:aggregationType": "Journal", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84949995957", "dc:creator": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60024825", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84949995957"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84949995957&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84949995957&origin=inward"}], "source-id": "18000156702", "citedby-count": "3", "prism:volume": "15", "subtype": "ar", "dc:title": "Hardware accelerators for data sort in all programmable systems-on-chip", "openaccess": "1", "prism:issn": "18447600 15827445", "prism:issueIdentifier": "4", "subtypeDescription": "Article", "prism:publicationName": "Advances in Electrical and Computer Engineering", "prism:pageRange": "9-16", "prism:endingPage": "16", "openaccessFlag": "true", "prism:doi": "10.4316/AECE.2015.04002", "prism:startingPage": "9", "dc:identifier": "SCOPUS_ID:84949995957", "dc:publisher": "University of SuceavaUniversitati 13Suceava720229"}, "idxterms": null, "language": {"@xml:lang": "eng"}, "authkeywords": {"author-keyword": [{"@_fa": "true", "$": "FPGA"}, {"@_fa": "true", "$": "Parallel processing"}, {"@_fa": "true", "$": "Performance and resources evaluation"}, {"@_fa": "true", "$": "Sorting"}, {"@_fa": "true", "$": "System-on-chip"}]}, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Computer Science (all)", "@code": "1700", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Electrical and Electronic Engineering", "@code": "2208", "@abbrev": "ENGI"}]}, "authors": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60024825", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60024825", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}]}}