module divider#(parameter div)(input clk_in, output clk_out);
	reg[31:0] counter;
	reg out;
	assign clk_out = out;
	
	always @ (posedge clk_in)
		if (counter >= div)
		  begin
			 counter = 0;
			 out = ~out;
		else
			counter = counter + 1;
endmodule
