// Seed: 199418352
module module_0;
  tri1 id_1, id_2 = id_2, id_3, id_4, id_5;
  uwire id_6;
  wire  id_7;
  tri   id_8 = 1'b0 <= id_6;
  always begin
    if (id_6)
      @(*) begin
        id_2 = 1;
        $display(id_5);
      end
    else begin
      @(posedge id_5) assume (1);
    end
  end
  assign #1 id_6 = id_6;
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    input wire id_2,
    input wand id_3,
    input tri id_4,
    input tri1 id_5,
    input wor id_6
);
  wire id_8;
  module_0();
  always disable id_9;
  wire id_10;
  wand id_11 = id_2;
endmodule
