{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 12 13:42:48 2013 " "Info: Processing started: Tue Nov 12 13:42:48 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off abc -c abc " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off abc -c abc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Info: Found design unit 1: lpm_counter0-SYN" {  } { { "lpm_counter0.vhd" "" { Text "C:/Users/MathewsXing/Desktop/abc/lpm_counter0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Info: Found entity 1: lpm_counter0" {  } { { "lpm_counter0.vhd" "" { Text "C:/Users/MathewsXing/Desktop/abc/lpm_counter0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter1-SYN " "Info: Found design unit 1: lpm_counter1-SYN" {  } { { "lpm_counter1.vhd" "" { Text "C:/Users/MathewsXing/Desktop/abc/lpm_counter1.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter1 " "Info: Found entity 1: lpm_counter1" {  } { { "lpm_counter1.vhd" "" { Text "C:/Users/MathewsXing/Desktop/abc/lpm_counter1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter2-SYN " "Info: Found design unit 1: lpm_counter2-SYN" {  } { { "lpm_counter2.vhd" "" { Text "C:/Users/MathewsXing/Desktop/abc/lpm_counter2.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter2 " "Info: Found entity 1: lpm_counter2" {  } { { "lpm_counter2.vhd" "" { Text "C:/Users/MathewsXing/Desktop/abc/lpm_counter2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_rom0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_rom0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_rom0-SYN " "Info: Found design unit 1: lpm_rom0-SYN" {  } { { "lpm_rom0.vhd" "" { Text "C:/Users/MathewsXing/Desktop/abc/lpm_rom0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom0 " "Info: Found entity 1: lpm_rom0" {  } { { "lpm_rom0.vhd" "" { Text "C:/Users/MathewsXing/Desktop/abc/lpm_rom0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "abc.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file abc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 abc " "Info: Found entity 1: abc" {  } { { "abc.bdf" "" { Schematic "C:/Users/MathewsXing/Desktop/abc/abc.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "abc " "Info: Elaborating entity \"abc\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter1 lpm_counter1:inst8 " "Info: Elaborating entity \"lpm_counter1\" for hierarchy \"lpm_counter1:inst8\"" {  } { { "abc.bdf" "inst8" { Schematic "C:/Users/MathewsXing/Desktop/abc/abc.bdf" { { 552 752 896 632 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter1:inst8\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter1:inst8\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter1.vhd" "lpm_counter_component" { Text "C:/Users/MathewsXing/Desktop/abc/lpm_counter1.vhd" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter1:inst8\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"lpm_counter1:inst8\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter1.vhd" "" { Text "C:/Users/MathewsXing/Desktop/abc/lpm_counter1.vhd" 77 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter1:inst8\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"lpm_counter1:inst8\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Info: Parameter \"lpm_width\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_counter1.vhd" "" { Text "C:/Users/MathewsXing/Desktop/abc/lpm_counter1.vhd" 77 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hth.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_hth.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hth " "Info: Found entity 1: cntr_hth" {  } { { "db/cntr_hth.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_hth.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_hth lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated " "Info: Elaborating entity \"cntr_hth\" for hierarchy \"lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/program files/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74175 74175:inst4 " "Info: Elaborating entity \"74175\" for hierarchy \"74175:inst4\"" {  } { { "abc.bdf" "inst4" { Schematic "C:/Users/MathewsXing/Desktop/abc/abc.bdf" { { 456 1016 1136 632 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74175:inst4 " "Info: Elaborated megafunction instantiation \"74175:inst4\"" {  } { { "abc.bdf" "" { Schematic "C:/Users/MathewsXing/Desktop/abc/abc.bdf" { { 456 1016 1136 632 "inst4" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom0 lpm_rom0:inst12 " "Info: Elaborating entity \"lpm_rom0\" for hierarchy \"lpm_rom0:inst12\"" {  } { { "abc.bdf" "inst12" { Schematic "C:/Users/MathewsXing/Desktop/abc/abc.bdf" { { 224 1496 1656 304 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lpm_rom0:inst12\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"lpm_rom0:inst12\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom0.vhd" "altsyncram_component" { Text "C:/Users/MathewsXing/Desktop/abc/lpm_rom0.vhd" 83 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_rom0:inst12\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"lpm_rom0:inst12\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom0.vhd" "" { Text "C:/Users/MathewsXing/Desktop/abc/lpm_rom0.vhd" 83 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_rom0:inst12\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"lpm_rom0:inst12\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sin " "Info: Parameter \"init_file\" = \"sin\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Info: Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Info: Parameter \"numwords_a\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Info: Parameter \"widthad_a\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Info: Parameter \"width_a\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_rom0.vhd" "" { Text "C:/Users/MathewsXing/Desktop/abc/lpm_rom0.vhd" 83 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9d21.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9d21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9d21 " "Info: Found entity 1: altsyncram_9d21" {  } { { "db/altsyncram_9d21.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/altsyncram_9d21.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9d21 lpm_rom0:inst12\|altsyncram:altsyncram_component\|altsyncram_9d21:auto_generated " "Info: Elaborating entity \"altsyncram_9d21\" for hierarchy \"lpm_rom0:inst12\|altsyncram:altsyncram_component\|altsyncram_9d21:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program files/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 lpm_counter0:inst " "Info: Elaborating entity \"lpm_counter0\" for hierarchy \"lpm_counter0:inst\"" {  } { { "abc.bdf" "inst" { Schematic "C:/Users/MathewsXing/Desktop/abc/abc.bdf" { { 200 752 896 280 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter0:inst\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter0:inst\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter0.vhd" "lpm_counter_component" { Text "C:/Users/MathewsXing/Desktop/abc/lpm_counter0.vhd" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter0:inst\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"lpm_counter0:inst\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter0.vhd" "" { Text "C:/Users/MathewsXing/Desktop/abc/lpm_counter0.vhd" 77 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter0:inst\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"lpm_counter0:inst\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Info: Parameter \"lpm_width\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_counter0.vhd" "" { Text "C:/Users/MathewsXing/Desktop/abc/lpm_counter0.vhd" 77 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3sh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_3sh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3sh " "Info: Found entity 1: cntr_3sh" {  } { { "db/cntr_3sh.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_3sh.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3sh lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated " "Info: Elaborating entity \"cntr_3sh\" for hierarchy \"lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/program files/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter2 lpm_counter2:inst9 " "Info: Elaborating entity \"lpm_counter2\" for hierarchy \"lpm_counter2:inst9\"" {  } { { "abc.bdf" "inst9" { Schematic "C:/Users/MathewsXing/Desktop/abc/abc.bdf" { { 216 936 1080 280 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter2:inst9\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter2:inst9\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter2.vhd" "lpm_counter_component" { Text "C:/Users/MathewsXing/Desktop/abc/lpm_counter2.vhd" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter2:inst9\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"lpm_counter2:inst9\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter2.vhd" "" { Text "C:/Users/MathewsXing/Desktop/abc/lpm_counter2.vhd" 73 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter2:inst9\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"lpm_counter2:inst9\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Info: Parameter \"lpm_width\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_counter2.vhd" "" { Text "C:/Users/MathewsXing/Desktop/abc/lpm_counter2.vhd" 73 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7dh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_7dh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7dh " "Info: Found entity 1: cntr_7dh" {  } { { "db/cntr_7dh.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_7dh.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7dh lpm_counter2:inst9\|lpm_counter:lpm_counter_component\|cntr_7dh:auto_generated " "Info: Elaborating entity \"cntr_7dh\" for hierarchy \"lpm_counter2:inst9\|lpm_counter:lpm_counter_component\|cntr_7dh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/program files/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "58 " "Info: Implemented 58 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Info: Implemented 1 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Info: Implemented 14 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "31 " "Info: Implemented 31 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "12 " "Info: Implemented 12 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "242 " "Info: Peak virtual memory: 242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 12 13:42:50 2013 " "Info: Processing ended: Tue Nov 12 13:42:50 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 12 13:42:51 2013 " "Info: Processing started: Tue Nov 12 13:42:51 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off abc -c abc " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off abc -c abc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "abc EP1C20F324C8 " "Info: Selected device EP1C20F324C8 for design \"abc\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C4F324C8 " "Info: Device EP1C4F324C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C12F324C8 " "Info: Device EP1C12F324C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ J1 " "Info: Pin ~nCSO~ is reserved at location J1" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ K6 " "Info: Pin ~ASDO~ is reserved at location K6" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 15 " "Warning: No exact pin location assignment(s) for 1 pins of 15 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M_CLK " "Info: Pin M_CLK not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { M_CLK } } } { "abc.bdf" "" { Schematic "C:/Users/MathewsXing/Desktop/abc/abc.bdf" { { 728 1328 1504 744 "M_CLK" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { M_CLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CLK Global clock in PIN J3 " "Info: Automatically promoted signal \"CLK\" to use Global clock in PIN J3" {  } { { "abc.bdf" "" { Schematic "C:/Users/MathewsXing/Desktop/abc/abc.bdf" { { 224 552 720 240 "CLK" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|cout Global clock " "Info: Automatically promoted signal \"lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|cout\" to use Global clock" {  } { { "db/cntr_3sh.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_3sh.tdf" 118 2 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|cout Global clock " "Info: Automatically promoted some destinations of signal \"lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|cout\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "M_CLK " "Info: Destination \"M_CLK\" may be non-global or may not use global clock" {  } { { "abc.bdf" "" { Schematic "C:/Users/MathewsXing/Desktop/abc/abc.bdf" { { 728 1328 1504 744 "M_CLK" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "db/cntr_hth.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_hth.tdf" 181 2 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 0 1 0 " "Info: Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 15 48 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 15 total pin(s) used --  48 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 53 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  53 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 64 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 1 52 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  52 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "memory lpm_rom0:inst12\|altsyncram:altsyncram_component\|altsyncram_9d21:auto_generated\|ram_block1a11~porta_address_reg5 memory lpm_rom0:inst12\|altsyncram:altsyncram_component\|altsyncram_9d21:auto_generated\|q_a\[11\] -4.58 ns " "Info: Slack time is -4.58 ns between source memory \"lpm_rom0:inst12\|altsyncram:altsyncram_component\|altsyncram_9d21:auto_generated\|ram_block1a11~porta_address_reg5\" and destination memory \"lpm_rom0:inst12\|altsyncram:altsyncram_component\|altsyncram_9d21:auto_generated\|q_a\[11\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.261 ns + Largest memory memory " "Info: + Largest memory to memory requirement is -0.261 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 9.310 ns   Shortest register " "Info:   Shortest clock path from clock \"CLK\" to destination register is 9.310 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK Unassigned 19 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 19; CLK Node = 'CLK'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "abc.bdf" "" { Schematic "C:/Users/MathewsXing/Desktop/abc/abc.bdf" { { 224 552 720 240 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.935 ns) 3.376 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|safe_q\[5\] 2 REG Unassigned 3 " "Info: 2: + IC(0.972 ns) + CELL(0.935 ns) = 3.376 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|safe_q\[5\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.907 ns" { CLK lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|safe_q[5] } "NODE_NAME" } } { "db/cntr_3sh.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_3sh.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.564 ns) 4.399 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|counter_cella5~COUT 3 COMB Unassigned 1 " "Info: 3: + IC(0.459 ns) + CELL(0.564 ns) = 4.399 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|counter_cella5~COUT'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.023 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|safe_q[5] lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella5~COUT } "NODE_NAME" } } { "db/cntr_3sh.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_3sh.tdf" 71 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.604 ns) 5.003 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|cout 4 COMB Unassigned 89 " "Info: 4: + IC(0.000 ns) + CELL(0.604 ns) = 5.003 ns; Loc. = Unassigned; Fanout = 89; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|cout'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.604 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella5~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|cout } "NODE_NAME" } } { "db/cntr_3sh.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_3sh.tdf" 118 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.599 ns) + CELL(0.708 ns) 9.310 ns lpm_rom0:inst12\|altsyncram:altsyncram_component\|altsyncram_9d21:auto_generated\|q_a\[11\] 5 MEM Unassigned 1 " "Info: 5: + IC(3.599 ns) + CELL(0.708 ns) = 9.310 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'lpm_rom0:inst12\|altsyncram:altsyncram_component\|altsyncram_9d21:auto_generated\|q_a\[11\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "4.307 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|cout lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[11] } "NODE_NAME" } } { "db/altsyncram_9d21.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/altsyncram_9d21.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.280 ns ( 45.97 % ) " "Info: Total cell delay = 4.280 ns ( 45.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.030 ns ( 54.03 % ) " "Info: Total interconnect delay = 5.030 ns ( 54.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "abc.bdf" "" { Schematic "C:/Users/MathewsXing/Desktop/abc/abc.bdf" { { 224 552 720 240 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 9.814 ns   Longest register " "Info:   Longest clock path from clock \"CLK\" to destination register is 9.814 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK Unassigned 19 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 19; CLK Node = 'CLK'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "abc.bdf" "" { Schematic "C:/Users/MathewsXing/Desktop/abc/abc.bdf" { { 224 552 720 240 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.935 ns) 3.376 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|safe_q\[0\] 2 REG Unassigned 3 " "Info: 2: + IC(0.972 ns) + CELL(0.935 ns) = 3.376 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|safe_q\[0\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.907 ns" { CLK lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_3sh.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_3sh.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.575 ns) 4.410 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|counter_cella0~COUTCOUT1_3 3 COMB Unassigned 2 " "Info: 3: + IC(0.459 ns) + CELL(0.575 ns) = 4.410 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|counter_cella0~COUTCOUT1_3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|safe_q[0] lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella0~COUTCOUT1_3 } "NODE_NAME" } } { "db/cntr_3sh.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_3sh.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.490 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|counter_cella1~COUTCOUT1_3 4 COMB Unassigned 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 4.490 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|counter_cella1~COUTCOUT1_3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella0~COUTCOUT1_3 lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella1~COUTCOUT1_3 } "NODE_NAME" } } { "db/cntr_3sh.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_3sh.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.570 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|counter_cella2~COUTCOUT1_3 5 COMB Unassigned 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 4.570 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|counter_cella2~COUTCOUT1_3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella1~COUTCOUT1_3 lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella2~COUTCOUT1_3 } "NODE_NAME" } } { "db/cntr_3sh.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_3sh.tdf" 47 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.258 ns) 4.828 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|counter_cella3~COUT 6 COMB Unassigned 3 " "Info: 6: + IC(0.000 ns) + CELL(0.258 ns) = 4.828 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|counter_cella3~COUT'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella2~COUTCOUT1_3 lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella3~COUT } "NODE_NAME" } } { "db/cntr_3sh.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_3sh.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 5.507 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|cout 7 COMB Unassigned 89 " "Info: 7: + IC(0.000 ns) + CELL(0.679 ns) = 5.507 ns; Loc. = Unassigned; Fanout = 89; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|cout'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella3~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|cout } "NODE_NAME" } } { "db/cntr_3sh.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_3sh.tdf" 118 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.599 ns) + CELL(0.708 ns) 9.814 ns lpm_rom0:inst12\|altsyncram:altsyncram_component\|altsyncram_9d21:auto_generated\|q_a\[11\] 8 MEM Unassigned 1 " "Info: 8: + IC(3.599 ns) + CELL(0.708 ns) = 9.814 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'lpm_rom0:inst12\|altsyncram:altsyncram_component\|altsyncram_9d21:auto_generated\|q_a\[11\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "4.307 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|cout lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[11] } "NODE_NAME" } } { "db/altsyncram_9d21.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/altsyncram_9d21.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.784 ns ( 48.75 % ) " "Info: Total cell delay = 4.784 ns ( 48.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.030 ns ( 51.25 % ) " "Info: Total interconnect delay = 5.030 ns ( 51.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "abc.bdf" "" { Schematic "C:/Users/MathewsXing/Desktop/abc/abc.bdf" { { 224 552 720 240 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 9.324 ns   Shortest register " "Info:   Shortest clock path from clock \"CLK\" to source register is 9.324 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK Unassigned 19 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 19; CLK Node = 'CLK'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "abc.bdf" "" { Schematic "C:/Users/MathewsXing/Desktop/abc/abc.bdf" { { 224 552 720 240 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.935 ns) 3.376 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|safe_q\[5\] 2 REG Unassigned 3 " "Info: 2: + IC(0.972 ns) + CELL(0.935 ns) = 3.376 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|safe_q\[5\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.907 ns" { CLK lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|safe_q[5] } "NODE_NAME" } } { "db/cntr_3sh.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_3sh.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.564 ns) 4.399 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|counter_cella5~COUT 3 COMB Unassigned 1 " "Info: 3: + IC(0.459 ns) + CELL(0.564 ns) = 4.399 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|counter_cella5~COUT'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.023 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|safe_q[5] lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella5~COUT } "NODE_NAME" } } { "db/cntr_3sh.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_3sh.tdf" 71 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.604 ns) 5.003 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|cout 4 COMB Unassigned 89 " "Info: 4: + IC(0.000 ns) + CELL(0.604 ns) = 5.003 ns; Loc. = Unassigned; Fanout = 89; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|cout'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.604 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella5~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|cout } "NODE_NAME" } } { "db/cntr_3sh.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_3sh.tdf" 118 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.599 ns) + CELL(0.722 ns) 9.324 ns lpm_rom0:inst12\|altsyncram:altsyncram_component\|altsyncram_9d21:auto_generated\|ram_block1a11~porta_address_reg5 5 MEM Unassigned 1 " "Info: 5: + IC(3.599 ns) + CELL(0.722 ns) = 9.324 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'lpm_rom0:inst12\|altsyncram:altsyncram_component\|altsyncram_9d21:auto_generated\|ram_block1a11~porta_address_reg5'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "4.321 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|cout lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_9d21.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/altsyncram_9d21.tdf" 254 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.294 ns ( 46.05 % ) " "Info: Total cell delay = 4.294 ns ( 46.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.030 ns ( 53.95 % ) " "Info: Total interconnect delay = 5.030 ns ( 53.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "abc.bdf" "" { Schematic "C:/Users/MathewsXing/Desktop/abc/abc.bdf" { { 224 552 720 240 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 9.828 ns   Longest register " "Info:   Longest clock path from clock \"CLK\" to source register is 9.828 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK Unassigned 19 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 19; CLK Node = 'CLK'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "abc.bdf" "" { Schematic "C:/Users/MathewsXing/Desktop/abc/abc.bdf" { { 224 552 720 240 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.935 ns) 3.376 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|safe_q\[0\] 2 REG Unassigned 3 " "Info: 2: + IC(0.972 ns) + CELL(0.935 ns) = 3.376 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|safe_q\[0\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.907 ns" { CLK lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_3sh.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_3sh.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.575 ns) 4.410 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|counter_cella0~COUTCOUT1_3 3 COMB Unassigned 2 " "Info: 3: + IC(0.459 ns) + CELL(0.575 ns) = 4.410 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|counter_cella0~COUTCOUT1_3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|safe_q[0] lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella0~COUTCOUT1_3 } "NODE_NAME" } } { "db/cntr_3sh.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_3sh.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.490 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|counter_cella1~COUTCOUT1_3 4 COMB Unassigned 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 4.490 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|counter_cella1~COUTCOUT1_3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella0~COUTCOUT1_3 lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella1~COUTCOUT1_3 } "NODE_NAME" } } { "db/cntr_3sh.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_3sh.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.570 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|counter_cella2~COUTCOUT1_3 5 COMB Unassigned 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 4.570 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|counter_cella2~COUTCOUT1_3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella1~COUTCOUT1_3 lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella2~COUTCOUT1_3 } "NODE_NAME" } } { "db/cntr_3sh.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_3sh.tdf" 47 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.258 ns) 4.828 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|counter_cella3~COUT 6 COMB Unassigned 3 " "Info: 6: + IC(0.000 ns) + CELL(0.258 ns) = 4.828 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|counter_cella3~COUT'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella2~COUTCOUT1_3 lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella3~COUT } "NODE_NAME" } } { "db/cntr_3sh.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_3sh.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 5.507 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|cout 7 COMB Unassigned 89 " "Info: 7: + IC(0.000 ns) + CELL(0.679 ns) = 5.507 ns; Loc. = Unassigned; Fanout = 89; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|cout'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella3~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|cout } "NODE_NAME" } } { "db/cntr_3sh.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_3sh.tdf" 118 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.599 ns) + CELL(0.722 ns) 9.828 ns lpm_rom0:inst12\|altsyncram:altsyncram_component\|altsyncram_9d21:auto_generated\|ram_block1a11~porta_address_reg5 8 MEM Unassigned 1 " "Info: 8: + IC(3.599 ns) + CELL(0.722 ns) = 9.828 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'lpm_rom0:inst12\|altsyncram:altsyncram_component\|altsyncram_9d21:auto_generated\|ram_block1a11~porta_address_reg5'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "4.321 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|cout lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_9d21.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/altsyncram_9d21.tdf" 254 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.798 ns ( 48.82 % ) " "Info: Total cell delay = 4.798 ns ( 48.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.030 ns ( 51.18 % ) " "Info: Total interconnect delay = 5.030 ns ( 51.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "abc.bdf" "" { Schematic "C:/Users/MathewsXing/Desktop/abc/abc.bdf" { { 224 552 720 240 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.650 ns   " "Info:   Micro clock to output delay of source is 0.650 ns" {  } { { "db/altsyncram_9d21.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/altsyncram_9d21.tdf" 254 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.093 ns   " "Info:   Micro setup delay of destination is 0.093 ns" {  } { { "db/altsyncram_9d21.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/altsyncram_9d21.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.319 ns - Longest memory memory " "Info: - Longest memory to memory delay is 4.319 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_rom0:inst12\|altsyncram:altsyncram_component\|altsyncram_9d21:auto_generated\|ram_block1a11~porta_address_reg5 1 MEM Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'lpm_rom0:inst12\|altsyncram:altsyncram_component\|altsyncram_9d21:auto_generated\|ram_block1a11~porta_address_reg5'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_9d21.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/altsyncram_9d21.tdf" 254 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.319 ns) 4.319 ns lpm_rom0:inst12\|altsyncram:altsyncram_component\|altsyncram_9d21:auto_generated\|q_a\[11\] 2 MEM Unassigned 1 " "Info: 2: + IC(0.000 ns) + CELL(4.319 ns) = 4.319 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'lpm_rom0:inst12\|altsyncram:altsyncram_component\|altsyncram_9d21:auto_generated\|q_a\[11\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "4.319 ns" { lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg5 lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[11] } "NODE_NAME" } } { "db/altsyncram_9d21.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/altsyncram_9d21.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.319 ns ( 100.00 % ) " "Info: Total cell delay = 4.319 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "4.319 ns" { lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg5 lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[11] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "4.319 ns" { lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg5 lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[11] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.319 ns memory memory " "Info: Estimated most critical path is memory to memory delay of 4.319 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_rom0:inst12\|altsyncram:altsyncram_component\|altsyncram_9d21:auto_generated\|ram_block1a11~porta_address_reg5 1 MEM M4K_X19_Y21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X19_Y21; Fanout = 1; MEM Node = 'lpm_rom0:inst12\|altsyncram:altsyncram_component\|altsyncram_9d21:auto_generated\|ram_block1a11~porta_address_reg5'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_9d21.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/altsyncram_9d21.tdf" 254 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.319 ns) 4.319 ns lpm_rom0:inst12\|altsyncram:altsyncram_component\|altsyncram_9d21:auto_generated\|q_a\[11\] 2 MEM M4K_X19_Y21 1 " "Info: 2: + IC(0.000 ns) + CELL(4.319 ns) = 4.319 ns; Loc. = M4K_X19_Y21; Fanout = 1; MEM Node = 'lpm_rom0:inst12\|altsyncram:altsyncram_component\|altsyncram_9d21:auto_generated\|q_a\[11\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "4.319 ns" { lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg5 lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[11] } "NODE_NAME" } } { "db/altsyncram_9d21.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/altsyncram_9d21.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.319 ns ( 100.00 % ) " "Info: Total cell delay = 4.319 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "4.319 ns" { lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg5 lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[11] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y11 X22_Y21 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y11 to location X22_Y21" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/MathewsXing/Desktop/abc/abc.fit.smsg " "Info: Generated suppressed messages file C:/Users/MathewsXing/Desktop/abc/abc.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "265 " "Info: Peak virtual memory: 265 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 12 13:42:56 2013 " "Info: Processing ended: Tue Nov 12 13:42:56 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 12 13:42:58 2013 " "Info: Processing started: Tue Nov 12 13:42:58 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off abc -c abc " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off abc -c abc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCPT_ASSEMBLER_DISABLED_IN_EVAL_MODE" "" "Warning: Can't generate programming files because you are currently using the Quartus II software in Evaluation Mode" {  } {  } 0 0 "Can't generate programming files because you are currently using the Quartus II software in Evaluation Mode" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 12 13:42:58 2013 " "Info: Processing ended: Tue Nov 12 13:42:58 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 12 13:42:59 2013 " "Info: Processing started: Tue Nov 12 13:42:59 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off abc -c abc --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off abc -c abc --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "abc.bdf" "" { Schematic "C:/Users/MathewsXing/Desktop/abc/abc.bdf" { { 224 552 720 240 "CLK" "" } } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "42 " "Warning: Found 42 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_hth.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_hth.tdf" 147 8 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_hth.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_hth.tdf" 147 8 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|counter_cella3~COUTCOUT1_3 " "Info: Detected gated clock \"lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|counter_cella3~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_hth.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_hth.tdf" 55 2 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|counter_cella3~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_hth.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_hth.tdf" 147 8 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|counter_cella4~COUTCOUT1_3 " "Info: Detected gated clock \"lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|counter_cella4~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_hth.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_hth.tdf" 63 2 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|counter_cella4~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|counter_cella3~COUT " "Info: Detected gated clock \"lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|counter_cella3~COUT\" as buffer" {  } { { "db/cntr_hth.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_hth.tdf" 55 2 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|counter_cella3~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "db/cntr_hth.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_hth.tdf" 147 8 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|counter_cella4~COUT " "Info: Detected gated clock \"lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|counter_cella4~COUT\" as buffer" {  } { { "db/cntr_hth.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_hth.tdf" 63 2 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|counter_cella4~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|safe_q\[5\] " "Info: Detected ripple clock \"lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|safe_q\[5\]\" as buffer" {  } { { "db/cntr_hth.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_hth.tdf" 147 8 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|safe_q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_hth.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_hth.tdf" 147 8 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_3sh.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_3sh.tdf" 91 8 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|counter_cella1~COUTCOUT1_3 " "Info: Detected gated clock \"lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|counter_cella1~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_3sh.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_3sh.tdf" 39 2 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|counter_cella1~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_3sh.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_3sh.tdf" 91 8 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|counter_cella1~COUT " "Info: Detected gated clock \"lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|counter_cella1~COUT\" as buffer" {  } { { "db/cntr_3sh.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_3sh.tdf" 39 2 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|counter_cella1~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_3sh.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_3sh.tdf" 91 8 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "db/cntr_3sh.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_3sh.tdf" 91 8 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|counter_cella2~COUTCOUT1_3 " "Info: Detected gated clock \"lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|counter_cella2~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_3sh.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_3sh.tdf" 47 2 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|counter_cella2~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|counter_cella2~COUT " "Info: Detected gated clock \"lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|counter_cella2~COUT\" as buffer" {  } { { "db/cntr_3sh.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_3sh.tdf" 47 2 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|counter_cella2~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_3sh.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_3sh.tdf" 91 8 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|safe_q\[5\] " "Info: Detected ripple clock \"lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|safe_q\[5\]\" as buffer" {  } { { "db/cntr_3sh.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_3sh.tdf" 91 8 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|safe_q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|safe_q\[7\] " "Info: Detected ripple clock \"lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|safe_q\[7\]\" as buffer" {  } { { "db/cntr_hth.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_hth.tdf" 147 8 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|safe_q\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|counter_cella8~COUTCOUT1_3 " "Info: Detected gated clock \"lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|counter_cella8~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_hth.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_hth.tdf" 95 2 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|counter_cella8~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|safe_q\[8\] " "Info: Detected ripple clock \"lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|safe_q\[8\]\" as buffer" {  } { { "db/cntr_hth.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_hth.tdf" 147 8 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|safe_q\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|counter_cella9~COUTCOUT1_3 " "Info: Detected gated clock \"lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|counter_cella9~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_hth.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_hth.tdf" 103 2 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|counter_cella9~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|counter_cella8~COUT " "Info: Detected gated clock \"lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|counter_cella8~COUT\" as buffer" {  } { { "db/cntr_hth.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_hth.tdf" 95 2 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|counter_cella8~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|safe_q\[9\] " "Info: Detected ripple clock \"lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|safe_q\[9\]\" as buffer" {  } { { "db/cntr_hth.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_hth.tdf" 147 8 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|safe_q\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|counter_cella9~COUT " "Info: Detected gated clock \"lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|counter_cella9~COUT\" as buffer" {  } { { "db/cntr_hth.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_hth.tdf" 103 2 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|counter_cella9~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|safe_q\[10\] " "Info: Detected ripple clock \"lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|safe_q\[10\]\" as buffer" {  } { { "db/cntr_hth.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_hth.tdf" 147 8 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|safe_q\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|counter_cella5~COUTCOUT1_3 " "Info: Detected gated clock \"lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|counter_cella5~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_hth.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_hth.tdf" 71 2 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|counter_cella5~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|counter_cella5~COUT " "Info: Detected gated clock \"lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|counter_cella5~COUT\" as buffer" {  } { { "db/cntr_hth.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_hth.tdf" 71 2 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|counter_cella5~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|counter_cella1~COUT " "Info: Detected gated clock \"lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|counter_cella1~COUT\" as buffer" {  } { { "db/cntr_hth.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_hth.tdf" 39 2 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|counter_cella1~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|safe_q\[6\] " "Info: Detected ripple clock \"lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|safe_q\[6\]\" as buffer" {  } { { "db/cntr_hth.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_hth.tdf" 147 8 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|safe_q\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|counter_cella10~COUTCOUT1_3 " "Info: Detected gated clock \"lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|counter_cella10~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_hth.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_hth.tdf" 111 2 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|counter_cella10~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|counter_cella10~COUT " "Info: Detected gated clock \"lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|counter_cella10~COUT\" as buffer" {  } { { "db/cntr_hth.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_hth.tdf" 111 2 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|counter_cella10~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|counter_cella6~COUT " "Info: Detected gated clock \"lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|counter_cella6~COUT\" as buffer" {  } { { "db/cntr_hth.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_hth.tdf" 79 2 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|counter_cella6~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|safe_q\[11\] " "Info: Detected ripple clock \"lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|safe_q\[11\]\" as buffer" {  } { { "db/cntr_hth.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_hth.tdf" 147 8 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|safe_q\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|safe_q\[12\] " "Info: Detected ripple clock \"lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|safe_q\[12\]\" as buffer" {  } { { "db/cntr_hth.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_hth.tdf" 147 8 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|safe_q\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|counter_cella5~COUTCOUT1_3 " "Info: Detected gated clock \"lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|counter_cella5~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_3sh.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_3sh.tdf" 71 2 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|counter_cella5~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|counter_cella5~COUT " "Info: Detected gated clock \"lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|counter_cella5~COUT\" as buffer" {  } { { "db/cntr_3sh.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_3sh.tdf" 71 2 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|counter_cella5~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|counter_cella3~COUT " "Info: Detected gated clock \"lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|counter_cella3~COUT\" as buffer" {  } { { "db/cntr_3sh.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_3sh.tdf" 55 2 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|counter_cella3~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|counter_cella11~COUT " "Info: Detected gated clock \"lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|counter_cella11~COUT\" as buffer" {  } { { "db/cntr_hth.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_hth.tdf" 119 2 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|counter_cella11~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|cout " "Info: Detected gated clock \"lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|cout\" as buffer" {  } { { "db/cntr_hth.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_hth.tdf" 181 2 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|cout" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK memory lpm_rom0:inst12\|altsyncram:altsyncram_component\|altsyncram_9d21:auto_generated\|ram_block1a11~porta_address_reg0 memory lpm_rom0:inst12\|altsyncram:altsyncram_component\|altsyncram_9d21:auto_generated\|q_a\[11\] 181.36 MHz 5.514 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 181.36 MHz between source memory \"lpm_rom0:inst12\|altsyncram:altsyncram_component\|altsyncram_9d21:auto_generated\|ram_block1a11~porta_address_reg0\" and destination memory \"lpm_rom0:inst12\|altsyncram:altsyncram_component\|altsyncram_9d21:auto_generated\|q_a\[11\]\" (period= 5.514 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.319 ns + Longest memory memory " "Info: + Longest memory to memory delay is 4.319 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_rom0:inst12\|altsyncram:altsyncram_component\|altsyncram_9d21:auto_generated\|ram_block1a11~porta_address_reg0 1 MEM M4K_X19_Y21 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X19_Y21; Fanout = 12; MEM Node = 'lpm_rom0:inst12\|altsyncram:altsyncram_component\|altsyncram_9d21:auto_generated\|ram_block1a11~porta_address_reg0'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_9d21.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/altsyncram_9d21.tdf" 254 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.319 ns) 4.319 ns lpm_rom0:inst12\|altsyncram:altsyncram_component\|altsyncram_9d21:auto_generated\|q_a\[11\] 2 MEM M4K_X19_Y21 1 " "Info: 2: + IC(0.000 ns) + CELL(4.319 ns) = 4.319 ns; Loc. = M4K_X19_Y21; Fanout = 1; MEM Node = 'lpm_rom0:inst12\|altsyncram:altsyncram_component\|altsyncram_9d21:auto_generated\|q_a\[11\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "4.319 ns" { lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg0 lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[11] } "NODE_NAME" } } { "db/altsyncram_9d21.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/altsyncram_9d21.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.319 ns ( 100.00 % ) " "Info: Total cell delay = 4.319 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "4.319 ns" { lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg0 lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[11] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "4.319 ns" { lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg0 {} lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[11] {} } { 0.000ns 0.000ns } { 0.000ns 4.319ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.452 ns - Smallest " "Info: - Smallest clock skew is -0.452 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 9.398 ns + Shortest memory " "Info: + Shortest clock path from clock \"CLK\" to destination memory is 9.398 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_J3 19 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J3; Fanout = 19; CLK Node = 'CLK'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "abc.bdf" "" { Schematic "C:/Users/MathewsXing/Desktop/abc/abc.bdf" { { 224 552 720 240 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.935 ns) 3.398 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|safe_q\[4\] 2 REG LC_X8_Y16_N5 3 " "Info: 2: + IC(0.994 ns) + CELL(0.935 ns) = 3.398 ns; Loc. = LC_X8_Y16_N5; Fanout = 3; REG Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|safe_q\[4\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.929 ns" { CLK lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|safe_q[4] } "NODE_NAME" } } { "db/cntr_3sh.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_3sh.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.505 ns) + CELL(0.423 ns) 4.326 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|counter_cella4~COUT 3 COMB LC_X8_Y16_N5 2 " "Info: 3: + IC(0.505 ns) + CELL(0.423 ns) = 4.326 ns; Loc. = LC_X8_Y16_N5; Fanout = 2; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|counter_cella4~COUT'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|safe_q[4] lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella4~COUT } "NODE_NAME" } } { "db/cntr_3sh.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_3sh.tdf" 63 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 4.404 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|counter_cella5~COUT 4 COMB LC_X8_Y16_N6 1 " "Info: 4: + IC(0.000 ns) + CELL(0.078 ns) = 4.404 ns; Loc. = LC_X8_Y16_N6; Fanout = 1; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|counter_cella5~COUT'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella4~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella5~COUT } "NODE_NAME" } } { "db/cntr_3sh.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_3sh.tdf" 71 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.604 ns) 5.008 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|cout 5 COMB LC_X8_Y16_N7 23 " "Info: 5: + IC(0.000 ns) + CELL(0.604 ns) = 5.008 ns; Loc. = LC_X8_Y16_N7; Fanout = 23; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|cout'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.604 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella5~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|cout } "NODE_NAME" } } { "db/cntr_3sh.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_3sh.tdf" 118 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.682 ns) + CELL(0.708 ns) 9.398 ns lpm_rom0:inst12\|altsyncram:altsyncram_component\|altsyncram_9d21:auto_generated\|q_a\[11\] 6 MEM M4K_X19_Y21 1 " "Info: 6: + IC(3.682 ns) + CELL(0.708 ns) = 9.398 ns; Loc. = M4K_X19_Y21; Fanout = 1; MEM Node = 'lpm_rom0:inst12\|altsyncram:altsyncram_component\|altsyncram_9d21:auto_generated\|q_a\[11\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "4.390 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|cout lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[11] } "NODE_NAME" } } { "db/altsyncram_9d21.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/altsyncram_9d21.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.217 ns ( 44.87 % ) " "Info: Total cell delay = 4.217 ns ( 44.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.181 ns ( 55.13 % ) " "Info: Total interconnect delay = 5.181 ns ( 55.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "9.398 ns" { CLK lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|safe_q[4] lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella4~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella5~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|cout lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[11] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "9.398 ns" { CLK {} CLK~out0 {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|safe_q[4] {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella4~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella5~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|cout {} lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[11] {} } { 0.000ns 0.000ns 0.994ns 0.505ns 0.000ns 0.000ns 3.682ns } { 0.000ns 1.469ns 0.935ns 0.423ns 0.078ns 0.604ns 0.708ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 9.850 ns - Longest memory " "Info: - Longest clock path from clock \"CLK\" to source memory is 9.850 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_J3 19 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J3; Fanout = 19; CLK Node = 'CLK'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "abc.bdf" "" { Schematic "C:/Users/MathewsXing/Desktop/abc/abc.bdf" { { 224 552 720 240 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.935 ns) 3.398 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|safe_q\[0\] 2 REG LC_X8_Y16_N1 3 " "Info: 2: + IC(0.994 ns) + CELL(0.935 ns) = 3.398 ns; Loc. = LC_X8_Y16_N1; Fanout = 3; REG Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|safe_q\[0\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.929 ns" { CLK lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_3sh.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_3sh.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.529 ns) + CELL(0.564 ns) 4.491 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|counter_cella0~COUT 3 COMB LC_X8_Y16_N1 2 " "Info: 3: + IC(0.529 ns) + CELL(0.564 ns) = 4.491 ns; Loc. = LC_X8_Y16_N1; Fanout = 2; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|counter_cella0~COUT'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.093 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|safe_q[0] lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella0~COUT } "NODE_NAME" } } { "db/cntr_3sh.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_3sh.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 4.569 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|counter_cella1~COUT 4 COMB LC_X8_Y16_N2 2 " "Info: 4: + IC(0.000 ns) + CELL(0.078 ns) = 4.569 ns; Loc. = LC_X8_Y16_N2; Fanout = 2; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|counter_cella1~COUT'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella0~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella1~COUT } "NODE_NAME" } } { "db/cntr_3sh.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_3sh.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 4.647 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|counter_cella2~COUT 5 COMB LC_X8_Y16_N3 2 " "Info: 5: + IC(0.000 ns) + CELL(0.078 ns) = 4.647 ns; Loc. = LC_X8_Y16_N3; Fanout = 2; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|counter_cella2~COUT'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella1~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella2~COUT } "NODE_NAME" } } { "db/cntr_3sh.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_3sh.tdf" 47 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 4.825 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|counter_cella3~COUT 6 COMB LC_X8_Y16_N4 3 " "Info: 6: + IC(0.000 ns) + CELL(0.178 ns) = 4.825 ns; Loc. = LC_X8_Y16_N4; Fanout = 3; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|counter_cella3~COUT'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella2~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella3~COUT } "NODE_NAME" } } { "db/cntr_3sh.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_3sh.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 5.446 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|cout 7 COMB LC_X8_Y16_N7 23 " "Info: 7: + IC(0.000 ns) + CELL(0.621 ns) = 5.446 ns; Loc. = LC_X8_Y16_N7; Fanout = 23; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_3sh:auto_generated\|cout'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella3~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|cout } "NODE_NAME" } } { "db/cntr_3sh.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_3sh.tdf" 118 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.682 ns) + CELL(0.722 ns) 9.850 ns lpm_rom0:inst12\|altsyncram:altsyncram_component\|altsyncram_9d21:auto_generated\|ram_block1a11~porta_address_reg0 8 MEM M4K_X19_Y21 12 " "Info: 8: + IC(3.682 ns) + CELL(0.722 ns) = 9.850 ns; Loc. = M4K_X19_Y21; Fanout = 12; MEM Node = 'lpm_rom0:inst12\|altsyncram:altsyncram_component\|altsyncram_9d21:auto_generated\|ram_block1a11~porta_address_reg0'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "4.404 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|cout lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_9d21.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/altsyncram_9d21.tdf" 254 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.645 ns ( 47.16 % ) " "Info: Total cell delay = 4.645 ns ( 47.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.205 ns ( 52.84 % ) " "Info: Total interconnect delay = 5.205 ns ( 52.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "9.850 ns" { CLK lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|safe_q[0] lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella0~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella1~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella2~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella3~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|cout lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg0 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "9.850 ns" { CLK {} CLK~out0 {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|safe_q[0] {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella0~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella1~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella2~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella3~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|cout {} lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg0 {} } { 0.000ns 0.000ns 0.994ns 0.529ns 0.000ns 0.000ns 0.000ns 0.000ns 3.682ns } { 0.000ns 1.469ns 0.935ns 0.564ns 0.078ns 0.078ns 0.178ns 0.621ns 0.722ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "9.398 ns" { CLK lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|safe_q[4] lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella4~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella5~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|cout lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[11] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "9.398 ns" { CLK {} CLK~out0 {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|safe_q[4] {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella4~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella5~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|cout {} lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[11] {} } { 0.000ns 0.000ns 0.994ns 0.505ns 0.000ns 0.000ns 3.682ns } { 0.000ns 1.469ns 0.935ns 0.423ns 0.078ns 0.604ns 0.708ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "9.850 ns" { CLK lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|safe_q[0] lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella0~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella1~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella2~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella3~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|cout lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg0 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "9.850 ns" { CLK {} CLK~out0 {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|safe_q[0] {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella0~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella1~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella2~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella3~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|cout {} lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg0 {} } { 0.000ns 0.000ns 0.994ns 0.529ns 0.000ns 0.000ns 0.000ns 0.000ns 3.682ns } { 0.000ns 1.469ns 0.935ns 0.564ns 0.078ns 0.078ns 0.178ns 0.621ns 0.722ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.650 ns + " "Info: + Micro clock to output delay of source is 0.650 ns" {  } { { "db/altsyncram_9d21.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/altsyncram_9d21.tdf" 254 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.093 ns + " "Info: + Micro setup delay of destination is 0.093 ns" {  } { { "db/altsyncram_9d21.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/altsyncram_9d21.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "4.319 ns" { lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg0 lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[11] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "4.319 ns" { lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg0 {} lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[11] {} } { 0.000ns 0.000ns } { 0.000ns 4.319ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "9.398 ns" { CLK lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|safe_q[4] lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella4~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella5~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|cout lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[11] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "9.398 ns" { CLK {} CLK~out0 {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|safe_q[4] {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella4~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella5~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|cout {} lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[11] {} } { 0.000ns 0.000ns 0.994ns 0.505ns 0.000ns 0.000ns 3.682ns } { 0.000ns 1.469ns 0.935ns 0.423ns 0.078ns 0.604ns 0.708ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "9.850 ns" { CLK lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|safe_q[0] lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella0~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella1~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella2~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella3~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|cout lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg0 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "9.850 ns" { CLK {} CLK~out0 {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|safe_q[0] {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella0~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella1~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella2~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella3~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|cout {} lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg0 {} } { 0.000ns 0.000ns 0.994ns 0.529ns 0.000ns 0.000ns 0.000ns 0.000ns 3.682ns } { 0.000ns 1.469ns 0.935ns 0.564ns 0.078ns 0.078ns 0.178ns 0.621ns 0.722ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK M_OUT inst10 17.683 ns register " "Info: tco from clock \"CLK\" to destination pin \"M_OUT\" through register \"inst10\" is 17.683 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 10.614 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 10.614 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_J3 19 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J3; Fanout = 19; CLK Node = 'CLK'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "abc.bdf" "" { Schematic "C:/Users/MathewsXing/Desktop/abc/abc.bdf" { { 224 552 720 240 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.935 ns) 3.437 ns lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|safe_q\[3\] 2 REG LC_X7_Y21_N6 3 " "Info: 2: + IC(1.033 ns) + CELL(0.935 ns) = 3.437 ns; Loc. = LC_X7_Y21_N6; Fanout = 3; REG Node = 'lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|safe_q\[3\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { CLK lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_hth.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_hth.tdf" 147 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.523 ns) + CELL(0.575 ns) 4.535 ns lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|counter_cella3~COUTCOUT1_3 3 COMB LC_X7_Y21_N6 2 " "Info: 3: + IC(0.523 ns) + CELL(0.575 ns) = 4.535 ns; Loc. = LC_X7_Y21_N6; Fanout = 2; COMB Node = 'lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|counter_cella3~COUTCOUT1_3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.098 ns" { lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[3] lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|counter_cella3~COUTCOUT1_3 } "NODE_NAME" } } { "db/cntr_hth.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_hth.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.615 ns lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|counter_cella4~COUTCOUT1_3 4 COMB LC_X7_Y21_N7 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 4.615 ns; Loc. = LC_X7_Y21_N7; Fanout = 2; COMB Node = 'lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|counter_cella4~COUTCOUT1_3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|counter_cella3~COUTCOUT1_3 lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|counter_cella4~COUTCOUT1_3 } "NODE_NAME" } } { "db/cntr_hth.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_hth.tdf" 63 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.695 ns lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|counter_cella5~COUTCOUT1_3 5 COMB LC_X7_Y21_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 4.695 ns; Loc. = LC_X7_Y21_N8; Fanout = 2; COMB Node = 'lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|counter_cella5~COUTCOUT1_3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|counter_cella4~COUTCOUT1_3 lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|counter_cella5~COUTCOUT1_3 } "NODE_NAME" } } { "db/cntr_hth.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_hth.tdf" 71 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.258 ns) 4.953 ns lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|counter_cella6~COUT 6 COMB LC_X7_Y21_N9 6 " "Info: 6: + IC(0.000 ns) + CELL(0.258 ns) = 4.953 ns; Loc. = LC_X7_Y21_N9; Fanout = 6; COMB Node = 'lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|counter_cella6~COUT'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|counter_cella5~COUTCOUT1_3 lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|counter_cella6~COUT } "NODE_NAME" } } { "db/cntr_hth.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_hth.tdf" 79 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 5.089 ns lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|counter_cella11~COUT 7 COMB LC_X7_Y20_N4 2 " "Info: 7: + IC(0.000 ns) + CELL(0.136 ns) = 5.089 ns; Loc. = LC_X7_Y20_N4; Fanout = 2; COMB Node = 'lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|counter_cella11~COUT'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|counter_cella6~COUT lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|counter_cella11~COUT } "NODE_NAME" } } { "db/cntr_hth.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_hth.tdf" 119 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 5.710 ns lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|cout 8 COMB LC_X7_Y20_N6 6 " "Info: 8: + IC(0.000 ns) + CELL(0.621 ns) = 5.710 ns; Loc. = LC_X7_Y20_N6; Fanout = 6; COMB Node = 'lpm_counter1:inst8\|lpm_counter:lpm_counter_component\|cntr_hth:auto_generated\|cout'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|counter_cella11~COUT lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|cout } "NODE_NAME" } } { "db/cntr_hth.tdf" "" { Text "C:/Users/MathewsXing/Desktop/abc/db/cntr_hth.tdf" 181 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.193 ns) + CELL(0.711 ns) 10.614 ns inst10 9 REG LC_X15_Y30_N8 2 " "Info: 9: + IC(4.193 ns) + CELL(0.711 ns) = 10.614 ns; Loc. = LC_X15_Y30_N8; Fanout = 2; REG Node = 'inst10'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "4.904 ns" { lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|cout inst10 } "NODE_NAME" } } { "abc.bdf" "" { Schematic "C:/Users/MathewsXing/Desktop/abc/abc.bdf" { { 520 1352 1416 600 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.865 ns ( 45.84 % ) " "Info: Total cell delay = 4.865 ns ( 45.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.749 ns ( 54.16 % ) " "Info: Total interconnect delay = 5.749 ns ( 54.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "10.614 ns" { CLK lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[3] lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|counter_cella3~COUTCOUT1_3 lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|counter_cella4~COUTCOUT1_3 lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|counter_cella5~COUTCOUT1_3 lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|counter_cella6~COUT lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|counter_cella11~COUT lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|cout inst10 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "10.614 ns" { CLK {} CLK~out0 {} lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[3] {} lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|counter_cella3~COUTCOUT1_3 {} lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|counter_cella4~COUTCOUT1_3 {} lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|counter_cella5~COUTCOUT1_3 {} lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|counter_cella6~COUT {} lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|counter_cella11~COUT {} lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|cout {} inst10 {} } { 0.000ns 0.000ns 1.033ns 0.523ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 4.193ns } { 0.000ns 1.469ns 0.935ns 0.575ns 0.080ns 0.080ns 0.258ns 0.136ns 0.621ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "abc.bdf" "" { Schematic "C:/Users/MathewsXing/Desktop/abc/abc.bdf" { { 520 1352 1416 600 "inst10" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.845 ns + Longest register pin " "Info: + Longest register to pin delay is 6.845 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst10 1 REG LC_X15_Y30_N8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X15_Y30_N8; Fanout = 2; REG Node = 'inst10'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst10 } "NODE_NAME" } } { "abc.bdf" "" { Schematic "C:/Users/MathewsXing/Desktop/abc/abc.bdf" { { 520 1352 1416 600 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.737 ns) + CELL(2.108 ns) 6.845 ns M_OUT 2 PIN PIN_R6 0 " "Info: 2: + IC(4.737 ns) + CELL(2.108 ns) = 6.845 ns; Loc. = PIN_R6; Fanout = 0; PIN Node = 'M_OUT'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.845 ns" { inst10 M_OUT } "NODE_NAME" } } { "abc.bdf" "" { Schematic "C:/Users/MathewsXing/Desktop/abc/abc.bdf" { { 536 1504 1680 552 "M_OUT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.108 ns ( 30.80 % ) " "Info: Total cell delay = 2.108 ns ( 30.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.737 ns ( 69.20 % ) " "Info: Total interconnect delay = 4.737 ns ( 69.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.845 ns" { inst10 M_OUT } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "6.845 ns" { inst10 {} M_OUT {} } { 0.000ns 4.737ns } { 0.000ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "10.614 ns" { CLK lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[3] lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|counter_cella3~COUTCOUT1_3 lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|counter_cella4~COUTCOUT1_3 lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|counter_cella5~COUTCOUT1_3 lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|counter_cella6~COUT lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|counter_cella11~COUT lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|cout inst10 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "10.614 ns" { CLK {} CLK~out0 {} lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[3] {} lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|counter_cella3~COUTCOUT1_3 {} lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|counter_cella4~COUTCOUT1_3 {} lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|counter_cella5~COUTCOUT1_3 {} lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|counter_cella6~COUT {} lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|counter_cella11~COUT {} lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|cout {} inst10 {} } { 0.000ns 0.000ns 1.033ns 0.523ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 4.193ns } { 0.000ns 1.469ns 0.935ns 0.575ns 0.080ns 0.080ns 0.258ns 0.136ns 0.621ns 0.711ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.845 ns" { inst10 M_OUT } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "6.845 ns" { inst10 {} M_OUT {} } { 0.000ns 4.737ns } { 0.000ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "179 " "Info: Peak virtual memory: 179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 12 13:42:59 2013 " "Info: Processing ended: Tue Nov 12 13:42:59 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 5 s " "Info: Quartus II Full Compilation was successful. 0 errors, 5 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
