5 18 1fd81 5 3 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (include1.vcd) 2 -o (include1.cdd) 2 -v (include1.v) 2 -I (./include) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 include1.v 3 23 1 
2 1 8 12 12 160019 1 0 21008 0 0 1 16 1 0
2 2 8 12 12 f0012 1 0 21004 0 0 1 16 0 0
2 3 8 12 12 b0012 3 1a 100c 1 2 1 18 0 1 1 1 0 0
2 4 8 12 12 b000b 2 1 100c 0 0 1 1 b
2 5 8 12 12 b0019 3 19 100c 3 4 1 18 0 1 1 1 0 0
2 6 8 12 12 70007 0 1 1410 0 0 1 1 a
2 7 8 12 12 70019 3 35 e 5 6
1 a 1 5 60008 1 0 0 0 1 17 1 1 0 0 1 0
1 b 2 6 70008 1 0 0 0 1 17 0 1 0 1 0 0
4 7 f 7 7 7
3 1 main.u$0 "main.u$0" 0 include1.v 10 21 1 
