Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date             : Thu May 11 14:20:51 2017
| Host             : spikepig.dhcp.lbl.gov running 64-bit CentOS Linux release 7.2.1511 (Core)
| Command          : report_power -file top_level_power_routed.rpt -pb top_level_power_summary_routed.pb -rpx top_level_power_routed.rpx
| Design           : top_level
| Device           : xc7k160tfbg676-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 4.198 |
| Dynamic (W)              | 4.053 |
| Device Static (W)        | 0.145 |
| Total Off-Chip Power (W) | 0.447 |
| Effective TJA (C/W)      | 1.9   |
| Max Ambient (C)          | 78.0  |
| Junction Temperature (C) | 32.0  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.220 |       58 |       --- |             --- |
| Slice Logic              |     0.073 |    61290 |       --- |             --- |
|   LUT as Logic           |     0.061 |    19329 |    101400 |           19.06 |
|   Register               |     0.005 |    28629 |    202800 |           14.12 |
|   LUT as Distributed RAM |     0.002 |     1748 |     35000 |            4.99 |
|   CARRY4                 |     0.002 |      831 |     25350 |            3.28 |
|   LUT as Shift Register  |     0.002 |     1930 |     35000 |            5.51 |
|   F7/F8 Muxes            |    <0.001 |      924 |    101400 |            0.91 |
|   Others                 |     0.000 |     1931 |       --- |             --- |
| Signals                  |     0.119 |    48499 |       --- |             --- |
| Block RAM                |     0.109 |     74.5 |       325 |           22.92 |
| MMCM                     |     0.217 |        2 |         8 |           25.00 |
| PLL                      |     0.104 |        1 |         8 |           12.50 |
| I/O                      |     1.002 |      125 |       400 |           31.25 |
| GTX                      |     1.253 |        4 |         8 |           50.00 |
| PHASER                   |     0.447 |       44 |       --- |             --- |
| XADC                     |     0.004 |        1 |       --- |             --- |
| Hard IPs                 |     0.058 |        1 |       --- |             --- |
|   PCIE                   |     0.058 |        1 |         1 |          100.00 |
| Static Power             |     0.145 |          |           |                 |
| Total                    |     3.750 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.901 |       0.845 |      0.056 |
| Vccaux    |       1.800 |     0.584 |       0.565 |      0.019 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.716 |       0.715 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.011 |       0.007 |      0.004 |
| MGTAVcc   |       1.000 |     0.643 |       0.637 |      0.006 |
| MGTAVtt   |       1.200 |     0.382 |       0.377 |      0.005 |
| MGTVccaux |       1.800 |     0.010 |       0.010 |      0.000 |
| Vccadc    |       1.800 |     0.022 |       0.002 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                     | Domain                                                                                                                                                                                                                                              | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk200_p                                                                                                                                                  | clk200_p                                                                                                                                                                                                                                            |             5.0 |
| clk_125mhz_mux_x0y0                                                                                                                                       | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK                                                                                                                                                                              |             4.0 |
| clk_125mhz_x0y0                                                                                                                                           | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz                                                                                                                                                                       |             8.0 |
| clk_250mhz_mux_x0y0                                                                                                                                       | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK                                                                                                                                                                              |             4.0 |
| clk_250mhz_x0y0                                                                                                                                           | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz                                                                                                                                                                       |             4.0 |
| clk_pll_i                                                                                                                                                 | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i                                                                                                                                                              |             7.5 |
| dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK                                                                                         | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/DRCK                                                                                                                                                                                                            |            30.0 |
| dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE                                                                                       | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/UPDATE                                                                                                                                                                                                          |            60.0 |
| freq_refclk                                                                                                                                               | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                                                            |             1.9 |
| iserdes_clkdiv                                                                                                                                            | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv                                 |             3.7 |
| iserdes_clkdiv_1                                                                                                                                          | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv                                 |             3.7 |
| iserdes_clkdiv_2                                                                                                                                          | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv                                 |             3.7 |
| iserdes_clkdiv_3                                                                                                                                          | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv                                 |             3.7 |
| iserdes_clkdiv_4                                                                                                                                          | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv                                 |             3.7 |
| iserdes_clkdiv_5                                                                                                                                          | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv                                 |             3.7 |
| iserdes_clkdiv_6                                                                                                                                          | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv                                 |             3.7 |
| iserdes_clkdiv_7                                                                                                                                          | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv                                 |             3.7 |
| mem_refclk                                                                                                                                                | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                                                             |             1.9 |
| mmcm_fb                                                                                                                                                   | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_fb                                                                                                                                                                          |            10.0 |
| mmcm_ps_clk_bufg_in                                                                                                                                       | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_ps_clk_bufg_in                                                                                                                                                    |            15.0 |
| oserdes_clk                                                                                                                                               | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |             1.9 |
| oserdes_clk_1                                                                                                                                             | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             1.9 |
| oserdes_clk_10                                                                                                                                            | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |             1.9 |
| oserdes_clk_2                                                                                                                                             | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             1.9 |
| oserdes_clk_3                                                                                                                                             | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |             1.9 |
| oserdes_clk_4                                                                                                                                             | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |             1.9 |
| oserdes_clk_5                                                                                                                                             | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             1.9 |
| oserdes_clk_6                                                                                                                                             | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             1.9 |
| oserdes_clk_7                                                                                                                                             | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |             1.9 |
| oserdes_clk_8                                                                                                                                             | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             1.9 |
| oserdes_clk_9                                                                                                                                             | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             1.9 |
| oserdes_clkdiv                                                                                                                                            | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |             3.8 |
| oserdes_clkdiv_1                                                                                                                                          | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |             3.8 |
| oserdes_clkdiv_10                                                                                                                                         | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |             3.8 |
| oserdes_clkdiv_2                                                                                                                                          | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |             3.8 |
| oserdes_clkdiv_3                                                                                                                                          | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |             3.8 |
| oserdes_clkdiv_4                                                                                                                                          | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |             7.5 |
| oserdes_clkdiv_5                                                                                                                                          | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |             7.5 |
| oserdes_clkdiv_6                                                                                                                                          | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |             7.5 |
| oserdes_clkdiv_7                                                                                                                                          | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |             3.8 |
| oserdes_clkdiv_8                                                                                                                                          | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |             3.8 |
| oserdes_clkdiv_9                                                                                                                                          | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |             3.8 |
| pcie_clk                                                                                                                                                  | pcie_clk_n                                                                                                                                                                                                                                          |            10.0 |
| pcie_clk                                                                                                                                                  | pcie_clk_p                                                                                                                                                                                                                                          |            10.0 |
| pll_clk3_out                                                                                                                                              | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out                                                                                                                                                           |             7.5 |
| pll_clkfbout                                                                                                                                              | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clkfbout                                                                                                                                                           |            15.0 |
| sync_pulse                                                                                                                                                | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/sync_pulse                                                                                                                                                             |            30.0 |
| txoutclk_x0y0                                                                                                                                             | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_txoutclk_out                                                                                                                                                                  |            10.0 |
| u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.9 |
| u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.9 |
| u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.9 |
| u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.9 |
| u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.9 |
| u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.9 |
| u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.9 |
| u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk | app_0/dma_ddr3_gen.u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.9 |
| userclk1                                                                                                                                                  | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1                                                                                                                                                                         |             4.0 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------------------------------------+-----------+
| Name                                                                           | Power (W) |
+--------------------------------------------------------------------------------+-----------+
| top_level                                                                      |     3.605 |
|   app_0                                                                        |     2.085 |
|     arbiter                                                                    |     0.002 |
|     csr_ram                                                                    |     0.009 |
|     dbg_0.axis_debug                                                           |     0.034 |
|       U0                                                                       |     0.034 |
|         ila_core_inst                                                          |     0.034 |
|           ila_trace_memory_inst                                                |     0.007 |
|             SUBCORE_RAM_BLK_MEM_1.trace_block_memory                           |     0.007 |
|               inst_blk_mem_gen                                                 |     0.007 |
|                 gnbram.gnativebmg.native_blk_mem_gen                           |     0.007 |
|                   valid.cstr                                                   |     0.007 |
|                     ramloop[0].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                          |    <0.001 |
|                     ramloop[1].ram.r                                           |     0.001 |
|                       prim_noinit.ram                                          |     0.001 |
|                     ramloop[2].ram.r                                           |     0.001 |
|                       prim_noinit.ram                                          |     0.001 |
|                     ramloop[3].ram.r                                           |     0.001 |
|                       prim_noinit.ram                                          |     0.001 |
|                     ramloop[4].ram.r                                           |     0.001 |
|                       prim_noinit.ram                                          |     0.001 |
|                     ramloop[5].ram.r                                           |     0.001 |
|                       prim_noinit.ram                                          |     0.001 |
|           u_ila_cap_ctrl                                                       |     0.002 |
|             U_CDONE                                                            |    <0.001 |
|             U_NS0                                                              |    <0.001 |
|             U_NS1                                                              |    <0.001 |
|             u_cap_addrgen                                                      |     0.001 |
|               U_CMPRESET                                                       |    <0.001 |
|               u_cap_sample_counter                                             |    <0.001 |
|                 U_SCE                                                          |    <0.001 |
|                 U_SCMPCE                                                       |    <0.001 |
|                 U_SCRST                                                        |    <0.001 |
|                 u_scnt_cmp                                                     |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                     DUT                                                        |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                         u_srlA                                                 |    <0.001 |
|                         u_srlB                                                 |    <0.001 |
|                         u_srlC                                                 |    <0.001 |
|                         u_srlD                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |    <0.001 |
|                         u_srlA                                                 |    <0.001 |
|                         u_srlB                                                 |    <0.001 |
|                         u_srlC                                                 |    <0.001 |
|                         u_srlD                                                 |    <0.001 |
|               u_cap_window_counter                                             |    <0.001 |
|                 U_WCE                                                          |    <0.001 |
|                 U_WHCMPCE                                                      |    <0.001 |
|                 U_WLCMPCE                                                      |    <0.001 |
|                 u_wcnt_hcmp                                                    |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                     DUT                                                        |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                         u_srlA                                                 |    <0.001 |
|                         u_srlB                                                 |    <0.001 |
|                         u_srlC                                                 |    <0.001 |
|                         u_srlD                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |    <0.001 |
|                         u_srlA                                                 |    <0.001 |
|                         u_srlB                                                 |    <0.001 |
|                         u_srlC                                                 |    <0.001 |
|                         u_srlD                                                 |    <0.001 |
|                 u_wcnt_lcmp                                                    |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                     DUT                                                        |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                         u_srlA                                                 |    <0.001 |
|                         u_srlB                                                 |    <0.001 |
|                         u_srlC                                                 |    <0.001 |
|                         u_srlD                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |    <0.001 |
|                         u_srlA                                                 |    <0.001 |
|                         u_srlB                                                 |    <0.001 |
|                         u_srlC                                                 |    <0.001 |
|                         u_srlD                                                 |    <0.001 |
|           u_ila_regs                                                           |     0.013 |
|             MU_SRL[0].mu_srl_reg                                               |    <0.001 |
|             MU_SRL[10].mu_srl_reg                                              |    <0.001 |
|             MU_SRL[11].mu_srl_reg                                              |    <0.001 |
|             MU_SRL[12].mu_srl_reg                                              |    <0.001 |
|             MU_SRL[13].mu_srl_reg                                              |    <0.001 |
|             MU_SRL[14].mu_srl_reg                                              |    <0.001 |
|             MU_SRL[15].mu_srl_reg                                              |    <0.001 |
|             MU_SRL[16].mu_srl_reg                                              |    <0.001 |
|             MU_SRL[17].mu_srl_reg                                              |    <0.001 |
|             MU_SRL[18].mu_srl_reg                                              |    <0.001 |
|             MU_SRL[19].mu_srl_reg                                              |    <0.001 |
|             MU_SRL[1].mu_srl_reg                                               |    <0.001 |
|             MU_SRL[20].mu_srl_reg                                              |    <0.001 |
|             MU_SRL[21].mu_srl_reg                                              |    <0.001 |
|             MU_SRL[22].mu_srl_reg                                              |    <0.001 |
|             MU_SRL[2].mu_srl_reg                                               |    <0.001 |
|             MU_SRL[3].mu_srl_reg                                               |    <0.001 |
|             MU_SRL[4].mu_srl_reg                                               |    <0.001 |
|             MU_SRL[5].mu_srl_reg                                               |    <0.001 |
|             MU_SRL[6].mu_srl_reg                                               |    <0.001 |
|             MU_SRL[7].mu_srl_reg                                               |    <0.001 |
|             MU_SRL[8].mu_srl_reg                                               |    <0.001 |
|             MU_SRL[9].mu_srl_reg                                               |    <0.001 |
|             TC_SRL[0].tc_srl_reg                                               |    <0.001 |
|             U_XSDB_SLAVE                                                       |     0.003 |
|             reg_15                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_16                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_17                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_18                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_19                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_1a                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_6                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_7                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_8                                                              |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                             |    <0.001 |
|             reg_80                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_81                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_82                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_83                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_84                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_85                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_887                                                            |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                             |    <0.001 |
|             reg_88d                                                            |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                             |    <0.001 |
|             reg_890                                                            |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                             |    <0.001 |
|             reg_9                                                              |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                             |    <0.001 |
|             reg_srl_fff                                                        |    <0.001 |
|             reg_stream_ffd                                                     |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_stream_ffe                                                     |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                             |    <0.001 |
|           u_ila_reset_ctrl                                                     |    <0.001 |
|             arm_detection_inst                                                 |    <0.001 |
|             asyncrounous_transfer.arm_in_transfer_inst                         |    <0.001 |
|             asyncrounous_transfer.arm_out_transfer_inst                        |    <0.001 |
|             asyncrounous_transfer.halt_in_transfer_inst                        |    <0.001 |
|             asyncrounous_transfer.halt_out_transfer_inst                       |    <0.001 |
|             halt_detection_inst                                                |    <0.001 |
|           u_trig                                                               |     0.006 |
|             N_DDR_TC.N_DDR_TC_INST[0].U_TC                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                 DUT                                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                     u_srlA                                                     |    <0.001 |
|                     u_srlB                                                     |    <0.001 |
|                     u_srlC                                                     |    <0.001 |
|                     u_srlD                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                     u_srlA                                                     |    <0.001 |
|                     u_srlB                                                     |    <0.001 |
|                     u_srlC                                                     |    <0.001 |
|                     u_srlD                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                 |    <0.001 |
|                     u_srlA                                                     |    <0.001 |
|                     u_srlB                                                     |    <0.001 |
|                     u_srlC                                                     |    <0.001 |
|                     u_srlD                                                     |    <0.001 |
|             U_TM                                                               |     0.006 |
|               N_DDR_MODE.G_NMU[0].U_M                                          |     0.002 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |     0.002 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[10].U_M                                         |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[11].U_M                                         |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[12].U_M                                         |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[13].U_M                                         |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[14].U_M                                         |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[15].U_M                                         |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[16].U_M                                         |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[17].U_M                                         |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[18].U_M                                         |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[19].U_M                                         |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[1].U_M                                          |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[20].U_M                                         |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[21].U_M                                         |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[22].U_M                                         |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[2].U_M                                          |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[3].U_M                                          |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[4].U_M                                          |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[5].U_M                                          |     0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |     0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[6].U_M                                          |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[7].U_M                                          |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[8].U_M                                          |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[9].U_M                                          |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|           xsdb_memory_read_inst                                                |     0.001 |
|     dbg_2.pipelined_wishbone_debug                                             |     0.031 |
|       U0                                                                       |     0.031 |
|         ila_core_inst                                                          |     0.031 |
|           ila_trace_memory_inst                                                |     0.007 |
|             SUBCORE_RAM_BLK_MEM_1.trace_block_memory                           |     0.007 |
|               inst_blk_mem_gen                                                 |     0.007 |
|                 gnbram.gnativebmg.native_blk_mem_gen                           |     0.007 |
|                   valid.cstr                                                   |     0.007 |
|                     ramloop[0].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                          |    <0.001 |
|                     ramloop[1].ram.r                                           |     0.001 |
|                       prim_noinit.ram                                          |     0.001 |
|                     ramloop[2].ram.r                                           |     0.001 |
|                       prim_noinit.ram                                          |     0.001 |
|                     ramloop[3].ram.r                                           |     0.001 |
|                       prim_noinit.ram                                          |     0.001 |
|                     ramloop[4].ram.r                                           |     0.001 |
|                       prim_noinit.ram                                          |     0.001 |
|                     ramloop[5].ram.r                                           |     0.001 |
|                       prim_noinit.ram                                          |     0.001 |
|           u_ila_cap_ctrl                                                       |     0.002 |
|             U_CDONE                                                            |    <0.001 |
|             U_NS0                                                              |    <0.001 |
|             U_NS1                                                              |    <0.001 |
|             u_cap_addrgen                                                      |     0.002 |
|               U_CMPRESET                                                       |    <0.001 |
|               u_cap_sample_counter                                             |    <0.001 |
|                 U_SCE                                                          |    <0.001 |
|                 U_SCMPCE                                                       |    <0.001 |
|                 U_SCRST                                                        |    <0.001 |
|                 u_scnt_cmp                                                     |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                     DUT                                                        |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                         u_srlA                                                 |    <0.001 |
|                         u_srlB                                                 |    <0.001 |
|                         u_srlC                                                 |    <0.001 |
|                         u_srlD                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |    <0.001 |
|                         u_srlA                                                 |    <0.001 |
|                         u_srlB                                                 |    <0.001 |
|                         u_srlC                                                 |    <0.001 |
|                         u_srlD                                                 |    <0.001 |
|               u_cap_window_counter                                             |    <0.001 |
|                 U_WCE                                                          |    <0.001 |
|                 U_WHCMPCE                                                      |    <0.001 |
|                 U_WLCMPCE                                                      |    <0.001 |
|                 u_wcnt_hcmp                                                    |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                     DUT                                                        |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                         u_srlA                                                 |    <0.001 |
|                         u_srlB                                                 |    <0.001 |
|                         u_srlC                                                 |    <0.001 |
|                         u_srlD                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |    <0.001 |
|                         u_srlA                                                 |    <0.001 |
|                         u_srlB                                                 |    <0.001 |
|                         u_srlC                                                 |    <0.001 |
|                         u_srlD                                                 |    <0.001 |
|                 u_wcnt_lcmp                                                    |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                     DUT                                                        |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                         u_srlA                                                 |    <0.001 |
|                         u_srlB                                                 |    <0.001 |
|                         u_srlC                                                 |    <0.001 |
|                         u_srlD                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |    <0.001 |
|                         u_srlA                                                 |    <0.001 |
|                         u_srlB                                                 |    <0.001 |
|                         u_srlC                                                 |    <0.001 |
|                         u_srlD                                                 |    <0.001 |
|           u_ila_regs                                                           |     0.011 |
|             MU_SRL[0].mu_srl_reg                                               |    <0.001 |
|             MU_SRL[10].mu_srl_reg                                              |    <0.001 |
|             MU_SRL[11].mu_srl_reg                                              |    <0.001 |
|             MU_SRL[12].mu_srl_reg                                              |    <0.001 |
|             MU_SRL[13].mu_srl_reg                                              |    <0.001 |
|             MU_SRL[14].mu_srl_reg                                              |    <0.001 |
|             MU_SRL[15].mu_srl_reg                                              |    <0.001 |
|             MU_SRL[1].mu_srl_reg                                               |    <0.001 |
|             MU_SRL[2].mu_srl_reg                                               |    <0.001 |
|             MU_SRL[3].mu_srl_reg                                               |    <0.001 |
|             MU_SRL[4].mu_srl_reg                                               |    <0.001 |
|             MU_SRL[5].mu_srl_reg                                               |    <0.001 |
|             MU_SRL[6].mu_srl_reg                                               |    <0.001 |
|             MU_SRL[7].mu_srl_reg                                               |    <0.001 |
|             MU_SRL[8].mu_srl_reg                                               |    <0.001 |
|             MU_SRL[9].mu_srl_reg                                               |    <0.001 |
|             TC_SRL[0].tc_srl_reg                                               |    <0.001 |
|             U_XSDB_SLAVE                                                       |     0.003 |
|             reg_15                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_16                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_17                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_18                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_19                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_1a                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_6                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_7                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_8                                                              |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                             |    <0.001 |
|             reg_80                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_81                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_82                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_83                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_84                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_85                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_887                                                            |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                             |    <0.001 |
|             reg_88d                                                            |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                             |    <0.001 |
|             reg_890                                                            |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                             |    <0.001 |
|             reg_9                                                              |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                             |    <0.001 |
|             reg_srl_fff                                                        |    <0.001 |
|             reg_stream_ffd                                                     |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_stream_ffe                                                     |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                             |    <0.001 |
|           u_ila_reset_ctrl                                                     |    <0.001 |
|             arm_detection_inst                                                 |    <0.001 |
|             asyncrounous_transfer.arm_in_transfer_inst                         |    <0.001 |
|             asyncrounous_transfer.arm_out_transfer_inst                        |    <0.001 |
|             asyncrounous_transfer.halt_in_transfer_inst                        |    <0.001 |
|             asyncrounous_transfer.halt_out_transfer_inst                       |    <0.001 |
|             halt_detection_inst                                                |    <0.001 |
|           u_trig                                                               |     0.005 |
|             N_DDR_TC.N_DDR_TC_INST[0].U_TC                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                 DUT                                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                     u_srlA                                                     |    <0.001 |
|                     u_srlB                                                     |    <0.001 |
|                     u_srlC                                                     |    <0.001 |
|                     u_srlD                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                     u_srlA                                                     |    <0.001 |
|                     u_srlB                                                     |    <0.001 |
|                     u_srlC                                                     |    <0.001 |
|                     u_srlD                                                     |    <0.001 |
|             U_TM                                                               |     0.005 |
|               N_DDR_MODE.G_NMU[0].U_M                                          |     0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |     0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[10].U_M                                         |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[11].U_M                                         |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[12].U_M                                         |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[13].U_M                                         |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[14].U_M                                         |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[15].U_M                                         |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[1].U_M                                          |     0.002 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |     0.002 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[2].U_M                                          |     0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |     0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[3].U_M                                          |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[4].U_M                                          |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[5].U_M                                          |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[6].U_M                                          |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[7].U_M                                          |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[8].U_M                                          |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[9].U_M                                          |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|           xsdb_memory_read_inst                                                |     0.001 |
|     dbg_5.ddr_debug                                                            |     0.077 |
|       U0                                                                       |     0.077 |
|         ila_core_inst                                                          |     0.077 |
|           ila_trace_memory_inst                                                |     0.030 |
|             SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory                      |     0.014 |
|               inst_blk_mem_gen                                                 |     0.014 |
|                 gnbram.gnativebmg.native_blk_mem_gen                           |     0.014 |
|                   valid.cstr                                                   |     0.014 |
|                     ramloop[0].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                          |    <0.001 |
|                     ramloop[10].ram.r                                          |    <0.001 |
|                       prim_noinit.ram                                          |    <0.001 |
|                     ramloop[11].ram.r                                          |    <0.001 |
|                       prim_noinit.ram                                          |    <0.001 |
|                     ramloop[12].ram.r                                          |    <0.001 |
|                       prim_noinit.ram                                          |    <0.001 |
|                     ramloop[13].ram.r                                          |    <0.001 |
|                       prim_noinit.ram                                          |    <0.001 |
|                     ramloop[14].ram.r                                          |    <0.001 |
|                       prim_noinit.ram                                          |    <0.001 |
|                     ramloop[1].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                          |    <0.001 |
|                     ramloop[2].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                          |    <0.001 |
|                     ramloop[3].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                          |    <0.001 |
|                     ramloop[4].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                          |    <0.001 |
|                     ramloop[5].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                          |    <0.001 |
|                     ramloop[6].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                          |    <0.001 |
|                     ramloop[7].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                          |    <0.001 |
|                     ramloop[8].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                          |    <0.001 |
|                     ramloop[9].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                          |    <0.001 |
|             SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory                      |     0.014 |
|               inst_blk_mem_gen                                                 |     0.014 |
|                 gnbram.gnativebmg.native_blk_mem_gen                           |     0.014 |
|                   valid.cstr                                                   |     0.014 |
|                     ramloop[0].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                          |    <0.001 |
|                     ramloop[10].ram.r                                          |    <0.001 |
|                       prim_noinit.ram                                          |    <0.001 |
|                     ramloop[11].ram.r                                          |    <0.001 |
|                       prim_noinit.ram                                          |    <0.001 |
|                     ramloop[12].ram.r                                          |    <0.001 |
|                       prim_noinit.ram                                          |    <0.001 |
|                     ramloop[13].ram.r                                          |    <0.001 |
|                       prim_noinit.ram                                          |    <0.001 |
|                     ramloop[14].ram.r                                          |    <0.001 |
|                       prim_noinit.ram                                          |    <0.001 |
|                     ramloop[1].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                          |    <0.001 |
|                     ramloop[2].ram.r                                           |     0.001 |
|                       prim_noinit.ram                                          |     0.001 |
|                     ramloop[3].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                          |    <0.001 |
|                     ramloop[4].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                          |    <0.001 |
|                     ramloop[5].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                          |    <0.001 |
|                     ramloop[6].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                          |    <0.001 |
|                     ramloop[7].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                          |    <0.001 |
|                     ramloop[8].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                          |    <0.001 |
|                     ramloop[9].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                          |    <0.001 |
|             SUBCORE_RAM.trace_block_memory                                     |     0.003 |
|               inst_blk_mem_gen                                                 |     0.003 |
|                 gnbram.gnativebmg.native_blk_mem_gen                           |     0.003 |
|                   valid.cstr                                                   |     0.003 |
|                     ramloop[0].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                          |    <0.001 |
|                     ramloop[1].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                          |    <0.001 |
|                     ramloop[2].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                          |    <0.001 |
|           u_ila_cap_ctrl                                                       |     0.001 |
|             U_CDONE                                                            |    <0.001 |
|             U_NS0                                                              |    <0.001 |
|             U_NS1                                                              |    <0.001 |
|             u_cap_addrgen                                                      |     0.001 |
|               U_CMPRESET                                                       |    <0.001 |
|               u_cap_sample_counter                                             |    <0.001 |
|                 U_SCE                                                          |    <0.001 |
|                 U_SCMPCE                                                       |    <0.001 |
|                 U_SCRST                                                        |    <0.001 |
|                 u_scnt_cmp                                                     |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                     DUT                                                        |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                         u_srlA                                                 |    <0.001 |
|                         u_srlB                                                 |    <0.001 |
|                         u_srlC                                                 |    <0.001 |
|                         u_srlD                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |    <0.001 |
|                         u_srlA                                                 |    <0.001 |
|                         u_srlB                                                 |    <0.001 |
|                         u_srlC                                                 |    <0.001 |
|                         u_srlD                                                 |    <0.001 |
|               u_cap_window_counter                                             |    <0.001 |
|                 U_WCE                                                          |    <0.001 |
|                 U_WHCMPCE                                                      |    <0.001 |
|                 U_WLCMPCE                                                      |    <0.001 |
|                 u_wcnt_hcmp                                                    |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                     DUT                                                        |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                         u_srlA                                                 |    <0.001 |
|                         u_srlB                                                 |    <0.001 |
|                         u_srlC                                                 |    <0.001 |
|                         u_srlD                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |    <0.001 |
|                         u_srlA                                                 |    <0.001 |
|                         u_srlB                                                 |    <0.001 |
|                         u_srlC                                                 |    <0.001 |
|                         u_srlD                                                 |    <0.001 |
|                 u_wcnt_lcmp                                                    |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                     DUT                                                        |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                         u_srlA                                                 |    <0.001 |
|                         u_srlB                                                 |    <0.001 |
|                         u_srlC                                                 |    <0.001 |
|                         u_srlD                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |    <0.001 |
|                         u_srlA                                                 |    <0.001 |
|                         u_srlB                                                 |    <0.001 |
|                         u_srlC                                                 |    <0.001 |
|                         u_srlD                                                 |    <0.001 |
|           u_ila_regs                                                           |     0.010 |
|             MU_SRL[0].mu_srl_reg                                               |    <0.001 |
|             MU_SRL[10].mu_srl_reg                                              |    <0.001 |
|             MU_SRL[11].mu_srl_reg                                              |    <0.001 |
|             MU_SRL[12].mu_srl_reg                                              |    <0.001 |
|             MU_SRL[13].mu_srl_reg                                              |    <0.001 |
|             MU_SRL[1].mu_srl_reg                                               |    <0.001 |
|             MU_SRL[2].mu_srl_reg                                               |    <0.001 |
|             MU_SRL[3].mu_srl_reg                                               |    <0.001 |
|             MU_SRL[4].mu_srl_reg                                               |    <0.001 |
|             MU_SRL[5].mu_srl_reg                                               |    <0.001 |
|             MU_SRL[6].mu_srl_reg                                               |    <0.001 |
|             MU_SRL[7].mu_srl_reg                                               |    <0.001 |
|             MU_SRL[8].mu_srl_reg                                               |    <0.001 |
|             MU_SRL[9].mu_srl_reg                                               |    <0.001 |
|             TC_SRL[0].tc_srl_reg                                               |    <0.001 |
|             U_XSDB_SLAVE                                                       |     0.003 |
|             reg_15                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_16                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_17                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_18                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_19                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_1a                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_6                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_7                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_8                                                              |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                             |    <0.001 |
|             reg_80                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_81                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_82                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_83                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_84                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_85                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_887                                                            |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                             |    <0.001 |
|             reg_88d                                                            |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                             |    <0.001 |
|             reg_890                                                            |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                             |    <0.001 |
|             reg_9                                                              |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                             |    <0.001 |
|             reg_srl_fff                                                        |    <0.001 |
|             reg_stream_ffd                                                     |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_stream_ffe                                                     |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                             |    <0.001 |
|           u_ila_reset_ctrl                                                     |    <0.001 |
|             arm_detection_inst                                                 |    <0.001 |
|             asyncrounous_transfer.arm_in_transfer_inst                         |    <0.001 |
|             asyncrounous_transfer.arm_out_transfer_inst                        |    <0.001 |
|             asyncrounous_transfer.halt_in_transfer_inst                        |    <0.001 |
|             asyncrounous_transfer.halt_out_transfer_inst                       |    <0.001 |
|             halt_detection_inst                                                |    <0.001 |
|           u_trig                                                               |     0.017 |
|             N_DDR_TC.N_DDR_TC_INST[0].U_TC                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                 DUT                                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                     u_srlA                                                     |    <0.001 |
|                     u_srlB                                                     |    <0.001 |
|                     u_srlC                                                     |    <0.001 |
|                     u_srlD                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                     u_srlA                                                     |    <0.001 |
|                     u_srlB                                                     |    <0.001 |
|                     u_srlC                                                     |    <0.001 |
|                     u_srlD                                                     |    <0.001 |
|             U_TM                                                               |     0.017 |
|               N_DDR_MODE.G_NMU[0].U_M                                          |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[10].U_M                                         |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[11].U_M                                         |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[12].U_M                                         |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[13].U_M                                         |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[1].U_M                                          |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[2].U_M                                          |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[3].U_M                                          |     0.008 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |     0.008 |
|                   DUT                                                          |     0.002 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[18].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[20].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[22].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[24].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[25].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[26].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[27].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[28].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[29].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[30].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[32].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[33].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[34].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[35].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[36].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[37].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[38].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[39].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[40].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[41].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[42].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[43].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[44].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[45].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[46].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[47].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[48].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[49].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[50].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[51].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[52].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[53].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[54].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[55].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[56].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[57].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[58].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[59].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[60].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[61].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[62].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[63].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[4].U_M                                          |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[5].U_M                                          |     0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |     0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[6].U_M                                          |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[7].U_M                                          |     0.007 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |     0.007 |
|                   DUT                                                          |     0.002 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[18].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[20].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[22].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[24].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[25].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[26].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[27].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[28].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[29].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[30].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[32].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[33].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[34].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[35].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[36].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[37].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[38].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[39].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[40].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[41].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[42].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[43].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[44].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[45].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[46].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[47].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[48].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[49].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[50].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[51].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[52].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[53].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[54].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[55].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[56].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[57].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[58].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[59].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[60].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[61].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[62].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[63].U_ALL_SRL_SLICE              |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[8].U_M                                          |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[9].U_M                                          |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|           xsdb_memory_read_inst                                                |     0.006 |
|     dbg_reg_comp                                                               |     0.004 |
|     dma_ctrl                                                                   |     0.012 |
|       dma_controller_wb_slave_0                                                |     0.007 |
|     dma_ddr3_gen.cmp_ddr3_ctrl_wb                                              |     0.049 |
|       fifo_wb_read_addr                                                        |     0.002 |
|         U0                                                                     |     0.002 |
|           inst_fifo_gen                                                        |     0.002 |
|             gconvfifo.rf                                                       |     0.002 |
|               grf.rf                                                           |     0.002 |
|                 gntv_or_sync_fifo.gcx.clkx                                     |    <0.001 |
|                   gsync_stage[1].rd_stg_inst                                   |    <0.001 |
|                   gsync_stage[1].wr_stg_inst                                   |    <0.001 |
|                   gsync_stage[2].rd_stg_inst                                   |    <0.001 |
|                   gsync_stage[2].wr_stg_inst                                   |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                   gras.rsts                                                    |    <0.001 |
|                   rpntr                                                        |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                   gwas.wsts                                                    |    <0.001 |
|                   wpntr                                                        |    <0.001 |
|                 gntv_or_sync_fifo.mem                                          |    <0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                     |    <0.001 |
|                     inst_blk_mem_gen                                           |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                     |    <0.001 |
|                         valid.cstr                                             |    <0.001 |
|                           ramloop[0].ram.r                                     |    <0.001 |
|                             prim_noinit.ram                                    |    <0.001 |
|                 rstblk                                                         |    <0.001 |
|       fifo_wb_read_data                                                        |     0.020 |
|         U0                                                                     |     0.020 |
|           inst_fifo_gen                                                        |     0.020 |
|             gconvfifo.rf                                                       |     0.020 |
|               grf.rf                                                           |     0.020 |
|                 gntv_or_sync_fifo.gcx.clkx                                     |    <0.001 |
|                   gsync_stage[1].rd_stg_inst                                   |    <0.001 |
|                   gsync_stage[1].wr_stg_inst                                   |    <0.001 |
|                   gsync_stage[2].rd_stg_inst                                   |    <0.001 |
|                   gsync_stage[2].wr_stg_inst                                   |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                   gr1.gr1_int.rfwft                                            |    <0.001 |
|                   gras.grdc1.rdc                                               |    <0.001 |
|                   gras.rsts                                                    |    <0.001 |
|                   rpntr                                                        |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                   gwas.wsts                                                    |    <0.001 |
|                   wpntr                                                        |    <0.001 |
|                 gntv_or_sync_fifo.mem                                          |     0.018 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                     |     0.014 |
|                     inst_blk_mem_gen                                           |     0.014 |
|                       gnbram.gnativebmg.native_blk_mem_gen                     |     0.014 |
|                         valid.cstr                                             |     0.014 |
|                           ramloop[0].ram.r                                     |    <0.001 |
|                             prim_noinit.ram                                    |    <0.001 |
|                           ramloop[1].ram.r                                     |     0.002 |
|                             prim_noinit.ram                                    |     0.002 |
|                           ramloop[2].ram.r                                     |     0.002 |
|                             prim_noinit.ram                                    |     0.002 |
|                           ramloop[3].ram.r                                     |     0.002 |
|                             prim_noinit.ram                                    |     0.002 |
|                           ramloop[4].ram.r                                     |     0.002 |
|                             prim_noinit.ram                                    |     0.002 |
|                           ramloop[5].ram.r                                     |     0.002 |
|                             prim_noinit.ram                                    |     0.002 |
|                           ramloop[6].ram.r                                     |     0.002 |
|                             prim_noinit.ram                                    |     0.002 |
|                           ramloop[7].ram.r                                     |     0.002 |
|                             prim_noinit.ram                                    |     0.002 |
|                 rstblk                                                         |    <0.001 |
|       fifo_wb_read_mask                                                        |     0.003 |
|         U0                                                                     |     0.003 |
|           inst_fifo_gen                                                        |     0.003 |
|             gconvfifo.rf                                                       |     0.003 |
|               grf.rf                                                           |     0.003 |
|                 gntv_or_sync_fifo.gcx.clkx                                     |    <0.001 |
|                   gsync_stage[1].rd_stg_inst                                   |    <0.001 |
|                   gsync_stage[1].wr_stg_inst                                   |    <0.001 |
|                   gsync_stage[2].rd_stg_inst                                   |    <0.001 |
|                   gsync_stage[2].wr_stg_inst                                   |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                   gr1.gr1_int.rfwft                                            |    <0.001 |
|                   gras.grdc1.rdc                                               |    <0.001 |
|                   gras.rsts                                                    |    <0.001 |
|                   rpntr                                                        |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                   gwas.wsts                                                    |    <0.001 |
|                   wpntr                                                        |    <0.001 |
|                 gntv_or_sync_fifo.mem                                          |    <0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                     |    <0.001 |
|                     inst_blk_mem_gen                                           |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                     |    <0.001 |
|                         valid.cstr                                             |    <0.001 |
|                           ramloop[0].ram.r                                     |    <0.001 |
|                             prim_noinit.ram                                    |    <0.001 |
|                 rstblk                                                         |    <0.001 |
|       fifo_wb_write                                                            |     0.005 |
|         U0                                                                     |     0.005 |
|           inst_fifo_gen                                                        |     0.005 |
|             gconvfifo.rf                                                       |     0.005 |
|               grf.rf                                                           |     0.005 |
|                 gntv_or_sync_fifo.gcx.clkx                                     |    <0.001 |
|                   gsync_stage[1].rd_stg_inst                                   |    <0.001 |
|                   gsync_stage[1].wr_stg_inst                                   |    <0.001 |
|                   gsync_stage[2].rd_stg_inst                                   |    <0.001 |
|                   gsync_stage[2].wr_stg_inst                                   |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                   gras.rsts                                                    |    <0.001 |
|                   rpntr                                                        |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                   gwas.wsts                                                    |    <0.001 |
|                   wpntr                                                        |    <0.001 |
|                 gntv_or_sync_fifo.mem                                          |     0.005 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                     |     0.005 |
|                     inst_blk_mem_gen                                           |     0.005 |
|                       gnbram.gnativebmg.native_blk_mem_gen                     |     0.005 |
|                         valid.cstr                                             |     0.005 |
|                           ramloop[0].ram.r                                     |    <0.001 |
|                             prim_noinit.ram                                    |    <0.001 |
|                           ramloop[1].ram.r                                     |    <0.001 |
|                             prim_noinit.ram                                    |    <0.001 |
|                           ramloop[2].ram.r                                     |    <0.001 |
|                             prim_noinit.ram                                    |    <0.001 |
|                           ramloop[3].ram.r                                     |    <0.001 |
|                             prim_noinit.ram                                    |    <0.001 |
|                           ramloop[4].ram.r                                     |    <0.001 |
|                             prim_noinit.ram                                    |    <0.001 |
|                           ramloop[5].ram.r                                     |    <0.001 |
|                             prim_noinit.ram                                    |    <0.001 |
|                           ramloop[6].ram.r                                     |    <0.001 |
|                             prim_noinit.ram                                    |    <0.001 |
|                           ramloop[7].ram.r                                     |    <0.001 |
|                             prim_noinit.ram                                    |    <0.001 |
|                           ramloop[8].ram.r                                     |    <0.001 |
|                             prim_noinit.ram                                    |    <0.001 |
|                 rstblk                                                         |    <0.001 |
|     dma_ddr3_gen.u_mig_7series_0                                               |     1.808 |
|       u_mig_7series_0_mig                                                      |     1.808 |
|         temp_mon_enabled.u_tempmon                                             |     0.008 |
|         u_ddr3_clk_ibuf                                                        |     0.007 |
|         u_ddr3_infrastructure                                                  |     0.215 |
|         u_iodelay_ctrl                                                         |     0.001 |
|         u_memc_ui_top_std                                                      |     1.577 |
|           mem_intfc0                                                           |     1.554 |
|             ddr_phy_top0                                                       |     1.545 |
|               u_ddr_calib_top                                                  |     0.069 |
|                 ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl                    |     0.008 |
|                 ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl                              |     0.009 |
|                 ddr_phy_tempmon_0                                              |     0.005 |
|                 dqsfind_calib_right.u_ddr_phy_dqs_found_cal                    |     0.002 |
|                 mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay                      |    <0.001 |
|                 mb_wrlvl_inst.u_ddr_phy_wrlvl                                  |     0.008 |
|                 oclk_calib.u_ddr_phy_oclkdelay_cal                             |     0.012 |
|                   u_ocd_cntlr                                                  |     0.001 |
|                   u_ocd_data                                                   |    <0.001 |
|                   u_ocd_edge                                                   |    <0.001 |
|                   u_ocd_lim                                                    |     0.002 |
|                   u_ocd_mux                                                    |    <0.001 |
|                   u_ocd_po_cntlr                                               |     0.001 |
|                   u_ocd_samp                                                   |    <0.001 |
|                   u_poc                                                        |     0.004 |
|                     u_edge_center                                              |    <0.001 |
|                     u_edge_left                                                |    <0.001 |
|                     u_edge_right                                               |    <0.001 |
|                     u_poc_meta                                                 |     0.003 |
|                     u_poc_tap_base                                             |     0.001 |
|                 u_ddr_phy_init                                                 |     0.016 |
|                 u_ddr_phy_wrcal                                                |     0.005 |
|                 u_ddr_prbs_gen                                                 |     0.002 |
|               u_ddr_mc_phy_wrapper                                             |     1.476 |
|                 gen_dq_iobuf_default.gen_dq_iobuf[0].u_iobuf_dq                |     0.009 |
|                 gen_dq_iobuf_default.gen_dq_iobuf[10].u_iobuf_dq               |     0.009 |
|                 gen_dq_iobuf_default.gen_dq_iobuf[11].u_iobuf_dq               |     0.009 |
|                 gen_dq_iobuf_default.gen_dq_iobuf[12].u_iobuf_dq               |     0.009 |
|                 gen_dq_iobuf_default.gen_dq_iobuf[13].u_iobuf_dq               |     0.009 |
|                 gen_dq_iobuf_default.gen_dq_iobuf[14].u_iobuf_dq               |     0.009 |
|                 gen_dq_iobuf_default.gen_dq_iobuf[15].u_iobuf_dq               |     0.009 |
|                 gen_dq_iobuf_default.gen_dq_iobuf[16].u_iobuf_dq               |     0.009 |
|                 gen_dq_iobuf_default.gen_dq_iobuf[17].u_iobuf_dq               |     0.009 |
|                 gen_dq_iobuf_default.gen_dq_iobuf[18].u_iobuf_dq               |     0.009 |
|                 gen_dq_iobuf_default.gen_dq_iobuf[19].u_iobuf_dq               |     0.009 |
|                 gen_dq_iobuf_default.gen_dq_iobuf[1].u_iobuf_dq                |     0.009 |
|                 gen_dq_iobuf_default.gen_dq_iobuf[20].u_iobuf_dq               |     0.009 |
|                 gen_dq_iobuf_default.gen_dq_iobuf[21].u_iobuf_dq               |     0.009 |
|                 gen_dq_iobuf_default.gen_dq_iobuf[22].u_iobuf_dq               |     0.009 |
|                 gen_dq_iobuf_default.gen_dq_iobuf[23].u_iobuf_dq               |     0.009 |
|                 gen_dq_iobuf_default.gen_dq_iobuf[24].u_iobuf_dq               |     0.009 |
|                 gen_dq_iobuf_default.gen_dq_iobuf[25].u_iobuf_dq               |     0.009 |
|                 gen_dq_iobuf_default.gen_dq_iobuf[26].u_iobuf_dq               |     0.009 |
|                 gen_dq_iobuf_default.gen_dq_iobuf[27].u_iobuf_dq               |     0.009 |
|                 gen_dq_iobuf_default.gen_dq_iobuf[28].u_iobuf_dq               |     0.009 |
|                 gen_dq_iobuf_default.gen_dq_iobuf[29].u_iobuf_dq               |     0.009 |
|                 gen_dq_iobuf_default.gen_dq_iobuf[2].u_iobuf_dq                |     0.009 |
|                 gen_dq_iobuf_default.gen_dq_iobuf[30].u_iobuf_dq               |     0.009 |
|                 gen_dq_iobuf_default.gen_dq_iobuf[31].u_iobuf_dq               |     0.009 |
|                 gen_dq_iobuf_default.gen_dq_iobuf[32].u_iobuf_dq               |     0.009 |
|                 gen_dq_iobuf_default.gen_dq_iobuf[33].u_iobuf_dq               |     0.009 |
|                 gen_dq_iobuf_default.gen_dq_iobuf[34].u_iobuf_dq               |     0.009 |
|                 gen_dq_iobuf_default.gen_dq_iobuf[35].u_iobuf_dq               |     0.009 |
|                 gen_dq_iobuf_default.gen_dq_iobuf[36].u_iobuf_dq               |     0.009 |
|                 gen_dq_iobuf_default.gen_dq_iobuf[37].u_iobuf_dq               |     0.009 |
|                 gen_dq_iobuf_default.gen_dq_iobuf[38].u_iobuf_dq               |     0.009 |
|                 gen_dq_iobuf_default.gen_dq_iobuf[39].u_iobuf_dq               |     0.009 |
|                 gen_dq_iobuf_default.gen_dq_iobuf[3].u_iobuf_dq                |     0.009 |
|                 gen_dq_iobuf_default.gen_dq_iobuf[40].u_iobuf_dq               |     0.009 |
|                 gen_dq_iobuf_default.gen_dq_iobuf[41].u_iobuf_dq               |     0.009 |
|                 gen_dq_iobuf_default.gen_dq_iobuf[42].u_iobuf_dq               |     0.009 |
|                 gen_dq_iobuf_default.gen_dq_iobuf[43].u_iobuf_dq               |     0.009 |
|                 gen_dq_iobuf_default.gen_dq_iobuf[44].u_iobuf_dq               |     0.009 |
|                 gen_dq_iobuf_default.gen_dq_iobuf[45].u_iobuf_dq               |     0.009 |
|                 gen_dq_iobuf_default.gen_dq_iobuf[46].u_iobuf_dq               |     0.009 |
|                 gen_dq_iobuf_default.gen_dq_iobuf[47].u_iobuf_dq               |     0.009 |
|                 gen_dq_iobuf_default.gen_dq_iobuf[48].u_iobuf_dq               |     0.009 |
|                 gen_dq_iobuf_default.gen_dq_iobuf[49].u_iobuf_dq               |     0.009 |
|                 gen_dq_iobuf_default.gen_dq_iobuf[4].u_iobuf_dq                |     0.009 |
|                 gen_dq_iobuf_default.gen_dq_iobuf[50].u_iobuf_dq               |     0.009 |
|                 gen_dq_iobuf_default.gen_dq_iobuf[51].u_iobuf_dq               |     0.009 |
|                 gen_dq_iobuf_default.gen_dq_iobuf[52].u_iobuf_dq               |     0.009 |
|                 gen_dq_iobuf_default.gen_dq_iobuf[53].u_iobuf_dq               |     0.009 |
|                 gen_dq_iobuf_default.gen_dq_iobuf[54].u_iobuf_dq               |     0.009 |
|                 gen_dq_iobuf_default.gen_dq_iobuf[55].u_iobuf_dq               |     0.009 |
|                 gen_dq_iobuf_default.gen_dq_iobuf[56].u_iobuf_dq               |     0.009 |
|                 gen_dq_iobuf_default.gen_dq_iobuf[57].u_iobuf_dq               |     0.009 |
|                 gen_dq_iobuf_default.gen_dq_iobuf[58].u_iobuf_dq               |     0.009 |
|                 gen_dq_iobuf_default.gen_dq_iobuf[59].u_iobuf_dq               |     0.009 |
|                 gen_dq_iobuf_default.gen_dq_iobuf[5].u_iobuf_dq                |     0.009 |
|                 gen_dq_iobuf_default.gen_dq_iobuf[60].u_iobuf_dq               |     0.009 |
|                 gen_dq_iobuf_default.gen_dq_iobuf[61].u_iobuf_dq               |     0.009 |
|                 gen_dq_iobuf_default.gen_dq_iobuf[62].u_iobuf_dq               |     0.009 |
|                 gen_dq_iobuf_default.gen_dq_iobuf[63].u_iobuf_dq               |     0.009 |
|                 gen_dq_iobuf_default.gen_dq_iobuf[6].u_iobuf_dq                |     0.009 |
|                 gen_dq_iobuf_default.gen_dq_iobuf[7].u_iobuf_dq                |     0.009 |
|                 gen_dq_iobuf_default.gen_dq_iobuf[8].u_iobuf_dq                |     0.009 |
|                 gen_dq_iobuf_default.gen_dq_iobuf[9].u_iobuf_dq                |     0.009 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_dqs_diff.u_iddr_edge_det |    <0.001 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs     |     0.016 |
|                   OBUFTDS                                                      |     0.003 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_dqs_diff.u_iddr_edge_det |    <0.001 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs     |     0.016 |
|                   OBUFTDS                                                      |     0.003 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[2].gen_dqs_diff.u_iddr_edge_det |    <0.001 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[2].gen_dqs_diff.u_iobuf_dqs     |     0.016 |
|                   OBUFTDS                                                      |     0.003 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[3].gen_dqs_diff.u_iddr_edge_det |    <0.001 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[3].gen_dqs_diff.u_iobuf_dqs     |     0.016 |
|                   OBUFTDS                                                      |     0.003 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[4].gen_dqs_diff.u_iddr_edge_det |    <0.001 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[4].gen_dqs_diff.u_iobuf_dqs     |     0.016 |
|                   OBUFTDS                                                      |     0.003 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[5].gen_dqs_diff.u_iddr_edge_det |    <0.001 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[5].gen_dqs_diff.u_iobuf_dqs     |     0.016 |
|                   OBUFTDS                                                      |     0.003 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[6].gen_dqs_diff.u_iddr_edge_det |    <0.001 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[6].gen_dqs_diff.u_iobuf_dqs     |     0.016 |
|                   OBUFTDS                                                      |     0.003 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[7].gen_dqs_diff.u_iddr_edge_det |    <0.001 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[7].gen_dqs_diff.u_iobuf_dqs     |     0.016 |
|                   OBUFTDS                                                      |     0.003 |
|                 u_ddr_mc_phy                                                   |     0.736 |
|                   ddr_phy_4lanes_0.u_ddr_phy_4lanes                            |     0.302 |
|                     ddr_byte_lane_A.ddr_byte_lane_A                            |     0.064 |
|                       ddr_byte_group_io                                        |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo            |    <0.001 |
|                         mem_reg_0_3_0_5                                        |    <0.001 |
|                         mem_reg_0_3_12_17                                      |    <0.001 |
|                         mem_reg_0_3_18_23                                      |    <0.001 |
|                         mem_reg_0_3_24_29                                      |    <0.001 |
|                         mem_reg_0_3_30_35                                      |    <0.001 |
|                         mem_reg_0_3_36_41                                      |    <0.001 |
|                         mem_reg_0_3_42_47                                      |    <0.001 |
|                         mem_reg_0_3_48_53                                      |    <0.001 |
|                         mem_reg_0_3_54_59                                      |    <0.001 |
|                         mem_reg_0_3_60_65                                      |    <0.001 |
|                         mem_reg_0_3_6_11                                       |    <0.001 |
|                         mem_reg_0_3_72_77                                      |    <0.001 |
|                         mem_reg_0_3_78_79                                      |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                        |    <0.001 |
|                         mem_reg_0_15_0_5                                       |    <0.001 |
|                         mem_reg_0_15_12_17                                     |    <0.001 |
|                         mem_reg_0_15_18_23                                     |    <0.001 |
|                         mem_reg_0_15_24_29                                     |    <0.001 |
|                         mem_reg_0_15_30_35                                     |    <0.001 |
|                         mem_reg_0_15_36_41                                     |    <0.001 |
|                         mem_reg_0_15_42_47                                     |    <0.001 |
|                         mem_reg_0_15_48_53                                     |    <0.001 |
|                         mem_reg_0_15_54_59                                     |    <0.001 |
|                         mem_reg_0_15_60_65                                     |    <0.001 |
|                         mem_reg_0_15_66_71                                     |    <0.001 |
|                         mem_reg_0_15_6_11                                      |    <0.001 |
|                         mem_reg_0_15_72_77                                     |    <0.001 |
|                         mem_reg_0_15_78_79                                     |    <0.001 |
|                     ddr_byte_lane_B.ddr_byte_lane_B                            |     0.064 |
|                       ddr_byte_group_io                                        |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo            |    <0.001 |
|                         mem_reg_0_3_12_17                                      |    <0.001 |
|                         mem_reg_0_3_18_23                                      |    <0.001 |
|                         mem_reg_0_3_24_29                                      |    <0.001 |
|                         mem_reg_0_3_30_35                                      |    <0.001 |
|                         mem_reg_0_3_36_41                                      |    <0.001 |
|                         mem_reg_0_3_42_47                                      |    <0.001 |
|                         mem_reg_0_3_48_53                                      |    <0.001 |
|                         mem_reg_0_3_54_59                                      |    <0.001 |
|                         mem_reg_0_3_60_65                                      |    <0.001 |
|                         mem_reg_0_3_66_71                                      |    <0.001 |
|                         mem_reg_0_3_6_11                                       |    <0.001 |
|                         mem_reg_0_3_72_77                                      |    <0.001 |
|                         mem_reg_0_3_78_79                                      |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                        |    <0.001 |
|                         mem_reg_0_15_0_5                                       |    <0.001 |
|                         mem_reg_0_15_12_17                                     |    <0.001 |
|                         mem_reg_0_15_18_23                                     |    <0.001 |
|                         mem_reg_0_15_24_29                                     |    <0.001 |
|                         mem_reg_0_15_30_35                                     |    <0.001 |
|                         mem_reg_0_15_36_41                                     |    <0.001 |
|                         mem_reg_0_15_42_47                                     |    <0.001 |
|                         mem_reg_0_15_48_53                                     |    <0.001 |
|                         mem_reg_0_15_54_59                                     |    <0.001 |
|                         mem_reg_0_15_60_65                                     |    <0.001 |
|                         mem_reg_0_15_66_71                                     |    <0.001 |
|                         mem_reg_0_15_6_11                                      |    <0.001 |
|                         mem_reg_0_15_72_77                                     |    <0.001 |
|                         mem_reg_0_15_78_79                                     |    <0.001 |
|                     ddr_byte_lane_C.ddr_byte_lane_C                            |     0.065 |
|                       ddr_byte_group_io                                        |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo            |     0.002 |
|                         mem_reg_0_3_0_5                                        |    <0.001 |
|                         mem_reg_0_3_12_17                                      |    <0.001 |
|                         mem_reg_0_3_18_23                                      |    <0.001 |
|                         mem_reg_0_3_24_29                                      |    <0.001 |
|                         mem_reg_0_3_30_35                                      |    <0.001 |
|                         mem_reg_0_3_36_41                                      |    <0.001 |
|                         mem_reg_0_3_42_47                                      |    <0.001 |
|                         mem_reg_0_3_48_53                                      |    <0.001 |
|                         mem_reg_0_3_54_59                                      |    <0.001 |
|                         mem_reg_0_3_6_11                                       |    <0.001 |
|                         mem_reg_0_3_72_77                                      |    <0.001 |
|                         mem_reg_0_3_78_79                                      |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                        |    <0.001 |
|                         mem_reg_0_15_0_5                                       |    <0.001 |
|                         mem_reg_0_15_12_17                                     |    <0.001 |
|                         mem_reg_0_15_18_23                                     |    <0.001 |
|                         mem_reg_0_15_24_29                                     |    <0.001 |
|                         mem_reg_0_15_30_35                                     |    <0.001 |
|                         mem_reg_0_15_36_41                                     |    <0.001 |
|                         mem_reg_0_15_42_47                                     |    <0.001 |
|                         mem_reg_0_15_48_53                                     |    <0.001 |
|                         mem_reg_0_15_54_59                                     |    <0.001 |
|                         mem_reg_0_15_60_65                                     |    <0.001 |
|                         mem_reg_0_15_66_71                                     |    <0.001 |
|                         mem_reg_0_15_6_11                                      |    <0.001 |
|                         mem_reg_0_15_72_77                                     |    <0.001 |
|                         mem_reg_0_15_78_79                                     |    <0.001 |
|                     ddr_byte_lane_D.ddr_byte_lane_D                            |     0.065 |
|                       ddr_byte_group_io                                        |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo            |     0.002 |
|                         mem_reg_0_3_12_17                                      |    <0.001 |
|                         mem_reg_0_3_18_23                                      |    <0.001 |
|                         mem_reg_0_3_24_29                                      |    <0.001 |
|                         mem_reg_0_3_30_35                                      |    <0.001 |
|                         mem_reg_0_3_36_41                                      |    <0.001 |
|                         mem_reg_0_3_42_47                                      |    <0.001 |
|                         mem_reg_0_3_48_53                                      |    <0.001 |
|                         mem_reg_0_3_54_59                                      |    <0.001 |
|                         mem_reg_0_3_60_65                                      |    <0.001 |
|                         mem_reg_0_3_6_11                                       |    <0.001 |
|                         mem_reg_0_3_72_77                                      |    <0.001 |
|                         mem_reg_0_3_78_79                                      |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                        |    <0.001 |
|                         mem_reg_0_15_0_5                                       |    <0.001 |
|                         mem_reg_0_15_12_17                                     |    <0.001 |
|                         mem_reg_0_15_18_23                                     |    <0.001 |
|                         mem_reg_0_15_24_29                                     |    <0.001 |
|                         mem_reg_0_15_30_35                                     |    <0.001 |
|                         mem_reg_0_15_36_41                                     |    <0.001 |
|                         mem_reg_0_15_42_47                                     |    <0.001 |
|                         mem_reg_0_15_48_53                                     |    <0.001 |
|                         mem_reg_0_15_54_59                                     |    <0.001 |
|                         mem_reg_0_15_60_65                                     |    <0.001 |
|                         mem_reg_0_15_66_71                                     |    <0.001 |
|                         mem_reg_0_15_6_11                                      |    <0.001 |
|                         mem_reg_0_15_72_77                                     |    <0.001 |
|                         mem_reg_0_15_78_79                                     |    <0.001 |
|                   ddr_phy_4lanes_1.u_ddr_phy_4lanes                            |     0.135 |
|                     ddr_byte_lane_A.ddr_byte_lane_A                            |     0.037 |
|                       ddr_byte_group_io                                        |    <0.001 |
|                       ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf                |     0.011 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                        |    <0.001 |
|                         mem_reg_0_15_0_5                                       |    <0.001 |
|                         mem_reg_0_15_30_35                                     |    <0.001 |
|                         mem_reg_0_15_36_41                                     |    <0.001 |
|                         mem_reg_0_15_42_47                                     |    <0.001 |
|                         mem_reg_0_15_48_53                                     |    <0.001 |
|                         mem_reg_0_15_54_59                                     |    <0.001 |
|                         mem_reg_0_15_60_65                                     |    <0.001 |
|                         mem_reg_0_15_66_71                                     |    <0.001 |
|                         mem_reg_0_15_6_11                                      |    <0.001 |
|                         mem_reg_0_15_72_77                                     |    <0.001 |
|                     ddr_byte_lane_B.ddr_byte_lane_B                            |     0.026 |
|                       ddr_byte_group_io                                        |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                        |    <0.001 |
|                         mem_reg_0_15_0_5                                       |    <0.001 |
|                         mem_reg_0_15_12_17                                     |    <0.001 |
|                         mem_reg_0_15_18_23                                     |    <0.001 |
|                         mem_reg_0_15_30_35                                     |    <0.001 |
|                         mem_reg_0_15_42_47                                     |    <0.001 |
|                         mem_reg_0_15_48_53                                     |    <0.001 |
|                         mem_reg_0_15_54_59                                     |    <0.001 |
|                         mem_reg_0_15_60_65                                     |    <0.001 |
|                         mem_reg_0_15_66_71                                     |    <0.001 |
|                         mem_reg_0_15_6_11                                      |    <0.001 |
|                     ddr_byte_lane_C.ddr_byte_lane_C                            |     0.027 |
|                       ddr_byte_group_io                                        |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                        |     0.001 |
|                         mem_reg_0_15_0_5                                       |    <0.001 |
|                         mem_reg_0_15_12_17                                     |    <0.001 |
|                         mem_reg_0_15_18_23                                     |    <0.001 |
|                         mem_reg_0_15_24_29                                     |    <0.001 |
|                         mem_reg_0_15_30_35                                     |    <0.001 |
|                         mem_reg_0_15_36_41                                     |    <0.001 |
|                         mem_reg_0_15_42_47                                     |    <0.001 |
|                         mem_reg_0_15_48_53                                     |    <0.001 |
|                         mem_reg_0_15_54_59                                     |    <0.001 |
|                         mem_reg_0_15_60_65                                     |    <0.001 |
|                         mem_reg_0_15_66_71                                     |    <0.001 |
|                         mem_reg_0_15_6_11                                      |    <0.001 |
|                         mem_reg_0_15_72_77                                     |    <0.001 |
|                         mem_reg_0_15_78_79                                     |    <0.001 |
|                   ddr_phy_4lanes_2.u_ddr_phy_4lanes                            |     0.299 |
|                     ddr_byte_lane_A.ddr_byte_lane_A                            |     0.064 |
|                       ddr_byte_group_io                                        |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo            |    <0.001 |
|                         mem_reg_0_3_0_5                                        |    <0.001 |
|                         mem_reg_0_3_12_17                                      |    <0.001 |
|                         mem_reg_0_3_18_23                                      |    <0.001 |
|                         mem_reg_0_3_30_35                                      |    <0.001 |
|                         mem_reg_0_3_36_41                                      |    <0.001 |
|                         mem_reg_0_3_42_47                                      |    <0.001 |
|                         mem_reg_0_3_48_53                                      |    <0.001 |
|                         mem_reg_0_3_54_59                                      |    <0.001 |
|                         mem_reg_0_3_60_65                                      |    <0.001 |
|                         mem_reg_0_3_6_11                                       |    <0.001 |
|                         mem_reg_0_3_72_77                                      |    <0.001 |
|                         mem_reg_0_3_78_79                                      |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                        |    <0.001 |
|                         mem_reg_0_15_0_5                                       |    <0.001 |
|                         mem_reg_0_15_12_17                                     |    <0.001 |
|                         mem_reg_0_15_18_23                                     |    <0.001 |
|                         mem_reg_0_15_24_29                                     |    <0.001 |
|                         mem_reg_0_15_30_35                                     |    <0.001 |
|                         mem_reg_0_15_36_41                                     |    <0.001 |
|                         mem_reg_0_15_42_47                                     |    <0.001 |
|                         mem_reg_0_15_48_53                                     |    <0.001 |
|                         mem_reg_0_15_54_59                                     |    <0.001 |
|                         mem_reg_0_15_60_65                                     |    <0.001 |
|                         mem_reg_0_15_66_71                                     |    <0.001 |
|                         mem_reg_0_15_6_11                                      |    <0.001 |
|                         mem_reg_0_15_72_77                                     |    <0.001 |
|                         mem_reg_0_15_78_79                                     |    <0.001 |
|                     ddr_byte_lane_B.ddr_byte_lane_B                            |     0.064 |
|                       ddr_byte_group_io                                        |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo            |    <0.001 |
|                         mem_reg_0_3_0_5                                        |    <0.001 |
|                         mem_reg_0_3_12_17                                      |    <0.001 |
|                         mem_reg_0_3_18_23                                      |    <0.001 |
|                         mem_reg_0_3_24_29                                      |    <0.001 |
|                         mem_reg_0_3_30_35                                      |    <0.001 |
|                         mem_reg_0_3_36_41                                      |    <0.001 |
|                         mem_reg_0_3_42_47                                      |    <0.001 |
|                         mem_reg_0_3_48_53                                      |    <0.001 |
|                         mem_reg_0_3_54_59                                      |    <0.001 |
|                         mem_reg_0_3_60_65                                      |    <0.001 |
|                         mem_reg_0_3_66_71                                      |    <0.001 |
|                         mem_reg_0_3_6_11                                       |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                        |    <0.001 |
|                         mem_reg_0_15_0_5                                       |    <0.001 |
|                         mem_reg_0_15_12_17                                     |    <0.001 |
|                         mem_reg_0_15_18_23                                     |    <0.001 |
|                         mem_reg_0_15_24_29                                     |    <0.001 |
|                         mem_reg_0_15_30_35                                     |    <0.001 |
|                         mem_reg_0_15_36_41                                     |    <0.001 |
|                         mem_reg_0_15_42_47                                     |    <0.001 |
|                         mem_reg_0_15_48_53                                     |    <0.001 |
|                         mem_reg_0_15_54_59                                     |    <0.001 |
|                         mem_reg_0_15_60_65                                     |    <0.001 |
|                         mem_reg_0_15_66_71                                     |    <0.001 |
|                         mem_reg_0_15_6_11                                      |    <0.001 |
|                         mem_reg_0_15_72_77                                     |    <0.001 |
|                         mem_reg_0_15_78_79                                     |    <0.001 |
|                     ddr_byte_lane_C.ddr_byte_lane_C                            |     0.064 |
|                       ddr_byte_group_io                                        |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo            |    <0.001 |
|                         mem_reg_0_3_0_5                                        |    <0.001 |
|                         mem_reg_0_3_12_17                                      |    <0.001 |
|                         mem_reg_0_3_18_23                                      |    <0.001 |
|                         mem_reg_0_3_24_29                                      |    <0.001 |
|                         mem_reg_0_3_30_35                                      |    <0.001 |
|                         mem_reg_0_3_36_41                                      |    <0.001 |
|                         mem_reg_0_3_42_47                                      |    <0.001 |
|                         mem_reg_0_3_54_59                                      |    <0.001 |
|                         mem_reg_0_3_60_65                                      |    <0.001 |
|                         mem_reg_0_3_6_11                                       |    <0.001 |
|                         mem_reg_0_3_72_77                                      |    <0.001 |
|                         mem_reg_0_3_78_79                                      |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                        |    <0.001 |
|                         mem_reg_0_15_0_5                                       |    <0.001 |
|                         mem_reg_0_15_12_17                                     |    <0.001 |
|                         mem_reg_0_15_18_23                                     |    <0.001 |
|                         mem_reg_0_15_24_29                                     |    <0.001 |
|                         mem_reg_0_15_30_35                                     |    <0.001 |
|                         mem_reg_0_15_36_41                                     |    <0.001 |
|                         mem_reg_0_15_42_47                                     |    <0.001 |
|                         mem_reg_0_15_48_53                                     |    <0.001 |
|                         mem_reg_0_15_54_59                                     |    <0.001 |
|                         mem_reg_0_15_60_65                                     |    <0.001 |
|                         mem_reg_0_15_66_71                                     |    <0.001 |
|                         mem_reg_0_15_6_11                                      |    <0.001 |
|                         mem_reg_0_15_72_77                                     |    <0.001 |
|                         mem_reg_0_15_78_79                                     |    <0.001 |
|                     ddr_byte_lane_D.ddr_byte_lane_D                            |     0.064 |
|                       ddr_byte_group_io                                        |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo            |    <0.001 |
|                         mem_reg_0_3_12_17                                      |    <0.001 |
|                         mem_reg_0_3_18_23                                      |    <0.001 |
|                         mem_reg_0_3_30_35                                      |    <0.001 |
|                         mem_reg_0_3_36_41                                      |    <0.001 |
|                         mem_reg_0_3_42_47                                      |    <0.001 |
|                         mem_reg_0_3_48_53                                      |    <0.001 |
|                         mem_reg_0_3_54_59                                      |    <0.001 |
|                         mem_reg_0_3_60_65                                      |    <0.001 |
|                         mem_reg_0_3_66_71                                      |    <0.001 |
|                         mem_reg_0_3_6_11                                       |    <0.001 |
|                         mem_reg_0_3_72_77                                      |    <0.001 |
|                         mem_reg_0_3_78_79                                      |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                        |    <0.001 |
|                         mem_reg_0_15_0_5                                       |    <0.001 |
|                         mem_reg_0_15_12_17                                     |    <0.001 |
|                         mem_reg_0_15_18_23                                     |    <0.001 |
|                         mem_reg_0_15_24_29                                     |    <0.001 |
|                         mem_reg_0_15_30_35                                     |    <0.001 |
|                         mem_reg_0_15_36_41                                     |    <0.001 |
|                         mem_reg_0_15_42_47                                     |    <0.001 |
|                         mem_reg_0_15_48_53                                     |    <0.001 |
|                         mem_reg_0_15_54_59                                     |    <0.001 |
|                         mem_reg_0_15_60_65                                     |    <0.001 |
|                         mem_reg_0_15_66_71                                     |    <0.001 |
|                         mem_reg_0_15_6_11                                      |    <0.001 |
|                         mem_reg_0_15_72_77                                     |    <0.001 |
|                         mem_reg_0_15_78_79                                     |    <0.001 |
|             mc0                                                                |     0.009 |
|               bank_mach0                                                       |     0.005 |
|                 arb_mux0                                                       |     0.001 |
|                   arb_row_col0                                                 |     0.001 |
|                     col_arb0                                                   |    <0.001 |
|                     pre_4_1_1T_arb.pre_arb0                                    |    <0.001 |
|                     row_arb0                                                   |    <0.001 |
|                   arb_select0                                                  |    <0.001 |
|                 bank_cntrl[0].bank0                                            |     0.001 |
|                   bank_compare0                                                |    <0.001 |
|                   bank_queue0                                                  |    <0.001 |
|                   bank_state0                                                  |    <0.001 |
|                 bank_cntrl[1].bank0                                            |    <0.001 |
|                   bank_compare0                                                |    <0.001 |
|                   bank_queue0                                                  |    <0.001 |
|                   bank_state0                                                  |    <0.001 |
|                 bank_cntrl[2].bank0                                            |    <0.001 |
|                   bank_compare0                                                |    <0.001 |
|                   bank_queue0                                                  |    <0.001 |
|                   bank_state0                                                  |    <0.001 |
|                 bank_cntrl[3].bank0                                            |    <0.001 |
|                   bank_compare0                                                |    <0.001 |
|                   bank_queue0                                                  |    <0.001 |
|                   bank_state0                                                  |    <0.001 |
|                 bank_common0                                                   |    <0.001 |
|               col_mach0                                                        |     0.001 |
|                 read_fifo.fifo_ram[0].RAM32M0                                  |    <0.001 |
|                 read_fifo.fifo_ram[1].RAM32M0                                  |    <0.001 |
|               rank_mach0                                                       |    <0.001 |
|                 rank_cntrl[0].rank_cntrl0                                      |    <0.001 |
|                 rank_common0                                                   |    <0.001 |
|                   maintenance_request.maint_arb0                               |    <0.001 |
|           u_ui_top                                                             |     0.023 |
|             ui_cmd0                                                            |     0.001 |
|             ui_rd_data0                                                        |     0.009 |
|               not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0                  |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0                  |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[21].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[22].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[23].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[24].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[25].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[26].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[27].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[28].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[29].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0                  |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[30].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[31].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[32].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[33].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[34].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[35].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[36].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[37].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[38].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[39].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0                  |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[40].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[41].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[42].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[43].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[44].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[45].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[46].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[47].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[48].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[49].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0                  |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[50].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[51].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[52].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[53].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[54].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[55].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[56].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[57].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[58].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[59].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0                  |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[60].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[61].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[62].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[63].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[64].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[65].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[66].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[67].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[68].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[69].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0                  |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[70].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[71].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[72].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[73].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[74].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[75].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[76].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[77].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[78].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[79].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0                  |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[80].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[81].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[82].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[83].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[84].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[85].RAM32M0                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0                  |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0                  |    <0.001 |
|               not_strict_mode.status_ram.RAM32M0                               |    <0.001 |
|             ui_wr_data0                                                        |     0.012 |
|               pointer_ram.rams[0].RAM32M0                                      |    <0.001 |
|               pointer_ram.rams[1].RAM32M0                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[0].RAM32M0                            |    <0.001 |
|               write_buffer.wr_buffer_ram[10].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[11].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[12].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[13].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[14].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[15].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[16].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[17].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[18].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[19].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[1].RAM32M0                            |    <0.001 |
|               write_buffer.wr_buffer_ram[20].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[21].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[22].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[23].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[24].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[25].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[26].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[27].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[28].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[29].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[2].RAM32M0                            |    <0.001 |
|               write_buffer.wr_buffer_ram[30].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[31].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[32].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[33].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[34].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[35].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[36].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[37].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[38].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[39].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[3].RAM32M0                            |    <0.001 |
|               write_buffer.wr_buffer_ram[40].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[41].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[42].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[43].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[44].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[45].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[46].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[47].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[48].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[49].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[4].RAM32M0                            |    <0.001 |
|               write_buffer.wr_buffer_ram[50].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[51].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[52].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[53].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[54].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[55].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[56].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[57].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[58].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[59].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[5].RAM32M0                            |    <0.001 |
|               write_buffer.wr_buffer_ram[60].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[61].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[62].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[63].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[64].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[65].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[66].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[67].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[68].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[69].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[6].RAM32M0                            |    <0.001 |
|               write_buffer.wr_buffer_ram[70].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[71].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[72].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[73].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[74].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[75].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[76].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[77].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[78].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[79].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[7].RAM32M0                            |    <0.001 |
|               write_buffer.wr_buffer_ram[80].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[81].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[82].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[83].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[84].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[85].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[86].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[87].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[88].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[89].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[8].RAM32M0                            |    <0.001 |
|               write_buffer.wr_buffer_ram[90].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[91].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[92].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[93].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[94].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[95].RAM32M0                           |    <0.001 |
|               write_buffer.wr_buffer_ram[9].RAM32M0                            |    <0.001 |
|     l2p_dma                                                                    |     0.021 |
|       cmp_addr_fifo                                                            |     0.007 |
|         U0                                                                     |     0.007 |
|           U0                                                                   |     0.007 |
|             inst_fifo_gen                                                      |     0.007 |
|               gconvfifo.rf                                                     |     0.007 |
|                 grf.rf                                                         |     0.007 |
|                   gntv_or_sync_fifo.gcx.clkx                                   |     0.001 |
|                     gsync_stage[1].rd_stg_inst                                 |    <0.001 |
|                     gsync_stage[1].wr_stg_inst                                 |    <0.001 |
|                     gsync_stage[2].rd_stg_inst                                 |    <0.001 |
|                     gsync_stage[2].wr_stg_inst                                 |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                     |    <0.001 |
|                     gr1.gr1_int.rfwft                                          |    <0.001 |
|                     gras.rsts                                                  |    <0.001 |
|                       c0                                                       |    <0.001 |
|                       c1                                                       |    <0.001 |
|                     rpntr                                                      |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                     |     0.001 |
|                     gwas.gpf.wrpf                                              |    <0.001 |
|                     gwas.wsts                                                  |    <0.001 |
|                       c1                                                       |    <0.001 |
|                       c2                                                       |    <0.001 |
|                     wpntr                                                      |    <0.001 |
|                   gntv_or_sync_fifo.mem                                        |     0.004 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                   |     0.003 |
|                       inst_blk_mem_gen                                         |     0.003 |
|                         gnbram.gnativebmg.native_blk_mem_gen                   |     0.003 |
|                           valid.cstr                                           |     0.003 |
|                             ramloop[0].ram.r                                   |     0.003 |
|                               prim_noinit.ram                                  |     0.003 |
|                   rstblk                                                       |    <0.001 |
|       cmp_data_fifo                                                            |     0.005 |
|         U0                                                                     |     0.004 |
|           U0                                                                   |     0.004 |
|             inst_fifo_gen                                                      |     0.004 |
|               gconvfifo.rf                                                     |     0.004 |
|                 grf.rf                                                         |     0.004 |
|                   gntv_or_sync_fifo.gcx.clkx                                   |     0.001 |
|                     gsync_stage[1].rd_stg_inst                                 |    <0.001 |
|                     gsync_stage[1].wr_stg_inst                                 |    <0.001 |
|                     gsync_stage[2].rd_stg_inst                                 |    <0.001 |
|                     gsync_stage[2].wr_stg_inst                                 |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                     |    <0.001 |
|                     gr1.gr1_int.rfwft                                          |    <0.001 |
|                     gras.rsts                                                  |    <0.001 |
|                       c0                                                       |    <0.001 |
|                       c1                                                       |    <0.001 |
|                     rpntr                                                      |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                     |    <0.001 |
|                     gwas.gpf.wrpf                                              |    <0.001 |
|                     gwas.wsts                                                  |    <0.001 |
|                       c1                                                       |    <0.001 |
|                       c2                                                       |    <0.001 |
|                     wpntr                                                      |    <0.001 |
|                   gntv_or_sync_fifo.mem                                        |    <0.001 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                   |    <0.001 |
|                       inst_blk_mem_gen                                         |    <0.001 |
|                         gnbram.gnativebmg.native_blk_mem_gen                   |    <0.001 |
|                           valid.cstr                                           |    <0.001 |
|                             ramloop[0].ram.r                                   |    <0.001 |
|                               prim_noinit.ram                                  |    <0.001 |
|                             ramloop[1].ram.r                                   |    <0.001 |
|                               prim_noinit.ram                                  |    <0.001 |
|                   rstblk                                                       |    <0.001 |
|     p2l_dec_comp                                                               |     0.006 |
|     p2l_dma                                                                    |     0.013 |
|       cmp_to_wb_fifo                                                           |     0.003 |
|         gen_fifo_96bit.cmp_fifo_96x512                                         |     0.003 |
|           U0                                                                   |     0.003 |
|             inst_fifo_gen                                                      |     0.003 |
|               gconvfifo.rf                                                     |     0.003 |
|                 grf.rf                                                         |     0.003 |
|                   gntv_or_sync_fifo.gcx.clkx                                   |     0.001 |
|                     gsync_stage[1].rd_stg_inst                                 |    <0.001 |
|                     gsync_stage[1].wr_stg_inst                                 |    <0.001 |
|                     gsync_stage[2].rd_stg_inst                                 |    <0.001 |
|                     gsync_stage[2].wr_stg_inst                                 |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                     |    <0.001 |
|                     gr1.gr1_int.rfwft                                          |    <0.001 |
|                     gras.rsts                                                  |    <0.001 |
|                       c0                                                       |    <0.001 |
|                       c1                                                       |    <0.001 |
|                     rpntr                                                      |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                     |    <0.001 |
|                     gwas.gpf.wrpf                                              |    <0.001 |
|                     gwas.wsts                                                  |    <0.001 |
|                       c1                                                       |    <0.001 |
|                       c2                                                       |    <0.001 |
|                     wpntr                                                      |    <0.001 |
|                   gntv_or_sync_fifo.mem                                        |    <0.001 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                   |    <0.001 |
|                       inst_blk_mem_gen                                         |    <0.001 |
|                         gnbram.gnativebmg.native_blk_mem_gen                   |    <0.001 |
|                           valid.cstr                                           |    <0.001 |
|                             ramloop[0].ram.r                                   |    <0.001 |
|                               prim_noinit.ram                                  |    <0.001 |
|                             ramloop[1].ram.r                                   |    <0.001 |
|                               prim_noinit.ram                                  |    <0.001 |
|                   rstblk                                                       |    <0.001 |
|     wb32                                                                       |     0.017 |
|       cmp_fifo_to_wb                                                           |     0.005 |
|         gen_fifo_64bit.cmp_fifo_64x512                                         |     0.005 |
|           U0                                                                   |     0.005 |
|             inst_fifo_gen                                                      |     0.005 |
|               gconvfifo.rf                                                     |     0.005 |
|                 grf.rf                                                         |     0.005 |
|                   gntv_or_sync_fifo.gcx.clkx                                   |     0.001 |
|                     gsync_stage[1].rd_stg_inst                                 |    <0.001 |
|                     gsync_stage[1].wr_stg_inst                                 |    <0.001 |
|                     gsync_stage[2].rd_stg_inst                                 |    <0.001 |
|                     gsync_stage[2].wr_stg_inst                                 |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                     |    <0.001 |
|                     gras.rsts                                                  |    <0.001 |
|                       c0                                                       |    <0.001 |
|                       c1                                                       |    <0.001 |
|                     rpntr                                                      |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                     |    <0.001 |
|                     gwas.gpf.wrpf                                              |    <0.001 |
|                     gwas.wsts                                                  |    <0.001 |
|                       c1                                                       |    <0.001 |
|                       c2                                                       |    <0.001 |
|                     wpntr                                                      |    <0.001 |
|                   gntv_or_sync_fifo.mem                                        |     0.002 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                   |     0.002 |
|                       inst_blk_mem_gen                                         |     0.002 |
|                         gnbram.gnativebmg.native_blk_mem_gen                   |     0.002 |
|                           valid.cstr                                           |     0.002 |
|                             ramloop[0].ram.r                                   |     0.002 |
|                               prim_noinit.ram                                  |     0.002 |
|                   rstblk                                                       |    <0.001 |
|       cmp_from_wb_fifo                                                         |     0.005 |
|         gen_fifo_64bit.cmp_fifo_64x512                                         |     0.005 |
|           U0                                                                   |     0.005 |
|             inst_fifo_gen                                                      |     0.005 |
|               gconvfifo.rf                                                     |     0.005 |
|                 grf.rf                                                         |     0.005 |
|                   gntv_or_sync_fifo.gcx.clkx                                   |     0.001 |
|                     gsync_stage[1].rd_stg_inst                                 |    <0.001 |
|                     gsync_stage[1].wr_stg_inst                                 |    <0.001 |
|                     gsync_stage[2].rd_stg_inst                                 |    <0.001 |
|                     gsync_stage[2].wr_stg_inst                                 |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                     |    <0.001 |
|                     gras.rsts                                                  |    <0.001 |
|                       c0                                                       |    <0.001 |
|                       c1                                                       |    <0.001 |
|                     rpntr                                                      |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                     |    <0.001 |
|                     gwas.wsts                                                  |    <0.001 |
|                       c1                                                       |    <0.001 |
|                       c2                                                       |    <0.001 |
|                     wpntr                                                      |    <0.001 |
|                   gntv_or_sync_fifo.mem                                        |     0.002 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                   |     0.002 |
|                       inst_blk_mem_gen                                         |     0.002 |
|                         gnbram.gnativebmg.native_blk_mem_gen                   |     0.002 |
|                           valid.cstr                                           |     0.002 |
|                             ramloop[0].ram.r                                   |     0.002 |
|                               prim_noinit.ram                                  |     0.002 |
|                   rstblk                                                       |    <0.001 |
|   dbg_hub                                                                      |     0.003 |
|     inst                                                                       |     0.003 |
|       CORE_XSDB.UUT_MASTER                                                     |     0.003 |
|         U_ICON_INTERFACE                                                       |     0.002 |
|           U_CMD1                                                               |    <0.001 |
|           U_CMD2                                                               |    <0.001 |
|           U_CMD3                                                               |    <0.001 |
|           U_CMD4                                                               |    <0.001 |
|           U_CMD5                                                               |    <0.001 |
|           U_CMD6_RD                                                            |    <0.001 |
|             U_RD_FIFO                                                          |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst                            |    <0.001 |
|                 inst_fifo_gen                                                  |    <0.001 |
|                   gconvfifo.rf                                                 |    <0.001 |
|                     grf.rf                                                     |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                               |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                             |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                             |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                             |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                             |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                 |    <0.001 |
|                         gr1.rfwft                                              |    <0.001 |
|                         gras.rsts                                              |    <0.001 |
|                         rpntr                                                  |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                 |    <0.001 |
|                         gwas.wsts                                              |    <0.001 |
|                         wpntr                                                  |    <0.001 |
|                       gntv_or_sync_fifo.mem                                    |    <0.001 |
|                         gdm.dm                                                 |    <0.001 |
|                           RAM_reg_0_15_0_5                                     |    <0.001 |
|                           RAM_reg_0_15_12_15                                   |    <0.001 |
|                           RAM_reg_0_15_6_11                                    |    <0.001 |
|                       rstblk                                                   |    <0.001 |
|           U_CMD6_WR                                                            |    <0.001 |
|             U_WR_FIFO                                                          |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst                            |    <0.001 |
|                 inst_fifo_gen                                                  |    <0.001 |
|                   gconvfifo.rf                                                 |    <0.001 |
|                     grf.rf                                                     |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                               |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                             |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                             |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                             |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                             |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                 |    <0.001 |
|                         gras.rsts                                              |    <0.001 |
|                         rpntr                                                  |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                 |    <0.001 |
|                         gwas.wsts                                              |    <0.001 |
|                         wpntr                                                  |    <0.001 |
|                       gntv_or_sync_fifo.mem                                    |    <0.001 |
|                         gdm.dm                                                 |    <0.001 |
|                           RAM_reg_0_15_0_5                                     |    <0.001 |
|                           RAM_reg_0_15_12_15                                   |    <0.001 |
|                           RAM_reg_0_15_6_11                                    |    <0.001 |
|                       rstblk                                                   |    <0.001 |
|           U_CMD7_CTL                                                           |    <0.001 |
|           U_CMD7_STAT                                                          |    <0.001 |
|           U_STATIC_STATUS                                                      |    <0.001 |
|         U_XSDB_ADDRESS_CONTROLLER                                              |    <0.001 |
|         U_XSDB_BURST_WD_LEN_CONTROLLER                                         |    <0.001 |
|         U_XSDB_BUS_CONTROLLER                                                  |    <0.001 |
|           U_RD_ABORT_FLAG                                                      |    <0.001 |
|           U_RD_REQ_FLAG                                                        |    <0.001 |
|           U_TIMER                                                              |    <0.001 |
|         U_XSDB_BUS_MSTR2SL_PORT_IFACE                                          |    <0.001 |
|           U_RD_DIN_BUS_MUX                                                     |    <0.001 |
|       CORE_XSDB.U_ICON                                                         |    <0.001 |
|         U_CMD                                                                  |    <0.001 |
|         U_STAT                                                                 |    <0.001 |
|         U_SYNC                                                                 |    <0.001 |
|       N_EXT_BSCAN.bscan_inst                                                   |    <0.001 |
|   pcie_0                                                                       |     1.516 |
|     U0                                                                         |     1.516 |
|       inst                                                                     |     1.516 |
|         gt_top_i                                                               |     1.401 |
|           gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst                     |    <0.001 |
|           gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst                     |    <0.001 |
|           gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst                     |    <0.001 |
|           gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst                     |    <0.001 |
|           pipe_wrapper_i                                                       |     1.398 |
|             pipe_clock_int.pipe_clock_i                                        |     0.109 |
|             pipe_lane[0].gt_wrapper_i                                          |     0.314 |
|               cpllPDInst                                                       |    <0.001 |
|             pipe_lane[0].pipe_drp.pipe_drp_i                                   |     0.001 |
|             pipe_lane[0].pipe_eq.pipe_eq_i                                     |     0.002 |
|               rxeq_scan_i                                                      |    <0.001 |
|             pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i |     0.001 |
|               qpll_drp_i                                                       |    <0.001 |
|               qpll_wrapper_i                                                   |    <0.001 |
|             pipe_lane[0].pipe_rate.pipe_rate_i                                 |     0.003 |
|             pipe_lane[0].pipe_sync_i                                           |    <0.001 |
|             pipe_lane[0].pipe_user_i                                           |     0.001 |
|             pipe_lane[1].gt_wrapper_i                                          |     0.314 |
|               cpllPDInst                                                       |    <0.001 |
|             pipe_lane[1].pipe_drp.pipe_drp_i                                   |     0.001 |
|             pipe_lane[1].pipe_eq.pipe_eq_i                                     |     0.002 |
|               rxeq_scan_i                                                      |    <0.001 |
|             pipe_lane[1].pipe_rate.pipe_rate_i                                 |     0.003 |
|             pipe_lane[1].pipe_sync_i                                           |    <0.001 |
|             pipe_lane[1].pipe_user_i                                           |     0.001 |
|             pipe_lane[2].gt_wrapper_i                                          |     0.314 |
|               cpllPDInst                                                       |    <0.001 |
|             pipe_lane[2].pipe_drp.pipe_drp_i                                   |     0.001 |
|             pipe_lane[2].pipe_eq.pipe_eq_i                                     |     0.002 |
|               rxeq_scan_i                                                      |    <0.001 |
|             pipe_lane[2].pipe_rate.pipe_rate_i                                 |     0.003 |
|             pipe_lane[2].pipe_sync_i                                           |    <0.001 |
|             pipe_lane[2].pipe_user_i                                           |     0.001 |
|             pipe_lane[3].gt_wrapper_i                                          |     0.314 |
|               cpllPDInst                                                       |    <0.001 |
|             pipe_lane[3].pipe_drp.pipe_drp_i                                   |     0.001 |
|             pipe_lane[3].pipe_eq.pipe_eq_i                                     |     0.002 |
|               rxeq_scan_i                                                      |    <0.001 |
|             pipe_lane[3].pipe_rate.pipe_rate_i                                 |     0.003 |
|             pipe_lane[3].pipe_sync_i                                           |    <0.001 |
|             pipe_lane[3].pipe_user_i                                           |     0.001 |
|             pipe_reset.pipe_reset_i                                            |     0.001 |
|             qpll_reset.qpll_reset_i                                            |    <0.001 |
|         pcie_top_i                                                             |     0.115 |
|           axi_basic_top_i                                                      |     0.006 |
|             rx_inst                                                            |     0.005 |
|               rx_null_gen_inst                                                 |     0.001 |
|               rx_pipeline_inst                                                 |     0.004 |
|             tx_inst                                                            |     0.001 |
|               tx_pipeline_inst                                                 |    <0.001 |
|               xhdl12.tx_thrl_ctl_inst                                          |    <0.001 |
|           pcie_7x_i                                                            |     0.103 |
|             pcie_bram_top                                                      |     0.040 |
|               pcie_brams_rx                                                    |     0.020 |
|                 brams[0].ram                                                   |     0.005 |
|                   use_tdp.ramb36                                               |     0.005 |
|                 brams[1].ram                                                   |     0.005 |
|                   use_tdp.ramb36                                               |     0.005 |
|                 brams[2].ram                                                   |     0.005 |
|                   use_tdp.ramb36                                               |     0.005 |
|                 brams[3].ram                                                   |     0.005 |
|                   use_tdp.ramb36                                               |     0.005 |
|               pcie_brams_tx                                                    |     0.020 |
|                 brams[0].ram                                                   |     0.005 |
|                   use_tdp.ramb36                                               |     0.005 |
|                 brams[1].ram                                                   |     0.005 |
|                   use_tdp.ramb36                                               |     0.005 |
|                 brams[2].ram                                                   |     0.005 |
|                   use_tdp.ramb36                                               |     0.005 |
|                 brams[3].ram                                                   |     0.005 |
|                   use_tdp.ramb36                                               |     0.005 |
|           pcie_pipe_pipeline_i                                                 |     0.006 |
|             pipe_lane_0_i                                                      |     0.001 |
|             pipe_lane_2.pipe_lane_1_i                                          |     0.001 |
|             pipe_lane_4.pipe_lane_2_i                                          |     0.001 |
|             pipe_lane_4.pipe_lane_3_i                                          |     0.001 |
|             pipe_misc_i                                                        |    <0.001 |
|         pl_phy_lnk_up_cdc                                                      |    <0.001 |
|         pl_received_hot_rst_cdc                                                |    <0.001 |
+--------------------------------------------------------------------------------+-----------+


