# ğŸš€ 100 Days of Verilog  
## Day 30 â€“ Even Parity Checker  

---

## ğŸ“Œ Overview  
This project is part of my 100 Days of Verilog learning journey.  
Day 30 focuses on designing an Even Parity Checker, a combinational circuit used for error detection in digital communication systems.

The parity checker verifies whether the received data and parity bit satisfy the even parity rule.

---

## ğŸ“… Day 30 Objective  
- Understand the concept of parity checking  
- Learn how Even Parity Checker detects transmission errors  
- Implement parity checking logic using XOR  
- Verify functionality through simulation  

---

## ğŸ§  Concept â€“ Even Parity Checker  

In an Even Parity system, the total number of 1â€™s (including the parity bit) must be even.

The parity checker is used on the receiver side to detect errors during transmission.

### ğŸ”¹ Even Parity Rule  

- If total number of 1â€™s (data + parity) is even â†’ No error  
- If total number of 1â€™s is odd â†’ Error detected  

---

## ğŸ”¢ Logic Explanation  

For a 4-bit data input (D3, D2, D1, D0) and parity bit P:

Error = D3 âŠ• D2 âŠ• D1 âŠ• D0 âŠ• P  

The XOR operation gives:
- 0 â†’ Even number of 1â€™s â†’ No error  
- 1 â†’ Odd number of 1â€™s â†’ Error  

Thus, the output directly indicates whether a parity violation has occurred.

---

## ğŸ§‘â€ğŸ’» Design Approach  

- A 4-bit data input and 1 parity input are used  
- XOR operation is applied to all bits  
- The output indicates error status  
- The design is purely combinational (no clock required)  

This design is simple and efficient for basic error detection.

---

## ğŸ§ª Verification  

- Correct parity combinations were tested â†’ Error output remained 0  
- Incorrect parity combinations were tested â†’ Error output became 1  
- Simulation waveforms confirmed proper combinational behavior  

The checker successfully detects single-bit errors.

---

## ğŸ“ Files Included  

| File Name | Description |
|-----------|------------|
| even_parity_checker.v | Verilog implementation of even parity checker |
| tb_even_parity_checker.v | Testbench for verification |
| even_parity_checker_waveform.png | Simulation waveform |
| even_parity_checker_rtl.png | RTL schematic |

---

## ğŸ¯ Key Learnings  

- Difference between parity generator and parity checker  
- XOR logic is fundamental for parity detection  
- Parity checking is used in communication systems  
- Simple combinational circuits can detect transmission errors  

---

## ğŸ›  Tools Used  

- Verilog HDL  
- Vivado
---

## âœ… Status  

âœ” Day 30 completed successfully  

Next ğŸ‘‰ Odd Parity Checker 

---

â­ Part of my 100 Days of Verilog journey
