Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Oct 20 13:32:40 2024
| Host         : Ha-Do running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  66          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (66)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (165)
5. checking no_input_delay (8)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (66)
-------------------------
 There are 33 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: clk_div_inst/tmp_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (165)
--------------------------------------------------
 There are 165 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  170          inf        0.000                      0                  170           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           170 Endpoints
Min Delay           170 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_inst/count_t_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.553ns  (logic 4.049ns (53.612%)  route 3.503ns (46.388%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y95        FDCE                         0.000     0.000 r  counter_inst/count_t_reg[1]/C
    SLICE_X112Y95        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  counter_inst/count_t_reg[1]/Q
                         net (fo=7, routed)           3.503     4.021    count_OBUF[1]
    U22                  OBUF (Prop_obuf_I_O)         3.531     7.553 r  count_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.553    count[1]
    U22                                                               r  count[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/over_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            over
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.524ns  (logic 3.987ns (52.990%)  route 3.537ns (47.010%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y95        FDCE                         0.000     0.000 r  counter_inst/over_reg/C
    SLICE_X113Y95        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  counter_inst/over_reg/Q
                         net (fo=1, routed)           3.537     3.993    over_OBUF
    W22                  OBUF (Prop_obuf_I_O)         3.531     7.524 r  over_OBUF_inst/O
                         net (fo=0)                   0.000     7.524    over
    W22                                                               r  over (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/count_t_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.486ns  (logic 3.986ns (53.243%)  route 3.500ns (46.757%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y96        FDCE                         0.000     0.000 r  counter_inst/count_t_reg[0]/C
    SLICE_X113Y96        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  counter_inst/count_t_reg[0]/Q
                         net (fo=7, routed)           3.500     3.956    count_OBUF[0]
    U21                  OBUF (Prop_obuf_I_O)         3.530     7.486 r  count_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.486    count[0]
    U21                                                               r  count[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/count_t_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.315ns  (logic 3.978ns (54.386%)  route 3.337ns (45.614%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y95        FDCE                         0.000     0.000 r  counter_inst/count_t_reg[3]/C
    SLICE_X113Y95        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  counter_inst/count_t_reg[3]/Q
                         net (fo=7, routed)           3.337     3.793    count_OBUF[3]
    T22                  OBUF (Prop_obuf_I_O)         3.522     7.315 r  count_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.315    count[3]
    T22                                                               r  count[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/count_t_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.247ns  (logic 4.032ns (55.631%)  route 3.215ns (44.369%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y95        FDCE                         0.000     0.000 r  counter_inst/count_t_reg[2]/C
    SLICE_X112Y95        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  counter_inst/count_t_reg[2]/Q
                         net (fo=7, routed)           3.215     3.733    count_OBUF[2]
    T21                  OBUF (Prop_obuf_I_O)         3.514     7.247 r  count_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.247    count[2]
    T21                                                               r  count[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_inst/count_reg[10]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.183ns  (logic 1.611ns (26.052%)  route 4.572ns (73.948%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  reset_IBUF_inst/O
                         net (fo=1, routed)           0.855     2.341    counter_inst/reset_IBUF
    SLICE_X113Y102       LUT1 (Prop_lut1_I0_O)        0.124     2.465 f  counter_inst/count[31]_i_2/O
                         net (fo=66, routed)          3.718     6.183    clk_div_inst/count_reg[0]_0
    SLICE_X102Y74        FDCE                                         f  clk_div_inst/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_inst/count_reg[11]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.183ns  (logic 1.611ns (26.052%)  route 4.572ns (73.948%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  reset_IBUF_inst/O
                         net (fo=1, routed)           0.855     2.341    counter_inst/reset_IBUF
    SLICE_X113Y102       LUT1 (Prop_lut1_I0_O)        0.124     2.465 f  counter_inst/count[31]_i_2/O
                         net (fo=66, routed)          3.718     6.183    clk_div_inst/count_reg[0]_0
    SLICE_X102Y74        FDCE                                         f  clk_div_inst/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_inst/count_reg[9]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.183ns  (logic 1.611ns (26.052%)  route 4.572ns (73.948%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  reset_IBUF_inst/O
                         net (fo=1, routed)           0.855     2.341    counter_inst/reset_IBUF
    SLICE_X113Y102       LUT1 (Prop_lut1_I0_O)        0.124     2.465 f  counter_inst/count[31]_i_2/O
                         net (fo=66, routed)          3.718     6.183    clk_div_inst/count_reg[0]_0
    SLICE_X102Y74        FDCE                                         f  clk_div_inst/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_inst/count_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.059ns  (logic 1.611ns (26.584%)  route 4.448ns (73.416%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  reset_IBUF_inst/O
                         net (fo=1, routed)           0.855     2.341    counter_inst/reset_IBUF
    SLICE_X113Y102       LUT1 (Prop_lut1_I0_O)        0.124     2.465 f  counter_inst/count[31]_i_2/O
                         net (fo=66, routed)          3.594     6.059    clk_div_inst/count_reg[0]_0
    SLICE_X102Y72        FDCE                                         f  clk_div_inst/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_inst/count_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.059ns  (logic 1.611ns (26.584%)  route 4.448ns (73.416%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  reset_IBUF_inst/O
                         net (fo=1, routed)           0.855     2.341    counter_inst/reset_IBUF
    SLICE_X113Y102       LUT1 (Prop_lut1_I0_O)        0.124     2.465 f  counter_inst/count[31]_i_2/O
                         net (fo=66, routed)          3.594     6.059    clk_div_inst/count_reg[0]_0
    SLICE_X102Y72        FDCE                                         f  clk_div_inst/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_inst/count_t_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_inst/count_t_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.186ns (55.388%)  route 0.150ns (44.612%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y96        FDCE                         0.000     0.000 r  counter_inst/count_t_reg[0]/C
    SLICE_X113Y96        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  counter_inst/count_t_reg[0]/Q
                         net (fo=7, routed)           0.150     0.291    counter_inst/Q[0]
    SLICE_X113Y96        LUT3 (Prop_lut3_I1_O)        0.045     0.336 r  counter_inst/count_t[0]_i_1/O
                         net (fo=1, routed)           0.000     0.336    counter_inst/p_1_in[0]
    SLICE_X113Y96        FDCE                                         r  counter_inst/count_t_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_inst/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_div_inst/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.209ns (47.260%)  route 0.233ns (52.740%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y72        FDCE                         0.000     0.000 r  clk_div_inst/count_reg[0]/C
    SLICE_X104Y72        FDCE (Prop_fdce_C_Q)         0.164     0.164 f  clk_div_inst/count_reg[0]/Q
                         net (fo=3, routed)           0.233     0.397    clk_div_inst/count_reg_n_0_[0]
    SLICE_X104Y72        LUT1 (Prop_lut1_I0_O)        0.045     0.442 r  clk_div_inst/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.442    clk_div_inst/count[0]
    SLICE_X104Y72        FDCE                                         r  clk_div_inst/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_inst/tmp_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_div_inst/tmp_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.444ns  (logic 0.209ns (47.022%)  route 0.235ns (52.978%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y72        FDCE                         0.000     0.000 r  clk_div_inst/tmp_reg/C
    SLICE_X104Y72        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  clk_div_inst/tmp_reg/Q
                         net (fo=2, routed)           0.235     0.399    clk_div_inst/tmp_reg_0
    SLICE_X104Y72        LUT5 (Prop_lut5_I4_O)        0.045     0.444 r  clk_div_inst/tmp_i_1/O
                         net (fo=1, routed)           0.000     0.444    clk_div_inst/tmp_i_1_n_0
    SLICE_X104Y72        FDCE                                         r  clk_div_inst/tmp_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_inst/count_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_div_inst/count_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.479ns  (logic 0.254ns (53.035%)  route 0.225ns (46.965%))
  Logic Levels:           3  (FDCE=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y76        FDCE                         0.000     0.000 r  clk_div_inst/count_reg[17]/C
    SLICE_X102Y76        FDCE (Prop_fdce_C_Q)         0.164     0.164 f  clk_div_inst/count_reg[17]/Q
                         net (fo=2, routed)           0.124     0.288    clk_div_inst/count_reg_n_0_[17]
    SLICE_X102Y76        LUT5 (Prop_lut5_I3_O)        0.045     0.333 r  clk_div_inst/count[31]_i_6/O
                         net (fo=32, routed)          0.101     0.434    clk_div_inst/count[31]_i_6_n_0
    SLICE_X102Y76        LUT5 (Prop_lut5_I3_O)        0.045     0.479 r  clk_div_inst/count[19]_i_1/O
                         net (fo=1, routed)           0.000     0.479    clk_div_inst/count[19]
    SLICE_X102Y76        FDCE                                         r  clk_div_inst/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_inst/count_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_div_inst/count_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.513ns  (logic 0.254ns (49.510%)  route 0.259ns (50.490%))
  Logic Levels:           3  (FDCE=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y78        FDCE                         0.000     0.000 r  clk_div_inst/count_reg[25]/C
    SLICE_X102Y78        FDCE (Prop_fdce_C_Q)         0.164     0.164 f  clk_div_inst/count_reg[25]/Q
                         net (fo=2, routed)           0.124     0.288    clk_div_inst/count_reg_n_0_[25]
    SLICE_X102Y78        LUT5 (Prop_lut5_I3_O)        0.045     0.333 r  clk_div_inst/count[31]_i_5/O
                         net (fo=32, routed)          0.135     0.468    clk_div_inst/count[31]_i_5_n_0
    SLICE_X102Y78        LUT5 (Prop_lut5_I2_O)        0.045     0.513 r  clk_div_inst/count[27]_i_1/O
                         net (fo=1, routed)           0.000     0.513    clk_div_inst/count[27]
    SLICE_X102Y78        FDCE                                         r  clk_div_inst/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_inst/count_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_div_inst/count_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.523ns  (logic 0.254ns (48.575%)  route 0.269ns (51.425%))
  Logic Levels:           3  (FDCE=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y76        FDCE                         0.000     0.000 r  clk_div_inst/count_reg[17]/C
    SLICE_X102Y76        FDCE (Prop_fdce_C_Q)         0.164     0.164 f  clk_div_inst/count_reg[17]/Q
                         net (fo=2, routed)           0.124     0.288    clk_div_inst/count_reg_n_0_[17]
    SLICE_X102Y76        LUT5 (Prop_lut5_I3_O)        0.045     0.333 r  clk_div_inst/count[31]_i_6/O
                         net (fo=32, routed)          0.145     0.478    clk_div_inst/count[31]_i_6_n_0
    SLICE_X104Y76        LUT5 (Prop_lut5_I3_O)        0.045     0.523 r  clk_div_inst/count[20]_i_1/O
                         net (fo=1, routed)           0.000     0.523    clk_div_inst/count[20]
    SLICE_X104Y76        FDCE                                         r  clk_div_inst/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_inst/count_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_div_inst/count_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.547ns  (logic 0.254ns (46.477%)  route 0.293ns (53.523%))
  Logic Levels:           3  (FDCE=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y78        FDCE                         0.000     0.000 r  clk_div_inst/count_reg[25]/C
    SLICE_X102Y78        FDCE (Prop_fdce_C_Q)         0.164     0.164 f  clk_div_inst/count_reg[25]/Q
                         net (fo=2, routed)           0.124     0.288    clk_div_inst/count_reg_n_0_[25]
    SLICE_X102Y78        LUT5 (Prop_lut5_I3_O)        0.045     0.333 r  clk_div_inst/count[31]_i_5/O
                         net (fo=32, routed)          0.169     0.502    clk_div_inst/count[31]_i_5_n_0
    SLICE_X104Y78        LUT5 (Prop_lut5_I2_O)        0.045     0.547 r  clk_div_inst/count[28]_i_1/O
                         net (fo=1, routed)           0.000     0.547    clk_div_inst/count[28]
    SLICE_X104Y78        FDCE                                         r  clk_div_inst/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_inst/count_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_div_inst/count_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.549ns  (logic 0.254ns (46.254%)  route 0.295ns (53.746%))
  Logic Levels:           3  (FDCE=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y78        FDCE                         0.000     0.000 r  clk_div_inst/count_reg[25]/C
    SLICE_X102Y78        FDCE (Prop_fdce_C_Q)         0.164     0.164 f  clk_div_inst/count_reg[25]/Q
                         net (fo=2, routed)           0.124     0.288    clk_div_inst/count_reg_n_0_[25]
    SLICE_X102Y78        LUT5 (Prop_lut5_I3_O)        0.045     0.333 r  clk_div_inst/count[31]_i_5/O
                         net (fo=32, routed)          0.171     0.504    clk_div_inst/count[31]_i_5_n_0
    SLICE_X102Y79        LUT5 (Prop_lut5_I2_O)        0.045     0.549 r  clk_div_inst/count[31]_i_1/O
                         net (fo=1, routed)           0.000     0.549    clk_div_inst/count[31]
    SLICE_X102Y79        FDCE                                         r  clk_div_inst/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_inst/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_div_inst/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.579ns  (logic 0.254ns (43.855%)  route 0.325ns (56.145%))
  Logic Levels:           3  (FDCE=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y72        FDCE                         0.000     0.000 r  clk_div_inst/count_reg[2]/C
    SLICE_X102Y72        FDCE (Prop_fdce_C_Q)         0.164     0.164 f  clk_div_inst/count_reg[2]/Q
                         net (fo=2, routed)           0.178     0.342    clk_div_inst/count_reg_n_0_[2]
    SLICE_X102Y72        LUT5 (Prop_lut5_I0_O)        0.045     0.387 r  clk_div_inst/count[31]_i_4/O
                         net (fo=32, routed)          0.147     0.534    clk_div_inst/count[31]_i_4_n_0
    SLICE_X102Y72        LUT5 (Prop_lut5_I1_O)        0.045     0.579 r  clk_div_inst/count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.579    clk_div_inst/count[3]
    SLICE_X102Y72        FDCE                                         r  clk_div_inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/count_t_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_inst/count_t_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.584ns  (logic 0.358ns (61.302%)  route 0.226ns (38.698%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y97        FDCE                         0.000     0.000 r  counter_inst/count_t_reg[10]/C
    SLICE_X113Y97        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_inst/count_t_reg[10]/Q
                         net (fo=4, routed)           0.127     0.268    counter_inst/sel0[10]
    SLICE_X111Y97        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.378 r  counter_inst/count_t_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.099     0.477    counter_inst/count_t_reg[12]_i_2_n_6
    SLICE_X113Y97        LUT6 (Prop_lut6_I1_O)        0.107     0.584 r  counter_inst/count_t[10]_i_1/O
                         net (fo=1, routed)           0.000     0.584    counter_inst/count_t[10]_i_1_n_0
    SLICE_X113Y97        FDCE                                         r  counter_inst/count_t_reg[10]/D
  -------------------------------------------------------------------    -------------------





