[2025-09-17 01:31:04] START suite=qualcomm_srv trace=srv86_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv86_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2827478 heartbeat IPC: 3.537 cumulative IPC: 3.537 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5445145 heartbeat IPC: 3.82 cumulative IPC: 3.673 (Simulation time: 00 hr 01 min 15 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5445145 cumulative IPC: 3.673 (Simulation time: 00 hr 01 min 15 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5445145 cumulative IPC: 3.673 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 11106128 heartbeat IPC: 1.766 cumulative IPC: 1.766 (Simulation time: 00 hr 02 min 15 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 16728616 heartbeat IPC: 1.779 cumulative IPC: 1.773 (Simulation time: 00 hr 03 min 15 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 22283182 heartbeat IPC: 1.8 cumulative IPC: 1.782 (Simulation time: 00 hr 04 min 13 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 27866731 heartbeat IPC: 1.791 cumulative IPC: 1.784 (Simulation time: 00 hr 05 min 11 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 33382091 heartbeat IPC: 1.813 cumulative IPC: 1.79 (Simulation time: 00 hr 06 min 08 sec)
Heartbeat CPU 0 instructions: 80000016 cycles: 38898012 heartbeat IPC: 1.813 cumulative IPC: 1.794 (Simulation time: 00 hr 07 min 06 sec)
Heartbeat CPU 0 instructions: 90000016 cycles: 44439237 heartbeat IPC: 1.805 cumulative IPC: 1.795 (Simulation time: 00 hr 08 min 06 sec)
Heartbeat CPU 0 instructions: 100000018 cycles: 49939136 heartbeat IPC: 1.818 cumulative IPC: 1.798 (Simulation time: 00 hr 09 min 05 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv86_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000021 cycles: 55493965 heartbeat IPC: 1.8 cumulative IPC: 1.798 (Simulation time: 00 hr 10 min 02 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 55587881 cumulative IPC: 1.799 (Simulation time: 00 hr 10 min 58 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 55587881 cumulative IPC: 1.799 (Simulation time: 00 hr 10 min 58 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv86_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.799 instructions: 100000000 cycles: 55587881
CPU 0 Branch Prediction Accuracy: 97% MPKI: 5.152 Average ROB Occupancy at Mispredict: 72.61
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00049
BRANCH_INDIRECT: 0.06089
BRANCH_CONDITIONAL: 4.767
BRANCH_DIRECT_CALL: 0.00105
BRANCH_INDIRECT_CALL: 0.3045
BRANCH_RETURN: 0.01849


====Backend Stall Breakdown====
ROB_STALL: 647284
LQ_STALL: 0
SQ_STALL: 48893


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 134.56631
REPLAY_LOAD: 49.933334
NON_REPLAY_LOAD: 24.434824

== Total ==
ADDR_TRANS: 37544
REPLAY_LOAD: 32956
NON_REPLAY_LOAD: 576784

== Counts ==
ADDR_TRANS: 279
REPLAY_LOAD: 660
NON_REPLAY_LOAD: 23605

cpu0->cpu0_STLB TOTAL        ACCESS:    2206110 HIT:    2194884 MISS:      11226 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2206110 HIT:    2194884 MISS:      11226 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 252.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9021428 HIT:    8638610 MISS:     382818 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    8445416 HIT:    8135375 MISS:     310041 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     105673 HIT:      56261 MISS:      49412 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     445511 HIT:     444384 MISS:       1127 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      24828 HIT:       2590 MISS:      22238 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 39.21 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   17267359 HIT:    6343102 MISS:   10924257 MSHR_MERGE:    3211814
cpu0->cpu0_L1I LOAD         ACCESS:   17267359 HIT:    6343102 MISS:   10924257 MSHR_MERGE:    3211814
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.31 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   26820436 HIT:   25350340 MISS:    1470096 MSHR_MERGE:     606622
cpu0->cpu0_L1D LOAD         ACCESS:   14599511 HIT:   13444347 MISS:    1155164 MSHR_MERGE:     422192
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12194569 HIT:   11905192 MISS:     289377 MSHR_MERGE:     183703
cpu0->cpu0_L1D TRANSLATION  ACCESS:      26356 HIT:        801 MISS:      25555 MSHR_MERGE:        727
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 28.71 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13898508 HIT:   11189847 MISS:    2708661 MSHR_MERGE:    1500303
cpu0->cpu0_ITLB LOAD         ACCESS:   13898508 HIT:   11189847 MISS:    2708661 MSHR_MERGE:    1500303
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.031 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   25071080 HIT:   23533836 MISS:    1537244 MSHR_MERGE:     539492
cpu0->cpu0_DTLB LOAD         ACCESS:   25071080 HIT:   23533836 MISS:    1537244 MSHR_MERGE:     539492
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 7.785 cycles
cpu0->LLC TOTAL        ACCESS:     593256 HIT:     541607 MISS:      51649 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     310040 HIT:     280211 MISS:      29829 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      49411 HIT:      39696 MISS:       9715 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     211567 HIT:     211209 MISS:        358 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      22238 HIT:      10491 MISS:      11747 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 84.07 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        641
  ROW_BUFFER_MISS:      50640
  AVG DBUS CONGESTED CYCLE: 5.392
Channel 0 WQ ROW_BUFFER_HIT:        962
  ROW_BUFFER_MISS:      12291
  FULL:          0
Channel 0 REFRESHES ISSUED:       4633

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1034892       155340        72687        12667
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          188          487          443
  STLB miss resolved @ L2C                0          102          289         1073         2836
  STLB miss resolved @ LLC                0           95          807         3041         7843
  STLB miss resolved @ MEM                0            0          906         5517        10928

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             255050        41111      1792371         7574           85
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          110           55           11
  STLB miss resolved @ L2C                0           83          153           91            1
  STLB miss resolved @ LLC                0           13          117          210           22
  STLB miss resolved @ MEM                0            2           14           43           40
[2025-09-17 01:42:02] END   suite=qualcomm_srv trace=srv86_ap (rc=0)
