
<style>
  table {
    width:70%;
    margin-left: auto;
    margin-right: auto
  }
  svg {
    display:block;  
    width:60%;
    height:40%;
    margin-left: auto;
    margin-right: auto
  }
  h1, h2, h3 {
    margin-left:1.5%;
    width:98%;
    font-weight:bold
  }
  code {
    color:#545253;
  }
  p {
    width: 98%;
    color:black;
    margin-top:5px;
    margin-bottom:5px 
  }
  * {
    color:black;
    line-height: 1.6;
  }
  li{
    margin: 20px 0;
  }
  #function_return{
    font-weight: bold;
    color:green;
  }
  #teroshdl_description, li {
    width: 98%;
    margin-left:2%;
    margin-right:2%;
  }
  #function_arguments{
    color:blue;
  }
  div.templateTerosHDL {
    background-color: white;
    position:absolute;
  }
  td, th {
    padding:7px; 
    border: 1px solid grey;
  }
  th {
    background-color: #ffd78c;
  }
  tr:hover {
    background-color: #ddd;
  }
  tr:nth-child(even){
    background-color: #f2f2f2;
  }
</style>
<div id="teroshdl" class='templateTerosHDL'>
<a id=uart_vvc_demo_th><h1 id="entity-uart_vvc_demo_th">Entity: uart_vvc_demo_th</h1></a><h2 id="diagram">Diagram</h2><p><svg xmlns="http://www.w3.org/2000/svg" version="1.1" xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:svgjs="http://svgjs.com/svgjs" viewBox="0 0 146.66666666666666 30"><svg id="SvgjsSvg1002" width="2" height="0" focusable="false" style="overflow:hidden;top:-100%;left:-100%;position:absolute;opacity:0"><polyline id="SvgjsPolyline1003" points="0,0"></polyline><path id="SvgjsPath1004" d="M0 0 "></path></svg><rect id="SvgjsRect1006" width="26.666666666666664" height="10" fill="black" x="33.33333333333333" y="15"></rect><rect id="SvgjsRect1007" width="22.666666666666664" height="5" fill="#fdfd96" x="35.33333333333333" y="17"></rect></svg></p><h2 id="signals">Signals</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>clk</td>
<td>std_logic</td>
<td></td>
</tr>
<tr>
<td>arst</td>
<td>std_logic</td>
<td></td>
</tr>
<tr>
<td>cs</td>
<td>std_logic</td>
<td></td>
</tr>
<tr>
<td>addr</td>
<td>unsigned(2 downto 0)</td>
<td></td>
</tr>
<tr>
<td>wr</td>
<td>std_logic</td>
<td></td>
</tr>
<tr>
<td>rd</td>
<td>std_logic</td>
<td></td>
</tr>
<tr>
<td>wdata</td>
<td>std_logic_vector(7 downto 0)</td>
<td></td>
</tr>
<tr>
<td>rdata</td>
<td>std_logic_vector(7 downto 0)</td>
<td></td>
</tr>
<tr>
<td>ready</td>
<td>std_logic</td>
<td></td>
</tr>
<tr>
<td>uart_vvc_rx</td>
<td>std_logic</td>
<td></td>
</tr>
<tr>
<td>uart_vvc_tx</td>
<td>std_logic</td>
<td></td>
</tr>
</tbody>
</table>
<h2 id="constants">Constants</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="value">Value</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>C_CLK_PERIOD</td>
<td>time</td>
<td>10 ns</td>
<td></td>
</tr>
<tr>
<td>C_CLOCK_GEN</td>
<td>natural</td>
<td>1</td>
<td></td>
</tr>
</tbody>
</table><h2 id="instantiations">Instantiations</h2>
<ul>
<li>i_ti_uvvm_engine: uvvm_vvc_framework.ti_uvvm_engine</li>
<li>i_uart: work.uart</li>
<li>i1_sbi_vvc: bitvis_vip_sbi.sbi_vvc</li>
<li>i1_uart_vvc: bitvis_vip_uart.uart_vvc</li>
<li>i_clock_generator_vvc: bitvis_vip_clock_generator.clock_generator_vvc</li>
</ul><br><br><br><br><br><br>