Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Dec 26 14:09:13 2025
| Host         : Yasmeen running 64-bit major release  (build 9200)
| Command      : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
| Design       : top
| Device       : xc7a35tcpg236-2L
| Speed File   : -2L
| Design State : Synthesized
------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_top
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 1
+-------------+----------+-------------------------------------------------------------+------------+
| Rule        | Severity | Description                                                 | Violations |
+-------------+----------+-------------------------------------------------------------+------------+
| PLHOLDVIO-2 | Warning  | Non-Optimal connections which could lead to hold violations | 1          |
+-------------+----------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT ports/data_to_cpu[7]_i_1 is driving clock pin of 18 cells. This could lead to large hold time violations. Involved cells are:
ports/HLT_flag_reg, ports/data_to_cpu_reg[0], ports/data_to_cpu_reg[1], ports/data_to_cpu_reg[2], ports/data_to_cpu_reg[3], ports/data_to_cpu_reg[4], ports/data_to_cpu_reg[5], ports/data_to_cpu_reg[6], ports/data_to_cpu_reg[7], ports/intr_flag_reg, ports/out_port_reg[0], ports/out_port_reg[1], ports/out_port_reg[2], ports/out_port_reg[3], ports/out_port_reg[4] (the first 15 of 18 listed)
Related violations: <none>


