5 b 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd fsm11.vcd -o fsm11.cdd -v fsm11.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" fsm11.v 11 34 1
2 1 18 90009 1 1 4 0 0 a
2 2 18 90009 0 2a 20000 0 0 1 34 2
2 3 18 90009 3 29 2100a 1 2 1 34 2
2 4 20 40007 1 0 20004 0 0 1 36 0
2 5 19 80008 1 1 6 0 0 a
2 6 20 0 1 2d 2004a 4 5 1 34 1002
2 7 21 40007 0 0 20010 0 0 1 36 1
2 8 21 0 0 2d 24022 7 5 1 34 2
2 9 21 110014 0 0 20010 0 0 1 36 0
2 10 21 d000d 0 1 400 0 0 b
2 11 21 d0014 0 37 6022 9 10
2 12 20 100013 1 0 20008 0 0 1 36 1
2 13 20 c000c 0 1 400 0 0 b
2 14 20 c0013 1 37 600a 12 13
2 15 0 0 1 1 f00a 0 0 b
2 16 0 0 1 1 f006 0 0 a
1 a 13 30004 1 0 0 0 1 33 2
1 b 13 830007 1 0 0 0 1 33 2
4 16 16 16
4 15 15 15
4 11 3 3
4 8 11 3
4 14 3 3
4 6 14 8
4 3 6 0
6 16 15 1 01,02,02,01,0181,
3 1 main.$u0 "main.$u0" fsm11.v 0 32 1
