(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param12 = ((((+((8'ha2) ? (8'ha4) : (8'h9c))) || {((8'hba) >= (8'hb5))}) <<< ({(^(8'hb7))} ? (~&((8'hac) ? (8'ha8) : (8'hb1))) : ({(7'h44)} ? {(7'h40)} : (!(8'hb9))))) && (-{(((8'ha6) ? (8'hb6) : (8'hbf)) && {(8'h9e)})})), 
parameter param13 = ((8'hb6) ? (((param12 ? param12 : (param12 <= (8'hb0))) ? (^~param12) : {param12, ((7'h42) ^ param12)}) < ({{(8'ha3)}, (param12 && (8'hbb))} >= (param12 ? (param12 - param12) : (|param12)))) : {(param12 <= ((param12 << param12) >= param12))}))
(y, clk, wire4, wire3, wire2, wire1, wire0);
  output wire [(32'h54):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h10):(1'h0)] wire4;
  input wire signed [(4'he):(1'h0)] wire3;
  input wire signed [(3'h5):(1'h0)] wire2;
  input wire signed [(2'h3):(1'h0)] wire1;
  input wire signed [(4'hb):(1'h0)] wire0;
  wire signed [(3'h5):(1'h0)] wire11;
  wire signed [(5'h11):(1'h0)] wire10;
  wire [(4'he):(1'h0)] wire9;
  wire [(4'hf):(1'h0)] wire8;
  wire signed [(3'h6):(1'h0)] wire7;
  wire signed [(4'hc):(1'h0)] wire6;
  wire [(4'he):(1'h0)] wire5;
  assign y = {wire11, wire10, wire9, wire8, wire7, wire6, wire5, (1'h0)};
  assign wire5 = $unsigned($unsigned(wire4));
  assign wire6 = wire4;
  assign wire7 = ($unsigned(wire3[(4'ha):(3'h7)]) <<< (^~$unsigned(wire5)));
  assign wire8 = ($unsigned($signed(($unsigned(wire1) ?
                     (|(8'hb4)) : (&(8'hb3))))) ^~ ($signed(((wire6 ?
                         wire5 : wire2) & (~&wire3))) ?
                     wire5 : (wire7[(2'h2):(1'h0)] ?
                         wire6[(4'h8):(2'h2)] : ($signed(wire1) ?
                             wire3[(4'hc):(2'h3)] : wire3))));
  assign wire9 = $signed((~$signed($unsigned((~^wire8)))));
  assign wire10 = $unsigned(wire1[(1'h0):(1'h0)]);
  assign wire11 = wire6[(4'h8):(1'h0)];
endmodule