Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri May 24 19:33:51 2024
| Host         : MikeHP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     38          
LUTAR-1    Warning           LUT drives async reset alert    2           
TIMING-16  Warning           Large setup violation           48          
TIMING-18  Warning           Missing input or output delay   8           
TIMING-20  Warning           Non-clocked latch               16          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3880)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (70)
5. checking no_input_delay (4)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (16)

1. checking no_clock (3880)
---------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: u_tdc/u_EdgeDetector/edge_detector_ffd0/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_tdc/u_EdgeDetector/edge_detector_ffd1/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[0].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[100].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[101].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[102].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[103].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[104].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[105].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[106].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[107].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[108].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[109].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[10].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[110].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[111].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[112].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[113].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[114].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[115].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[116].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[117].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[118].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[119].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[11].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[120].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[121].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[122].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[123].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[124].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[125].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[126].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[127].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[128].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[129].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[12].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[130].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[131].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[132].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[133].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[134].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[135].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[136].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[137].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[138].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[139].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[13].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[140].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[141].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[142].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[143].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[144].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[145].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[146].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[147].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[148].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[149].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[14].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[150].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[151].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[152].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[153].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[154].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[155].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[156].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[157].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[158].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[159].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[15].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[160].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[161].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[162].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[163].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[164].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[165].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[166].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[167].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[168].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[169].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[16].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[170].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[171].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[172].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[173].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[174].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[175].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[176].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[177].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[178].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[179].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[17].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[180].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[181].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[182].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[183].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[184].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[185].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[186].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[187].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[188].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[189].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[18].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[190].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[191].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[192].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[193].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[194].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[195].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[196].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[197].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[198].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[199].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[19].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[1].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[200].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[201].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[202].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[203].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[204].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[205].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[206].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[207].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[208].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[209].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[20].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[210].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[211].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[212].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[213].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[214].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[215].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[216].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[217].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[218].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[219].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[21].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[220].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[221].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[222].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[223].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[224].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[225].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[226].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[227].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[228].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[229].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[22].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[230].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[231].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[232].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[233].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[234].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[235].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[236].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[237].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[238].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[239].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[23].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[24].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[25].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[26].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[27].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[28].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[29].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[2].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[30].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[31].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[32].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[33].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[34].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[35].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[36].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[37].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[38].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[39].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[3].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[40].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[41].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[42].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[43].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[44].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[45].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[46].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[47].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[48].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[49].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[4].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[50].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[51].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[52].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[53].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[54].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[55].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[56].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[57].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[58].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[59].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[5].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[60].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[61].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[62].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[63].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[64].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[65].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[66].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[67].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[68].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[69].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[6].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[70].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[71].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[72].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[73].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[74].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[75].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[76].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[77].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[78].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[79].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[7].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[80].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[81].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[82].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[83].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[84].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[85].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[86].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[87].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[88].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[89].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[8].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[90].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[91].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[92].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[93].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[94].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[95].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[96].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[97].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[98].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[99].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk3[9].Startff/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[0].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[100].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[101].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[102].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[103].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[104].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[105].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[106].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[107].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[108].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[109].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[10].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[110].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[111].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[112].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[113].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[114].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[115].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[116].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[117].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[118].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[119].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[11].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[120].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[121].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[122].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[123].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[124].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[125].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[126].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[127].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[128].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[129].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[12].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[130].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[131].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[132].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[133].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[134].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[135].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[136].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[137].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[138].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[139].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[13].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[140].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[141].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[142].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[143].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[144].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[145].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[146].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[147].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[148].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[149].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[14].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[150].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[151].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[152].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[153].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[154].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[155].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[156].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[157].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[158].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[159].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[15].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[160].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[161].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[162].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[163].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[164].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[165].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[166].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[167].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[168].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[169].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[16].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[170].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[171].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[172].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[173].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[174].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[175].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[176].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[177].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[178].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[179].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[17].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[180].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[181].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[182].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[183].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[184].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[185].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[186].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[187].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[188].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[189].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[18].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[190].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[191].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[192].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[193].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[194].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[195].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[196].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[197].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[198].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[199].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[19].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[1].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[200].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[201].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[202].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[203].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[204].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[205].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[206].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[207].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[208].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[209].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[20].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[210].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[211].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[212].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[213].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[214].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[215].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[216].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[217].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[218].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[219].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[21].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[220].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[221].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[222].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[223].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[224].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[225].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[226].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[227].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[228].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[229].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[22].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[230].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[231].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[232].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[233].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[234].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[235].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[236].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[237].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[238].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[239].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[23].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[24].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[25].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[26].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[27].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[28].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[29].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[2].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[30].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[31].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[32].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[33].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[34].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[35].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[36].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[37].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[38].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[39].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[3].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[40].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[41].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[42].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[43].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[44].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[45].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[46].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[47].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[48].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[49].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[4].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[50].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[51].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[52].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[53].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[54].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[55].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[56].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[57].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[58].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[59].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[5].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[60].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[61].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[62].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[63].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[64].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[65].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[66].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[67].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[68].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[69].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[6].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[70].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[71].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[72].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[73].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[74].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[75].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[76].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[77].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[78].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[79].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[7].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[80].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[81].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[82].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[83].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[84].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[85].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[86].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[87].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[88].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[89].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[8].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[90].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[91].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[92].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[93].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[94].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[95].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[96].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[97].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[98].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[99].StopFF/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_tdc/u_FineDelay/genblk4[9].StopFF/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: uart_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (70)
-------------------------------------------------
 There are 70 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (16)
-----------------------------
 There are 16 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.001     -112.150                     88                 2069        0.085        0.000                      0                 2069        1.100        0.000                       0                   932  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)         Period(ns)      Frequency(MHz)
-----                               ------------         ----------      --------------
clk_p                               {0.000 2.500}        5.000           200.000         
  clk_out2_block_clock_clk_wiz_0_0  {0.000 2.500}        5.000           200.000         
  clk_out3_block_clock_clk_wiz_0_0  {0.625 3.125}        5.000           200.000         
  clk_out4_block_clock_clk_wiz_0_0  {1.094 3.594}        5.000           200.000         
  clk_out_block_clock_clk_wiz_0_0   {0.000 68.125}       136.250         7.339           
  clkfbout_block_clock_clk_wiz_0_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_p                                                                                                                                                                                 1.100        0.000                       0                     1  
  clk_out2_block_clock_clk_wiz_0_0        1.018        0.000                      0                 1165        0.154        0.000                      0                 1165        2.000        0.000                       0                   816  
  clk_out3_block_clock_clk_wiz_0_0        2.920        0.000                      0                   50        0.143        0.000                      0                   50        2.000        0.000                       0                    38  
  clk_out4_block_clock_clk_wiz_0_0        2.811        0.000                      0                   32        0.160        0.000                      0                   32        2.000        0.000                       0                    34  
  clk_out_block_clock_clk_wiz_0_0       134.156        0.000                      0                   11        0.166        0.000                      0                   11       23.750        0.000                       0                    40  
  clkfbout_block_clock_clk_wiz_0_0                                                                                                                                                    3.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out3_block_clock_clk_wiz_0_0  clk_out2_block_clock_clk_wiz_0_0        0.144        0.000                      0                   16        0.431        0.000                      0                   16  
clk_out4_block_clock_clk_wiz_0_0  clk_out2_block_clock_clk_wiz_0_0        0.087        0.000                      0                   16        1.372        0.000                      0                   16  
clk_out2_block_clock_clk_wiz_0_0  clk_out3_block_clock_clk_wiz_0_0       -2.001      -34.186                     20                   20        4.229        0.000                      0                   20  
clk_out2_block_clock_clk_wiz_0_0  clk_out4_block_clock_clk_wiz_0_0       -1.563      -23.958                     16                   16        4.009        0.000                      0                   16  
clk_out3_block_clock_clk_wiz_0_0  clk_out4_block_clock_clk_wiz_0_0       -1.568      -24.572                     16                   16        4.651        0.000                      0                   16  
clk_out2_block_clock_clk_wiz_0_0  clk_out_block_clock_clk_wiz_0_0        -0.721      -22.496                     32                   32        0.085        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                        From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        ----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                 clk_out2_block_clock_clk_wiz_0_0  clk_out2_block_clock_clk_wiz_0_0        0.733        0.000                      0                  723        0.683        0.000                      0                  723  
**async_default**                 clk_out2_block_clock_clk_wiz_0_0  clk_out3_block_clock_clk_wiz_0_0       -1.734       -6.938                      4                    4        4.505        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                        From Clock                        To Clock                        
----------                        ----------                        --------                        
(none)                                                                                                
(none)                            clk_out2_block_clock_clk_wiz_0_0                                    
(none)                            clk_out_block_clock_clk_wiz_0_0                                     
(none)                            clkfbout_block_clock_clk_wiz_0_0                                    
(none)                                                              clk_out2_block_clock_clk_wiz_0_0  
(none)                                                              clk_out3_block_clock_clk_wiz_0_0  
(none)                                                              clk_out4_block_clock_clk_wiz_0_0  
(none)                                                              clk_out_block_clock_clk_wiz_0_0   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_p
  To Clock:  clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_p }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_block_clock_clk_wiz_0_0
  To Clock:  clk_out2_block_clock_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.018ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.018ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_0/stored_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.956ns  (logic 2.062ns (52.128%)  route 1.894ns (47.872%))
  Logic Levels:           8  (CARRY4=6 LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.944ns = ( 3.056 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    -0.475ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.626    -2.394    u_tdc/u_Coarse_0/clk
    SLICE_X30Y67         FDRE                                         r  u_tdc/u_Coarse_0/stored_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDRE (Prop_fdre_C_Q)         0.379    -2.015 r  u_tdc/u_Coarse_0/stored_reg[3]/Q
                         net (fo=4, routed)           0.798    -1.217    u_tdc/CoarseStamp_0[3]
    SLICE_X33Y66         LUT4 (Prop_lut4_I2_O)        0.105    -1.112 r  u_tdc/u_merge_i_53/O
                         net (fo=1, routed)           0.000    -1.112    u_tdc/u_merge_i_53_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    -0.655 r  u_tdc/u_merge_i_26/CO[3]
                         net (fo=1, routed)           0.000    -0.655    u_tdc/u_merge_i_26_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.557 r  u_tdc/u_merge_i_23/CO[3]
                         net (fo=3, routed)           1.095     0.538    u_tdc/CoarseStamp_final21_in
    SLICE_X30Y62         LUT4 (Prop_lut4_I2_O)        0.105     0.643 r  u_tdc/u_merge_i_21/O
                         net (fo=1, routed)           0.000     0.643    u_tdc/u_merge_i_21_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.100 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.100    u_tdc/u_merge_i_5_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.198 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.198    u_tdc/u_merge_i_4_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.296 r  u_tdc/u_merge_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.296    u_tdc/u_merge_i_3_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.561 r  u_tdc/u_merge_i_2/O[1]
                         net (fo=1, routed)           0.000     1.561    u_tdc/u_merge/Coarse[13]
    SLICE_X30Y65         FDRE                                         r  u_tdc/u_merge/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.514     3.056    u_tdc/u_merge/clk
    SLICE_X30Y65         FDRE                                         r  u_tdc/u_merge/out_reg[29]/C
                         clock pessimism             -0.475     2.582    
                         clock uncertainty           -0.061     2.520    
    SLICE_X30Y65         FDRE (Setup_fdre_C_D)        0.059     2.579    u_tdc/u_merge/out_reg[29]
  -------------------------------------------------------------------
                         required time                          2.579    
                         arrival time                          -1.561    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.023ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_0/stored_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 2.057ns (52.067%)  route 1.894ns (47.933%))
  Logic Levels:           8  (CARRY4=6 LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.944ns = ( 3.056 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    -0.475ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.626    -2.394    u_tdc/u_Coarse_0/clk
    SLICE_X30Y67         FDRE                                         r  u_tdc/u_Coarse_0/stored_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDRE (Prop_fdre_C_Q)         0.379    -2.015 r  u_tdc/u_Coarse_0/stored_reg[3]/Q
                         net (fo=4, routed)           0.798    -1.217    u_tdc/CoarseStamp_0[3]
    SLICE_X33Y66         LUT4 (Prop_lut4_I2_O)        0.105    -1.112 r  u_tdc/u_merge_i_53/O
                         net (fo=1, routed)           0.000    -1.112    u_tdc/u_merge_i_53_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    -0.655 r  u_tdc/u_merge_i_26/CO[3]
                         net (fo=1, routed)           0.000    -0.655    u_tdc/u_merge_i_26_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.557 r  u_tdc/u_merge_i_23/CO[3]
                         net (fo=3, routed)           1.095     0.538    u_tdc/CoarseStamp_final21_in
    SLICE_X30Y62         LUT4 (Prop_lut4_I2_O)        0.105     0.643 r  u_tdc/u_merge_i_21/O
                         net (fo=1, routed)           0.000     0.643    u_tdc/u_merge_i_21_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.100 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.100    u_tdc/u_merge_i_5_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.198 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.198    u_tdc/u_merge_i_4_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.296 r  u_tdc/u_merge_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.296    u_tdc/u_merge_i_3_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.556 r  u_tdc/u_merge_i_2/O[3]
                         net (fo=1, routed)           0.000     1.556    u_tdc/u_merge/Coarse[15]
    SLICE_X30Y65         FDRE                                         r  u_tdc/u_merge/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.514     3.056    u_tdc/u_merge/clk
    SLICE_X30Y65         FDRE                                         r  u_tdc/u_merge/out_reg[31]/C
                         clock pessimism             -0.475     2.582    
                         clock uncertainty           -0.061     2.520    
    SLICE_X30Y65         FDRE (Setup_fdre_C_D)        0.059     2.579    u_tdc/u_merge/out_reg[31]
  -------------------------------------------------------------------
                         required time                          2.579    
                         arrival time                          -1.556    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.083ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_0/stored_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 1.997ns (51.328%)  route 1.894ns (48.672%))
  Logic Levels:           8  (CARRY4=6 LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.944ns = ( 3.056 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    -0.475ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.626    -2.394    u_tdc/u_Coarse_0/clk
    SLICE_X30Y67         FDRE                                         r  u_tdc/u_Coarse_0/stored_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDRE (Prop_fdre_C_Q)         0.379    -2.015 r  u_tdc/u_Coarse_0/stored_reg[3]/Q
                         net (fo=4, routed)           0.798    -1.217    u_tdc/CoarseStamp_0[3]
    SLICE_X33Y66         LUT4 (Prop_lut4_I2_O)        0.105    -1.112 r  u_tdc/u_merge_i_53/O
                         net (fo=1, routed)           0.000    -1.112    u_tdc/u_merge_i_53_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    -0.655 r  u_tdc/u_merge_i_26/CO[3]
                         net (fo=1, routed)           0.000    -0.655    u_tdc/u_merge_i_26_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.557 r  u_tdc/u_merge_i_23/CO[3]
                         net (fo=3, routed)           1.095     0.538    u_tdc/CoarseStamp_final21_in
    SLICE_X30Y62         LUT4 (Prop_lut4_I2_O)        0.105     0.643 r  u_tdc/u_merge_i_21/O
                         net (fo=1, routed)           0.000     0.643    u_tdc/u_merge_i_21_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.100 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.100    u_tdc/u_merge_i_5_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.198 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.198    u_tdc/u_merge_i_4_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.296 r  u_tdc/u_merge_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.296    u_tdc/u_merge_i_3_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     1.496 r  u_tdc/u_merge_i_2/O[2]
                         net (fo=1, routed)           0.000     1.496    u_tdc/u_merge/Coarse[14]
    SLICE_X30Y65         FDRE                                         r  u_tdc/u_merge/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.514     3.056    u_tdc/u_merge/clk
    SLICE_X30Y65         FDRE                                         r  u_tdc/u_merge/out_reg[30]/C
                         clock pessimism             -0.475     2.582    
                         clock uncertainty           -0.061     2.520    
    SLICE_X30Y65         FDRE (Setup_fdre_C_D)        0.059     2.579    u_tdc/u_merge/out_reg[30]
  -------------------------------------------------------------------
                         required time                          2.579    
                         arrival time                          -1.496    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.102ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_0/stored_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.872ns  (logic 1.978ns (51.089%)  route 1.894ns (48.911%))
  Logic Levels:           8  (CARRY4=6 LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.944ns = ( 3.056 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    -0.475ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.626    -2.394    u_tdc/u_Coarse_0/clk
    SLICE_X30Y67         FDRE                                         r  u_tdc/u_Coarse_0/stored_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDRE (Prop_fdre_C_Q)         0.379    -2.015 r  u_tdc/u_Coarse_0/stored_reg[3]/Q
                         net (fo=4, routed)           0.798    -1.217    u_tdc/CoarseStamp_0[3]
    SLICE_X33Y66         LUT4 (Prop_lut4_I2_O)        0.105    -1.112 r  u_tdc/u_merge_i_53/O
                         net (fo=1, routed)           0.000    -1.112    u_tdc/u_merge_i_53_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    -0.655 r  u_tdc/u_merge_i_26/CO[3]
                         net (fo=1, routed)           0.000    -0.655    u_tdc/u_merge_i_26_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.557 r  u_tdc/u_merge_i_23/CO[3]
                         net (fo=3, routed)           1.095     0.538    u_tdc/CoarseStamp_final21_in
    SLICE_X30Y62         LUT4 (Prop_lut4_I2_O)        0.105     0.643 r  u_tdc/u_merge_i_21/O
                         net (fo=1, routed)           0.000     0.643    u_tdc/u_merge_i_21_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.100 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.100    u_tdc/u_merge_i_5_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.198 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.198    u_tdc/u_merge_i_4_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.296 r  u_tdc/u_merge_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.296    u_tdc/u_merge_i_3_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     1.477 r  u_tdc/u_merge_i_2/O[0]
                         net (fo=1, routed)           0.000     1.477    u_tdc/u_merge/Coarse[12]
    SLICE_X30Y65         FDRE                                         r  u_tdc/u_merge/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.514     3.056    u_tdc/u_merge/clk
    SLICE_X30Y65         FDRE                                         r  u_tdc/u_merge/out_reg[28]/C
                         clock pessimism             -0.475     2.582    
                         clock uncertainty           -0.061     2.520    
    SLICE_X30Y65         FDRE (Setup_fdre_C_D)        0.059     2.579    u_tdc/u_merge/out_reg[28]
  -------------------------------------------------------------------
                         required time                          2.579    
                         arrival time                          -1.477    
  -------------------------------------------------------------------
                         slack                                  1.102    

Slack (MET) :             1.117ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_0/stored_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.858ns  (logic 1.964ns (50.911%)  route 1.894ns (49.089%))
  Logic Levels:           7  (CARRY4=5 LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.943ns = ( 3.057 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    -0.475ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.626    -2.394    u_tdc/u_Coarse_0/clk
    SLICE_X30Y67         FDRE                                         r  u_tdc/u_Coarse_0/stored_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDRE (Prop_fdre_C_Q)         0.379    -2.015 r  u_tdc/u_Coarse_0/stored_reg[3]/Q
                         net (fo=4, routed)           0.798    -1.217    u_tdc/CoarseStamp_0[3]
    SLICE_X33Y66         LUT4 (Prop_lut4_I2_O)        0.105    -1.112 r  u_tdc/u_merge_i_53/O
                         net (fo=1, routed)           0.000    -1.112    u_tdc/u_merge_i_53_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    -0.655 r  u_tdc/u_merge_i_26/CO[3]
                         net (fo=1, routed)           0.000    -0.655    u_tdc/u_merge_i_26_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.557 r  u_tdc/u_merge_i_23/CO[3]
                         net (fo=3, routed)           1.095     0.538    u_tdc/CoarseStamp_final21_in
    SLICE_X30Y62         LUT4 (Prop_lut4_I2_O)        0.105     0.643 r  u_tdc/u_merge_i_21/O
                         net (fo=1, routed)           0.000     0.643    u_tdc/u_merge_i_21_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.100 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.100    u_tdc/u_merge_i_5_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.198 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.198    u_tdc/u_merge_i_4_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.463 r  u_tdc/u_merge_i_3/O[1]
                         net (fo=1, routed)           0.000     1.463    u_tdc/u_merge/Coarse[9]
    SLICE_X30Y64         FDRE                                         r  u_tdc/u_merge/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.515     3.057    u_tdc/u_merge/clk
    SLICE_X30Y64         FDRE                                         r  u_tdc/u_merge/out_reg[25]/C
                         clock pessimism             -0.475     2.583    
                         clock uncertainty           -0.061     2.521    
    SLICE_X30Y64         FDRE (Setup_fdre_C_D)        0.059     2.580    u_tdc/u_merge/out_reg[25]
  -------------------------------------------------------------------
                         required time                          2.580    
                         arrival time                          -1.463    
  -------------------------------------------------------------------
                         slack                                  1.117    

Slack (MET) :             1.122ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_0/stored_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.853ns  (logic 1.959ns (50.848%)  route 1.894ns (49.152%))
  Logic Levels:           7  (CARRY4=5 LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.943ns = ( 3.057 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    -0.475ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.626    -2.394    u_tdc/u_Coarse_0/clk
    SLICE_X30Y67         FDRE                                         r  u_tdc/u_Coarse_0/stored_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDRE (Prop_fdre_C_Q)         0.379    -2.015 r  u_tdc/u_Coarse_0/stored_reg[3]/Q
                         net (fo=4, routed)           0.798    -1.217    u_tdc/CoarseStamp_0[3]
    SLICE_X33Y66         LUT4 (Prop_lut4_I2_O)        0.105    -1.112 r  u_tdc/u_merge_i_53/O
                         net (fo=1, routed)           0.000    -1.112    u_tdc/u_merge_i_53_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    -0.655 r  u_tdc/u_merge_i_26/CO[3]
                         net (fo=1, routed)           0.000    -0.655    u_tdc/u_merge_i_26_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.557 r  u_tdc/u_merge_i_23/CO[3]
                         net (fo=3, routed)           1.095     0.538    u_tdc/CoarseStamp_final21_in
    SLICE_X30Y62         LUT4 (Prop_lut4_I2_O)        0.105     0.643 r  u_tdc/u_merge_i_21/O
                         net (fo=1, routed)           0.000     0.643    u_tdc/u_merge_i_21_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.100 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.100    u_tdc/u_merge_i_5_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.198 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.198    u_tdc/u_merge_i_4_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.458 r  u_tdc/u_merge_i_3/O[3]
                         net (fo=1, routed)           0.000     1.458    u_tdc/u_merge/Coarse[11]
    SLICE_X30Y64         FDRE                                         r  u_tdc/u_merge/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.515     3.057    u_tdc/u_merge/clk
    SLICE_X30Y64         FDRE                                         r  u_tdc/u_merge/out_reg[27]/C
                         clock pessimism             -0.475     2.583    
                         clock uncertainty           -0.061     2.521    
    SLICE_X30Y64         FDRE (Setup_fdre_C_D)        0.059     2.580    u_tdc/u_merge/out_reg[27]
  -------------------------------------------------------------------
                         required time                          2.580    
                         arrival time                          -1.458    
  -------------------------------------------------------------------
                         slack                                  1.122    

Slack (MET) :             1.182ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_0/stored_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 1.899ns (50.070%)  route 1.894ns (49.930%))
  Logic Levels:           7  (CARRY4=5 LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.943ns = ( 3.057 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    -0.475ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.626    -2.394    u_tdc/u_Coarse_0/clk
    SLICE_X30Y67         FDRE                                         r  u_tdc/u_Coarse_0/stored_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDRE (Prop_fdre_C_Q)         0.379    -2.015 r  u_tdc/u_Coarse_0/stored_reg[3]/Q
                         net (fo=4, routed)           0.798    -1.217    u_tdc/CoarseStamp_0[3]
    SLICE_X33Y66         LUT4 (Prop_lut4_I2_O)        0.105    -1.112 r  u_tdc/u_merge_i_53/O
                         net (fo=1, routed)           0.000    -1.112    u_tdc/u_merge_i_53_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    -0.655 r  u_tdc/u_merge_i_26/CO[3]
                         net (fo=1, routed)           0.000    -0.655    u_tdc/u_merge_i_26_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.557 r  u_tdc/u_merge_i_23/CO[3]
                         net (fo=3, routed)           1.095     0.538    u_tdc/CoarseStamp_final21_in
    SLICE_X30Y62         LUT4 (Prop_lut4_I2_O)        0.105     0.643 r  u_tdc/u_merge_i_21/O
                         net (fo=1, routed)           0.000     0.643    u_tdc/u_merge_i_21_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.100 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.100    u_tdc/u_merge_i_5_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.198 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.198    u_tdc/u_merge_i_4_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     1.398 r  u_tdc/u_merge_i_3/O[2]
                         net (fo=1, routed)           0.000     1.398    u_tdc/u_merge/Coarse[10]
    SLICE_X30Y64         FDRE                                         r  u_tdc/u_merge/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.515     3.057    u_tdc/u_merge/clk
    SLICE_X30Y64         FDRE                                         r  u_tdc/u_merge/out_reg[26]/C
                         clock pessimism             -0.475     2.583    
                         clock uncertainty           -0.061     2.521    
    SLICE_X30Y64         FDRE (Setup_fdre_C_D)        0.059     2.580    u_tdc/u_merge/out_reg[26]
  -------------------------------------------------------------------
                         required time                          2.580    
                         arrival time                          -1.398    
  -------------------------------------------------------------------
                         slack                                  1.182    

Slack (MET) :             1.201ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_0/stored_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.774ns  (logic 1.880ns (49.819%)  route 1.894ns (50.181%))
  Logic Levels:           7  (CARRY4=5 LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.943ns = ( 3.057 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    -0.475ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.626    -2.394    u_tdc/u_Coarse_0/clk
    SLICE_X30Y67         FDRE                                         r  u_tdc/u_Coarse_0/stored_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDRE (Prop_fdre_C_Q)         0.379    -2.015 r  u_tdc/u_Coarse_0/stored_reg[3]/Q
                         net (fo=4, routed)           0.798    -1.217    u_tdc/CoarseStamp_0[3]
    SLICE_X33Y66         LUT4 (Prop_lut4_I2_O)        0.105    -1.112 r  u_tdc/u_merge_i_53/O
                         net (fo=1, routed)           0.000    -1.112    u_tdc/u_merge_i_53_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    -0.655 r  u_tdc/u_merge_i_26/CO[3]
                         net (fo=1, routed)           0.000    -0.655    u_tdc/u_merge_i_26_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.557 r  u_tdc/u_merge_i_23/CO[3]
                         net (fo=3, routed)           1.095     0.538    u_tdc/CoarseStamp_final21_in
    SLICE_X30Y62         LUT4 (Prop_lut4_I2_O)        0.105     0.643 r  u_tdc/u_merge_i_21/O
                         net (fo=1, routed)           0.000     0.643    u_tdc/u_merge_i_21_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.100 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.100    u_tdc/u_merge_i_5_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.198 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.198    u_tdc/u_merge_i_4_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     1.379 r  u_tdc/u_merge_i_3/O[0]
                         net (fo=1, routed)           0.000     1.379    u_tdc/u_merge/Coarse[8]
    SLICE_X30Y64         FDRE                                         r  u_tdc/u_merge/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.515     3.057    u_tdc/u_merge/clk
    SLICE_X30Y64         FDRE                                         r  u_tdc/u_merge/out_reg[24]/C
                         clock pessimism             -0.475     2.583    
                         clock uncertainty           -0.061     2.521    
    SLICE_X30Y64         FDRE (Setup_fdre_C_D)        0.059     2.580    u_tdc/u_merge/out_reg[24]
  -------------------------------------------------------------------
                         required time                          2.580    
                         arrival time                          -1.379    
  -------------------------------------------------------------------
                         slack                                  1.201    

Slack (MET) :             1.216ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_0/stored_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.760ns  (logic 1.866ns (49.632%)  route 1.894ns (50.368%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 3.058 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    -0.475ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.626    -2.394    u_tdc/u_Coarse_0/clk
    SLICE_X30Y67         FDRE                                         r  u_tdc/u_Coarse_0/stored_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDRE (Prop_fdre_C_Q)         0.379    -2.015 r  u_tdc/u_Coarse_0/stored_reg[3]/Q
                         net (fo=4, routed)           0.798    -1.217    u_tdc/CoarseStamp_0[3]
    SLICE_X33Y66         LUT4 (Prop_lut4_I2_O)        0.105    -1.112 r  u_tdc/u_merge_i_53/O
                         net (fo=1, routed)           0.000    -1.112    u_tdc/u_merge_i_53_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    -0.655 r  u_tdc/u_merge_i_26/CO[3]
                         net (fo=1, routed)           0.000    -0.655    u_tdc/u_merge_i_26_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.557 r  u_tdc/u_merge_i_23/CO[3]
                         net (fo=3, routed)           1.095     0.538    u_tdc/CoarseStamp_final21_in
    SLICE_X30Y62         LUT4 (Prop_lut4_I2_O)        0.105     0.643 r  u_tdc/u_merge_i_21/O
                         net (fo=1, routed)           0.000     0.643    u_tdc/u_merge_i_21_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.100 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.100    u_tdc/u_merge_i_5_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.365 r  u_tdc/u_merge_i_4/O[1]
                         net (fo=1, routed)           0.000     1.365    u_tdc/u_merge/Coarse[5]
    SLICE_X30Y63         FDRE                                         r  u_tdc/u_merge/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.516     3.058    u_tdc/u_merge/clk
    SLICE_X30Y63         FDRE                                         r  u_tdc/u_merge/out_reg[21]/C
                         clock pessimism             -0.475     2.584    
                         clock uncertainty           -0.061     2.522    
    SLICE_X30Y63         FDRE (Setup_fdre_C_D)        0.059     2.581    u_tdc/u_merge/out_reg[21]
  -------------------------------------------------------------------
                         required time                          2.581    
                         arrival time                          -1.365    
  -------------------------------------------------------------------
                         slack                                  1.216    

Slack (MET) :             1.221ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_0/stored_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.755ns  (logic 1.861ns (49.565%)  route 1.894ns (50.435%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 3.058 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    -0.475ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.626    -2.394    u_tdc/u_Coarse_0/clk
    SLICE_X30Y67         FDRE                                         r  u_tdc/u_Coarse_0/stored_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDRE (Prop_fdre_C_Q)         0.379    -2.015 r  u_tdc/u_Coarse_0/stored_reg[3]/Q
                         net (fo=4, routed)           0.798    -1.217    u_tdc/CoarseStamp_0[3]
    SLICE_X33Y66         LUT4 (Prop_lut4_I2_O)        0.105    -1.112 r  u_tdc/u_merge_i_53/O
                         net (fo=1, routed)           0.000    -1.112    u_tdc/u_merge_i_53_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    -0.655 r  u_tdc/u_merge_i_26/CO[3]
                         net (fo=1, routed)           0.000    -0.655    u_tdc/u_merge_i_26_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.557 r  u_tdc/u_merge_i_23/CO[3]
                         net (fo=3, routed)           1.095     0.538    u_tdc/CoarseStamp_final21_in
    SLICE_X30Y62         LUT4 (Prop_lut4_I2_O)        0.105     0.643 r  u_tdc/u_merge_i_21/O
                         net (fo=1, routed)           0.000     0.643    u_tdc/u_merge_i_21_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.100 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.100    u_tdc/u_merge_i_5_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.360 r  u_tdc/u_merge_i_4/O[3]
                         net (fo=1, routed)           0.000     1.360    u_tdc/u_merge/Coarse[7]
    SLICE_X30Y63         FDRE                                         r  u_tdc/u_merge/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.516     3.058    u_tdc/u_merge/clk
    SLICE_X30Y63         FDRE                                         r  u_tdc/u_merge/out_reg[23]/C
                         clock pessimism             -0.475     2.584    
                         clock uncertainty           -0.061     2.522    
    SLICE_X30Y63         FDRE (Setup_fdre_C_D)        0.059     2.581    u_tdc/u_merge/out_reg[23]
  -------------------------------------------------------------------
                         required time                          2.581    
                         arrival time                          -1.360    
  -------------------------------------------------------------------
                         slack                                  1.221    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_memory/u_FIFO36E1/DI[12]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.141ns (26.602%)  route 0.389ns (73.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.689    -0.415    u_tdc/u_merge/clk
    SLICE_X13Y64         FDRE                                         r  u_tdc/u_merge/out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  u_tdc/u_merge/out_reg[12]/Q
                         net (fo=1, routed)           0.389     0.115    u_memory/oTDC[12]
    RAMB36_X0Y12         FIFO36E1                                     r  u_memory/u_FIFO36E1/DI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.006    -0.296    u_memory/clk_out2_0
    RAMB36_X0Y12         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism             -0.039    -0.335    
    RAMB36_X0Y12         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[12])
                                                      0.296    -0.039    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                          0.039    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 u_tdc/u_FineDelay/genblk2[45].Firstff/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk3[45].Startff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.691%)  route 0.127ns (47.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.683    -0.421    u_tdc/u_FineDelay/clk
    SLICE_X38Y51         FDCE                                         r  u_tdc/u_FineDelay/genblk2[45].Firstff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDCE (Prop_fdce_C_Q)         0.141    -0.280 r  u_tdc/u_FineDelay/genblk2[45].Firstff/Q
                         net (fo=2, routed)           0.127    -0.154    u_tdc/u_FineDelay/wFirstFF[45]
    SLICE_X37Y51         FDCE                                         r  u_tdc/u_FineDelay/genblk3[45].Startff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.960    -0.343    u_tdc/u_FineDelay/clk
    SLICE_X37Y51         FDCE                                         r  u_tdc/u_FineDelay/genblk3[45].Startff/C
                         clock pessimism             -0.039    -0.382    
    SLICE_X37Y51         FDCE (Hold_fdce_C_D)         0.070    -0.312    u_tdc/u_FineDelay/genblk3[45].Startff
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 u_tdc/u_FineDelay/genblk2[73].Firstff/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk4[73].StopFF/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.537%)  route 0.127ns (47.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.681    -0.423    u_tdc/u_FineDelay/clk
    SLICE_X38Y58         FDCE                                         r  u_tdc/u_FineDelay/genblk2[73].Firstff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDCE (Prop_fdce_C_Q)         0.141    -0.282 r  u_tdc/u_FineDelay/genblk2[73].Firstff/Q
                         net (fo=2, routed)           0.127    -0.155    u_tdc/u_FineDelay/wFirstFF[73]
    SLICE_X37Y58         FDCE                                         r  u_tdc/u_FineDelay/genblk4[73].StopFF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.958    -0.345    u_tdc/u_FineDelay/clk
    SLICE_X37Y58         FDCE                                         r  u_tdc/u_FineDelay/genblk4[73].StopFF/C
                         clock pessimism             -0.039    -0.384    
    SLICE_X37Y58         FDCE (Hold_fdce_C_D)         0.070    -0.314    u_tdc/u_FineDelay/genblk4[73].StopFF
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_memory/u_FIFO36E1/DI[13]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.141ns (26.342%)  route 0.394ns (73.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.689    -0.415    u_tdc/u_merge/clk
    SLICE_X11Y64         FDRE                                         r  u_tdc/u_merge/out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  u_tdc/u_merge/out_reg[13]/Q
                         net (fo=1, routed)           0.394     0.120    u_memory/oTDC[13]
    RAMB36_X0Y12         FIFO36E1                                     r  u_memory/u_FIFO36E1/DI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.006    -0.296    u_memory/clk_out2_0
    RAMB36_X0Y12         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism             -0.039    -0.335    
    RAMB36_X0Y12         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[13])
                                                      0.296    -0.039    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                          0.039    
                         arrival time                           0.120    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_0/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_0/stored_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.045%)  route 0.125ns (46.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.680    -0.424    u_tdc/u_Coarse_0/clk
    SLICE_X31Y67         FDRE                                         r  u_tdc/u_Coarse_0/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.283 r  u_tdc/u_Coarse_0/count_reg[7]/Q
                         net (fo=2, routed)           0.125    -0.158    u_tdc/u_Coarse_0/count[7]
    SLICE_X33Y66         FDRE                                         r  u_tdc/u_Coarse_0/stored_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.954    -0.349    u_tdc/u_Coarse_0/clk
    SLICE_X33Y66         FDRE                                         r  u_tdc/u_Coarse_0/stored_reg[7]/C
                         clock pessimism             -0.039    -0.388    
    SLICE_X33Y66         FDRE (Hold_fdre_C_D)         0.070    -0.318    u_tdc/u_Coarse_0/stored_reg[7]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u_tdc/u_FineDelay/genblk2[75].Firstff/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk4[75].StopFF/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.833%)  route 0.131ns (48.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.681    -0.423    u_tdc/u_FineDelay/clk
    SLICE_X38Y58         FDCE                                         r  u_tdc/u_FineDelay/genblk2[75].Firstff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDCE (Prop_fdce_C_Q)         0.141    -0.282 r  u_tdc/u_FineDelay/genblk2[75].Firstff/Q
                         net (fo=2, routed)           0.131    -0.151    u_tdc/u_FineDelay/wFirstFF[75]
    SLICE_X37Y58         FDCE                                         r  u_tdc/u_FineDelay/genblk4[75].StopFF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.958    -0.345    u_tdc/u_FineDelay/clk
    SLICE_X37Y58         FDCE                                         r  u_tdc/u_FineDelay/genblk4[75].StopFF/C
                         clock pessimism             -0.039    -0.384    
    SLICE_X37Y58         FDCE (Hold_fdce_C_D)         0.070    -0.314    u_tdc/u_FineDelay/genblk4[75].StopFF
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 u_tdc/u_FineDelay/genblk2[55].Firstff/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk4[55].StopFF/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.687%)  route 0.132ns (48.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.682    -0.422    u_tdc/u_FineDelay/clk
    SLICE_X38Y53         FDCE                                         r  u_tdc/u_FineDelay/genblk2[55].Firstff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDCE (Prop_fdce_C_Q)         0.141    -0.281 r  u_tdc/u_FineDelay/genblk2[55].Firstff/Q
                         net (fo=2, routed)           0.132    -0.149    u_tdc/u_FineDelay/wFirstFF[55]
    SLICE_X37Y53         FDCE                                         r  u_tdc/u_FineDelay/genblk4[55].StopFF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.959    -0.344    u_tdc/u_FineDelay/clk
    SLICE_X37Y53         FDCE                                         r  u_tdc/u_FineDelay/genblk4[55].StopFF/C
                         clock pessimism             -0.039    -0.383    
    SLICE_X37Y53         FDCE (Hold_fdce_C_D)         0.070    -0.313    u_tdc/u_FineDelay/genblk4[55].StopFF
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 u_tdc/u_FineDelay/genblk2[74].Firstff/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk4[74].StopFF/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.344%)  route 0.128ns (47.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.681    -0.423    u_tdc/u_FineDelay/clk
    SLICE_X38Y58         FDCE                                         r  u_tdc/u_FineDelay/genblk2[74].Firstff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDCE (Prop_fdce_C_Q)         0.141    -0.282 r  u_tdc/u_FineDelay/genblk2[74].Firstff/Q
                         net (fo=2, routed)           0.128    -0.154    u_tdc/u_FineDelay/wFirstFF[74]
    SLICE_X37Y58         FDCE                                         r  u_tdc/u_FineDelay/genblk4[74].StopFF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.958    -0.345    u_tdc/u_FineDelay/clk
    SLICE_X37Y58         FDCE                                         r  u_tdc/u_FineDelay/genblk4[74].StopFF/C
                         clock pessimism             -0.039    -0.384    
    SLICE_X37Y58         FDCE (Hold_fdce_C_D)         0.066    -0.318    u_tdc/u_FineDelay/genblk4[74].StopFF
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 u_tdc/u_FineDelay/genblk2[25].Firstff/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk3[25].Startff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.417%)  route 0.294ns (67.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.351ns
    Clock Pessimism Removal (CPR):    -0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.754    -0.351    u_tdc/u_FineDelay/clk
    SLICE_X38Y46         FDCE                                         r  u_tdc/u_FineDelay/genblk2[25].Firstff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.210 r  u_tdc/u_FineDelay/genblk2[25].Firstff/Q
                         net (fo=2, routed)           0.294     0.084    u_tdc/u_FineDelay/wFirstFF[25]
    SLICE_X29Y50         FDCE                                         r  u_tdc/u_FineDelay/genblk3[25].Startff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.963    -0.340    u_tdc/u_FineDelay/clk
    SLICE_X29Y50         FDCE                                         r  u_tdc/u_FineDelay/genblk3[25].Startff/C
                         clock pessimism              0.190    -0.150    
    SLICE_X29Y50         FDCE (Hold_fdce_C_D)         0.070    -0.080    u_tdc/u_FineDelay/genblk3[25].Startff
  -------------------------------------------------------------------
                         required time                          0.080    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_memory/u_FIFO36E1/DI[11]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.141ns (26.079%)  route 0.400ns (73.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.689    -0.415    u_tdc/u_merge/clk
    SLICE_X19Y64         FDRE                                         r  u_tdc/u_merge/out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  u_tdc/u_merge/out_reg[11]/Q
                         net (fo=1, routed)           0.400     0.126    u_memory/oTDC[11]
    RAMB36_X0Y12         FIFO36E1                                     r  u_memory/u_FIFO36E1/DI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.006    -0.296    u_memory/clk_out2_0
    RAMB36_X0Y12         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism             -0.039    -0.335    
    RAMB36_X0Y12         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[11])
                                                      0.296    -0.039    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                          0.039    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_block_clock_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FIFO36E1/WRCLK     n/a            2.170         5.000       2.830      RAMB36_X0Y12    u_memory/u_FIFO36E1/WRCLK
Min Period        n/a     BUFG/I             n/a            1.592         5.000       3.408      BUFGCTRL_X0Y0   u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X8Y68     ledRE_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X8Y68     ledWR_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X8Y107    ledWrite_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X8Y60     startReading_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X9Y57     startReading_reg_replica/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X35Y65    startTDC_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X37Y64    u_tdc/FFDelayStart_1/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X8Y68     ledRE_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X8Y68     ledRE_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X8Y68     ledWR_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X8Y68     ledWR_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X8Y107    ledWrite_reg/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X8Y107    ledWrite_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X8Y60     startReading_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X8Y60     startReading_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X9Y57     startReading_reg_replica/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X9Y57     startReading_reg_replica/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X8Y68     ledRE_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X8Y68     ledRE_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X8Y68     ledWR_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X8Y68     ledWR_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X8Y107    ledWrite_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X8Y107    ledWrite_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X8Y60     startReading_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X8Y60     startReading_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X9Y57     startReading_reg_replica/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X9Y57     startReading_reg_replica/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_block_clock_clk_wiz_0_0
  To Clock:  clk_out3_block_clock_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.920ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.920ns  (required time - arrival time)
  Source:                 u_tdc/u_EdgeDetector_1/edge_detector_ffd0/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/stored_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        1.809ns  (logic 0.484ns (26.751%)  route 1.325ns (73.249%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.945ns = ( 3.680 - 5.625 ) 
    Source Clock Delay      (SCD):    -2.392ns = ( -1.767 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.628    -1.767    u_tdc/u_EdgeDetector_1/iClk
    SLICE_X28Y65         FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDCE (Prop_fdce_C_Q)         0.379    -1.388 f  u_tdc/u_EdgeDetector_1/edge_detector_ffd0/Q
                         net (fo=2, routed)           0.875    -0.514    u_tdc/u_EdgeDetector_1/wEDGE_0
    SLICE_X34Y63         LUT2 (Prop_lut2_I1_O)        0.105    -0.409 r  u_tdc/u_EdgeDetector_1/oFall_INST_0/O
                         net (fo=16, routed)          0.451     0.042    u_tdc/u_Coarse_1/iStore
    SLICE_X34Y64         FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853     0.641 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     2.090    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.167 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.513     3.680    u_tdc/u_Coarse_1/clk
    SLICE_X34Y64         FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[1]/C
                         clock pessimism             -0.490     3.191    
                         clock uncertainty           -0.061     3.129    
    SLICE_X34Y64         FDRE (Setup_fdre_C_CE)      -0.168     2.961    u_tdc/u_Coarse_1/stored_reg[1]
  -------------------------------------------------------------------
                         required time                          2.961    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  2.920    

Slack (MET) :             2.920ns  (required time - arrival time)
  Source:                 u_tdc/u_EdgeDetector_1/edge_detector_ffd0/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/stored_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        1.809ns  (logic 0.484ns (26.751%)  route 1.325ns (73.249%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.945ns = ( 3.680 - 5.625 ) 
    Source Clock Delay      (SCD):    -2.392ns = ( -1.767 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.628    -1.767    u_tdc/u_EdgeDetector_1/iClk
    SLICE_X28Y65         FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDCE (Prop_fdce_C_Q)         0.379    -1.388 f  u_tdc/u_EdgeDetector_1/edge_detector_ffd0/Q
                         net (fo=2, routed)           0.875    -0.514    u_tdc/u_EdgeDetector_1/wEDGE_0
    SLICE_X34Y63         LUT2 (Prop_lut2_I1_O)        0.105    -0.409 r  u_tdc/u_EdgeDetector_1/oFall_INST_0/O
                         net (fo=16, routed)          0.451     0.042    u_tdc/u_Coarse_1/iStore
    SLICE_X34Y64         FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853     0.641 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     2.090    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.167 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.513     3.680    u_tdc/u_Coarse_1/clk
    SLICE_X34Y64         FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[2]/C
                         clock pessimism             -0.490     3.191    
                         clock uncertainty           -0.061     3.129    
    SLICE_X34Y64         FDRE (Setup_fdre_C_CE)      -0.168     2.961    u_tdc/u_Coarse_1/stored_reg[2]
  -------------------------------------------------------------------
                         required time                          2.961    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  2.920    

Slack (MET) :             2.920ns  (required time - arrival time)
  Source:                 u_tdc/u_EdgeDetector_1/edge_detector_ffd0/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/stored_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        1.809ns  (logic 0.484ns (26.751%)  route 1.325ns (73.249%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.945ns = ( 3.680 - 5.625 ) 
    Source Clock Delay      (SCD):    -2.392ns = ( -1.767 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.628    -1.767    u_tdc/u_EdgeDetector_1/iClk
    SLICE_X28Y65         FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDCE (Prop_fdce_C_Q)         0.379    -1.388 f  u_tdc/u_EdgeDetector_1/edge_detector_ffd0/Q
                         net (fo=2, routed)           0.875    -0.514    u_tdc/u_EdgeDetector_1/wEDGE_0
    SLICE_X34Y63         LUT2 (Prop_lut2_I1_O)        0.105    -0.409 r  u_tdc/u_EdgeDetector_1/oFall_INST_0/O
                         net (fo=16, routed)          0.451     0.042    u_tdc/u_Coarse_1/iStore
    SLICE_X34Y64         FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853     0.641 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     2.090    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.167 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.513     3.680    u_tdc/u_Coarse_1/clk
    SLICE_X34Y64         FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[3]/C
                         clock pessimism             -0.490     3.191    
                         clock uncertainty           -0.061     3.129    
    SLICE_X34Y64         FDRE (Setup_fdre_C_CE)      -0.168     2.961    u_tdc/u_Coarse_1/stored_reg[3]
  -------------------------------------------------------------------
                         required time                          2.961    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  2.920    

Slack (MET) :             2.920ns  (required time - arrival time)
  Source:                 u_tdc/u_EdgeDetector_1/edge_detector_ffd0/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/stored_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        1.809ns  (logic 0.484ns (26.751%)  route 1.325ns (73.249%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.945ns = ( 3.680 - 5.625 ) 
    Source Clock Delay      (SCD):    -2.392ns = ( -1.767 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.628    -1.767    u_tdc/u_EdgeDetector_1/iClk
    SLICE_X28Y65         FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDCE (Prop_fdce_C_Q)         0.379    -1.388 f  u_tdc/u_EdgeDetector_1/edge_detector_ffd0/Q
                         net (fo=2, routed)           0.875    -0.514    u_tdc/u_EdgeDetector_1/wEDGE_0
    SLICE_X34Y63         LUT2 (Prop_lut2_I1_O)        0.105    -0.409 r  u_tdc/u_EdgeDetector_1/oFall_INST_0/O
                         net (fo=16, routed)          0.451     0.042    u_tdc/u_Coarse_1/iStore
    SLICE_X34Y64         FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853     0.641 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     2.090    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.167 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.513     3.680    u_tdc/u_Coarse_1/clk
    SLICE_X34Y64         FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[4]/C
                         clock pessimism             -0.490     3.191    
                         clock uncertainty           -0.061     3.129    
    SLICE_X34Y64         FDRE (Setup_fdre_C_CE)      -0.168     2.961    u_tdc/u_Coarse_1/stored_reg[4]
  -------------------------------------------------------------------
                         required time                          2.961    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  2.920    

Slack (MET) :             2.920ns  (required time - arrival time)
  Source:                 u_tdc/u_EdgeDetector_1/edge_detector_ffd0/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/stored_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        1.809ns  (logic 0.484ns (26.751%)  route 1.325ns (73.249%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.945ns = ( 3.680 - 5.625 ) 
    Source Clock Delay      (SCD):    -2.392ns = ( -1.767 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.628    -1.767    u_tdc/u_EdgeDetector_1/iClk
    SLICE_X28Y65         FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDCE (Prop_fdce_C_Q)         0.379    -1.388 f  u_tdc/u_EdgeDetector_1/edge_detector_ffd0/Q
                         net (fo=2, routed)           0.875    -0.514    u_tdc/u_EdgeDetector_1/wEDGE_0
    SLICE_X34Y63         LUT2 (Prop_lut2_I1_O)        0.105    -0.409 r  u_tdc/u_EdgeDetector_1/oFall_INST_0/O
                         net (fo=16, routed)          0.451     0.042    u_tdc/u_Coarse_1/iStore
    SLICE_X34Y64         FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853     0.641 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     2.090    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.167 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.513     3.680    u_tdc/u_Coarse_1/clk
    SLICE_X34Y64         FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[5]/C
                         clock pessimism             -0.490     3.191    
                         clock uncertainty           -0.061     3.129    
    SLICE_X34Y64         FDRE (Setup_fdre_C_CE)      -0.168     2.961    u_tdc/u_Coarse_1/stored_reg[5]
  -------------------------------------------------------------------
                         required time                          2.961    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  2.920    

Slack (MET) :             2.920ns  (required time - arrival time)
  Source:                 u_tdc/u_EdgeDetector_1/edge_detector_ffd0/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/stored_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        1.809ns  (logic 0.484ns (26.751%)  route 1.325ns (73.249%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.945ns = ( 3.680 - 5.625 ) 
    Source Clock Delay      (SCD):    -2.392ns = ( -1.767 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.628    -1.767    u_tdc/u_EdgeDetector_1/iClk
    SLICE_X28Y65         FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDCE (Prop_fdce_C_Q)         0.379    -1.388 f  u_tdc/u_EdgeDetector_1/edge_detector_ffd0/Q
                         net (fo=2, routed)           0.875    -0.514    u_tdc/u_EdgeDetector_1/wEDGE_0
    SLICE_X34Y63         LUT2 (Prop_lut2_I1_O)        0.105    -0.409 r  u_tdc/u_EdgeDetector_1/oFall_INST_0/O
                         net (fo=16, routed)          0.451     0.042    u_tdc/u_Coarse_1/iStore
    SLICE_X34Y64         FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853     0.641 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     2.090    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.167 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.513     3.680    u_tdc/u_Coarse_1/clk
    SLICE_X34Y64         FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[6]/C
                         clock pessimism             -0.490     3.191    
                         clock uncertainty           -0.061     3.129    
    SLICE_X34Y64         FDRE (Setup_fdre_C_CE)      -0.168     2.961    u_tdc/u_Coarse_1/stored_reg[6]
  -------------------------------------------------------------------
                         required time                          2.961    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  2.920    

Slack (MET) :             2.920ns  (required time - arrival time)
  Source:                 u_tdc/u_EdgeDetector_1/edge_detector_ffd0/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/stored_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        1.809ns  (logic 0.484ns (26.751%)  route 1.325ns (73.249%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.945ns = ( 3.680 - 5.625 ) 
    Source Clock Delay      (SCD):    -2.392ns = ( -1.767 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.628    -1.767    u_tdc/u_EdgeDetector_1/iClk
    SLICE_X28Y65         FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDCE (Prop_fdce_C_Q)         0.379    -1.388 f  u_tdc/u_EdgeDetector_1/edge_detector_ffd0/Q
                         net (fo=2, routed)           0.875    -0.514    u_tdc/u_EdgeDetector_1/wEDGE_0
    SLICE_X34Y63         LUT2 (Prop_lut2_I1_O)        0.105    -0.409 r  u_tdc/u_EdgeDetector_1/oFall_INST_0/O
                         net (fo=16, routed)          0.451     0.042    u_tdc/u_Coarse_1/iStore
    SLICE_X34Y64         FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853     0.641 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     2.090    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.167 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.513     3.680    u_tdc/u_Coarse_1/clk
    SLICE_X34Y64         FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[7]/C
                         clock pessimism             -0.490     3.191    
                         clock uncertainty           -0.061     3.129    
    SLICE_X34Y64         FDRE (Setup_fdre_C_CE)      -0.168     2.961    u_tdc/u_Coarse_1/stored_reg[7]
  -------------------------------------------------------------------
                         required time                          2.961    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  2.920    

Slack (MET) :             2.938ns  (required time - arrival time)
  Source:                 u_tdc/u_EdgeDetector_1/edge_detector_ffd0/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/stored_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        1.821ns  (logic 0.484ns (26.577%)  route 1.337ns (73.423%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.947ns = ( 3.678 - 5.625 ) 
    Source Clock Delay      (SCD):    -2.392ns = ( -1.767 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.628    -1.767    u_tdc/u_EdgeDetector_1/iClk
    SLICE_X28Y65         FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDCE (Prop_fdce_C_Q)         0.379    -1.388 f  u_tdc/u_EdgeDetector_1/edge_detector_ffd0/Q
                         net (fo=2, routed)           0.875    -0.514    u_tdc/u_EdgeDetector_1/wEDGE_0
    SLICE_X34Y63         LUT2 (Prop_lut2_I1_O)        0.105    -0.409 r  u_tdc/u_EdgeDetector_1/oFall_INST_0/O
                         net (fo=16, routed)          0.463     0.054    u_tdc/u_Coarse_1/iStore
    SLICE_X36Y63         FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853     0.641 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     2.090    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.167 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.511     3.678    u_tdc/u_Coarse_1/clk
    SLICE_X36Y63         FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[0]/C
                         clock pessimism             -0.490     3.189    
                         clock uncertainty           -0.061     3.127    
    SLICE_X36Y63         FDRE (Setup_fdre_C_CE)      -0.136     2.991    u_tdc/u_Coarse_1/stored_reg[0]
  -------------------------------------------------------------------
                         required time                          2.991    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  2.938    

Slack (MET) :             2.994ns  (required time - arrival time)
  Source:                 u_tdc/u_EdgeDetector_1/edge_detector_ffd0/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/stored_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        1.734ns  (logic 0.484ns (27.917%)  route 1.250ns (72.083%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.946ns = ( 3.679 - 5.625 ) 
    Source Clock Delay      (SCD):    -2.392ns = ( -1.767 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.628    -1.767    u_tdc/u_EdgeDetector_1/iClk
    SLICE_X28Y65         FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDCE (Prop_fdce_C_Q)         0.379    -1.388 f  u_tdc/u_EdgeDetector_1/edge_detector_ffd0/Q
                         net (fo=2, routed)           0.875    -0.514    u_tdc/u_EdgeDetector_1/wEDGE_0
    SLICE_X34Y63         LUT2 (Prop_lut2_I1_O)        0.105    -0.409 r  u_tdc/u_EdgeDetector_1/oFall_INST_0/O
                         net (fo=16, routed)          0.375    -0.034    u_tdc/u_Coarse_1/iStore
    SLICE_X33Y65         FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853     0.641 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     2.090    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.167 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.512     3.679    u_tdc/u_Coarse_1/clk
    SLICE_X33Y65         FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[10]/C
                         clock pessimism             -0.490     3.190    
                         clock uncertainty           -0.061     3.128    
    SLICE_X33Y65         FDRE (Setup_fdre_C_CE)      -0.168     2.960    u_tdc/u_Coarse_1/stored_reg[10]
  -------------------------------------------------------------------
                         required time                          2.960    
                         arrival time                           0.034    
  -------------------------------------------------------------------
                         slack                                  2.994    

Slack (MET) :             2.994ns  (required time - arrival time)
  Source:                 u_tdc/u_EdgeDetector_1/edge_detector_ffd0/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/stored_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        1.734ns  (logic 0.484ns (27.917%)  route 1.250ns (72.083%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.946ns = ( 3.679 - 5.625 ) 
    Source Clock Delay      (SCD):    -2.392ns = ( -1.767 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.628    -1.767    u_tdc/u_EdgeDetector_1/iClk
    SLICE_X28Y65         FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDCE (Prop_fdce_C_Q)         0.379    -1.388 f  u_tdc/u_EdgeDetector_1/edge_detector_ffd0/Q
                         net (fo=2, routed)           0.875    -0.514    u_tdc/u_EdgeDetector_1/wEDGE_0
    SLICE_X34Y63         LUT2 (Prop_lut2_I1_O)        0.105    -0.409 r  u_tdc/u_EdgeDetector_1/oFall_INST_0/O
                         net (fo=16, routed)          0.375    -0.034    u_tdc/u_Coarse_1/iStore
    SLICE_X33Y65         FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853     0.641 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     2.090    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.167 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.512     3.679    u_tdc/u_Coarse_1/clk
    SLICE_X33Y65         FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[11]/C
                         clock pessimism             -0.490     3.190    
                         clock uncertainty           -0.061     3.128    
    SLICE_X33Y65         FDRE (Setup_fdre_C_CE)      -0.168     2.960    u_tdc/u_Coarse_1/stored_reg[11]
  -------------------------------------------------------------------
                         required time                          2.960    
                         arrival time                           0.034    
  -------------------------------------------------------------------
                         slack                                  2.994    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/stored_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.299%)  route 0.062ns (30.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns = ( 0.277 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.423ns = ( 0.202 - 0.625 ) 
    Clock Pessimism Removal (CPR):    0.062ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.681     0.202    u_tdc/u_Coarse_1/clk
    SLICE_X32Y65         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y65         FDRE (Prop_fdre_C_Q)         0.141     0.343 r  u_tdc/u_Coarse_1/count_reg[11]/Q
                         net (fo=2, routed)           0.062     0.405    u_tdc/u_Coarse_1/count[11]
    SLICE_X33Y65         FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.955     0.277    u_tdc/u_Coarse_1/clk
    SLICE_X33Y65         FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[11]/C
                         clock pessimism             -0.062     0.215    
    SLICE_X33Y65         FDRE (Hold_fdre_C_D)         0.047     0.262    u_tdc/u_Coarse_1/stored_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.262    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/stored_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.932%)  route 0.116ns (45.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns = ( 0.278 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.423ns = ( 0.202 - 0.625 ) 
    Clock Pessimism Removal (CPR):    0.061ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.681     0.202    u_tdc/u_Coarse_1/clk
    SLICE_X32Y63         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDRE (Prop_fdre_C_Q)         0.141     0.343 r  u_tdc/u_Coarse_1/count_reg[4]/Q
                         net (fo=2, routed)           0.116     0.459    u_tdc/u_Coarse_1/count[4]
    SLICE_X34Y64         FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.956     0.278    u_tdc/u_Coarse_1/clk
    SLICE_X34Y64         FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[4]/C
                         clock pessimism             -0.061     0.217    
    SLICE_X34Y64         FDRE (Hold_fdre_C_D)         0.072     0.289    u_tdc/u_Coarse_1/stored_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.289    
                         arrival time                           0.459    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/stored_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.462%)  route 0.123ns (46.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns = ( 0.277 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.423ns = ( 0.202 - 0.625 ) 
    Clock Pessimism Removal (CPR):    0.061ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.681     0.202    u_tdc/u_Coarse_1/clk
    SLICE_X32Y64         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDRE (Prop_fdre_C_Q)         0.141     0.343 r  u_tdc/u_Coarse_1/count_reg[8]/Q
                         net (fo=2, routed)           0.123     0.466    u_tdc/u_Coarse_1/count[8]
    SLICE_X33Y65         FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.955     0.277    u_tdc/u_Coarse_1/clk
    SLICE_X33Y65         FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[8]/C
                         clock pessimism             -0.061     0.216    
    SLICE_X33Y65         FDRE (Hold_fdre_C_D)         0.076     0.292    u_tdc/u_Coarse_1/stored_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.292    
                         arrival time                           0.466    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/stored_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.575%)  route 0.113ns (44.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns = ( 0.278 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.423ns = ( 0.202 - 0.625 ) 
    Clock Pessimism Removal (CPR):    0.061ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.681     0.202    u_tdc/u_Coarse_1/clk
    SLICE_X32Y63         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDRE (Prop_fdre_C_Q)         0.141     0.343 r  u_tdc/u_Coarse_1/count_reg[3]/Q
                         net (fo=2, routed)           0.113     0.456    u_tdc/u_Coarse_1/count[3]
    SLICE_X34Y64         FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.956     0.278    u_tdc/u_Coarse_1/clk
    SLICE_X34Y64         FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[3]/C
                         clock pessimism             -0.061     0.217    
    SLICE_X34Y64         FDRE (Hold_fdre_C_D)         0.047     0.264    u_tdc/u_Coarse_1/stored_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.264    
                         arrival time                           0.456    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/stored_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.449%)  route 0.118ns (45.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns = ( 0.277 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.423ns = ( 0.202 - 0.625 ) 
    Clock Pessimism Removal (CPR):    0.062ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.681     0.202    u_tdc/u_Coarse_1/clk
    SLICE_X32Y65         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y65         FDRE (Prop_fdre_C_Q)         0.141     0.343 r  u_tdc/u_Coarse_1/count_reg[12]/Q
                         net (fo=2, routed)           0.118     0.461    u_tdc/u_Coarse_1/count[12]
    SLICE_X33Y65         FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.955     0.277    u_tdc/u_Coarse_1/clk
    SLICE_X33Y65         FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[12]/C
                         clock pessimism             -0.062     0.215    
    SLICE_X33Y65         FDRE (Hold_fdre_C_D)         0.047     0.262    u_tdc/u_Coarse_1/stored_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.262    
                         arrival time                           0.461    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/stored_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.212%)  route 0.151ns (51.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns = ( 0.277 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.424ns = ( 0.201 - 0.625 ) 
    Clock Pessimism Removal (CPR):    0.061ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.680     0.201    u_tdc/u_Coarse_1/clk
    SLICE_X32Y66         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.141     0.342 r  u_tdc/u_Coarse_1/count_reg[14]/Q
                         net (fo=2, routed)           0.151     0.493    u_tdc/u_Coarse_1/count[14]
    SLICE_X33Y65         FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.955     0.277    u_tdc/u_Coarse_1/clk
    SLICE_X33Y65         FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[14]/C
                         clock pessimism             -0.061     0.216    
    SLICE_X33Y65         FDRE (Hold_fdre_C_D)         0.075     0.291    u_tdc/u_Coarse_1/stored_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.291    
                         arrival time                           0.493    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/stored_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.695%)  route 0.155ns (52.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns = ( 0.277 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.424ns = ( 0.201 - 0.625 ) 
    Clock Pessimism Removal (CPR):    0.061ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.680     0.201    u_tdc/u_Coarse_1/clk
    SLICE_X32Y66         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.141     0.342 r  u_tdc/u_Coarse_1/count_reg[15]/Q
                         net (fo=2, routed)           0.155     0.497    u_tdc/u_Coarse_1/count[15]
    SLICE_X33Y65         FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.955     0.277    u_tdc/u_Coarse_1/clk
    SLICE_X33Y65         FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[15]/C
                         clock pessimism             -0.061     0.216    
    SLICE_X33Y65         FDRE (Hold_fdre_C_D)         0.071     0.287    u_tdc/u_Coarse_1/stored_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.287    
                         arrival time                           0.497    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/stored_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.608%)  route 0.162ns (53.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns = ( 0.278 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.423ns = ( 0.202 - 0.625 ) 
    Clock Pessimism Removal (CPR):    0.061ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.681     0.202    u_tdc/u_Coarse_1/clk
    SLICE_X32Y64         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDRE (Prop_fdre_C_Q)         0.141     0.343 r  u_tdc/u_Coarse_1/count_reg[6]/Q
                         net (fo=2, routed)           0.162     0.504    u_tdc/u_Coarse_1/count[6]
    SLICE_X34Y64         FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.956     0.278    u_tdc/u_Coarse_1/clk
    SLICE_X34Y64         FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[6]/C
                         clock pessimism             -0.061     0.217    
    SLICE_X34Y64         FDRE (Hold_fdre_C_D)         0.071     0.288    u_tdc/u_Coarse_1/stored_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.288    
                         arrival time                           0.504    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/stored_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.943%)  route 0.173ns (55.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns = ( 0.278 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.423ns = ( 0.202 - 0.625 ) 
    Clock Pessimism Removal (CPR):    0.061ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.681     0.202    u_tdc/u_Coarse_1/clk
    SLICE_X32Y64         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDRE (Prop_fdre_C_Q)         0.141     0.343 r  u_tdc/u_Coarse_1/count_reg[5]/Q
                         net (fo=2, routed)           0.173     0.516    u_tdc/u_Coarse_1/count[5]
    SLICE_X34Y64         FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.956     0.278    u_tdc/u_Coarse_1/clk
    SLICE_X34Y64         FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[5]/C
                         clock pessimism             -0.061     0.217    
    SLICE_X34Y64         FDRE (Hold_fdre_C_D)         0.075     0.292    u_tdc/u_Coarse_1/stored_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.292    
                         arrival time                           0.516    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/stored_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.158%)  route 0.193ns (57.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns = ( 0.278 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.423ns = ( 0.202 - 0.625 ) 
    Clock Pessimism Removal (CPR):    0.061ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.681     0.202    u_tdc/u_Coarse_1/clk
    SLICE_X32Y64         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDRE (Prop_fdre_C_Q)         0.141     0.343 r  u_tdc/u_Coarse_1/count_reg[7]/Q
                         net (fo=2, routed)           0.193     0.536    u_tdc/u_Coarse_1/count[7]
    SLICE_X34Y64         FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.956     0.278    u_tdc/u_Coarse_1/clk
    SLICE_X34Y64         FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[7]/C
                         clock pessimism             -0.061     0.217    
    SLICE_X34Y64         FDRE (Hold_fdre_C_D)         0.076     0.293    u_tdc/u_Coarse_1/stored_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.293    
                         arrival time                           0.536    
  -------------------------------------------------------------------
                         slack                                  0.243    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_block_clock_clk_wiz_0_0
Waveform(ns):       { 0.625 3.125 }
Period(ns):         5.000
Sources:            { u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         5.000       3.408      BUFGCTRL_X0Y2   u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X29Y64    u_tdc/u_Coarse_1/count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X32Y65    u_tdc/u_Coarse_1/count_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X32Y65    u_tdc/u_Coarse_1/count_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X32Y65    u_tdc/u_Coarse_1/count_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X32Y66    u_tdc/u_Coarse_1/count_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X32Y66    u_tdc/u_Coarse_1/count_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X32Y66    u_tdc/u_Coarse_1/count_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X32Y63    u_tdc/u_Coarse_1/count_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X29Y64    u_tdc/u_Coarse_1/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X29Y64    u_tdc/u_Coarse_1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X32Y65    u_tdc/u_Coarse_1/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X32Y65    u_tdc/u_Coarse_1/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X32Y65    u_tdc/u_Coarse_1/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X32Y65    u_tdc/u_Coarse_1/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X32Y65    u_tdc/u_Coarse_1/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X32Y65    u_tdc/u_Coarse_1/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X32Y66    u_tdc/u_Coarse_1/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X32Y66    u_tdc/u_Coarse_1/count_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X29Y64    u_tdc/u_Coarse_1/count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X29Y64    u_tdc/u_Coarse_1/count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X32Y65    u_tdc/u_Coarse_1/count_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X32Y65    u_tdc/u_Coarse_1/count_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X32Y65    u_tdc/u_Coarse_1/count_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X32Y65    u_tdc/u_Coarse_1/count_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X32Y65    u_tdc/u_Coarse_1/count_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X32Y65    u_tdc/u_Coarse_1/count_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X32Y66    u_tdc/u_Coarse_1/count_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X32Y66    u_tdc/u_Coarse_1/count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_block_clock_clk_wiz_0_0
  To Clock:  clk_out4_block_clock_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.811ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.811ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@6.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        2.101ns  (logic 0.588ns (27.985%)  route 1.513ns (72.015%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 4.152 - 6.094 ) 
    Source Clock Delay      (SCD):    -2.388ns = ( -1.295 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.632    -1.295    u_tdc/u_Coarse_2/clk
    SLICE_X33Y60         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.348    -0.947 f  u_tdc/u_Coarse_2/count_reg[0]/Q
                         net (fo=3, routed)           0.966     0.019    u_tdc/u_Coarse_2/count[0]
    SLICE_X36Y64         LUT1 (Prop_lut1_I0_O)        0.240     0.259 r  u_tdc/u_Coarse_2/count[0]_i_1/O
                         net (fo=1, routed)           0.547     0.807    u_tdc/u_Coarse_2/p_0_in__0[0]
    SLICE_X33Y60         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      6.094     6.094 r  
    R3                                                0.000     6.094 r  clk_p (IN)
                         net (fo=0)                   0.000     6.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853     1.109 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449     2.559    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     2.636 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.516     4.152    u_tdc/u_Coarse_2/clk
    SLICE_X33Y60         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[0]/C
                         clock pessimism             -0.447     3.705    
                         clock uncertainty           -0.061     3.644    
    SLICE_X33Y60         FDRE (Setup_fdre_C_D)       -0.027     3.617    u_tdc/u_Coarse_2/count_reg[0]
  -------------------------------------------------------------------
                         required time                          3.617    
                         arrival time                          -0.807    
  -------------------------------------------------------------------
                         slack                                  2.811    

Slack (MET) :             2.925ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@6.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        2.046ns  (logic 1.206ns (58.942%)  route 0.840ns (41.058%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.944ns = ( 4.150 - 6.094 ) 
    Source Clock Delay      (SCD):    -2.391ns = ( -1.298 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.475ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.629    -1.298    u_tdc/u_Coarse_2/clk
    SLICE_X31Y64         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y64         FDRE (Prop_fdre_C_Q)         0.379    -0.919 r  u_tdc/u_Coarse_2/count_reg[10]/Q
                         net (fo=2, routed)           0.840    -0.079    u_tdc/u_Coarse_2/count[10]
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     0.483 r  u_tdc/u_Coarse_2/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.483    u_tdc/u_Coarse_2/count_reg[12]_i_1_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     0.748 r  u_tdc/u_Coarse_2/count_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.748    u_tdc/u_Coarse_2/p_0_in__0[14]
    SLICE_X31Y65         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      6.094     6.094 r  
    R3                                                0.000     6.094 r  clk_p (IN)
                         net (fo=0)                   0.000     6.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853     1.109 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449     2.559    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     2.636 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.514     4.150    u_tdc/u_Coarse_2/clk
    SLICE_X31Y65         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[14]/C
                         clock pessimism             -0.475     3.675    
                         clock uncertainty           -0.061     3.614    
    SLICE_X31Y65         FDRE (Setup_fdre_C_D)        0.059     3.673    u_tdc/u_Coarse_2/count_reg[14]
  -------------------------------------------------------------------
                         required time                          3.673    
                         arrival time                          -0.748    
  -------------------------------------------------------------------
                         slack                                  2.925    

Slack (MET) :             2.990ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@6.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        1.981ns  (logic 1.141ns (57.595%)  route 0.840ns (42.405%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.944ns = ( 4.150 - 6.094 ) 
    Source Clock Delay      (SCD):    -2.391ns = ( -1.298 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.475ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.629    -1.298    u_tdc/u_Coarse_2/clk
    SLICE_X31Y64         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y64         FDRE (Prop_fdre_C_Q)         0.379    -0.919 r  u_tdc/u_Coarse_2/count_reg[10]/Q
                         net (fo=2, routed)           0.840    -0.079    u_tdc/u_Coarse_2/count[10]
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     0.483 r  u_tdc/u_Coarse_2/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.483    u_tdc/u_Coarse_2/count_reg[12]_i_1_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     0.683 r  u_tdc/u_Coarse_2/count_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.683    u_tdc/u_Coarse_2/p_0_in__0[15]
    SLICE_X31Y65         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      6.094     6.094 r  
    R3                                                0.000     6.094 r  clk_p (IN)
                         net (fo=0)                   0.000     6.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853     1.109 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449     2.559    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     2.636 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.514     4.150    u_tdc/u_Coarse_2/clk
    SLICE_X31Y65         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[15]/C
                         clock pessimism             -0.475     3.675    
                         clock uncertainty           -0.061     3.614    
    SLICE_X31Y65         FDRE (Setup_fdre_C_D)        0.059     3.673    u_tdc/u_Coarse_2/count_reg[15]
  -------------------------------------------------------------------
                         required time                          3.673    
                         arrival time                          -0.683    
  -------------------------------------------------------------------
                         slack                                  2.990    

Slack (MET) :             3.009ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@6.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        1.962ns  (logic 1.122ns (57.185%)  route 0.840ns (42.815%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.944ns = ( 4.150 - 6.094 ) 
    Source Clock Delay      (SCD):    -2.391ns = ( -1.298 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.475ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.629    -1.298    u_tdc/u_Coarse_2/clk
    SLICE_X31Y64         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y64         FDRE (Prop_fdre_C_Q)         0.379    -0.919 r  u_tdc/u_Coarse_2/count_reg[10]/Q
                         net (fo=2, routed)           0.840    -0.079    u_tdc/u_Coarse_2/count[10]
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     0.483 r  u_tdc/u_Coarse_2/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.483    u_tdc/u_Coarse_2/count_reg[12]_i_1_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     0.664 r  u_tdc/u_Coarse_2/count_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.664    u_tdc/u_Coarse_2/p_0_in__0[13]
    SLICE_X31Y65         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      6.094     6.094 r  
    R3                                                0.000     6.094 r  clk_p (IN)
                         net (fo=0)                   0.000     6.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853     1.109 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449     2.559    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     2.636 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.514     4.150    u_tdc/u_Coarse_2/clk
    SLICE_X31Y65         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[13]/C
                         clock pessimism             -0.475     3.675    
                         clock uncertainty           -0.061     3.614    
    SLICE_X31Y65         FDRE (Setup_fdre_C_D)        0.059     3.673    u_tdc/u_Coarse_2/count_reg[13]
  -------------------------------------------------------------------
                         required time                          3.673    
                         arrival time                          -0.664    
  -------------------------------------------------------------------
                         slack                                  3.009    

Slack (MET) :             3.107ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@6.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        1.847ns  (logic 1.326ns (71.787%)  route 0.521ns (28.213%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.943ns = ( 4.151 - 6.094 ) 
    Source Clock Delay      (SCD):    -2.388ns = ( -1.295 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.632    -1.295    u_tdc/u_Coarse_2/clk
    SLICE_X33Y60         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.348    -0.947 r  u_tdc/u_Coarse_2/count_reg[0]/Q
                         net (fo=3, routed)           0.521    -0.426    u_tdc/u_Coarse_2/count[0]
    SLICE_X31Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.615     0.189 r  u_tdc/u_Coarse_2/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.189    u_tdc/u_Coarse_2/count_reg[4]_i_1_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.287 r  u_tdc/u_Coarse_2/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.287    u_tdc/u_Coarse_2/count_reg[8]_i_1_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     0.552 r  u_tdc/u_Coarse_2/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.552    u_tdc/u_Coarse_2/p_0_in__0[10]
    SLICE_X31Y64         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      6.094     6.094 r  
    R3                                                0.000     6.094 r  clk_p (IN)
                         net (fo=0)                   0.000     6.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853     1.109 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449     2.559    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     2.636 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.515     4.151    u_tdc/u_Coarse_2/clk
    SLICE_X31Y64         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[10]/C
                         clock pessimism             -0.490     3.661    
                         clock uncertainty           -0.061     3.600    
    SLICE_X31Y64         FDRE (Setup_fdre_C_D)        0.059     3.659    u_tdc/u_Coarse_2/count_reg[10]
  -------------------------------------------------------------------
                         required time                          3.659    
                         arrival time                          -0.552    
  -------------------------------------------------------------------
                         slack                                  3.107    

Slack (MET) :             3.112ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@6.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        1.842ns  (logic 1.321ns (71.711%)  route 0.521ns (28.289%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.943ns = ( 4.151 - 6.094 ) 
    Source Clock Delay      (SCD):    -2.388ns = ( -1.295 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.632    -1.295    u_tdc/u_Coarse_2/clk
    SLICE_X33Y60         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.348    -0.947 r  u_tdc/u_Coarse_2/count_reg[0]/Q
                         net (fo=3, routed)           0.521    -0.426    u_tdc/u_Coarse_2/count[0]
    SLICE_X31Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.615     0.189 r  u_tdc/u_Coarse_2/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.189    u_tdc/u_Coarse_2/count_reg[4]_i_1_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.287 r  u_tdc/u_Coarse_2/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.287    u_tdc/u_Coarse_2/count_reg[8]_i_1_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     0.547 r  u_tdc/u_Coarse_2/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.547    u_tdc/u_Coarse_2/p_0_in__0[12]
    SLICE_X31Y64         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      6.094     6.094 r  
    R3                                                0.000     6.094 r  clk_p (IN)
                         net (fo=0)                   0.000     6.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853     1.109 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449     2.559    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     2.636 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.515     4.151    u_tdc/u_Coarse_2/clk
    SLICE_X31Y64         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[12]/C
                         clock pessimism             -0.490     3.661    
                         clock uncertainty           -0.061     3.600    
    SLICE_X31Y64         FDRE (Setup_fdre_C_D)        0.059     3.659    u_tdc/u_Coarse_2/count_reg[12]
  -------------------------------------------------------------------
                         required time                          3.659    
                         arrival time                          -0.547    
  -------------------------------------------------------------------
                         slack                                  3.112    

Slack (MET) :             3.172ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@6.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        1.782ns  (logic 1.261ns (70.758%)  route 0.521ns (29.242%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.943ns = ( 4.151 - 6.094 ) 
    Source Clock Delay      (SCD):    -2.388ns = ( -1.295 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.632    -1.295    u_tdc/u_Coarse_2/clk
    SLICE_X33Y60         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.348    -0.947 r  u_tdc/u_Coarse_2/count_reg[0]/Q
                         net (fo=3, routed)           0.521    -0.426    u_tdc/u_Coarse_2/count[0]
    SLICE_X31Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.615     0.189 r  u_tdc/u_Coarse_2/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.189    u_tdc/u_Coarse_2/count_reg[4]_i_1_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.287 r  u_tdc/u_Coarse_2/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.287    u_tdc/u_Coarse_2/count_reg[8]_i_1_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     0.487 r  u_tdc/u_Coarse_2/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.487    u_tdc/u_Coarse_2/p_0_in__0[11]
    SLICE_X31Y64         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      6.094     6.094 r  
    R3                                                0.000     6.094 r  clk_p (IN)
                         net (fo=0)                   0.000     6.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853     1.109 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449     2.559    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     2.636 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.515     4.151    u_tdc/u_Coarse_2/clk
    SLICE_X31Y64         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[11]/C
                         clock pessimism             -0.490     3.661    
                         clock uncertainty           -0.061     3.600    
    SLICE_X31Y64         FDRE (Setup_fdre_C_D)        0.059     3.659    u_tdc/u_Coarse_2/count_reg[11]
  -------------------------------------------------------------------
                         required time                          3.659    
                         arrival time                          -0.487    
  -------------------------------------------------------------------
                         slack                                  3.172    

Slack (MET) :             3.191ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@6.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        1.763ns  (logic 1.242ns (70.443%)  route 0.521ns (29.557%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.943ns = ( 4.151 - 6.094 ) 
    Source Clock Delay      (SCD):    -2.388ns = ( -1.295 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.632    -1.295    u_tdc/u_Coarse_2/clk
    SLICE_X33Y60         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.348    -0.947 r  u_tdc/u_Coarse_2/count_reg[0]/Q
                         net (fo=3, routed)           0.521    -0.426    u_tdc/u_Coarse_2/count[0]
    SLICE_X31Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.615     0.189 r  u_tdc/u_Coarse_2/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.189    u_tdc/u_Coarse_2/count_reg[4]_i_1_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.287 r  u_tdc/u_Coarse_2/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.287    u_tdc/u_Coarse_2/count_reg[8]_i_1_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     0.468 r  u_tdc/u_Coarse_2/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.468    u_tdc/u_Coarse_2/p_0_in__0[9]
    SLICE_X31Y64         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      6.094     6.094 r  
    R3                                                0.000     6.094 r  clk_p (IN)
                         net (fo=0)                   0.000     6.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853     1.109 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449     2.559    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     2.636 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.515     4.151    u_tdc/u_Coarse_2/clk
    SLICE_X31Y64         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[9]/C
                         clock pessimism             -0.490     3.661    
                         clock uncertainty           -0.061     3.600    
    SLICE_X31Y64         FDRE (Setup_fdre_C_D)        0.059     3.659    u_tdc/u_Coarse_2/count_reg[9]
  -------------------------------------------------------------------
                         required time                          3.659    
                         arrival time                          -0.468    
  -------------------------------------------------------------------
                         slack                                  3.191    

Slack (MET) :             3.206ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@6.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        1.749ns  (logic 1.228ns (70.207%)  route 0.521ns (29.793%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 4.152 - 6.094 ) 
    Source Clock Delay      (SCD):    -2.388ns = ( -1.295 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.632    -1.295    u_tdc/u_Coarse_2/clk
    SLICE_X33Y60         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.348    -0.947 r  u_tdc/u_Coarse_2/count_reg[0]/Q
                         net (fo=3, routed)           0.521    -0.426    u_tdc/u_Coarse_2/count[0]
    SLICE_X31Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.615     0.189 r  u_tdc/u_Coarse_2/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.189    u_tdc/u_Coarse_2/count_reg[4]_i_1_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     0.454 r  u_tdc/u_Coarse_2/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.454    u_tdc/u_Coarse_2/p_0_in__0[6]
    SLICE_X31Y63         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      6.094     6.094 r  
    R3                                                0.000     6.094 r  clk_p (IN)
                         net (fo=0)                   0.000     6.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853     1.109 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449     2.559    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     2.636 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.516     4.152    u_tdc/u_Coarse_2/clk
    SLICE_X31Y63         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[6]/C
                         clock pessimism             -0.490     3.662    
                         clock uncertainty           -0.061     3.601    
    SLICE_X31Y63         FDRE (Setup_fdre_C_D)        0.059     3.660    u_tdc/u_Coarse_2/count_reg[6]
  -------------------------------------------------------------------
                         required time                          3.660    
                         arrival time                          -0.454    
  -------------------------------------------------------------------
                         slack                                  3.206    

Slack (MET) :             3.211ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@6.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        1.744ns  (logic 1.223ns (70.121%)  route 0.521ns (29.879%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 4.152 - 6.094 ) 
    Source Clock Delay      (SCD):    -2.388ns = ( -1.295 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.632    -1.295    u_tdc/u_Coarse_2/clk
    SLICE_X33Y60         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.348    -0.947 r  u_tdc/u_Coarse_2/count_reg[0]/Q
                         net (fo=3, routed)           0.521    -0.426    u_tdc/u_Coarse_2/count[0]
    SLICE_X31Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.615     0.189 r  u_tdc/u_Coarse_2/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.189    u_tdc/u_Coarse_2/count_reg[4]_i_1_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     0.449 r  u_tdc/u_Coarse_2/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.449    u_tdc/u_Coarse_2/p_0_in__0[8]
    SLICE_X31Y63         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      6.094     6.094 r  
    R3                                                0.000     6.094 r  clk_p (IN)
                         net (fo=0)                   0.000     6.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853     1.109 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449     2.559    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     2.636 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.516     4.152    u_tdc/u_Coarse_2/clk
    SLICE_X31Y63         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[8]/C
                         clock pessimism             -0.490     3.662    
                         clock uncertainty           -0.061     3.601    
    SLICE_X31Y63         FDRE (Setup_fdre_C_D)        0.059     3.660    u_tdc/u_Coarse_2/count_reg[8]
  -------------------------------------------------------------------
                         required time                          3.660    
                         arrival time                          -0.449    
  -------------------------------------------------------------------
                         slack                                  3.211    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.096%)  route 0.125ns (46.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns = ( 0.748 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.421ns = ( 0.673 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.683     0.673    u_tdc/u_Coarse_2/clk
    SLICE_X31Y62         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE (Prop_fdre_C_Q)         0.141     0.814 r  u_tdc/u_Coarse_2/count_reg[2]/Q
                         net (fo=2, routed)           0.125     0.938    u_tdc/u_Coarse_2/count[2]
    SLICE_X33Y62         FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.957     0.748    u_tdc/u_Coarse_2/clk
    SLICE_X33Y62         FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[2]/C
                         clock pessimism             -0.039     0.709    
    SLICE_X33Y62         FDRE (Hold_fdre_C_D)         0.070     0.779    u_tdc/u_Coarse_2/stored_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.779    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.997%)  route 0.172ns (55.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns = ( 0.748 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.422ns = ( 0.672 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.682     0.672    u_tdc/u_Coarse_2/clk
    SLICE_X31Y63         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.141     0.813 r  u_tdc/u_Coarse_2/count_reg[7]/Q
                         net (fo=2, routed)           0.172     0.985    u_tdc/u_Coarse_2/count[7]
    SLICE_X34Y62         FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.957     0.748    u_tdc/u_Coarse_2/clk
    SLICE_X34Y62         FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[7]/C
                         clock pessimism             -0.039     0.709    
    SLICE_X34Y62         FDRE (Hold_fdre_C_D)         0.078     0.787    u_tdc/u_Coarse_2/stored_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.835%)  route 0.173ns (55.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns = ( 0.748 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.421ns = ( 0.673 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.683     0.673    u_tdc/u_Coarse_2/clk
    SLICE_X31Y62         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE (Prop_fdre_C_Q)         0.141     0.814 r  u_tdc/u_Coarse_2/count_reg[4]/Q
                         net (fo=2, routed)           0.173     0.987    u_tdc/u_Coarse_2/count[4]
    SLICE_X34Y62         FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.957     0.748    u_tdc/u_Coarse_2/clk
    SLICE_X34Y62         FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[4]/C
                         clock pessimism             -0.039     0.709    
    SLICE_X34Y62         FDRE (Hold_fdre_C_D)         0.075     0.784    u_tdc/u_Coarse_2/stored_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.784    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.725%)  route 0.181ns (56.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns = ( 0.748 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.422ns = ( 0.672 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.682     0.672    u_tdc/u_Coarse_2/clk
    SLICE_X31Y63         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.141     0.813 r  u_tdc/u_Coarse_2/count_reg[6]/Q
                         net (fo=2, routed)           0.181     0.994    u_tdc/u_Coarse_2/count[6]
    SLICE_X33Y62         FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.957     0.748    u_tdc/u_Coarse_2/clk
    SLICE_X33Y62         FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[6]/C
                         clock pessimism             -0.039     0.709    
    SLICE_X33Y62         FDRE (Hold_fdre_C_D)         0.070     0.779    u_tdc/u_Coarse_2/stored_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.779    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.328%)  route 0.115ns (31.672%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns = ( 0.748 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.422ns = ( 0.672 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.682     0.672    u_tdc/u_Coarse_2/clk
    SLICE_X31Y64         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y64         FDRE (Prop_fdre_C_Q)         0.141     0.813 r  u_tdc/u_Coarse_2/count_reg[12]/Q
                         net (fo=2, routed)           0.115     0.928    u_tdc/u_Coarse_2/count[12]
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.036 r  u_tdc/u_Coarse_2/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.036    u_tdc/u_Coarse_2/p_0_in__0[12]
    SLICE_X31Y64         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.957     0.748    u_tdc/u_Coarse_2/clk
    SLICE_X31Y64         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[12]/C
                         clock pessimism             -0.076     0.672    
    SLICE_X31Y64         FDRE (Hold_fdre_C_D)         0.105     0.777    u_tdc/u_Coarse_2/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           1.036    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns = ( 0.749 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.421ns = ( 0.673 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.683     0.673    u_tdc/u_Coarse_2/clk
    SLICE_X31Y62         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE (Prop_fdre_C_Q)         0.141     0.814 r  u_tdc/u_Coarse_2/count_reg[4]/Q
                         net (fo=2, routed)           0.118     0.932    u_tdc/u_Coarse_2/count[4]
    SLICE_X31Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.040 r  u_tdc/u_Coarse_2/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.040    u_tdc/u_Coarse_2/p_0_in__0[4]
    SLICE_X31Y62         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.958     0.749    u_tdc/u_Coarse_2/clk
    SLICE_X31Y62         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[4]/C
                         clock pessimism             -0.076     0.673    
    SLICE_X31Y62         FDRE (Hold_fdre_C_D)         0.105     0.778    u_tdc/u_Coarse_2/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.778    
                         arrival time                           1.040    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.804%)  route 0.118ns (32.196%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns = ( 0.748 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.422ns = ( 0.672 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.682     0.672    u_tdc/u_Coarse_2/clk
    SLICE_X31Y63         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.141     0.813 r  u_tdc/u_Coarse_2/count_reg[8]/Q
                         net (fo=2, routed)           0.118     0.931    u_tdc/u_Coarse_2/count[8]
    SLICE_X31Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.039 r  u_tdc/u_Coarse_2/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.039    u_tdc/u_Coarse_2/p_0_in__0[8]
    SLICE_X31Y63         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.957     0.748    u_tdc/u_Coarse_2/clk
    SLICE_X31Y63         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[8]/C
                         clock pessimism             -0.076     0.672    
    SLICE_X31Y63         FDRE (Hold_fdre_C_D)         0.105     0.777    u_tdc/u_Coarse_2/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           1.039    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        0.368ns  (logic 0.256ns (69.474%)  route 0.112ns (30.526%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns = ( 0.748 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.422ns = ( 0.672 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.682     0.672    u_tdc/u_Coarse_2/clk
    SLICE_X31Y64         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y64         FDRE (Prop_fdre_C_Q)         0.141     0.813 r  u_tdc/u_Coarse_2/count_reg[9]/Q
                         net (fo=2, routed)           0.112     0.925    u_tdc/u_Coarse_2/count[9]
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.040 r  u_tdc/u_Coarse_2/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.040    u_tdc/u_Coarse_2/p_0_in__0[9]
    SLICE_X31Y64         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.957     0.748    u_tdc/u_Coarse_2/clk
    SLICE_X31Y64         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[9]/C
                         clock pessimism             -0.076     0.672    
    SLICE_X31Y64         FDRE (Hold_fdre_C_D)         0.105     0.777    u_tdc/u_Coarse_2/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           1.040    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.598%)  route 0.234ns (62.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns = ( 0.750 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.422ns = ( 0.672 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.682     0.672    u_tdc/u_Coarse_2/clk
    SLICE_X31Y63         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.141     0.813 r  u_tdc/u_Coarse_2/count_reg[8]/Q
                         net (fo=2, routed)           0.234     1.047    u_tdc/u_Coarse_2/count[8]
    SLICE_X34Y61         FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.959     0.750    u_tdc/u_Coarse_2/clk
    SLICE_X34Y61         FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[8]/C
                         clock pessimism             -0.039     0.711    
    SLICE_X34Y61         FDRE (Hold_fdre_C_D)         0.070     0.781    u_tdc/u_Coarse_2/stored_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.781    
                         arrival time                           1.047    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.959%)  route 0.115ns (31.041%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns = ( 0.748 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.422ns = ( 0.672 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.682     0.672    u_tdc/u_Coarse_2/clk
    SLICE_X31Y63         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.141     0.813 r  u_tdc/u_Coarse_2/count_reg[5]/Q
                         net (fo=2, routed)           0.115     0.928    u_tdc/u_Coarse_2/count[5]
    SLICE_X31Y63         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.043 r  u_tdc/u_Coarse_2/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.043    u_tdc/u_Coarse_2/p_0_in__0[5]
    SLICE_X31Y63         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.957     0.748    u_tdc/u_Coarse_2/clk
    SLICE_X31Y63         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[5]/C
                         clock pessimism             -0.076     0.672    
    SLICE_X31Y63         FDRE (Hold_fdre_C_D)         0.105     0.777    u_tdc/u_Coarse_2/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           1.043    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_block_clock_clk_wiz_0_0
Waveform(ns):       { 1.094 3.594 }
Period(ns):         5.000
Sources:            { u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         5.000       3.408      BUFGCTRL_X0Y4   u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X33Y60    u_tdc/u_Coarse_2/count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X31Y64    u_tdc/u_Coarse_2/count_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X31Y64    u_tdc/u_Coarse_2/count_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X31Y64    u_tdc/u_Coarse_2/count_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X31Y65    u_tdc/u_Coarse_2/count_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X31Y65    u_tdc/u_Coarse_2/count_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X31Y65    u_tdc/u_Coarse_2/count_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X31Y62    u_tdc/u_Coarse_2/count_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X33Y60    u_tdc/u_Coarse_2/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X33Y60    u_tdc/u_Coarse_2/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X31Y64    u_tdc/u_Coarse_2/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X31Y64    u_tdc/u_Coarse_2/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X31Y64    u_tdc/u_Coarse_2/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X31Y64    u_tdc/u_Coarse_2/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X31Y64    u_tdc/u_Coarse_2/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X31Y64    u_tdc/u_Coarse_2/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X31Y65    u_tdc/u_Coarse_2/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X31Y65    u_tdc/u_Coarse_2/count_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X33Y60    u_tdc/u_Coarse_2/count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X33Y60    u_tdc/u_Coarse_2/count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X31Y64    u_tdc/u_Coarse_2/count_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X31Y64    u_tdc/u_Coarse_2/count_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X31Y64    u_tdc/u_Coarse_2/count_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X31Y64    u_tdc/u_Coarse_2/count_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X31Y64    u_tdc/u_Coarse_2/count_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X31Y64    u_tdc/u_Coarse_2/count_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X31Y65    u_tdc/u_Coarse_2/count_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X31Y65    u_tdc/u_Coarse_2/count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_block_clock_clk_wiz_0_0
  To Clock:  clk_out_block_clock_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      134.156ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             134.156ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.639ns  (logic 0.484ns (29.531%)  route 1.155ns (70.469%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.187ns = ( 134.063 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.640ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.381    -2.640    clkWizard
    SLICE_X82Y146        FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.379    -2.261 r  counter_reg[3]/Q
                         net (fo=4, routed)           0.718    -1.543    counter_reg[3]
    SLICE_X82Y146        LUT5 (Prop_lut5_I3_O)        0.105    -1.438 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.437    -1.001    TOP_COUNTER
    SLICE_X82Y146        FDRE                                         r  counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.271   134.063    clkWizard
    SLICE_X82Y146        FDRE                                         r  counter_reg[0]/C
                         clock pessimism             -0.453   133.610    
                         clock uncertainty           -0.103   133.507    
    SLICE_X82Y146        FDRE (Setup_fdre_C_R)       -0.352   133.155    counter_reg[0]
  -------------------------------------------------------------------
                         required time                        133.156    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                134.156    

Slack (MET) :             134.156ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.639ns  (logic 0.484ns (29.531%)  route 1.155ns (70.469%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.187ns = ( 134.063 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.640ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.381    -2.640    clkWizard
    SLICE_X82Y146        FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.379    -2.261 r  counter_reg[3]/Q
                         net (fo=4, routed)           0.718    -1.543    counter_reg[3]
    SLICE_X82Y146        LUT5 (Prop_lut5_I3_O)        0.105    -1.438 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.437    -1.001    TOP_COUNTER
    SLICE_X82Y146        FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.271   134.063    clkWizard
    SLICE_X82Y146        FDRE                                         r  counter_reg[1]/C
                         clock pessimism             -0.453   133.610    
                         clock uncertainty           -0.103   133.507    
    SLICE_X82Y146        FDRE (Setup_fdre_C_R)       -0.352   133.155    counter_reg[1]
  -------------------------------------------------------------------
                         required time                        133.156    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                134.156    

Slack (MET) :             134.156ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.639ns  (logic 0.484ns (29.531%)  route 1.155ns (70.469%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.187ns = ( 134.063 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.640ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.381    -2.640    clkWizard
    SLICE_X82Y146        FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.379    -2.261 r  counter_reg[3]/Q
                         net (fo=4, routed)           0.718    -1.543    counter_reg[3]
    SLICE_X82Y146        LUT5 (Prop_lut5_I3_O)        0.105    -1.438 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.437    -1.001    TOP_COUNTER
    SLICE_X82Y146        FDRE                                         r  counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.271   134.063    clkWizard
    SLICE_X82Y146        FDRE                                         r  counter_reg[2]/C
                         clock pessimism             -0.453   133.610    
                         clock uncertainty           -0.103   133.507    
    SLICE_X82Y146        FDRE (Setup_fdre_C_R)       -0.352   133.155    counter_reg[2]
  -------------------------------------------------------------------
                         required time                        133.156    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                134.156    

Slack (MET) :             134.156ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.639ns  (logic 0.484ns (29.531%)  route 1.155ns (70.469%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.187ns = ( 134.063 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.640ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.381    -2.640    clkWizard
    SLICE_X82Y146        FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.379    -2.261 r  counter_reg[3]/Q
                         net (fo=4, routed)           0.718    -1.543    counter_reg[3]
    SLICE_X82Y146        LUT5 (Prop_lut5_I3_O)        0.105    -1.438 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.437    -1.001    TOP_COUNTER
    SLICE_X82Y146        FDRE                                         r  counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.271   134.063    clkWizard
    SLICE_X82Y146        FDRE                                         r  counter_reg[3]/C
                         clock pessimism             -0.453   133.610    
                         clock uncertainty           -0.103   133.507    
    SLICE_X82Y146        FDRE (Setup_fdre_C_R)       -0.352   133.155    counter_reg[3]
  -------------------------------------------------------------------
                         required time                        133.156    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                134.156    

Slack (MET) :             134.156ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.639ns  (logic 0.484ns (29.531%)  route 1.155ns (70.469%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.187ns = ( 134.063 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.640ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.381    -2.640    clkWizard
    SLICE_X82Y146        FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.379    -2.261 r  counter_reg[3]/Q
                         net (fo=4, routed)           0.718    -1.543    counter_reg[3]
    SLICE_X82Y146        LUT5 (Prop_lut5_I3_O)        0.105    -1.438 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.437    -1.001    TOP_COUNTER
    SLICE_X82Y146        FDRE                                         r  counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.271   134.063    clkWizard
    SLICE_X82Y146        FDRE                                         r  counter_reg[4]/C
                         clock pessimism             -0.453   133.610    
                         clock uncertainty           -0.103   133.507    
    SLICE_X82Y146        FDRE (Setup_fdre_C_R)       -0.352   133.155    counter_reg[4]
  -------------------------------------------------------------------
                         required time                        133.156    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                134.156    

Slack (MET) :             134.742ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            uart_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.411ns  (logic 0.587ns (41.609%)  route 0.824ns (58.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.187ns = ( 134.063 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.640ns
    Clock Pessimism Removal (CPR):    -0.477ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.381    -2.640    clkWizard
    SLICE_X82Y146        FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.348    -2.292 r  counter_reg[4]/Q
                         net (fo=3, routed)           0.824    -1.468    counter_reg[4]
    SLICE_X83Y146        LUT6 (Prop_lut6_I0_O)        0.239    -1.229 r  uart_clk_i_1/O
                         net (fo=1, routed)           0.000    -1.229    uart_clk_i_1_n_0
    SLICE_X83Y146        FDRE                                         r  uart_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.271   134.063    clkWizard
    SLICE_X83Y146        FDRE                                         r  uart_clk_reg/C
                         clock pessimism             -0.477   133.586    
                         clock uncertainty           -0.103   133.483    
    SLICE_X83Y146        FDRE (Setup_fdre_C_D)        0.030   133.513    uart_clk_reg
  -------------------------------------------------------------------
                         required time                        133.513    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                134.742    

Slack (MET) :             134.899ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.317ns  (logic 0.600ns (45.555%)  route 0.717ns (54.445%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.187ns = ( 134.063 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.640ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.381    -2.640    clkWizard
    SLICE_X82Y146        FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.348    -2.292 r  counter_reg[2]/Q
                         net (fo=5, routed)           0.717    -1.574    counter_reg[2]
    SLICE_X82Y146        LUT3 (Prop_lut3_I2_O)        0.252    -1.322 r  counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -1.322    counter[2]_i_1_n_0
    SLICE_X82Y146        FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.271   134.063    clkWizard
    SLICE_X82Y146        FDRE                                         r  counter_reg[2]/C
                         clock pessimism             -0.453   133.610    
                         clock uncertainty           -0.103   133.507    
    SLICE_X82Y146        FDRE (Setup_fdre_C_D)        0.069   133.576    counter_reg[2]
  -------------------------------------------------------------------
                         required time                        133.576    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                134.899    

Slack (MET) :             134.951ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.226ns  (logic 0.484ns (39.484%)  route 0.742ns (60.516%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.187ns = ( 134.063 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.640ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.381    -2.640    clkWizard
    SLICE_X82Y146        FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.379    -2.261 r  counter_reg[0]/Q
                         net (fo=7, routed)           0.742    -1.519    counter_reg[0]
    SLICE_X82Y146        LUT2 (Prop_lut2_I0_O)        0.105    -1.414 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -1.414    counter[1]_i_1_n_0
    SLICE_X82Y146        FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.271   134.063    clkWizard
    SLICE_X82Y146        FDRE                                         r  counter_reg[1]/C
                         clock pessimism             -0.453   133.610    
                         clock uncertainty           -0.103   133.507    
    SLICE_X82Y146        FDRE (Setup_fdre_C_D)        0.030   133.537    counter_reg[1]
  -------------------------------------------------------------------
                         required time                        133.537    
                         arrival time                           1.414    
  -------------------------------------------------------------------
                         slack                                134.951    

Slack (MET) :             134.961ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.218ns  (logic 0.484ns (39.737%)  route 0.734ns (60.263%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.187ns = ( 134.063 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.640ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.381    -2.640    clkWizard
    SLICE_X82Y146        FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.379    -2.261 r  counter_reg[0]/Q
                         net (fo=7, routed)           0.734    -1.527    counter_reg[0]
    SLICE_X82Y146        LUT4 (Prop_lut4_I0_O)        0.105    -1.422 r  counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -1.422    counter[3]_i_1_n_0
    SLICE_X82Y146        FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.271   134.063    clkWizard
    SLICE_X82Y146        FDRE                                         r  counter_reg[3]/C
                         clock pessimism             -0.453   133.610    
                         clock uncertainty           -0.103   133.507    
    SLICE_X82Y146        FDRE (Setup_fdre_C_D)        0.032   133.539    counter_reg[3]
  -------------------------------------------------------------------
                         required time                        133.540    
                         arrival time                           1.422    
  -------------------------------------------------------------------
                         slack                                134.961    

Slack (MET) :             134.978ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.238ns  (logic 0.608ns (49.115%)  route 0.630ns (50.885%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.187ns = ( 134.063 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.640ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.381    -2.640    clkWizard
    SLICE_X82Y146        FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.348    -2.292 r  counter_reg[4]/Q
                         net (fo=3, routed)           0.630    -1.662    counter_reg[4]
    SLICE_X82Y146        LUT5 (Prop_lut5_I4_O)        0.260    -1.402 r  counter[4]_i_2/O
                         net (fo=1, routed)           0.000    -1.402    counter[4]_i_2_n_0
    SLICE_X82Y146        FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.271   134.063    clkWizard
    SLICE_X82Y146        FDRE                                         r  counter_reg[4]/C
                         clock pessimism             -0.453   133.610    
                         clock uncertainty           -0.103   133.507    
    SLICE_X82Y146        FDRE (Setup_fdre_C_D)        0.069   133.576    counter_reg[4]
  -------------------------------------------------------------------
                         required time                        133.576    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                134.978    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            uart_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.797%)  route 0.084ns (31.203%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.468ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.565    -0.540    clkWizard
    SLICE_X82Y146        FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  counter_reg[0]/Q
                         net (fo=7, routed)           0.084    -0.314    counter_reg[0]
    SLICE_X83Y146        LUT6 (Prop_lut6_I4_O)        0.045    -0.269 r  uart_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.269    uart_clk_i_1_n_0
    SLICE_X83Y146        FDRE                                         r  uart_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.835    -0.468    clkWizard
    SLICE_X83Y146        FDRE                                         r  uart_clk_reg/C
                         clock pessimism             -0.059    -0.527    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)         0.091    -0.436    uart_clk_reg
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.184ns (48.759%)  route 0.193ns (51.241%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.468ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.565    -0.540    clkWizard
    SLICE_X82Y146        FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  counter_reg[1]/Q
                         net (fo=6, routed)           0.193    -0.205    counter_reg[1]
    SLICE_X82Y146        LUT5 (Prop_lut5_I1_O)        0.043    -0.162 r  counter[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.162    counter[4]_i_2_n_0
    SLICE_X82Y146        FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.835    -0.468    clkWizard
    SLICE_X82Y146        FDRE                                         r  counter_reg[4]/C
                         clock pessimism             -0.072    -0.540    
    SLICE_X82Y146        FDRE (Hold_fdre_C_D)         0.107    -0.433    counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.183ns (47.959%)  route 0.199ns (52.041%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.468ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.565    -0.540    clkWizard
    SLICE_X82Y146        FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  counter_reg[1]/Q
                         net (fo=6, routed)           0.199    -0.200    counter_reg[1]
    SLICE_X82Y146        LUT3 (Prop_lut3_I0_O)        0.042    -0.158 r  counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.158    counter[2]_i_1_n_0
    SLICE_X82Y146        FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.835    -0.468    clkWizard
    SLICE_X82Y146        FDRE                                         r  counter_reg[2]/C
                         clock pessimism             -0.072    -0.540    
    SLICE_X82Y146        FDRE (Hold_fdre_C_D)         0.107    -0.433    counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.029%)  route 0.193ns (50.971%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.468ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.565    -0.540    clkWizard
    SLICE_X82Y146        FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  counter_reg[1]/Q
                         net (fo=6, routed)           0.193    -0.205    counter_reg[1]
    SLICE_X82Y146        LUT4 (Prop_lut4_I1_O)        0.045    -0.160 r  counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.160    counter[3]_i_1_n_0
    SLICE_X82Y146        FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.835    -0.468    clkWizard
    SLICE_X82Y146        FDRE                                         r  counter_reg[3]/C
                         clock pessimism             -0.072    -0.540    
    SLICE_X82Y146        FDRE (Hold_fdre_C_D)         0.092    -0.448    counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.365%)  route 0.199ns (51.635%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.468ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.565    -0.540    clkWizard
    SLICE_X82Y146        FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  counter_reg[1]/Q
                         net (fo=6, routed)           0.199    -0.200    counter_reg[1]
    SLICE_X82Y146        LUT2 (Prop_lut2_I1_O)        0.045    -0.155 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.155    counter[1]_i_1_n_0
    SLICE_X82Y146        FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.835    -0.468    clkWizard
    SLICE_X82Y146        FDRE                                         r  counter_reg[1]/C
                         clock pessimism             -0.072    -0.540    
    SLICE_X82Y146        FDRE (Hold_fdre_C_D)         0.091    -0.449    counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.186ns (41.856%)  route 0.258ns (58.144%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.468ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.565    -0.540    clkWizard
    SLICE_X82Y146        FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.399 f  counter_reg[0]/Q
                         net (fo=7, routed)           0.258    -0.140    counter_reg[0]
    SLICE_X82Y146        LUT1 (Prop_lut1_I0_O)        0.045    -0.095 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.095    counter[0]_i_1_n_0
    SLICE_X82Y146        FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.835    -0.468    clkWizard
    SLICE_X82Y146        FDRE                                         r  counter_reg[0]/C
                         clock pessimism             -0.072    -0.540    
    SLICE_X82Y146        FDRE (Hold_fdre_C_D)         0.092    -0.448    counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.226ns (43.806%)  route 0.290ns (56.194%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.468ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.565    -0.540    clkWizard
    SLICE_X82Y146        FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.128    -0.412 r  counter_reg[4]/Q
                         net (fo=3, routed)           0.112    -0.300    counter_reg[4]
    SLICE_X82Y146        LUT5 (Prop_lut5_I4_O)        0.098    -0.202 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.178    -0.024    TOP_COUNTER
    SLICE_X82Y146        FDRE                                         r  counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.835    -0.468    clkWizard
    SLICE_X82Y146        FDRE                                         r  counter_reg[0]/C
                         clock pessimism             -0.072    -0.540    
    SLICE_X82Y146        FDRE (Hold_fdre_C_R)        -0.018    -0.558    counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.226ns (43.806%)  route 0.290ns (56.194%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.468ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.565    -0.540    clkWizard
    SLICE_X82Y146        FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.128    -0.412 r  counter_reg[4]/Q
                         net (fo=3, routed)           0.112    -0.300    counter_reg[4]
    SLICE_X82Y146        LUT5 (Prop_lut5_I4_O)        0.098    -0.202 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.178    -0.024    TOP_COUNTER
    SLICE_X82Y146        FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.835    -0.468    clkWizard
    SLICE_X82Y146        FDRE                                         r  counter_reg[1]/C
                         clock pessimism             -0.072    -0.540    
    SLICE_X82Y146        FDRE (Hold_fdre_C_R)        -0.018    -0.558    counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.226ns (43.806%)  route 0.290ns (56.194%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.468ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.565    -0.540    clkWizard
    SLICE_X82Y146        FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.128    -0.412 r  counter_reg[4]/Q
                         net (fo=3, routed)           0.112    -0.300    counter_reg[4]
    SLICE_X82Y146        LUT5 (Prop_lut5_I4_O)        0.098    -0.202 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.178    -0.024    TOP_COUNTER
    SLICE_X82Y146        FDRE                                         r  counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.835    -0.468    clkWizard
    SLICE_X82Y146        FDRE                                         r  counter_reg[2]/C
                         clock pessimism             -0.072    -0.540    
    SLICE_X82Y146        FDRE (Hold_fdre_C_R)        -0.018    -0.558    counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.226ns (43.806%)  route 0.290ns (56.194%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.468ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.565    -0.540    clkWizard
    SLICE_X82Y146        FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.128    -0.412 r  counter_reg[4]/Q
                         net (fo=3, routed)           0.112    -0.300    counter_reg[4]
    SLICE_X82Y146        LUT5 (Prop_lut5_I4_O)        0.098    -0.202 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.178    -0.024    TOP_COUNTER
    SLICE_X82Y146        FDRE                                         r  counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.835    -0.468    clkWizard
    SLICE_X82Y146        FDRE                                         r  counter_reg[3]/C
                         clock pessimism             -0.072    -0.540    
    SLICE_X82Y146        FDRE (Hold_fdre_C_R)        -0.018    -0.558    counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.534    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_block_clock_clk_wiz_0_0
Waveform(ns):       { 0.000 68.125 }
Period(ns):         136.250
Sources:            { u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         136.250     134.658    BUFGCTRL_X0Y1   u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         136.250     135.001    PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         136.250     135.250    SLICE_X82Y146   counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         136.250     135.250    SLICE_X82Y146   counter_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         136.250     135.250    SLICE_X82Y146   counter_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         136.250     135.250    SLICE_X82Y146   counter_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         136.250     135.250    SLICE_X82Y146   counter_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         136.250     135.250    SLICE_X9Y58     mem_buffer_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         136.250     135.250    SLICE_X8Y59     mem_buffer_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         136.250     135.250    SLICE_X8Y58     mem_buffer_reg[11]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       136.250     23.750     PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X82Y146   counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X82Y146   counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X82Y146   counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X82Y146   counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X82Y146   counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X82Y146   counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X82Y146   counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X82Y146   counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X82Y146   counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X82Y146   counter_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X82Y146   counter_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X82Y146   counter_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X82Y146   counter_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X82Y146   counter_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X82Y146   counter_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X82Y146   counter_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X82Y146   counter_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X82Y146   counter_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X82Y146   counter_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X82Y146   counter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_block_clock_clk_wiz_0_0
  To Clock:  clkfbout_block_clock_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_block_clock_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y5   u_clk/block_clock_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_block_clock_clk_wiz_0_0
  To Clock:  clk_out2_block_clock_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.431ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.375ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        3.920ns  (logic 2.099ns (53.552%)  route 1.821ns (46.448%))
  Logic Levels:           8  (CARRY4=6 LUT4=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.944ns = ( 3.056 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.393ns = ( -1.768 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.627    -1.768    u_tdc/u_Coarse_1/clk
    SLICE_X36Y63         FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y63         FDRE (Prop_fdre_C_Q)         0.433    -1.335 r  u_tdc/u_Coarse_1/stored_reg[0]/Q
                         net (fo=7, routed)           0.855    -0.480    u_tdc/CoarseStamp_1[0]
    SLICE_X30Y66         LUT4 (Prop_lut4_I0_O)        0.105    -0.375 r  u_tdc/u_merge_i_62/O
                         net (fo=1, routed)           0.000    -0.375    u_tdc/u_merge_i_62_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.065 r  u_tdc/u_merge_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.065    u_tdc/u_merge_i_35_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.163 r  u_tdc/u_merge_i_24/CO[3]
                         net (fo=3, routed)           0.965     1.128    u_tdc/CoarseStamp_final2
    SLICE_X30Y62         LUT4 (Prop_lut4_I1_O)        0.105     1.233 r  u_tdc/u_merge_i_21/O
                         net (fo=1, routed)           0.000     1.233    u_tdc/u_merge_i_21_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.690 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.690    u_tdc/u_merge_i_5_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.788 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.788    u_tdc/u_merge_i_4_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.886 r  u_tdc/u_merge_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.886    u_tdc/u_merge_i_3_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     2.151 r  u_tdc/u_merge_i_2/O[1]
                         net (fo=1, routed)           0.000     2.151    u_tdc/u_merge/Coarse[13]
    SLICE_X30Y65         FDRE                                         r  u_tdc/u_merge/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.514     3.056    u_tdc/u_merge/clk
    SLICE_X30Y65         FDRE                                         r  u_tdc/u_merge/out_reg[29]/C
                         clock pessimism             -0.639     2.417    
                         clock uncertainty           -0.181     2.236    
    SLICE_X30Y65         FDRE (Setup_fdre_C_D)        0.059     2.295    u_tdc/u_merge/out_reg[29]
  -------------------------------------------------------------------
                         required time                          2.295    
                         arrival time                          -2.151    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.149ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.375ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        3.915ns  (logic 2.094ns (53.493%)  route 1.821ns (46.507%))
  Logic Levels:           8  (CARRY4=6 LUT4=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.944ns = ( 3.056 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.393ns = ( -1.768 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.627    -1.768    u_tdc/u_Coarse_1/clk
    SLICE_X36Y63         FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y63         FDRE (Prop_fdre_C_Q)         0.433    -1.335 r  u_tdc/u_Coarse_1/stored_reg[0]/Q
                         net (fo=7, routed)           0.855    -0.480    u_tdc/CoarseStamp_1[0]
    SLICE_X30Y66         LUT4 (Prop_lut4_I0_O)        0.105    -0.375 r  u_tdc/u_merge_i_62/O
                         net (fo=1, routed)           0.000    -0.375    u_tdc/u_merge_i_62_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.065 r  u_tdc/u_merge_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.065    u_tdc/u_merge_i_35_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.163 r  u_tdc/u_merge_i_24/CO[3]
                         net (fo=3, routed)           0.965     1.128    u_tdc/CoarseStamp_final2
    SLICE_X30Y62         LUT4 (Prop_lut4_I1_O)        0.105     1.233 r  u_tdc/u_merge_i_21/O
                         net (fo=1, routed)           0.000     1.233    u_tdc/u_merge_i_21_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.690 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.690    u_tdc/u_merge_i_5_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.788 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.788    u_tdc/u_merge_i_4_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.886 r  u_tdc/u_merge_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.886    u_tdc/u_merge_i_3_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     2.146 r  u_tdc/u_merge_i_2/O[3]
                         net (fo=1, routed)           0.000     2.146    u_tdc/u_merge/Coarse[15]
    SLICE_X30Y65         FDRE                                         r  u_tdc/u_merge/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.514     3.056    u_tdc/u_merge/clk
    SLICE_X30Y65         FDRE                                         r  u_tdc/u_merge/out_reg[31]/C
                         clock pessimism             -0.639     2.417    
                         clock uncertainty           -0.181     2.236    
    SLICE_X30Y65         FDRE (Setup_fdre_C_D)        0.059     2.295    u_tdc/u_merge/out_reg[31]
  -------------------------------------------------------------------
                         required time                          2.295    
                         arrival time                          -2.146    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.209ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.375ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        3.855ns  (logic 2.034ns (52.769%)  route 1.821ns (47.231%))
  Logic Levels:           8  (CARRY4=6 LUT4=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.944ns = ( 3.056 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.393ns = ( -1.768 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.627    -1.768    u_tdc/u_Coarse_1/clk
    SLICE_X36Y63         FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y63         FDRE (Prop_fdre_C_Q)         0.433    -1.335 r  u_tdc/u_Coarse_1/stored_reg[0]/Q
                         net (fo=7, routed)           0.855    -0.480    u_tdc/CoarseStamp_1[0]
    SLICE_X30Y66         LUT4 (Prop_lut4_I0_O)        0.105    -0.375 r  u_tdc/u_merge_i_62/O
                         net (fo=1, routed)           0.000    -0.375    u_tdc/u_merge_i_62_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.065 r  u_tdc/u_merge_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.065    u_tdc/u_merge_i_35_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.163 r  u_tdc/u_merge_i_24/CO[3]
                         net (fo=3, routed)           0.965     1.128    u_tdc/CoarseStamp_final2
    SLICE_X30Y62         LUT4 (Prop_lut4_I1_O)        0.105     1.233 r  u_tdc/u_merge_i_21/O
                         net (fo=1, routed)           0.000     1.233    u_tdc/u_merge_i_21_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.690 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.690    u_tdc/u_merge_i_5_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.788 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.788    u_tdc/u_merge_i_4_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.886 r  u_tdc/u_merge_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.886    u_tdc/u_merge_i_3_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     2.086 r  u_tdc/u_merge_i_2/O[2]
                         net (fo=1, routed)           0.000     2.086    u_tdc/u_merge/Coarse[14]
    SLICE_X30Y65         FDRE                                         r  u_tdc/u_merge/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.514     3.056    u_tdc/u_merge/clk
    SLICE_X30Y65         FDRE                                         r  u_tdc/u_merge/out_reg[30]/C
                         clock pessimism             -0.639     2.417    
                         clock uncertainty           -0.181     2.236    
    SLICE_X30Y65         FDRE (Setup_fdre_C_D)        0.059     2.295    u_tdc/u_merge/out_reg[30]
  -------------------------------------------------------------------
                         required time                          2.295    
                         arrival time                          -2.086    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.375ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        3.836ns  (logic 2.015ns (52.535%)  route 1.821ns (47.465%))
  Logic Levels:           8  (CARRY4=6 LUT4=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.944ns = ( 3.056 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.393ns = ( -1.768 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.627    -1.768    u_tdc/u_Coarse_1/clk
    SLICE_X36Y63         FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y63         FDRE (Prop_fdre_C_Q)         0.433    -1.335 r  u_tdc/u_Coarse_1/stored_reg[0]/Q
                         net (fo=7, routed)           0.855    -0.480    u_tdc/CoarseStamp_1[0]
    SLICE_X30Y66         LUT4 (Prop_lut4_I0_O)        0.105    -0.375 r  u_tdc/u_merge_i_62/O
                         net (fo=1, routed)           0.000    -0.375    u_tdc/u_merge_i_62_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.065 r  u_tdc/u_merge_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.065    u_tdc/u_merge_i_35_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.163 r  u_tdc/u_merge_i_24/CO[3]
                         net (fo=3, routed)           0.965     1.128    u_tdc/CoarseStamp_final2
    SLICE_X30Y62         LUT4 (Prop_lut4_I1_O)        0.105     1.233 r  u_tdc/u_merge_i_21/O
                         net (fo=1, routed)           0.000     1.233    u_tdc/u_merge_i_21_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.690 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.690    u_tdc/u_merge_i_5_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.788 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.788    u_tdc/u_merge_i_4_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.886 r  u_tdc/u_merge_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.886    u_tdc/u_merge_i_3_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     2.067 r  u_tdc/u_merge_i_2/O[0]
                         net (fo=1, routed)           0.000     2.067    u_tdc/u_merge/Coarse[12]
    SLICE_X30Y65         FDRE                                         r  u_tdc/u_merge/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.514     3.056    u_tdc/u_merge/clk
    SLICE_X30Y65         FDRE                                         r  u_tdc/u_merge/out_reg[28]/C
                         clock pessimism             -0.639     2.417    
                         clock uncertainty           -0.181     2.236    
    SLICE_X30Y65         FDRE (Setup_fdre_C_D)        0.059     2.295    u_tdc/u_merge/out_reg[28]
  -------------------------------------------------------------------
                         required time                          2.295    
                         arrival time                          -2.067    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.243ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.375ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        3.822ns  (logic 2.001ns (52.361%)  route 1.821ns (47.639%))
  Logic Levels:           7  (CARRY4=5 LUT4=2)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.943ns = ( 3.057 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.393ns = ( -1.768 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.627    -1.768    u_tdc/u_Coarse_1/clk
    SLICE_X36Y63         FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y63         FDRE (Prop_fdre_C_Q)         0.433    -1.335 r  u_tdc/u_Coarse_1/stored_reg[0]/Q
                         net (fo=7, routed)           0.855    -0.480    u_tdc/CoarseStamp_1[0]
    SLICE_X30Y66         LUT4 (Prop_lut4_I0_O)        0.105    -0.375 r  u_tdc/u_merge_i_62/O
                         net (fo=1, routed)           0.000    -0.375    u_tdc/u_merge_i_62_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.065 r  u_tdc/u_merge_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.065    u_tdc/u_merge_i_35_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.163 r  u_tdc/u_merge_i_24/CO[3]
                         net (fo=3, routed)           0.965     1.128    u_tdc/CoarseStamp_final2
    SLICE_X30Y62         LUT4 (Prop_lut4_I1_O)        0.105     1.233 r  u_tdc/u_merge_i_21/O
                         net (fo=1, routed)           0.000     1.233    u_tdc/u_merge_i_21_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.690 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.690    u_tdc/u_merge_i_5_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.788 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.788    u_tdc/u_merge_i_4_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     2.053 r  u_tdc/u_merge_i_3/O[1]
                         net (fo=1, routed)           0.000     2.053    u_tdc/u_merge/Coarse[9]
    SLICE_X30Y64         FDRE                                         r  u_tdc/u_merge/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.515     3.057    u_tdc/u_merge/clk
    SLICE_X30Y64         FDRE                                         r  u_tdc/u_merge/out_reg[25]/C
                         clock pessimism             -0.639     2.418    
                         clock uncertainty           -0.181     2.237    
    SLICE_X30Y64         FDRE (Setup_fdre_C_D)        0.059     2.296    u_tdc/u_merge/out_reg[25]
  -------------------------------------------------------------------
                         required time                          2.296    
                         arrival time                          -2.053    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.248ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.375ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        3.817ns  (logic 1.996ns (52.299%)  route 1.821ns (47.701%))
  Logic Levels:           7  (CARRY4=5 LUT4=2)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.943ns = ( 3.057 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.393ns = ( -1.768 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.627    -1.768    u_tdc/u_Coarse_1/clk
    SLICE_X36Y63         FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y63         FDRE (Prop_fdre_C_Q)         0.433    -1.335 r  u_tdc/u_Coarse_1/stored_reg[0]/Q
                         net (fo=7, routed)           0.855    -0.480    u_tdc/CoarseStamp_1[0]
    SLICE_X30Y66         LUT4 (Prop_lut4_I0_O)        0.105    -0.375 r  u_tdc/u_merge_i_62/O
                         net (fo=1, routed)           0.000    -0.375    u_tdc/u_merge_i_62_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.065 r  u_tdc/u_merge_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.065    u_tdc/u_merge_i_35_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.163 r  u_tdc/u_merge_i_24/CO[3]
                         net (fo=3, routed)           0.965     1.128    u_tdc/CoarseStamp_final2
    SLICE_X30Y62         LUT4 (Prop_lut4_I1_O)        0.105     1.233 r  u_tdc/u_merge_i_21/O
                         net (fo=1, routed)           0.000     1.233    u_tdc/u_merge_i_21_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.690 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.690    u_tdc/u_merge_i_5_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.788 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.788    u_tdc/u_merge_i_4_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     2.048 r  u_tdc/u_merge_i_3/O[3]
                         net (fo=1, routed)           0.000     2.048    u_tdc/u_merge/Coarse[11]
    SLICE_X30Y64         FDRE                                         r  u_tdc/u_merge/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.515     3.057    u_tdc/u_merge/clk
    SLICE_X30Y64         FDRE                                         r  u_tdc/u_merge/out_reg[27]/C
                         clock pessimism             -0.639     2.418    
                         clock uncertainty           -0.181     2.237    
    SLICE_X30Y64         FDRE (Setup_fdre_C_D)        0.059     2.296    u_tdc/u_merge/out_reg[27]
  -------------------------------------------------------------------
                         required time                          2.296    
                         arrival time                          -2.048    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.375ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        3.757ns  (logic 1.936ns (51.537%)  route 1.821ns (48.463%))
  Logic Levels:           7  (CARRY4=5 LUT4=2)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.943ns = ( 3.057 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.393ns = ( -1.768 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.627    -1.768    u_tdc/u_Coarse_1/clk
    SLICE_X36Y63         FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y63         FDRE (Prop_fdre_C_Q)         0.433    -1.335 r  u_tdc/u_Coarse_1/stored_reg[0]/Q
                         net (fo=7, routed)           0.855    -0.480    u_tdc/CoarseStamp_1[0]
    SLICE_X30Y66         LUT4 (Prop_lut4_I0_O)        0.105    -0.375 r  u_tdc/u_merge_i_62/O
                         net (fo=1, routed)           0.000    -0.375    u_tdc/u_merge_i_62_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.065 r  u_tdc/u_merge_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.065    u_tdc/u_merge_i_35_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.163 r  u_tdc/u_merge_i_24/CO[3]
                         net (fo=3, routed)           0.965     1.128    u_tdc/CoarseStamp_final2
    SLICE_X30Y62         LUT4 (Prop_lut4_I1_O)        0.105     1.233 r  u_tdc/u_merge_i_21/O
                         net (fo=1, routed)           0.000     1.233    u_tdc/u_merge_i_21_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.690 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.690    u_tdc/u_merge_i_5_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.788 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.788    u_tdc/u_merge_i_4_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     1.988 r  u_tdc/u_merge_i_3/O[2]
                         net (fo=1, routed)           0.000     1.988    u_tdc/u_merge/Coarse[10]
    SLICE_X30Y64         FDRE                                         r  u_tdc/u_merge/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.515     3.057    u_tdc/u_merge/clk
    SLICE_X30Y64         FDRE                                         r  u_tdc/u_merge/out_reg[26]/C
                         clock pessimism             -0.639     2.418    
                         clock uncertainty           -0.181     2.237    
    SLICE_X30Y64         FDRE (Setup_fdre_C_D)        0.059     2.296    u_tdc/u_merge/out_reg[26]
  -------------------------------------------------------------------
                         required time                          2.296    
                         arrival time                          -1.988    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.375ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        3.738ns  (logic 1.917ns (51.291%)  route 1.821ns (48.709%))
  Logic Levels:           7  (CARRY4=5 LUT4=2)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.943ns = ( 3.057 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.393ns = ( -1.768 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.627    -1.768    u_tdc/u_Coarse_1/clk
    SLICE_X36Y63         FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y63         FDRE (Prop_fdre_C_Q)         0.433    -1.335 r  u_tdc/u_Coarse_1/stored_reg[0]/Q
                         net (fo=7, routed)           0.855    -0.480    u_tdc/CoarseStamp_1[0]
    SLICE_X30Y66         LUT4 (Prop_lut4_I0_O)        0.105    -0.375 r  u_tdc/u_merge_i_62/O
                         net (fo=1, routed)           0.000    -0.375    u_tdc/u_merge_i_62_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.065 r  u_tdc/u_merge_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.065    u_tdc/u_merge_i_35_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.163 r  u_tdc/u_merge_i_24/CO[3]
                         net (fo=3, routed)           0.965     1.128    u_tdc/CoarseStamp_final2
    SLICE_X30Y62         LUT4 (Prop_lut4_I1_O)        0.105     1.233 r  u_tdc/u_merge_i_21/O
                         net (fo=1, routed)           0.000     1.233    u_tdc/u_merge_i_21_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.690 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.690    u_tdc/u_merge_i_5_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.788 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.788    u_tdc/u_merge_i_4_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     1.969 r  u_tdc/u_merge_i_3/O[0]
                         net (fo=1, routed)           0.000     1.969    u_tdc/u_merge/Coarse[8]
    SLICE_X30Y64         FDRE                                         r  u_tdc/u_merge/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.515     3.057    u_tdc/u_merge/clk
    SLICE_X30Y64         FDRE                                         r  u_tdc/u_merge/out_reg[24]/C
                         clock pessimism             -0.639     2.418    
                         clock uncertainty           -0.181     2.237    
    SLICE_X30Y64         FDRE (Setup_fdre_C_D)        0.059     2.296    u_tdc/u_merge/out_reg[24]
  -------------------------------------------------------------------
                         required time                          2.296    
                         arrival time                          -1.969    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.342ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.375ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        3.724ns  (logic 1.903ns (51.107%)  route 1.821ns (48.893%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 3.058 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.393ns = ( -1.768 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.627    -1.768    u_tdc/u_Coarse_1/clk
    SLICE_X36Y63         FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y63         FDRE (Prop_fdre_C_Q)         0.433    -1.335 r  u_tdc/u_Coarse_1/stored_reg[0]/Q
                         net (fo=7, routed)           0.855    -0.480    u_tdc/CoarseStamp_1[0]
    SLICE_X30Y66         LUT4 (Prop_lut4_I0_O)        0.105    -0.375 r  u_tdc/u_merge_i_62/O
                         net (fo=1, routed)           0.000    -0.375    u_tdc/u_merge_i_62_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.065 r  u_tdc/u_merge_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.065    u_tdc/u_merge_i_35_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.163 r  u_tdc/u_merge_i_24/CO[3]
                         net (fo=3, routed)           0.965     1.128    u_tdc/CoarseStamp_final2
    SLICE_X30Y62         LUT4 (Prop_lut4_I1_O)        0.105     1.233 r  u_tdc/u_merge_i_21/O
                         net (fo=1, routed)           0.000     1.233    u_tdc/u_merge_i_21_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.690 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.690    u_tdc/u_merge_i_5_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.955 r  u_tdc/u_merge_i_4/O[1]
                         net (fo=1, routed)           0.000     1.955    u_tdc/u_merge/Coarse[5]
    SLICE_X30Y63         FDRE                                         r  u_tdc/u_merge/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.516     3.058    u_tdc/u_merge/clk
    SLICE_X30Y63         FDRE                                         r  u_tdc/u_merge/out_reg[21]/C
                         clock pessimism             -0.639     2.419    
                         clock uncertainty           -0.181     2.238    
    SLICE_X30Y63         FDRE (Setup_fdre_C_D)        0.059     2.297    u_tdc/u_merge/out_reg[21]
  -------------------------------------------------------------------
                         required time                          2.297    
                         arrival time                          -1.955    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.375ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        3.719ns  (logic 1.898ns (51.042%)  route 1.821ns (48.958%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 3.058 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.393ns = ( -1.768 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.627    -1.768    u_tdc/u_Coarse_1/clk
    SLICE_X36Y63         FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y63         FDRE (Prop_fdre_C_Q)         0.433    -1.335 r  u_tdc/u_Coarse_1/stored_reg[0]/Q
                         net (fo=7, routed)           0.855    -0.480    u_tdc/CoarseStamp_1[0]
    SLICE_X30Y66         LUT4 (Prop_lut4_I0_O)        0.105    -0.375 r  u_tdc/u_merge_i_62/O
                         net (fo=1, routed)           0.000    -0.375    u_tdc/u_merge_i_62_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.065 r  u_tdc/u_merge_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.065    u_tdc/u_merge_i_35_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.163 r  u_tdc/u_merge_i_24/CO[3]
                         net (fo=3, routed)           0.965     1.128    u_tdc/CoarseStamp_final2
    SLICE_X30Y62         LUT4 (Prop_lut4_I1_O)        0.105     1.233 r  u_tdc/u_merge_i_21/O
                         net (fo=1, routed)           0.000     1.233    u_tdc/u_merge_i_21_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.690 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.690    u_tdc/u_merge_i_5_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.950 r  u_tdc/u_merge_i_4/O[3]
                         net (fo=1, routed)           0.000     1.950    u_tdc/u_merge/Coarse[7]
    SLICE_X30Y63         FDRE                                         r  u_tdc/u_merge/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.516     3.058    u_tdc/u_merge/clk
    SLICE_X30Y63         FDRE                                         r  u_tdc/u_merge/out_reg[23]/C
                         clock pessimism             -0.639     2.419    
                         clock uncertainty           -0.181     2.238    
    SLICE_X30Y63         FDRE (Setup_fdre_C_D)        0.059     2.297    u_tdc/u_merge/out_reg[23]
  -------------------------------------------------------------------
                         required time                          2.297    
                         arrival time                          -1.950    
  -------------------------------------------------------------------
                         slack                                  0.347    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.625ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.418ns  (logic 0.268ns (64.084%)  route 0.150ns (35.916%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.423ns = ( 0.202 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.681     0.202    u_tdc/u_Coarse_1/clk
    SLICE_X33Y65         FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.141     0.343 r  u_tdc/u_Coarse_1/stored_reg[13]/Q
                         net (fo=8, routed)           0.150     0.493    u_tdc/CoarseStamp_1[13]
    SLICE_X30Y65         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.620 r  u_tdc/u_merge_i_2/O[3]
                         net (fo=1, routed)           0.000     0.620    u_tdc/u_merge/Coarse[15]
    SLICE_X30Y65         FDRE                                         r  u_tdc/u_merge/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.956    -0.347    u_tdc/u_merge/clk
    SLICE_X30Y65         FDRE                                         r  u_tdc/u_merge/out_reg[31]/C
                         clock pessimism              0.250    -0.097    
                         clock uncertainty            0.181     0.084    
    SLICE_X30Y65         FDRE (Hold_fdre_C_D)         0.105     0.189    u_tdc/u_merge/out_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.189    
                         arrival time                           0.620    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.625ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.427ns  (logic 0.265ns (62.107%)  route 0.162ns (37.893%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.423ns = ( 0.202 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.681     0.202    u_tdc/u_Coarse_1/clk
    SLICE_X33Y65         FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.141     0.343 r  u_tdc/u_Coarse_1/stored_reg[11]/Q
                         net (fo=8, routed)           0.162     0.505    u_tdc/CoarseStamp_1[11]
    SLICE_X30Y65         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.629 r  u_tdc/u_merge_i_2/O[1]
                         net (fo=1, routed)           0.000     0.629    u_tdc/u_merge/Coarse[13]
    SLICE_X30Y65         FDRE                                         r  u_tdc/u_merge/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.956    -0.347    u_tdc/u_merge/clk
    SLICE_X30Y65         FDRE                                         r  u_tdc/u_merge/out_reg[29]/C
                         clock pessimism              0.250    -0.097    
                         clock uncertainty            0.181     0.084    
    SLICE_X30Y65         FDRE (Hold_fdre_C_D)         0.105     0.189    u_tdc/u_merge/out_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.189    
                         arrival time                           0.629    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.625ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.452ns  (logic 0.287ns (63.483%)  route 0.165ns (36.517%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.423ns = ( 0.202 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.681     0.202    u_tdc/u_Coarse_1/clk
    SLICE_X33Y65         FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.141     0.343 r  u_tdc/u_Coarse_1/stored_reg[12]/Q
                         net (fo=8, routed)           0.165     0.508    u_tdc/CoarseStamp_1[12]
    SLICE_X30Y65         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     0.654 r  u_tdc/u_merge_i_2/O[2]
                         net (fo=1, routed)           0.000     0.654    u_tdc/u_merge/Coarse[14]
    SLICE_X30Y65         FDRE                                         r  u_tdc/u_merge/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.956    -0.347    u_tdc/u_merge/clk
    SLICE_X30Y65         FDRE                                         r  u_tdc/u_merge/out_reg[30]/C
                         clock pessimism              0.250    -0.097    
                         clock uncertainty            0.181     0.084    
    SLICE_X30Y65         FDRE (Hold_fdre_C_D)         0.105     0.189    u_tdc/u_merge/out_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.189    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.625ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.459ns  (logic 0.291ns (63.354%)  route 0.168ns (36.646%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.423ns = ( 0.202 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.681     0.202    u_tdc/u_Coarse_1/clk
    SLICE_X33Y65         FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.128     0.330 r  u_tdc/u_Coarse_1/stored_reg[9]/Q
                         net (fo=8, routed)           0.168     0.498    u_tdc/CoarseStamp_1[9]
    SLICE_X30Y64         LUT2 (Prop_lut2_I1_O)        0.098     0.596 r  u_tdc/u_merge_i_12/O
                         net (fo=1, routed)           0.000     0.596    u_tdc/u_merge_i_12_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.661 r  u_tdc/u_merge_i_3/O[1]
                         net (fo=1, routed)           0.000     0.661    u_tdc/u_merge/Coarse[9]
    SLICE_X30Y64         FDRE                                         r  u_tdc/u_merge/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.957    -0.346    u_tdc/u_merge/clk
    SLICE_X30Y64         FDRE                                         r  u_tdc/u_merge/out_reg[25]/C
                         clock pessimism              0.250    -0.096    
                         clock uncertainty            0.181     0.085    
    SLICE_X30Y64         FDRE (Hold_fdre_C_D)         0.105     0.190    u_tdc/u_merge/out_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.190    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.625ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.460ns  (logic 0.292ns (63.487%)  route 0.168ns (36.513%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.423ns = ( 0.202 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.681     0.202    u_tdc/u_Coarse_1/clk
    SLICE_X33Y65         FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.128     0.330 r  u_tdc/u_Coarse_1/stored_reg[9]/Q
                         net (fo=8, routed)           0.168     0.498    u_tdc/CoarseStamp_1[9]
    SLICE_X30Y64         LUT2 (Prop_lut2_I0_O)        0.098     0.596 r  u_tdc/u_merge_i_11/O
                         net (fo=1, routed)           0.000     0.596    u_tdc/u_merge_i_11_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.662 r  u_tdc/u_merge_i_3/O[2]
                         net (fo=1, routed)           0.000     0.662    u_tdc/u_merge/Coarse[10]
    SLICE_X30Y64         FDRE                                         r  u_tdc/u_merge/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.957    -0.346    u_tdc/u_merge/clk
    SLICE_X30Y64         FDRE                                         r  u_tdc/u_merge/out_reg[26]/C
                         clock pessimism              0.250    -0.096    
                         clock uncertainty            0.181     0.085    
    SLICE_X30Y64         FDRE (Hold_fdre_C_D)         0.105     0.190    u_tdc/u_merge/out_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.190    
                         arrival time                           0.662    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.625ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.464ns  (logic 0.249ns (53.655%)  route 0.215ns (46.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.423ns = ( 0.202 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.681     0.202    u_tdc/u_Coarse_1/clk
    SLICE_X33Y65         FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.141     0.343 r  u_tdc/u_Coarse_1/stored_reg[11]/Q
                         net (fo=8, routed)           0.215     0.558    u_tdc/CoarseStamp_1[11]
    SLICE_X30Y64         LUT2 (Prop_lut2_I1_O)        0.045     0.603 r  u_tdc/u_merge_i_10/O
                         net (fo=1, routed)           0.000     0.603    u_tdc/u_merge_i_10_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.666 r  u_tdc/u_merge_i_3/O[3]
                         net (fo=1, routed)           0.000     0.666    u_tdc/u_merge/Coarse[11]
    SLICE_X30Y64         FDRE                                         r  u_tdc/u_merge/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.957    -0.346    u_tdc/u_merge/clk
    SLICE_X30Y64         FDRE                                         r  u_tdc/u_merge/out_reg[27]/C
                         clock pessimism              0.250    -0.096    
                         clock uncertainty            0.181     0.085    
    SLICE_X30Y64         FDRE (Hold_fdre_C_D)         0.105     0.190    u_tdc/u_merge/out_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.190    
                         arrival time                           0.666    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.625ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.470ns  (logic 0.308ns (65.493%)  route 0.162ns (34.507%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.423ns = ( 0.202 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.681     0.202    u_tdc/u_Coarse_1/clk
    SLICE_X33Y65         FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.141     0.343 r  u_tdc/u_Coarse_1/stored_reg[10]/Q
                         net (fo=8, routed)           0.162     0.505    u_tdc/CoarseStamp_1[10]
    SLICE_X30Y64         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.618 r  u_tdc/u_merge_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.618    u_tdc/u_merge_i_3_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.672 r  u_tdc/u_merge_i_2/O[0]
                         net (fo=1, routed)           0.000     0.672    u_tdc/u_merge/Coarse[12]
    SLICE_X30Y65         FDRE                                         r  u_tdc/u_merge/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.956    -0.347    u_tdc/u_merge/clk
    SLICE_X30Y65         FDRE                                         r  u_tdc/u_merge/out_reg[28]/C
                         clock pessimism              0.250    -0.097    
                         clock uncertainty            0.181     0.084    
    SLICE_X30Y65         FDRE (Hold_fdre_C_D)         0.105     0.189    u_tdc/u_merge/out_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.189    
                         arrival time                           0.672    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.625ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.490ns  (logic 0.252ns (51.464%)  route 0.238ns (48.536%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.423ns = ( 0.202 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.681     0.202    u_tdc/u_Coarse_1/clk
    SLICE_X34Y64         FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y64         FDRE (Prop_fdre_C_Q)         0.141     0.343 r  u_tdc/u_Coarse_1/stored_reg[1]/Q
                         net (fo=8, routed)           0.238     0.581    u_tdc/CoarseStamp_1[1]
    SLICE_X30Y62         LUT2 (Prop_lut2_I0_O)        0.045     0.626 r  u_tdc/u_merge_i_20/O
                         net (fo=1, routed)           0.000     0.626    u_tdc/u_merge_i_20_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.692 r  u_tdc/u_merge_i_5/O[2]
                         net (fo=1, routed)           0.000     0.692    u_tdc/u_merge/Coarse[2]
    SLICE_X30Y62         FDRE                                         r  u_tdc/u_merge/out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.958    -0.345    u_tdc/u_merge/clk
    SLICE_X30Y62         FDRE                                         r  u_tdc/u_merge/out_reg[18]/C
                         clock pessimism              0.250    -0.095    
                         clock uncertainty            0.181     0.086    
    SLICE_X30Y62         FDRE (Hold_fdre_C_D)         0.105     0.191    u_tdc/u_merge/out_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.191    
                         arrival time                           0.692    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.625ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.497ns  (logic 0.289ns (58.144%)  route 0.208ns (41.856%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.423ns = ( 0.202 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.681     0.202    u_tdc/u_Coarse_1/clk
    SLICE_X34Y64         FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y64         FDRE (Prop_fdre_C_Q)         0.128     0.330 r  u_tdc/u_Coarse_1/stored_reg[7]/Q
                         net (fo=8, routed)           0.208     0.538    u_tdc/CoarseStamp_1[7]
    SLICE_X30Y63         LUT2 (Prop_lut2_I1_O)        0.098     0.636 r  u_tdc/u_merge_i_14/O
                         net (fo=1, routed)           0.000     0.636    u_tdc/u_merge_i_14_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.699 r  u_tdc/u_merge_i_4/O[3]
                         net (fo=1, routed)           0.000     0.699    u_tdc/u_merge/Coarse[7]
    SLICE_X30Y63         FDRE                                         r  u_tdc/u_merge/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.957    -0.346    u_tdc/u_merge/clk
    SLICE_X30Y63         FDRE                                         r  u_tdc/u_merge/out_reg[23]/C
                         clock pessimism              0.250    -0.096    
                         clock uncertainty            0.181     0.085    
    SLICE_X30Y63         FDRE (Hold_fdre_C_D)         0.105     0.190    u_tdc/u_merge/out_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.190    
                         arrival time                           0.699    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.625ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.504ns  (logic 0.292ns (57.895%)  route 0.212ns (42.105%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.423ns = ( 0.202 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.681     0.202    u_tdc/u_Coarse_1/clk
    SLICE_X34Y64         FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y64         FDRE (Prop_fdre_C_Q)         0.128     0.330 r  u_tdc/u_Coarse_1/stored_reg[5]/Q
                         net (fo=8, routed)           0.212     0.542    u_tdc/CoarseStamp_1[5]
    SLICE_X30Y63         LUT2 (Prop_lut2_I1_O)        0.099     0.641 r  u_tdc/u_merge_i_16/O
                         net (fo=1, routed)           0.000     0.641    u_tdc/u_merge_i_16_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.706 r  u_tdc/u_merge_i_4/O[1]
                         net (fo=1, routed)           0.000     0.706    u_tdc/u_merge/Coarse[5]
    SLICE_X30Y63         FDRE                                         r  u_tdc/u_merge/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.957    -0.346    u_tdc/u_merge/clk
    SLICE_X30Y63         FDRE                                         r  u_tdc/u_merge/out_reg[21]/C
                         clock pessimism              0.250    -0.096    
                         clock uncertainty            0.181     0.085    
    SLICE_X30Y63         FDRE (Hold_fdre_C_D)         0.105     0.190    u_tdc/u_merge/out_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.190    
                         arrival time                           0.706    
  -------------------------------------------------------------------
                         slack                                  0.516    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_block_clock_clk_wiz_0_0
  To Clock:  clk_out2_block_clock_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.372ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        3.504ns  (logic 2.249ns (64.191%)  route 1.255ns (35.809%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.944ns = ( 3.056 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.389ns = ( -1.296 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.631    -1.296    u_tdc/u_Coarse_2/clk
    SLICE_X33Y62         FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDRE (Prop_fdre_C_Q)         0.379    -0.917 r  u_tdc/u_Coarse_2/stored_reg[0]/Q
                         net (fo=1, routed)           0.659    -0.258    u_tdc/CoarseStamp_2[0]
    SLICE_X33Y63         LUT6 (Prop_lut6_I1_O)        0.105    -0.153 r  u_tdc/u_merge_i_66/O
                         net (fo=1, routed)           0.000    -0.153    u_tdc/u_merge_i_66_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.287 r  u_tdc/u_merge_i_44/CO[3]
                         net (fo=1, routed)           0.000     0.287    u_tdc/u_merge_i_44_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     0.419 r  u_tdc/u_merge_i_25/CO[1]
                         net (fo=3, routed)           0.596     1.015    u_tdc/CoarseStamp_final20_in
    SLICE_X30Y62         LUT4 (Prop_lut4_I0_O)        0.275     1.290 r  u_tdc/u_merge_i_21/O
                         net (fo=1, routed)           0.000     1.290    u_tdc/u_merge_i_21_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.747 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.747    u_tdc/u_merge_i_5_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.845 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.845    u_tdc/u_merge_i_4_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.943 r  u_tdc/u_merge_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.943    u_tdc/u_merge_i_3_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     2.208 r  u_tdc/u_merge_i_2/O[1]
                         net (fo=1, routed)           0.000     2.208    u_tdc/u_merge/Coarse[13]
    SLICE_X30Y65         FDRE                                         r  u_tdc/u_merge/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.514     3.056    u_tdc/u_merge/clk
    SLICE_X30Y65         FDRE                                         r  u_tdc/u_merge/out_reg[29]/C
                         clock pessimism             -0.639     2.417    
                         clock uncertainty           -0.181     2.236    
    SLICE_X30Y65         FDRE (Setup_fdre_C_D)        0.059     2.295    u_tdc/u_merge/out_reg[29]
  -------------------------------------------------------------------
                         required time                          2.295    
                         arrival time                          -2.208    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.092ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        3.499ns  (logic 2.244ns (64.140%)  route 1.255ns (35.860%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.944ns = ( 3.056 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.389ns = ( -1.296 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.631    -1.296    u_tdc/u_Coarse_2/clk
    SLICE_X33Y62         FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDRE (Prop_fdre_C_Q)         0.379    -0.917 r  u_tdc/u_Coarse_2/stored_reg[0]/Q
                         net (fo=1, routed)           0.659    -0.258    u_tdc/CoarseStamp_2[0]
    SLICE_X33Y63         LUT6 (Prop_lut6_I1_O)        0.105    -0.153 r  u_tdc/u_merge_i_66/O
                         net (fo=1, routed)           0.000    -0.153    u_tdc/u_merge_i_66_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.287 r  u_tdc/u_merge_i_44/CO[3]
                         net (fo=1, routed)           0.000     0.287    u_tdc/u_merge_i_44_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     0.419 r  u_tdc/u_merge_i_25/CO[1]
                         net (fo=3, routed)           0.596     1.015    u_tdc/CoarseStamp_final20_in
    SLICE_X30Y62         LUT4 (Prop_lut4_I0_O)        0.275     1.290 r  u_tdc/u_merge_i_21/O
                         net (fo=1, routed)           0.000     1.290    u_tdc/u_merge_i_21_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.747 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.747    u_tdc/u_merge_i_5_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.845 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.845    u_tdc/u_merge_i_4_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.943 r  u_tdc/u_merge_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.943    u_tdc/u_merge_i_3_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     2.203 r  u_tdc/u_merge_i_2/O[3]
                         net (fo=1, routed)           0.000     2.203    u_tdc/u_merge/Coarse[15]
    SLICE_X30Y65         FDRE                                         r  u_tdc/u_merge/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.514     3.056    u_tdc/u_merge/clk
    SLICE_X30Y65         FDRE                                         r  u_tdc/u_merge/out_reg[31]/C
                         clock pessimism             -0.639     2.417    
                         clock uncertainty           -0.181     2.236    
    SLICE_X30Y65         FDRE (Setup_fdre_C_D)        0.059     2.295    u_tdc/u_merge/out_reg[31]
  -------------------------------------------------------------------
                         required time                          2.295    
                         arrival time                          -2.203    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        3.439ns  (logic 2.184ns (63.514%)  route 1.255ns (36.486%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.944ns = ( 3.056 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.389ns = ( -1.296 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.631    -1.296    u_tdc/u_Coarse_2/clk
    SLICE_X33Y62         FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDRE (Prop_fdre_C_Q)         0.379    -0.917 r  u_tdc/u_Coarse_2/stored_reg[0]/Q
                         net (fo=1, routed)           0.659    -0.258    u_tdc/CoarseStamp_2[0]
    SLICE_X33Y63         LUT6 (Prop_lut6_I1_O)        0.105    -0.153 r  u_tdc/u_merge_i_66/O
                         net (fo=1, routed)           0.000    -0.153    u_tdc/u_merge_i_66_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.287 r  u_tdc/u_merge_i_44/CO[3]
                         net (fo=1, routed)           0.000     0.287    u_tdc/u_merge_i_44_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     0.419 r  u_tdc/u_merge_i_25/CO[1]
                         net (fo=3, routed)           0.596     1.015    u_tdc/CoarseStamp_final20_in
    SLICE_X30Y62         LUT4 (Prop_lut4_I0_O)        0.275     1.290 r  u_tdc/u_merge_i_21/O
                         net (fo=1, routed)           0.000     1.290    u_tdc/u_merge_i_21_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.747 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.747    u_tdc/u_merge_i_5_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.845 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.845    u_tdc/u_merge_i_4_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.943 r  u_tdc/u_merge_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.943    u_tdc/u_merge_i_3_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     2.143 r  u_tdc/u_merge_i_2/O[2]
                         net (fo=1, routed)           0.000     2.143    u_tdc/u_merge/Coarse[14]
    SLICE_X30Y65         FDRE                                         r  u_tdc/u_merge/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.514     3.056    u_tdc/u_merge/clk
    SLICE_X30Y65         FDRE                                         r  u_tdc/u_merge/out_reg[30]/C
                         clock pessimism             -0.639     2.417    
                         clock uncertainty           -0.181     2.236    
    SLICE_X30Y65         FDRE (Setup_fdre_C_D)        0.059     2.295    u_tdc/u_merge/out_reg[30]
  -------------------------------------------------------------------
                         required time                          2.295    
                         arrival time                          -2.143    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.171ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        3.420ns  (logic 2.165ns (63.312%)  route 1.255ns (36.688%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.944ns = ( 3.056 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.389ns = ( -1.296 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.631    -1.296    u_tdc/u_Coarse_2/clk
    SLICE_X33Y62         FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDRE (Prop_fdre_C_Q)         0.379    -0.917 r  u_tdc/u_Coarse_2/stored_reg[0]/Q
                         net (fo=1, routed)           0.659    -0.258    u_tdc/CoarseStamp_2[0]
    SLICE_X33Y63         LUT6 (Prop_lut6_I1_O)        0.105    -0.153 r  u_tdc/u_merge_i_66/O
                         net (fo=1, routed)           0.000    -0.153    u_tdc/u_merge_i_66_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.287 r  u_tdc/u_merge_i_44/CO[3]
                         net (fo=1, routed)           0.000     0.287    u_tdc/u_merge_i_44_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     0.419 r  u_tdc/u_merge_i_25/CO[1]
                         net (fo=3, routed)           0.596     1.015    u_tdc/CoarseStamp_final20_in
    SLICE_X30Y62         LUT4 (Prop_lut4_I0_O)        0.275     1.290 r  u_tdc/u_merge_i_21/O
                         net (fo=1, routed)           0.000     1.290    u_tdc/u_merge_i_21_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.747 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.747    u_tdc/u_merge_i_5_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.845 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.845    u_tdc/u_merge_i_4_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.943 r  u_tdc/u_merge_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.943    u_tdc/u_merge_i_3_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     2.124 r  u_tdc/u_merge_i_2/O[0]
                         net (fo=1, routed)           0.000     2.124    u_tdc/u_merge/Coarse[12]
    SLICE_X30Y65         FDRE                                         r  u_tdc/u_merge/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.514     3.056    u_tdc/u_merge/clk
    SLICE_X30Y65         FDRE                                         r  u_tdc/u_merge/out_reg[28]/C
                         clock pessimism             -0.639     2.417    
                         clock uncertainty           -0.181     2.236    
    SLICE_X30Y65         FDRE (Setup_fdre_C_D)        0.059     2.295    u_tdc/u_merge/out_reg[28]
  -------------------------------------------------------------------
                         required time                          2.295    
                         arrival time                          -2.124    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.186ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        3.406ns  (logic 2.151ns (63.161%)  route 1.255ns (36.839%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.943ns = ( 3.057 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.389ns = ( -1.296 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.631    -1.296    u_tdc/u_Coarse_2/clk
    SLICE_X33Y62         FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDRE (Prop_fdre_C_Q)         0.379    -0.917 r  u_tdc/u_Coarse_2/stored_reg[0]/Q
                         net (fo=1, routed)           0.659    -0.258    u_tdc/CoarseStamp_2[0]
    SLICE_X33Y63         LUT6 (Prop_lut6_I1_O)        0.105    -0.153 r  u_tdc/u_merge_i_66/O
                         net (fo=1, routed)           0.000    -0.153    u_tdc/u_merge_i_66_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.287 r  u_tdc/u_merge_i_44/CO[3]
                         net (fo=1, routed)           0.000     0.287    u_tdc/u_merge_i_44_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     0.419 r  u_tdc/u_merge_i_25/CO[1]
                         net (fo=3, routed)           0.596     1.015    u_tdc/CoarseStamp_final20_in
    SLICE_X30Y62         LUT4 (Prop_lut4_I0_O)        0.275     1.290 r  u_tdc/u_merge_i_21/O
                         net (fo=1, routed)           0.000     1.290    u_tdc/u_merge_i_21_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.747 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.747    u_tdc/u_merge_i_5_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.845 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.845    u_tdc/u_merge_i_4_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     2.110 r  u_tdc/u_merge_i_3/O[1]
                         net (fo=1, routed)           0.000     2.110    u_tdc/u_merge/Coarse[9]
    SLICE_X30Y64         FDRE                                         r  u_tdc/u_merge/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.515     3.057    u_tdc/u_merge/clk
    SLICE_X30Y64         FDRE                                         r  u_tdc/u_merge/out_reg[25]/C
                         clock pessimism             -0.639     2.418    
                         clock uncertainty           -0.181     2.237    
    SLICE_X30Y64         FDRE (Setup_fdre_C_D)        0.059     2.296    u_tdc/u_merge/out_reg[25]
  -------------------------------------------------------------------
                         required time                          2.296    
                         arrival time                          -2.110    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.191ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        3.401ns  (logic 2.146ns (63.107%)  route 1.255ns (36.893%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.943ns = ( 3.057 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.389ns = ( -1.296 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.631    -1.296    u_tdc/u_Coarse_2/clk
    SLICE_X33Y62         FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDRE (Prop_fdre_C_Q)         0.379    -0.917 r  u_tdc/u_Coarse_2/stored_reg[0]/Q
                         net (fo=1, routed)           0.659    -0.258    u_tdc/CoarseStamp_2[0]
    SLICE_X33Y63         LUT6 (Prop_lut6_I1_O)        0.105    -0.153 r  u_tdc/u_merge_i_66/O
                         net (fo=1, routed)           0.000    -0.153    u_tdc/u_merge_i_66_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.287 r  u_tdc/u_merge_i_44/CO[3]
                         net (fo=1, routed)           0.000     0.287    u_tdc/u_merge_i_44_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     0.419 r  u_tdc/u_merge_i_25/CO[1]
                         net (fo=3, routed)           0.596     1.015    u_tdc/CoarseStamp_final20_in
    SLICE_X30Y62         LUT4 (Prop_lut4_I0_O)        0.275     1.290 r  u_tdc/u_merge_i_21/O
                         net (fo=1, routed)           0.000     1.290    u_tdc/u_merge_i_21_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.747 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.747    u_tdc/u_merge_i_5_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.845 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.845    u_tdc/u_merge_i_4_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     2.105 r  u_tdc/u_merge_i_3/O[3]
                         net (fo=1, routed)           0.000     2.105    u_tdc/u_merge/Coarse[11]
    SLICE_X30Y64         FDRE                                         r  u_tdc/u_merge/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.515     3.057    u_tdc/u_merge/clk
    SLICE_X30Y64         FDRE                                         r  u_tdc/u_merge/out_reg[27]/C
                         clock pessimism             -0.639     2.418    
                         clock uncertainty           -0.181     2.237    
    SLICE_X30Y64         FDRE (Setup_fdre_C_D)        0.059     2.296    u_tdc/u_merge/out_reg[27]
  -------------------------------------------------------------------
                         required time                          2.296    
                         arrival time                          -2.105    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        3.341ns  (logic 2.086ns (62.444%)  route 1.255ns (37.556%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.943ns = ( 3.057 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.389ns = ( -1.296 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.631    -1.296    u_tdc/u_Coarse_2/clk
    SLICE_X33Y62         FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDRE (Prop_fdre_C_Q)         0.379    -0.917 r  u_tdc/u_Coarse_2/stored_reg[0]/Q
                         net (fo=1, routed)           0.659    -0.258    u_tdc/CoarseStamp_2[0]
    SLICE_X33Y63         LUT6 (Prop_lut6_I1_O)        0.105    -0.153 r  u_tdc/u_merge_i_66/O
                         net (fo=1, routed)           0.000    -0.153    u_tdc/u_merge_i_66_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.287 r  u_tdc/u_merge_i_44/CO[3]
                         net (fo=1, routed)           0.000     0.287    u_tdc/u_merge_i_44_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     0.419 r  u_tdc/u_merge_i_25/CO[1]
                         net (fo=3, routed)           0.596     1.015    u_tdc/CoarseStamp_final20_in
    SLICE_X30Y62         LUT4 (Prop_lut4_I0_O)        0.275     1.290 r  u_tdc/u_merge_i_21/O
                         net (fo=1, routed)           0.000     1.290    u_tdc/u_merge_i_21_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.747 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.747    u_tdc/u_merge_i_5_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.845 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.845    u_tdc/u_merge_i_4_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     2.045 r  u_tdc/u_merge_i_3/O[2]
                         net (fo=1, routed)           0.000     2.045    u_tdc/u_merge/Coarse[10]
    SLICE_X30Y64         FDRE                                         r  u_tdc/u_merge/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.515     3.057    u_tdc/u_merge/clk
    SLICE_X30Y64         FDRE                                         r  u_tdc/u_merge/out_reg[26]/C
                         clock pessimism             -0.639     2.418    
                         clock uncertainty           -0.181     2.237    
    SLICE_X30Y64         FDRE (Setup_fdre_C_D)        0.059     2.296    u_tdc/u_merge/out_reg[26]
  -------------------------------------------------------------------
                         required time                          2.296    
                         arrival time                          -2.045    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.270ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        3.322ns  (logic 2.067ns (62.229%)  route 1.255ns (37.771%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.943ns = ( 3.057 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.389ns = ( -1.296 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.631    -1.296    u_tdc/u_Coarse_2/clk
    SLICE_X33Y62         FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDRE (Prop_fdre_C_Q)         0.379    -0.917 r  u_tdc/u_Coarse_2/stored_reg[0]/Q
                         net (fo=1, routed)           0.659    -0.258    u_tdc/CoarseStamp_2[0]
    SLICE_X33Y63         LUT6 (Prop_lut6_I1_O)        0.105    -0.153 r  u_tdc/u_merge_i_66/O
                         net (fo=1, routed)           0.000    -0.153    u_tdc/u_merge_i_66_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.287 r  u_tdc/u_merge_i_44/CO[3]
                         net (fo=1, routed)           0.000     0.287    u_tdc/u_merge_i_44_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     0.419 r  u_tdc/u_merge_i_25/CO[1]
                         net (fo=3, routed)           0.596     1.015    u_tdc/CoarseStamp_final20_in
    SLICE_X30Y62         LUT4 (Prop_lut4_I0_O)        0.275     1.290 r  u_tdc/u_merge_i_21/O
                         net (fo=1, routed)           0.000     1.290    u_tdc/u_merge_i_21_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.747 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.747    u_tdc/u_merge_i_5_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.845 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.845    u_tdc/u_merge_i_4_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     2.026 r  u_tdc/u_merge_i_3/O[0]
                         net (fo=1, routed)           0.000     2.026    u_tdc/u_merge/Coarse[8]
    SLICE_X30Y64         FDRE                                         r  u_tdc/u_merge/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.515     3.057    u_tdc/u_merge/clk
    SLICE_X30Y64         FDRE                                         r  u_tdc/u_merge/out_reg[24]/C
                         clock pessimism             -0.639     2.418    
                         clock uncertainty           -0.181     2.237    
    SLICE_X30Y64         FDRE (Setup_fdre_C_D)        0.059     2.296    u_tdc/u_merge/out_reg[24]
  -------------------------------------------------------------------
                         required time                          2.296    
                         arrival time                          -2.026    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        3.308ns  (logic 2.053ns (62.069%)  route 1.255ns (37.931%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 3.058 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.389ns = ( -1.296 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.631    -1.296    u_tdc/u_Coarse_2/clk
    SLICE_X33Y62         FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDRE (Prop_fdre_C_Q)         0.379    -0.917 r  u_tdc/u_Coarse_2/stored_reg[0]/Q
                         net (fo=1, routed)           0.659    -0.258    u_tdc/CoarseStamp_2[0]
    SLICE_X33Y63         LUT6 (Prop_lut6_I1_O)        0.105    -0.153 r  u_tdc/u_merge_i_66/O
                         net (fo=1, routed)           0.000    -0.153    u_tdc/u_merge_i_66_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.287 r  u_tdc/u_merge_i_44/CO[3]
                         net (fo=1, routed)           0.000     0.287    u_tdc/u_merge_i_44_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     0.419 r  u_tdc/u_merge_i_25/CO[1]
                         net (fo=3, routed)           0.596     1.015    u_tdc/CoarseStamp_final20_in
    SLICE_X30Y62         LUT4 (Prop_lut4_I0_O)        0.275     1.290 r  u_tdc/u_merge_i_21/O
                         net (fo=1, routed)           0.000     1.290    u_tdc/u_merge_i_21_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.747 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.747    u_tdc/u_merge_i_5_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     2.012 r  u_tdc/u_merge_i_4/O[1]
                         net (fo=1, routed)           0.000     2.012    u_tdc/u_merge/Coarse[5]
    SLICE_X30Y63         FDRE                                         r  u_tdc/u_merge/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.516     3.058    u_tdc/u_merge/clk
    SLICE_X30Y63         FDRE                                         r  u_tdc/u_merge/out_reg[21]/C
                         clock pessimism             -0.639     2.419    
                         clock uncertainty           -0.181     2.238    
    SLICE_X30Y63         FDRE (Setup_fdre_C_D)        0.059     2.297    u_tdc/u_merge/out_reg[21]
  -------------------------------------------------------------------
                         required time                          2.297    
                         arrival time                          -2.012    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.290ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        3.303ns  (logic 2.048ns (62.012%)  route 1.255ns (37.988%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 3.058 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.389ns = ( -1.296 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.631    -1.296    u_tdc/u_Coarse_2/clk
    SLICE_X33Y62         FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDRE (Prop_fdre_C_Q)         0.379    -0.917 r  u_tdc/u_Coarse_2/stored_reg[0]/Q
                         net (fo=1, routed)           0.659    -0.258    u_tdc/CoarseStamp_2[0]
    SLICE_X33Y63         LUT6 (Prop_lut6_I1_O)        0.105    -0.153 r  u_tdc/u_merge_i_66/O
                         net (fo=1, routed)           0.000    -0.153    u_tdc/u_merge_i_66_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.287 r  u_tdc/u_merge_i_44/CO[3]
                         net (fo=1, routed)           0.000     0.287    u_tdc/u_merge_i_44_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     0.419 r  u_tdc/u_merge_i_25/CO[1]
                         net (fo=3, routed)           0.596     1.015    u_tdc/CoarseStamp_final20_in
    SLICE_X30Y62         LUT4 (Prop_lut4_I0_O)        0.275     1.290 r  u_tdc/u_merge_i_21/O
                         net (fo=1, routed)           0.000     1.290    u_tdc/u_merge_i_21_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.747 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.747    u_tdc/u_merge_i_5_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     2.007 r  u_tdc/u_merge_i_4/O[3]
                         net (fo=1, routed)           0.000     2.007    u_tdc/u_merge/Coarse[7]
    SLICE_X30Y63         FDRE                                         r  u_tdc/u_merge/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.516     3.058    u_tdc/u_merge/clk
    SLICE_X30Y63         FDRE                                         r  u_tdc/u_merge/out_reg[23]/C
                         clock pessimism             -0.639     2.419    
                         clock uncertainty           -0.181     2.238    
    SLICE_X30Y63         FDRE (Setup_fdre_C_D)        0.059     2.297    u_tdc/u_merge/out_reg[23]
  -------------------------------------------------------------------
                         required time                          2.297    
                         arrival time                          -2.007    
  -------------------------------------------------------------------
                         slack                                  0.290    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.372ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.094ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        0.892ns  (logic 0.570ns (63.902%)  route 0.322ns (36.098%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.422ns = ( 0.672 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.682     0.672    u_tdc/u_Coarse_2/clk
    SLICE_X34Y62         FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE (Prop_fdre_C_Q)         0.128     0.800 r  u_tdc/u_Coarse_2/stored_reg[7]/Q
                         net (fo=1, routed)           0.095     0.895    u_tdc/CoarseStamp_2[7]
    SLICE_X33Y63         LUT6 (Prop_lut6_I4_O)        0.098     0.993 r  u_tdc/u_merge_i_64/O
                         net (fo=1, routed)           0.000     0.993    u_tdc/u_merge_i_64_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.108 r  u_tdc/u_merge_i_44/CO[3]
                         net (fo=1, routed)           0.000     1.108    u_tdc/u_merge_i_44_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.153 r  u_tdc/u_merge_i_25/CO[1]
                         net (fo=3, routed)           0.227     1.380    u_tdc/CoarseStamp_final20_in
    SLICE_X30Y62         LUT4 (Prop_lut4_I0_O)        0.114     1.494 r  u_tdc/u_merge_i_22/O
                         net (fo=1, routed)           0.000     1.494    u_tdc/u_merge_i_22_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.564 r  u_tdc/u_merge_i_5/O[0]
                         net (fo=1, routed)           0.000     1.564    u_tdc/u_merge/Coarse[0]
    SLICE_X30Y62         FDRE                                         r  u_tdc/u_merge/out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.958    -0.345    u_tdc/u_merge/clk
    SLICE_X30Y62         FDRE                                         r  u_tdc/u_merge/out_reg[16]/C
                         clock pessimism              0.250    -0.095    
                         clock uncertainty            0.181     0.086    
    SLICE_X30Y62         FDRE (Hold_fdre_C_D)         0.105     0.191    u_tdc/u_merge/out_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.191    
                         arrival time                           1.564    
  -------------------------------------------------------------------
                         slack                                  1.372    

Slack (MET) :             1.408ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.094ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        0.928ns  (logic 0.606ns (65.302%)  route 0.322ns (34.698%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.422ns = ( 0.672 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.682     0.672    u_tdc/u_Coarse_2/clk
    SLICE_X34Y62         FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE (Prop_fdre_C_Q)         0.128     0.800 r  u_tdc/u_Coarse_2/stored_reg[7]/Q
                         net (fo=1, routed)           0.095     0.895    u_tdc/CoarseStamp_2[7]
    SLICE_X33Y63         LUT6 (Prop_lut6_I4_O)        0.098     0.993 r  u_tdc/u_merge_i_64/O
                         net (fo=1, routed)           0.000     0.993    u_tdc/u_merge_i_64_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.108 r  u_tdc/u_merge_i_44/CO[3]
                         net (fo=1, routed)           0.000     1.108    u_tdc/u_merge_i_44_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.153 r  u_tdc/u_merge_i_25/CO[1]
                         net (fo=3, routed)           0.227     1.380    u_tdc/CoarseStamp_final20_in
    SLICE_X30Y62         LUT4 (Prop_lut4_I0_O)        0.114     1.494 r  u_tdc/u_merge_i_22/O
                         net (fo=1, routed)           0.000     1.494    u_tdc/u_merge_i_22_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.600 r  u_tdc/u_merge_i_5/O[1]
                         net (fo=1, routed)           0.000     1.600    u_tdc/u_merge/Coarse[1]
    SLICE_X30Y62         FDRE                                         r  u_tdc/u_merge/out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.958    -0.345    u_tdc/u_merge/clk
    SLICE_X30Y62         FDRE                                         r  u_tdc/u_merge/out_reg[17]/C
                         clock pessimism              0.250    -0.095    
                         clock uncertainty            0.181     0.086    
    SLICE_X30Y62         FDRE (Hold_fdre_C_D)         0.105     0.191    u_tdc/u_merge/out_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.191    
                         arrival time                           1.600    
  -------------------------------------------------------------------
                         slack                                  1.408    

Slack (MET) :             1.448ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.094ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        0.968ns  (logic 0.646ns (66.736%)  route 0.322ns (33.264%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.422ns = ( 0.672 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.682     0.672    u_tdc/u_Coarse_2/clk
    SLICE_X34Y62         FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE (Prop_fdre_C_Q)         0.128     0.800 r  u_tdc/u_Coarse_2/stored_reg[7]/Q
                         net (fo=1, routed)           0.095     0.895    u_tdc/CoarseStamp_2[7]
    SLICE_X33Y63         LUT6 (Prop_lut6_I4_O)        0.098     0.993 r  u_tdc/u_merge_i_64/O
                         net (fo=1, routed)           0.000     0.993    u_tdc/u_merge_i_64_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.108 r  u_tdc/u_merge_i_44/CO[3]
                         net (fo=1, routed)           0.000     1.108    u_tdc/u_merge_i_44_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.153 r  u_tdc/u_merge_i_25/CO[1]
                         net (fo=3, routed)           0.227     1.380    u_tdc/CoarseStamp_final20_in
    SLICE_X30Y62         LUT4 (Prop_lut4_I0_O)        0.114     1.494 r  u_tdc/u_merge_i_22/O
                         net (fo=1, routed)           0.000     1.494    u_tdc/u_merge_i_22_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     1.640 r  u_tdc/u_merge_i_5/O[2]
                         net (fo=1, routed)           0.000     1.640    u_tdc/u_merge/Coarse[2]
    SLICE_X30Y62         FDRE                                         r  u_tdc/u_merge/out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.958    -0.345    u_tdc/u_merge/clk
    SLICE_X30Y62         FDRE                                         r  u_tdc/u_merge/out_reg[18]/C
                         clock pessimism              0.250    -0.095    
                         clock uncertainty            0.181     0.086    
    SLICE_X30Y62         FDRE (Hold_fdre_C_D)         0.105     0.191    u_tdc/u_merge/out_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.191    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  1.448    

Slack (MET) :             1.468ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.094ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        0.988ns  (logic 0.666ns (67.409%)  route 0.322ns (32.591%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.422ns = ( 0.672 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.682     0.672    u_tdc/u_Coarse_2/clk
    SLICE_X34Y62         FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE (Prop_fdre_C_Q)         0.128     0.800 r  u_tdc/u_Coarse_2/stored_reg[7]/Q
                         net (fo=1, routed)           0.095     0.895    u_tdc/CoarseStamp_2[7]
    SLICE_X33Y63         LUT6 (Prop_lut6_I4_O)        0.098     0.993 r  u_tdc/u_merge_i_64/O
                         net (fo=1, routed)           0.000     0.993    u_tdc/u_merge_i_64_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.108 r  u_tdc/u_merge_i_44/CO[3]
                         net (fo=1, routed)           0.000     1.108    u_tdc/u_merge_i_44_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.153 r  u_tdc/u_merge_i_25/CO[1]
                         net (fo=3, routed)           0.227     1.380    u_tdc/CoarseStamp_final20_in
    SLICE_X30Y62         LUT4 (Prop_lut4_I0_O)        0.114     1.494 r  u_tdc/u_merge_i_22/O
                         net (fo=1, routed)           0.000     1.494    u_tdc/u_merge_i_22_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.166     1.660 r  u_tdc/u_merge_i_5/O[3]
                         net (fo=1, routed)           0.000     1.660    u_tdc/u_merge/Coarse[3]
    SLICE_X30Y62         FDRE                                         r  u_tdc/u_merge/out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.958    -0.345    u_tdc/u_merge/clk
    SLICE_X30Y62         FDRE                                         r  u_tdc/u_merge/out_reg[19]/C
                         clock pessimism              0.250    -0.095    
                         clock uncertainty            0.181     0.086    
    SLICE_X30Y62         FDRE (Hold_fdre_C_D)         0.105     0.191    u_tdc/u_merge/out_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.191    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  1.468    

Slack (MET) :             1.509ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.094ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        1.028ns  (logic 0.706ns (68.677%)  route 0.322ns (31.323%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.422ns = ( 0.672 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.682     0.672    u_tdc/u_Coarse_2/clk
    SLICE_X34Y62         FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE (Prop_fdre_C_Q)         0.128     0.800 r  u_tdc/u_Coarse_2/stored_reg[7]/Q
                         net (fo=1, routed)           0.095     0.895    u_tdc/CoarseStamp_2[7]
    SLICE_X33Y63         LUT6 (Prop_lut6_I4_O)        0.098     0.993 r  u_tdc/u_merge_i_64/O
                         net (fo=1, routed)           0.000     0.993    u_tdc/u_merge_i_64_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.108 r  u_tdc/u_merge_i_44/CO[3]
                         net (fo=1, routed)           0.000     1.108    u_tdc/u_merge_i_44_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.153 r  u_tdc/u_merge_i_25/CO[1]
                         net (fo=3, routed)           0.227     1.380    u_tdc/CoarseStamp_final20_in
    SLICE_X30Y62         LUT4 (Prop_lut4_I0_O)        0.114     1.494 r  u_tdc/u_merge_i_22/O
                         net (fo=1, routed)           0.000     1.494    u_tdc/u_merge_i_22_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.646 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.646    u_tdc/u_merge_i_5_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.700 r  u_tdc/u_merge_i_4/O[0]
                         net (fo=1, routed)           0.000     1.700    u_tdc/u_merge/Coarse[4]
    SLICE_X30Y63         FDRE                                         r  u_tdc/u_merge/out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.957    -0.346    u_tdc/u_merge/clk
    SLICE_X30Y63         FDRE                                         r  u_tdc/u_merge/out_reg[20]/C
                         clock pessimism              0.250    -0.096    
                         clock uncertainty            0.181     0.085    
    SLICE_X30Y63         FDRE (Hold_fdre_C_D)         0.105     0.190    u_tdc/u_merge/out_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.190    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  1.509    

Slack (MET) :             1.520ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.094ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        1.039ns  (logic 0.717ns (69.009%)  route 0.322ns (30.991%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.422ns = ( 0.672 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.682     0.672    u_tdc/u_Coarse_2/clk
    SLICE_X34Y62         FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE (Prop_fdre_C_Q)         0.128     0.800 r  u_tdc/u_Coarse_2/stored_reg[7]/Q
                         net (fo=1, routed)           0.095     0.895    u_tdc/CoarseStamp_2[7]
    SLICE_X33Y63         LUT6 (Prop_lut6_I4_O)        0.098     0.993 r  u_tdc/u_merge_i_64/O
                         net (fo=1, routed)           0.000     0.993    u_tdc/u_merge_i_64_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.108 r  u_tdc/u_merge_i_44/CO[3]
                         net (fo=1, routed)           0.000     1.108    u_tdc/u_merge_i_44_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.153 r  u_tdc/u_merge_i_25/CO[1]
                         net (fo=3, routed)           0.227     1.380    u_tdc/CoarseStamp_final20_in
    SLICE_X30Y62         LUT4 (Prop_lut4_I0_O)        0.114     1.494 r  u_tdc/u_merge_i_22/O
                         net (fo=1, routed)           0.000     1.494    u_tdc/u_merge_i_22_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.646 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.646    u_tdc/u_merge_i_5_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.711 r  u_tdc/u_merge_i_4/O[2]
                         net (fo=1, routed)           0.000     1.711    u_tdc/u_merge/Coarse[6]
    SLICE_X30Y63         FDRE                                         r  u_tdc/u_merge/out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.957    -0.346    u_tdc/u_merge/clk
    SLICE_X30Y63         FDRE                                         r  u_tdc/u_merge/out_reg[22]/C
                         clock pessimism              0.250    -0.096    
                         clock uncertainty            0.181     0.085    
    SLICE_X30Y63         FDRE (Hold_fdre_C_D)         0.105     0.190    u_tdc/u_merge/out_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.190    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  1.520    

Slack (MET) :             1.545ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.094ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        1.064ns  (logic 0.742ns (69.737%)  route 0.322ns (30.263%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.422ns = ( 0.672 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.682     0.672    u_tdc/u_Coarse_2/clk
    SLICE_X34Y62         FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE (Prop_fdre_C_Q)         0.128     0.800 r  u_tdc/u_Coarse_2/stored_reg[7]/Q
                         net (fo=1, routed)           0.095     0.895    u_tdc/CoarseStamp_2[7]
    SLICE_X33Y63         LUT6 (Prop_lut6_I4_O)        0.098     0.993 r  u_tdc/u_merge_i_64/O
                         net (fo=1, routed)           0.000     0.993    u_tdc/u_merge_i_64_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.108 r  u_tdc/u_merge_i_44/CO[3]
                         net (fo=1, routed)           0.000     1.108    u_tdc/u_merge_i_44_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.153 r  u_tdc/u_merge_i_25/CO[1]
                         net (fo=3, routed)           0.227     1.380    u_tdc/CoarseStamp_final20_in
    SLICE_X30Y62         LUT4 (Prop_lut4_I0_O)        0.114     1.494 r  u_tdc/u_merge_i_22/O
                         net (fo=1, routed)           0.000     1.494    u_tdc/u_merge_i_22_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.646 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.646    u_tdc/u_merge_i_5_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.736 r  u_tdc/u_merge_i_4/O[1]
                         net (fo=1, routed)           0.000     1.736    u_tdc/u_merge/Coarse[5]
    SLICE_X30Y63         FDRE                                         r  u_tdc/u_merge/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.957    -0.346    u_tdc/u_merge/clk
    SLICE_X30Y63         FDRE                                         r  u_tdc/u_merge/out_reg[21]/C
                         clock pessimism              0.250    -0.096    
                         clock uncertainty            0.181     0.085    
    SLICE_X30Y63         FDRE (Hold_fdre_C_D)         0.105     0.190    u_tdc/u_merge/out_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.190    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  1.545    

Slack (MET) :             1.545ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.094ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        1.064ns  (logic 0.742ns (69.737%)  route 0.322ns (30.263%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.422ns = ( 0.672 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.682     0.672    u_tdc/u_Coarse_2/clk
    SLICE_X34Y62         FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE (Prop_fdre_C_Q)         0.128     0.800 r  u_tdc/u_Coarse_2/stored_reg[7]/Q
                         net (fo=1, routed)           0.095     0.895    u_tdc/CoarseStamp_2[7]
    SLICE_X33Y63         LUT6 (Prop_lut6_I4_O)        0.098     0.993 r  u_tdc/u_merge_i_64/O
                         net (fo=1, routed)           0.000     0.993    u_tdc/u_merge_i_64_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.108 r  u_tdc/u_merge_i_44/CO[3]
                         net (fo=1, routed)           0.000     1.108    u_tdc/u_merge_i_44_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.153 r  u_tdc/u_merge_i_25/CO[1]
                         net (fo=3, routed)           0.227     1.380    u_tdc/CoarseStamp_final20_in
    SLICE_X30Y62         LUT4 (Prop_lut4_I0_O)        0.114     1.494 r  u_tdc/u_merge_i_22/O
                         net (fo=1, routed)           0.000     1.494    u_tdc/u_merge_i_22_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.646 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.646    u_tdc/u_merge_i_5_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.736 r  u_tdc/u_merge_i_4/O[3]
                         net (fo=1, routed)           0.000     1.736    u_tdc/u_merge/Coarse[7]
    SLICE_X30Y63         FDRE                                         r  u_tdc/u_merge/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.957    -0.346    u_tdc/u_merge/clk
    SLICE_X30Y63         FDRE                                         r  u_tdc/u_merge/out_reg[23]/C
                         clock pessimism              0.250    -0.096    
                         clock uncertainty            0.181     0.085    
    SLICE_X30Y63         FDRE (Hold_fdre_C_D)         0.105     0.190    u_tdc/u_merge/out_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.190    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  1.545    

Slack (MET) :             1.548ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.094ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        1.067ns  (logic 0.745ns (69.822%)  route 0.322ns (30.178%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.422ns = ( 0.672 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.682     0.672    u_tdc/u_Coarse_2/clk
    SLICE_X34Y62         FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE (Prop_fdre_C_Q)         0.128     0.800 r  u_tdc/u_Coarse_2/stored_reg[7]/Q
                         net (fo=1, routed)           0.095     0.895    u_tdc/CoarseStamp_2[7]
    SLICE_X33Y63         LUT6 (Prop_lut6_I4_O)        0.098     0.993 r  u_tdc/u_merge_i_64/O
                         net (fo=1, routed)           0.000     0.993    u_tdc/u_merge_i_64_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.108 r  u_tdc/u_merge_i_44/CO[3]
                         net (fo=1, routed)           0.000     1.108    u_tdc/u_merge_i_44_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.153 r  u_tdc/u_merge_i_25/CO[1]
                         net (fo=3, routed)           0.227     1.380    u_tdc/CoarseStamp_final20_in
    SLICE_X30Y62         LUT4 (Prop_lut4_I0_O)        0.114     1.494 r  u_tdc/u_merge_i_22/O
                         net (fo=1, routed)           0.000     1.494    u_tdc/u_merge_i_22_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.646 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.646    u_tdc/u_merge_i_5_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.685 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.685    u_tdc/u_merge_i_4_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.739 r  u_tdc/u_merge_i_3/O[0]
                         net (fo=1, routed)           0.000     1.739    u_tdc/u_merge/Coarse[8]
    SLICE_X30Y64         FDRE                                         r  u_tdc/u_merge/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.957    -0.346    u_tdc/u_merge/clk
    SLICE_X30Y64         FDRE                                         r  u_tdc/u_merge/out_reg[24]/C
                         clock pessimism              0.250    -0.096    
                         clock uncertainty            0.181     0.085    
    SLICE_X30Y64         FDRE (Hold_fdre_C_D)         0.105     0.190    u_tdc/u_merge/out_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.190    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  1.548    

Slack (MET) :             1.559ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.094ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        1.078ns  (logic 0.756ns (70.130%)  route 0.322ns (29.870%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.422ns = ( 0.672 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.682     0.672    u_tdc/u_Coarse_2/clk
    SLICE_X34Y62         FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE (Prop_fdre_C_Q)         0.128     0.800 r  u_tdc/u_Coarse_2/stored_reg[7]/Q
                         net (fo=1, routed)           0.095     0.895    u_tdc/CoarseStamp_2[7]
    SLICE_X33Y63         LUT6 (Prop_lut6_I4_O)        0.098     0.993 r  u_tdc/u_merge_i_64/O
                         net (fo=1, routed)           0.000     0.993    u_tdc/u_merge_i_64_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.108 r  u_tdc/u_merge_i_44/CO[3]
                         net (fo=1, routed)           0.000     1.108    u_tdc/u_merge_i_44_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.153 r  u_tdc/u_merge_i_25/CO[1]
                         net (fo=3, routed)           0.227     1.380    u_tdc/CoarseStamp_final20_in
    SLICE_X30Y62         LUT4 (Prop_lut4_I0_O)        0.114     1.494 r  u_tdc/u_merge_i_22/O
                         net (fo=1, routed)           0.000     1.494    u_tdc/u_merge_i_22_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.646 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.646    u_tdc/u_merge_i_5_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.685 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.685    u_tdc/u_merge_i_4_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.750 r  u_tdc/u_merge_i_3/O[2]
                         net (fo=1, routed)           0.000     1.750    u_tdc/u_merge/Coarse[10]
    SLICE_X30Y64         FDRE                                         r  u_tdc/u_merge/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.957    -0.346    u_tdc/u_merge/clk
    SLICE_X30Y64         FDRE                                         r  u_tdc/u_merge/out_reg[26]/C
                         clock pessimism              0.250    -0.096    
                         clock uncertainty            0.181     0.085    
    SLICE_X30Y64         FDRE (Hold_fdre_C_D)         0.105     0.190    u_tdc/u_merge/out_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.190    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  1.559    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_block_clock_clk_wiz_0_0
  To Clock:  clk_out3_block_clock_clk_wiz_0_0

Setup :           20  Failing Endpoints,  Worst Slack       -2.001ns,  Total Violation      -34.186ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.229ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.001ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.900ns  (logic 0.589ns (30.999%)  route 1.311ns (69.001%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.946ns = ( -1.321 - 0.625 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.628    -2.392    u_tdc/u_merge/clk
    SLICE_X29Y65         FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.379    -2.013 r  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.376    -1.637    u_tdc/u_merge/counter[1]
    SLICE_X28Y65         LUT3 (Prop_lut3_I0_O)        0.105    -1.532 r  u_tdc/u_merge/done_INST_0/O
                         net (fo=35, routed)          0.323    -1.209    u_tdc/done
    SLICE_X29Y65         LUT3 (Prop_lut3_I1_O)        0.105    -1.104 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.612    -0.492    u_tdc/u_Coarse_1/iRst
    SLICE_X32Y66         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.512    -1.321    u_tdc/u_Coarse_1/clk
    SLICE_X32Y66         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[13]/C
                         clock pessimism             -0.639    -1.960    
                         clock uncertainty           -0.181    -2.141    
    SLICE_X32Y66         FDRE (Setup_fdre_C_R)       -0.352    -2.493    u_tdc/u_Coarse_1/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.493    
                         arrival time                           0.492    
  -------------------------------------------------------------------
                         slack                                 -2.001    

Slack (VIOLATED) :        -2.001ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.900ns  (logic 0.589ns (30.999%)  route 1.311ns (69.001%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.946ns = ( -1.321 - 0.625 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.628    -2.392    u_tdc/u_merge/clk
    SLICE_X29Y65         FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.379    -2.013 r  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.376    -1.637    u_tdc/u_merge/counter[1]
    SLICE_X28Y65         LUT3 (Prop_lut3_I0_O)        0.105    -1.532 r  u_tdc/u_merge/done_INST_0/O
                         net (fo=35, routed)          0.323    -1.209    u_tdc/done
    SLICE_X29Y65         LUT3 (Prop_lut3_I1_O)        0.105    -1.104 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.612    -0.492    u_tdc/u_Coarse_1/iRst
    SLICE_X32Y66         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.512    -1.321    u_tdc/u_Coarse_1/clk
    SLICE_X32Y66         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[14]/C
                         clock pessimism             -0.639    -1.960    
                         clock uncertainty           -0.181    -2.141    
    SLICE_X32Y66         FDRE (Setup_fdre_C_R)       -0.352    -2.493    u_tdc/u_Coarse_1/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.493    
                         arrival time                           0.492    
  -------------------------------------------------------------------
                         slack                                 -2.001    

Slack (VIOLATED) :        -2.001ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.900ns  (logic 0.589ns (30.999%)  route 1.311ns (69.001%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.946ns = ( -1.321 - 0.625 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.628    -2.392    u_tdc/u_merge/clk
    SLICE_X29Y65         FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.379    -2.013 r  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.376    -1.637    u_tdc/u_merge/counter[1]
    SLICE_X28Y65         LUT3 (Prop_lut3_I0_O)        0.105    -1.532 r  u_tdc/u_merge/done_INST_0/O
                         net (fo=35, routed)          0.323    -1.209    u_tdc/done
    SLICE_X29Y65         LUT3 (Prop_lut3_I1_O)        0.105    -1.104 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.612    -0.492    u_tdc/u_Coarse_1/iRst
    SLICE_X32Y66         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.512    -1.321    u_tdc/u_Coarse_1/clk
    SLICE_X32Y66         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[15]/C
                         clock pessimism             -0.639    -1.960    
                         clock uncertainty           -0.181    -2.141    
    SLICE_X32Y66         FDRE (Setup_fdre_C_R)       -0.352    -2.493    u_tdc/u_Coarse_1/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.493    
                         arrival time                           0.492    
  -------------------------------------------------------------------
                         slack                                 -2.001    

Slack (VIOLATED) :        -1.999ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.900ns  (logic 0.589ns (30.994%)  route 1.311ns (69.006%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.944ns = ( -1.319 - 0.625 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.628    -2.392    u_tdc/u_merge/clk
    SLICE_X29Y65         FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.379    -2.013 r  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.376    -1.637    u_tdc/u_merge/counter[1]
    SLICE_X28Y65         LUT3 (Prop_lut3_I0_O)        0.105    -1.532 r  u_tdc/u_merge/done_INST_0/O
                         net (fo=35, routed)          0.323    -1.209    u_tdc/done
    SLICE_X29Y65         LUT3 (Prop_lut3_I1_O)        0.105    -1.104 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.612    -0.492    u_tdc/u_Coarse_1/iRst
    SLICE_X32Y63         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.514    -1.319    u_tdc/u_Coarse_1/clk
    SLICE_X32Y63         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[1]/C
                         clock pessimism             -0.639    -1.958    
                         clock uncertainty           -0.181    -2.139    
    SLICE_X32Y63         FDRE (Setup_fdre_C_R)       -0.352    -2.491    u_tdc/u_Coarse_1/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.491    
                         arrival time                           0.492    
  -------------------------------------------------------------------
                         slack                                 -1.999    

Slack (VIOLATED) :        -1.999ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.900ns  (logic 0.589ns (30.994%)  route 1.311ns (69.006%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.944ns = ( -1.319 - 0.625 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.628    -2.392    u_tdc/u_merge/clk
    SLICE_X29Y65         FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.379    -2.013 r  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.376    -1.637    u_tdc/u_merge/counter[1]
    SLICE_X28Y65         LUT3 (Prop_lut3_I0_O)        0.105    -1.532 r  u_tdc/u_merge/done_INST_0/O
                         net (fo=35, routed)          0.323    -1.209    u_tdc/done
    SLICE_X29Y65         LUT3 (Prop_lut3_I1_O)        0.105    -1.104 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.612    -0.492    u_tdc/u_Coarse_1/iRst
    SLICE_X32Y63         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.514    -1.319    u_tdc/u_Coarse_1/clk
    SLICE_X32Y63         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[2]/C
                         clock pessimism             -0.639    -1.958    
                         clock uncertainty           -0.181    -2.139    
    SLICE_X32Y63         FDRE (Setup_fdre_C_R)       -0.352    -2.491    u_tdc/u_Coarse_1/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.491    
                         arrival time                           0.492    
  -------------------------------------------------------------------
                         slack                                 -1.999    

Slack (VIOLATED) :        -1.999ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.900ns  (logic 0.589ns (30.994%)  route 1.311ns (69.006%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.944ns = ( -1.319 - 0.625 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.628    -2.392    u_tdc/u_merge/clk
    SLICE_X29Y65         FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.379    -2.013 r  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.376    -1.637    u_tdc/u_merge/counter[1]
    SLICE_X28Y65         LUT3 (Prop_lut3_I0_O)        0.105    -1.532 r  u_tdc/u_merge/done_INST_0/O
                         net (fo=35, routed)          0.323    -1.209    u_tdc/done
    SLICE_X29Y65         LUT3 (Prop_lut3_I1_O)        0.105    -1.104 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.612    -0.492    u_tdc/u_Coarse_1/iRst
    SLICE_X32Y63         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.514    -1.319    u_tdc/u_Coarse_1/clk
    SLICE_X32Y63         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[3]/C
                         clock pessimism             -0.639    -1.958    
                         clock uncertainty           -0.181    -2.139    
    SLICE_X32Y63         FDRE (Setup_fdre_C_R)       -0.352    -2.491    u_tdc/u_Coarse_1/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.491    
                         arrival time                           0.492    
  -------------------------------------------------------------------
                         slack                                 -1.999    

Slack (VIOLATED) :        -1.999ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.900ns  (logic 0.589ns (30.994%)  route 1.311ns (69.006%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.944ns = ( -1.319 - 0.625 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.628    -2.392    u_tdc/u_merge/clk
    SLICE_X29Y65         FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.379    -2.013 r  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.376    -1.637    u_tdc/u_merge/counter[1]
    SLICE_X28Y65         LUT3 (Prop_lut3_I0_O)        0.105    -1.532 r  u_tdc/u_merge/done_INST_0/O
                         net (fo=35, routed)          0.323    -1.209    u_tdc/done
    SLICE_X29Y65         LUT3 (Prop_lut3_I1_O)        0.105    -1.104 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.612    -0.492    u_tdc/u_Coarse_1/iRst
    SLICE_X32Y63         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.514    -1.319    u_tdc/u_Coarse_1/clk
    SLICE_X32Y63         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[4]/C
                         clock pessimism             -0.639    -1.958    
                         clock uncertainty           -0.181    -2.139    
    SLICE_X32Y63         FDRE (Setup_fdre_C_R)       -0.352    -2.491    u_tdc/u_Coarse_1/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.491    
                         arrival time                           0.492    
  -------------------------------------------------------------------
                         slack                                 -1.999    

Slack (VIOLATED) :        -1.998ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.898ns  (logic 0.589ns (31.031%)  route 1.309ns (68.969%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.945ns = ( -1.320 - 0.625 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.628    -2.392    u_tdc/u_merge/clk
    SLICE_X29Y65         FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.379    -2.013 r  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.376    -1.637    u_tdc/u_merge/counter[1]
    SLICE_X28Y65         LUT3 (Prop_lut3_I0_O)        0.105    -1.532 r  u_tdc/u_merge/done_INST_0/O
                         net (fo=35, routed)          0.323    -1.209    u_tdc/done
    SLICE_X29Y65         LUT3 (Prop_lut3_I1_O)        0.105    -1.104 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.610    -0.494    u_tdc/u_Coarse_1/iRst
    SLICE_X32Y64         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.513    -1.320    u_tdc/u_Coarse_1/clk
    SLICE_X32Y64         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[5]/C
                         clock pessimism             -0.639    -1.959    
                         clock uncertainty           -0.181    -2.140    
    SLICE_X32Y64         FDRE (Setup_fdre_C_R)       -0.352    -2.492    u_tdc/u_Coarse_1/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.492    
                         arrival time                           0.494    
  -------------------------------------------------------------------
                         slack                                 -1.998    

Slack (VIOLATED) :        -1.998ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.898ns  (logic 0.589ns (31.031%)  route 1.309ns (68.969%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.945ns = ( -1.320 - 0.625 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.628    -2.392    u_tdc/u_merge/clk
    SLICE_X29Y65         FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.379    -2.013 r  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.376    -1.637    u_tdc/u_merge/counter[1]
    SLICE_X28Y65         LUT3 (Prop_lut3_I0_O)        0.105    -1.532 r  u_tdc/u_merge/done_INST_0/O
                         net (fo=35, routed)          0.323    -1.209    u_tdc/done
    SLICE_X29Y65         LUT3 (Prop_lut3_I1_O)        0.105    -1.104 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.610    -0.494    u_tdc/u_Coarse_1/iRst
    SLICE_X32Y64         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.513    -1.320    u_tdc/u_Coarse_1/clk
    SLICE_X32Y64         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[6]/C
                         clock pessimism             -0.639    -1.959    
                         clock uncertainty           -0.181    -2.140    
    SLICE_X32Y64         FDRE (Setup_fdre_C_R)       -0.352    -2.492    u_tdc/u_Coarse_1/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.492    
                         arrival time                           0.494    
  -------------------------------------------------------------------
                         slack                                 -1.998    

Slack (VIOLATED) :        -1.998ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.898ns  (logic 0.589ns (31.031%)  route 1.309ns (68.969%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.945ns = ( -1.320 - 0.625 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.628    -2.392    u_tdc/u_merge/clk
    SLICE_X29Y65         FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.379    -2.013 r  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.376    -1.637    u_tdc/u_merge/counter[1]
    SLICE_X28Y65         LUT3 (Prop_lut3_I0_O)        0.105    -1.532 r  u_tdc/u_merge/done_INST_0/O
                         net (fo=35, routed)          0.323    -1.209    u_tdc/done
    SLICE_X29Y65         LUT3 (Prop_lut3_I1_O)        0.105    -1.104 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.610    -0.494    u_tdc/u_Coarse_1/iRst
    SLICE_X32Y64         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.513    -1.320    u_tdc/u_Coarse_1/clk
    SLICE_X32Y64         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[7]/C
                         clock pessimism             -0.639    -1.959    
                         clock uncertainty           -0.181    -2.140    
    SLICE_X32Y64         FDRE (Setup_fdre_C_R)       -0.352    -2.492    u_tdc/u_Coarse_1/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.492    
                         arrival time                           0.494    
  -------------------------------------------------------------------
                         slack                                 -1.998    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.229ns  (arrival time - required time)
  Source:                 startTDC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_EdgeDetector_1/edge_detector_ffd0/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.375ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.676%)  route 0.182ns (56.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns = ( 0.278 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.423ns = ( 4.577 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.681     4.577    clk
    SLICE_X35Y65         FDRE                                         r  startTDC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y65         FDRE (Prop_fdre_C_Q)         0.141     4.718 r  startTDC_reg/Q
                         net (fo=7, routed)           0.182     4.900    u_tdc/u_EdgeDetector_1/enable
    SLICE_X28Y65         FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.956     0.278    u_tdc/u_EdgeDetector_1/iClk
    SLICE_X28Y65         FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd0/C
                         clock pessimism              0.250     0.528    
                         clock uncertainty            0.181     0.709    
    SLICE_X28Y65         FDCE (Hold_fdce_C_CE)       -0.039     0.670    u_tdc/u_EdgeDetector_1/edge_detector_ffd0
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           4.900    
  -------------------------------------------------------------------
                         slack                                  4.229    

Slack (MET) :             4.229ns  (arrival time - required time)
  Source:                 startTDC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_EdgeDetector_1/edge_detector_ffd1/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.375ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.676%)  route 0.182ns (56.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns = ( 0.278 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.423ns = ( 4.577 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.681     4.577    clk
    SLICE_X35Y65         FDRE                                         r  startTDC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y65         FDRE (Prop_fdre_C_Q)         0.141     4.718 r  startTDC_reg/Q
                         net (fo=7, routed)           0.182     4.900    u_tdc/u_EdgeDetector_1/enable
    SLICE_X28Y65         FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.956     0.278    u_tdc/u_EdgeDetector_1/iClk
    SLICE_X28Y65         FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd1/C
                         clock pessimism              0.250     0.528    
                         clock uncertainty            0.181     0.709    
    SLICE_X28Y65         FDCE (Hold_fdce_C_CE)       -0.039     0.670    u_tdc/u_EdgeDetector_1/edge_detector_ffd1
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           4.900    
  -------------------------------------------------------------------
                         slack                                  4.229    

Slack (MET) :             4.229ns  (arrival time - required time)
  Source:                 startTDC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_EdgeDetector_2/edge_detector_ffd0/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.375ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.676%)  route 0.182ns (56.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns = ( 0.278 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.423ns = ( 4.577 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.681     4.577    clk
    SLICE_X35Y65         FDRE                                         r  startTDC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y65         FDRE (Prop_fdre_C_Q)         0.141     4.718 r  startTDC_reg/Q
                         net (fo=7, routed)           0.182     4.900    u_tdc/u_EdgeDetector_2/enable
    SLICE_X28Y65         FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.956     0.278    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X28Y65         FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
                         clock pessimism              0.250     0.528    
                         clock uncertainty            0.181     0.709    
    SLICE_X28Y65         FDCE (Hold_fdce_C_CE)       -0.039     0.670    u_tdc/u_EdgeDetector_2/edge_detector_ffd0
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           4.900    
  -------------------------------------------------------------------
                         slack                                  4.229    

Slack (MET) :             4.229ns  (arrival time - required time)
  Source:                 startTDC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_EdgeDetector_2/edge_detector_ffd1/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.375ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.676%)  route 0.182ns (56.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns = ( 0.278 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.423ns = ( 4.577 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.681     4.577    clk
    SLICE_X35Y65         FDRE                                         r  startTDC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y65         FDRE (Prop_fdre_C_Q)         0.141     4.718 r  startTDC_reg/Q
                         net (fo=7, routed)           0.182     4.900    u_tdc/u_EdgeDetector_2/enable
    SLICE_X28Y65         FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.956     0.278    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X28Y65         FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
                         clock pessimism              0.250     0.528    
                         clock uncertainty            0.181     0.709    
    SLICE_X28Y65         FDCE (Hold_fdce_C_CE)       -0.039     0.670    u_tdc/u_EdgeDetector_2/edge_detector_ffd1
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           4.900    
  -------------------------------------------------------------------
                         slack                                  4.229    

Slack (MET) :             4.487ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.375ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.602ns  (logic 0.186ns (30.873%)  route 0.416ns (69.127%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns = ( 0.279 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.423ns = ( 4.577 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.681     4.577    u_tdc/clk0
    SLICE_X33Y64         FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDCE (Prop_fdce_C_Q)         0.141     4.718 f  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.166     4.884    u_tdc/ready
    SLICE_X29Y65         LUT3 (Prop_lut3_I2_O)        0.045     4.929 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.251     5.179    u_tdc/u_Coarse_1/iRst
    SLICE_X29Y64         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.957     0.279    u_tdc/u_Coarse_1/clk
    SLICE_X29Y64         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[0]/C
                         clock pessimism              0.250     0.529    
                         clock uncertainty            0.181     0.710    
    SLICE_X29Y64         FDRE (Hold_fdre_C_R)        -0.018     0.692    u_tdc/u_Coarse_1/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           5.179    
  -------------------------------------------------------------------
                         slack                                  4.487    

Slack (MET) :             4.508ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.375ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.622ns  (logic 0.186ns (29.919%)  route 0.436ns (70.081%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns = ( 0.277 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.423ns = ( 4.577 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.681     4.577    u_tdc/clk0
    SLICE_X33Y64         FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDCE (Prop_fdce_C_Q)         0.141     4.718 f  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.166     4.884    u_tdc/ready
    SLICE_X29Y65         LUT3 (Prop_lut3_I2_O)        0.045     4.929 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.270     5.199    u_tdc/u_Coarse_1/iRst
    SLICE_X32Y65         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.955     0.277    u_tdc/u_Coarse_1/clk
    SLICE_X32Y65         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[10]/C
                         clock pessimism              0.250     0.527    
                         clock uncertainty            0.181     0.708    
    SLICE_X32Y65         FDRE (Hold_fdre_C_R)        -0.018     0.690    u_tdc/u_Coarse_1/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           5.199    
  -------------------------------------------------------------------
                         slack                                  4.508    

Slack (MET) :             4.508ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.375ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.622ns  (logic 0.186ns (29.919%)  route 0.436ns (70.081%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns = ( 0.277 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.423ns = ( 4.577 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.681     4.577    u_tdc/clk0
    SLICE_X33Y64         FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDCE (Prop_fdce_C_Q)         0.141     4.718 f  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.166     4.884    u_tdc/ready
    SLICE_X29Y65         LUT3 (Prop_lut3_I2_O)        0.045     4.929 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.270     5.199    u_tdc/u_Coarse_1/iRst
    SLICE_X32Y65         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.955     0.277    u_tdc/u_Coarse_1/clk
    SLICE_X32Y65         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[11]/C
                         clock pessimism              0.250     0.527    
                         clock uncertainty            0.181     0.708    
    SLICE_X32Y65         FDRE (Hold_fdre_C_R)        -0.018     0.690    u_tdc/u_Coarse_1/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           5.199    
  -------------------------------------------------------------------
                         slack                                  4.508    

Slack (MET) :             4.508ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.375ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.622ns  (logic 0.186ns (29.919%)  route 0.436ns (70.081%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns = ( 0.277 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.423ns = ( 4.577 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.681     4.577    u_tdc/clk0
    SLICE_X33Y64         FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDCE (Prop_fdce_C_Q)         0.141     4.718 f  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.166     4.884    u_tdc/ready
    SLICE_X29Y65         LUT3 (Prop_lut3_I2_O)        0.045     4.929 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.270     5.199    u_tdc/u_Coarse_1/iRst
    SLICE_X32Y65         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.955     0.277    u_tdc/u_Coarse_1/clk
    SLICE_X32Y65         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[12]/C
                         clock pessimism              0.250     0.527    
                         clock uncertainty            0.181     0.708    
    SLICE_X32Y65         FDRE (Hold_fdre_C_R)        -0.018     0.690    u_tdc/u_Coarse_1/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           5.199    
  -------------------------------------------------------------------
                         slack                                  4.508    

Slack (MET) :             4.508ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.375ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.622ns  (logic 0.186ns (29.919%)  route 0.436ns (70.081%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns = ( 0.277 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.423ns = ( 4.577 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.681     4.577    u_tdc/clk0
    SLICE_X33Y64         FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDCE (Prop_fdce_C_Q)         0.141     4.718 f  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.166     4.884    u_tdc/ready
    SLICE_X29Y65         LUT3 (Prop_lut3_I2_O)        0.045     4.929 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.270     5.199    u_tdc/u_Coarse_1/iRst
    SLICE_X32Y65         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.955     0.277    u_tdc/u_Coarse_1/clk
    SLICE_X32Y65         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[9]/C
                         clock pessimism              0.250     0.527    
                         clock uncertainty            0.181     0.708    
    SLICE_X32Y65         FDRE (Hold_fdre_C_R)        -0.018     0.690    u_tdc/u_Coarse_1/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           5.199    
  -------------------------------------------------------------------
                         slack                                  4.508    

Slack (MET) :             4.556ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.375ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.671ns  (logic 0.186ns (27.728%)  route 0.485ns (72.272%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns = ( 0.278 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.423ns = ( 4.577 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.681     4.577    u_tdc/clk0
    SLICE_X33Y64         FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDCE (Prop_fdce_C_Q)         0.141     4.718 f  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.166     4.884    u_tdc/ready
    SLICE_X29Y65         LUT3 (Prop_lut3_I2_O)        0.045     4.929 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.319     5.248    u_tdc/u_Coarse_1/iRst
    SLICE_X32Y63         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.956     0.278    u_tdc/u_Coarse_1/clk
    SLICE_X32Y63         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[1]/C
                         clock pessimism              0.250     0.528    
                         clock uncertainty            0.181     0.709    
    SLICE_X32Y63         FDRE (Hold_fdre_C_R)        -0.018     0.691    u_tdc/u_Coarse_1/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           5.248    
  -------------------------------------------------------------------
                         slack                                  4.556    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_block_clock_clk_wiz_0_0
  To Clock:  clk_out4_block_clock_clk_wiz_0_0

Setup :           16  Failing Endpoints,  Worst Slack       -1.563ns,  Total Violation      -23.958ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.009ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.563ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.094ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 0.589ns (30.431%)  route 1.347ns (69.569%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( -0.848 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.628    -2.392    u_tdc/u_merge/clk
    SLICE_X29Y65         FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.379    -2.013 r  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.376    -1.637    u_tdc/u_merge/counter[1]
    SLICE_X28Y65         LUT3 (Prop_lut3_I0_O)        0.105    -1.532 r  u_tdc/u_merge/done_INST_0/O
                         net (fo=35, routed)          0.323    -1.209    u_tdc/done
    SLICE_X29Y65         LUT3 (Prop_lut3_I1_O)        0.105    -1.104 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.647    -0.457    u_tdc/u_Coarse_2/iRst
    SLICE_X33Y60         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.516    -0.848    u_tdc/u_Coarse_2/clk
    SLICE_X33Y60         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[0]/C
                         clock pessimism             -0.639    -1.487    
                         clock uncertainty           -0.181    -1.668    
    SLICE_X33Y60         FDRE (Setup_fdre_C_R)       -0.352    -2.020    u_tdc/u_Coarse_2/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           0.457    
  -------------------------------------------------------------------
                         slack                                 -1.563    

Slack (VIOLATED) :        -1.528ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.094ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.902ns  (logic 0.589ns (30.973%)  route 1.313ns (69.027%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( -0.847 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.628    -2.392    u_tdc/u_merge/clk
    SLICE_X29Y65         FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.379    -2.013 r  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.376    -1.637    u_tdc/u_merge/counter[1]
    SLICE_X28Y65         LUT3 (Prop_lut3_I0_O)        0.105    -1.532 r  u_tdc/u_merge/done_INST_0/O
                         net (fo=35, routed)          0.323    -1.209    u_tdc/done
    SLICE_X29Y65         LUT3 (Prop_lut3_I1_O)        0.105    -1.104 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.613    -0.491    u_tdc/u_Coarse_2/iRst
    SLICE_X31Y62         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.517    -0.847    u_tdc/u_Coarse_2/clk
    SLICE_X31Y62         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[1]/C
                         clock pessimism             -0.639    -1.486    
                         clock uncertainty           -0.181    -1.667    
    SLICE_X31Y62         FDRE (Setup_fdre_C_R)       -0.352    -2.019    u_tdc/u_Coarse_2/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           0.491    
  -------------------------------------------------------------------
                         slack                                 -1.528    

Slack (VIOLATED) :        -1.528ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.094ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.902ns  (logic 0.589ns (30.973%)  route 1.313ns (69.027%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( -0.847 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.628    -2.392    u_tdc/u_merge/clk
    SLICE_X29Y65         FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.379    -2.013 r  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.376    -1.637    u_tdc/u_merge/counter[1]
    SLICE_X28Y65         LUT3 (Prop_lut3_I0_O)        0.105    -1.532 r  u_tdc/u_merge/done_INST_0/O
                         net (fo=35, routed)          0.323    -1.209    u_tdc/done
    SLICE_X29Y65         LUT3 (Prop_lut3_I1_O)        0.105    -1.104 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.613    -0.491    u_tdc/u_Coarse_2/iRst
    SLICE_X31Y62         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.517    -0.847    u_tdc/u_Coarse_2/clk
    SLICE_X31Y62         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[2]/C
                         clock pessimism             -0.639    -1.486    
                         clock uncertainty           -0.181    -1.667    
    SLICE_X31Y62         FDRE (Setup_fdre_C_R)       -0.352    -2.019    u_tdc/u_Coarse_2/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           0.491    
  -------------------------------------------------------------------
                         slack                                 -1.528    

Slack (VIOLATED) :        -1.528ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.094ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.902ns  (logic 0.589ns (30.973%)  route 1.313ns (69.027%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( -0.847 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.628    -2.392    u_tdc/u_merge/clk
    SLICE_X29Y65         FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.379    -2.013 r  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.376    -1.637    u_tdc/u_merge/counter[1]
    SLICE_X28Y65         LUT3 (Prop_lut3_I0_O)        0.105    -1.532 r  u_tdc/u_merge/done_INST_0/O
                         net (fo=35, routed)          0.323    -1.209    u_tdc/done
    SLICE_X29Y65         LUT3 (Prop_lut3_I1_O)        0.105    -1.104 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.613    -0.491    u_tdc/u_Coarse_2/iRst
    SLICE_X31Y62         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.517    -0.847    u_tdc/u_Coarse_2/clk
    SLICE_X31Y62         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[3]/C
                         clock pessimism             -0.639    -1.486    
                         clock uncertainty           -0.181    -1.667    
    SLICE_X31Y62         FDRE (Setup_fdre_C_R)       -0.352    -2.019    u_tdc/u_Coarse_2/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           0.491    
  -------------------------------------------------------------------
                         slack                                 -1.528    

Slack (VIOLATED) :        -1.528ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.094ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.902ns  (logic 0.589ns (30.973%)  route 1.313ns (69.027%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( -0.847 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.628    -2.392    u_tdc/u_merge/clk
    SLICE_X29Y65         FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.379    -2.013 r  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.376    -1.637    u_tdc/u_merge/counter[1]
    SLICE_X28Y65         LUT3 (Prop_lut3_I0_O)        0.105    -1.532 r  u_tdc/u_merge/done_INST_0/O
                         net (fo=35, routed)          0.323    -1.209    u_tdc/done
    SLICE_X29Y65         LUT3 (Prop_lut3_I1_O)        0.105    -1.104 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.613    -0.491    u_tdc/u_Coarse_2/iRst
    SLICE_X31Y62         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.517    -0.847    u_tdc/u_Coarse_2/clk
    SLICE_X31Y62         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[4]/C
                         clock pessimism             -0.639    -1.486    
                         clock uncertainty           -0.181    -1.667    
    SLICE_X31Y62         FDRE (Setup_fdre_C_R)       -0.352    -2.019    u_tdc/u_Coarse_2/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           0.491    
  -------------------------------------------------------------------
                         slack                                 -1.528    

Slack (VIOLATED) :        -1.522ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.094ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.892ns  (logic 0.589ns (31.127%)  route 1.303ns (68.873%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.944ns = ( -0.850 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.628    -2.392    u_tdc/u_merge/clk
    SLICE_X29Y65         FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.379    -2.013 r  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.376    -1.637    u_tdc/u_merge/counter[1]
    SLICE_X28Y65         LUT3 (Prop_lut3_I0_O)        0.105    -1.532 r  u_tdc/u_merge/done_INST_0/O
                         net (fo=35, routed)          0.323    -1.209    u_tdc/done
    SLICE_X29Y65         LUT3 (Prop_lut3_I1_O)        0.105    -1.104 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.604    -0.500    u_tdc/u_Coarse_2/iRst
    SLICE_X31Y65         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.514    -0.850    u_tdc/u_Coarse_2/clk
    SLICE_X31Y65         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[13]/C
                         clock pessimism             -0.639    -1.489    
                         clock uncertainty           -0.181    -1.670    
    SLICE_X31Y65         FDRE (Setup_fdre_C_R)       -0.352    -2.022    u_tdc/u_Coarse_2/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                 -1.522    

Slack (VIOLATED) :        -1.522ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.094ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.892ns  (logic 0.589ns (31.127%)  route 1.303ns (68.873%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.944ns = ( -0.850 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.628    -2.392    u_tdc/u_merge/clk
    SLICE_X29Y65         FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.379    -2.013 r  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.376    -1.637    u_tdc/u_merge/counter[1]
    SLICE_X28Y65         LUT3 (Prop_lut3_I0_O)        0.105    -1.532 r  u_tdc/u_merge/done_INST_0/O
                         net (fo=35, routed)          0.323    -1.209    u_tdc/done
    SLICE_X29Y65         LUT3 (Prop_lut3_I1_O)        0.105    -1.104 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.604    -0.500    u_tdc/u_Coarse_2/iRst
    SLICE_X31Y65         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.514    -0.850    u_tdc/u_Coarse_2/clk
    SLICE_X31Y65         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[14]/C
                         clock pessimism             -0.639    -1.489    
                         clock uncertainty           -0.181    -1.670    
    SLICE_X31Y65         FDRE (Setup_fdre_C_R)       -0.352    -2.022    u_tdc/u_Coarse_2/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                 -1.522    

Slack (VIOLATED) :        -1.522ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.094ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.892ns  (logic 0.589ns (31.127%)  route 1.303ns (68.873%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.944ns = ( -0.850 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.628    -2.392    u_tdc/u_merge/clk
    SLICE_X29Y65         FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.379    -2.013 r  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.376    -1.637    u_tdc/u_merge/counter[1]
    SLICE_X28Y65         LUT3 (Prop_lut3_I0_O)        0.105    -1.532 r  u_tdc/u_merge/done_INST_0/O
                         net (fo=35, routed)          0.323    -1.209    u_tdc/done
    SLICE_X29Y65         LUT3 (Prop_lut3_I1_O)        0.105    -1.104 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.604    -0.500    u_tdc/u_Coarse_2/iRst
    SLICE_X31Y65         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.514    -0.850    u_tdc/u_Coarse_2/clk
    SLICE_X31Y65         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[15]/C
                         clock pessimism             -0.639    -1.489    
                         clock uncertainty           -0.181    -1.670    
    SLICE_X31Y65         FDRE (Setup_fdre_C_R)       -0.352    -2.022    u_tdc/u_Coarse_2/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                 -1.522    

Slack (VIOLATED) :        -1.518ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.094ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.890ns  (logic 0.589ns (31.163%)  route 1.301ns (68.837%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( -0.848 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.628    -2.392    u_tdc/u_merge/clk
    SLICE_X29Y65         FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.379    -2.013 r  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.376    -1.637    u_tdc/u_merge/counter[1]
    SLICE_X28Y65         LUT3 (Prop_lut3_I0_O)        0.105    -1.532 r  u_tdc/u_merge/done_INST_0/O
                         net (fo=35, routed)          0.323    -1.209    u_tdc/done
    SLICE_X29Y65         LUT3 (Prop_lut3_I1_O)        0.105    -1.104 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.602    -0.502    u_tdc/u_Coarse_2/iRst
    SLICE_X31Y63         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.516    -0.848    u_tdc/u_Coarse_2/clk
    SLICE_X31Y63         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[5]/C
                         clock pessimism             -0.639    -1.487    
                         clock uncertainty           -0.181    -1.668    
    SLICE_X31Y63         FDRE (Setup_fdre_C_R)       -0.352    -2.020    u_tdc/u_Coarse_2/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           0.502    
  -------------------------------------------------------------------
                         slack                                 -1.518    

Slack (VIOLATED) :        -1.518ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.094ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.890ns  (logic 0.589ns (31.163%)  route 1.301ns (68.837%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( -0.848 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.628    -2.392    u_tdc/u_merge/clk
    SLICE_X29Y65         FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.379    -2.013 r  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.376    -1.637    u_tdc/u_merge/counter[1]
    SLICE_X28Y65         LUT3 (Prop_lut3_I0_O)        0.105    -1.532 r  u_tdc/u_merge/done_INST_0/O
                         net (fo=35, routed)          0.323    -1.209    u_tdc/done
    SLICE_X29Y65         LUT3 (Prop_lut3_I1_O)        0.105    -1.104 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.602    -0.502    u_tdc/u_Coarse_2/iRst
    SLICE_X31Y63         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.516    -0.848    u_tdc/u_Coarse_2/clk
    SLICE_X31Y63         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[6]/C
                         clock pessimism             -0.639    -1.487    
                         clock uncertainty           -0.181    -1.668    
    SLICE_X31Y63         FDRE (Setup_fdre_C_R)       -0.352    -2.020    u_tdc/u_Coarse_2/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           0.502    
  -------------------------------------------------------------------
                         slack                                 -1.518    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.009ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.593ns  (logic 0.186ns (31.374%)  route 0.407ns (68.626%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns = ( 0.748 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.423ns = ( 4.577 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.681     4.577    u_tdc/clk0
    SLICE_X33Y64         FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDCE (Prop_fdce_C_Q)         0.141     4.718 f  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.166     4.884    u_tdc/ready
    SLICE_X29Y65         LUT3 (Prop_lut3_I2_O)        0.045     4.929 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.241     5.170    u_tdc/u_Coarse_2/iRst
    SLICE_X31Y64         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.957     0.748    u_tdc/u_Coarse_2/clk
    SLICE_X31Y64         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[10]/C
                         clock pessimism              0.250     0.998    
                         clock uncertainty            0.181     1.179    
    SLICE_X31Y64         FDRE (Hold_fdre_C_R)        -0.018     1.161    u_tdc/u_Coarse_2/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           5.170    
  -------------------------------------------------------------------
                         slack                                  4.009    

Slack (MET) :             4.009ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.593ns  (logic 0.186ns (31.374%)  route 0.407ns (68.626%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns = ( 0.748 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.423ns = ( 4.577 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.681     4.577    u_tdc/clk0
    SLICE_X33Y64         FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDCE (Prop_fdce_C_Q)         0.141     4.718 f  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.166     4.884    u_tdc/ready
    SLICE_X29Y65         LUT3 (Prop_lut3_I2_O)        0.045     4.929 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.241     5.170    u_tdc/u_Coarse_2/iRst
    SLICE_X31Y64         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.957     0.748    u_tdc/u_Coarse_2/clk
    SLICE_X31Y64         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[11]/C
                         clock pessimism              0.250     0.998    
                         clock uncertainty            0.181     1.179    
    SLICE_X31Y64         FDRE (Hold_fdre_C_R)        -0.018     1.161    u_tdc/u_Coarse_2/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           5.170    
  -------------------------------------------------------------------
                         slack                                  4.009    

Slack (MET) :             4.009ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.593ns  (logic 0.186ns (31.374%)  route 0.407ns (68.626%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns = ( 0.748 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.423ns = ( 4.577 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.681     4.577    u_tdc/clk0
    SLICE_X33Y64         FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDCE (Prop_fdce_C_Q)         0.141     4.718 f  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.166     4.884    u_tdc/ready
    SLICE_X29Y65         LUT3 (Prop_lut3_I2_O)        0.045     4.929 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.241     5.170    u_tdc/u_Coarse_2/iRst
    SLICE_X31Y64         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.957     0.748    u_tdc/u_Coarse_2/clk
    SLICE_X31Y64         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[12]/C
                         clock pessimism              0.250     0.998    
                         clock uncertainty            0.181     1.179    
    SLICE_X31Y64         FDRE (Hold_fdre_C_R)        -0.018     1.161    u_tdc/u_Coarse_2/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           5.170    
  -------------------------------------------------------------------
                         slack                                  4.009    

Slack (MET) :             4.009ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.593ns  (logic 0.186ns (31.374%)  route 0.407ns (68.626%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns = ( 0.748 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.423ns = ( 4.577 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.681     4.577    u_tdc/clk0
    SLICE_X33Y64         FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDCE (Prop_fdce_C_Q)         0.141     4.718 f  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.166     4.884    u_tdc/ready
    SLICE_X29Y65         LUT3 (Prop_lut3_I2_O)        0.045     4.929 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.241     5.170    u_tdc/u_Coarse_2/iRst
    SLICE_X31Y64         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.957     0.748    u_tdc/u_Coarse_2/clk
    SLICE_X31Y64         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[9]/C
                         clock pessimism              0.250     0.998    
                         clock uncertainty            0.181     1.179    
    SLICE_X31Y64         FDRE (Hold_fdre_C_R)        -0.018     1.161    u_tdc/u_Coarse_2/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           5.170    
  -------------------------------------------------------------------
                         slack                                  4.009    

Slack (MET) :             4.060ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.645ns  (logic 0.186ns (28.858%)  route 0.459ns (71.142%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns = ( 0.748 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.423ns = ( 4.577 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.681     4.577    u_tdc/clk0
    SLICE_X33Y64         FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDCE (Prop_fdce_C_Q)         0.141     4.718 f  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.166     4.884    u_tdc/ready
    SLICE_X29Y65         LUT3 (Prop_lut3_I2_O)        0.045     4.929 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.293     5.221    u_tdc/u_Coarse_2/iRst
    SLICE_X31Y63         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.957     0.748    u_tdc/u_Coarse_2/clk
    SLICE_X31Y63         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[5]/C
                         clock pessimism              0.250     0.998    
                         clock uncertainty            0.181     1.179    
    SLICE_X31Y63         FDRE (Hold_fdre_C_R)        -0.018     1.161    u_tdc/u_Coarse_2/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           5.221    
  -------------------------------------------------------------------
                         slack                                  4.060    

Slack (MET) :             4.060ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.645ns  (logic 0.186ns (28.858%)  route 0.459ns (71.142%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns = ( 0.748 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.423ns = ( 4.577 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.681     4.577    u_tdc/clk0
    SLICE_X33Y64         FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDCE (Prop_fdce_C_Q)         0.141     4.718 f  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.166     4.884    u_tdc/ready
    SLICE_X29Y65         LUT3 (Prop_lut3_I2_O)        0.045     4.929 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.293     5.221    u_tdc/u_Coarse_2/iRst
    SLICE_X31Y63         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.957     0.748    u_tdc/u_Coarse_2/clk
    SLICE_X31Y63         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[6]/C
                         clock pessimism              0.250     0.998    
                         clock uncertainty            0.181     1.179    
    SLICE_X31Y63         FDRE (Hold_fdre_C_R)        -0.018     1.161    u_tdc/u_Coarse_2/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           5.221    
  -------------------------------------------------------------------
                         slack                                  4.060    

Slack (MET) :             4.060ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.645ns  (logic 0.186ns (28.858%)  route 0.459ns (71.142%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns = ( 0.748 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.423ns = ( 4.577 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.681     4.577    u_tdc/clk0
    SLICE_X33Y64         FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDCE (Prop_fdce_C_Q)         0.141     4.718 f  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.166     4.884    u_tdc/ready
    SLICE_X29Y65         LUT3 (Prop_lut3_I2_O)        0.045     4.929 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.293     5.221    u_tdc/u_Coarse_2/iRst
    SLICE_X31Y63         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.957     0.748    u_tdc/u_Coarse_2/clk
    SLICE_X31Y63         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[7]/C
                         clock pessimism              0.250     0.998    
                         clock uncertainty            0.181     1.179    
    SLICE_X31Y63         FDRE (Hold_fdre_C_R)        -0.018     1.161    u_tdc/u_Coarse_2/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           5.221    
  -------------------------------------------------------------------
                         slack                                  4.060    

Slack (MET) :             4.060ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.645ns  (logic 0.186ns (28.858%)  route 0.459ns (71.142%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns = ( 0.748 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.423ns = ( 4.577 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.681     4.577    u_tdc/clk0
    SLICE_X33Y64         FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDCE (Prop_fdce_C_Q)         0.141     4.718 f  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.166     4.884    u_tdc/ready
    SLICE_X29Y65         LUT3 (Prop_lut3_I2_O)        0.045     4.929 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.293     5.221    u_tdc/u_Coarse_2/iRst
    SLICE_X31Y63         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.957     0.748    u_tdc/u_Coarse_2/clk
    SLICE_X31Y63         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[8]/C
                         clock pessimism              0.250     0.998    
                         clock uncertainty            0.181     1.179    
    SLICE_X31Y63         FDRE (Hold_fdre_C_R)        -0.018     1.161    u_tdc/u_Coarse_2/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           5.221    
  -------------------------------------------------------------------
                         slack                                  4.060    

Slack (MET) :             4.064ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.647ns  (logic 0.186ns (28.761%)  route 0.461ns (71.239%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns = ( 0.747 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.423ns = ( 4.577 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.681     4.577    u_tdc/clk0
    SLICE_X33Y64         FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDCE (Prop_fdce_C_Q)         0.141     4.718 f  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.166     4.884    u_tdc/ready
    SLICE_X29Y65         LUT3 (Prop_lut3_I2_O)        0.045     4.929 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.295     5.224    u_tdc/u_Coarse_2/iRst
    SLICE_X31Y65         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.956     0.747    u_tdc/u_Coarse_2/clk
    SLICE_X31Y65         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[13]/C
                         clock pessimism              0.250     0.997    
                         clock uncertainty            0.181     1.178    
    SLICE_X31Y65         FDRE (Hold_fdre_C_R)        -0.018     1.160    u_tdc/u_Coarse_2/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           5.224    
  -------------------------------------------------------------------
                         slack                                  4.064    

Slack (MET) :             4.064ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.647ns  (logic 0.186ns (28.761%)  route 0.461ns (71.239%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns = ( 0.747 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.423ns = ( 4.577 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.681     4.577    u_tdc/clk0
    SLICE_X33Y64         FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDCE (Prop_fdce_C_Q)         0.141     4.718 f  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.166     4.884    u_tdc/ready
    SLICE_X29Y65         LUT3 (Prop_lut3_I2_O)        0.045     4.929 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.295     5.224    u_tdc/u_Coarse_2/iRst
    SLICE_X31Y65         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.956     0.747    u_tdc/u_Coarse_2/clk
    SLICE_X31Y65         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[14]/C
                         clock pessimism              0.250     0.997    
                         clock uncertainty            0.181     1.178    
    SLICE_X31Y65         FDRE (Hold_fdre_C_R)        -0.018     1.160    u_tdc/u_Coarse_2/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           5.224    
  -------------------------------------------------------------------
                         slack                                  4.064    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_block_clock_clk_wiz_0_0
  To Clock:  clk_out4_block_clock_clk_wiz_0_0

Setup :           16  Failing Endpoints,  Worst Slack       -1.568ns,  Total Violation      -24.572ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.651ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.568ns  (required time - arrival time)
  Source:                 u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.469ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        1.497ns  (logic 0.484ns (32.324%)  route 1.013ns (67.676%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.944ns = ( -0.850 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.392ns = ( -1.767 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.628    -1.767    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X28Y65         FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDCE (Prop_fdce_C_Q)         0.379    -1.388 f  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/Q
                         net (fo=2, routed)           0.466    -0.922    u_tdc/u_EdgeDetector_2/wEDGE_0
    SLICE_X35Y66         LUT2 (Prop_lut2_I1_O)        0.105    -0.817 r  u_tdc/u_EdgeDetector_2/oFall_INST_0/O
                         net (fo=16, routed)          0.547    -0.270    u_tdc/u_Coarse_2/iStore
    SLICE_X35Y63         FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.514    -0.850    u_tdc/u_Coarse_2/clk
    SLICE_X35Y63         FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[12]/C
                         clock pessimism             -0.639    -1.489    
                         clock uncertainty           -0.181    -1.670    
    SLICE_X35Y63         FDRE (Setup_fdre_C_CE)      -0.168    -1.838    u_tdc/u_Coarse_2/stored_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                 -1.568    

Slack (VIOLATED) :        -1.568ns  (required time - arrival time)
  Source:                 u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.469ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        1.497ns  (logic 0.484ns (32.324%)  route 1.013ns (67.676%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.944ns = ( -0.850 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.392ns = ( -1.767 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.628    -1.767    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X28Y65         FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDCE (Prop_fdce_C_Q)         0.379    -1.388 f  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/Q
                         net (fo=2, routed)           0.466    -0.922    u_tdc/u_EdgeDetector_2/wEDGE_0
    SLICE_X35Y66         LUT2 (Prop_lut2_I1_O)        0.105    -0.817 r  u_tdc/u_EdgeDetector_2/oFall_INST_0/O
                         net (fo=16, routed)          0.547    -0.270    u_tdc/u_Coarse_2/iStore
    SLICE_X35Y63         FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.514    -0.850    u_tdc/u_Coarse_2/clk
    SLICE_X35Y63         FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[14]/C
                         clock pessimism             -0.639    -1.489    
                         clock uncertainty           -0.181    -1.670    
    SLICE_X35Y63         FDRE (Setup_fdre_C_CE)      -0.168    -1.838    u_tdc/u_Coarse_2/stored_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                 -1.568    

Slack (VIOLATED) :        -1.568ns  (required time - arrival time)
  Source:                 u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.469ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        1.497ns  (logic 0.484ns (32.324%)  route 1.013ns (67.676%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.944ns = ( -0.850 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.392ns = ( -1.767 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.628    -1.767    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X28Y65         FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDCE (Prop_fdce_C_Q)         0.379    -1.388 f  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/Q
                         net (fo=2, routed)           0.466    -0.922    u_tdc/u_EdgeDetector_2/wEDGE_0
    SLICE_X35Y66         LUT2 (Prop_lut2_I1_O)        0.105    -0.817 r  u_tdc/u_EdgeDetector_2/oFall_INST_0/O
                         net (fo=16, routed)          0.547    -0.270    u_tdc/u_Coarse_2/iStore
    SLICE_X35Y63         FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.514    -0.850    u_tdc/u_Coarse_2/clk
    SLICE_X35Y63         FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[15]/C
                         clock pessimism             -0.639    -1.489    
                         clock uncertainty           -0.181    -1.670    
    SLICE_X35Y63         FDRE (Setup_fdre_C_CE)      -0.168    -1.838    u_tdc/u_Coarse_2/stored_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                 -1.568    

Slack (VIOLATED) :        -1.535ns  (required time - arrival time)
  Source:                 u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.469ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        1.466ns  (logic 0.484ns (33.022%)  route 0.982ns (66.978%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.943ns = ( -0.849 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.392ns = ( -1.767 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.628    -1.767    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X28Y65         FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDCE (Prop_fdce_C_Q)         0.379    -1.388 f  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/Q
                         net (fo=2, routed)           0.466    -0.922    u_tdc/u_EdgeDetector_2/wEDGE_0
    SLICE_X35Y66         LUT2 (Prop_lut2_I1_O)        0.105    -0.817 r  u_tdc/u_EdgeDetector_2/oFall_INST_0/O
                         net (fo=16, routed)          0.516    -0.302    u_tdc/u_Coarse_2/iStore
    SLICE_X33Y62         FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.515    -0.849    u_tdc/u_Coarse_2/clk
    SLICE_X33Y62         FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[0]/C
                         clock pessimism             -0.639    -1.488    
                         clock uncertainty           -0.181    -1.669    
    SLICE_X33Y62         FDRE (Setup_fdre_C_CE)      -0.168    -1.837    u_tdc/u_Coarse_2/stored_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           0.302    
  -------------------------------------------------------------------
                         slack                                 -1.535    

Slack (VIOLATED) :        -1.535ns  (required time - arrival time)
  Source:                 u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.469ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        1.466ns  (logic 0.484ns (33.022%)  route 0.982ns (66.978%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.943ns = ( -0.849 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.392ns = ( -1.767 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.628    -1.767    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X28Y65         FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDCE (Prop_fdce_C_Q)         0.379    -1.388 f  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/Q
                         net (fo=2, routed)           0.466    -0.922    u_tdc/u_EdgeDetector_2/wEDGE_0
    SLICE_X35Y66         LUT2 (Prop_lut2_I1_O)        0.105    -0.817 r  u_tdc/u_EdgeDetector_2/oFall_INST_0/O
                         net (fo=16, routed)          0.516    -0.302    u_tdc/u_Coarse_2/iStore
    SLICE_X33Y62         FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.515    -0.849    u_tdc/u_Coarse_2/clk
    SLICE_X33Y62         FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[2]/C
                         clock pessimism             -0.639    -1.488    
                         clock uncertainty           -0.181    -1.669    
    SLICE_X33Y62         FDRE (Setup_fdre_C_CE)      -0.168    -1.837    u_tdc/u_Coarse_2/stored_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           0.302    
  -------------------------------------------------------------------
                         slack                                 -1.535    

Slack (VIOLATED) :        -1.535ns  (required time - arrival time)
  Source:                 u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.469ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        1.466ns  (logic 0.484ns (33.022%)  route 0.982ns (66.978%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.943ns = ( -0.849 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.392ns = ( -1.767 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.628    -1.767    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X28Y65         FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDCE (Prop_fdce_C_Q)         0.379    -1.388 f  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/Q
                         net (fo=2, routed)           0.466    -0.922    u_tdc/u_EdgeDetector_2/wEDGE_0
    SLICE_X35Y66         LUT2 (Prop_lut2_I1_O)        0.105    -0.817 r  u_tdc/u_EdgeDetector_2/oFall_INST_0/O
                         net (fo=16, routed)          0.516    -0.302    u_tdc/u_Coarse_2/iStore
    SLICE_X33Y62         FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.515    -0.849    u_tdc/u_Coarse_2/clk
    SLICE_X33Y62         FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[3]/C
                         clock pessimism             -0.639    -1.488    
                         clock uncertainty           -0.181    -1.669    
    SLICE_X33Y62         FDRE (Setup_fdre_C_CE)      -0.168    -1.837    u_tdc/u_Coarse_2/stored_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           0.302    
  -------------------------------------------------------------------
                         slack                                 -1.535    

Slack (VIOLATED) :        -1.535ns  (required time - arrival time)
  Source:                 u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.469ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        1.466ns  (logic 0.484ns (33.022%)  route 0.982ns (66.978%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.943ns = ( -0.849 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.392ns = ( -1.767 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.628    -1.767    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X28Y65         FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDCE (Prop_fdce_C_Q)         0.379    -1.388 f  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/Q
                         net (fo=2, routed)           0.466    -0.922    u_tdc/u_EdgeDetector_2/wEDGE_0
    SLICE_X35Y66         LUT2 (Prop_lut2_I1_O)        0.105    -0.817 r  u_tdc/u_EdgeDetector_2/oFall_INST_0/O
                         net (fo=16, routed)          0.516    -0.302    u_tdc/u_Coarse_2/iStore
    SLICE_X33Y62         FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.515    -0.849    u_tdc/u_Coarse_2/clk
    SLICE_X33Y62         FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[6]/C
                         clock pessimism             -0.639    -1.488    
                         clock uncertainty           -0.181    -1.669    
    SLICE_X33Y62         FDRE (Setup_fdre_C_CE)      -0.168    -1.837    u_tdc/u_Coarse_2/stored_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           0.302    
  -------------------------------------------------------------------
                         slack                                 -1.535    

Slack (VIOLATED) :        -1.532ns  (required time - arrival time)
  Source:                 u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.469ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        1.463ns  (logic 0.484ns (33.093%)  route 0.979ns (66.907%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.943ns = ( -0.849 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.392ns = ( -1.767 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.628    -1.767    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X28Y65         FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDCE (Prop_fdce_C_Q)         0.379    -1.388 f  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/Q
                         net (fo=2, routed)           0.466    -0.922    u_tdc/u_EdgeDetector_2/wEDGE_0
    SLICE_X35Y66         LUT2 (Prop_lut2_I1_O)        0.105    -0.817 r  u_tdc/u_EdgeDetector_2/oFall_INST_0/O
                         net (fo=16, routed)          0.513    -0.305    u_tdc/u_Coarse_2/iStore
    SLICE_X34Y62         FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.515    -0.849    u_tdc/u_Coarse_2/clk
    SLICE_X34Y62         FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[10]/C
                         clock pessimism             -0.639    -1.488    
                         clock uncertainty           -0.181    -1.669    
    SLICE_X34Y62         FDRE (Setup_fdre_C_CE)      -0.168    -1.837    u_tdc/u_Coarse_2/stored_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                 -1.532    

Slack (VIOLATED) :        -1.532ns  (required time - arrival time)
  Source:                 u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.469ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        1.463ns  (logic 0.484ns (33.093%)  route 0.979ns (66.907%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.943ns = ( -0.849 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.392ns = ( -1.767 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.628    -1.767    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X28Y65         FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDCE (Prop_fdce_C_Q)         0.379    -1.388 f  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/Q
                         net (fo=2, routed)           0.466    -0.922    u_tdc/u_EdgeDetector_2/wEDGE_0
    SLICE_X35Y66         LUT2 (Prop_lut2_I1_O)        0.105    -0.817 r  u_tdc/u_EdgeDetector_2/oFall_INST_0/O
                         net (fo=16, routed)          0.513    -0.305    u_tdc/u_Coarse_2/iStore
    SLICE_X34Y62         FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.515    -0.849    u_tdc/u_Coarse_2/clk
    SLICE_X34Y62         FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[11]/C
                         clock pessimism             -0.639    -1.488    
                         clock uncertainty           -0.181    -1.669    
    SLICE_X34Y62         FDRE (Setup_fdre_C_CE)      -0.168    -1.837    u_tdc/u_Coarse_2/stored_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                 -1.532    

Slack (VIOLATED) :        -1.532ns  (required time - arrival time)
  Source:                 u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.469ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        1.463ns  (logic 0.484ns (33.093%)  route 0.979ns (66.907%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.943ns = ( -0.849 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.392ns = ( -1.767 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.628    -1.767    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X28Y65         FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDCE (Prop_fdce_C_Q)         0.379    -1.388 f  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/Q
                         net (fo=2, routed)           0.466    -0.922    u_tdc/u_EdgeDetector_2/wEDGE_0
    SLICE_X35Y66         LUT2 (Prop_lut2_I1_O)        0.105    -0.817 r  u_tdc/u_EdgeDetector_2/oFall_INST_0/O
                         net (fo=16, routed)          0.513    -0.305    u_tdc/u_Coarse_2/iStore
    SLICE_X34Y62         FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.515    -0.849    u_tdc/u_Coarse_2/clk
    SLICE_X34Y62         FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[13]/C
                         clock pessimism             -0.639    -1.488    
                         clock uncertainty           -0.181    -1.669    
    SLICE_X34Y62         FDRE (Setup_fdre_C_CE)      -0.168    -1.837    u_tdc/u_Coarse_2/stored_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                 -1.532    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.651ns  (arrival time - required time)
  Source:                 u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.531ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.539%)  route 0.404ns (68.461%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns = ( 0.750 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.422ns = ( 5.203 - 5.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     6.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     6.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503     3.949 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546     4.495    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     4.521 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.682     5.203    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X28Y65         FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDCE (Prop_fdce_C_Q)         0.141     5.344 r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/Q
                         net (fo=1, routed)           0.187     5.531    u_tdc/u_EdgeDetector_2/wEDGE_1
    SLICE_X35Y66         LUT2 (Prop_lut2_I0_O)        0.045     5.576 r  u_tdc/u_EdgeDetector_2/oFall_INST_0/O
                         net (fo=16, routed)          0.217     5.793    u_tdc/u_Coarse_2/iStore
    SLICE_X34Y61         FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.959     0.750    u_tdc/u_Coarse_2/clk
    SLICE_X34Y61         FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[8]/C
                         clock pessimism              0.250     1.000    
                         clock uncertainty            0.181     1.181    
    SLICE_X34Y61         FDRE (Hold_fdre_C_CE)       -0.039     1.142    u_tdc/u_Coarse_2/stored_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           5.793    
  -------------------------------------------------------------------
                         slack                                  4.651    

Slack (MET) :             4.673ns  (arrival time - required time)
  Source:                 u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.531ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns)
  Data Path Delay:        0.610ns  (logic 0.186ns (30.469%)  route 0.424ns (69.531%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns = ( 0.748 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.422ns = ( 5.203 - 5.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     6.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     6.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503     3.949 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546     4.495    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     4.521 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.682     5.203    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X28Y65         FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDCE (Prop_fdce_C_Q)         0.141     5.344 r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/Q
                         net (fo=1, routed)           0.187     5.531    u_tdc/u_EdgeDetector_2/wEDGE_1
    SLICE_X35Y66         LUT2 (Prop_lut2_I0_O)        0.045     5.576 r  u_tdc/u_EdgeDetector_2/oFall_INST_0/O
                         net (fo=16, routed)          0.238     5.813    u_tdc/u_Coarse_2/iStore
    SLICE_X33Y62         FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.957     0.748    u_tdc/u_Coarse_2/clk
    SLICE_X33Y62         FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[0]/C
                         clock pessimism              0.250     0.998    
                         clock uncertainty            0.181     1.179    
    SLICE_X33Y62         FDRE (Hold_fdre_C_CE)       -0.039     1.140    u_tdc/u_Coarse_2/stored_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           5.813    
  -------------------------------------------------------------------
                         slack                                  4.673    

Slack (MET) :             4.673ns  (arrival time - required time)
  Source:                 u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.531ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns)
  Data Path Delay:        0.610ns  (logic 0.186ns (30.469%)  route 0.424ns (69.531%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns = ( 0.748 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.422ns = ( 5.203 - 5.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     6.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     6.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503     3.949 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546     4.495    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     4.521 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.682     5.203    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X28Y65         FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDCE (Prop_fdce_C_Q)         0.141     5.344 r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/Q
                         net (fo=1, routed)           0.187     5.531    u_tdc/u_EdgeDetector_2/wEDGE_1
    SLICE_X35Y66         LUT2 (Prop_lut2_I0_O)        0.045     5.576 r  u_tdc/u_EdgeDetector_2/oFall_INST_0/O
                         net (fo=16, routed)          0.238     5.813    u_tdc/u_Coarse_2/iStore
    SLICE_X33Y62         FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.957     0.748    u_tdc/u_Coarse_2/clk
    SLICE_X33Y62         FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[2]/C
                         clock pessimism              0.250     0.998    
                         clock uncertainty            0.181     1.179    
    SLICE_X33Y62         FDRE (Hold_fdre_C_CE)       -0.039     1.140    u_tdc/u_Coarse_2/stored_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           5.813    
  -------------------------------------------------------------------
                         slack                                  4.673    

Slack (MET) :             4.673ns  (arrival time - required time)
  Source:                 u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.531ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns)
  Data Path Delay:        0.610ns  (logic 0.186ns (30.469%)  route 0.424ns (69.531%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns = ( 0.748 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.422ns = ( 5.203 - 5.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     6.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     6.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503     3.949 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546     4.495    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     4.521 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.682     5.203    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X28Y65         FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDCE (Prop_fdce_C_Q)         0.141     5.344 r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/Q
                         net (fo=1, routed)           0.187     5.531    u_tdc/u_EdgeDetector_2/wEDGE_1
    SLICE_X35Y66         LUT2 (Prop_lut2_I0_O)        0.045     5.576 r  u_tdc/u_EdgeDetector_2/oFall_INST_0/O
                         net (fo=16, routed)          0.238     5.813    u_tdc/u_Coarse_2/iStore
    SLICE_X33Y62         FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.957     0.748    u_tdc/u_Coarse_2/clk
    SLICE_X33Y62         FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[3]/C
                         clock pessimism              0.250     0.998    
                         clock uncertainty            0.181     1.179    
    SLICE_X33Y62         FDRE (Hold_fdre_C_CE)       -0.039     1.140    u_tdc/u_Coarse_2/stored_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           5.813    
  -------------------------------------------------------------------
                         slack                                  4.673    

Slack (MET) :             4.673ns  (arrival time - required time)
  Source:                 u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.531ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns)
  Data Path Delay:        0.610ns  (logic 0.186ns (30.469%)  route 0.424ns (69.531%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns = ( 0.748 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.422ns = ( 5.203 - 5.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     6.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     6.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503     3.949 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546     4.495    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     4.521 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.682     5.203    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X28Y65         FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDCE (Prop_fdce_C_Q)         0.141     5.344 r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/Q
                         net (fo=1, routed)           0.187     5.531    u_tdc/u_EdgeDetector_2/wEDGE_1
    SLICE_X35Y66         LUT2 (Prop_lut2_I0_O)        0.045     5.576 r  u_tdc/u_EdgeDetector_2/oFall_INST_0/O
                         net (fo=16, routed)          0.238     5.813    u_tdc/u_Coarse_2/iStore
    SLICE_X33Y62         FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.957     0.748    u_tdc/u_Coarse_2/clk
    SLICE_X33Y62         FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[6]/C
                         clock pessimism              0.250     0.998    
                         clock uncertainty            0.181     1.179    
    SLICE_X33Y62         FDRE (Hold_fdre_C_CE)       -0.039     1.140    u_tdc/u_Coarse_2/stored_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           5.813    
  -------------------------------------------------------------------
                         slack                                  4.673    

Slack (MET) :             4.686ns  (arrival time - required time)
  Source:                 u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.531ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns)
  Data Path Delay:        0.623ns  (logic 0.186ns (29.842%)  route 0.437ns (70.158%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns = ( 0.748 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.422ns = ( 5.203 - 5.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     6.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     6.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503     3.949 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546     4.495    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     4.521 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.682     5.203    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X28Y65         FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDCE (Prop_fdce_C_Q)         0.141     5.344 r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/Q
                         net (fo=1, routed)           0.187     5.531    u_tdc/u_EdgeDetector_2/wEDGE_1
    SLICE_X35Y66         LUT2 (Prop_lut2_I0_O)        0.045     5.576 r  u_tdc/u_EdgeDetector_2/oFall_INST_0/O
                         net (fo=16, routed)          0.251     5.826    u_tdc/u_Coarse_2/iStore
    SLICE_X34Y62         FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.957     0.748    u_tdc/u_Coarse_2/clk
    SLICE_X34Y62         FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[10]/C
                         clock pessimism              0.250     0.998    
                         clock uncertainty            0.181     1.179    
    SLICE_X34Y62         FDRE (Hold_fdre_C_CE)       -0.039     1.140    u_tdc/u_Coarse_2/stored_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           5.826    
  -------------------------------------------------------------------
                         slack                                  4.686    

Slack (MET) :             4.686ns  (arrival time - required time)
  Source:                 u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.531ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns)
  Data Path Delay:        0.623ns  (logic 0.186ns (29.842%)  route 0.437ns (70.158%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns = ( 0.748 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.422ns = ( 5.203 - 5.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     6.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     6.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503     3.949 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546     4.495    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     4.521 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.682     5.203    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X28Y65         FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDCE (Prop_fdce_C_Q)         0.141     5.344 r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/Q
                         net (fo=1, routed)           0.187     5.531    u_tdc/u_EdgeDetector_2/wEDGE_1
    SLICE_X35Y66         LUT2 (Prop_lut2_I0_O)        0.045     5.576 r  u_tdc/u_EdgeDetector_2/oFall_INST_0/O
                         net (fo=16, routed)          0.251     5.826    u_tdc/u_Coarse_2/iStore
    SLICE_X34Y62         FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.957     0.748    u_tdc/u_Coarse_2/clk
    SLICE_X34Y62         FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[11]/C
                         clock pessimism              0.250     0.998    
                         clock uncertainty            0.181     1.179    
    SLICE_X34Y62         FDRE (Hold_fdre_C_CE)       -0.039     1.140    u_tdc/u_Coarse_2/stored_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           5.826    
  -------------------------------------------------------------------
                         slack                                  4.686    

Slack (MET) :             4.686ns  (arrival time - required time)
  Source:                 u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.531ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns)
  Data Path Delay:        0.623ns  (logic 0.186ns (29.842%)  route 0.437ns (70.158%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns = ( 0.748 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.422ns = ( 5.203 - 5.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     6.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     6.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503     3.949 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546     4.495    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     4.521 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.682     5.203    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X28Y65         FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDCE (Prop_fdce_C_Q)         0.141     5.344 r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/Q
                         net (fo=1, routed)           0.187     5.531    u_tdc/u_EdgeDetector_2/wEDGE_1
    SLICE_X35Y66         LUT2 (Prop_lut2_I0_O)        0.045     5.576 r  u_tdc/u_EdgeDetector_2/oFall_INST_0/O
                         net (fo=16, routed)          0.251     5.826    u_tdc/u_Coarse_2/iStore
    SLICE_X34Y62         FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.957     0.748    u_tdc/u_Coarse_2/clk
    SLICE_X34Y62         FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[13]/C
                         clock pessimism              0.250     0.998    
                         clock uncertainty            0.181     1.179    
    SLICE_X34Y62         FDRE (Hold_fdre_C_CE)       -0.039     1.140    u_tdc/u_Coarse_2/stored_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           5.826    
  -------------------------------------------------------------------
                         slack                                  4.686    

Slack (MET) :             4.686ns  (arrival time - required time)
  Source:                 u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.531ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns)
  Data Path Delay:        0.623ns  (logic 0.186ns (29.842%)  route 0.437ns (70.158%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns = ( 0.748 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.422ns = ( 5.203 - 5.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     6.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     6.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503     3.949 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546     4.495    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     4.521 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.682     5.203    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X28Y65         FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDCE (Prop_fdce_C_Q)         0.141     5.344 r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/Q
                         net (fo=1, routed)           0.187     5.531    u_tdc/u_EdgeDetector_2/wEDGE_1
    SLICE_X35Y66         LUT2 (Prop_lut2_I0_O)        0.045     5.576 r  u_tdc/u_EdgeDetector_2/oFall_INST_0/O
                         net (fo=16, routed)          0.251     5.826    u_tdc/u_Coarse_2/iStore
    SLICE_X34Y62         FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.957     0.748    u_tdc/u_Coarse_2/clk
    SLICE_X34Y62         FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[1]/C
                         clock pessimism              0.250     0.998    
                         clock uncertainty            0.181     1.179    
    SLICE_X34Y62         FDRE (Hold_fdre_C_CE)       -0.039     1.140    u_tdc/u_Coarse_2/stored_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           5.826    
  -------------------------------------------------------------------
                         slack                                  4.686    

Slack (MET) :             4.686ns  (arrival time - required time)
  Source:                 u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.531ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns)
  Data Path Delay:        0.623ns  (logic 0.186ns (29.842%)  route 0.437ns (70.158%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns = ( 0.748 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.422ns = ( 5.203 - 5.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     6.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     6.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503     3.949 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546     4.495    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     4.521 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.682     5.203    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X28Y65         FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDCE (Prop_fdce_C_Q)         0.141     5.344 r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/Q
                         net (fo=1, routed)           0.187     5.531    u_tdc/u_EdgeDetector_2/wEDGE_1
    SLICE_X35Y66         LUT2 (Prop_lut2_I0_O)        0.045     5.576 r  u_tdc/u_EdgeDetector_2/oFall_INST_0/O
                         net (fo=16, routed)          0.251     5.826    u_tdc/u_Coarse_2/iStore
    SLICE_X34Y62         FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.957     0.748    u_tdc/u_Coarse_2/clk
    SLICE_X34Y62         FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[4]/C
                         clock pessimism              0.250     0.998    
                         clock uncertainty            0.181     1.179    
    SLICE_X34Y62         FDRE (Hold_fdre_C_CE)       -0.039     1.140    u_tdc/u_Coarse_2/stored_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           5.826    
  -------------------------------------------------------------------
                         slack                                  4.686    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_block_clock_clk_wiz_0_0
  To Clock:  clk_out_block_clock_clk_wiz_0_0

Setup :           32  Failing Endpoints,  Worst Slack       -0.721ns,  Total Violation      -22.496ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.721ns  (required time - arrival time)
  Source:                 startReading_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_buffer_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out2_block_clock_clk_wiz_0_0 rise@135.000ns)
  Data Path Delay:        1.419ns  (logic 0.379ns (26.702%)  route 1.040ns (73.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.931ns = ( 134.319 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.376ns = ( 132.624 - 135.000 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                    135.000   135.000 r  
    R3                                                0.000   135.000 r  clk_p (IN)
                         net (fo=0)                   0.000   135.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890   135.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080   136.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594   129.377 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522   130.899    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   130.980 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.644   132.624    clk
    SLICE_X9Y57          FDRE                                         r  startReading_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDRE (Prop_fdre_C_Q)         0.379   133.003 r  startReading_reg_replica/Q
                         net (fo=32, routed)          1.040   134.043    led_ReadStage_OBUF_repN
    SLICE_X8Y59          FDRE                                         r  mem_buffer_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.527   134.319    clkWizard
    SLICE_X8Y59          FDRE                                         r  mem_buffer_reg[10]/C
                         clock pessimism             -0.639   133.680    
                         clock uncertainty           -0.223   133.457    
    SLICE_X8Y59          FDRE (Setup_fdre_C_CE)      -0.136   133.321    mem_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                        133.321    
                         arrival time                        -134.043    
  -------------------------------------------------------------------
                         slack                                 -0.721    

Slack (VIOLATED) :        -0.721ns  (required time - arrival time)
  Source:                 startReading_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_buffer_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out2_block_clock_clk_wiz_0_0 rise@135.000ns)
  Data Path Delay:        1.419ns  (logic 0.379ns (26.702%)  route 1.040ns (73.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.931ns = ( 134.319 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.376ns = ( 132.624 - 135.000 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                    135.000   135.000 r  
    R3                                                0.000   135.000 r  clk_p (IN)
                         net (fo=0)                   0.000   135.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890   135.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080   136.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594   129.377 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522   130.899    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   130.980 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.644   132.624    clk
    SLICE_X9Y57          FDRE                                         r  startReading_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDRE (Prop_fdre_C_Q)         0.379   133.003 r  startReading_reg_replica/Q
                         net (fo=32, routed)          1.040   134.043    led_ReadStage_OBUF_repN
    SLICE_X8Y59          FDRE                                         r  mem_buffer_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.527   134.319    clkWizard
    SLICE_X8Y59          FDRE                                         r  mem_buffer_reg[17]/C
                         clock pessimism             -0.639   133.680    
                         clock uncertainty           -0.223   133.457    
    SLICE_X8Y59          FDRE (Setup_fdre_C_CE)      -0.136   133.321    mem_buffer_reg[17]
  -------------------------------------------------------------------
                         required time                        133.321    
                         arrival time                        -134.043    
  -------------------------------------------------------------------
                         slack                                 -0.721    

Slack (VIOLATED) :        -0.721ns  (required time - arrival time)
  Source:                 startReading_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_buffer_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out2_block_clock_clk_wiz_0_0 rise@135.000ns)
  Data Path Delay:        1.419ns  (logic 0.379ns (26.702%)  route 1.040ns (73.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.931ns = ( 134.319 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.376ns = ( 132.624 - 135.000 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                    135.000   135.000 r  
    R3                                                0.000   135.000 r  clk_p (IN)
                         net (fo=0)                   0.000   135.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890   135.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080   136.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594   129.377 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522   130.899    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   130.980 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.644   132.624    clk
    SLICE_X9Y57          FDRE                                         r  startReading_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDRE (Prop_fdre_C_Q)         0.379   133.003 r  startReading_reg_replica/Q
                         net (fo=32, routed)          1.040   134.043    led_ReadStage_OBUF_repN
    SLICE_X8Y59          FDRE                                         r  mem_buffer_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.527   134.319    clkWizard
    SLICE_X8Y59          FDRE                                         r  mem_buffer_reg[18]/C
                         clock pessimism             -0.639   133.680    
                         clock uncertainty           -0.223   133.457    
    SLICE_X8Y59          FDRE (Setup_fdre_C_CE)      -0.136   133.321    mem_buffer_reg[18]
  -------------------------------------------------------------------
                         required time                        133.321    
                         arrival time                        -134.043    
  -------------------------------------------------------------------
                         slack                                 -0.721    

Slack (VIOLATED) :        -0.721ns  (required time - arrival time)
  Source:                 startReading_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_buffer_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out2_block_clock_clk_wiz_0_0 rise@135.000ns)
  Data Path Delay:        1.419ns  (logic 0.379ns (26.702%)  route 1.040ns (73.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.931ns = ( 134.319 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.376ns = ( 132.624 - 135.000 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                    135.000   135.000 r  
    R3                                                0.000   135.000 r  clk_p (IN)
                         net (fo=0)                   0.000   135.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890   135.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080   136.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594   129.377 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522   130.899    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   130.980 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.644   132.624    clk
    SLICE_X9Y57          FDRE                                         r  startReading_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDRE (Prop_fdre_C_Q)         0.379   133.003 r  startReading_reg_replica/Q
                         net (fo=32, routed)          1.040   134.043    led_ReadStage_OBUF_repN
    SLICE_X8Y59          FDRE                                         r  mem_buffer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.527   134.319    clkWizard
    SLICE_X8Y59          FDRE                                         r  mem_buffer_reg[1]/C
                         clock pessimism             -0.639   133.680    
                         clock uncertainty           -0.223   133.457    
    SLICE_X8Y59          FDRE (Setup_fdre_C_CE)      -0.136   133.321    mem_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                        133.321    
                         arrival time                        -134.043    
  -------------------------------------------------------------------
                         slack                                 -0.721    

Slack (VIOLATED) :        -0.721ns  (required time - arrival time)
  Source:                 startReading_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_buffer_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out2_block_clock_clk_wiz_0_0 rise@135.000ns)
  Data Path Delay:        1.419ns  (logic 0.379ns (26.702%)  route 1.040ns (73.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.931ns = ( 134.319 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.376ns = ( 132.624 - 135.000 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                    135.000   135.000 r  
    R3                                                0.000   135.000 r  clk_p (IN)
                         net (fo=0)                   0.000   135.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890   135.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080   136.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594   129.377 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522   130.899    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   130.980 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.644   132.624    clk
    SLICE_X9Y57          FDRE                                         r  startReading_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDRE (Prop_fdre_C_Q)         0.379   133.003 r  startReading_reg_replica/Q
                         net (fo=32, routed)          1.040   134.043    led_ReadStage_OBUF_repN
    SLICE_X8Y59          FDRE                                         r  mem_buffer_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.527   134.319    clkWizard
    SLICE_X8Y59          FDRE                                         r  mem_buffer_reg[21]/C
                         clock pessimism             -0.639   133.680    
                         clock uncertainty           -0.223   133.457    
    SLICE_X8Y59          FDRE (Setup_fdre_C_CE)      -0.136   133.321    mem_buffer_reg[21]
  -------------------------------------------------------------------
                         required time                        133.321    
                         arrival time                        -134.043    
  -------------------------------------------------------------------
                         slack                                 -0.721    

Slack (VIOLATED) :        -0.721ns  (required time - arrival time)
  Source:                 startReading_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_buffer_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out2_block_clock_clk_wiz_0_0 rise@135.000ns)
  Data Path Delay:        1.419ns  (logic 0.379ns (26.702%)  route 1.040ns (73.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.931ns = ( 134.319 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.376ns = ( 132.624 - 135.000 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                    135.000   135.000 r  
    R3                                                0.000   135.000 r  clk_p (IN)
                         net (fo=0)                   0.000   135.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890   135.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080   136.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594   129.377 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522   130.899    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   130.980 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.644   132.624    clk
    SLICE_X9Y57          FDRE                                         r  startReading_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDRE (Prop_fdre_C_Q)         0.379   133.003 r  startReading_reg_replica/Q
                         net (fo=32, routed)          1.040   134.043    led_ReadStage_OBUF_repN
    SLICE_X8Y59          FDRE                                         r  mem_buffer_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.527   134.319    clkWizard
    SLICE_X8Y59          FDRE                                         r  mem_buffer_reg[26]/C
                         clock pessimism             -0.639   133.680    
                         clock uncertainty           -0.223   133.457    
    SLICE_X8Y59          FDRE (Setup_fdre_C_CE)      -0.136   133.321    mem_buffer_reg[26]
  -------------------------------------------------------------------
                         required time                        133.321    
                         arrival time                        -134.043    
  -------------------------------------------------------------------
                         slack                                 -0.721    

Slack (VIOLATED) :        -0.721ns  (required time - arrival time)
  Source:                 startReading_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_buffer_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out2_block_clock_clk_wiz_0_0 rise@135.000ns)
  Data Path Delay:        1.419ns  (logic 0.379ns (26.702%)  route 1.040ns (73.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.931ns = ( 134.319 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.376ns = ( 132.624 - 135.000 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                    135.000   135.000 r  
    R3                                                0.000   135.000 r  clk_p (IN)
                         net (fo=0)                   0.000   135.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890   135.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080   136.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594   129.377 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522   130.899    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   130.980 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.644   132.624    clk
    SLICE_X9Y57          FDRE                                         r  startReading_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDRE (Prop_fdre_C_Q)         0.379   133.003 r  startReading_reg_replica/Q
                         net (fo=32, routed)          1.040   134.043    led_ReadStage_OBUF_repN
    SLICE_X8Y59          FDRE                                         r  mem_buffer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.527   134.319    clkWizard
    SLICE_X8Y59          FDRE                                         r  mem_buffer_reg[2]/C
                         clock pessimism             -0.639   133.680    
                         clock uncertainty           -0.223   133.457    
    SLICE_X8Y59          FDRE (Setup_fdre_C_CE)      -0.136   133.321    mem_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                        133.321    
                         arrival time                        -134.043    
  -------------------------------------------------------------------
                         slack                                 -0.721    

Slack (VIOLATED) :        -0.711ns  (required time - arrival time)
  Source:                 startReading_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_buffer_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out2_block_clock_clk_wiz_0_0 rise@135.000ns)
  Data Path Delay:        1.409ns  (logic 0.379ns (26.896%)  route 1.030ns (73.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.931ns = ( 134.319 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.376ns = ( 132.624 - 135.000 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                    135.000   135.000 r  
    R3                                                0.000   135.000 r  clk_p (IN)
                         net (fo=0)                   0.000   135.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890   135.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080   136.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594   129.377 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522   130.899    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   130.980 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.644   132.624    clk
    SLICE_X9Y57          FDRE                                         r  startReading_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDRE (Prop_fdre_C_Q)         0.379   133.003 r  startReading_reg_replica/Q
                         net (fo=32, routed)          1.030   134.033    led_ReadStage_OBUF_repN
    SLICE_X8Y58          FDRE                                         r  mem_buffer_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.527   134.319    clkWizard
    SLICE_X8Y58          FDRE                                         r  mem_buffer_reg[11]/C
                         clock pessimism             -0.639   133.680    
                         clock uncertainty           -0.223   133.457    
    SLICE_X8Y58          FDRE (Setup_fdre_C_CE)      -0.136   133.321    mem_buffer_reg[11]
  -------------------------------------------------------------------
                         required time                        133.321    
                         arrival time                        -134.033    
  -------------------------------------------------------------------
                         slack                                 -0.711    

Slack (VIOLATED) :        -0.711ns  (required time - arrival time)
  Source:                 startReading_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_buffer_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out2_block_clock_clk_wiz_0_0 rise@135.000ns)
  Data Path Delay:        1.409ns  (logic 0.379ns (26.896%)  route 1.030ns (73.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.931ns = ( 134.319 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.376ns = ( 132.624 - 135.000 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                    135.000   135.000 r  
    R3                                                0.000   135.000 r  clk_p (IN)
                         net (fo=0)                   0.000   135.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890   135.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080   136.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594   129.377 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522   130.899    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   130.980 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.644   132.624    clk
    SLICE_X9Y57          FDRE                                         r  startReading_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDRE (Prop_fdre_C_Q)         0.379   133.003 r  startReading_reg_replica/Q
                         net (fo=32, routed)          1.030   134.033    led_ReadStage_OBUF_repN
    SLICE_X8Y58          FDRE                                         r  mem_buffer_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.527   134.319    clkWizard
    SLICE_X8Y58          FDRE                                         r  mem_buffer_reg[13]/C
                         clock pessimism             -0.639   133.680    
                         clock uncertainty           -0.223   133.457    
    SLICE_X8Y58          FDRE (Setup_fdre_C_CE)      -0.136   133.321    mem_buffer_reg[13]
  -------------------------------------------------------------------
                         required time                        133.321    
                         arrival time                        -134.033    
  -------------------------------------------------------------------
                         slack                                 -0.711    

Slack (VIOLATED) :        -0.711ns  (required time - arrival time)
  Source:                 startReading_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_buffer_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out2_block_clock_clk_wiz_0_0 rise@135.000ns)
  Data Path Delay:        1.409ns  (logic 0.379ns (26.896%)  route 1.030ns (73.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.931ns = ( 134.319 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.376ns = ( 132.624 - 135.000 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                    135.000   135.000 r  
    R3                                                0.000   135.000 r  clk_p (IN)
                         net (fo=0)                   0.000   135.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890   135.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080   136.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594   129.377 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522   130.899    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   130.980 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.644   132.624    clk
    SLICE_X9Y57          FDRE                                         r  startReading_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDRE (Prop_fdre_C_Q)         0.379   133.003 r  startReading_reg_replica/Q
                         net (fo=32, routed)          1.030   134.033    led_ReadStage_OBUF_repN
    SLICE_X8Y58          FDRE                                         r  mem_buffer_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.527   134.319    clkWizard
    SLICE_X8Y58          FDRE                                         r  mem_buffer_reg[15]/C
                         clock pessimism             -0.639   133.680    
                         clock uncertainty           -0.223   133.457    
    SLICE_X8Y58          FDRE (Setup_fdre_C_CE)      -0.136   133.321    mem_buffer_reg[15]
  -------------------------------------------------------------------
                         required time                        133.321    
                         arrival time                        -134.033    
  -------------------------------------------------------------------
                         slack                                 -0.711    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 startReading_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_buffer_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.141ns (23.600%)  route 0.456ns (76.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.692    -0.412    clk
    SLICE_X9Y57          FDRE                                         r  startReading_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.271 r  startReading_reg_replica/Q
                         net (fo=32, routed)          0.456     0.185    led_ReadStage_OBUF_repN
    SLICE_X9Y58          FDRE                                         r  mem_buffer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.969    -0.334    clkWizard
    SLICE_X9Y58          FDRE                                         r  mem_buffer_reg[0]/C
                         clock pessimism              0.250    -0.084    
                         clock uncertainty            0.223     0.139    
    SLICE_X9Y58          FDRE (Hold_fdre_C_CE)       -0.039     0.100    mem_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 startReading_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_buffer_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.141ns (23.600%)  route 0.456ns (76.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.692    -0.412    clk
    SLICE_X9Y57          FDRE                                         r  startReading_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.271 r  startReading_reg_replica/Q
                         net (fo=32, routed)          0.456     0.185    led_ReadStage_OBUF_repN
    SLICE_X9Y58          FDRE                                         r  mem_buffer_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.969    -0.334    clkWizard
    SLICE_X9Y58          FDRE                                         r  mem_buffer_reg[23]/C
                         clock pessimism              0.250    -0.084    
                         clock uncertainty            0.223     0.139    
    SLICE_X9Y58          FDRE (Hold_fdre_C_CE)       -0.039     0.100    mem_buffer_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 startReading_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_buffer_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.141ns (23.600%)  route 0.456ns (76.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.692    -0.412    clk
    SLICE_X9Y57          FDRE                                         r  startReading_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.271 r  startReading_reg_replica/Q
                         net (fo=32, routed)          0.456     0.185    led_ReadStage_OBUF_repN
    SLICE_X9Y58          FDRE                                         r  mem_buffer_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.969    -0.334    clkWizard
    SLICE_X9Y58          FDRE                                         r  mem_buffer_reg[25]/C
                         clock pessimism              0.250    -0.084    
                         clock uncertainty            0.223     0.139    
    SLICE_X9Y58          FDRE (Hold_fdre_C_CE)       -0.039     0.100    mem_buffer_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 startReading_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_buffer_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.141ns (23.600%)  route 0.456ns (76.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.692    -0.412    clk
    SLICE_X9Y57          FDRE                                         r  startReading_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.271 r  startReading_reg_replica/Q
                         net (fo=32, routed)          0.456     0.185    led_ReadStage_OBUF_repN
    SLICE_X9Y58          FDRE                                         r  mem_buffer_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.969    -0.334    clkWizard
    SLICE_X9Y58          FDRE                                         r  mem_buffer_reg[5]/C
                         clock pessimism              0.250    -0.084    
                         clock uncertainty            0.223     0.139    
    SLICE_X9Y58          FDRE (Hold_fdre_C_CE)       -0.039     0.100    mem_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 startReading_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_buffer_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.141ns (23.600%)  route 0.456ns (76.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.692    -0.412    clk
    SLICE_X9Y57          FDRE                                         r  startReading_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.271 r  startReading_reg_replica/Q
                         net (fo=32, routed)          0.456     0.185    led_ReadStage_OBUF_repN
    SLICE_X9Y58          FDRE                                         r  mem_buffer_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.969    -0.334    clkWizard
    SLICE_X9Y58          FDRE                                         r  mem_buffer_reg[7]/C
                         clock pessimism              0.250    -0.084    
                         clock uncertainty            0.223     0.139    
    SLICE_X9Y58          FDRE (Hold_fdre_C_CE)       -0.039     0.100    mem_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 startReading_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_buffer_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.141ns (23.600%)  route 0.456ns (76.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.692    -0.412    clk
    SLICE_X9Y57          FDRE                                         r  startReading_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.271 r  startReading_reg_replica/Q
                         net (fo=32, routed)          0.456     0.185    led_ReadStage_OBUF_repN
    SLICE_X9Y58          FDRE                                         r  mem_buffer_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.969    -0.334    clkWizard
    SLICE_X9Y58          FDRE                                         r  mem_buffer_reg[9]/C
                         clock pessimism              0.250    -0.084    
                         clock uncertainty            0.223     0.139    
    SLICE_X9Y58          FDRE (Hold_fdre_C_CE)       -0.039     0.100    mem_buffer_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 startReading_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_buffer_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.141ns (22.716%)  route 0.480ns (77.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.692    -0.412    clk
    SLICE_X9Y57          FDRE                                         r  startReading_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.271 r  startReading_reg_replica/Q
                         net (fo=32, routed)          0.480     0.209    led_ReadStage_OBUF_repN
    SLICE_X8Y61          FDRE                                         r  mem_buffer_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.968    -0.335    clkWizard
    SLICE_X8Y61          FDRE                                         r  mem_buffer_reg[12]/C
                         clock pessimism              0.250    -0.085    
                         clock uncertainty            0.223     0.138    
    SLICE_X8Y61          FDRE (Hold_fdre_C_CE)       -0.016     0.122    mem_buffer_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.122    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 startReading_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_buffer_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.141ns (22.716%)  route 0.480ns (77.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.692    -0.412    clk
    SLICE_X9Y57          FDRE                                         r  startReading_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.271 r  startReading_reg_replica/Q
                         net (fo=32, routed)          0.480     0.209    led_ReadStage_OBUF_repN
    SLICE_X8Y61          FDRE                                         r  mem_buffer_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.968    -0.335    clkWizard
    SLICE_X8Y61          FDRE                                         r  mem_buffer_reg[14]/C
                         clock pessimism              0.250    -0.085    
                         clock uncertainty            0.223     0.138    
    SLICE_X8Y61          FDRE (Hold_fdre_C_CE)       -0.016     0.122    mem_buffer_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.122    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 startReading_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_buffer_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.141ns (22.716%)  route 0.480ns (77.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.692    -0.412    clk
    SLICE_X9Y57          FDRE                                         r  startReading_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.271 r  startReading_reg_replica/Q
                         net (fo=32, routed)          0.480     0.209    led_ReadStage_OBUF_repN
    SLICE_X8Y61          FDRE                                         r  mem_buffer_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.968    -0.335    clkWizard
    SLICE_X8Y61          FDRE                                         r  mem_buffer_reg[20]/C
                         clock pessimism              0.250    -0.085    
                         clock uncertainty            0.223     0.138    
    SLICE_X8Y61          FDRE (Hold_fdre_C_CE)       -0.016     0.122    mem_buffer_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.122    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 startReading_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_buffer_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.141ns (22.716%)  route 0.480ns (77.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.692    -0.412    clk
    SLICE_X9Y57          FDRE                                         r  startReading_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.271 r  startReading_reg_replica/Q
                         net (fo=32, routed)          0.480     0.209    led_ReadStage_OBUF_repN
    SLICE_X8Y61          FDRE                                         r  mem_buffer_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.968    -0.335    clkWizard
    SLICE_X8Y61          FDRE                                         r  mem_buffer_reg[22]/C
                         clock pessimism              0.250    -0.085    
                         clock uncertainty            0.223     0.138    
    SLICE_X8Y61          FDRE (Hold_fdre_C_CE)       -0.016     0.122    mem_buffer_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.122    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.087    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_block_clock_clk_wiz_0_0
  To Clock:  clk_out2_block_clock_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.733ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.683ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.733ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk3[66].Startff/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 0.589ns (15.670%)  route 3.170ns (84.330%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 2.981 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.628    -2.392    u_tdc/u_merge/clk
    SLICE_X29Y65         FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.379    -2.013 f  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.376    -1.637    u_tdc/u_merge/counter[1]
    SLICE_X28Y65         LUT3 (Prop_lut3_I0_O)        0.105    -1.532 f  u_tdc/u_merge/done_INST_0/O
                         net (fo=35, routed)          0.323    -1.209    u_tdc/done
    SLICE_X29Y65         LUT3 (Prop_lut3_I1_O)        0.105    -1.104 f  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         2.470     1.366    u_tdc/u_FineDelay/iRst
    SLICE_X49Y55         FDCE                                         f  u_tdc/u_FineDelay/genblk3[66].Startff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.439     2.981    u_tdc/u_FineDelay/clk
    SLICE_X49Y55         FDCE                                         r  u_tdc/u_FineDelay/genblk3[66].Startff/C
                         clock pessimism             -0.490     2.492    
                         clock uncertainty           -0.061     2.430    
    SLICE_X49Y55         FDCE (Recov_fdce_C_CLR)     -0.331     2.099    u_tdc/u_FineDelay/genblk3[66].Startff
  -------------------------------------------------------------------
                         required time                          2.099    
                         arrival time                          -1.366    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.733ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk3[67].Startff/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 0.589ns (15.670%)  route 3.170ns (84.330%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 2.981 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.628    -2.392    u_tdc/u_merge/clk
    SLICE_X29Y65         FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.379    -2.013 f  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.376    -1.637    u_tdc/u_merge/counter[1]
    SLICE_X28Y65         LUT3 (Prop_lut3_I0_O)        0.105    -1.532 f  u_tdc/u_merge/done_INST_0/O
                         net (fo=35, routed)          0.323    -1.209    u_tdc/done
    SLICE_X29Y65         LUT3 (Prop_lut3_I1_O)        0.105    -1.104 f  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         2.470     1.366    u_tdc/u_FineDelay/iRst
    SLICE_X49Y55         FDCE                                         f  u_tdc/u_FineDelay/genblk3[67].Startff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.439     2.981    u_tdc/u_FineDelay/clk
    SLICE_X49Y55         FDCE                                         r  u_tdc/u_FineDelay/genblk3[67].Startff/C
                         clock pessimism             -0.490     2.492    
                         clock uncertainty           -0.061     2.430    
    SLICE_X49Y55         FDCE (Recov_fdce_C_CLR)     -0.331     2.099    u_tdc/u_FineDelay/genblk3[67].Startff
  -------------------------------------------------------------------
                         required time                          2.099    
                         arrival time                          -1.366    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk3[68].Startff/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 0.589ns (15.670%)  route 3.170ns (84.330%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 2.981 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.628    -2.392    u_tdc/u_merge/clk
    SLICE_X29Y65         FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.379    -2.013 f  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.376    -1.637    u_tdc/u_merge/counter[1]
    SLICE_X28Y65         LUT3 (Prop_lut3_I0_O)        0.105    -1.532 f  u_tdc/u_merge/done_INST_0/O
                         net (fo=35, routed)          0.323    -1.209    u_tdc/done
    SLICE_X29Y65         LUT3 (Prop_lut3_I1_O)        0.105    -1.104 f  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         2.470     1.366    u_tdc/u_FineDelay/iRst
    SLICE_X48Y55         FDCE                                         f  u_tdc/u_FineDelay/genblk3[68].Startff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.439     2.981    u_tdc/u_FineDelay/clk
    SLICE_X48Y55         FDCE                                         r  u_tdc/u_FineDelay/genblk3[68].Startff/C
                         clock pessimism             -0.490     2.492    
                         clock uncertainty           -0.061     2.430    
    SLICE_X48Y55         FDCE (Recov_fdce_C_CLR)     -0.258     2.172    u_tdc/u_FineDelay/genblk3[68].Startff
  -------------------------------------------------------------------
                         required time                          2.172    
                         arrival time                          -1.366    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk3[69].Startff/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 0.589ns (15.670%)  route 3.170ns (84.330%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 2.981 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.628    -2.392    u_tdc/u_merge/clk
    SLICE_X29Y65         FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.379    -2.013 f  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.376    -1.637    u_tdc/u_merge/counter[1]
    SLICE_X28Y65         LUT3 (Prop_lut3_I0_O)        0.105    -1.532 f  u_tdc/u_merge/done_INST_0/O
                         net (fo=35, routed)          0.323    -1.209    u_tdc/done
    SLICE_X29Y65         LUT3 (Prop_lut3_I1_O)        0.105    -1.104 f  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         2.470     1.366    u_tdc/u_FineDelay/iRst
    SLICE_X48Y55         FDCE                                         f  u_tdc/u_FineDelay/genblk3[69].Startff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.439     2.981    u_tdc/u_FineDelay/clk
    SLICE_X48Y55         FDCE                                         r  u_tdc/u_FineDelay/genblk3[69].Startff/C
                         clock pessimism             -0.490     2.492    
                         clock uncertainty           -0.061     2.430    
    SLICE_X48Y55         FDCE (Recov_fdce_C_CLR)     -0.258     2.172    u_tdc/u_FineDelay/genblk3[69].Startff
  -------------------------------------------------------------------
                         required time                          2.172    
                         arrival time                          -1.366    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk3[70].Startff/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 0.589ns (15.670%)  route 3.170ns (84.330%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 2.981 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.628    -2.392    u_tdc/u_merge/clk
    SLICE_X29Y65         FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.379    -2.013 f  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.376    -1.637    u_tdc/u_merge/counter[1]
    SLICE_X28Y65         LUT3 (Prop_lut3_I0_O)        0.105    -1.532 f  u_tdc/u_merge/done_INST_0/O
                         net (fo=35, routed)          0.323    -1.209    u_tdc/done
    SLICE_X29Y65         LUT3 (Prop_lut3_I1_O)        0.105    -1.104 f  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         2.470     1.366    u_tdc/u_FineDelay/iRst
    SLICE_X48Y55         FDCE                                         f  u_tdc/u_FineDelay/genblk3[70].Startff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.439     2.981    u_tdc/u_FineDelay/clk
    SLICE_X48Y55         FDCE                                         r  u_tdc/u_FineDelay/genblk3[70].Startff/C
                         clock pessimism             -0.490     2.492    
                         clock uncertainty           -0.061     2.430    
    SLICE_X48Y55         FDCE (Recov_fdce_C_CLR)     -0.258     2.172    u_tdc/u_FineDelay/genblk3[70].Startff
  -------------------------------------------------------------------
                         required time                          2.172    
                         arrival time                          -1.366    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk3[71].Startff/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 0.589ns (15.670%)  route 3.170ns (84.330%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 2.981 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.628    -2.392    u_tdc/u_merge/clk
    SLICE_X29Y65         FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.379    -2.013 f  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.376    -1.637    u_tdc/u_merge/counter[1]
    SLICE_X28Y65         LUT3 (Prop_lut3_I0_O)        0.105    -1.532 f  u_tdc/u_merge/done_INST_0/O
                         net (fo=35, routed)          0.323    -1.209    u_tdc/done
    SLICE_X29Y65         LUT3 (Prop_lut3_I1_O)        0.105    -1.104 f  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         2.470     1.366    u_tdc/u_FineDelay/iRst
    SLICE_X48Y55         FDCE                                         f  u_tdc/u_FineDelay/genblk3[71].Startff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.439     2.981    u_tdc/u_FineDelay/clk
    SLICE_X48Y55         FDCE                                         r  u_tdc/u_FineDelay/genblk3[71].Startff/C
                         clock pessimism             -0.490     2.492    
                         clock uncertainty           -0.061     2.430    
    SLICE_X48Y55         FDCE (Recov_fdce_C_CLR)     -0.258     2.172    u_tdc/u_FineDelay/genblk3[71].Startff
  -------------------------------------------------------------------
                         required time                          2.172    
                         arrival time                          -1.366    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.821ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk3[64].Startff/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.744ns  (logic 0.589ns (15.731%)  route 3.155ns (84.269%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 2.981 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.628    -2.392    u_tdc/u_merge/clk
    SLICE_X29Y65         FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.379    -2.013 f  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.376    -1.637    u_tdc/u_merge/counter[1]
    SLICE_X28Y65         LUT3 (Prop_lut3_I0_O)        0.105    -1.532 f  u_tdc/u_merge/done_INST_0/O
                         net (fo=35, routed)          0.323    -1.209    u_tdc/done
    SLICE_X29Y65         LUT3 (Prop_lut3_I1_O)        0.105    -1.104 f  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         2.456     1.352    u_tdc/u_FineDelay/iRst
    SLICE_X46Y54         FDCE                                         f  u_tdc/u_FineDelay/genblk3[64].Startff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.439     2.981    u_tdc/u_FineDelay/clk
    SLICE_X46Y54         FDCE                                         r  u_tdc/u_FineDelay/genblk3[64].Startff/C
                         clock pessimism             -0.490     2.492    
                         clock uncertainty           -0.061     2.430    
    SLICE_X46Y54         FDCE (Recov_fdce_C_CLR)     -0.258     2.172    u_tdc/u_FineDelay/genblk3[64].Startff
  -------------------------------------------------------------------
                         required time                          2.172    
                         arrival time                          -1.352    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.856ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk3[65].Startff/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 0.589ns (16.202%)  route 3.046ns (83.798%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 2.981 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.628    -2.392    u_tdc/u_merge/clk
    SLICE_X29Y65         FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.379    -2.013 f  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.376    -1.637    u_tdc/u_merge/counter[1]
    SLICE_X28Y65         LUT3 (Prop_lut3_I0_O)        0.105    -1.532 f  u_tdc/u_merge/done_INST_0/O
                         net (fo=35, routed)          0.323    -1.209    u_tdc/done
    SLICE_X29Y65         LUT3 (Prop_lut3_I1_O)        0.105    -1.104 f  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         2.347     1.243    u_tdc/u_FineDelay/iRst
    SLICE_X47Y55         FDCE                                         f  u_tdc/u_FineDelay/genblk3[65].Startff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.439     2.981    u_tdc/u_FineDelay/clk
    SLICE_X47Y55         FDCE                                         r  u_tdc/u_FineDelay/genblk3[65].Startff/C
                         clock pessimism             -0.490     2.492    
                         clock uncertainty           -0.061     2.430    
    SLICE_X47Y55         FDCE (Recov_fdce_C_CLR)     -0.331     2.099    u_tdc/u_FineDelay/genblk3[65].Startff
  -------------------------------------------------------------------
                         required time                          2.099    
                         arrival time                          -1.243    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.861ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk3[79].Startff/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.631ns  (logic 0.589ns (16.221%)  route 3.042ns (83.779%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 2.981 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.628    -2.392    u_tdc/u_merge/clk
    SLICE_X29Y65         FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.379    -2.013 f  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.376    -1.637    u_tdc/u_merge/counter[1]
    SLICE_X28Y65         LUT3 (Prop_lut3_I0_O)        0.105    -1.532 f  u_tdc/u_merge/done_INST_0/O
                         net (fo=35, routed)          0.323    -1.209    u_tdc/done
    SLICE_X29Y65         LUT3 (Prop_lut3_I1_O)        0.105    -1.104 f  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         2.343     1.239    u_tdc/u_FineDelay/iRst
    SLICE_X47Y56         FDCE                                         f  u_tdc/u_FineDelay/genblk3[79].Startff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.439     2.981    u_tdc/u_FineDelay/clk
    SLICE_X47Y56         FDCE                                         r  u_tdc/u_FineDelay/genblk3[79].Startff/C
                         clock pessimism             -0.490     2.492    
                         clock uncertainty           -0.061     2.430    
    SLICE_X47Y56         FDCE (Recov_fdce_C_CLR)     -0.331     2.099    u_tdc/u_FineDelay/genblk3[79].Startff
  -------------------------------------------------------------------
                         required time                          2.099    
                         arrival time                          -1.239    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.884ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk4[70].StopFF/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 0.589ns (16.003%)  route 3.091ns (83.997%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 2.981 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.628    -2.392    u_tdc/u_merge/clk
    SLICE_X29Y65         FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.379    -2.013 f  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.376    -1.637    u_tdc/u_merge/counter[1]
    SLICE_X28Y65         LUT3 (Prop_lut3_I0_O)        0.105    -1.532 f  u_tdc/u_merge/done_INST_0/O
                         net (fo=35, routed)          0.323    -1.209    u_tdc/done
    SLICE_X29Y65         LUT3 (Prop_lut3_I1_O)        0.105    -1.104 f  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         2.392     1.288    u_tdc/u_FineDelay/iRst
    SLICE_X42Y57         FDCE                                         f  u_tdc/u_FineDelay/genblk4[70].StopFF/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.439     2.981    u_tdc/u_FineDelay/clk
    SLICE_X42Y57         FDCE                                         r  u_tdc/u_FineDelay/genblk4[70].StopFF/C
                         clock pessimism             -0.490     2.492    
                         clock uncertainty           -0.061     2.430    
    SLICE_X42Y57         FDCE (Recov_fdce_C_CLR)     -0.258     2.172    u_tdc/u_FineDelay/genblk4[70].StopFF
  -------------------------------------------------------------------
                         required time                          2.172    
                         arrival time                          -1.288    
  -------------------------------------------------------------------
                         slack                                  0.884    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/FFDelayStart_2/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.186ns (29.661%)  route 0.441ns (70.339%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.682    -0.422    u_tdc/u_merge/clk
    SLICE_X29Y65         FDRE                                         r  u_tdc/u_merge/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.281 f  u_tdc/u_merge/counter_reg[2]/Q
                         net (fo=3, routed)           0.079    -0.203    u_tdc/u_merge/counter[2]
    SLICE_X28Y65         LUT3 (Prop_lut3_I1_O)        0.045    -0.158 f  u_tdc/u_merge/done_INST_0/O
                         net (fo=35, routed)          0.363     0.205    u_tdc/done
    SLICE_X33Y64         FDCE                                         f  u_tdc/FFDelayStart_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.956    -0.347    u_tdc/clk0
    SLICE_X33Y64         FDCE                                         r  u_tdc/FFDelayStart_2/C
                         clock pessimism             -0.039    -0.386    
    SLICE_X33Y64         FDCE (Remov_fdce_C_CLR)     -0.092    -0.478    u_tdc/FFDelayStart_2
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_EdgeDetector/edge_detector_ffd0/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.186ns (29.016%)  route 0.455ns (70.984%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    0.061ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.681    -0.423    u_tdc/clk0
    SLICE_X33Y64         FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.282 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.166    -0.116    u_tdc/ready
    SLICE_X29Y65         LUT3 (Prop_lut3_I2_O)        0.045    -0.071 f  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.289     0.218    u_tdc/u_EdgeDetector/iRst
    SLICE_X34Y65         FDCE                                         f  u_tdc/u_EdgeDetector/edge_detector_ffd0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.955    -0.348    u_tdc/u_EdgeDetector/iClk
    SLICE_X34Y65         FDCE                                         r  u_tdc/u_EdgeDetector/edge_detector_ffd0/C
                         clock pessimism             -0.061    -0.409    
    SLICE_X34Y65         FDCE (Remov_fdce_C_CLR)     -0.092    -0.501    u_tdc/u_EdgeDetector/edge_detector_ffd0
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_EdgeDetector/edge_detector_ffd1/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.186ns (29.016%)  route 0.455ns (70.984%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    0.061ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.681    -0.423    u_tdc/clk0
    SLICE_X33Y64         FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.282 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.166    -0.116    u_tdc/ready
    SLICE_X29Y65         LUT3 (Prop_lut3_I2_O)        0.045    -0.071 f  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.289     0.218    u_tdc/u_EdgeDetector/iRst
    SLICE_X34Y65         FDCE                                         f  u_tdc/u_EdgeDetector/edge_detector_ffd1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.955    -0.348    u_tdc/u_EdgeDetector/iClk
    SLICE_X34Y65         FDCE                                         r  u_tdc/u_EdgeDetector/edge_detector_ffd1/C
                         clock pessimism             -0.061    -0.409    
    SLICE_X34Y65         FDCE (Remov_fdce_C_CLR)     -0.092    -0.501    u_tdc/u_EdgeDetector/edge_detector_ffd1
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk3[7].Startff/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.186ns (27.007%)  route 0.503ns (72.993%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.681    -0.423    u_tdc/clk0
    SLICE_X33Y64         FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.282 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.166    -0.116    u_tdc/ready
    SLICE_X29Y65         LUT3 (Prop_lut3_I2_O)        0.045    -0.071 f  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.337     0.266    u_tdc/u_FineDelay/iRst
    SLICE_X27Y60         FDCE                                         f  u_tdc/u_FineDelay/genblk3[7].Startff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.962    -0.341    u_tdc/u_FineDelay/clk
    SLICE_X27Y60         FDCE                                         r  u_tdc/u_FineDelay/genblk3[7].Startff/C
                         clock pessimism             -0.039    -0.380    
    SLICE_X27Y60         FDCE (Remov_fdce_C_CLR)     -0.092    -0.472    u_tdc/u_FineDelay/genblk3[7].Startff
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.846ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk3[4].Startff/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.186ns (23.319%)  route 0.612ns (76.681%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.681    -0.423    u_tdc/clk0
    SLICE_X33Y64         FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.282 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.166    -0.116    u_tdc/ready
    SLICE_X29Y65         LUT3 (Prop_lut3_I2_O)        0.045    -0.071 f  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.446     0.375    u_tdc/u_FineDelay/iRst
    SLICE_X24Y59         FDCE                                         f  u_tdc/u_FineDelay/genblk3[4].Startff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.963    -0.340    u_tdc/u_FineDelay/clk
    SLICE_X24Y59         FDCE                                         r  u_tdc/u_FineDelay/genblk3[4].Startff/C
                         clock pessimism             -0.039    -0.379    
    SLICE_X24Y59         FDCE (Remov_fdce_C_CLR)     -0.092    -0.471    u_tdc/u_FineDelay/genblk3[4].Startff
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                           0.375    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.856ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk3[1].Startff/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.186ns (23.108%)  route 0.619ns (76.892%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.681    -0.423    u_tdc/clk0
    SLICE_X33Y64         FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.282 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.166    -0.116    u_tdc/ready
    SLICE_X29Y65         LUT3 (Prop_lut3_I2_O)        0.045    -0.071 f  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.453     0.382    u_tdc/u_FineDelay/iRst
    SLICE_X27Y62         FDCE                                         f  u_tdc/u_FineDelay/genblk3[1].Startff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.960    -0.343    u_tdc/u_FineDelay/clk
    SLICE_X27Y62         FDCE                                         r  u_tdc/u_FineDelay/genblk3[1].Startff/C
                         clock pessimism             -0.039    -0.382    
    SLICE_X27Y62         FDCE (Remov_fdce_C_CLR)     -0.092    -0.474    u_tdc/u_FineDelay/genblk3[1].Startff
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk4[229].StopFF/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.186ns (22.511%)  route 0.640ns (77.489%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.351ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.681    -0.423    u_tdc/clk0
    SLICE_X33Y64         FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.282 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.166    -0.116    u_tdc/ready
    SLICE_X29Y65         LUT3 (Prop_lut3_I2_O)        0.045    -0.071 f  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.475     0.403    u_tdc/u_FineDelay/iRst
    SLICE_X24Y71         FDCE                                         f  u_tdc/u_FineDelay/genblk4[229].StopFF/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.952    -0.351    u_tdc/u_FineDelay/clk
    SLICE_X24Y71         FDCE                                         r  u_tdc/u_FineDelay/genblk4[229].StopFF/C
                         clock pessimism             -0.039    -0.390    
    SLICE_X24Y71         FDCE (Remov_fdce_C_CLR)     -0.092    -0.482    u_tdc/u_FineDelay/genblk4[229].StopFF
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                           0.403    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.933ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk3[2].Startff/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.186ns (21.036%)  route 0.698ns (78.964%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.681    -0.423    u_tdc/clk0
    SLICE_X33Y64         FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.282 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.166    -0.116    u_tdc/ready
    SLICE_X29Y65         LUT3 (Prop_lut3_I2_O)        0.045    -0.071 f  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.532     0.461    u_tdc/u_FineDelay/iRst
    SLICE_X24Y61         FDCE                                         f  u_tdc/u_FineDelay/genblk3[2].Startff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.962    -0.341    u_tdc/u_FineDelay/clk
    SLICE_X24Y61         FDCE                                         r  u_tdc/u_FineDelay/genblk3[2].Startff/C
                         clock pessimism             -0.039    -0.380    
    SLICE_X24Y61         FDCE (Remov_fdce_C_CLR)     -0.092    -0.472    u_tdc/u_FineDelay/genblk3[2].Startff
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                           0.461    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.933ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk3[3].Startff/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.186ns (21.036%)  route 0.698ns (78.964%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.681    -0.423    u_tdc/clk0
    SLICE_X33Y64         FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.282 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.166    -0.116    u_tdc/ready
    SLICE_X29Y65         LUT3 (Prop_lut3_I2_O)        0.045    -0.071 f  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.532     0.461    u_tdc/u_FineDelay/iRst
    SLICE_X24Y61         FDCE                                         f  u_tdc/u_FineDelay/genblk3[3].Startff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.962    -0.341    u_tdc/u_FineDelay/clk
    SLICE_X24Y61         FDCE                                         r  u_tdc/u_FineDelay/genblk3[3].Startff/C
                         clock pessimism             -0.039    -0.380    
    SLICE_X24Y61         FDCE (Remov_fdce_C_CLR)     -0.092    -0.472    u_tdc/u_FineDelay/genblk3[3].Startff
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                           0.461    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.936ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk4[87].StopFF/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.186ns (21.168%)  route 0.693ns (78.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.681    -0.423    u_tdc/clk0
    SLICE_X33Y64         FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.282 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.166    -0.116    u_tdc/ready
    SLICE_X29Y65         LUT3 (Prop_lut3_I2_O)        0.045    -0.071 f  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.527     0.456    u_tdc/u_FineDelay/iRst
    SLICE_X39Y62         FDCE                                         f  u_tdc/u_FineDelay/genblk4[87].StopFF/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.954    -0.349    u_tdc/u_FineDelay/clk
    SLICE_X39Y62         FDCE                                         r  u_tdc/u_FineDelay/genblk4[87].StopFF/C
                         clock pessimism             -0.039    -0.388    
    SLICE_X39Y62         FDCE (Remov_fdce_C_CLR)     -0.092    -0.480    u_tdc/u_FineDelay/genblk4[87].StopFF
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                           0.456    
  -------------------------------------------------------------------
                         slack                                  0.936    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_block_clock_clk_wiz_0_0
  To Clock:  clk_out3_block_clock_clk_wiz_0_0

Setup :            4  Failing Endpoints,  Worst Slack       -1.734ns,  Total Violation       -6.938ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.505ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.734ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_EdgeDetector_1/edge_detector_ffd0/CLR
                            (recovery check against rising-edge clock clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.657ns  (logic 0.589ns (35.547%)  route 1.068ns (64.453%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.944ns = ( -1.319 - 0.625 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.628    -2.392    u_tdc/u_merge/clk
    SLICE_X29Y65         FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.379    -2.013 f  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.376    -1.637    u_tdc/u_merge/counter[1]
    SLICE_X28Y65         LUT3 (Prop_lut3_I0_O)        0.105    -1.532 f  u_tdc/u_merge/done_INST_0/O
                         net (fo=35, routed)          0.323    -1.209    u_tdc/done
    SLICE_X29Y65         LUT3 (Prop_lut3_I1_O)        0.105    -1.104 f  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.369    -0.735    u_tdc/u_EdgeDetector_1/iRst
    SLICE_X28Y65         FDCE                                         f  u_tdc/u_EdgeDetector_1/edge_detector_ffd0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.514    -1.319    u_tdc/u_EdgeDetector_1/iClk
    SLICE_X28Y65         FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd0/C
                         clock pessimism             -0.639    -1.958    
                         clock uncertainty           -0.181    -2.139    
    SLICE_X28Y65         FDCE (Recov_fdce_C_CLR)     -0.331    -2.470    u_tdc/u_EdgeDetector_1/edge_detector_ffd0
  -------------------------------------------------------------------
                         required time                         -2.470    
                         arrival time                           0.735    
  -------------------------------------------------------------------
                         slack                                 -1.734    

Slack (VIOLATED) :        -1.734ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_EdgeDetector_1/edge_detector_ffd1/CLR
                            (recovery check against rising-edge clock clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.657ns  (logic 0.589ns (35.547%)  route 1.068ns (64.453%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.944ns = ( -1.319 - 0.625 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.628    -2.392    u_tdc/u_merge/clk
    SLICE_X29Y65         FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.379    -2.013 f  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.376    -1.637    u_tdc/u_merge/counter[1]
    SLICE_X28Y65         LUT3 (Prop_lut3_I0_O)        0.105    -1.532 f  u_tdc/u_merge/done_INST_0/O
                         net (fo=35, routed)          0.323    -1.209    u_tdc/done
    SLICE_X29Y65         LUT3 (Prop_lut3_I1_O)        0.105    -1.104 f  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.369    -0.735    u_tdc/u_EdgeDetector_1/iRst
    SLICE_X28Y65         FDCE                                         f  u_tdc/u_EdgeDetector_1/edge_detector_ffd1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.514    -1.319    u_tdc/u_EdgeDetector_1/iClk
    SLICE_X28Y65         FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd1/C
                         clock pessimism             -0.639    -1.958    
                         clock uncertainty           -0.181    -2.139    
    SLICE_X28Y65         FDCE (Recov_fdce_C_CLR)     -0.331    -2.470    u_tdc/u_EdgeDetector_1/edge_detector_ffd1
  -------------------------------------------------------------------
                         required time                         -2.470    
                         arrival time                           0.735    
  -------------------------------------------------------------------
                         slack                                 -1.734    

Slack (VIOLATED) :        -1.734ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_EdgeDetector_2/edge_detector_ffd0/CLR
                            (recovery check against rising-edge clock clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.657ns  (logic 0.589ns (35.547%)  route 1.068ns (64.453%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.944ns = ( -1.319 - 0.625 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.628    -2.392    u_tdc/u_merge/clk
    SLICE_X29Y65         FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.379    -2.013 f  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.376    -1.637    u_tdc/u_merge/counter[1]
    SLICE_X28Y65         LUT3 (Prop_lut3_I0_O)        0.105    -1.532 f  u_tdc/u_merge/done_INST_0/O
                         net (fo=35, routed)          0.323    -1.209    u_tdc/done
    SLICE_X29Y65         LUT3 (Prop_lut3_I1_O)        0.105    -1.104 f  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.369    -0.735    u_tdc/u_EdgeDetector_2/iRst
    SLICE_X28Y65         FDCE                                         f  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.514    -1.319    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X28Y65         FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
                         clock pessimism             -0.639    -1.958    
                         clock uncertainty           -0.181    -2.139    
    SLICE_X28Y65         FDCE (Recov_fdce_C_CLR)     -0.331    -2.470    u_tdc/u_EdgeDetector_2/edge_detector_ffd0
  -------------------------------------------------------------------
                         required time                         -2.470    
                         arrival time                           0.735    
  -------------------------------------------------------------------
                         slack                                 -1.734    

Slack (VIOLATED) :        -1.734ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_EdgeDetector_2/edge_detector_ffd1/CLR
                            (recovery check against rising-edge clock clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.657ns  (logic 0.589ns (35.547%)  route 1.068ns (64.453%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.944ns = ( -1.319 - 0.625 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.628    -2.392    u_tdc/u_merge/clk
    SLICE_X29Y65         FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.379    -2.013 f  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.376    -1.637    u_tdc/u_merge/counter[1]
    SLICE_X28Y65         LUT3 (Prop_lut3_I0_O)        0.105    -1.532 f  u_tdc/u_merge/done_INST_0/O
                         net (fo=35, routed)          0.323    -1.209    u_tdc/done
    SLICE_X29Y65         LUT3 (Prop_lut3_I1_O)        0.105    -1.104 f  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.369    -0.735    u_tdc/u_EdgeDetector_2/iRst
    SLICE_X28Y65         FDCE                                         f  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.514    -1.319    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X28Y65         FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
                         clock pessimism             -0.639    -1.958    
                         clock uncertainty           -0.181    -2.139    
    SLICE_X28Y65         FDCE (Recov_fdce_C_CLR)     -0.331    -2.470    u_tdc/u_EdgeDetector_2/edge_detector_ffd1
  -------------------------------------------------------------------
                         required time                         -2.470    
                         arrival time                           0.735    
  -------------------------------------------------------------------
                         slack                                 -1.734    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.505ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_EdgeDetector_1/edge_detector_ffd0/CLR
                            (removal check against rising-edge clock clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -4.375ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.545ns  (logic 0.186ns (34.102%)  route 0.359ns (65.898%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns = ( 0.278 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.423ns = ( 4.577 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.681     4.577    u_tdc/clk0
    SLICE_X33Y64         FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDCE (Prop_fdce_C_Q)         0.141     4.718 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.166     4.884    u_tdc/ready
    SLICE_X29Y65         LUT3 (Prop_lut3_I2_O)        0.045     4.929 f  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.194     5.122    u_tdc/u_EdgeDetector_1/iRst
    SLICE_X28Y65         FDCE                                         f  u_tdc/u_EdgeDetector_1/edge_detector_ffd0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.956     0.278    u_tdc/u_EdgeDetector_1/iClk
    SLICE_X28Y65         FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd0/C
                         clock pessimism              0.250     0.528    
                         clock uncertainty            0.181     0.709    
    SLICE_X28Y65         FDCE (Remov_fdce_C_CLR)     -0.092     0.617    u_tdc/u_EdgeDetector_1/edge_detector_ffd0
  -------------------------------------------------------------------
                         required time                         -0.617    
                         arrival time                           5.122    
  -------------------------------------------------------------------
                         slack                                  4.505    

Slack (MET) :             4.505ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_EdgeDetector_1/edge_detector_ffd1/CLR
                            (removal check against rising-edge clock clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -4.375ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.545ns  (logic 0.186ns (34.102%)  route 0.359ns (65.898%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns = ( 0.278 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.423ns = ( 4.577 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.681     4.577    u_tdc/clk0
    SLICE_X33Y64         FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDCE (Prop_fdce_C_Q)         0.141     4.718 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.166     4.884    u_tdc/ready
    SLICE_X29Y65         LUT3 (Prop_lut3_I2_O)        0.045     4.929 f  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.194     5.122    u_tdc/u_EdgeDetector_1/iRst
    SLICE_X28Y65         FDCE                                         f  u_tdc/u_EdgeDetector_1/edge_detector_ffd1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.956     0.278    u_tdc/u_EdgeDetector_1/iClk
    SLICE_X28Y65         FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd1/C
                         clock pessimism              0.250     0.528    
                         clock uncertainty            0.181     0.709    
    SLICE_X28Y65         FDCE (Remov_fdce_C_CLR)     -0.092     0.617    u_tdc/u_EdgeDetector_1/edge_detector_ffd1
  -------------------------------------------------------------------
                         required time                         -0.617    
                         arrival time                           5.122    
  -------------------------------------------------------------------
                         slack                                  4.505    

Slack (MET) :             4.505ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_EdgeDetector_2/edge_detector_ffd0/CLR
                            (removal check against rising-edge clock clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -4.375ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.545ns  (logic 0.186ns (34.102%)  route 0.359ns (65.898%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns = ( 0.278 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.423ns = ( 4.577 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.681     4.577    u_tdc/clk0
    SLICE_X33Y64         FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDCE (Prop_fdce_C_Q)         0.141     4.718 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.166     4.884    u_tdc/ready
    SLICE_X29Y65         LUT3 (Prop_lut3_I2_O)        0.045     4.929 f  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.194     5.122    u_tdc/u_EdgeDetector_2/iRst
    SLICE_X28Y65         FDCE                                         f  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.956     0.278    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X28Y65         FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
                         clock pessimism              0.250     0.528    
                         clock uncertainty            0.181     0.709    
    SLICE_X28Y65         FDCE (Remov_fdce_C_CLR)     -0.092     0.617    u_tdc/u_EdgeDetector_2/edge_detector_ffd0
  -------------------------------------------------------------------
                         required time                         -0.617    
                         arrival time                           5.122    
  -------------------------------------------------------------------
                         slack                                  4.505    

Slack (MET) :             4.505ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_EdgeDetector_2/edge_detector_ffd1/CLR
                            (removal check against rising-edge clock clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -4.375ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.545ns  (logic 0.186ns (34.102%)  route 0.359ns (65.898%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns = ( 0.278 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.423ns = ( 4.577 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.681     4.577    u_tdc/clk0
    SLICE_X33Y64         FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDCE (Prop_fdce_C_Q)         0.141     4.718 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.166     4.884    u_tdc/ready
    SLICE_X29Y65         LUT3 (Prop_lut3_I2_O)        0.045     4.929 f  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.194     5.122    u_tdc/u_EdgeDetector_2/iRst
    SLICE_X28Y65         FDCE                                         f  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.956     0.278    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X28Y65         FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
                         clock pessimism              0.250     0.528    
                         clock uncertainty            0.181     0.709    
    SLICE_X28Y65         FDCE (Remov_fdce_C_CLR)     -0.092     0.617    u_tdc/u_EdgeDetector_2/edge_detector_ffd1
  -------------------------------------------------------------------
                         required time                         -0.617    
                         arrival time                           5.122    
  -------------------------------------------------------------------
                         slack                                  4.505    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            71 Endpoints
Min Delay            71 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_tdc/u_DecStart/bin_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            u_tdc/u_DecStart/bin_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        106.450ns  (logic 14.750ns (13.856%)  route 91.700ns (86.144%))
  Logic Levels:           125  (LDCE=1 LUT2=1 LUT3=12 LUT4=3 LUT5=17 LUT6=91)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         LDCE                         0.000     0.000 r  u_tdc/u_DecStart/bin_reg[0]/G
    SLICE_X33Y67         LDCE (EnToQ_ldce_G_Q)        0.464     0.464 r  u_tdc/u_DecStart/bin_reg[0]/Q
                         net (fo=35, routed)          1.361     1.825    u_tdc/u_DecStart/wDecoStartOut[0]
    SLICE_X28Y62         LUT3 (Prop_lut3_I2_O)        0.115     1.940 r  u_tdc/u_DecStart/bin_reg[1]_i_201/O
                         net (fo=11, routed)          1.075     3.015    u_tdc/u_DecStart/bin_reg[1]_i_201_n_0
    SLICE_X23Y61         LUT5 (Prop_lut5_I2_O)        0.275     3.290 r  u_tdc/u_DecStart/bin_reg[1]_i_212/O
                         net (fo=2, routed)           0.748     4.039    u_tdc/u_DecStart/bin_reg[1]_i_212_n_0
    SLICE_X24Y61         LUT6 (Prop_lut6_I2_O)        0.105     4.144 r  u_tdc/u_DecStart/bin_reg[1]_i_199/O
                         net (fo=14, routed)          1.132     5.276    u_tdc/u_DecStart/bin_reg[1]_i_199_n_0
    SLICE_X26Y58         LUT3 (Prop_lut3_I2_O)        0.105     5.381 r  u_tdc/u_DecStart/bin_reg[1]_i_176/O
                         net (fo=6, routed)           1.005     6.386    u_tdc/u_DecStart/bin_reg[1]_i_176_n_0
    SLICE_X25Y55         LUT4 (Prop_lut4_I3_O)        0.105     6.491 r  u_tdc/u_DecStart/bin_reg[1]_i_200/O
                         net (fo=9, routed)           0.822     7.313    u_tdc/u_DecStart/bin_reg[1]_i_200_n_0
    SLICE_X26Y55         LUT5 (Prop_lut5_I4_O)        0.105     7.418 r  u_tdc/u_DecStart/bin_reg[1]_i_177/O
                         net (fo=8, routed)           0.370     7.788    u_tdc/u_DecStart/bin_reg[1]_i_177_n_0
    SLICE_X28Y55         LUT6 (Prop_lut6_I5_O)        0.105     7.893 r  u_tdc/u_DecStart/bin_reg[4]_i_808/O
                         net (fo=8, routed)           0.621     8.514    u_tdc/u_DecStart/bin_reg[4]_i_808_n_0
    SLICE_X30Y55         LUT5 (Prop_lut5_I0_O)        0.105     8.619 r  u_tdc/u_DecStart/bin_reg[3]_i_423/O
                         net (fo=12, routed)          0.699     9.318    u_tdc/u_DecStart/bin_reg[3]_i_423_n_0
    SLICE_X33Y54         LUT4 (Prop_lut4_I3_O)        0.105     9.423 r  u_tdc/u_DecStart/bin_reg[3]_i_416/O
                         net (fo=8, routed)           0.803    10.225    u_tdc/u_DecStart/bin_reg[3]_i_416_n_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I2_O)        0.105    10.330 r  u_tdc/u_DecStart/bin_reg[1]_i_132/O
                         net (fo=23, routed)          1.283    11.613    u_tdc/u_DecStart/bin_reg[1]_i_132_n_0
    SLICE_X30Y49         LUT4 (Prop_lut4_I3_O)        0.105    11.718 r  u_tdc/u_DecStart/bin_reg[3]_i_228/O
                         net (fo=5, routed)           0.674    12.393    u_tdc/u_DecStart/bin_reg[3]_i_228_n_0
    SLICE_X28Y49         LUT6 (Prop_lut6_I1_O)        0.105    12.498 r  u_tdc/u_DecStart/bin_reg[3]_i_222/O
                         net (fo=8, routed)           0.825    13.322    u_tdc/u_DecStart/bin_reg[3]_i_222_n_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I5_O)        0.105    13.427 r  u_tdc/u_DecStart/bin_reg[4]_i_843/O
                         net (fo=7, routed)           0.602    14.030    u_tdc/u_DecStart/bin_reg[4]_i_843_n_0
    SLICE_X29Y44         LUT5 (Prop_lut5_I4_O)        0.105    14.135 r  u_tdc/u_DecStart/bin_reg[4]_i_834/O
                         net (fo=12, routed)          0.826    14.961    u_tdc/u_DecStart/bin_reg[4]_i_834_n_0
    SLICE_X24Y42         LUT6 (Prop_lut6_I5_O)        0.105    15.066 r  u_tdc/u_DecStart/bin_reg[4]_i_604/O
                         net (fo=4, routed)           0.829    15.895    u_tdc/u_DecStart/bin_reg[4]_i_604_n_0
    SLICE_X27Y41         LUT3 (Prop_lut3_I2_O)        0.105    16.000 r  u_tdc/u_DecStart/bin_reg[4]_i_851/O
                         net (fo=11, routed)          0.408    16.408    u_tdc/u_DecStart/bin_reg[4]_i_851_n_0
    SLICE_X31Y40         LUT6 (Prop_lut6_I5_O)        0.105    16.513 r  u_tdc/u_DecStart/bin_reg[2]_i_267/O
                         net (fo=6, routed)           0.846    17.359    u_tdc/u_DecStart/bin_reg[2]_i_267_n_0
    SLICE_X32Y38         LUT5 (Prop_lut5_I4_O)        0.119    17.478 r  u_tdc/u_DecStart/bin_reg[2]_i_255/O
                         net (fo=5, routed)           0.362    17.840    u_tdc/u_DecStart/bin_reg[2]_i_255_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I5_O)        0.267    18.107 r  u_tdc/u_DecStart/bin_reg[4]_i_864/O
                         net (fo=7, routed)           0.475    18.582    u_tdc/u_DecStart/bin_reg[4]_i_864_n_0
    SLICE_X33Y38         LUT3 (Prop_lut3_I2_O)        0.105    18.687 r  u_tdc/u_DecStart/bin_reg[2]_i_261/O
                         net (fo=12, routed)          0.865    19.552    u_tdc/u_DecStart/bin_reg[2]_i_261_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I5_O)        0.105    19.657 r  u_tdc/u_DecStart/bin_reg[2]_i_260/O
                         net (fo=6, routed)           0.830    20.487    u_tdc/u_DecStart/bin_reg[2]_i_260_n_0
    SLICE_X37Y41         LUT5 (Prop_lut5_I4_O)        0.105    20.592 r  u_tdc/u_DecStart/bin_reg[3]_i_462/O
                         net (fo=11, routed)          0.820    21.412    u_tdc/u_DecStart/bin_reg[3]_i_462_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I5_O)        0.105    21.517 r  u_tdc/u_DecStart/bin_reg[4]_i_588/O
                         net (fo=6, routed)           0.694    22.211    u_tdc/u_DecStart/bin_reg[4]_i_588_n_0
    SLICE_X36Y44         LUT3 (Prop_lut3_I2_O)        0.105    22.316 r  u_tdc/u_DecStart/bin_reg[2]_i_166/O
                         net (fo=10, routed)          0.629    22.944    u_tdc/u_DecStart/bin_reg[2]_i_166_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.105    23.049 r  u_tdc/u_DecStart/bin_reg[2]_i_71/O
                         net (fo=9, routed)           0.579    23.629    u_tdc/u_DecStart/bin_reg[2]_i_71_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I5_O)        0.105    23.734 r  u_tdc/u_DecStart/bin_reg[2]_i_76/O
                         net (fo=7, routed)           0.441    24.175    u_tdc/u_DecStart/bin_reg[2]_i_76_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I5_O)        0.105    24.280 r  u_tdc/u_DecStart/bin_reg[4]_i_508/O
                         net (fo=5, routed)           0.709    24.989    u_tdc/u_DecStart/bin_reg[4]_i_508_n_0
    SLICE_X45Y45         LUT3 (Prop_lut3_I2_O)        0.105    25.094 r  u_tdc/u_DecStart/bin_reg[3]_i_394/O
                         net (fo=10, routed)          0.628    25.722    u_tdc/u_DecStart/bin_reg[3]_i_394_n_0
    SLICE_X46Y46         LUT6 (Prop_lut6_I5_O)        0.105    25.827 r  u_tdc/u_DecStart/bin_reg[3]_i_198/O
                         net (fo=9, routed)           0.829    26.657    u_tdc/u_DecStart/bin_reg[3]_i_198_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I5_O)        0.105    26.762 r  u_tdc/u_DecStart/bin_reg[3]_i_190/O
                         net (fo=4, routed)           0.380    27.142    u_tdc/u_DecStart/bin_reg[3]_i_190_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I5_O)        0.105    27.247 r  u_tdc/u_DecStart/bin_reg[4]_i_534/O
                         net (fo=7, routed)           0.624    27.871    u_tdc/u_DecStart/bin_reg[4]_i_534_n_0
    SLICE_X47Y51         LUT6 (Prop_lut6_I5_O)        0.105    27.976 r  u_tdc/u_DecStart/bin_reg[4]_i_528/O
                         net (fo=10, routed)          0.387    28.363    u_tdc/u_DecStart/bin_reg[4]_i_528_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I5_O)        0.105    28.468 r  u_tdc/u_DecStart/bin_reg[4]_i_522/O
                         net (fo=6, routed)           0.269    28.737    u_tdc/u_DecStart/bin_reg[4]_i_522_n_0
    SLICE_X53Y51         LUT3 (Prop_lut3_I2_O)        0.105    28.842 r  u_tdc/u_DecStart/bin_reg[3]_i_399/O
                         net (fo=10, routed)          0.863    29.705    u_tdc/u_DecStart/bin_reg[3]_i_399_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I5_O)        0.105    29.810 r  u_tdc/u_DecStart/bin_reg[2]_i_145/O
                         net (fo=5, routed)           0.731    30.541    u_tdc/u_DecStart/bin_reg[2]_i_145_n_0
    SLICE_X56Y53         LUT6 (Prop_lut6_I5_O)        0.105    30.646 r  u_tdc/u_DecStart/bin_reg[2]_i_55/O
                         net (fo=10, routed)          0.505    31.151    u_tdc/u_DecStart/bin_reg[2]_i_55_n_0
    SLICE_X57Y53         LUT6 (Prop_lut6_I5_O)        0.105    31.256 r  u_tdc/u_DecStart/bin_reg[2]_i_149/O
                         net (fo=6, routed)           0.686    31.942    u_tdc/u_DecStart/bin_reg[2]_i_149_n_0
    SLICE_X56Y54         LUT5 (Prop_lut5_I4_O)        0.105    32.047 r  u_tdc/u_DecStart/bin_reg[4]_i_245/O
                         net (fo=12, routed)          0.628    32.675    u_tdc/u_DecStart/bin_reg[4]_i_245_n_0
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105    32.780 r  u_tdc/u_DecStart/bin_reg[4]_i_83/O
                         net (fo=6, routed)           0.832    33.613    u_tdc/u_DecStart/bin_reg[4]_i_83_n_0
    SLICE_X50Y56         LUT3 (Prop_lut3_I2_O)        0.105    33.718 r  u_tdc/u_DecStart/bin_reg[2]_i_150/O
                         net (fo=10, routed)          0.571    34.289    u_tdc/u_DecStart/bin_reg[2]_i_150_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I5_O)        0.105    34.394 r  u_tdc/u_DecStart/bin_reg[4]_i_916/O
                         net (fo=6, routed)           0.546    34.940    u_tdc/u_DecStart/bin_reg[4]_i_916_n_0
    SLICE_X50Y58         LUT5 (Prop_lut5_I4_O)        0.105    35.045 r  u_tdc/u_DecStart/bin_reg[3]_i_553/O
                         net (fo=14, routed)          0.969    36.014    u_tdc/u_DecStart/bin_reg[3]_i_553_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I4_O)        0.105    36.119 r  u_tdc/u_DecStart/bin_reg[4]_i_750/O
                         net (fo=4, routed)           0.529    36.648    u_tdc/u_DecStart/bin_reg[4]_i_750_n_0
    SLICE_X54Y60         LUT5 (Prop_lut5_I4_O)        0.105    36.753 r  u_tdc/u_DecStart/bin_reg[3]_i_353/O
                         net (fo=11, routed)          0.847    37.599    u_tdc/u_DecStart/bin_reg[3]_i_353_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I5_O)        0.105    37.704 r  u_tdc/u_DecStart/bin_reg[4]_i_734/O
                         net (fo=4, routed)           0.822    38.526    u_tdc/u_DecStart/bin_reg[4]_i_734_n_0
    SLICE_X61Y59         LUT5 (Prop_lut5_I4_O)        0.105    38.631 r  u_tdc/u_DecStart/bin_reg[3]_i_547/O
                         net (fo=10, routed)          1.320    39.952    u_tdc/u_DecStart/bin_reg[3]_i_547_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I5_O)        0.105    40.057 r  u_tdc/u_DecStart/bin_reg[4]_i_743/O
                         net (fo=6, routed)           0.939    40.996    u_tdc/u_DecStart/bin_reg[4]_i_743_n_0
    SLICE_X62Y61         LUT5 (Prop_lut5_I4_O)        0.105    41.101 r  u_tdc/u_DecStart/bin_reg[3]_i_342/O
                         net (fo=11, routed)          0.897    41.998    u_tdc/u_DecStart/bin_reg[3]_i_342_n_0
    SLICE_X60Y62         LUT6 (Prop_lut6_I5_O)        0.105    42.103 r  u_tdc/u_DecStart/bin_reg[3]_i_374/O
                         net (fo=5, routed)           0.695    42.798    u_tdc/u_DecStart/bin_reg[3]_i_374_n_0
    SLICE_X59Y63         LUT3 (Prop_lut3_I2_O)        0.105    42.903 r  u_tdc/u_DecStart/bin_reg[4]_i_467/O
                         net (fo=12, routed)          0.394    43.297    u_tdc/u_DecStart/bin_reg[4]_i_467_n_0
    SLICE_X57Y64         LUT6 (Prop_lut6_I4_O)        0.105    43.402 r  u_tdc/u_DecStart/bin_reg[4]_i_219/O
                         net (fo=6, routed)           0.379    43.780    u_tdc/u_DecStart/bin_reg[4]_i_219_n_0
    SLICE_X58Y65         LUT3 (Prop_lut3_I2_O)        0.105    43.885 r  u_tdc/u_DecStart/bin_reg[3]_i_339/O
                         net (fo=10, routed)          0.953    44.838    u_tdc/u_DecStart/bin_reg[3]_i_339_n_0
    SLICE_X57Y66         LUT5 (Prop_lut5_I4_O)        0.105    44.943 r  u_tdc/u_DecStart/bin_reg[3]_i_337/O
                         net (fo=3, routed)           0.462    45.405    u_tdc/u_DecStart/bin_reg[3]_i_337_n_0
    SLICE_X57Y67         LUT6 (Prop_lut6_I1_O)        0.105    45.510 r  u_tdc/u_DecStart/bin_reg[3]_i_530/O
                         net (fo=6, routed)           0.959    46.469    u_tdc/u_DecStart/bin_reg[3]_i_530_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I5_O)        0.105    46.574 r  u_tdc/u_DecStart/bin_reg[3]_i_535/O
                         net (fo=7, routed)           0.763    47.337    u_tdc/u_DecStart/bin_reg[3]_i_535_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I5_O)        0.105    47.442 r  u_tdc/u_DecStart/bin_reg[4]_i_692/O
                         net (fo=7, routed)           0.560    48.001    u_tdc/u_DecStart/bin_reg[4]_i_692_n_0
    SLICE_X65Y71         LUT6 (Prop_lut6_I5_O)        0.105    48.106 r  u_tdc/u_DecStart/bin_reg[4]_i_435/O
                         net (fo=8, routed)           0.497    48.603    u_tdc/u_DecStart/bin_reg[4]_i_435_n_0
    SLICE_X67Y71         LUT5 (Prop_lut5_I4_O)        0.105    48.708 r  u_tdc/u_DecStart/bin_reg[3]_i_524/O
                         net (fo=7, routed)           0.542    49.250    u_tdc/u_DecStart/bin_reg[3]_i_524_n_0
    SLICE_X67Y72         LUT6 (Prop_lut6_I5_O)        0.105    49.355 r  u_tdc/u_DecStart/bin_reg[5]_i_853/O
                         net (fo=7, routed)           0.905    50.260    u_tdc/u_DecStart/bin_reg[5]_i_853_n_0
    SLICE_X65Y74         LUT6 (Prop_lut6_I5_O)        0.105    50.365 r  u_tdc/u_DecStart/bin_reg[3]_i_513/O
                         net (fo=6, routed)           1.027    51.392    u_tdc/u_DecStart/bin_reg[3]_i_513_n_0
    SLICE_X63Y76         LUT6 (Prop_lut6_I5_O)        0.105    51.497 r  u_tdc/u_DecStart/bin_reg[3]_i_515/O
                         net (fo=7, routed)           0.356    51.853    u_tdc/u_DecStart/bin_reg[3]_i_515_n_0
    SLICE_X63Y76         LUT6 (Prop_lut6_I5_O)        0.105    51.958 r  u_tdc/u_DecStart/bin_reg[4]_i_719/O
                         net (fo=7, routed)           1.413    53.371    u_tdc/u_DecStart/bin_reg[4]_i_719_n_0
    SLICE_X58Y74         LUT6 (Prop_lut6_I5_O)        0.105    53.476 r  u_tdc/u_DecStart/bin_reg[4]_i_451/O
                         net (fo=7, routed)           0.836    54.311    u_tdc/u_DecStart/bin_reg[4]_i_451_n_0
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.105    54.416 r  u_tdc/u_DecStart/bin_reg[3]_i_334/O
                         net (fo=7, routed)           0.832    55.249    u_tdc/u_DecStart/bin_reg[3]_i_334_n_0
    SLICE_X53Y75         LUT6 (Prop_lut6_I5_O)        0.105    55.354 r  u_tdc/u_DecStart/bin_reg[3]_i_315/O
                         net (fo=7, routed)           0.256    55.610    u_tdc/u_DecStart/bin_reg[3]_i_315_n_0
    SLICE_X53Y76         LUT6 (Prop_lut6_I5_O)        0.105    55.715 r  u_tdc/u_DecStart/bin_reg[3]_i_141/O
                         net (fo=5, routed)           0.798    56.513    u_tdc/u_DecStart/bin_reg[3]_i_141_n_0
    SLICE_X56Y77         LUT6 (Prop_lut6_I5_O)        0.105    56.618 r  u_tdc/u_DecStart/bin_reg[3]_i_145/O
                         net (fo=7, routed)           0.938    57.556    u_tdc/u_DecStart/bin_reg[3]_i_145_n_0
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.105    57.661 r  u_tdc/u_DecStart/bin_reg[3]_i_511/O
                         net (fo=6, routed)           0.688    58.349    u_tdc/u_DecStart/bin_reg[3]_i_511_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I5_O)        0.105    58.454 r  u_tdc/u_DecStart/bin_reg[5]_i_667/O
                         net (fo=8, routed)           0.264    58.718    u_tdc/u_DecStart/bin_reg[5]_i_667_n_0
    SLICE_X62Y82         LUT6 (Prop_lut6_I5_O)        0.105    58.823 r  u_tdc/u_DecStart/bin_reg[3]_i_503/O
                         net (fo=7, routed)           0.848    59.671    u_tdc/u_DecStart/bin_reg[3]_i_503_n_0
    SLICE_X58Y82         LUT6 (Prop_lut6_I5_O)        0.105    59.776 r  u_tdc/u_DecStart/bin_reg[5]_i_656/O
                         net (fo=7, routed)           0.470    60.245    u_tdc/u_DecStart/bin_reg[5]_i_656_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I5_O)        0.105    60.350 r  u_tdc/u_DecStart/bin_reg[3]_i_498/O
                         net (fo=6, routed)           0.611    60.961    u_tdc/u_DecStart/bin_reg[3]_i_498_n_0
    SLICE_X54Y79         LUT6 (Prop_lut6_I5_O)        0.105    61.066 r  u_tdc/u_DecStart/bin_reg[5]_i_693/O
                         net (fo=7, routed)           0.741    61.808    u_tdc/u_DecStart/bin_reg[5]_i_693_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.105    61.913 r  u_tdc/u_DecStart/bin_reg[5]_i_901/O
                         net (fo=7, routed)           0.657    62.570    u_tdc/u_DecStart/bin_reg[5]_i_901_n_0
    SLICE_X51Y79         LUT6 (Prop_lut6_I5_O)        0.105    62.675 r  u_tdc/u_DecStart/bin_reg[5]_i_682/O
                         net (fo=7, routed)           0.442    63.116    u_tdc/u_DecStart/bin_reg[5]_i_682_n_0
    SLICE_X48Y79         LUT6 (Prop_lut6_I5_O)        0.105    63.221 r  u_tdc/u_DecStart/bin_reg[5]_i_709/O
                         net (fo=7, routed)           0.888    64.110    u_tdc/u_DecStart/bin_reg[5]_i_709_n_0
    SLICE_X47Y83         LUT6 (Prop_lut6_I5_O)        0.105    64.215 r  u_tdc/u_DecStart/bin_reg[5]_i_475/O
                         net (fo=7, routed)           0.675    64.889    u_tdc/u_DecStart/bin_reg[5]_i_475_n_0
    SLICE_X47Y84         LUT6 (Prop_lut6_I5_O)        0.105    64.994 r  u_tdc/u_DecStart/bin_reg[3]_i_130/O
                         net (fo=6, routed)           0.823    65.818    u_tdc/u_DecStart/bin_reg[3]_i_130_n_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I5_O)        0.105    65.923 r  u_tdc/u_DecStart/bin_reg[3]_i_133/O
                         net (fo=7, routed)           0.907    66.830    u_tdc/u_DecStart/bin_reg[3]_i_133_n_0
    SLICE_X48Y85         LUT6 (Prop_lut6_I5_O)        0.105    66.935 f  u_tdc/u_DecStart/bin_reg[3]_i_293/O
                         net (fo=7, routed)           0.861    67.796    u_tdc/u_DecStart/bin_reg[3]_i_293_n_0
    SLICE_X48Y86         LUT5 (Prop_lut5_I0_O)        0.118    67.914 r  u_tdc/u_DecStart/bin_reg[5]_i_478/O
                         net (fo=7, routed)           0.804    68.718    u_tdc/u_DecStart/bin_reg[5]_i_478_n_0
    SLICE_X51Y86         LUT5 (Prop_lut5_I2_O)        0.293    69.011 r  u_tdc/u_DecStart/bin_reg[4]_i_388/O
                         net (fo=5, routed)           0.773    69.784    u_tdc/u_DecStart/bin_reg[4]_i_388_n_0
    SLICE_X55Y87         LUT6 (Prop_lut6_I5_O)        0.275    70.059 r  u_tdc/u_DecStart/bin_reg[4]_i_638/O
                         net (fo=6, routed)           0.814    70.872    u_tdc/u_DecStart/bin_reg[4]_i_638_n_0
    SLICE_X58Y87         LUT6 (Prop_lut6_I5_O)        0.105    70.977 r  u_tdc/u_DecStart/bin_reg[4]_i_376/O
                         net (fo=6, routed)           0.675    71.653    u_tdc/u_DecStart/bin_reg[4]_i_376_n_0
    SLICE_X58Y88         LUT6 (Prop_lut6_I5_O)        0.105    71.758 r  u_tdc/u_DecStart/bin_reg[4]_i_371/O
                         net (fo=6, routed)           0.817    72.575    u_tdc/u_DecStart/bin_reg[4]_i_371_n_0
    SLICE_X60Y89         LUT6 (Prop_lut6_I5_O)        0.105    72.680 r  u_tdc/u_DecStart/bin_reg[4]_i_360/O
                         net (fo=6, routed)           0.620    73.300    u_tdc/u_DecStart/bin_reg[4]_i_360_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I5_O)        0.105    73.405 r  u_tdc/u_DecStart/bin_reg[4]_i_165/O
                         net (fo=6, routed)           0.777    74.183    u_tdc/u_DecStart/bin_reg[4]_i_165_n_0
    SLICE_X57Y93         LUT6 (Prop_lut6_I5_O)        0.105    74.288 r  u_tdc/u_DecStart/bin_reg[6]_i_344/O
                         net (fo=6, routed)           0.813    75.100    u_tdc/u_DecStart/bin_reg[6]_i_344_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I5_O)        0.105    75.205 r  u_tdc/u_DecStart/bin_reg[4]_i_367/O
                         net (fo=6, routed)           0.500    75.705    u_tdc/u_DecStart/bin_reg[4]_i_367_n_0
    SLICE_X52Y93         LUT6 (Prop_lut6_I5_O)        0.105    75.810 r  u_tdc/u_DecStart/bin_reg[5]_i_371/O
                         net (fo=5, routed)           0.797    76.607    u_tdc/u_DecStart/bin_reg[5]_i_371_n_0
    SLICE_X50Y92         LUT6 (Prop_lut6_I5_O)        0.105    76.712 r  u_tdc/u_DecStart/bin_reg[5]_i_363/O
                         net (fo=5, routed)           0.391    77.103    u_tdc/u_DecStart/bin_reg[5]_i_363_n_0
    SLICE_X48Y90         LUT6 (Prop_lut6_I5_O)        0.105    77.208 r  u_tdc/u_DecStart/bin_reg[5]_i_359/O
                         net (fo=7, routed)           0.799    78.007    u_tdc/u_DecStart/bin_reg[5]_i_359_n_0
    SLICE_X46Y87         LUT6 (Prop_lut6_I5_O)        0.105    78.112 r  u_tdc/u_DecStart/bin_reg[5]_i_377/O
                         net (fo=5, routed)           0.972    79.084    u_tdc/u_DecStart/bin_reg[5]_i_377_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I5_O)        0.105    79.189 r  u_tdc/u_DecStart/bin_reg[4]_i_155/O
                         net (fo=5, routed)           0.259    79.449    u_tdc/u_DecStart/bin_reg[4]_i_155_n_0
    SLICE_X43Y89         LUT6 (Prop_lut6_I5_O)        0.105    79.554 r  u_tdc/u_DecStart/bin_reg[5]_i_285/O
                         net (fo=6, routed)           0.973    80.527    u_tdc/u_DecStart/bin_reg[5]_i_285_n_0
    SLICE_X46Y92         LUT6 (Prop_lut6_I5_O)        0.105    80.632 r  u_tdc/u_DecStart/bin_reg[5]_i_561/O
                         net (fo=6, routed)           0.686    81.318    u_tdc/u_DecStart/bin_reg[5]_i_561_n_0
    SLICE_X47Y92         LUT6 (Prop_lut6_I5_O)        0.105    81.423 r  u_tdc/u_DecStart/bin_reg[5]_i_298/O
                         net (fo=5, routed)           0.502    81.925    u_tdc/u_DecStart/bin_reg[5]_i_298_n_0
    SLICE_X46Y94         LUT6 (Prop_lut6_I5_O)        0.105    82.030 r  u_tdc/u_DecStart/bin_reg[5]_i_304/O
                         net (fo=6, routed)           0.994    83.024    u_tdc/u_DecStart/bin_reg[5]_i_304_n_0
    SLICE_X43Y97         LUT3 (Prop_lut3_I2_O)        0.119    83.143 r  u_tdc/u_DecStart/bin_reg[5]_i_148/O
                         net (fo=3, routed)           0.702    83.846    u_tdc/u_DecStart/bin_reg[5]_i_148_n_0
    SLICE_X45Y98         LUT6 (Prop_lut6_I0_O)        0.267    84.113 r  u_tdc/u_DecStart/bin_reg[5]_i_330/O
                         net (fo=6, routed)           0.933    85.046    u_tdc/u_DecStart/bin_reg[5]_i_330_n_0
    SLICE_X42Y100        LUT6 (Prop_lut6_I0_O)        0.105    85.151 r  u_tdc/u_DecStart/bin_reg[5]_i_328/O
                         net (fo=6, routed)           0.742    85.893    u_tdc/u_DecStart/bin_reg[5]_i_328_n_0
    SLICE_X37Y100        LUT6 (Prop_lut6_I0_O)        0.105    85.998 r  u_tdc/u_DecStart/bin_reg[5]_i_323/O
                         net (fo=6, routed)           0.760    86.758    u_tdc/u_DecStart/bin_reg[5]_i_323_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I0_O)        0.105    86.863 r  u_tdc/u_DecStart/bin_reg[5]_i_317/O
                         net (fo=5, routed)           0.492    87.355    u_tdc/u_DecStart/bin_reg[5]_i_317_n_0
    SLICE_X34Y97         LUT6 (Prop_lut6_I0_O)        0.105    87.460 r  u_tdc/u_DecStart/bin_reg[5]_i_177/O
                         net (fo=5, routed)           0.687    88.147    u_tdc/u_DecStart/bin_reg[5]_i_177_n_0
    SLICE_X35Y95         LUT6 (Prop_lut6_I0_O)        0.105    88.252 r  u_tdc/u_DecStart/bin_reg[5]_i_173/O
                         net (fo=6, routed)           1.199    89.451    u_tdc/u_DecStart/bin_reg[5]_i_173_n_0
    SLICE_X41Y92         LUT6 (Prop_lut6_I0_O)        0.105    89.556 r  u_tdc/u_DecStart/bin_reg[5]_i_182/O
                         net (fo=6, routed)           1.164    90.720    u_tdc/u_DecStart/bin_reg[5]_i_182_n_0
    SLICE_X33Y90         LUT3 (Prop_lut3_I0_O)        0.115    90.835 r  u_tdc/u_DecStart/bin_reg[7]_i_386/O
                         net (fo=2, routed)           0.462    91.297    u_tdc/u_DecStart/bin_reg[7]_i_386_n_0
    SLICE_X33Y91         LUT6 (Prop_lut6_I2_O)        0.267    91.564 r  u_tdc/u_DecStart/bin_reg[7]_i_214/O
                         net (fo=7, routed)           0.630    92.193    u_tdc/u_DecStart/bin_reg[7]_i_214_n_0
    SLICE_X30Y90         LUT6 (Prop_lut6_I0_O)        0.105    92.298 r  u_tdc/u_DecStart/bin_reg[7]_i_212/O
                         net (fo=4, routed)           0.410    92.708    u_tdc/u_DecStart/bin_reg[7]_i_212_n_0
    SLICE_X30Y90         LUT6 (Prop_lut6_I0_O)        0.105    92.813 r  u_tdc/u_DecStart/bin_reg[6]_i_94/O
                         net (fo=4, routed)           1.062    93.875    u_tdc/u_DecStart/bin_reg[6]_i_94_n_0
    SLICE_X28Y94         LUT6 (Prop_lut6_I0_O)        0.105    93.980 r  u_tdc/u_DecStart/bin_reg[6]_i_86/O
                         net (fo=7, routed)           1.248    95.228    u_tdc/u_DecStart/bin_reg[6]_i_86_n_0
    SLICE_X26Y96         LUT6 (Prop_lut6_I0_O)        0.105    95.333 r  u_tdc/u_DecStart/bin_reg[7]_i_161/O
                         net (fo=6, routed)           1.146    96.479    u_tdc/u_DecStart/bin_reg[7]_i_161_n_0
    SLICE_X23Y95         LUT6 (Prop_lut6_I0_O)        0.105    96.584 r  u_tdc/u_DecStart/bin_reg[7]_i_159/O
                         net (fo=6, routed)           0.580    97.164    u_tdc/u_DecStart/bin_reg[7]_i_159_n_0
    SLICE_X20Y94         LUT6 (Prop_lut6_I0_O)        0.105    97.269 r  u_tdc/u_DecStart/bin_reg[6]_i_111/O
                         net (fo=7, routed)           0.970    98.239    u_tdc/u_DecStart/bin_reg[6]_i_111_n_0
    SLICE_X22Y91         LUT6 (Prop_lut6_I0_O)        0.105    98.344 r  u_tdc/u_DecStart/bin_reg[6]_i_49/O
                         net (fo=7, routed)           1.108    99.453    u_tdc/u_DecStart/bin_reg[6]_i_49_n_0
    SLICE_X24Y90         LUT6 (Prop_lut6_I0_O)        0.105    99.558 f  u_tdc/u_DecStart/bin_reg[6]_i_45/O
                         net (fo=4, routed)           0.594   100.151    u_tdc/u_DecStart/bin_reg[6]_i_45_n_0
    SLICE_X25Y90         LUT2 (Prop_lut2_I1_O)        0.105   100.256 r  u_tdc/u_DecStart/bin_reg[7]_i_152/O
                         net (fo=3, routed)           0.838   101.095    u_tdc/u_DecStart/bin_reg[7]_i_152_n_0
    SLICE_X26Y90         LUT5 (Prop_lut5_I1_O)        0.105   101.200 r  u_tdc/u_DecStart/bin_reg[7]_i_144/O
                         net (fo=3, routed)           0.541   101.741    u_tdc/u_DecStart/bin_reg[7]_i_144_n_0
    SLICE_X28Y89         LUT6 (Prop_lut6_I3_O)        0.105   101.846 r  u_tdc/u_DecStart/bin_reg[7]_i_68/O
                         net (fo=3, routed)           0.349   102.194    u_tdc/u_DecStart/bin_reg[7]_i_68_n_0
    SLICE_X30Y89         LUT6 (Prop_lut6_I2_O)        0.105   102.299 r  u_tdc/u_DecStart/bin_reg[7]_i_63/O
                         net (fo=3, routed)           1.047   103.346    u_tdc/u_DecStart/bin_reg[7]_i_63_n_0
    SLICE_X33Y87         LUT6 (Prop_lut6_I3_O)        0.105   103.451 r  u_tdc/u_DecStart/bin_reg[7]_i_72/O
                         net (fo=2, routed)           0.451   103.902    u_tdc/u_DecStart/bin_reg[7]_i_72_n_0
    SLICE_X33Y88         LUT5 (Prop_lut5_I4_O)        0.126   104.028 r  u_tdc/u_DecStart/bin_reg[7]_i_22/O
                         net (fo=1, routed)           0.207   104.235    u_tdc/u_DecStart/bin_reg[7]_i_22_n_0
    SLICE_X33Y88         LUT6 (Prop_lut6_I5_O)        0.275   104.510 f  u_tdc/u_DecStart/bin_reg[7]_i_5/O
                         net (fo=1, routed)           0.804   105.314    u_tdc/u_DecStart/bin_reg[7]_i_5_n_0
    SLICE_X31Y88         LUT6 (Prop_lut6_I2_O)        0.105   105.419 r  u_tdc/u_DecStart/bin_reg[7]_i_1/O
                         net (fo=1, routed)           1.031   106.450    u_tdc/u_DecStart/bin_reg[7]_i_1_n_0
    SLICE_X30Y66         LDCE                                         r  u_tdc/u_DecStart/bin_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tdc/u_DecStop/bin_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            u_tdc/u_DecStop/bin_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        106.018ns  (logic 14.779ns (13.940%)  route 91.239ns (86.060%))
  Logic Levels:           125  (LDCE=1 LUT3=4 LUT4=1 LUT5=4 LUT6=115)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y71         LDCE                         0.000     0.000 r  u_tdc/u_DecStop/bin_reg[0]/G
    SLICE_X20Y71         LDCE (EnToQ_ldce_G_Q)        0.521     0.521 r  u_tdc/u_DecStop/bin_reg[0]/Q
                         net (fo=35, routed)          0.670     1.191    u_tdc/u_DecStop/wDecoStopOut[0]
    SLICE_X20Y63         LUT3 (Prop_lut3_I2_O)        0.126     1.317 r  u_tdc/u_DecStop/bin_reg[1]_i_201/O
                         net (fo=11, routed)          1.215     2.532    u_tdc/u_DecStop/bin_reg[1]_i_201_n_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I2_O)        0.283     2.815 r  u_tdc/u_DecStop/bin_reg[4]_i_800/O
                         net (fo=5, routed)           0.904     3.719    u_tdc/u_DecStop/bin_reg[4]_i_800_n_0
    SLICE_X16Y62         LUT5 (Prop_lut5_I4_O)        0.125     3.844 r  u_tdc/u_DecStop/bin_reg[3]_i_577/O
                         net (fo=4, routed)           0.814     4.658    u_tdc/u_DecStop/bin_reg[3]_i_577_n_0
    SLICE_X13Y61         LUT6 (Prop_lut6_I2_O)        0.264     4.922 r  u_tdc/u_DecStop/bin_reg[3]_i_573/O
                         net (fo=7, routed)           0.340     5.262    u_tdc/u_DecStop/bin_reg[3]_i_573_n_0
    SLICE_X13Y60         LUT6 (Prop_lut6_I5_O)        0.105     5.367 r  u_tdc/u_DecStop/bin_reg[5]_i_807/O
                         net (fo=7, routed)           1.051     6.418    u_tdc/u_DecStop/bin_reg[5]_i_807_n_0
    SLICE_X10Y59         LUT5 (Prop_lut5_I4_O)        0.105     6.523 r  u_tdc/u_DecStop/bin_reg[4]_i_923/O
                         net (fo=6, routed)           1.170     7.693    u_tdc/u_DecStop/bin_reg[4]_i_923_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I5_O)        0.264     7.957 r  u_tdc/u_DecStop/bin_reg[4]_i_814/O
                         net (fo=4, routed)           0.805     8.762    u_tdc/u_DecStop/bin_reg[4]_i_814_n_0
    SLICE_X15Y56         LUT5 (Prop_lut5_I4_O)        0.119     8.881 r  u_tdc/u_DecStop/bin_reg[4]_i_803/O
                         net (fo=4, routed)           0.824     9.705    u_tdc/u_DecStop/bin_reg[4]_i_803_n_0
    SLICE_X16Y58         LUT6 (Prop_lut6_I5_O)        0.267     9.972 r  u_tdc/u_DecStop/bin_reg[4]_i_576/O
                         net (fo=7, routed)           0.986    10.958    u_tdc/u_DecStop/bin_reg[4]_i_576_n_0
    SLICE_X20Y60         LUT6 (Prop_lut6_I5_O)        0.105    11.063 r  u_tdc/u_DecStop/bin_reg[3]_i_209/O
                         net (fo=7, routed)           1.062    12.124    u_tdc/u_DecStop/bin_reg[3]_i_209_n_0
    SLICE_X22Y54         LUT6 (Prop_lut6_I5_O)        0.105    12.229 r  u_tdc/u_DecStop/bin_reg[3]_i_425/O
                         net (fo=7, routed)           0.679    12.908    u_tdc/u_DecStop/bin_reg[3]_i_425_n_0
    SLICE_X21Y53         LUT6 (Prop_lut6_I5_O)        0.105    13.013 r  u_tdc/u_DecStop/bin_reg[3]_i_223/O
                         net (fo=4, routed)           0.573    13.586    u_tdc/u_DecStop/bin_reg[3]_i_223_n_0
    SLICE_X20Y53         LUT6 (Prop_lut6_I5_O)        0.105    13.691 r  u_tdc/u_DecStop/bin_reg[4]_i_933/O
                         net (fo=3, routed)           0.934    14.625    u_tdc/u_DecStop/bin_reg[4]_i_933_n_0
    SLICE_X18Y52         LUT6 (Prop_lut6_I5_O)        0.105    14.730 r  u_tdc/u_DecStop/bin_reg[4]_i_838/O
                         net (fo=6, routed)           0.603    15.333    u_tdc/u_DecStop/bin_reg[4]_i_838_n_0
    SLICE_X12Y51         LUT6 (Prop_lut6_I5_O)        0.105    15.438 r  u_tdc/u_DecStop/bin_reg[4]_i_601/O
                         net (fo=8, routed)           0.480    15.919    u_tdc/u_DecStop/bin_reg[4]_i_601_n_0
    SLICE_X14Y50         LUT6 (Prop_lut6_I5_O)        0.105    16.024 r  u_tdc/u_DecStop/bin_reg[4]_i_852/O
                         net (fo=7, routed)           0.824    16.848    u_tdc/u_DecStop/bin_reg[4]_i_852_n_0
    SLICE_X15Y49         LUT3 (Prop_lut3_I2_O)        0.115    16.963 r  u_tdc/u_DecStop/bin_reg[4]_i_616/O
                         net (fo=3, routed)           0.679    17.641    u_tdc/u_DecStop/bin_reg[4]_i_616_n_0
    SLICE_X14Y48         LUT6 (Prop_lut6_I2_O)        0.267    17.908 r  u_tdc/u_DecStop/bin_reg[4]_i_611/O
                         net (fo=6, routed)           0.688    18.596    u_tdc/u_DecStop/bin_reg[4]_i_611_n_0
    SLICE_X15Y47         LUT6 (Prop_lut6_I5_O)        0.105    18.701 r  u_tdc/u_DecStop/bin_reg[4]_i_869/O
                         net (fo=6, routed)           0.752    19.453    u_tdc/u_DecStop/bin_reg[4]_i_869_n_0
    SLICE_X15Y44         LUT6 (Prop_lut6_I5_O)        0.105    19.558 r  u_tdc/u_DecStop/bin_reg[4]_i_863/O
                         net (fo=6, routed)           1.156    20.714    u_tdc/u_DecStop/bin_reg[4]_i_863_n_0
    SLICE_X18Y44         LUT6 (Prop_lut6_I5_O)        0.105    20.819 r  u_tdc/u_DecStop/bin_reg[4]_i_857/O
                         net (fo=6, routed)           0.692    21.512    u_tdc/u_DecStop/bin_reg[4]_i_857_n_0
    SLICE_X20Y44         LUT6 (Prop_lut6_I5_O)        0.105    21.617 r  u_tdc/u_DecStop/bin_reg[4]_i_833/O
                         net (fo=6, routed)           0.701    22.317    u_tdc/u_DecStop/bin_reg[4]_i_833_n_0
    SLICE_X22Y44         LUT6 (Prop_lut6_I5_O)        0.105    22.422 r  u_tdc/u_DecStop/bin_reg[4]_i_593/O
                         net (fo=6, routed)           0.924    23.347    u_tdc/u_DecStop/bin_reg[4]_i_593_n_0
    SLICE_X22Y48         LUT6 (Prop_lut6_I5_O)        0.105    23.452 r  u_tdc/u_DecStop/bin_reg[4]_i_590/O
                         net (fo=5, routed)           1.012    24.464    u_tdc/u_DecStop/bin_reg[4]_i_590_n_0
    SLICE_X25Y49         LUT6 (Prop_lut6_I5_O)        0.105    24.569 r  u_tdc/u_DecStop/bin_reg[4]_i_298/O
                         net (fo=5, routed)           0.678    25.247    u_tdc/u_DecStop/bin_reg[4]_i_298_n_0
    SLICE_X27Y49         LUT6 (Prop_lut6_I5_O)        0.105    25.352 r  u_tdc/u_DecStop/bin_reg[4]_i_290/O
                         net (fo=6, routed)           0.269    25.621    u_tdc/u_DecStop/bin_reg[4]_i_290_n_0
    SLICE_X26Y51         LUT6 (Prop_lut6_I5_O)        0.105    25.726 r  u_tdc/u_DecStop/bin_reg[4]_i_288/O
                         net (fo=5, routed)           0.826    26.552    u_tdc/u_DecStop/bin_reg[4]_i_288_n_0
    SLICE_X28Y53         LUT6 (Prop_lut6_I5_O)        0.105    26.657 r  u_tdc/u_DecStop/bin_reg[4]_i_507/O
                         net (fo=5, routed)           0.683    27.340    u_tdc/u_DecStop/bin_reg[4]_i_507_n_0
    SLICE_X35Y53         LUT6 (Prop_lut6_I5_O)        0.105    27.445 r  u_tdc/u_DecStop/bin_reg[4]_i_765/O
                         net (fo=6, routed)           0.972    28.417    u_tdc/u_DecStop/bin_reg[4]_i_765_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I5_O)        0.105    28.522 r  u_tdc/u_DecStop/bin_reg[4]_i_513/O
                         net (fo=5, routed)           0.692    29.214    u_tdc/u_DecStop/bin_reg[4]_i_513_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I5_O)        0.105    29.319 r  u_tdc/u_DecStop/bin_reg[4]_i_253/O
                         net (fo=5, routed)           0.688    30.008    u_tdc/u_DecStop/bin_reg[4]_i_253_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I5_O)        0.105    30.113 r  u_tdc/u_DecStop/bin_reg[4]_i_533/O
                         net (fo=6, routed)           0.546    30.659    u_tdc/u_DecStop/bin_reg[4]_i_533_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I5_O)        0.105    30.764 r  u_tdc/u_DecStop/bin_reg[4]_i_527/O
                         net (fo=6, routed)           0.994    31.758    u_tdc/u_DecStop/bin_reg[4]_i_527_n_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I5_O)        0.105    31.863 r  u_tdc/u_DecStop/bin_reg[4]_i_521/O
                         net (fo=6, routed)           1.011    32.874    u_tdc/u_DecStop/bin_reg[4]_i_521_n_0
    SLICE_X44Y56         LUT6 (Prop_lut6_I5_O)        0.105    32.979 r  u_tdc/u_DecStop/bin_reg[4]_i_516/O
                         net (fo=6, routed)           1.073    34.052    u_tdc/u_DecStop/bin_reg[4]_i_516_n_0
    SLICE_X41Y56         LUT3 (Prop_lut3_I2_O)        0.119    34.171 r  u_tdc/u_DecStop/bin_reg[5]_i_713/O
                         net (fo=3, routed)           0.775    34.947    u_tdc/u_DecStop/bin_reg[5]_i_713_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I4_O)        0.275    35.222 r  u_tdc/u_DecStop/bin_reg[5]_i_493/O
                         net (fo=5, routed)           0.411    35.633    u_tdc/u_DecStop/bin_reg[5]_i_493_n_0
    SLICE_X36Y57         LUT6 (Prop_lut6_I2_O)        0.105    35.738 r  u_tdc/u_DecStop/bin_reg[5]_i_490/O
                         net (fo=5, routed)           0.807    36.545    u_tdc/u_DecStop/bin_reg[5]_i_490_n_0
    SLICE_X33Y58         LUT6 (Prop_lut6_I5_O)        0.105    36.650 r  u_tdc/u_DecStop/bin_reg[5]_i_485/O
                         net (fo=5, routed)           0.815    37.465    u_tdc/u_DecStop/bin_reg[5]_i_485_n_0
    SLICE_X30Y60         LUT6 (Prop_lut6_I2_O)        0.105    37.570 r  u_tdc/u_DecStop/bin_reg[5]_i_497/O
                         net (fo=6, routed)           0.539    38.109    u_tdc/u_DecStop/bin_reg[5]_i_497_n_0
    SLICE_X35Y60         LUT6 (Prop_lut6_I5_O)        0.105    38.214 r  u_tdc/u_DecStop/bin_reg[5]_i_496/O
                         net (fo=4, routed)           0.925    39.139    u_tdc/u_DecStop/bin_reg[5]_i_496_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I5_O)        0.105    39.244 r  u_tdc/u_DecStop/bin_reg[5]_i_888/O
                         net (fo=4, routed)           0.231    39.474    u_tdc/u_DecStop/bin_reg[5]_i_888_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I5_O)        0.105    39.579 r  u_tdc/u_DecStop/bin_reg[5]_i_977/O
                         net (fo=5, routed)           0.734    40.313    u_tdc/u_DecStop/bin_reg[5]_i_977_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I5_O)        0.105    40.418 r  u_tdc/u_DecStop/bin_reg[5]_i_879/O
                         net (fo=5, routed)           0.674    41.092    u_tdc/u_DecStop/bin_reg[5]_i_879_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I5_O)        0.105    41.197 r  u_tdc/u_DecStop/bin_reg[5]_i_874/O
                         net (fo=6, routed)           0.944    42.141    u_tdc/u_DecStop/bin_reg[5]_i_874_n_0
    SLICE_X46Y59         LUT6 (Prop_lut6_I5_O)        0.105    42.246 r  u_tdc/u_DecStop/bin_reg[5]_i_867/O
                         net (fo=5, routed)           0.552    42.798    u_tdc/u_DecStop/bin_reg[5]_i_867_n_0
    SLICE_X47Y59         LUT6 (Prop_lut6_I5_O)        0.105    42.903 r  u_tdc/u_DecStop/bin_reg[5]_i_639/O
                         net (fo=5, routed)           0.839    43.742    u_tdc/u_DecStop/bin_reg[5]_i_639_n_0
    SLICE_X50Y64         LUT6 (Prop_lut6_I5_O)        0.105    43.847 r  u_tdc/u_DecStop/bin_reg[5]_i_969/O
                         net (fo=5, routed)           0.845    44.692    u_tdc/u_DecStop/bin_reg[5]_i_969_n_0
    SLICE_X48Y64         LUT3 (Prop_lut3_I2_O)        0.115    44.807 r  u_tdc/u_DecStop/bin_reg[7]_i_1037/O
                         net (fo=2, routed)           0.665    45.472    u_tdc/u_DecStop/bin_reg[7]_i_1037_n_0
    SLICE_X47Y64         LUT6 (Prop_lut6_I2_O)        0.264    45.736 r  u_tdc/u_DecStop/bin_reg[6]_i_485/O
                         net (fo=4, routed)           0.888    46.624    u_tdc/u_DecStop/bin_reg[6]_i_485_n_0
    SLICE_X44Y64         LUT6 (Prop_lut6_I0_O)        0.105    46.729 r  u_tdc/u_DecStop/bin_reg[7]_i_900/O
                         net (fo=7, routed)           1.020    47.749    u_tdc/u_DecStop/bin_reg[7]_i_900_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I0_O)        0.105    47.854 r  u_tdc/u_DecStop/bin_reg[7]_i_897/O
                         net (fo=8, routed)           0.934    48.788    u_tdc/u_DecStop/bin_reg[7]_i_897_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I0_O)        0.105    48.893 r  u_tdc/u_DecStop/bin_reg[7]_i_868/O
                         net (fo=5, routed)           0.677    49.570    u_tdc/u_DecStop/bin_reg[7]_i_868_n_0
    SLICE_X34Y68         LUT6 (Prop_lut6_I0_O)        0.105    49.675 r  u_tdc/u_DecStop/bin_reg[7]_i_576/O
                         net (fo=7, routed)           1.061    50.736    u_tdc/u_DecStop/bin_reg[7]_i_576_n_0
    SLICE_X40Y70         LUT6 (Prop_lut6_I0_O)        0.105    50.841 r  u_tdc/u_DecStop/bin_reg[7]_i_574/O
                         net (fo=5, routed)           0.769    51.609    u_tdc/u_DecStop/bin_reg[7]_i_574_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I0_O)        0.105    51.714 r  u_tdc/u_DecStop/bin_reg[7]_i_848/O
                         net (fo=6, routed)           0.511    52.225    u_tdc/u_DecStop/bin_reg[7]_i_848_n_0
    SLICE_X45Y69         LUT6 (Prop_lut6_I0_O)        0.105    52.330 r  u_tdc/u_DecStop/bin_reg[7]_i_856/O
                         net (fo=7, routed)           0.782    53.112    u_tdc/u_DecStop/bin_reg[7]_i_856_n_0
    SLICE_X47Y67         LUT6 (Prop_lut6_I0_O)        0.105    53.217 r  u_tdc/u_DecStop/bin_reg[7]_i_854/O
                         net (fo=5, routed)           0.781    53.999    u_tdc/u_DecStop/bin_reg[7]_i_854_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I0_O)        0.105    54.104 r  u_tdc/u_DecStop/bin_reg[7]_i_863/O
                         net (fo=6, routed)           0.703    54.807    u_tdc/u_DecStop/bin_reg[7]_i_863_n_0
    SLICE_X51Y67         LUT6 (Prop_lut6_I0_O)        0.105    54.912 r  u_tdc/u_DecStop/bin_reg[7]_i_844/O
                         net (fo=7, routed)           0.738    55.649    u_tdc/u_DecStop/bin_reg[7]_i_844_n_0
    SLICE_X54Y69         LUT6 (Prop_lut6_I0_O)        0.105    55.754 r  u_tdc/u_DecStop/bin_reg[7]_i_840/O
                         net (fo=7, routed)           0.961    56.716    u_tdc/u_DecStop/bin_reg[7]_i_840_n_0
    SLICE_X54Y70         LUT6 (Prop_lut6_I4_O)        0.105    56.821 r  u_tdc/u_DecStop/bin_reg[7]_i_836/O
                         net (fo=7, routed)           0.350    57.170    u_tdc/u_DecStop/bin_reg[7]_i_836_n_0
    SLICE_X54Y71         LUT6 (Prop_lut6_I2_O)        0.105    57.275 r  u_tdc/u_DecStop/bin_reg[7]_i_831/O
                         net (fo=7, routed)           0.841    58.116    u_tdc/u_DecStop/bin_reg[7]_i_831_n_0
    SLICE_X51Y73         LUT6 (Prop_lut6_I0_O)        0.105    58.221 r  u_tdc/u_DecStop/bin_reg[7]_i_824/O
                         net (fo=4, routed)           0.696    58.917    u_tdc/u_DecStop/bin_reg[7]_i_824_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I0_O)        0.105    59.022 r  u_tdc/u_DecStop/bin_reg[7]_i_533/O
                         net (fo=7, routed)           0.678    59.699    u_tdc/u_DecStop/bin_reg[7]_i_533_n_0
    SLICE_X47Y74         LUT6 (Prop_lut6_I0_O)        0.105    59.804 r  u_tdc/u_DecStop/bin_reg[7]_i_540/O
                         net (fo=7, routed)           0.708    60.513    u_tdc/u_DecStop/bin_reg[7]_i_540_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I0_O)        0.105    60.618 r  u_tdc/u_DecStop/bin_reg[7]_i_336/O
                         net (fo=7, routed)           0.656    61.273    u_tdc/u_DecStop/bin_reg[7]_i_336_n_0
    SLICE_X44Y77         LUT6 (Prop_lut6_I0_O)        0.105    61.378 r  u_tdc/u_DecStop/bin_reg[7]_i_333/O
                         net (fo=7, routed)           0.840    62.218    u_tdc/u_DecStop/bin_reg[7]_i_333_n_0
    SLICE_X37Y77         LUT6 (Prop_lut6_I0_O)        0.105    62.323 r  u_tdc/u_DecStop/bin_reg[6]_i_514/O
                         net (fo=7, routed)           0.712    63.035    u_tdc/u_DecStop/bin_reg[6]_i_514_n_0
    SLICE_X35Y77         LUT6 (Prop_lut6_I0_O)        0.105    63.140 r  u_tdc/u_DecStop/bin_reg[6]_i_512/O
                         net (fo=7, routed)           0.542    63.682    u_tdc/u_DecStop/bin_reg[6]_i_512_n_0
    SLICE_X34Y76         LUT6 (Prop_lut6_I4_O)        0.105    63.787 r  u_tdc/u_DecStop/bin_reg[6]_i_517/O
                         net (fo=7, routed)           0.945    64.732    u_tdc/u_DecStop/bin_reg[6]_i_517_n_0
    SLICE_X37Y75         LUT6 (Prop_lut6_I2_O)        0.105    64.837 r  u_tdc/u_DecStop/bin_reg[6]_i_524/O
                         net (fo=7, routed)           0.826    65.663    u_tdc/u_DecStop/bin_reg[6]_i_524_n_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I0_O)        0.105    65.768 r  u_tdc/u_DecStop/bin_reg[6]_i_528/O
                         net (fo=5, routed)           0.458    66.226    u_tdc/u_DecStop/bin_reg[6]_i_528_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I0_O)        0.105    66.331 r  u_tdc/u_DecStop/bin_reg[6]_i_538/O
                         net (fo=5, routed)           0.564    66.895    u_tdc/u_DecStop/bin_reg[6]_i_538_n_0
    SLICE_X34Y70         LUT6 (Prop_lut6_I0_O)        0.105    67.000 r  u_tdc/u_DecStop/bin_reg[6]_i_531/O
                         net (fo=7, routed)           0.933    67.934    u_tdc/u_DecStop/bin_reg[6]_i_531_n_0
    SLICE_X33Y68         LUT6 (Prop_lut6_I2_O)        0.105    68.039 r  u_tdc/u_DecStop/bin_reg[7]_i_812/O
                         net (fo=5, routed)           0.655    68.694    u_tdc/u_DecStop/bin_reg[7]_i_812_n_0
    SLICE_X28Y68         LUT6 (Prop_lut6_I0_O)        0.105    68.799 r  u_tdc/u_DecStop/bin_reg[7]_i_797/O
                         net (fo=5, routed)           0.640    69.438    u_tdc/u_DecStop/bin_reg[7]_i_797_n_0
    SLICE_X24Y68         LUT6 (Prop_lut6_I0_O)        0.105    69.543 r  u_tdc/u_DecStop/bin_reg[7]_i_517/O
                         net (fo=7, routed)           0.675    70.218    u_tdc/u_DecStop/bin_reg[7]_i_517_n_0
    SLICE_X24Y69         LUT6 (Prop_lut6_I0_O)        0.105    70.323 r  u_tdc/u_DecStop/bin_reg[7]_i_513/O
                         net (fo=7, routed)           0.583    70.906    u_tdc/u_DecStop/bin_reg[7]_i_513_n_0
    SLICE_X25Y72         LUT6 (Prop_lut6_I0_O)        0.105    71.011 r  u_tdc/u_DecStop/bin_reg[6]_i_303/O
                         net (fo=6, routed)           0.366    71.377    u_tdc/u_DecStop/bin_reg[6]_i_303_n_0
    SLICE_X24Y74         LUT6 (Prop_lut6_I0_O)        0.105    71.482 r  u_tdc/u_DecStop/bin_reg[6]_i_308/O
                         net (fo=7, routed)           0.729    72.211    u_tdc/u_DecStop/bin_reg[6]_i_308_n_0
    SLICE_X24Y75         LUT6 (Prop_lut6_I0_O)        0.105    72.316 r  u_tdc/u_DecStop/bin_reg[6]_i_313/O
                         net (fo=5, routed)           0.707    73.022    u_tdc/u_DecStop/bin_reg[6]_i_313_n_0
    SLICE_X24Y76         LUT6 (Prop_lut6_I0_O)        0.105    73.127 r  u_tdc/u_DecStop/bin_reg[7]_i_356/O
                         net (fo=6, routed)           0.446    73.574    u_tdc/u_DecStop/bin_reg[7]_i_356_n_0
    SLICE_X25Y77         LUT6 (Prop_lut6_I0_O)        0.105    73.679 r  u_tdc/u_DecStop/bin_reg[7]_i_600/O
                         net (fo=7, routed)           0.698    74.377    u_tdc/u_DecStop/bin_reg[7]_i_600_n_0
    SLICE_X27Y78         LUT6 (Prop_lut6_I0_O)        0.105    74.482 r  u_tdc/u_DecStop/bin_reg[6]_i_242/O
                         net (fo=7, routed)           0.374    74.856    u_tdc/u_DecStop/bin_reg[6]_i_242_n_0
    SLICE_X29Y79         LUT6 (Prop_lut6_I0_O)        0.105    74.961 r  u_tdc/u_DecStop/bin_reg[6]_i_244/O
                         net (fo=7, routed)           0.774    75.736    u_tdc/u_DecStop/bin_reg[6]_i_244_n_0
    SLICE_X29Y79         LUT6 (Prop_lut6_I0_O)        0.105    75.841 r  u_tdc/u_DecStop/bin_reg[7]_i_622/O
                         net (fo=7, routed)           0.950    76.791    u_tdc/u_DecStop/bin_reg[7]_i_622_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I0_O)        0.105    76.896 r  u_tdc/u_DecStop/bin_reg[7]_i_618/O
                         net (fo=7, routed)           0.821    77.716    u_tdc/u_DecStop/bin_reg[7]_i_618_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I0_O)        0.105    77.821 r  u_tdc/u_DecStop/bin_reg[6]_i_235/O
                         net (fo=4, routed)           0.714    78.535    u_tdc/u_DecStop/bin_reg[6]_i_235_n_0
    SLICE_X41Y80         LUT6 (Prop_lut6_I0_O)        0.105    78.640 r  u_tdc/u_DecStop/bin_reg[7]_i_611/O
                         net (fo=7, routed)           0.670    79.311    u_tdc/u_DecStop/bin_reg[7]_i_611_n_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I0_O)        0.105    79.416 r  u_tdc/u_DecStop/bin_reg[7]_i_609/O
                         net (fo=4, routed)           0.985    80.401    u_tdc/u_DecStop/bin_reg[7]_i_609_n_0
    SLICE_X43Y84         LUT6 (Prop_lut6_I0_O)        0.105    80.506 r  u_tdc/u_DecStop/bin_reg[7]_i_630/O
                         net (fo=7, routed)           0.719    81.225    u_tdc/u_DecStop/bin_reg[7]_i_630_n_0
    SLICE_X36Y83         LUT6 (Prop_lut6_I0_O)        0.105    81.330 r  u_tdc/u_DecStop/bin_reg[7]_i_637/O
                         net (fo=7, routed)           0.773    82.103    u_tdc/u_DecStop/bin_reg[7]_i_637_n_0
    SLICE_X33Y84         LUT6 (Prop_lut6_I0_O)        0.105    82.208 r  u_tdc/u_DecStop/bin_reg[7]_i_628/O
                         net (fo=5, routed)           0.566    82.774    u_tdc/u_DecStop/bin_reg[7]_i_628_n_0
    SLICE_X31Y83         LUT6 (Prop_lut6_I0_O)        0.105    82.879 r  u_tdc/u_DecStop/bin_reg[6]_i_215/O
                         net (fo=4, routed)           0.754    83.633    u_tdc/u_DecStop/bin_reg[6]_i_215_n_0
    SLICE_X28Y83         LUT6 (Prop_lut6_I0_O)        0.105    83.738 r  u_tdc/u_DecStop/bin_reg[7]_i_679/O
                         net (fo=7, routed)           0.721    84.459    u_tdc/u_DecStop/bin_reg[7]_i_679_n_0
    SLICE_X26Y83         LUT6 (Prop_lut6_I0_O)        0.105    84.564 r  u_tdc/u_DecStop/bin_reg[7]_i_675/O
                         net (fo=7, routed)           0.638    85.202    u_tdc/u_DecStop/bin_reg[7]_i_675_n_0
    SLICE_X24Y82         LUT6 (Prop_lut6_I0_O)        0.105    85.307 r  u_tdc/u_DecStop/bin_reg[7]_i_671/O
                         net (fo=6, routed)           0.558    85.865    u_tdc/u_DecStop/bin_reg[7]_i_671_n_0
    SLICE_X23Y84         LUT6 (Prop_lut6_I2_O)        0.105    85.970 r  u_tdc/u_DecStop/bin_reg[7]_i_666/O
                         net (fo=7, routed)           0.421    86.390    u_tdc/u_DecStop/bin_reg[7]_i_666_n_0
    SLICE_X23Y85         LUT6 (Prop_lut6_I0_O)        0.105    86.495 r  u_tdc/u_DecStop/bin_reg[7]_i_649/O
                         net (fo=4, routed)           0.948    87.444    u_tdc/u_DecStop/bin_reg[7]_i_649_n_0
    SLICE_X17Y85         LUT6 (Prop_lut6_I0_O)        0.105    87.549 r  u_tdc/u_DecStop/bin_reg[7]_i_651/O
                         net (fo=4, routed)           0.772    88.321    u_tdc/u_DecStop/bin_reg[7]_i_651_n_0
    SLICE_X16Y89         LUT6 (Prop_lut6_I0_O)        0.105    88.426 r  u_tdc/u_DecStop/bin_reg[7]_i_655/O
                         net (fo=7, routed)           0.827    89.253    u_tdc/u_DecStop/bin_reg[7]_i_655_n_0
    SLICE_X13Y88         LUT6 (Prop_lut6_I0_O)        0.105    89.358 r  u_tdc/u_DecStop/bin_reg[7]_i_402/O
                         net (fo=6, routed)           0.718    90.076    u_tdc/u_DecStop/bin_reg[7]_i_402_n_0
    SLICE_X13Y84         LUT6 (Prop_lut6_I0_O)        0.105    90.181 r  u_tdc/u_DecStop/bin_reg[7]_i_406/O
                         net (fo=6, routed)           0.671    90.852    u_tdc/u_DecStop/bin_reg[7]_i_406_n_0
    SLICE_X12Y82         LUT6 (Prop_lut6_I0_O)        0.105    90.957 r  u_tdc/u_DecStop/bin_reg[7]_i_643/O
                         net (fo=7, routed)           0.486    91.443    u_tdc/u_DecStop/bin_reg[7]_i_643_n_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.105    91.549 r  u_tdc/u_DecStop/bin_reg[6]_i_259/O
                         net (fo=4, routed)           0.672    92.221    u_tdc/u_DecStop/bin_reg[6]_i_259_n_0
    SLICE_X13Y80         LUT6 (Prop_lut6_I0_O)        0.105    92.326 r  u_tdc/u_DecStop/bin_reg[6]_i_136/O
                         net (fo=4, routed)           0.338    92.663    u_tdc/u_DecStop/bin_reg[6]_i_136_n_0
    SLICE_X13Y79         LUT6 (Prop_lut6_I0_O)        0.105    92.768 r  u_tdc/u_DecStop/bin_reg[7]_i_214/O
                         net (fo=7, routed)           0.629    93.398    u_tdc/u_DecStop/bin_reg[7]_i_214_n_0
    SLICE_X14Y77         LUT6 (Prop_lut6_I0_O)        0.105    93.503 r  u_tdc/u_DecStop/bin_reg[7]_i_212/O
                         net (fo=4, routed)           0.647    94.150    u_tdc/u_DecStop/bin_reg[7]_i_212_n_0
    SLICE_X17Y77         LUT6 (Prop_lut6_I0_O)        0.105    94.255 r  u_tdc/u_DecStop/bin_reg[6]_i_94/O
                         net (fo=4, routed)           0.579    94.834    u_tdc/u_DecStop/bin_reg[6]_i_94_n_0
    SLICE_X19Y76         LUT6 (Prop_lut6_I0_O)        0.105    94.939 r  u_tdc/u_DecStop/bin_reg[6]_i_86/O
                         net (fo=7, routed)           0.601    95.540    u_tdc/u_DecStop/bin_reg[6]_i_86_n_0
    SLICE_X17Y75         LUT6 (Prop_lut6_I0_O)        0.105    95.645 r  u_tdc/u_DecStop/bin_reg[7]_i_161/O
                         net (fo=6, routed)           0.724    96.369    u_tdc/u_DecStop/bin_reg[7]_i_161_n_0
    SLICE_X17Y73         LUT6 (Prop_lut6_I0_O)        0.105    96.474 r  u_tdc/u_DecStop/bin_reg[7]_i_159/O
                         net (fo=6, routed)           0.507    96.981    u_tdc/u_DecStop/bin_reg[7]_i_159_n_0
    SLICE_X14Y73         LUT6 (Prop_lut6_I0_O)        0.105    97.086 r  u_tdc/u_DecStop/bin_reg[6]_i_111/O
                         net (fo=7, routed)           0.963    98.049    u_tdc/u_DecStop/bin_reg[6]_i_111_n_0
    SLICE_X9Y73          LUT6 (Prop_lut6_I0_O)        0.105    98.154 r  u_tdc/u_DecStop/bin_reg[6]_i_49/O
                         net (fo=7, routed)           0.695    98.849    u_tdc/u_DecStop/bin_reg[6]_i_49_n_0
    SLICE_X8Y72          LUT6 (Prop_lut6_I0_O)        0.105    98.954 r  u_tdc/u_DecStop/bin_reg[6]_i_45/O
                         net (fo=4, routed)           0.854    99.808    u_tdc/u_DecStop/bin_reg[6]_i_45_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I2_O)        0.105    99.913 r  u_tdc/u_DecStop/bin_reg[7]_i_138/O
                         net (fo=7, routed)           0.960   100.873    u_tdc/u_DecStop/bin_reg[7]_i_138_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I0_O)        0.105   100.978 f  u_tdc/u_DecStop/bin_reg[7]_i_66/O
                         net (fo=6, routed)           0.714   101.692    u_tdc/u_DecStop/bin_reg[7]_i_66_n_0
    SLICE_X15Y67         LUT5 (Prop_lut5_I4_O)        0.105   101.797 r  u_tdc/u_DecStop/bin_reg[7]_i_67/O
                         net (fo=2, routed)           0.563   102.360    u_tdc/u_DecStop/bin_reg[7]_i_67_n_0
    SLICE_X14Y67         LUT6 (Prop_lut6_I4_O)        0.105   102.465 r  u_tdc/u_DecStop/bin_reg[7]_i_63/O
                         net (fo=3, routed)           0.951   103.415    u_tdc/u_DecStop/bin_reg[7]_i_63_n_0
    SLICE_X19Y69         LUT6 (Prop_lut6_I3_O)        0.105   103.520 r  u_tdc/u_DecStop/bin_reg[7]_i_72/O
                         net (fo=2, routed)           0.608   104.128    u_tdc/u_DecStop/bin_reg[7]_i_72_n_0
    SLICE_X20Y70         LUT4 (Prop_lut4_I2_O)        0.105   104.233 r  u_tdc/u_DecStop/bin_reg[7]_i_21/O
                         net (fo=1, routed)           0.552   104.786    u_tdc/u_DecStop/bin_reg[7]_i_21_n_0
    SLICE_X20Y70         LUT6 (Prop_lut6_I3_O)        0.105   104.891 f  u_tdc/u_DecStop/bin_reg[7]_i_5/O
                         net (fo=1, routed)           0.468   105.359    u_tdc/u_DecStop/bin_reg[7]_i_5_n_0
    SLICE_X18Y71         LUT6 (Prop_lut6_I2_O)        0.105   105.464 r  u_tdc/u_DecStop/bin_reg[7]_i_1/O
                         net (fo=1, routed)           0.555   106.019    u_tdc/u_DecStop/bin_reg[7]_i_1_n_0
    SLICE_X17Y67         LDCE                                         r  u_tdc/u_DecStop/bin_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tdc/u_DecStop/bin_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            u_tdc/u_DecStop/bin_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        105.689ns  (logic 14.674ns (13.884%)  route 91.015ns (86.116%))
  Logic Levels:           124  (LDCE=1 LUT3=5 LUT5=3 LUT6=115)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y71         LDCE                         0.000     0.000 r  u_tdc/u_DecStop/bin_reg[0]/G
    SLICE_X20Y71         LDCE (EnToQ_ldce_G_Q)        0.521     0.521 r  u_tdc/u_DecStop/bin_reg[0]/Q
                         net (fo=35, routed)          0.670     1.191    u_tdc/u_DecStop/wDecoStopOut[0]
    SLICE_X20Y63         LUT3 (Prop_lut3_I2_O)        0.126     1.317 r  u_tdc/u_DecStop/bin_reg[1]_i_201/O
                         net (fo=11, routed)          1.215     2.532    u_tdc/u_DecStop/bin_reg[1]_i_201_n_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I2_O)        0.283     2.815 r  u_tdc/u_DecStop/bin_reg[4]_i_800/O
                         net (fo=5, routed)           0.904     3.719    u_tdc/u_DecStop/bin_reg[4]_i_800_n_0
    SLICE_X16Y62         LUT5 (Prop_lut5_I4_O)        0.125     3.844 r  u_tdc/u_DecStop/bin_reg[3]_i_577/O
                         net (fo=4, routed)           0.814     4.658    u_tdc/u_DecStop/bin_reg[3]_i_577_n_0
    SLICE_X13Y61         LUT6 (Prop_lut6_I2_O)        0.264     4.922 r  u_tdc/u_DecStop/bin_reg[3]_i_573/O
                         net (fo=7, routed)           0.340     5.262    u_tdc/u_DecStop/bin_reg[3]_i_573_n_0
    SLICE_X13Y60         LUT6 (Prop_lut6_I5_O)        0.105     5.367 r  u_tdc/u_DecStop/bin_reg[5]_i_807/O
                         net (fo=7, routed)           1.051     6.418    u_tdc/u_DecStop/bin_reg[5]_i_807_n_0
    SLICE_X10Y59         LUT5 (Prop_lut5_I4_O)        0.105     6.523 r  u_tdc/u_DecStop/bin_reg[4]_i_923/O
                         net (fo=6, routed)           1.170     7.693    u_tdc/u_DecStop/bin_reg[4]_i_923_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I5_O)        0.264     7.957 r  u_tdc/u_DecStop/bin_reg[4]_i_814/O
                         net (fo=4, routed)           0.805     8.762    u_tdc/u_DecStop/bin_reg[4]_i_814_n_0
    SLICE_X15Y56         LUT5 (Prop_lut5_I4_O)        0.119     8.881 r  u_tdc/u_DecStop/bin_reg[4]_i_803/O
                         net (fo=4, routed)           0.824     9.705    u_tdc/u_DecStop/bin_reg[4]_i_803_n_0
    SLICE_X16Y58         LUT6 (Prop_lut6_I5_O)        0.267     9.972 r  u_tdc/u_DecStop/bin_reg[4]_i_576/O
                         net (fo=7, routed)           0.986    10.958    u_tdc/u_DecStop/bin_reg[4]_i_576_n_0
    SLICE_X20Y60         LUT6 (Prop_lut6_I5_O)        0.105    11.063 r  u_tdc/u_DecStop/bin_reg[3]_i_209/O
                         net (fo=7, routed)           1.062    12.124    u_tdc/u_DecStop/bin_reg[3]_i_209_n_0
    SLICE_X22Y54         LUT6 (Prop_lut6_I5_O)        0.105    12.229 r  u_tdc/u_DecStop/bin_reg[3]_i_425/O
                         net (fo=7, routed)           0.679    12.908    u_tdc/u_DecStop/bin_reg[3]_i_425_n_0
    SLICE_X21Y53         LUT6 (Prop_lut6_I5_O)        0.105    13.013 r  u_tdc/u_DecStop/bin_reg[3]_i_223/O
                         net (fo=4, routed)           0.573    13.586    u_tdc/u_DecStop/bin_reg[3]_i_223_n_0
    SLICE_X20Y53         LUT6 (Prop_lut6_I5_O)        0.105    13.691 r  u_tdc/u_DecStop/bin_reg[4]_i_933/O
                         net (fo=3, routed)           0.934    14.625    u_tdc/u_DecStop/bin_reg[4]_i_933_n_0
    SLICE_X18Y52         LUT6 (Prop_lut6_I5_O)        0.105    14.730 r  u_tdc/u_DecStop/bin_reg[4]_i_838/O
                         net (fo=6, routed)           0.603    15.333    u_tdc/u_DecStop/bin_reg[4]_i_838_n_0
    SLICE_X12Y51         LUT6 (Prop_lut6_I5_O)        0.105    15.438 r  u_tdc/u_DecStop/bin_reg[4]_i_601/O
                         net (fo=8, routed)           0.480    15.919    u_tdc/u_DecStop/bin_reg[4]_i_601_n_0
    SLICE_X14Y50         LUT6 (Prop_lut6_I5_O)        0.105    16.024 r  u_tdc/u_DecStop/bin_reg[4]_i_852/O
                         net (fo=7, routed)           0.824    16.848    u_tdc/u_DecStop/bin_reg[4]_i_852_n_0
    SLICE_X15Y49         LUT3 (Prop_lut3_I2_O)        0.115    16.963 r  u_tdc/u_DecStop/bin_reg[4]_i_616/O
                         net (fo=3, routed)           0.679    17.641    u_tdc/u_DecStop/bin_reg[4]_i_616_n_0
    SLICE_X14Y48         LUT6 (Prop_lut6_I2_O)        0.267    17.908 r  u_tdc/u_DecStop/bin_reg[4]_i_611/O
                         net (fo=6, routed)           0.688    18.596    u_tdc/u_DecStop/bin_reg[4]_i_611_n_0
    SLICE_X15Y47         LUT6 (Prop_lut6_I5_O)        0.105    18.701 r  u_tdc/u_DecStop/bin_reg[4]_i_869/O
                         net (fo=6, routed)           0.752    19.453    u_tdc/u_DecStop/bin_reg[4]_i_869_n_0
    SLICE_X15Y44         LUT6 (Prop_lut6_I5_O)        0.105    19.558 r  u_tdc/u_DecStop/bin_reg[4]_i_863/O
                         net (fo=6, routed)           1.156    20.714    u_tdc/u_DecStop/bin_reg[4]_i_863_n_0
    SLICE_X18Y44         LUT6 (Prop_lut6_I5_O)        0.105    20.819 r  u_tdc/u_DecStop/bin_reg[4]_i_857/O
                         net (fo=6, routed)           0.692    21.512    u_tdc/u_DecStop/bin_reg[4]_i_857_n_0
    SLICE_X20Y44         LUT6 (Prop_lut6_I5_O)        0.105    21.617 r  u_tdc/u_DecStop/bin_reg[4]_i_833/O
                         net (fo=6, routed)           0.701    22.317    u_tdc/u_DecStop/bin_reg[4]_i_833_n_0
    SLICE_X22Y44         LUT6 (Prop_lut6_I5_O)        0.105    22.422 r  u_tdc/u_DecStop/bin_reg[4]_i_593/O
                         net (fo=6, routed)           0.924    23.347    u_tdc/u_DecStop/bin_reg[4]_i_593_n_0
    SLICE_X22Y48         LUT6 (Prop_lut6_I5_O)        0.105    23.452 r  u_tdc/u_DecStop/bin_reg[4]_i_590/O
                         net (fo=5, routed)           1.012    24.464    u_tdc/u_DecStop/bin_reg[4]_i_590_n_0
    SLICE_X25Y49         LUT6 (Prop_lut6_I5_O)        0.105    24.569 r  u_tdc/u_DecStop/bin_reg[4]_i_298/O
                         net (fo=5, routed)           0.678    25.247    u_tdc/u_DecStop/bin_reg[4]_i_298_n_0
    SLICE_X27Y49         LUT6 (Prop_lut6_I5_O)        0.105    25.352 r  u_tdc/u_DecStop/bin_reg[4]_i_290/O
                         net (fo=6, routed)           0.269    25.621    u_tdc/u_DecStop/bin_reg[4]_i_290_n_0
    SLICE_X26Y51         LUT6 (Prop_lut6_I5_O)        0.105    25.726 r  u_tdc/u_DecStop/bin_reg[4]_i_288/O
                         net (fo=5, routed)           0.826    26.552    u_tdc/u_DecStop/bin_reg[4]_i_288_n_0
    SLICE_X28Y53         LUT6 (Prop_lut6_I5_O)        0.105    26.657 r  u_tdc/u_DecStop/bin_reg[4]_i_507/O
                         net (fo=5, routed)           0.683    27.340    u_tdc/u_DecStop/bin_reg[4]_i_507_n_0
    SLICE_X35Y53         LUT6 (Prop_lut6_I5_O)        0.105    27.445 r  u_tdc/u_DecStop/bin_reg[4]_i_765/O
                         net (fo=6, routed)           0.972    28.417    u_tdc/u_DecStop/bin_reg[4]_i_765_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I5_O)        0.105    28.522 r  u_tdc/u_DecStop/bin_reg[4]_i_513/O
                         net (fo=5, routed)           0.692    29.214    u_tdc/u_DecStop/bin_reg[4]_i_513_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I5_O)        0.105    29.319 r  u_tdc/u_DecStop/bin_reg[4]_i_253/O
                         net (fo=5, routed)           0.688    30.008    u_tdc/u_DecStop/bin_reg[4]_i_253_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I5_O)        0.105    30.113 r  u_tdc/u_DecStop/bin_reg[4]_i_533/O
                         net (fo=6, routed)           0.546    30.659    u_tdc/u_DecStop/bin_reg[4]_i_533_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I5_O)        0.105    30.764 r  u_tdc/u_DecStop/bin_reg[4]_i_527/O
                         net (fo=6, routed)           0.994    31.758    u_tdc/u_DecStop/bin_reg[4]_i_527_n_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I5_O)        0.105    31.863 r  u_tdc/u_DecStop/bin_reg[4]_i_521/O
                         net (fo=6, routed)           1.011    32.874    u_tdc/u_DecStop/bin_reg[4]_i_521_n_0
    SLICE_X44Y56         LUT6 (Prop_lut6_I5_O)        0.105    32.979 r  u_tdc/u_DecStop/bin_reg[4]_i_516/O
                         net (fo=6, routed)           1.073    34.052    u_tdc/u_DecStop/bin_reg[4]_i_516_n_0
    SLICE_X41Y56         LUT3 (Prop_lut3_I2_O)        0.119    34.171 r  u_tdc/u_DecStop/bin_reg[5]_i_713/O
                         net (fo=3, routed)           0.775    34.947    u_tdc/u_DecStop/bin_reg[5]_i_713_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I4_O)        0.275    35.222 r  u_tdc/u_DecStop/bin_reg[5]_i_493/O
                         net (fo=5, routed)           0.411    35.633    u_tdc/u_DecStop/bin_reg[5]_i_493_n_0
    SLICE_X36Y57         LUT6 (Prop_lut6_I2_O)        0.105    35.738 r  u_tdc/u_DecStop/bin_reg[5]_i_490/O
                         net (fo=5, routed)           0.807    36.545    u_tdc/u_DecStop/bin_reg[5]_i_490_n_0
    SLICE_X33Y58         LUT6 (Prop_lut6_I5_O)        0.105    36.650 r  u_tdc/u_DecStop/bin_reg[5]_i_485/O
                         net (fo=5, routed)           0.815    37.465    u_tdc/u_DecStop/bin_reg[5]_i_485_n_0
    SLICE_X30Y60         LUT6 (Prop_lut6_I2_O)        0.105    37.570 r  u_tdc/u_DecStop/bin_reg[5]_i_497/O
                         net (fo=6, routed)           0.539    38.109    u_tdc/u_DecStop/bin_reg[5]_i_497_n_0
    SLICE_X35Y60         LUT6 (Prop_lut6_I5_O)        0.105    38.214 r  u_tdc/u_DecStop/bin_reg[5]_i_496/O
                         net (fo=4, routed)           0.925    39.139    u_tdc/u_DecStop/bin_reg[5]_i_496_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I5_O)        0.105    39.244 r  u_tdc/u_DecStop/bin_reg[5]_i_888/O
                         net (fo=4, routed)           0.231    39.474    u_tdc/u_DecStop/bin_reg[5]_i_888_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I5_O)        0.105    39.579 r  u_tdc/u_DecStop/bin_reg[5]_i_977/O
                         net (fo=5, routed)           0.734    40.313    u_tdc/u_DecStop/bin_reg[5]_i_977_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I5_O)        0.105    40.418 r  u_tdc/u_DecStop/bin_reg[5]_i_879/O
                         net (fo=5, routed)           0.674    41.092    u_tdc/u_DecStop/bin_reg[5]_i_879_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I5_O)        0.105    41.197 r  u_tdc/u_DecStop/bin_reg[5]_i_874/O
                         net (fo=6, routed)           0.944    42.141    u_tdc/u_DecStop/bin_reg[5]_i_874_n_0
    SLICE_X46Y59         LUT6 (Prop_lut6_I5_O)        0.105    42.246 r  u_tdc/u_DecStop/bin_reg[5]_i_867/O
                         net (fo=5, routed)           0.552    42.798    u_tdc/u_DecStop/bin_reg[5]_i_867_n_0
    SLICE_X47Y59         LUT6 (Prop_lut6_I5_O)        0.105    42.903 r  u_tdc/u_DecStop/bin_reg[5]_i_639/O
                         net (fo=5, routed)           0.839    43.742    u_tdc/u_DecStop/bin_reg[5]_i_639_n_0
    SLICE_X50Y64         LUT6 (Prop_lut6_I5_O)        0.105    43.847 r  u_tdc/u_DecStop/bin_reg[5]_i_969/O
                         net (fo=5, routed)           0.845    44.692    u_tdc/u_DecStop/bin_reg[5]_i_969_n_0
    SLICE_X48Y64         LUT3 (Prop_lut3_I2_O)        0.115    44.807 r  u_tdc/u_DecStop/bin_reg[7]_i_1037/O
                         net (fo=2, routed)           0.665    45.472    u_tdc/u_DecStop/bin_reg[7]_i_1037_n_0
    SLICE_X47Y64         LUT6 (Prop_lut6_I2_O)        0.264    45.736 r  u_tdc/u_DecStop/bin_reg[6]_i_485/O
                         net (fo=4, routed)           0.888    46.624    u_tdc/u_DecStop/bin_reg[6]_i_485_n_0
    SLICE_X44Y64         LUT6 (Prop_lut6_I0_O)        0.105    46.729 r  u_tdc/u_DecStop/bin_reg[7]_i_900/O
                         net (fo=7, routed)           1.020    47.749    u_tdc/u_DecStop/bin_reg[7]_i_900_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I0_O)        0.105    47.854 r  u_tdc/u_DecStop/bin_reg[7]_i_897/O
                         net (fo=8, routed)           0.934    48.788    u_tdc/u_DecStop/bin_reg[7]_i_897_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I0_O)        0.105    48.893 r  u_tdc/u_DecStop/bin_reg[7]_i_868/O
                         net (fo=5, routed)           0.677    49.570    u_tdc/u_DecStop/bin_reg[7]_i_868_n_0
    SLICE_X34Y68         LUT6 (Prop_lut6_I0_O)        0.105    49.675 r  u_tdc/u_DecStop/bin_reg[7]_i_576/O
                         net (fo=7, routed)           1.061    50.736    u_tdc/u_DecStop/bin_reg[7]_i_576_n_0
    SLICE_X40Y70         LUT6 (Prop_lut6_I0_O)        0.105    50.841 r  u_tdc/u_DecStop/bin_reg[7]_i_574/O
                         net (fo=5, routed)           0.769    51.609    u_tdc/u_DecStop/bin_reg[7]_i_574_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I0_O)        0.105    51.714 r  u_tdc/u_DecStop/bin_reg[7]_i_848/O
                         net (fo=6, routed)           0.511    52.225    u_tdc/u_DecStop/bin_reg[7]_i_848_n_0
    SLICE_X45Y69         LUT6 (Prop_lut6_I0_O)        0.105    52.330 r  u_tdc/u_DecStop/bin_reg[7]_i_856/O
                         net (fo=7, routed)           0.782    53.112    u_tdc/u_DecStop/bin_reg[7]_i_856_n_0
    SLICE_X47Y67         LUT6 (Prop_lut6_I0_O)        0.105    53.217 r  u_tdc/u_DecStop/bin_reg[7]_i_854/O
                         net (fo=5, routed)           0.781    53.999    u_tdc/u_DecStop/bin_reg[7]_i_854_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I0_O)        0.105    54.104 r  u_tdc/u_DecStop/bin_reg[7]_i_863/O
                         net (fo=6, routed)           0.703    54.807    u_tdc/u_DecStop/bin_reg[7]_i_863_n_0
    SLICE_X51Y67         LUT6 (Prop_lut6_I0_O)        0.105    54.912 r  u_tdc/u_DecStop/bin_reg[7]_i_844/O
                         net (fo=7, routed)           0.738    55.649    u_tdc/u_DecStop/bin_reg[7]_i_844_n_0
    SLICE_X54Y69         LUT6 (Prop_lut6_I0_O)        0.105    55.754 r  u_tdc/u_DecStop/bin_reg[7]_i_840/O
                         net (fo=7, routed)           0.961    56.716    u_tdc/u_DecStop/bin_reg[7]_i_840_n_0
    SLICE_X54Y70         LUT6 (Prop_lut6_I4_O)        0.105    56.821 r  u_tdc/u_DecStop/bin_reg[7]_i_836/O
                         net (fo=7, routed)           0.350    57.170    u_tdc/u_DecStop/bin_reg[7]_i_836_n_0
    SLICE_X54Y71         LUT6 (Prop_lut6_I2_O)        0.105    57.275 r  u_tdc/u_DecStop/bin_reg[7]_i_831/O
                         net (fo=7, routed)           0.841    58.116    u_tdc/u_DecStop/bin_reg[7]_i_831_n_0
    SLICE_X51Y73         LUT6 (Prop_lut6_I0_O)        0.105    58.221 r  u_tdc/u_DecStop/bin_reg[7]_i_824/O
                         net (fo=4, routed)           0.696    58.917    u_tdc/u_DecStop/bin_reg[7]_i_824_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I0_O)        0.105    59.022 r  u_tdc/u_DecStop/bin_reg[7]_i_533/O
                         net (fo=7, routed)           0.678    59.699    u_tdc/u_DecStop/bin_reg[7]_i_533_n_0
    SLICE_X47Y74         LUT6 (Prop_lut6_I0_O)        0.105    59.804 r  u_tdc/u_DecStop/bin_reg[7]_i_540/O
                         net (fo=7, routed)           0.708    60.513    u_tdc/u_DecStop/bin_reg[7]_i_540_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I0_O)        0.105    60.618 r  u_tdc/u_DecStop/bin_reg[7]_i_336/O
                         net (fo=7, routed)           0.656    61.273    u_tdc/u_DecStop/bin_reg[7]_i_336_n_0
    SLICE_X44Y77         LUT6 (Prop_lut6_I0_O)        0.105    61.378 r  u_tdc/u_DecStop/bin_reg[7]_i_333/O
                         net (fo=7, routed)           0.840    62.218    u_tdc/u_DecStop/bin_reg[7]_i_333_n_0
    SLICE_X37Y77         LUT6 (Prop_lut6_I0_O)        0.105    62.323 r  u_tdc/u_DecStop/bin_reg[6]_i_514/O
                         net (fo=7, routed)           0.712    63.035    u_tdc/u_DecStop/bin_reg[6]_i_514_n_0
    SLICE_X35Y77         LUT6 (Prop_lut6_I0_O)        0.105    63.140 r  u_tdc/u_DecStop/bin_reg[6]_i_512/O
                         net (fo=7, routed)           0.542    63.682    u_tdc/u_DecStop/bin_reg[6]_i_512_n_0
    SLICE_X34Y76         LUT6 (Prop_lut6_I4_O)        0.105    63.787 r  u_tdc/u_DecStop/bin_reg[6]_i_517/O
                         net (fo=7, routed)           0.945    64.732    u_tdc/u_DecStop/bin_reg[6]_i_517_n_0
    SLICE_X37Y75         LUT6 (Prop_lut6_I2_O)        0.105    64.837 r  u_tdc/u_DecStop/bin_reg[6]_i_524/O
                         net (fo=7, routed)           0.826    65.663    u_tdc/u_DecStop/bin_reg[6]_i_524_n_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I0_O)        0.105    65.768 r  u_tdc/u_DecStop/bin_reg[6]_i_528/O
                         net (fo=5, routed)           0.458    66.226    u_tdc/u_DecStop/bin_reg[6]_i_528_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I0_O)        0.105    66.331 r  u_tdc/u_DecStop/bin_reg[6]_i_538/O
                         net (fo=5, routed)           0.564    66.895    u_tdc/u_DecStop/bin_reg[6]_i_538_n_0
    SLICE_X34Y70         LUT6 (Prop_lut6_I0_O)        0.105    67.000 r  u_tdc/u_DecStop/bin_reg[6]_i_531/O
                         net (fo=7, routed)           0.933    67.934    u_tdc/u_DecStop/bin_reg[6]_i_531_n_0
    SLICE_X33Y68         LUT6 (Prop_lut6_I2_O)        0.105    68.039 r  u_tdc/u_DecStop/bin_reg[7]_i_812/O
                         net (fo=5, routed)           0.655    68.694    u_tdc/u_DecStop/bin_reg[7]_i_812_n_0
    SLICE_X28Y68         LUT6 (Prop_lut6_I0_O)        0.105    68.799 r  u_tdc/u_DecStop/bin_reg[7]_i_797/O
                         net (fo=5, routed)           0.640    69.438    u_tdc/u_DecStop/bin_reg[7]_i_797_n_0
    SLICE_X24Y68         LUT6 (Prop_lut6_I0_O)        0.105    69.543 r  u_tdc/u_DecStop/bin_reg[7]_i_517/O
                         net (fo=7, routed)           0.675    70.218    u_tdc/u_DecStop/bin_reg[7]_i_517_n_0
    SLICE_X24Y69         LUT6 (Prop_lut6_I0_O)        0.105    70.323 r  u_tdc/u_DecStop/bin_reg[7]_i_513/O
                         net (fo=7, routed)           0.583    70.906    u_tdc/u_DecStop/bin_reg[7]_i_513_n_0
    SLICE_X25Y72         LUT6 (Prop_lut6_I0_O)        0.105    71.011 r  u_tdc/u_DecStop/bin_reg[6]_i_303/O
                         net (fo=6, routed)           0.366    71.377    u_tdc/u_DecStop/bin_reg[6]_i_303_n_0
    SLICE_X24Y74         LUT6 (Prop_lut6_I0_O)        0.105    71.482 r  u_tdc/u_DecStop/bin_reg[6]_i_308/O
                         net (fo=7, routed)           0.729    72.211    u_tdc/u_DecStop/bin_reg[6]_i_308_n_0
    SLICE_X24Y75         LUT6 (Prop_lut6_I0_O)        0.105    72.316 r  u_tdc/u_DecStop/bin_reg[6]_i_313/O
                         net (fo=5, routed)           0.707    73.022    u_tdc/u_DecStop/bin_reg[6]_i_313_n_0
    SLICE_X24Y76         LUT6 (Prop_lut6_I0_O)        0.105    73.127 r  u_tdc/u_DecStop/bin_reg[7]_i_356/O
                         net (fo=6, routed)           0.446    73.574    u_tdc/u_DecStop/bin_reg[7]_i_356_n_0
    SLICE_X25Y77         LUT6 (Prop_lut6_I0_O)        0.105    73.679 r  u_tdc/u_DecStop/bin_reg[7]_i_600/O
                         net (fo=7, routed)           0.698    74.377    u_tdc/u_DecStop/bin_reg[7]_i_600_n_0
    SLICE_X27Y78         LUT6 (Prop_lut6_I0_O)        0.105    74.482 r  u_tdc/u_DecStop/bin_reg[6]_i_242/O
                         net (fo=7, routed)           0.374    74.856    u_tdc/u_DecStop/bin_reg[6]_i_242_n_0
    SLICE_X29Y79         LUT6 (Prop_lut6_I0_O)        0.105    74.961 r  u_tdc/u_DecStop/bin_reg[6]_i_244/O
                         net (fo=7, routed)           0.774    75.736    u_tdc/u_DecStop/bin_reg[6]_i_244_n_0
    SLICE_X29Y79         LUT6 (Prop_lut6_I0_O)        0.105    75.841 r  u_tdc/u_DecStop/bin_reg[7]_i_622/O
                         net (fo=7, routed)           0.950    76.791    u_tdc/u_DecStop/bin_reg[7]_i_622_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I0_O)        0.105    76.896 r  u_tdc/u_DecStop/bin_reg[7]_i_618/O
                         net (fo=7, routed)           0.821    77.716    u_tdc/u_DecStop/bin_reg[7]_i_618_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I0_O)        0.105    77.821 r  u_tdc/u_DecStop/bin_reg[6]_i_235/O
                         net (fo=4, routed)           0.714    78.535    u_tdc/u_DecStop/bin_reg[6]_i_235_n_0
    SLICE_X41Y80         LUT6 (Prop_lut6_I0_O)        0.105    78.640 r  u_tdc/u_DecStop/bin_reg[7]_i_611/O
                         net (fo=7, routed)           0.670    79.311    u_tdc/u_DecStop/bin_reg[7]_i_611_n_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I0_O)        0.105    79.416 r  u_tdc/u_DecStop/bin_reg[7]_i_609/O
                         net (fo=4, routed)           0.985    80.401    u_tdc/u_DecStop/bin_reg[7]_i_609_n_0
    SLICE_X43Y84         LUT6 (Prop_lut6_I0_O)        0.105    80.506 r  u_tdc/u_DecStop/bin_reg[7]_i_630/O
                         net (fo=7, routed)           0.719    81.225    u_tdc/u_DecStop/bin_reg[7]_i_630_n_0
    SLICE_X36Y83         LUT6 (Prop_lut6_I0_O)        0.105    81.330 r  u_tdc/u_DecStop/bin_reg[7]_i_637/O
                         net (fo=7, routed)           0.773    82.103    u_tdc/u_DecStop/bin_reg[7]_i_637_n_0
    SLICE_X33Y84         LUT6 (Prop_lut6_I0_O)        0.105    82.208 r  u_tdc/u_DecStop/bin_reg[7]_i_628/O
                         net (fo=5, routed)           0.566    82.774    u_tdc/u_DecStop/bin_reg[7]_i_628_n_0
    SLICE_X31Y83         LUT6 (Prop_lut6_I0_O)        0.105    82.879 r  u_tdc/u_DecStop/bin_reg[6]_i_215/O
                         net (fo=4, routed)           0.754    83.633    u_tdc/u_DecStop/bin_reg[6]_i_215_n_0
    SLICE_X28Y83         LUT6 (Prop_lut6_I0_O)        0.105    83.738 r  u_tdc/u_DecStop/bin_reg[7]_i_679/O
                         net (fo=7, routed)           0.721    84.459    u_tdc/u_DecStop/bin_reg[7]_i_679_n_0
    SLICE_X26Y83         LUT6 (Prop_lut6_I0_O)        0.105    84.564 r  u_tdc/u_DecStop/bin_reg[7]_i_675/O
                         net (fo=7, routed)           0.638    85.202    u_tdc/u_DecStop/bin_reg[7]_i_675_n_0
    SLICE_X24Y82         LUT6 (Prop_lut6_I0_O)        0.105    85.307 r  u_tdc/u_DecStop/bin_reg[7]_i_671/O
                         net (fo=6, routed)           0.558    85.865    u_tdc/u_DecStop/bin_reg[7]_i_671_n_0
    SLICE_X23Y84         LUT6 (Prop_lut6_I2_O)        0.105    85.970 r  u_tdc/u_DecStop/bin_reg[7]_i_666/O
                         net (fo=7, routed)           0.421    86.390    u_tdc/u_DecStop/bin_reg[7]_i_666_n_0
    SLICE_X23Y85         LUT6 (Prop_lut6_I0_O)        0.105    86.495 r  u_tdc/u_DecStop/bin_reg[7]_i_649/O
                         net (fo=4, routed)           0.948    87.444    u_tdc/u_DecStop/bin_reg[7]_i_649_n_0
    SLICE_X17Y85         LUT6 (Prop_lut6_I0_O)        0.105    87.549 r  u_tdc/u_DecStop/bin_reg[7]_i_651/O
                         net (fo=4, routed)           0.772    88.321    u_tdc/u_DecStop/bin_reg[7]_i_651_n_0
    SLICE_X16Y89         LUT6 (Prop_lut6_I0_O)        0.105    88.426 r  u_tdc/u_DecStop/bin_reg[7]_i_655/O
                         net (fo=7, routed)           0.827    89.253    u_tdc/u_DecStop/bin_reg[7]_i_655_n_0
    SLICE_X13Y88         LUT6 (Prop_lut6_I0_O)        0.105    89.358 r  u_tdc/u_DecStop/bin_reg[7]_i_402/O
                         net (fo=6, routed)           0.718    90.076    u_tdc/u_DecStop/bin_reg[7]_i_402_n_0
    SLICE_X13Y84         LUT6 (Prop_lut6_I0_O)        0.105    90.181 r  u_tdc/u_DecStop/bin_reg[7]_i_406/O
                         net (fo=6, routed)           0.671    90.852    u_tdc/u_DecStop/bin_reg[7]_i_406_n_0
    SLICE_X12Y82         LUT6 (Prop_lut6_I0_O)        0.105    90.957 r  u_tdc/u_DecStop/bin_reg[7]_i_643/O
                         net (fo=7, routed)           0.486    91.443    u_tdc/u_DecStop/bin_reg[7]_i_643_n_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.105    91.549 r  u_tdc/u_DecStop/bin_reg[6]_i_259/O
                         net (fo=4, routed)           0.672    92.221    u_tdc/u_DecStop/bin_reg[6]_i_259_n_0
    SLICE_X13Y80         LUT6 (Prop_lut6_I0_O)        0.105    92.326 r  u_tdc/u_DecStop/bin_reg[6]_i_136/O
                         net (fo=4, routed)           0.338    92.663    u_tdc/u_DecStop/bin_reg[6]_i_136_n_0
    SLICE_X13Y79         LUT6 (Prop_lut6_I0_O)        0.105    92.768 r  u_tdc/u_DecStop/bin_reg[7]_i_214/O
                         net (fo=7, routed)           0.629    93.398    u_tdc/u_DecStop/bin_reg[7]_i_214_n_0
    SLICE_X14Y77         LUT6 (Prop_lut6_I0_O)        0.105    93.503 r  u_tdc/u_DecStop/bin_reg[7]_i_212/O
                         net (fo=4, routed)           0.647    94.150    u_tdc/u_DecStop/bin_reg[7]_i_212_n_0
    SLICE_X17Y77         LUT6 (Prop_lut6_I0_O)        0.105    94.255 r  u_tdc/u_DecStop/bin_reg[6]_i_94/O
                         net (fo=4, routed)           0.579    94.834    u_tdc/u_DecStop/bin_reg[6]_i_94_n_0
    SLICE_X19Y76         LUT6 (Prop_lut6_I0_O)        0.105    94.939 r  u_tdc/u_DecStop/bin_reg[6]_i_86/O
                         net (fo=7, routed)           0.601    95.540    u_tdc/u_DecStop/bin_reg[6]_i_86_n_0
    SLICE_X17Y75         LUT6 (Prop_lut6_I0_O)        0.105    95.645 r  u_tdc/u_DecStop/bin_reg[7]_i_161/O
                         net (fo=6, routed)           0.724    96.369    u_tdc/u_DecStop/bin_reg[7]_i_161_n_0
    SLICE_X17Y73         LUT6 (Prop_lut6_I0_O)        0.105    96.474 r  u_tdc/u_DecStop/bin_reg[7]_i_159/O
                         net (fo=6, routed)           0.507    96.981    u_tdc/u_DecStop/bin_reg[7]_i_159_n_0
    SLICE_X14Y73         LUT6 (Prop_lut6_I0_O)        0.105    97.086 r  u_tdc/u_DecStop/bin_reg[6]_i_111/O
                         net (fo=7, routed)           0.963    98.049    u_tdc/u_DecStop/bin_reg[6]_i_111_n_0
    SLICE_X9Y73          LUT6 (Prop_lut6_I0_O)        0.105    98.154 r  u_tdc/u_DecStop/bin_reg[6]_i_49/O
                         net (fo=7, routed)           0.695    98.849    u_tdc/u_DecStop/bin_reg[6]_i_49_n_0
    SLICE_X8Y72          LUT6 (Prop_lut6_I0_O)        0.105    98.954 r  u_tdc/u_DecStop/bin_reg[6]_i_45/O
                         net (fo=4, routed)           0.854    99.808    u_tdc/u_DecStop/bin_reg[6]_i_45_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I2_O)        0.105    99.913 r  u_tdc/u_DecStop/bin_reg[7]_i_138/O
                         net (fo=7, routed)           0.960   100.873    u_tdc/u_DecStop/bin_reg[7]_i_138_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I0_O)        0.105   100.978 r  u_tdc/u_DecStop/bin_reg[7]_i_66/O
                         net (fo=6, routed)           0.998   101.976    u_tdc/u_DecStop/bin_reg[7]_i_66_n_0
    SLICE_X15Y67         LUT6 (Prop_lut6_I0_O)        0.105   102.081 r  u_tdc/u_DecStop/bin_reg[7]_i_62/O
                         net (fo=6, routed)           0.718   102.799    u_tdc/u_DecStop/bin_reg[7]_i_62_n_0
    SLICE_X19Y69         LUT3 (Prop_lut3_I0_O)        0.105   102.904 r  u_tdc/u_DecStop/bin_reg[6]_i_30/O
                         net (fo=1, routed)           0.651   103.555    u_tdc/u_DecStop/bin_reg[6]_i_30_n_0
    SLICE_X18Y69         LUT6 (Prop_lut6_I5_O)        0.105   103.660 f  u_tdc/u_DecStop/bin_reg[6]_i_9/O
                         net (fo=1, routed)           0.596   104.256    u_tdc/u_DecStop/bin_reg[6]_i_9_n_0
    SLICE_X21Y70         LUT6 (Prop_lut6_I3_O)        0.105   104.361 f  u_tdc/u_DecStop/bin_reg[6]_i_2/O
                         net (fo=1, routed)           0.668   105.029    u_tdc/u_DecStop/bin_reg[6]_i_2_n_0
    SLICE_X18Y71         LUT6 (Prop_lut6_I0_O)        0.105   105.134 r  u_tdc/u_DecStop/bin_reg[6]_i_1/O
                         net (fo=1, routed)           0.555   105.690    u_tdc/u_DecStop/bin_reg[6]_i_1_n_0
    SLICE_X17Y67         LDCE                                         r  u_tdc/u_DecStop/bin_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tdc/u_DecStart/bin_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            u_tdc/u_DecStart/bin_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        105.630ns  (logic 14.626ns (13.846%)  route 91.005ns (86.154%))
  Logic Levels:           124  (LDCE=1 LUT3=12 LUT4=3 LUT5=16 LUT6=92)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         LDCE                         0.000     0.000 r  u_tdc/u_DecStart/bin_reg[0]/G
    SLICE_X33Y67         LDCE (EnToQ_ldce_G_Q)        0.464     0.464 r  u_tdc/u_DecStart/bin_reg[0]/Q
                         net (fo=35, routed)          1.361     1.825    u_tdc/u_DecStart/wDecoStartOut[0]
    SLICE_X28Y62         LUT3 (Prop_lut3_I2_O)        0.115     1.940 r  u_tdc/u_DecStart/bin_reg[1]_i_201/O
                         net (fo=11, routed)          1.075     3.015    u_tdc/u_DecStart/bin_reg[1]_i_201_n_0
    SLICE_X23Y61         LUT5 (Prop_lut5_I2_O)        0.275     3.290 r  u_tdc/u_DecStart/bin_reg[1]_i_212/O
                         net (fo=2, routed)           0.748     4.039    u_tdc/u_DecStart/bin_reg[1]_i_212_n_0
    SLICE_X24Y61         LUT6 (Prop_lut6_I2_O)        0.105     4.144 r  u_tdc/u_DecStart/bin_reg[1]_i_199/O
                         net (fo=14, routed)          1.132     5.276    u_tdc/u_DecStart/bin_reg[1]_i_199_n_0
    SLICE_X26Y58         LUT3 (Prop_lut3_I2_O)        0.105     5.381 r  u_tdc/u_DecStart/bin_reg[1]_i_176/O
                         net (fo=6, routed)           1.005     6.386    u_tdc/u_DecStart/bin_reg[1]_i_176_n_0
    SLICE_X25Y55         LUT4 (Prop_lut4_I3_O)        0.105     6.491 r  u_tdc/u_DecStart/bin_reg[1]_i_200/O
                         net (fo=9, routed)           0.822     7.313    u_tdc/u_DecStart/bin_reg[1]_i_200_n_0
    SLICE_X26Y55         LUT5 (Prop_lut5_I4_O)        0.105     7.418 r  u_tdc/u_DecStart/bin_reg[1]_i_177/O
                         net (fo=8, routed)           0.370     7.788    u_tdc/u_DecStart/bin_reg[1]_i_177_n_0
    SLICE_X28Y55         LUT6 (Prop_lut6_I5_O)        0.105     7.893 r  u_tdc/u_DecStart/bin_reg[4]_i_808/O
                         net (fo=8, routed)           0.621     8.514    u_tdc/u_DecStart/bin_reg[4]_i_808_n_0
    SLICE_X30Y55         LUT5 (Prop_lut5_I0_O)        0.105     8.619 r  u_tdc/u_DecStart/bin_reg[3]_i_423/O
                         net (fo=12, routed)          0.699     9.318    u_tdc/u_DecStart/bin_reg[3]_i_423_n_0
    SLICE_X33Y54         LUT4 (Prop_lut4_I3_O)        0.105     9.423 r  u_tdc/u_DecStart/bin_reg[3]_i_416/O
                         net (fo=8, routed)           0.803    10.225    u_tdc/u_DecStart/bin_reg[3]_i_416_n_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I2_O)        0.105    10.330 r  u_tdc/u_DecStart/bin_reg[1]_i_132/O
                         net (fo=23, routed)          1.283    11.613    u_tdc/u_DecStart/bin_reg[1]_i_132_n_0
    SLICE_X30Y49         LUT4 (Prop_lut4_I3_O)        0.105    11.718 r  u_tdc/u_DecStart/bin_reg[3]_i_228/O
                         net (fo=5, routed)           0.674    12.393    u_tdc/u_DecStart/bin_reg[3]_i_228_n_0
    SLICE_X28Y49         LUT6 (Prop_lut6_I1_O)        0.105    12.498 r  u_tdc/u_DecStart/bin_reg[3]_i_222/O
                         net (fo=8, routed)           0.825    13.322    u_tdc/u_DecStart/bin_reg[3]_i_222_n_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I5_O)        0.105    13.427 r  u_tdc/u_DecStart/bin_reg[4]_i_843/O
                         net (fo=7, routed)           0.602    14.030    u_tdc/u_DecStart/bin_reg[4]_i_843_n_0
    SLICE_X29Y44         LUT5 (Prop_lut5_I4_O)        0.105    14.135 r  u_tdc/u_DecStart/bin_reg[4]_i_834/O
                         net (fo=12, routed)          0.826    14.961    u_tdc/u_DecStart/bin_reg[4]_i_834_n_0
    SLICE_X24Y42         LUT6 (Prop_lut6_I5_O)        0.105    15.066 r  u_tdc/u_DecStart/bin_reg[4]_i_604/O
                         net (fo=4, routed)           0.829    15.895    u_tdc/u_DecStart/bin_reg[4]_i_604_n_0
    SLICE_X27Y41         LUT3 (Prop_lut3_I2_O)        0.105    16.000 r  u_tdc/u_DecStart/bin_reg[4]_i_851/O
                         net (fo=11, routed)          0.408    16.408    u_tdc/u_DecStart/bin_reg[4]_i_851_n_0
    SLICE_X31Y40         LUT6 (Prop_lut6_I5_O)        0.105    16.513 r  u_tdc/u_DecStart/bin_reg[2]_i_267/O
                         net (fo=6, routed)           0.846    17.359    u_tdc/u_DecStart/bin_reg[2]_i_267_n_0
    SLICE_X32Y38         LUT5 (Prop_lut5_I4_O)        0.119    17.478 r  u_tdc/u_DecStart/bin_reg[2]_i_255/O
                         net (fo=5, routed)           0.362    17.840    u_tdc/u_DecStart/bin_reg[2]_i_255_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I5_O)        0.267    18.107 r  u_tdc/u_DecStart/bin_reg[4]_i_864/O
                         net (fo=7, routed)           0.475    18.582    u_tdc/u_DecStart/bin_reg[4]_i_864_n_0
    SLICE_X33Y38         LUT3 (Prop_lut3_I2_O)        0.105    18.687 r  u_tdc/u_DecStart/bin_reg[2]_i_261/O
                         net (fo=12, routed)          0.865    19.552    u_tdc/u_DecStart/bin_reg[2]_i_261_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I5_O)        0.105    19.657 r  u_tdc/u_DecStart/bin_reg[2]_i_260/O
                         net (fo=6, routed)           0.830    20.487    u_tdc/u_DecStart/bin_reg[2]_i_260_n_0
    SLICE_X37Y41         LUT5 (Prop_lut5_I4_O)        0.105    20.592 r  u_tdc/u_DecStart/bin_reg[3]_i_462/O
                         net (fo=11, routed)          0.820    21.412    u_tdc/u_DecStart/bin_reg[3]_i_462_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I5_O)        0.105    21.517 r  u_tdc/u_DecStart/bin_reg[4]_i_588/O
                         net (fo=6, routed)           0.694    22.211    u_tdc/u_DecStart/bin_reg[4]_i_588_n_0
    SLICE_X36Y44         LUT3 (Prop_lut3_I2_O)        0.105    22.316 r  u_tdc/u_DecStart/bin_reg[2]_i_166/O
                         net (fo=10, routed)          0.629    22.944    u_tdc/u_DecStart/bin_reg[2]_i_166_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.105    23.049 r  u_tdc/u_DecStart/bin_reg[2]_i_71/O
                         net (fo=9, routed)           0.579    23.629    u_tdc/u_DecStart/bin_reg[2]_i_71_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I5_O)        0.105    23.734 r  u_tdc/u_DecStart/bin_reg[2]_i_76/O
                         net (fo=7, routed)           0.441    24.175    u_tdc/u_DecStart/bin_reg[2]_i_76_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I5_O)        0.105    24.280 r  u_tdc/u_DecStart/bin_reg[4]_i_508/O
                         net (fo=5, routed)           0.709    24.989    u_tdc/u_DecStart/bin_reg[4]_i_508_n_0
    SLICE_X45Y45         LUT3 (Prop_lut3_I2_O)        0.105    25.094 r  u_tdc/u_DecStart/bin_reg[3]_i_394/O
                         net (fo=10, routed)          0.628    25.722    u_tdc/u_DecStart/bin_reg[3]_i_394_n_0
    SLICE_X46Y46         LUT6 (Prop_lut6_I5_O)        0.105    25.827 r  u_tdc/u_DecStart/bin_reg[3]_i_198/O
                         net (fo=9, routed)           0.829    26.657    u_tdc/u_DecStart/bin_reg[3]_i_198_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I5_O)        0.105    26.762 r  u_tdc/u_DecStart/bin_reg[3]_i_190/O
                         net (fo=4, routed)           0.380    27.142    u_tdc/u_DecStart/bin_reg[3]_i_190_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I5_O)        0.105    27.247 r  u_tdc/u_DecStart/bin_reg[4]_i_534/O
                         net (fo=7, routed)           0.624    27.871    u_tdc/u_DecStart/bin_reg[4]_i_534_n_0
    SLICE_X47Y51         LUT6 (Prop_lut6_I5_O)        0.105    27.976 r  u_tdc/u_DecStart/bin_reg[4]_i_528/O
                         net (fo=10, routed)          0.387    28.363    u_tdc/u_DecStart/bin_reg[4]_i_528_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I5_O)        0.105    28.468 r  u_tdc/u_DecStart/bin_reg[4]_i_522/O
                         net (fo=6, routed)           0.269    28.737    u_tdc/u_DecStart/bin_reg[4]_i_522_n_0
    SLICE_X53Y51         LUT3 (Prop_lut3_I2_O)        0.105    28.842 r  u_tdc/u_DecStart/bin_reg[3]_i_399/O
                         net (fo=10, routed)          0.863    29.705    u_tdc/u_DecStart/bin_reg[3]_i_399_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I5_O)        0.105    29.810 r  u_tdc/u_DecStart/bin_reg[2]_i_145/O
                         net (fo=5, routed)           0.731    30.541    u_tdc/u_DecStart/bin_reg[2]_i_145_n_0
    SLICE_X56Y53         LUT6 (Prop_lut6_I5_O)        0.105    30.646 r  u_tdc/u_DecStart/bin_reg[2]_i_55/O
                         net (fo=10, routed)          0.505    31.151    u_tdc/u_DecStart/bin_reg[2]_i_55_n_0
    SLICE_X57Y53         LUT6 (Prop_lut6_I5_O)        0.105    31.256 r  u_tdc/u_DecStart/bin_reg[2]_i_149/O
                         net (fo=6, routed)           0.686    31.942    u_tdc/u_DecStart/bin_reg[2]_i_149_n_0
    SLICE_X56Y54         LUT5 (Prop_lut5_I4_O)        0.105    32.047 r  u_tdc/u_DecStart/bin_reg[4]_i_245/O
                         net (fo=12, routed)          0.628    32.675    u_tdc/u_DecStart/bin_reg[4]_i_245_n_0
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105    32.780 r  u_tdc/u_DecStart/bin_reg[4]_i_83/O
                         net (fo=6, routed)           0.832    33.613    u_tdc/u_DecStart/bin_reg[4]_i_83_n_0
    SLICE_X50Y56         LUT3 (Prop_lut3_I2_O)        0.105    33.718 r  u_tdc/u_DecStart/bin_reg[2]_i_150/O
                         net (fo=10, routed)          0.571    34.289    u_tdc/u_DecStart/bin_reg[2]_i_150_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I5_O)        0.105    34.394 r  u_tdc/u_DecStart/bin_reg[4]_i_916/O
                         net (fo=6, routed)           0.546    34.940    u_tdc/u_DecStart/bin_reg[4]_i_916_n_0
    SLICE_X50Y58         LUT5 (Prop_lut5_I4_O)        0.105    35.045 r  u_tdc/u_DecStart/bin_reg[3]_i_553/O
                         net (fo=14, routed)          0.969    36.014    u_tdc/u_DecStart/bin_reg[3]_i_553_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I4_O)        0.105    36.119 r  u_tdc/u_DecStart/bin_reg[4]_i_750/O
                         net (fo=4, routed)           0.529    36.648    u_tdc/u_DecStart/bin_reg[4]_i_750_n_0
    SLICE_X54Y60         LUT5 (Prop_lut5_I4_O)        0.105    36.753 r  u_tdc/u_DecStart/bin_reg[3]_i_353/O
                         net (fo=11, routed)          0.847    37.599    u_tdc/u_DecStart/bin_reg[3]_i_353_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I5_O)        0.105    37.704 r  u_tdc/u_DecStart/bin_reg[4]_i_734/O
                         net (fo=4, routed)           0.822    38.526    u_tdc/u_DecStart/bin_reg[4]_i_734_n_0
    SLICE_X61Y59         LUT5 (Prop_lut5_I4_O)        0.105    38.631 r  u_tdc/u_DecStart/bin_reg[3]_i_547/O
                         net (fo=10, routed)          1.320    39.952    u_tdc/u_DecStart/bin_reg[3]_i_547_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I5_O)        0.105    40.057 r  u_tdc/u_DecStart/bin_reg[4]_i_743/O
                         net (fo=6, routed)           0.939    40.996    u_tdc/u_DecStart/bin_reg[4]_i_743_n_0
    SLICE_X62Y61         LUT5 (Prop_lut5_I4_O)        0.105    41.101 r  u_tdc/u_DecStart/bin_reg[3]_i_342/O
                         net (fo=11, routed)          0.897    41.998    u_tdc/u_DecStart/bin_reg[3]_i_342_n_0
    SLICE_X60Y62         LUT6 (Prop_lut6_I5_O)        0.105    42.103 r  u_tdc/u_DecStart/bin_reg[3]_i_374/O
                         net (fo=5, routed)           0.695    42.798    u_tdc/u_DecStart/bin_reg[3]_i_374_n_0
    SLICE_X59Y63         LUT3 (Prop_lut3_I2_O)        0.105    42.903 r  u_tdc/u_DecStart/bin_reg[4]_i_467/O
                         net (fo=12, routed)          0.394    43.297    u_tdc/u_DecStart/bin_reg[4]_i_467_n_0
    SLICE_X57Y64         LUT6 (Prop_lut6_I4_O)        0.105    43.402 r  u_tdc/u_DecStart/bin_reg[4]_i_219/O
                         net (fo=6, routed)           0.379    43.780    u_tdc/u_DecStart/bin_reg[4]_i_219_n_0
    SLICE_X58Y65         LUT3 (Prop_lut3_I2_O)        0.105    43.885 r  u_tdc/u_DecStart/bin_reg[3]_i_339/O
                         net (fo=10, routed)          0.953    44.838    u_tdc/u_DecStart/bin_reg[3]_i_339_n_0
    SLICE_X57Y66         LUT5 (Prop_lut5_I4_O)        0.105    44.943 r  u_tdc/u_DecStart/bin_reg[3]_i_337/O
                         net (fo=3, routed)           0.462    45.405    u_tdc/u_DecStart/bin_reg[3]_i_337_n_0
    SLICE_X57Y67         LUT6 (Prop_lut6_I1_O)        0.105    45.510 r  u_tdc/u_DecStart/bin_reg[3]_i_530/O
                         net (fo=6, routed)           0.959    46.469    u_tdc/u_DecStart/bin_reg[3]_i_530_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I5_O)        0.105    46.574 r  u_tdc/u_DecStart/bin_reg[3]_i_535/O
                         net (fo=7, routed)           0.763    47.337    u_tdc/u_DecStart/bin_reg[3]_i_535_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I5_O)        0.105    47.442 r  u_tdc/u_DecStart/bin_reg[4]_i_692/O
                         net (fo=7, routed)           0.560    48.001    u_tdc/u_DecStart/bin_reg[4]_i_692_n_0
    SLICE_X65Y71         LUT6 (Prop_lut6_I5_O)        0.105    48.106 r  u_tdc/u_DecStart/bin_reg[4]_i_435/O
                         net (fo=8, routed)           0.497    48.603    u_tdc/u_DecStart/bin_reg[4]_i_435_n_0
    SLICE_X67Y71         LUT5 (Prop_lut5_I4_O)        0.105    48.708 r  u_tdc/u_DecStart/bin_reg[3]_i_524/O
                         net (fo=7, routed)           0.542    49.250    u_tdc/u_DecStart/bin_reg[3]_i_524_n_0
    SLICE_X67Y72         LUT6 (Prop_lut6_I5_O)        0.105    49.355 r  u_tdc/u_DecStart/bin_reg[5]_i_853/O
                         net (fo=7, routed)           0.905    50.260    u_tdc/u_DecStart/bin_reg[5]_i_853_n_0
    SLICE_X65Y74         LUT6 (Prop_lut6_I5_O)        0.105    50.365 r  u_tdc/u_DecStart/bin_reg[3]_i_513/O
                         net (fo=6, routed)           1.027    51.392    u_tdc/u_DecStart/bin_reg[3]_i_513_n_0
    SLICE_X63Y76         LUT6 (Prop_lut6_I5_O)        0.105    51.497 r  u_tdc/u_DecStart/bin_reg[3]_i_515/O
                         net (fo=7, routed)           0.356    51.853    u_tdc/u_DecStart/bin_reg[3]_i_515_n_0
    SLICE_X63Y76         LUT6 (Prop_lut6_I5_O)        0.105    51.958 r  u_tdc/u_DecStart/bin_reg[4]_i_719/O
                         net (fo=7, routed)           1.413    53.371    u_tdc/u_DecStart/bin_reg[4]_i_719_n_0
    SLICE_X58Y74         LUT6 (Prop_lut6_I5_O)        0.105    53.476 r  u_tdc/u_DecStart/bin_reg[4]_i_451/O
                         net (fo=7, routed)           0.836    54.311    u_tdc/u_DecStart/bin_reg[4]_i_451_n_0
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.105    54.416 r  u_tdc/u_DecStart/bin_reg[3]_i_334/O
                         net (fo=7, routed)           0.832    55.249    u_tdc/u_DecStart/bin_reg[3]_i_334_n_0
    SLICE_X53Y75         LUT6 (Prop_lut6_I5_O)        0.105    55.354 r  u_tdc/u_DecStart/bin_reg[3]_i_315/O
                         net (fo=7, routed)           0.256    55.610    u_tdc/u_DecStart/bin_reg[3]_i_315_n_0
    SLICE_X53Y76         LUT6 (Prop_lut6_I5_O)        0.105    55.715 r  u_tdc/u_DecStart/bin_reg[3]_i_141/O
                         net (fo=5, routed)           0.798    56.513    u_tdc/u_DecStart/bin_reg[3]_i_141_n_0
    SLICE_X56Y77         LUT6 (Prop_lut6_I5_O)        0.105    56.618 r  u_tdc/u_DecStart/bin_reg[3]_i_145/O
                         net (fo=7, routed)           0.938    57.556    u_tdc/u_DecStart/bin_reg[3]_i_145_n_0
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.105    57.661 r  u_tdc/u_DecStart/bin_reg[3]_i_511/O
                         net (fo=6, routed)           0.688    58.349    u_tdc/u_DecStart/bin_reg[3]_i_511_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I5_O)        0.105    58.454 r  u_tdc/u_DecStart/bin_reg[5]_i_667/O
                         net (fo=8, routed)           0.264    58.718    u_tdc/u_DecStart/bin_reg[5]_i_667_n_0
    SLICE_X62Y82         LUT6 (Prop_lut6_I5_O)        0.105    58.823 r  u_tdc/u_DecStart/bin_reg[3]_i_503/O
                         net (fo=7, routed)           0.848    59.671    u_tdc/u_DecStart/bin_reg[3]_i_503_n_0
    SLICE_X58Y82         LUT6 (Prop_lut6_I5_O)        0.105    59.776 r  u_tdc/u_DecStart/bin_reg[5]_i_656/O
                         net (fo=7, routed)           0.470    60.245    u_tdc/u_DecStart/bin_reg[5]_i_656_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I5_O)        0.105    60.350 r  u_tdc/u_DecStart/bin_reg[3]_i_498/O
                         net (fo=6, routed)           0.611    60.961    u_tdc/u_DecStart/bin_reg[3]_i_498_n_0
    SLICE_X54Y79         LUT6 (Prop_lut6_I5_O)        0.105    61.066 r  u_tdc/u_DecStart/bin_reg[5]_i_693/O
                         net (fo=7, routed)           0.741    61.808    u_tdc/u_DecStart/bin_reg[5]_i_693_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.105    61.913 r  u_tdc/u_DecStart/bin_reg[5]_i_901/O
                         net (fo=7, routed)           0.657    62.570    u_tdc/u_DecStart/bin_reg[5]_i_901_n_0
    SLICE_X51Y79         LUT6 (Prop_lut6_I5_O)        0.105    62.675 r  u_tdc/u_DecStart/bin_reg[5]_i_682/O
                         net (fo=7, routed)           0.442    63.116    u_tdc/u_DecStart/bin_reg[5]_i_682_n_0
    SLICE_X48Y79         LUT6 (Prop_lut6_I5_O)        0.105    63.221 r  u_tdc/u_DecStart/bin_reg[5]_i_709/O
                         net (fo=7, routed)           0.888    64.110    u_tdc/u_DecStart/bin_reg[5]_i_709_n_0
    SLICE_X47Y83         LUT6 (Prop_lut6_I5_O)        0.105    64.215 r  u_tdc/u_DecStart/bin_reg[5]_i_475/O
                         net (fo=7, routed)           0.675    64.889    u_tdc/u_DecStart/bin_reg[5]_i_475_n_0
    SLICE_X47Y84         LUT6 (Prop_lut6_I5_O)        0.105    64.994 r  u_tdc/u_DecStart/bin_reg[3]_i_130/O
                         net (fo=6, routed)           0.823    65.818    u_tdc/u_DecStart/bin_reg[3]_i_130_n_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I5_O)        0.105    65.923 r  u_tdc/u_DecStart/bin_reg[3]_i_133/O
                         net (fo=7, routed)           0.907    66.830    u_tdc/u_DecStart/bin_reg[3]_i_133_n_0
    SLICE_X48Y85         LUT6 (Prop_lut6_I5_O)        0.105    66.935 f  u_tdc/u_DecStart/bin_reg[3]_i_293/O
                         net (fo=7, routed)           0.861    67.796    u_tdc/u_DecStart/bin_reg[3]_i_293_n_0
    SLICE_X48Y86         LUT5 (Prop_lut5_I0_O)        0.118    67.914 r  u_tdc/u_DecStart/bin_reg[5]_i_478/O
                         net (fo=7, routed)           0.804    68.718    u_tdc/u_DecStart/bin_reg[5]_i_478_n_0
    SLICE_X51Y86         LUT5 (Prop_lut5_I2_O)        0.293    69.011 r  u_tdc/u_DecStart/bin_reg[4]_i_388/O
                         net (fo=5, routed)           0.773    69.784    u_tdc/u_DecStart/bin_reg[4]_i_388_n_0
    SLICE_X55Y87         LUT6 (Prop_lut6_I5_O)        0.275    70.059 r  u_tdc/u_DecStart/bin_reg[4]_i_638/O
                         net (fo=6, routed)           0.814    70.872    u_tdc/u_DecStart/bin_reg[4]_i_638_n_0
    SLICE_X58Y87         LUT6 (Prop_lut6_I5_O)        0.105    70.977 r  u_tdc/u_DecStart/bin_reg[4]_i_376/O
                         net (fo=6, routed)           0.675    71.653    u_tdc/u_DecStart/bin_reg[4]_i_376_n_0
    SLICE_X58Y88         LUT6 (Prop_lut6_I5_O)        0.105    71.758 r  u_tdc/u_DecStart/bin_reg[4]_i_371/O
                         net (fo=6, routed)           0.817    72.575    u_tdc/u_DecStart/bin_reg[4]_i_371_n_0
    SLICE_X60Y89         LUT6 (Prop_lut6_I5_O)        0.105    72.680 r  u_tdc/u_DecStart/bin_reg[4]_i_360/O
                         net (fo=6, routed)           0.620    73.300    u_tdc/u_DecStart/bin_reg[4]_i_360_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I5_O)        0.105    73.405 r  u_tdc/u_DecStart/bin_reg[4]_i_165/O
                         net (fo=6, routed)           0.777    74.183    u_tdc/u_DecStart/bin_reg[4]_i_165_n_0
    SLICE_X57Y93         LUT6 (Prop_lut6_I5_O)        0.105    74.288 r  u_tdc/u_DecStart/bin_reg[6]_i_344/O
                         net (fo=6, routed)           0.813    75.100    u_tdc/u_DecStart/bin_reg[6]_i_344_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I5_O)        0.105    75.205 r  u_tdc/u_DecStart/bin_reg[4]_i_367/O
                         net (fo=6, routed)           0.500    75.705    u_tdc/u_DecStart/bin_reg[4]_i_367_n_0
    SLICE_X52Y93         LUT6 (Prop_lut6_I5_O)        0.105    75.810 r  u_tdc/u_DecStart/bin_reg[5]_i_371/O
                         net (fo=5, routed)           0.797    76.607    u_tdc/u_DecStart/bin_reg[5]_i_371_n_0
    SLICE_X50Y92         LUT6 (Prop_lut6_I5_O)        0.105    76.712 r  u_tdc/u_DecStart/bin_reg[5]_i_363/O
                         net (fo=5, routed)           0.391    77.103    u_tdc/u_DecStart/bin_reg[5]_i_363_n_0
    SLICE_X48Y90         LUT6 (Prop_lut6_I5_O)        0.105    77.208 r  u_tdc/u_DecStart/bin_reg[5]_i_359/O
                         net (fo=7, routed)           0.799    78.007    u_tdc/u_DecStart/bin_reg[5]_i_359_n_0
    SLICE_X46Y87         LUT6 (Prop_lut6_I5_O)        0.105    78.112 r  u_tdc/u_DecStart/bin_reg[5]_i_377/O
                         net (fo=5, routed)           0.972    79.084    u_tdc/u_DecStart/bin_reg[5]_i_377_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I5_O)        0.105    79.189 r  u_tdc/u_DecStart/bin_reg[4]_i_155/O
                         net (fo=5, routed)           0.259    79.449    u_tdc/u_DecStart/bin_reg[4]_i_155_n_0
    SLICE_X43Y89         LUT6 (Prop_lut6_I5_O)        0.105    79.554 r  u_tdc/u_DecStart/bin_reg[5]_i_285/O
                         net (fo=6, routed)           0.973    80.527    u_tdc/u_DecStart/bin_reg[5]_i_285_n_0
    SLICE_X46Y92         LUT6 (Prop_lut6_I5_O)        0.105    80.632 r  u_tdc/u_DecStart/bin_reg[5]_i_561/O
                         net (fo=6, routed)           0.686    81.318    u_tdc/u_DecStart/bin_reg[5]_i_561_n_0
    SLICE_X47Y92         LUT6 (Prop_lut6_I5_O)        0.105    81.423 r  u_tdc/u_DecStart/bin_reg[5]_i_298/O
                         net (fo=5, routed)           0.502    81.925    u_tdc/u_DecStart/bin_reg[5]_i_298_n_0
    SLICE_X46Y94         LUT6 (Prop_lut6_I5_O)        0.105    82.030 r  u_tdc/u_DecStart/bin_reg[5]_i_304/O
                         net (fo=6, routed)           0.994    83.024    u_tdc/u_DecStart/bin_reg[5]_i_304_n_0
    SLICE_X43Y97         LUT3 (Prop_lut3_I2_O)        0.119    83.143 r  u_tdc/u_DecStart/bin_reg[5]_i_148/O
                         net (fo=3, routed)           0.702    83.846    u_tdc/u_DecStart/bin_reg[5]_i_148_n_0
    SLICE_X45Y98         LUT6 (Prop_lut6_I0_O)        0.267    84.113 r  u_tdc/u_DecStart/bin_reg[5]_i_330/O
                         net (fo=6, routed)           0.933    85.046    u_tdc/u_DecStart/bin_reg[5]_i_330_n_0
    SLICE_X42Y100        LUT6 (Prop_lut6_I0_O)        0.105    85.151 r  u_tdc/u_DecStart/bin_reg[5]_i_328/O
                         net (fo=6, routed)           0.742    85.893    u_tdc/u_DecStart/bin_reg[5]_i_328_n_0
    SLICE_X37Y100        LUT6 (Prop_lut6_I0_O)        0.105    85.998 r  u_tdc/u_DecStart/bin_reg[5]_i_323/O
                         net (fo=6, routed)           0.760    86.758    u_tdc/u_DecStart/bin_reg[5]_i_323_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I0_O)        0.105    86.863 r  u_tdc/u_DecStart/bin_reg[5]_i_317/O
                         net (fo=5, routed)           0.492    87.355    u_tdc/u_DecStart/bin_reg[5]_i_317_n_0
    SLICE_X34Y97         LUT6 (Prop_lut6_I0_O)        0.105    87.460 r  u_tdc/u_DecStart/bin_reg[5]_i_177/O
                         net (fo=5, routed)           0.687    88.147    u_tdc/u_DecStart/bin_reg[5]_i_177_n_0
    SLICE_X35Y95         LUT6 (Prop_lut6_I0_O)        0.105    88.252 r  u_tdc/u_DecStart/bin_reg[5]_i_173/O
                         net (fo=6, routed)           1.199    89.451    u_tdc/u_DecStart/bin_reg[5]_i_173_n_0
    SLICE_X41Y92         LUT6 (Prop_lut6_I0_O)        0.105    89.556 r  u_tdc/u_DecStart/bin_reg[5]_i_182/O
                         net (fo=6, routed)           1.164    90.720    u_tdc/u_DecStart/bin_reg[5]_i_182_n_0
    SLICE_X33Y90         LUT3 (Prop_lut3_I0_O)        0.115    90.835 r  u_tdc/u_DecStart/bin_reg[7]_i_386/O
                         net (fo=2, routed)           0.462    91.297    u_tdc/u_DecStart/bin_reg[7]_i_386_n_0
    SLICE_X33Y91         LUT6 (Prop_lut6_I2_O)        0.267    91.564 r  u_tdc/u_DecStart/bin_reg[7]_i_214/O
                         net (fo=7, routed)           0.630    92.193    u_tdc/u_DecStart/bin_reg[7]_i_214_n_0
    SLICE_X30Y90         LUT6 (Prop_lut6_I0_O)        0.105    92.298 r  u_tdc/u_DecStart/bin_reg[7]_i_212/O
                         net (fo=4, routed)           0.410    92.708    u_tdc/u_DecStart/bin_reg[7]_i_212_n_0
    SLICE_X30Y90         LUT6 (Prop_lut6_I0_O)        0.105    92.813 r  u_tdc/u_DecStart/bin_reg[6]_i_94/O
                         net (fo=4, routed)           1.062    93.875    u_tdc/u_DecStart/bin_reg[6]_i_94_n_0
    SLICE_X28Y94         LUT6 (Prop_lut6_I0_O)        0.105    93.980 r  u_tdc/u_DecStart/bin_reg[6]_i_86/O
                         net (fo=7, routed)           1.248    95.228    u_tdc/u_DecStart/bin_reg[6]_i_86_n_0
    SLICE_X26Y96         LUT6 (Prop_lut6_I0_O)        0.105    95.333 r  u_tdc/u_DecStart/bin_reg[7]_i_161/O
                         net (fo=6, routed)           1.146    96.479    u_tdc/u_DecStart/bin_reg[7]_i_161_n_0
    SLICE_X23Y95         LUT6 (Prop_lut6_I0_O)        0.105    96.584 r  u_tdc/u_DecStart/bin_reg[7]_i_159/O
                         net (fo=6, routed)           0.580    97.164    u_tdc/u_DecStart/bin_reg[7]_i_159_n_0
    SLICE_X20Y94         LUT6 (Prop_lut6_I0_O)        0.105    97.269 r  u_tdc/u_DecStart/bin_reg[6]_i_111/O
                         net (fo=7, routed)           0.970    98.239    u_tdc/u_DecStart/bin_reg[6]_i_111_n_0
    SLICE_X22Y91         LUT6 (Prop_lut6_I0_O)        0.105    98.344 r  u_tdc/u_DecStart/bin_reg[6]_i_49/O
                         net (fo=7, routed)           1.108    99.453    u_tdc/u_DecStart/bin_reg[6]_i_49_n_0
    SLICE_X24Y90         LUT6 (Prop_lut6_I0_O)        0.105    99.558 r  u_tdc/u_DecStart/bin_reg[6]_i_45/O
                         net (fo=4, routed)           0.469   100.027    u_tdc/u_DecStart/bin_reg[6]_i_45_n_0
    SLICE_X25Y89         LUT6 (Prop_lut6_I2_O)        0.105   100.132 r  u_tdc/u_DecStart/bin_reg[7]_i_138/O
                         net (fo=7, routed)           0.388   100.520    u_tdc/u_DecStart/bin_reg[7]_i_138_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I0_O)        0.105   100.625 r  u_tdc/u_DecStart/bin_reg[7]_i_66/O
                         net (fo=6, routed)           0.827   101.452    u_tdc/u_DecStart/bin_reg[7]_i_66_n_0
    SLICE_X28Y86         LUT6 (Prop_lut6_I0_O)        0.105   101.557 r  u_tdc/u_DecStart/bin_reg[7]_i_62/O
                         net (fo=6, routed)           0.898   102.455    u_tdc/u_DecStart/bin_reg[7]_i_62_n_0
    SLICE_X36Y87         LUT6 (Prop_lut6_I0_O)        0.105   102.560 r  u_tdc/u_DecStart/bin_reg[7]_i_69/O
                         net (fo=7, routed)           1.051   103.611    u_tdc/u_DecStart/bin_reg[7]_i_69_n_0
    SLICE_X34Y88         LUT5 (Prop_lut5_I0_O)        0.115   103.726 r  u_tdc/u_DecStart/bin_reg[6]_i_8/O
                         net (fo=1, routed)           0.123   103.848    u_tdc/u_DecStart/bin_reg[6]_i_8_n_0
    SLICE_X34Y88         LUT6 (Prop_lut6_I2_O)        0.267   104.115 f  u_tdc/u_DecStart/bin_reg[6]_i_2/O
                         net (fo=1, routed)           0.445   104.561    u_tdc/u_DecStart/bin_reg[6]_i_2_n_0
    SLICE_X29Y89         LUT6 (Prop_lut6_I0_O)        0.105   104.666 r  u_tdc/u_DecStart/bin_reg[6]_i_1/O
                         net (fo=1, routed)           0.965   105.631    u_tdc/u_DecStart/bin_reg[6]_i_1_n_0
    SLICE_X29Y66         LDCE                                         r  u_tdc/u_DecStart/bin_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tdc/u_DecStart/bin_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            u_tdc/u_DecStart/bin_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        105.321ns  (logic 14.559ns (13.823%)  route 90.762ns (86.177%))
  Logic Levels:           125  (LDCE=1 LUT3=12 LUT4=3 LUT5=15 LUT6=94)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         LDCE                         0.000     0.000 r  u_tdc/u_DecStart/bin_reg[0]/G
    SLICE_X33Y67         LDCE (EnToQ_ldce_G_Q)        0.464     0.464 r  u_tdc/u_DecStart/bin_reg[0]/Q
                         net (fo=35, routed)          1.361     1.825    u_tdc/u_DecStart/wDecoStartOut[0]
    SLICE_X28Y62         LUT3 (Prop_lut3_I2_O)        0.115     1.940 r  u_tdc/u_DecStart/bin_reg[1]_i_201/O
                         net (fo=11, routed)          1.075     3.015    u_tdc/u_DecStart/bin_reg[1]_i_201_n_0
    SLICE_X23Y61         LUT5 (Prop_lut5_I2_O)        0.275     3.290 r  u_tdc/u_DecStart/bin_reg[1]_i_212/O
                         net (fo=2, routed)           0.748     4.039    u_tdc/u_DecStart/bin_reg[1]_i_212_n_0
    SLICE_X24Y61         LUT6 (Prop_lut6_I2_O)        0.105     4.144 r  u_tdc/u_DecStart/bin_reg[1]_i_199/O
                         net (fo=14, routed)          1.132     5.276    u_tdc/u_DecStart/bin_reg[1]_i_199_n_0
    SLICE_X26Y58         LUT3 (Prop_lut3_I2_O)        0.105     5.381 r  u_tdc/u_DecStart/bin_reg[1]_i_176/O
                         net (fo=6, routed)           1.005     6.386    u_tdc/u_DecStart/bin_reg[1]_i_176_n_0
    SLICE_X25Y55         LUT4 (Prop_lut4_I3_O)        0.105     6.491 r  u_tdc/u_DecStart/bin_reg[1]_i_200/O
                         net (fo=9, routed)           0.822     7.313    u_tdc/u_DecStart/bin_reg[1]_i_200_n_0
    SLICE_X26Y55         LUT5 (Prop_lut5_I4_O)        0.105     7.418 r  u_tdc/u_DecStart/bin_reg[1]_i_177/O
                         net (fo=8, routed)           0.370     7.788    u_tdc/u_DecStart/bin_reg[1]_i_177_n_0
    SLICE_X28Y55         LUT6 (Prop_lut6_I5_O)        0.105     7.893 r  u_tdc/u_DecStart/bin_reg[4]_i_808/O
                         net (fo=8, routed)           0.621     8.514    u_tdc/u_DecStart/bin_reg[4]_i_808_n_0
    SLICE_X30Y55         LUT5 (Prop_lut5_I0_O)        0.105     8.619 r  u_tdc/u_DecStart/bin_reg[3]_i_423/O
                         net (fo=12, routed)          0.699     9.318    u_tdc/u_DecStart/bin_reg[3]_i_423_n_0
    SLICE_X33Y54         LUT4 (Prop_lut4_I3_O)        0.105     9.423 r  u_tdc/u_DecStart/bin_reg[3]_i_416/O
                         net (fo=8, routed)           0.803    10.225    u_tdc/u_DecStart/bin_reg[3]_i_416_n_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I2_O)        0.105    10.330 r  u_tdc/u_DecStart/bin_reg[1]_i_132/O
                         net (fo=23, routed)          1.283    11.613    u_tdc/u_DecStart/bin_reg[1]_i_132_n_0
    SLICE_X30Y49         LUT4 (Prop_lut4_I3_O)        0.105    11.718 r  u_tdc/u_DecStart/bin_reg[3]_i_228/O
                         net (fo=5, routed)           0.674    12.393    u_tdc/u_DecStart/bin_reg[3]_i_228_n_0
    SLICE_X28Y49         LUT6 (Prop_lut6_I1_O)        0.105    12.498 r  u_tdc/u_DecStart/bin_reg[3]_i_222/O
                         net (fo=8, routed)           0.825    13.322    u_tdc/u_DecStart/bin_reg[3]_i_222_n_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I5_O)        0.105    13.427 r  u_tdc/u_DecStart/bin_reg[4]_i_843/O
                         net (fo=7, routed)           0.602    14.030    u_tdc/u_DecStart/bin_reg[4]_i_843_n_0
    SLICE_X29Y44         LUT5 (Prop_lut5_I4_O)        0.105    14.135 r  u_tdc/u_DecStart/bin_reg[4]_i_834/O
                         net (fo=12, routed)          0.826    14.961    u_tdc/u_DecStart/bin_reg[4]_i_834_n_0
    SLICE_X24Y42         LUT6 (Prop_lut6_I5_O)        0.105    15.066 r  u_tdc/u_DecStart/bin_reg[4]_i_604/O
                         net (fo=4, routed)           0.829    15.895    u_tdc/u_DecStart/bin_reg[4]_i_604_n_0
    SLICE_X27Y41         LUT3 (Prop_lut3_I2_O)        0.105    16.000 r  u_tdc/u_DecStart/bin_reg[4]_i_851/O
                         net (fo=11, routed)          0.408    16.408    u_tdc/u_DecStart/bin_reg[4]_i_851_n_0
    SLICE_X31Y40         LUT6 (Prop_lut6_I5_O)        0.105    16.513 r  u_tdc/u_DecStart/bin_reg[2]_i_267/O
                         net (fo=6, routed)           0.846    17.359    u_tdc/u_DecStart/bin_reg[2]_i_267_n_0
    SLICE_X32Y38         LUT5 (Prop_lut5_I4_O)        0.119    17.478 r  u_tdc/u_DecStart/bin_reg[2]_i_255/O
                         net (fo=5, routed)           0.362    17.840    u_tdc/u_DecStart/bin_reg[2]_i_255_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I5_O)        0.267    18.107 r  u_tdc/u_DecStart/bin_reg[4]_i_864/O
                         net (fo=7, routed)           0.475    18.582    u_tdc/u_DecStart/bin_reg[4]_i_864_n_0
    SLICE_X33Y38         LUT3 (Prop_lut3_I2_O)        0.105    18.687 r  u_tdc/u_DecStart/bin_reg[2]_i_261/O
                         net (fo=12, routed)          0.865    19.552    u_tdc/u_DecStart/bin_reg[2]_i_261_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I5_O)        0.105    19.657 r  u_tdc/u_DecStart/bin_reg[2]_i_260/O
                         net (fo=6, routed)           0.830    20.487    u_tdc/u_DecStart/bin_reg[2]_i_260_n_0
    SLICE_X37Y41         LUT5 (Prop_lut5_I4_O)        0.105    20.592 r  u_tdc/u_DecStart/bin_reg[3]_i_462/O
                         net (fo=11, routed)          0.820    21.412    u_tdc/u_DecStart/bin_reg[3]_i_462_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I5_O)        0.105    21.517 r  u_tdc/u_DecStart/bin_reg[4]_i_588/O
                         net (fo=6, routed)           0.694    22.211    u_tdc/u_DecStart/bin_reg[4]_i_588_n_0
    SLICE_X36Y44         LUT3 (Prop_lut3_I2_O)        0.105    22.316 r  u_tdc/u_DecStart/bin_reg[2]_i_166/O
                         net (fo=10, routed)          0.629    22.944    u_tdc/u_DecStart/bin_reg[2]_i_166_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.105    23.049 r  u_tdc/u_DecStart/bin_reg[2]_i_71/O
                         net (fo=9, routed)           0.579    23.629    u_tdc/u_DecStart/bin_reg[2]_i_71_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I5_O)        0.105    23.734 r  u_tdc/u_DecStart/bin_reg[2]_i_76/O
                         net (fo=7, routed)           0.441    24.175    u_tdc/u_DecStart/bin_reg[2]_i_76_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I5_O)        0.105    24.280 r  u_tdc/u_DecStart/bin_reg[4]_i_508/O
                         net (fo=5, routed)           0.709    24.989    u_tdc/u_DecStart/bin_reg[4]_i_508_n_0
    SLICE_X45Y45         LUT3 (Prop_lut3_I2_O)        0.105    25.094 r  u_tdc/u_DecStart/bin_reg[3]_i_394/O
                         net (fo=10, routed)          0.628    25.722    u_tdc/u_DecStart/bin_reg[3]_i_394_n_0
    SLICE_X46Y46         LUT6 (Prop_lut6_I5_O)        0.105    25.827 r  u_tdc/u_DecStart/bin_reg[3]_i_198/O
                         net (fo=9, routed)           0.829    26.657    u_tdc/u_DecStart/bin_reg[3]_i_198_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I5_O)        0.105    26.762 r  u_tdc/u_DecStart/bin_reg[3]_i_190/O
                         net (fo=4, routed)           0.380    27.142    u_tdc/u_DecStart/bin_reg[3]_i_190_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I5_O)        0.105    27.247 r  u_tdc/u_DecStart/bin_reg[4]_i_534/O
                         net (fo=7, routed)           0.624    27.871    u_tdc/u_DecStart/bin_reg[4]_i_534_n_0
    SLICE_X47Y51         LUT6 (Prop_lut6_I5_O)        0.105    27.976 r  u_tdc/u_DecStart/bin_reg[4]_i_528/O
                         net (fo=10, routed)          0.387    28.363    u_tdc/u_DecStart/bin_reg[4]_i_528_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I5_O)        0.105    28.468 r  u_tdc/u_DecStart/bin_reg[4]_i_522/O
                         net (fo=6, routed)           0.269    28.737    u_tdc/u_DecStart/bin_reg[4]_i_522_n_0
    SLICE_X53Y51         LUT3 (Prop_lut3_I2_O)        0.105    28.842 r  u_tdc/u_DecStart/bin_reg[3]_i_399/O
                         net (fo=10, routed)          0.863    29.705    u_tdc/u_DecStart/bin_reg[3]_i_399_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I5_O)        0.105    29.810 r  u_tdc/u_DecStart/bin_reg[2]_i_145/O
                         net (fo=5, routed)           0.731    30.541    u_tdc/u_DecStart/bin_reg[2]_i_145_n_0
    SLICE_X56Y53         LUT6 (Prop_lut6_I5_O)        0.105    30.646 r  u_tdc/u_DecStart/bin_reg[2]_i_55/O
                         net (fo=10, routed)          0.505    31.151    u_tdc/u_DecStart/bin_reg[2]_i_55_n_0
    SLICE_X57Y53         LUT6 (Prop_lut6_I5_O)        0.105    31.256 r  u_tdc/u_DecStart/bin_reg[2]_i_149/O
                         net (fo=6, routed)           0.686    31.942    u_tdc/u_DecStart/bin_reg[2]_i_149_n_0
    SLICE_X56Y54         LUT5 (Prop_lut5_I4_O)        0.105    32.047 r  u_tdc/u_DecStart/bin_reg[4]_i_245/O
                         net (fo=12, routed)          0.628    32.675    u_tdc/u_DecStart/bin_reg[4]_i_245_n_0
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105    32.780 r  u_tdc/u_DecStart/bin_reg[4]_i_83/O
                         net (fo=6, routed)           0.832    33.613    u_tdc/u_DecStart/bin_reg[4]_i_83_n_0
    SLICE_X50Y56         LUT3 (Prop_lut3_I2_O)        0.105    33.718 r  u_tdc/u_DecStart/bin_reg[2]_i_150/O
                         net (fo=10, routed)          0.571    34.289    u_tdc/u_DecStart/bin_reg[2]_i_150_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I5_O)        0.105    34.394 r  u_tdc/u_DecStart/bin_reg[4]_i_916/O
                         net (fo=6, routed)           0.546    34.940    u_tdc/u_DecStart/bin_reg[4]_i_916_n_0
    SLICE_X50Y58         LUT5 (Prop_lut5_I4_O)        0.105    35.045 r  u_tdc/u_DecStart/bin_reg[3]_i_553/O
                         net (fo=14, routed)          0.969    36.014    u_tdc/u_DecStart/bin_reg[3]_i_553_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I4_O)        0.105    36.119 r  u_tdc/u_DecStart/bin_reg[4]_i_750/O
                         net (fo=4, routed)           0.529    36.648    u_tdc/u_DecStart/bin_reg[4]_i_750_n_0
    SLICE_X54Y60         LUT5 (Prop_lut5_I4_O)        0.105    36.753 r  u_tdc/u_DecStart/bin_reg[3]_i_353/O
                         net (fo=11, routed)          0.847    37.599    u_tdc/u_DecStart/bin_reg[3]_i_353_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I5_O)        0.105    37.704 r  u_tdc/u_DecStart/bin_reg[4]_i_734/O
                         net (fo=4, routed)           0.822    38.526    u_tdc/u_DecStart/bin_reg[4]_i_734_n_0
    SLICE_X61Y59         LUT5 (Prop_lut5_I4_O)        0.105    38.631 r  u_tdc/u_DecStart/bin_reg[3]_i_547/O
                         net (fo=10, routed)          1.320    39.952    u_tdc/u_DecStart/bin_reg[3]_i_547_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I5_O)        0.105    40.057 r  u_tdc/u_DecStart/bin_reg[4]_i_743/O
                         net (fo=6, routed)           0.939    40.996    u_tdc/u_DecStart/bin_reg[4]_i_743_n_0
    SLICE_X62Y61         LUT5 (Prop_lut5_I4_O)        0.105    41.101 r  u_tdc/u_DecStart/bin_reg[3]_i_342/O
                         net (fo=11, routed)          0.897    41.998    u_tdc/u_DecStart/bin_reg[3]_i_342_n_0
    SLICE_X60Y62         LUT6 (Prop_lut6_I5_O)        0.105    42.103 r  u_tdc/u_DecStart/bin_reg[3]_i_374/O
                         net (fo=5, routed)           0.695    42.798    u_tdc/u_DecStart/bin_reg[3]_i_374_n_0
    SLICE_X59Y63         LUT3 (Prop_lut3_I2_O)        0.105    42.903 r  u_tdc/u_DecStart/bin_reg[4]_i_467/O
                         net (fo=12, routed)          0.394    43.297    u_tdc/u_DecStart/bin_reg[4]_i_467_n_0
    SLICE_X57Y64         LUT6 (Prop_lut6_I4_O)        0.105    43.402 r  u_tdc/u_DecStart/bin_reg[4]_i_219/O
                         net (fo=6, routed)           0.379    43.780    u_tdc/u_DecStart/bin_reg[4]_i_219_n_0
    SLICE_X58Y65         LUT3 (Prop_lut3_I2_O)        0.105    43.885 r  u_tdc/u_DecStart/bin_reg[3]_i_339/O
                         net (fo=10, routed)          0.953    44.838    u_tdc/u_DecStart/bin_reg[3]_i_339_n_0
    SLICE_X57Y66         LUT5 (Prop_lut5_I4_O)        0.105    44.943 r  u_tdc/u_DecStart/bin_reg[3]_i_337/O
                         net (fo=3, routed)           0.462    45.405    u_tdc/u_DecStart/bin_reg[3]_i_337_n_0
    SLICE_X57Y67         LUT6 (Prop_lut6_I1_O)        0.105    45.510 r  u_tdc/u_DecStart/bin_reg[3]_i_530/O
                         net (fo=6, routed)           0.959    46.469    u_tdc/u_DecStart/bin_reg[3]_i_530_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I5_O)        0.105    46.574 r  u_tdc/u_DecStart/bin_reg[3]_i_535/O
                         net (fo=7, routed)           0.763    47.337    u_tdc/u_DecStart/bin_reg[3]_i_535_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I5_O)        0.105    47.442 r  u_tdc/u_DecStart/bin_reg[4]_i_692/O
                         net (fo=7, routed)           0.560    48.001    u_tdc/u_DecStart/bin_reg[4]_i_692_n_0
    SLICE_X65Y71         LUT6 (Prop_lut6_I5_O)        0.105    48.106 r  u_tdc/u_DecStart/bin_reg[4]_i_435/O
                         net (fo=8, routed)           0.497    48.603    u_tdc/u_DecStart/bin_reg[4]_i_435_n_0
    SLICE_X67Y71         LUT5 (Prop_lut5_I4_O)        0.105    48.708 r  u_tdc/u_DecStart/bin_reg[3]_i_524/O
                         net (fo=7, routed)           0.542    49.250    u_tdc/u_DecStart/bin_reg[3]_i_524_n_0
    SLICE_X67Y72         LUT6 (Prop_lut6_I5_O)        0.105    49.355 r  u_tdc/u_DecStart/bin_reg[5]_i_853/O
                         net (fo=7, routed)           0.905    50.260    u_tdc/u_DecStart/bin_reg[5]_i_853_n_0
    SLICE_X65Y74         LUT6 (Prop_lut6_I5_O)        0.105    50.365 r  u_tdc/u_DecStart/bin_reg[3]_i_513/O
                         net (fo=6, routed)           1.027    51.392    u_tdc/u_DecStart/bin_reg[3]_i_513_n_0
    SLICE_X63Y76         LUT6 (Prop_lut6_I5_O)        0.105    51.497 r  u_tdc/u_DecStart/bin_reg[3]_i_515/O
                         net (fo=7, routed)           0.356    51.853    u_tdc/u_DecStart/bin_reg[3]_i_515_n_0
    SLICE_X63Y76         LUT6 (Prop_lut6_I5_O)        0.105    51.958 r  u_tdc/u_DecStart/bin_reg[4]_i_719/O
                         net (fo=7, routed)           1.413    53.371    u_tdc/u_DecStart/bin_reg[4]_i_719_n_0
    SLICE_X58Y74         LUT6 (Prop_lut6_I5_O)        0.105    53.476 r  u_tdc/u_DecStart/bin_reg[4]_i_451/O
                         net (fo=7, routed)           0.836    54.311    u_tdc/u_DecStart/bin_reg[4]_i_451_n_0
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.105    54.416 r  u_tdc/u_DecStart/bin_reg[3]_i_334/O
                         net (fo=7, routed)           0.832    55.249    u_tdc/u_DecStart/bin_reg[3]_i_334_n_0
    SLICE_X53Y75         LUT6 (Prop_lut6_I5_O)        0.105    55.354 r  u_tdc/u_DecStart/bin_reg[3]_i_315/O
                         net (fo=7, routed)           0.256    55.610    u_tdc/u_DecStart/bin_reg[3]_i_315_n_0
    SLICE_X53Y76         LUT6 (Prop_lut6_I5_O)        0.105    55.715 r  u_tdc/u_DecStart/bin_reg[3]_i_141/O
                         net (fo=5, routed)           0.798    56.513    u_tdc/u_DecStart/bin_reg[3]_i_141_n_0
    SLICE_X56Y77         LUT6 (Prop_lut6_I5_O)        0.105    56.618 r  u_tdc/u_DecStart/bin_reg[3]_i_145/O
                         net (fo=7, routed)           0.938    57.556    u_tdc/u_DecStart/bin_reg[3]_i_145_n_0
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.105    57.661 r  u_tdc/u_DecStart/bin_reg[3]_i_511/O
                         net (fo=6, routed)           0.688    58.349    u_tdc/u_DecStart/bin_reg[3]_i_511_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I5_O)        0.105    58.454 r  u_tdc/u_DecStart/bin_reg[5]_i_667/O
                         net (fo=8, routed)           0.264    58.718    u_tdc/u_DecStart/bin_reg[5]_i_667_n_0
    SLICE_X62Y82         LUT6 (Prop_lut6_I5_O)        0.105    58.823 r  u_tdc/u_DecStart/bin_reg[3]_i_503/O
                         net (fo=7, routed)           0.848    59.671    u_tdc/u_DecStart/bin_reg[3]_i_503_n_0
    SLICE_X58Y82         LUT6 (Prop_lut6_I5_O)        0.105    59.776 r  u_tdc/u_DecStart/bin_reg[5]_i_656/O
                         net (fo=7, routed)           0.470    60.245    u_tdc/u_DecStart/bin_reg[5]_i_656_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I5_O)        0.105    60.350 r  u_tdc/u_DecStart/bin_reg[3]_i_498/O
                         net (fo=6, routed)           0.611    60.961    u_tdc/u_DecStart/bin_reg[3]_i_498_n_0
    SLICE_X54Y79         LUT6 (Prop_lut6_I5_O)        0.105    61.066 r  u_tdc/u_DecStart/bin_reg[5]_i_693/O
                         net (fo=7, routed)           0.741    61.808    u_tdc/u_DecStart/bin_reg[5]_i_693_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.105    61.913 r  u_tdc/u_DecStart/bin_reg[5]_i_901/O
                         net (fo=7, routed)           0.657    62.570    u_tdc/u_DecStart/bin_reg[5]_i_901_n_0
    SLICE_X51Y79         LUT6 (Prop_lut6_I5_O)        0.105    62.675 r  u_tdc/u_DecStart/bin_reg[5]_i_682/O
                         net (fo=7, routed)           0.442    63.116    u_tdc/u_DecStart/bin_reg[5]_i_682_n_0
    SLICE_X48Y79         LUT6 (Prop_lut6_I5_O)        0.105    63.221 r  u_tdc/u_DecStart/bin_reg[5]_i_709/O
                         net (fo=7, routed)           0.888    64.110    u_tdc/u_DecStart/bin_reg[5]_i_709_n_0
    SLICE_X47Y83         LUT6 (Prop_lut6_I5_O)        0.105    64.215 r  u_tdc/u_DecStart/bin_reg[5]_i_475/O
                         net (fo=7, routed)           0.675    64.889    u_tdc/u_DecStart/bin_reg[5]_i_475_n_0
    SLICE_X47Y84         LUT6 (Prop_lut6_I5_O)        0.105    64.994 r  u_tdc/u_DecStart/bin_reg[3]_i_130/O
                         net (fo=6, routed)           0.823    65.818    u_tdc/u_DecStart/bin_reg[3]_i_130_n_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I5_O)        0.105    65.923 r  u_tdc/u_DecStart/bin_reg[3]_i_133/O
                         net (fo=7, routed)           0.907    66.830    u_tdc/u_DecStart/bin_reg[3]_i_133_n_0
    SLICE_X48Y85         LUT6 (Prop_lut6_I5_O)        0.105    66.935 f  u_tdc/u_DecStart/bin_reg[3]_i_293/O
                         net (fo=7, routed)           0.861    67.796    u_tdc/u_DecStart/bin_reg[3]_i_293_n_0
    SLICE_X48Y86         LUT5 (Prop_lut5_I0_O)        0.118    67.914 r  u_tdc/u_DecStart/bin_reg[5]_i_478/O
                         net (fo=7, routed)           0.804    68.718    u_tdc/u_DecStart/bin_reg[5]_i_478_n_0
    SLICE_X51Y86         LUT5 (Prop_lut5_I2_O)        0.293    69.011 r  u_tdc/u_DecStart/bin_reg[4]_i_388/O
                         net (fo=5, routed)           0.773    69.784    u_tdc/u_DecStart/bin_reg[4]_i_388_n_0
    SLICE_X55Y87         LUT6 (Prop_lut6_I5_O)        0.275    70.059 r  u_tdc/u_DecStart/bin_reg[4]_i_638/O
                         net (fo=6, routed)           0.814    70.872    u_tdc/u_DecStart/bin_reg[4]_i_638_n_0
    SLICE_X58Y87         LUT6 (Prop_lut6_I5_O)        0.105    70.977 r  u_tdc/u_DecStart/bin_reg[4]_i_376/O
                         net (fo=6, routed)           0.675    71.653    u_tdc/u_DecStart/bin_reg[4]_i_376_n_0
    SLICE_X58Y88         LUT6 (Prop_lut6_I5_O)        0.105    71.758 r  u_tdc/u_DecStart/bin_reg[4]_i_371/O
                         net (fo=6, routed)           0.817    72.575    u_tdc/u_DecStart/bin_reg[4]_i_371_n_0
    SLICE_X60Y89         LUT6 (Prop_lut6_I5_O)        0.105    72.680 r  u_tdc/u_DecStart/bin_reg[4]_i_360/O
                         net (fo=6, routed)           0.620    73.300    u_tdc/u_DecStart/bin_reg[4]_i_360_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I5_O)        0.105    73.405 r  u_tdc/u_DecStart/bin_reg[4]_i_165/O
                         net (fo=6, routed)           0.777    74.183    u_tdc/u_DecStart/bin_reg[4]_i_165_n_0
    SLICE_X57Y93         LUT6 (Prop_lut6_I5_O)        0.105    74.288 r  u_tdc/u_DecStart/bin_reg[6]_i_344/O
                         net (fo=6, routed)           0.813    75.100    u_tdc/u_DecStart/bin_reg[6]_i_344_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I5_O)        0.105    75.205 r  u_tdc/u_DecStart/bin_reg[4]_i_367/O
                         net (fo=6, routed)           0.500    75.705    u_tdc/u_DecStart/bin_reg[4]_i_367_n_0
    SLICE_X52Y93         LUT6 (Prop_lut6_I5_O)        0.105    75.810 r  u_tdc/u_DecStart/bin_reg[5]_i_371/O
                         net (fo=5, routed)           0.797    76.607    u_tdc/u_DecStart/bin_reg[5]_i_371_n_0
    SLICE_X50Y92         LUT6 (Prop_lut6_I5_O)        0.105    76.712 r  u_tdc/u_DecStart/bin_reg[5]_i_363/O
                         net (fo=5, routed)           0.391    77.103    u_tdc/u_DecStart/bin_reg[5]_i_363_n_0
    SLICE_X48Y90         LUT6 (Prop_lut6_I5_O)        0.105    77.208 r  u_tdc/u_DecStart/bin_reg[5]_i_359/O
                         net (fo=7, routed)           0.799    78.007    u_tdc/u_DecStart/bin_reg[5]_i_359_n_0
    SLICE_X46Y87         LUT6 (Prop_lut6_I5_O)        0.105    78.112 r  u_tdc/u_DecStart/bin_reg[5]_i_377/O
                         net (fo=5, routed)           0.972    79.084    u_tdc/u_DecStart/bin_reg[5]_i_377_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I5_O)        0.105    79.189 r  u_tdc/u_DecStart/bin_reg[4]_i_155/O
                         net (fo=5, routed)           0.259    79.449    u_tdc/u_DecStart/bin_reg[4]_i_155_n_0
    SLICE_X43Y89         LUT6 (Prop_lut6_I5_O)        0.105    79.554 r  u_tdc/u_DecStart/bin_reg[5]_i_285/O
                         net (fo=6, routed)           0.973    80.527    u_tdc/u_DecStart/bin_reg[5]_i_285_n_0
    SLICE_X46Y92         LUT6 (Prop_lut6_I5_O)        0.105    80.632 r  u_tdc/u_DecStart/bin_reg[5]_i_561/O
                         net (fo=6, routed)           0.686    81.318    u_tdc/u_DecStart/bin_reg[5]_i_561_n_0
    SLICE_X47Y92         LUT6 (Prop_lut6_I5_O)        0.105    81.423 r  u_tdc/u_DecStart/bin_reg[5]_i_298/O
                         net (fo=5, routed)           0.502    81.925    u_tdc/u_DecStart/bin_reg[5]_i_298_n_0
    SLICE_X46Y94         LUT6 (Prop_lut6_I5_O)        0.105    82.030 r  u_tdc/u_DecStart/bin_reg[5]_i_304/O
                         net (fo=6, routed)           0.994    83.024    u_tdc/u_DecStart/bin_reg[5]_i_304_n_0
    SLICE_X43Y97         LUT3 (Prop_lut3_I2_O)        0.119    83.143 r  u_tdc/u_DecStart/bin_reg[5]_i_148/O
                         net (fo=3, routed)           0.702    83.846    u_tdc/u_DecStart/bin_reg[5]_i_148_n_0
    SLICE_X45Y98         LUT6 (Prop_lut6_I0_O)        0.267    84.113 r  u_tdc/u_DecStart/bin_reg[5]_i_330/O
                         net (fo=6, routed)           0.933    85.046    u_tdc/u_DecStart/bin_reg[5]_i_330_n_0
    SLICE_X42Y100        LUT6 (Prop_lut6_I0_O)        0.105    85.151 r  u_tdc/u_DecStart/bin_reg[5]_i_328/O
                         net (fo=6, routed)           0.742    85.893    u_tdc/u_DecStart/bin_reg[5]_i_328_n_0
    SLICE_X37Y100        LUT6 (Prop_lut6_I0_O)        0.105    85.998 r  u_tdc/u_DecStart/bin_reg[5]_i_323/O
                         net (fo=6, routed)           0.760    86.758    u_tdc/u_DecStart/bin_reg[5]_i_323_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I0_O)        0.105    86.863 r  u_tdc/u_DecStart/bin_reg[5]_i_317/O
                         net (fo=5, routed)           0.492    87.355    u_tdc/u_DecStart/bin_reg[5]_i_317_n_0
    SLICE_X34Y97         LUT6 (Prop_lut6_I0_O)        0.105    87.460 r  u_tdc/u_DecStart/bin_reg[5]_i_177/O
                         net (fo=5, routed)           0.687    88.147    u_tdc/u_DecStart/bin_reg[5]_i_177_n_0
    SLICE_X35Y95         LUT6 (Prop_lut6_I0_O)        0.105    88.252 r  u_tdc/u_DecStart/bin_reg[5]_i_173/O
                         net (fo=6, routed)           1.199    89.451    u_tdc/u_DecStart/bin_reg[5]_i_173_n_0
    SLICE_X41Y92         LUT6 (Prop_lut6_I0_O)        0.105    89.556 r  u_tdc/u_DecStart/bin_reg[5]_i_182/O
                         net (fo=6, routed)           0.617    90.173    u_tdc/u_DecStart/bin_reg[5]_i_182_n_0
    SLICE_X36Y91         LUT6 (Prop_lut6_I0_O)        0.105    90.278 r  u_tdc/u_DecStart/bin_reg[6]_i_139/O
                         net (fo=5, routed)           0.718    90.996    u_tdc/u_DecStart/bin_reg[6]_i_139_n_0
    SLICE_X31Y90         LUT6 (Prop_lut6_I0_O)        0.105    91.101 r  u_tdc/u_DecStart/bin_reg[5]_i_68/O
                         net (fo=5, routed)           0.460    91.562    u_tdc/u_DecStart/bin_reg[5]_i_68_n_0
    SLICE_X29Y91         LUT6 (Prop_lut6_I0_O)        0.105    91.667 r  u_tdc/u_DecStart/bin_reg[6]_i_182/O
                         net (fo=6, routed)           1.038    92.705    u_tdc/u_DecStart/bin_reg[6]_i_182_n_0
    SLICE_X29Y95         LUT6 (Prop_lut6_I0_O)        0.105    92.810 r  u_tdc/u_DecStart/bin_reg[6]_i_93/O
                         net (fo=6, routed)           0.996    93.806    u_tdc/u_DecStart/bin_reg[6]_i_93_n_0
    SLICE_X27Y94         LUT6 (Prop_lut6_I0_O)        0.105    93.911 r  u_tdc/u_DecStart/bin_reg[6]_i_85/O
                         net (fo=6, routed)           0.604    94.515    u_tdc/u_DecStart/bin_reg[6]_i_85_n_0
    SLICE_X25Y95         LUT6 (Prop_lut6_I0_O)        0.105    94.620 r  u_tdc/u_DecStart/bin_reg[7]_i_255/O
                         net (fo=5, routed)           0.842    95.462    u_tdc/u_DecStart/bin_reg[7]_i_255_n_0
    SLICE_X22Y94         LUT6 (Prop_lut6_I0_O)        0.105    95.567 r  u_tdc/u_DecStart/bin_reg[6]_i_81/O
                         net (fo=4, routed)           0.623    96.191    u_tdc/u_DecStart/bin_reg[6]_i_81_n_0
    SLICE_X20Y92         LUT6 (Prop_lut6_I0_O)        0.105    96.296 r  u_tdc/u_DecStart/bin_reg[6]_i_110/O
                         net (fo=5, routed)           0.866    97.161    u_tdc/u_DecStart/bin_reg[6]_i_110_n_0
    SLICE_X22Y91         LUT6 (Prop_lut6_I0_O)        0.105    97.266 r  u_tdc/u_DecStart/bin_reg[6]_i_98/O
                         net (fo=6, routed)           0.437    97.704    u_tdc/u_DecStart/bin_reg[6]_i_98_n_0
    SLICE_X25Y91         LUT6 (Prop_lut6_I0_O)        0.105    97.809 r  u_tdc/u_DecStart/bin_reg[6]_i_103/O
                         net (fo=6, routed)           0.489    98.298    u_tdc/u_DecStart/bin_reg[6]_i_103_n_0
    SLICE_X27Y89         LUT6 (Prop_lut6_I0_O)        0.105    98.403 r  u_tdc/u_DecStart/bin_reg[7]_i_137/O
                         net (fo=6, routed)           0.777    99.180    u_tdc/u_DecStart/bin_reg[7]_i_137_n_0
    SLICE_X29Y87         LUT6 (Prop_lut6_I0_O)        0.105    99.285 r  u_tdc/u_DecStart/bin_reg[7]_i_127/O
                         net (fo=6, routed)           0.801   100.086    u_tdc/u_DecStart/bin_reg[7]_i_127_n_0
    SLICE_X32Y87         LUT6 (Prop_lut6_I0_O)        0.105   100.191 r  u_tdc/u_DecStart/bin_reg[7]_i_148/O
                         net (fo=5, routed)           0.954   101.144    u_tdc/u_DecStart/bin_reg[7]_i_148_n_0
    SLICE_X36Y87         LUT3 (Prop_lut3_I0_O)        0.118   101.262 r  u_tdc/u_DecStart/bin_reg[5]_i_127/O
                         net (fo=1, routed)           0.124   101.386    u_tdc/u_DecStart/bin_reg[5]_i_127_n_0
    SLICE_X36Y87         LUT6 (Prop_lut6_I1_O)        0.264   101.650 f  u_tdc/u_DecStart/bin_reg[5]_i_48/O
                         net (fo=1, routed)           0.672   102.322    u_tdc/u_DecStart/bin_reg[5]_i_48_n_0
    SLICE_X35Y87         LUT6 (Prop_lut6_I5_O)        0.105   102.427 f  u_tdc/u_DecStart/bin_reg[5]_i_11/O
                         net (fo=1, routed)           0.636   103.063    u_tdc/u_DecStart/bin_reg[5]_i_11_n_0
    SLICE_X28Y90         LUT6 (Prop_lut6_I5_O)        0.105   103.168 r  u_tdc/u_DecStart/bin_reg[5]_i_2/O
                         net (fo=1, routed)           0.922   104.090    u_tdc/u_DecStart/bin_reg[5]_i_2_n_0
    SLICE_X40Y90         LUT6 (Prop_lut6_I0_O)        0.105   104.195 r  u_tdc/u_DecStart/bin_reg[5]_i_1/O
                         net (fo=1, routed)           1.127   105.321    u_tdc/u_DecStart/bin_reg[5]_i_1_n_0
    SLICE_X30Y66         LDCE                                         r  u_tdc/u_DecStart/bin_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tdc/u_DecStop/bin_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            u_tdc/u_DecStop/bin_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        105.149ns  (logic 14.770ns (14.047%)  route 90.379ns (85.953%))
  Logic Levels:           125  (LDCE=1 LUT3=7 LUT4=2 LUT5=12 LUT6=103)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y71         LDCE                         0.000     0.000 r  u_tdc/u_DecStop/bin_reg[0]/G
    SLICE_X20Y71         LDCE (EnToQ_ldce_G_Q)        0.521     0.521 r  u_tdc/u_DecStop/bin_reg[0]/Q
                         net (fo=35, routed)          0.674     1.195    u_tdc/u_DecStop/wDecoStopOut[0]
    SLICE_X20Y63         LUT5 (Prop_lut5_I3_O)        0.125     1.320 r  u_tdc/u_DecStop/bin_reg[3]_i_568/O
                         net (fo=15, routed)          1.131     2.451    u_tdc/u_DecStop/bin_reg[3]_i_568_n_0
    SLICE_X12Y62         LUT3 (Prop_lut3_I0_O)        0.264     2.715 r  u_tdc/u_DecStop/bin_reg[3]_i_575/O
                         net (fo=5, routed)           0.751     3.467    u_tdc/u_DecStop/bin_reg[3]_i_575_n_0
    SLICE_X16Y62         LUT6 (Prop_lut6_I1_O)        0.105     3.572 r  u_tdc/u_DecStop/bin_reg[1]_i_199/O
                         net (fo=14, routed)          1.092     4.663    u_tdc/u_DecStop/bin_reg[1]_i_199_n_0
    SLICE_X11Y59         LUT3 (Prop_lut3_I2_O)        0.105     4.768 r  u_tdc/u_DecStop/bin_reg[1]_i_176/O
                         net (fo=6, routed)           0.465     5.233    u_tdc/u_DecStop/bin_reg[1]_i_176_n_0
    SLICE_X11Y56         LUT4 (Prop_lut4_I3_O)        0.105     5.338 r  u_tdc/u_DecStop/bin_reg[1]_i_200/O
                         net (fo=9, routed)           0.393     5.731    u_tdc/u_DecStop/bin_reg[1]_i_200_n_0
    SLICE_X11Y56         LUT5 (Prop_lut5_I4_O)        0.105     5.836 r  u_tdc/u_DecStop/bin_reg[1]_i_177/O
                         net (fo=8, routed)           0.751     6.587    u_tdc/u_DecStop/bin_reg[1]_i_177_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I5_O)        0.105     6.692 r  u_tdc/u_DecStop/bin_reg[4]_i_808/O
                         net (fo=8, routed)           0.728     7.420    u_tdc/u_DecStop/bin_reg[4]_i_808_n_0
    SLICE_X16Y58         LUT5 (Prop_lut5_I0_O)        0.105     7.525 r  u_tdc/u_DecStop/bin_reg[3]_i_423/O
                         net (fo=12, routed)          0.932     8.458    u_tdc/u_DecStop/bin_reg[3]_i_423_n_0
    SLICE_X21Y60         LUT4 (Prop_lut4_I3_O)        0.105     8.563 r  u_tdc/u_DecStop/bin_reg[3]_i_416/O
                         net (fo=8, routed)           0.866     9.428    u_tdc/u_DecStop/bin_reg[3]_i_416_n_0
    SLICE_X22Y58         LUT5 (Prop_lut5_I2_O)        0.105     9.533 r  u_tdc/u_DecStop/bin_reg[3]_i_430/O
                         net (fo=11, routed)          1.055    10.589    u_tdc/u_DecStop/bin_reg[3]_i_430_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I5_O)        0.105    10.694 r  u_tdc/u_DecStop/bin_reg[3]_i_230/O
                         net (fo=9, routed)           0.973    11.666    u_tdc/u_DecStop/bin_reg[3]_i_230_n_0
    SLICE_X19Y53         LUT6 (Prop_lut6_I5_O)        0.105    11.771 r  u_tdc/u_DecStop/bin_reg[3]_i_222/O
                         net (fo=8, routed)           0.643    12.414    u_tdc/u_DecStop/bin_reg[3]_i_222_n_0
    SLICE_X18Y53         LUT6 (Prop_lut6_I5_O)        0.105    12.519 r  u_tdc/u_DecStop/bin_reg[4]_i_843/O
                         net (fo=7, routed)           0.535    13.054    u_tdc/u_DecStop/bin_reg[4]_i_843_n_0
    SLICE_X16Y53         LUT5 (Prop_lut5_I4_O)        0.105    13.159 r  u_tdc/u_DecStop/bin_reg[4]_i_834/O
                         net (fo=12, routed)          0.930    14.089    u_tdc/u_DecStop/bin_reg[4]_i_834_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I5_O)        0.105    14.194 r  u_tdc/u_DecStop/bin_reg[4]_i_604/O
                         net (fo=4, routed)           1.178    15.371    u_tdc/u_DecStop/bin_reg[4]_i_604_n_0
    SLICE_X15Y49         LUT3 (Prop_lut3_I2_O)        0.105    15.476 r  u_tdc/u_DecStop/bin_reg[4]_i_851/O
                         net (fo=11, routed)          0.309    15.785    u_tdc/u_DecStop/bin_reg[4]_i_851_n_0
    SLICE_X16Y48         LUT6 (Prop_lut6_I5_O)        0.105    15.890 r  u_tdc/u_DecStop/bin_reg[2]_i_267/O
                         net (fo=6, routed)           0.746    16.636    u_tdc/u_DecStop/bin_reg[2]_i_267_n_0
    SLICE_X15Y46         LUT5 (Prop_lut5_I4_O)        0.108    16.744 r  u_tdc/u_DecStop/bin_reg[2]_i_255/O
                         net (fo=5, routed)           0.800    17.544    u_tdc/u_DecStop/bin_reg[2]_i_255_n_0
    SLICE_X15Y43         LUT6 (Prop_lut6_I5_O)        0.267    17.811 r  u_tdc/u_DecStop/bin_reg[4]_i_864/O
                         net (fo=7, routed)           0.930    18.740    u_tdc/u_DecStop/bin_reg[4]_i_864_n_0
    SLICE_X19Y44         LUT3 (Prop_lut3_I2_O)        0.105    18.845 r  u_tdc/u_DecStop/bin_reg[2]_i_261/O
                         net (fo=12, routed)          1.348    20.194    u_tdc/u_DecStop/bin_reg[2]_i_261_n_0
    SLICE_X22Y45         LUT5 (Prop_lut5_I4_O)        0.118    20.312 r  u_tdc/u_DecStop/bin_reg[3]_i_591/O
                         net (fo=3, routed)           0.383    20.695    u_tdc/u_DecStop/bin_reg[3]_i_591_n_0
    SLICE_X22Y45         LUT6 (Prop_lut6_I2_O)        0.264    20.959 r  u_tdc/u_DecStop/bin_reg[3]_i_459/O
                         net (fo=7, routed)           0.839    21.798    u_tdc/u_DecStop/bin_reg[3]_i_459_n_0
    SLICE_X23Y47         LUT6 (Prop_lut6_I5_O)        0.105    21.903 r  u_tdc/u_DecStop/bin_reg[5]_i_531/O
                         net (fo=7, routed)           0.703    22.606    u_tdc/u_DecStop/bin_reg[5]_i_531_n_0
    SLICE_X24Y48         LUT6 (Prop_lut6_I5_O)        0.105    22.711 r  u_tdc/u_DecStop/bin_reg[4]_i_584/O
                         net (fo=5, routed)           0.935    23.646    u_tdc/u_DecStop/bin_reg[4]_i_584_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I5_O)        0.105    23.751 r  u_tdc/u_DecStop/bin_reg[3]_i_235/O
                         net (fo=7, routed)           0.673    24.424    u_tdc/u_DecStop/bin_reg[3]_i_235_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I5_O)        0.105    24.529 r  u_tdc/u_DecStop/bin_reg[3]_i_231/O
                         net (fo=4, routed)           0.651    25.180    u_tdc/u_DecStop/bin_reg[3]_i_231_n_0
    SLICE_X27Y52         LUT6 (Prop_lut6_I5_O)        0.105    25.285 r  u_tdc/u_DecStop/bin_reg[3]_i_384/O
                         net (fo=4, routed)           0.912    26.197    u_tdc/u_DecStop/bin_reg[3]_i_384_n_0
    SLICE_X34Y51         LUT6 (Prop_lut6_I5_O)        0.105    26.302 r  u_tdc/u_DecStop/bin_reg[3]_i_182/O
                         net (fo=7, routed)           0.967    27.269    u_tdc/u_DecStop/bin_reg[3]_i_182_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.105    27.374 r  u_tdc/u_DecStop/bin_reg[3]_i_388/O
                         net (fo=7, routed)           0.506    27.880    u_tdc/u_DecStop/bin_reg[3]_i_388_n_0
    SLICE_X40Y49         LUT6 (Prop_lut6_I5_O)        0.105    27.985 r  u_tdc/u_DecStop/bin_reg[3]_i_191/O
                         net (fo=4, routed)           0.836    28.821    u_tdc/u_DecStop/bin_reg[3]_i_191_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I5_O)        0.105    28.926 r  u_tdc/u_DecStop/bin_reg[3]_i_412/O
                         net (fo=4, routed)           0.861    29.788    u_tdc/u_DecStop/bin_reg[3]_i_412_n_0
    SLICE_X42Y52         LUT5 (Prop_lut5_I4_O)        0.105    29.893 r  u_tdc/u_DecStop/bin_reg[3]_i_407/O
                         net (fo=4, routed)           0.337    30.230    u_tdc/u_DecStop/bin_reg[3]_i_407_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.105    30.335 r  u_tdc/u_DecStop/bin_reg[3]_i_402/O
                         net (fo=6, routed)           0.848    31.183    u_tdc/u_DecStop/bin_reg[3]_i_402_n_0
    SLICE_X44Y55         LUT6 (Prop_lut6_I5_O)        0.105    31.288 r  u_tdc/u_DecStop/bin_reg[3]_i_398/O
                         net (fo=7, routed)           0.514    31.802    u_tdc/u_DecStop/bin_reg[3]_i_398_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I5_O)        0.105    31.907 r  u_tdc/u_DecStop/bin_reg[3]_i_377/O
                         net (fo=7, routed)           0.690    32.596    u_tdc/u_DecStop/bin_reg[3]_i_377_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I5_O)        0.105    32.701 r  u_tdc/u_DecStop/bin_reg[3]_i_173/O
                         net (fo=6, routed)           0.685    33.386    u_tdc/u_DecStop/bin_reg[3]_i_173_n_0
    SLICE_X34Y57         LUT6 (Prop_lut6_I5_O)        0.105    33.491 r  u_tdc/u_DecStop/bin_reg[3]_i_175/O
                         net (fo=7, routed)           0.952    34.443    u_tdc/u_DecStop/bin_reg[3]_i_175_n_0
    SLICE_X31Y60         LUT6 (Prop_lut6_I5_O)        0.105    34.548 r  u_tdc/u_DecStop/bin_reg[4]_i_247/O
                         net (fo=7, routed)           0.573    35.121    u_tdc/u_DecStop/bin_reg[4]_i_247_n_0
    SLICE_X34Y61         LUT6 (Prop_lut6_I5_O)        0.105    35.226 r  u_tdc/u_DecStop/bin_reg[4]_i_89/O
                         net (fo=8, routed)           0.285    35.511    u_tdc/u_DecStop/bin_reg[4]_i_89_n_0
    SLICE_X36Y61         LUT6 (Prop_lut6_I5_O)        0.105    35.616 r  u_tdc/u_DecStop/bin_reg[3]_i_177/O
                         net (fo=7, routed)           0.485    36.102    u_tdc/u_DecStop/bin_reg[3]_i_177_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I5_O)        0.105    36.207 r  u_tdc/u_DecStop/bin_reg[3]_i_359/O
                         net (fo=7, routed)           0.821    37.027    u_tdc/u_DecStop/bin_reg[3]_i_359_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I5_O)        0.105    37.132 r  u_tdc/u_DecStop/bin_reg[3]_i_555/O
                         net (fo=7, routed)           0.676    37.808    u_tdc/u_DecStop/bin_reg[3]_i_555_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I5_O)        0.105    37.913 r  u_tdc/u_DecStop/bin_reg[3]_i_355/O
                         net (fo=7, routed)           1.188    39.101    u_tdc/u_DecStop/bin_reg[3]_i_355_n_0
    SLICE_X43Y62         LUT6 (Prop_lut6_I5_O)        0.105    39.206 r  u_tdc/u_DecStop/bin_reg[3]_i_350/O
                         net (fo=7, routed)           0.857    40.064    u_tdc/u_DecStop/bin_reg[3]_i_350_n_0
    SLICE_X46Y60         LUT6 (Prop_lut6_I5_O)        0.105    40.169 r  u_tdc/u_DecStop/bin_reg[4]_i_731/O
                         net (fo=8, routed)           0.807    40.976    u_tdc/u_DecStop/bin_reg[4]_i_731_n_0
    SLICE_X48Y61         LUT5 (Prop_lut5_I4_O)        0.105    41.081 r  u_tdc/u_DecStop/bin_reg[3]_i_545/O
                         net (fo=7, routed)           0.481    41.562    u_tdc/u_DecStop/bin_reg[3]_i_545_n_0
    SLICE_X49Y65         LUT6 (Prop_lut6_I5_O)        0.105    41.667 r  u_tdc/u_DecStop/bin_reg[3]_i_542/O
                         net (fo=7, routed)           0.787    42.454    u_tdc/u_DecStop/bin_reg[3]_i_542_n_0
    SLICE_X46Y63         LUT6 (Prop_lut6_I5_O)        0.105    42.559 r  u_tdc/u_DecStop/bin_reg[3]_i_340/O
                         net (fo=6, routed)           0.824    43.384    u_tdc/u_DecStop/bin_reg[3]_i_340_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I5_O)        0.105    43.489 r  u_tdc/u_DecStop/bin_reg[3]_i_344/O
                         net (fo=6, routed)           0.847    44.336    u_tdc/u_DecStop/bin_reg[3]_i_344_n_0
    SLICE_X41Y65         LUT5 (Prop_lut5_I4_O)        0.124    44.460 r  u_tdc/u_DecStop/bin_reg[4]_i_468/O
                         net (fo=6, routed)           0.935    45.395    u_tdc/u_DecStop/bin_reg[4]_i_468_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I5_O)        0.267    45.662 r  u_tdc/u_DecStop/bin_reg[4]_i_216/O
                         net (fo=8, routed)           0.913    46.576    u_tdc/u_DecStop/bin_reg[4]_i_216_n_0
    SLICE_X36Y68         LUT6 (Prop_lut6_I5_O)        0.105    46.681 r  u_tdc/u_DecStop/bin_reg[3]_i_338/O
                         net (fo=7, routed)           0.678    47.358    u_tdc/u_DecStop/bin_reg[3]_i_338_n_0
    SLICE_X41Y68         LUT6 (Prop_lut6_I5_O)        0.105    47.463 r  u_tdc/u_DecStop/bin_reg[5]_i_442/O
                         net (fo=7, routed)           0.557    48.021    u_tdc/u_DecStop/bin_reg[5]_i_442_n_0
    SLICE_X42Y67         LUT6 (Prop_lut6_I5_O)        0.105    48.126 r  u_tdc/u_DecStop/bin_reg[3]_i_530/O
                         net (fo=6, routed)           0.864    48.990    u_tdc/u_DecStop/bin_reg[3]_i_530_n_0
    SLICE_X45Y66         LUT6 (Prop_lut6_I5_O)        0.105    49.095 r  u_tdc/u_DecStop/bin_reg[3]_i_535/O
                         net (fo=7, routed)           0.705    49.800    u_tdc/u_DecStop/bin_reg[3]_i_535_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I5_O)        0.105    49.905 r  u_tdc/u_DecStop/bin_reg[4]_i_692/O
                         net (fo=7, routed)           0.678    50.583    u_tdc/u_DecStop/bin_reg[4]_i_692_n_0
    SLICE_X50Y67         LUT6 (Prop_lut6_I5_O)        0.105    50.688 r  u_tdc/u_DecStop/bin_reg[4]_i_435/O
                         net (fo=8, routed)           0.354    51.043    u_tdc/u_DecStop/bin_reg[4]_i_435_n_0
    SLICE_X50Y68         LUT5 (Prop_lut5_I4_O)        0.105    51.148 r  u_tdc/u_DecStop/bin_reg[3]_i_524/O
                         net (fo=7, routed)           0.268    51.416    u_tdc/u_DecStop/bin_reg[3]_i_524_n_0
    SLICE_X52Y68         LUT6 (Prop_lut6_I5_O)        0.105    51.521 r  u_tdc/u_DecStop/bin_reg[5]_i_853/O
                         net (fo=7, routed)           0.484    52.005    u_tdc/u_DecStop/bin_reg[5]_i_853_n_0
    SLICE_X53Y69         LUT6 (Prop_lut6_I5_O)        0.105    52.110 r  u_tdc/u_DecStop/bin_reg[3]_i_513/O
                         net (fo=6, routed)           0.713    52.823    u_tdc/u_DecStop/bin_reg[3]_i_513_n_0
    SLICE_X53Y72         LUT6 (Prop_lut6_I5_O)        0.105    52.928 r  u_tdc/u_DecStop/bin_reg[3]_i_515/O
                         net (fo=7, routed)           0.618    53.547    u_tdc/u_DecStop/bin_reg[3]_i_515_n_0
    SLICE_X52Y73         LUT6 (Prop_lut6_I5_O)        0.105    53.652 r  u_tdc/u_DecStop/bin_reg[4]_i_719/O
                         net (fo=7, routed)           0.811    54.462    u_tdc/u_DecStop/bin_reg[4]_i_719_n_0
    SLICE_X48Y72         LUT6 (Prop_lut6_I5_O)        0.105    54.567 r  u_tdc/u_DecStop/bin_reg[4]_i_451/O
                         net (fo=7, routed)           0.810    55.378    u_tdc/u_DecStop/bin_reg[4]_i_451_n_0
    SLICE_X46Y74         LUT6 (Prop_lut6_I5_O)        0.105    55.483 r  u_tdc/u_DecStop/bin_reg[3]_i_334/O
                         net (fo=7, routed)           0.694    56.177    u_tdc/u_DecStop/bin_reg[3]_i_334_n_0
    SLICE_X45Y75         LUT6 (Prop_lut6_I5_O)        0.105    56.282 r  u_tdc/u_DecStop/bin_reg[3]_i_315/O
                         net (fo=7, routed)           0.644    56.926    u_tdc/u_DecStop/bin_reg[3]_i_315_n_0
    SLICE_X42Y76         LUT6 (Prop_lut6_I5_O)        0.105    57.031 r  u_tdc/u_DecStop/bin_reg[3]_i_141/O
                         net (fo=5, routed)           0.454    57.484    u_tdc/u_DecStop/bin_reg[3]_i_141_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I5_O)        0.105    57.589 r  u_tdc/u_DecStop/bin_reg[3]_i_145/O
                         net (fo=7, routed)           0.798    58.387    u_tdc/u_DecStop/bin_reg[3]_i_145_n_0
    SLICE_X39Y75         LUT6 (Prop_lut6_I5_O)        0.105    58.492 r  u_tdc/u_DecStop/bin_reg[3]_i_511/O
                         net (fo=6, routed)           0.536    59.028    u_tdc/u_DecStop/bin_reg[3]_i_511_n_0
    SLICE_X40Y74         LUT6 (Prop_lut6_I5_O)        0.105    59.133 r  u_tdc/u_DecStop/bin_reg[5]_i_667/O
                         net (fo=8, routed)           0.805    59.938    u_tdc/u_DecStop/bin_reg[5]_i_667_n_0
    SLICE_X39Y73         LUT3 (Prop_lut3_I2_O)        0.119    60.057 r  u_tdc/u_DecStop/bin_reg[4]_i_666/O
                         net (fo=3, routed)           0.685    60.743    u_tdc/u_DecStop/bin_reg[4]_i_666_n_0
    SLICE_X37Y73         LUT6 (Prop_lut6_I2_O)        0.267    61.010 r  u_tdc/u_DecStop/bin_reg[4]_i_659/O
                         net (fo=6, routed)           0.680    61.689    u_tdc/u_DecStop/bin_reg[4]_i_659_n_0
    SLICE_X37Y72         LUT6 (Prop_lut6_I5_O)        0.105    61.794 r  u_tdc/u_DecStop/bin_reg[4]_i_657/O
                         net (fo=6, routed)           0.938    62.732    u_tdc/u_DecStop/bin_reg[4]_i_657_n_0
    SLICE_X32Y72         LUT6 (Prop_lut6_I5_O)        0.105    62.837 r  u_tdc/u_DecStop/bin_reg[4]_i_643/O
                         net (fo=6, routed)           0.962    63.800    u_tdc/u_DecStop/bin_reg[4]_i_643_n_0
    SLICE_X32Y69         LUT6 (Prop_lut6_I5_O)        0.105    63.905 r  u_tdc/u_DecStop/bin_reg[5]_i_905/O
                         net (fo=7, routed)           0.825    64.729    u_tdc/u_DecStop/bin_reg[5]_i_905_n_0
    SLICE_X30Y68         LUT6 (Prop_lut6_I5_O)        0.105    64.834 r  u_tdc/u_DecStop/bin_reg[4]_i_652/O
                         net (fo=7, routed)           0.542    65.376    u_tdc/u_DecStop/bin_reg[4]_i_652_n_0
    SLICE_X26Y68         LUT6 (Prop_lut6_I5_O)        0.105    65.481 r  u_tdc/u_DecStop/bin_reg[4]_i_647/O
                         net (fo=6, routed)           0.336    65.817    u_tdc/u_DecStop/bin_reg[4]_i_647_n_0
    SLICE_X27Y69         LUT6 (Prop_lut6_I5_O)        0.105    65.922 r  u_tdc/u_DecStop/bin_reg[5]_i_703/O
                         net (fo=6, routed)           0.492    66.414    u_tdc/u_DecStop/bin_reg[5]_i_703_n_0
    SLICE_X27Y70         LUT6 (Prop_lut6_I5_O)        0.105    66.519 r  u_tdc/u_DecStop/bin_reg[4]_i_400/O
                         net (fo=6, routed)           0.692    67.211    u_tdc/u_DecStop/bin_reg[4]_i_400_n_0
    SLICE_X26Y72         LUT6 (Prop_lut6_I5_O)        0.105    67.316 r  u_tdc/u_DecStop/bin_reg[4]_i_184/O
                         net (fo=5, routed)           0.677    67.992    u_tdc/u_DecStop/bin_reg[4]_i_184_n_0
    SLICE_X26Y73         LUT6 (Prop_lut6_I5_O)        0.105    68.097 r  u_tdc/u_DecStop/bin_reg[4]_i_393/O
                         net (fo=7, routed)           0.880    68.977    u_tdc/u_DecStop/bin_reg[4]_i_393_n_0
    SLICE_X28Y74         LUT6 (Prop_lut6_I5_O)        0.105    69.082 r  u_tdc/u_DecStop/bin_reg[4]_i_392/O
                         net (fo=5, routed)           0.737    69.819    u_tdc/u_DecStop/bin_reg[4]_i_392_n_0
    SLICE_X27Y75         LUT5 (Prop_lut5_I4_O)        0.119    69.938 r  u_tdc/u_DecStop/bin_reg[4]_i_388/O
                         net (fo=5, routed)           0.548    70.486    u_tdc/u_DecStop/bin_reg[4]_i_388_n_0
    SLICE_X27Y77         LUT6 (Prop_lut6_I5_O)        0.275    70.761 r  u_tdc/u_DecStop/bin_reg[4]_i_638/O
                         net (fo=6, routed)           0.407    71.168    u_tdc/u_DecStop/bin_reg[4]_i_638_n_0
    SLICE_X28Y77         LUT6 (Prop_lut6_I5_O)        0.105    71.273 r  u_tdc/u_DecStop/bin_reg[4]_i_376/O
                         net (fo=6, routed)           0.385    71.659    u_tdc/u_DecStop/bin_reg[4]_i_376_n_0
    SLICE_X33Y78         LUT6 (Prop_lut6_I5_O)        0.105    71.764 r  u_tdc/u_DecStop/bin_reg[4]_i_371/O
                         net (fo=6, routed)           0.636    72.400    u_tdc/u_DecStop/bin_reg[4]_i_371_n_0
    SLICE_X34Y78         LUT6 (Prop_lut6_I5_O)        0.105    72.505 r  u_tdc/u_DecStop/bin_reg[4]_i_360/O
                         net (fo=6, routed)           0.921    73.425    u_tdc/u_DecStop/bin_reg[4]_i_360_n_0
    SLICE_X37Y80         LUT6 (Prop_lut6_I5_O)        0.105    73.530 r  u_tdc/u_DecStop/bin_reg[4]_i_165/O
                         net (fo=6, routed)           0.676    74.207    u_tdc/u_DecStop/bin_reg[4]_i_165_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I5_O)        0.105    74.312 r  u_tdc/u_DecStop/bin_reg[6]_i_344/O
                         net (fo=6, routed)           0.907    75.219    u_tdc/u_DecStop/bin_reg[6]_i_344_n_0
    SLICE_X42Y80         LUT6 (Prop_lut6_I5_O)        0.105    75.324 r  u_tdc/u_DecStop/bin_reg[4]_i_367/O
                         net (fo=6, routed)           0.787    76.111    u_tdc/u_DecStop/bin_reg[4]_i_367_n_0
    SLICE_X44Y82         LUT6 (Prop_lut6_I5_O)        0.105    76.216 r  u_tdc/u_DecStop/bin_reg[5]_i_371/O
                         net (fo=5, routed)           1.000    77.216    u_tdc/u_DecStop/bin_reg[5]_i_371_n_0
    SLICE_X41Y83         LUT6 (Prop_lut6_I5_O)        0.105    77.321 r  u_tdc/u_DecStop/bin_reg[5]_i_363/O
                         net (fo=5, routed)           0.798    78.119    u_tdc/u_DecStop/bin_reg[5]_i_363_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I5_O)        0.105    78.224 r  u_tdc/u_DecStop/bin_reg[5]_i_359/O
                         net (fo=7, routed)           0.850    79.074    u_tdc/u_DecStop/bin_reg[5]_i_359_n_0
    SLICE_X33Y82         LUT6 (Prop_lut6_I5_O)        0.105    79.179 r  u_tdc/u_DecStop/bin_reg[5]_i_377/O
                         net (fo=5, routed)           0.710    79.890    u_tdc/u_DecStop/bin_reg[5]_i_377_n_0
    SLICE_X30Y82         LUT6 (Prop_lut6_I5_O)        0.105    79.995 r  u_tdc/u_DecStop/bin_reg[4]_i_155/O
                         net (fo=5, routed)           0.607    80.601    u_tdc/u_DecStop/bin_reg[4]_i_155_n_0
    SLICE_X27Y82         LUT6 (Prop_lut6_I5_O)        0.105    80.706 r  u_tdc/u_DecStop/bin_reg[5]_i_285/O
                         net (fo=6, routed)           0.574    81.280    u_tdc/u_DecStop/bin_reg[5]_i_285_n_0
    SLICE_X26Y82         LUT6 (Prop_lut6_I5_O)        0.105    81.385 r  u_tdc/u_DecStop/bin_reg[5]_i_561/O
                         net (fo=6, routed)           0.539    81.924    u_tdc/u_DecStop/bin_reg[5]_i_561_n_0
    SLICE_X23Y82         LUT6 (Prop_lut6_I5_O)        0.105    82.029 r  u_tdc/u_DecStop/bin_reg[5]_i_298/O
                         net (fo=5, routed)           0.797    82.826    u_tdc/u_DecStop/bin_reg[5]_i_298_n_0
    SLICE_X21Y83         LUT6 (Prop_lut6_I5_O)        0.105    82.931 r  u_tdc/u_DecStop/bin_reg[5]_i_304/O
                         net (fo=6, routed)           1.350    84.281    u_tdc/u_DecStop/bin_reg[5]_i_304_n_0
    SLICE_X19Y83         LUT6 (Prop_lut6_I5_O)        0.105    84.386 r  u_tdc/u_DecStop/bin_reg[4]_i_343/O
                         net (fo=5, routed)           0.458    84.844    u_tdc/u_DecStop/bin_reg[4]_i_343_n_0
    SLICE_X17Y85         LUT6 (Prop_lut6_I5_O)        0.105    84.949 r  u_tdc/u_DecStop/bin_reg[4]_i_334/O
                         net (fo=5, routed)           0.694    85.643    u_tdc/u_DecStop/bin_reg[4]_i_334_n_0
    SLICE_X16Y86         LUT6 (Prop_lut6_I5_O)        0.105    85.748 r  u_tdc/u_DecStop/bin_reg[5]_i_577/O
                         net (fo=6, routed)           0.641    86.389    u_tdc/u_DecStop/bin_reg[5]_i_577_n_0
    SLICE_X12Y87         LUT6 (Prop_lut6_I5_O)        0.105    86.494 r  u_tdc/u_DecStop/bin_reg[4]_i_339/O
                         net (fo=6, routed)           0.489    86.983    u_tdc/u_DecStop/bin_reg[4]_i_339_n_0
    SLICE_X14Y86         LUT6 (Prop_lut6_I5_O)        0.105    87.088 r  u_tdc/u_DecStop/bin_reg[5]_i_313/O
                         net (fo=7, routed)           0.832    87.920    u_tdc/u_DecStop/bin_reg[5]_i_313_n_0
    SLICE_X13Y82         LUT6 (Prop_lut6_I5_O)        0.105    88.025 r  u_tdc/u_DecStop/bin_reg[5]_i_339/O
                         net (fo=6, routed)           0.488    88.513    u_tdc/u_DecStop/bin_reg[5]_i_339_n_0
    SLICE_X14Y82         LUT6 (Prop_lut6_I5_O)        0.105    88.618 r  u_tdc/u_DecStop/bin_reg[4]_i_151/O
                         net (fo=6, routed)           0.487    89.105    u_tdc/u_DecStop/bin_reg[4]_i_151_n_0
    SLICE_X15Y80         LUT6 (Prop_lut6_I5_O)        0.105    89.210 r  u_tdc/u_DecStop/bin_reg[6]_i_265/O
                         net (fo=6, routed)           1.008    90.218    u_tdc/u_DecStop/bin_reg[6]_i_265_n_0
    SLICE_X15Y79         LUT6 (Prop_lut6_I5_O)        0.105    90.323 r  u_tdc/u_DecStop/bin_reg[5]_i_159/O
                         net (fo=6, routed)           1.002    91.325    u_tdc/u_DecStop/bin_reg[5]_i_159_n_0
    SLICE_X17Y78         LUT6 (Prop_lut6_I5_O)        0.105    91.430 r  u_tdc/u_DecStop/bin_reg[4]_i_350/O
                         net (fo=5, routed)           0.709    92.138    u_tdc/u_DecStop/bin_reg[4]_i_350_n_0
    SLICE_X19Y77         LUT6 (Prop_lut6_I5_O)        0.105    92.243 r  u_tdc/u_DecStop/bin_reg[6]_i_186/O
                         net (fo=5, routed)           0.562    92.806    u_tdc/u_DecStop/bin_reg[6]_i_186_n_0
    SLICE_X18Y77         LUT6 (Prop_lut6_I5_O)        0.105    92.911 r  u_tdc/u_DecStop/bin_reg[6]_i_177/O
                         net (fo=6, routed)           0.831    93.741    u_tdc/u_DecStop/bin_reg[6]_i_177_n_0
    SLICE_X18Y74         LUT3 (Prop_lut3_I2_O)        0.118    93.859 r  u_tdc/u_DecStop/bin_reg[6]_i_84/O
                         net (fo=3, routed)           0.504    94.363    u_tdc/u_DecStop/bin_reg[6]_i_84_n_0
    SLICE_X17Y74         LUT6 (Prop_lut6_I1_O)        0.264    94.627 r  u_tdc/u_DecStop/bin_reg[7]_i_255/O
                         net (fo=5, routed)           0.515    95.142    u_tdc/u_DecStop/bin_reg[7]_i_255_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I0_O)        0.105    95.247 r  u_tdc/u_DecStop/bin_reg[6]_i_81/O
                         net (fo=4, routed)           0.818    96.064    u_tdc/u_DecStop/bin_reg[6]_i_81_n_0
    SLICE_X12Y73         LUT6 (Prop_lut6_I0_O)        0.105    96.169 r  u_tdc/u_DecStop/bin_reg[6]_i_110/O
                         net (fo=5, routed)           0.802    96.972    u_tdc/u_DecStop/bin_reg[6]_i_110_n_0
    SLICE_X9Y72          LUT6 (Prop_lut6_I0_O)        0.105    97.077 r  u_tdc/u_DecStop/bin_reg[6]_i_98/O
                         net (fo=6, routed)           0.808    97.885    u_tdc/u_DecStop/bin_reg[6]_i_98_n_0
    SLICE_X8Y69          LUT6 (Prop_lut6_I0_O)        0.105    97.990 r  u_tdc/u_DecStop/bin_reg[6]_i_103/O
                         net (fo=6, routed)           1.234    99.223    u_tdc/u_DecStop/bin_reg[6]_i_103_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I0_O)        0.105    99.328 r  u_tdc/u_DecStop/bin_reg[7]_i_137/O
                         net (fo=6, routed)           0.677   100.005    u_tdc/u_DecStop/bin_reg[7]_i_137_n_0
    SLICE_X13Y67         LUT6 (Prop_lut6_I0_O)        0.105   100.110 r  u_tdc/u_DecStop/bin_reg[7]_i_127/O
                         net (fo=6, routed)           0.617   100.727    u_tdc/u_DecStop/bin_reg[7]_i_127_n_0
    SLICE_X19Y67         LUT6 (Prop_lut6_I0_O)        0.105   100.832 r  u_tdc/u_DecStop/bin_reg[7]_i_148/O
                         net (fo=5, routed)           0.997   101.829    u_tdc/u_DecStop/bin_reg[7]_i_148_n_0
    SLICE_X21Y69         LUT6 (Prop_lut6_I0_O)        0.105   101.934 r  u_tdc/u_DecStop/bin_reg[6]_i_27/O
                         net (fo=3, routed)           0.379   102.313    u_tdc/u_DecStop/bin_reg[6]_i_27_n_0
    SLICE_X21Y69         LUT3 (Prop_lut3_I0_O)        0.105   102.418 r  u_tdc/u_DecStop/bin_reg[5]_i_46/O
                         net (fo=1, routed)           0.662   103.080    u_tdc/u_DecStop/bin_reg[5]_i_46_n_0
    SLICE_X20Y69         LUT6 (Prop_lut6_I1_O)        0.105   103.185 f  u_tdc/u_DecStop/bin_reg[5]_i_11/O
                         net (fo=1, routed)           0.650   103.836    u_tdc/u_DecStop/bin_reg[5]_i_11_n_0
    SLICE_X19Y71         LUT6 (Prop_lut6_I5_O)        0.105   103.941 r  u_tdc/u_DecStop/bin_reg[5]_i_2/O
                         net (fo=1, routed)           0.677   104.617    u_tdc/u_DecStop/bin_reg[5]_i_2_n_0
    SLICE_X22Y72         LUT6 (Prop_lut6_I0_O)        0.105   104.722 r  u_tdc/u_DecStop/bin_reg[5]_i_1/O
                         net (fo=1, routed)           0.427   105.149    u_tdc/u_DecStop/bin_reg[5]_i_1_n_0
    SLICE_X20Y67         LDCE                                         r  u_tdc/u_DecStop/bin_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tdc/u_DecStop/bin_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            u_tdc/u_DecStop/bin_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        102.255ns  (logic 14.493ns (14.173%)  route 87.762ns (85.827%))
  Logic Levels:           124  (LDCE=1 LUT3=5 LUT4=3 LUT5=12 LUT6=103)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y71         LDCE                         0.000     0.000 r  u_tdc/u_DecStop/bin_reg[0]/G
    SLICE_X20Y71         LDCE (EnToQ_ldce_G_Q)        0.521     0.521 r  u_tdc/u_DecStop/bin_reg[0]/Q
                         net (fo=35, routed)          0.674     1.195    u_tdc/u_DecStop/wDecoStopOut[0]
    SLICE_X20Y63         LUT5 (Prop_lut5_I3_O)        0.125     1.320 r  u_tdc/u_DecStop/bin_reg[3]_i_568/O
                         net (fo=15, routed)          1.131     2.451    u_tdc/u_DecStop/bin_reg[3]_i_568_n_0
    SLICE_X12Y62         LUT3 (Prop_lut3_I0_O)        0.264     2.715 r  u_tdc/u_DecStop/bin_reg[3]_i_575/O
                         net (fo=5, routed)           0.751     3.467    u_tdc/u_DecStop/bin_reg[3]_i_575_n_0
    SLICE_X16Y62         LUT6 (Prop_lut6_I1_O)        0.105     3.572 r  u_tdc/u_DecStop/bin_reg[1]_i_199/O
                         net (fo=14, routed)          1.092     4.663    u_tdc/u_DecStop/bin_reg[1]_i_199_n_0
    SLICE_X11Y59         LUT3 (Prop_lut3_I2_O)        0.105     4.768 r  u_tdc/u_DecStop/bin_reg[1]_i_176/O
                         net (fo=6, routed)           0.465     5.233    u_tdc/u_DecStop/bin_reg[1]_i_176_n_0
    SLICE_X11Y56         LUT4 (Prop_lut4_I3_O)        0.105     5.338 r  u_tdc/u_DecStop/bin_reg[1]_i_200/O
                         net (fo=9, routed)           0.393     5.731    u_tdc/u_DecStop/bin_reg[1]_i_200_n_0
    SLICE_X11Y56         LUT5 (Prop_lut5_I4_O)        0.105     5.836 r  u_tdc/u_DecStop/bin_reg[1]_i_177/O
                         net (fo=8, routed)           0.751     6.587    u_tdc/u_DecStop/bin_reg[1]_i_177_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I5_O)        0.105     6.692 r  u_tdc/u_DecStop/bin_reg[4]_i_808/O
                         net (fo=8, routed)           0.728     7.420    u_tdc/u_DecStop/bin_reg[4]_i_808_n_0
    SLICE_X16Y58         LUT5 (Prop_lut5_I0_O)        0.105     7.525 r  u_tdc/u_DecStop/bin_reg[3]_i_423/O
                         net (fo=12, routed)          0.932     8.458    u_tdc/u_DecStop/bin_reg[3]_i_423_n_0
    SLICE_X21Y60         LUT4 (Prop_lut4_I3_O)        0.105     8.563 r  u_tdc/u_DecStop/bin_reg[3]_i_416/O
                         net (fo=8, routed)           0.866     9.428    u_tdc/u_DecStop/bin_reg[3]_i_416_n_0
    SLICE_X22Y58         LUT5 (Prop_lut5_I2_O)        0.105     9.533 r  u_tdc/u_DecStop/bin_reg[3]_i_430/O
                         net (fo=11, routed)          1.055    10.589    u_tdc/u_DecStop/bin_reg[3]_i_430_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I5_O)        0.105    10.694 r  u_tdc/u_DecStop/bin_reg[3]_i_230/O
                         net (fo=9, routed)           0.973    11.666    u_tdc/u_DecStop/bin_reg[3]_i_230_n_0
    SLICE_X19Y53         LUT6 (Prop_lut6_I5_O)        0.105    11.771 r  u_tdc/u_DecStop/bin_reg[3]_i_222/O
                         net (fo=8, routed)           0.643    12.414    u_tdc/u_DecStop/bin_reg[3]_i_222_n_0
    SLICE_X18Y53         LUT6 (Prop_lut6_I5_O)        0.105    12.519 r  u_tdc/u_DecStop/bin_reg[4]_i_843/O
                         net (fo=7, routed)           0.535    13.054    u_tdc/u_DecStop/bin_reg[4]_i_843_n_0
    SLICE_X16Y53         LUT5 (Prop_lut5_I4_O)        0.105    13.159 r  u_tdc/u_DecStop/bin_reg[4]_i_834/O
                         net (fo=12, routed)          0.930    14.089    u_tdc/u_DecStop/bin_reg[4]_i_834_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I5_O)        0.105    14.194 r  u_tdc/u_DecStop/bin_reg[4]_i_604/O
                         net (fo=4, routed)           1.178    15.371    u_tdc/u_DecStop/bin_reg[4]_i_604_n_0
    SLICE_X15Y49         LUT3 (Prop_lut3_I2_O)        0.105    15.476 r  u_tdc/u_DecStop/bin_reg[4]_i_851/O
                         net (fo=11, routed)          0.309    15.785    u_tdc/u_DecStop/bin_reg[4]_i_851_n_0
    SLICE_X16Y48         LUT6 (Prop_lut6_I5_O)        0.105    15.890 r  u_tdc/u_DecStop/bin_reg[2]_i_267/O
                         net (fo=6, routed)           0.746    16.636    u_tdc/u_DecStop/bin_reg[2]_i_267_n_0
    SLICE_X15Y46         LUT5 (Prop_lut5_I4_O)        0.108    16.744 r  u_tdc/u_DecStop/bin_reg[2]_i_255/O
                         net (fo=5, routed)           0.800    17.544    u_tdc/u_DecStop/bin_reg[2]_i_255_n_0
    SLICE_X15Y43         LUT6 (Prop_lut6_I5_O)        0.267    17.811 r  u_tdc/u_DecStop/bin_reg[4]_i_864/O
                         net (fo=7, routed)           0.930    18.740    u_tdc/u_DecStop/bin_reg[4]_i_864_n_0
    SLICE_X19Y44         LUT3 (Prop_lut3_I2_O)        0.105    18.845 r  u_tdc/u_DecStop/bin_reg[2]_i_261/O
                         net (fo=12, routed)          1.348    20.194    u_tdc/u_DecStop/bin_reg[2]_i_261_n_0
    SLICE_X22Y45         LUT5 (Prop_lut5_I4_O)        0.118    20.312 r  u_tdc/u_DecStop/bin_reg[3]_i_591/O
                         net (fo=3, routed)           0.383    20.695    u_tdc/u_DecStop/bin_reg[3]_i_591_n_0
    SLICE_X22Y45         LUT6 (Prop_lut6_I2_O)        0.264    20.959 r  u_tdc/u_DecStop/bin_reg[3]_i_459/O
                         net (fo=7, routed)           0.839    21.798    u_tdc/u_DecStop/bin_reg[3]_i_459_n_0
    SLICE_X23Y47         LUT6 (Prop_lut6_I5_O)        0.105    21.903 r  u_tdc/u_DecStop/bin_reg[5]_i_531/O
                         net (fo=7, routed)           0.703    22.606    u_tdc/u_DecStop/bin_reg[5]_i_531_n_0
    SLICE_X24Y48         LUT6 (Prop_lut6_I5_O)        0.105    22.711 r  u_tdc/u_DecStop/bin_reg[4]_i_584/O
                         net (fo=5, routed)           0.935    23.646    u_tdc/u_DecStop/bin_reg[4]_i_584_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I5_O)        0.105    23.751 r  u_tdc/u_DecStop/bin_reg[3]_i_235/O
                         net (fo=7, routed)           0.673    24.424    u_tdc/u_DecStop/bin_reg[3]_i_235_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I5_O)        0.105    24.529 r  u_tdc/u_DecStop/bin_reg[3]_i_231/O
                         net (fo=4, routed)           0.651    25.180    u_tdc/u_DecStop/bin_reg[3]_i_231_n_0
    SLICE_X27Y52         LUT6 (Prop_lut6_I5_O)        0.105    25.285 r  u_tdc/u_DecStop/bin_reg[3]_i_384/O
                         net (fo=4, routed)           0.912    26.197    u_tdc/u_DecStop/bin_reg[3]_i_384_n_0
    SLICE_X34Y51         LUT6 (Prop_lut6_I5_O)        0.105    26.302 r  u_tdc/u_DecStop/bin_reg[3]_i_182/O
                         net (fo=7, routed)           0.967    27.269    u_tdc/u_DecStop/bin_reg[3]_i_182_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.105    27.374 r  u_tdc/u_DecStop/bin_reg[3]_i_388/O
                         net (fo=7, routed)           0.506    27.880    u_tdc/u_DecStop/bin_reg[3]_i_388_n_0
    SLICE_X40Y49         LUT6 (Prop_lut6_I5_O)        0.105    27.985 r  u_tdc/u_DecStop/bin_reg[3]_i_191/O
                         net (fo=4, routed)           0.836    28.821    u_tdc/u_DecStop/bin_reg[3]_i_191_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I5_O)        0.105    28.926 r  u_tdc/u_DecStop/bin_reg[3]_i_412/O
                         net (fo=4, routed)           0.861    29.788    u_tdc/u_DecStop/bin_reg[3]_i_412_n_0
    SLICE_X42Y52         LUT5 (Prop_lut5_I4_O)        0.105    29.893 r  u_tdc/u_DecStop/bin_reg[3]_i_407/O
                         net (fo=4, routed)           0.337    30.230    u_tdc/u_DecStop/bin_reg[3]_i_407_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.105    30.335 r  u_tdc/u_DecStop/bin_reg[3]_i_402/O
                         net (fo=6, routed)           0.848    31.183    u_tdc/u_DecStop/bin_reg[3]_i_402_n_0
    SLICE_X44Y55         LUT6 (Prop_lut6_I5_O)        0.105    31.288 r  u_tdc/u_DecStop/bin_reg[3]_i_398/O
                         net (fo=7, routed)           0.514    31.802    u_tdc/u_DecStop/bin_reg[3]_i_398_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I5_O)        0.105    31.907 r  u_tdc/u_DecStop/bin_reg[3]_i_377/O
                         net (fo=7, routed)           0.690    32.596    u_tdc/u_DecStop/bin_reg[3]_i_377_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I5_O)        0.105    32.701 r  u_tdc/u_DecStop/bin_reg[3]_i_173/O
                         net (fo=6, routed)           0.685    33.386    u_tdc/u_DecStop/bin_reg[3]_i_173_n_0
    SLICE_X34Y57         LUT6 (Prop_lut6_I5_O)        0.105    33.491 r  u_tdc/u_DecStop/bin_reg[3]_i_175/O
                         net (fo=7, routed)           0.952    34.443    u_tdc/u_DecStop/bin_reg[3]_i_175_n_0
    SLICE_X31Y60         LUT6 (Prop_lut6_I5_O)        0.105    34.548 r  u_tdc/u_DecStop/bin_reg[4]_i_247/O
                         net (fo=7, routed)           0.573    35.121    u_tdc/u_DecStop/bin_reg[4]_i_247_n_0
    SLICE_X34Y61         LUT6 (Prop_lut6_I5_O)        0.105    35.226 r  u_tdc/u_DecStop/bin_reg[4]_i_89/O
                         net (fo=8, routed)           0.285    35.511    u_tdc/u_DecStop/bin_reg[4]_i_89_n_0
    SLICE_X36Y61         LUT6 (Prop_lut6_I5_O)        0.105    35.616 r  u_tdc/u_DecStop/bin_reg[3]_i_177/O
                         net (fo=7, routed)           0.485    36.102    u_tdc/u_DecStop/bin_reg[3]_i_177_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I5_O)        0.105    36.207 r  u_tdc/u_DecStop/bin_reg[3]_i_359/O
                         net (fo=7, routed)           0.821    37.027    u_tdc/u_DecStop/bin_reg[3]_i_359_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I5_O)        0.105    37.132 r  u_tdc/u_DecStop/bin_reg[3]_i_555/O
                         net (fo=7, routed)           0.676    37.808    u_tdc/u_DecStop/bin_reg[3]_i_555_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I5_O)        0.105    37.913 r  u_tdc/u_DecStop/bin_reg[3]_i_355/O
                         net (fo=7, routed)           1.188    39.101    u_tdc/u_DecStop/bin_reg[3]_i_355_n_0
    SLICE_X43Y62         LUT6 (Prop_lut6_I5_O)        0.105    39.206 r  u_tdc/u_DecStop/bin_reg[3]_i_350/O
                         net (fo=7, routed)           0.857    40.064    u_tdc/u_DecStop/bin_reg[3]_i_350_n_0
    SLICE_X46Y60         LUT6 (Prop_lut6_I5_O)        0.105    40.169 r  u_tdc/u_DecStop/bin_reg[4]_i_731/O
                         net (fo=8, routed)           0.807    40.976    u_tdc/u_DecStop/bin_reg[4]_i_731_n_0
    SLICE_X48Y61         LUT5 (Prop_lut5_I4_O)        0.105    41.081 r  u_tdc/u_DecStop/bin_reg[3]_i_545/O
                         net (fo=7, routed)           0.481    41.562    u_tdc/u_DecStop/bin_reg[3]_i_545_n_0
    SLICE_X49Y65         LUT6 (Prop_lut6_I5_O)        0.105    41.667 r  u_tdc/u_DecStop/bin_reg[3]_i_542/O
                         net (fo=7, routed)           0.787    42.454    u_tdc/u_DecStop/bin_reg[3]_i_542_n_0
    SLICE_X46Y63         LUT6 (Prop_lut6_I5_O)        0.105    42.559 r  u_tdc/u_DecStop/bin_reg[3]_i_340/O
                         net (fo=6, routed)           0.824    43.384    u_tdc/u_DecStop/bin_reg[3]_i_340_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I5_O)        0.105    43.489 r  u_tdc/u_DecStop/bin_reg[3]_i_344/O
                         net (fo=6, routed)           0.847    44.336    u_tdc/u_DecStop/bin_reg[3]_i_344_n_0
    SLICE_X41Y65         LUT5 (Prop_lut5_I4_O)        0.124    44.460 r  u_tdc/u_DecStop/bin_reg[4]_i_468/O
                         net (fo=6, routed)           0.935    45.395    u_tdc/u_DecStop/bin_reg[4]_i_468_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I5_O)        0.267    45.662 r  u_tdc/u_DecStop/bin_reg[4]_i_216/O
                         net (fo=8, routed)           0.913    46.576    u_tdc/u_DecStop/bin_reg[4]_i_216_n_0
    SLICE_X36Y68         LUT6 (Prop_lut6_I5_O)        0.105    46.681 r  u_tdc/u_DecStop/bin_reg[3]_i_338/O
                         net (fo=7, routed)           0.678    47.358    u_tdc/u_DecStop/bin_reg[3]_i_338_n_0
    SLICE_X41Y68         LUT6 (Prop_lut6_I5_O)        0.105    47.463 r  u_tdc/u_DecStop/bin_reg[5]_i_442/O
                         net (fo=7, routed)           0.557    48.021    u_tdc/u_DecStop/bin_reg[5]_i_442_n_0
    SLICE_X42Y67         LUT6 (Prop_lut6_I5_O)        0.105    48.126 r  u_tdc/u_DecStop/bin_reg[3]_i_530/O
                         net (fo=6, routed)           0.864    48.990    u_tdc/u_DecStop/bin_reg[3]_i_530_n_0
    SLICE_X45Y66         LUT6 (Prop_lut6_I5_O)        0.105    49.095 r  u_tdc/u_DecStop/bin_reg[3]_i_535/O
                         net (fo=7, routed)           0.705    49.800    u_tdc/u_DecStop/bin_reg[3]_i_535_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I5_O)        0.105    49.905 r  u_tdc/u_DecStop/bin_reg[4]_i_692/O
                         net (fo=7, routed)           0.678    50.583    u_tdc/u_DecStop/bin_reg[4]_i_692_n_0
    SLICE_X50Y67         LUT6 (Prop_lut6_I5_O)        0.105    50.688 r  u_tdc/u_DecStop/bin_reg[4]_i_435/O
                         net (fo=8, routed)           0.354    51.043    u_tdc/u_DecStop/bin_reg[4]_i_435_n_0
    SLICE_X50Y68         LUT5 (Prop_lut5_I4_O)        0.105    51.148 r  u_tdc/u_DecStop/bin_reg[3]_i_524/O
                         net (fo=7, routed)           0.268    51.416    u_tdc/u_DecStop/bin_reg[3]_i_524_n_0
    SLICE_X52Y68         LUT6 (Prop_lut6_I5_O)        0.105    51.521 r  u_tdc/u_DecStop/bin_reg[5]_i_853/O
                         net (fo=7, routed)           0.484    52.005    u_tdc/u_DecStop/bin_reg[5]_i_853_n_0
    SLICE_X53Y69         LUT6 (Prop_lut6_I5_O)        0.105    52.110 r  u_tdc/u_DecStop/bin_reg[3]_i_513/O
                         net (fo=6, routed)           0.713    52.823    u_tdc/u_DecStop/bin_reg[3]_i_513_n_0
    SLICE_X53Y72         LUT6 (Prop_lut6_I5_O)        0.105    52.928 r  u_tdc/u_DecStop/bin_reg[3]_i_515/O
                         net (fo=7, routed)           0.618    53.547    u_tdc/u_DecStop/bin_reg[3]_i_515_n_0
    SLICE_X52Y73         LUT6 (Prop_lut6_I5_O)        0.105    53.652 r  u_tdc/u_DecStop/bin_reg[4]_i_719/O
                         net (fo=7, routed)           0.811    54.462    u_tdc/u_DecStop/bin_reg[4]_i_719_n_0
    SLICE_X48Y72         LUT6 (Prop_lut6_I5_O)        0.105    54.567 r  u_tdc/u_DecStop/bin_reg[4]_i_451/O
                         net (fo=7, routed)           0.810    55.378    u_tdc/u_DecStop/bin_reg[4]_i_451_n_0
    SLICE_X46Y74         LUT6 (Prop_lut6_I5_O)        0.105    55.483 r  u_tdc/u_DecStop/bin_reg[3]_i_334/O
                         net (fo=7, routed)           0.694    56.177    u_tdc/u_DecStop/bin_reg[3]_i_334_n_0
    SLICE_X45Y75         LUT6 (Prop_lut6_I5_O)        0.105    56.282 r  u_tdc/u_DecStop/bin_reg[3]_i_315/O
                         net (fo=7, routed)           0.644    56.926    u_tdc/u_DecStop/bin_reg[3]_i_315_n_0
    SLICE_X42Y76         LUT6 (Prop_lut6_I5_O)        0.105    57.031 r  u_tdc/u_DecStop/bin_reg[3]_i_141/O
                         net (fo=5, routed)           0.454    57.484    u_tdc/u_DecStop/bin_reg[3]_i_141_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I5_O)        0.105    57.589 r  u_tdc/u_DecStop/bin_reg[3]_i_145/O
                         net (fo=7, routed)           0.798    58.387    u_tdc/u_DecStop/bin_reg[3]_i_145_n_0
    SLICE_X39Y75         LUT6 (Prop_lut6_I5_O)        0.105    58.492 r  u_tdc/u_DecStop/bin_reg[3]_i_511/O
                         net (fo=6, routed)           0.536    59.028    u_tdc/u_DecStop/bin_reg[3]_i_511_n_0
    SLICE_X40Y74         LUT6 (Prop_lut6_I5_O)        0.105    59.133 r  u_tdc/u_DecStop/bin_reg[5]_i_667/O
                         net (fo=8, routed)           0.805    59.938    u_tdc/u_DecStop/bin_reg[5]_i_667_n_0
    SLICE_X39Y73         LUT3 (Prop_lut3_I2_O)        0.119    60.057 r  u_tdc/u_DecStop/bin_reg[4]_i_666/O
                         net (fo=3, routed)           0.685    60.743    u_tdc/u_DecStop/bin_reg[4]_i_666_n_0
    SLICE_X37Y73         LUT6 (Prop_lut6_I2_O)        0.267    61.010 r  u_tdc/u_DecStop/bin_reg[4]_i_659/O
                         net (fo=6, routed)           0.680    61.689    u_tdc/u_DecStop/bin_reg[4]_i_659_n_0
    SLICE_X37Y72         LUT6 (Prop_lut6_I5_O)        0.105    61.794 r  u_tdc/u_DecStop/bin_reg[4]_i_657/O
                         net (fo=6, routed)           0.938    62.732    u_tdc/u_DecStop/bin_reg[4]_i_657_n_0
    SLICE_X32Y72         LUT6 (Prop_lut6_I5_O)        0.105    62.837 r  u_tdc/u_DecStop/bin_reg[4]_i_643/O
                         net (fo=6, routed)           0.962    63.800    u_tdc/u_DecStop/bin_reg[4]_i_643_n_0
    SLICE_X32Y69         LUT6 (Prop_lut6_I5_O)        0.105    63.905 r  u_tdc/u_DecStop/bin_reg[5]_i_905/O
                         net (fo=7, routed)           0.825    64.729    u_tdc/u_DecStop/bin_reg[5]_i_905_n_0
    SLICE_X30Y68         LUT6 (Prop_lut6_I5_O)        0.105    64.834 r  u_tdc/u_DecStop/bin_reg[4]_i_652/O
                         net (fo=7, routed)           0.542    65.376    u_tdc/u_DecStop/bin_reg[4]_i_652_n_0
    SLICE_X26Y68         LUT6 (Prop_lut6_I5_O)        0.105    65.481 r  u_tdc/u_DecStop/bin_reg[4]_i_647/O
                         net (fo=6, routed)           0.336    65.817    u_tdc/u_DecStop/bin_reg[4]_i_647_n_0
    SLICE_X27Y69         LUT6 (Prop_lut6_I5_O)        0.105    65.922 r  u_tdc/u_DecStop/bin_reg[5]_i_703/O
                         net (fo=6, routed)           0.492    66.414    u_tdc/u_DecStop/bin_reg[5]_i_703_n_0
    SLICE_X27Y70         LUT6 (Prop_lut6_I5_O)        0.105    66.519 r  u_tdc/u_DecStop/bin_reg[4]_i_400/O
                         net (fo=6, routed)           0.692    67.211    u_tdc/u_DecStop/bin_reg[4]_i_400_n_0
    SLICE_X26Y72         LUT6 (Prop_lut6_I5_O)        0.105    67.316 r  u_tdc/u_DecStop/bin_reg[4]_i_184/O
                         net (fo=5, routed)           0.677    67.992    u_tdc/u_DecStop/bin_reg[4]_i_184_n_0
    SLICE_X26Y73         LUT6 (Prop_lut6_I5_O)        0.105    68.097 r  u_tdc/u_DecStop/bin_reg[4]_i_393/O
                         net (fo=7, routed)           0.880    68.977    u_tdc/u_DecStop/bin_reg[4]_i_393_n_0
    SLICE_X28Y74         LUT6 (Prop_lut6_I5_O)        0.105    69.082 r  u_tdc/u_DecStop/bin_reg[4]_i_392/O
                         net (fo=5, routed)           0.737    69.819    u_tdc/u_DecStop/bin_reg[4]_i_392_n_0
    SLICE_X27Y75         LUT5 (Prop_lut5_I4_O)        0.119    69.938 r  u_tdc/u_DecStop/bin_reg[4]_i_388/O
                         net (fo=5, routed)           0.548    70.486    u_tdc/u_DecStop/bin_reg[4]_i_388_n_0
    SLICE_X27Y77         LUT6 (Prop_lut6_I5_O)        0.275    70.761 r  u_tdc/u_DecStop/bin_reg[4]_i_638/O
                         net (fo=6, routed)           0.407    71.168    u_tdc/u_DecStop/bin_reg[4]_i_638_n_0
    SLICE_X28Y77         LUT6 (Prop_lut6_I5_O)        0.105    71.273 r  u_tdc/u_DecStop/bin_reg[4]_i_376/O
                         net (fo=6, routed)           0.385    71.659    u_tdc/u_DecStop/bin_reg[4]_i_376_n_0
    SLICE_X33Y78         LUT6 (Prop_lut6_I5_O)        0.105    71.764 r  u_tdc/u_DecStop/bin_reg[4]_i_371/O
                         net (fo=6, routed)           0.636    72.400    u_tdc/u_DecStop/bin_reg[4]_i_371_n_0
    SLICE_X34Y78         LUT6 (Prop_lut6_I5_O)        0.105    72.505 r  u_tdc/u_DecStop/bin_reg[4]_i_360/O
                         net (fo=6, routed)           0.921    73.425    u_tdc/u_DecStop/bin_reg[4]_i_360_n_0
    SLICE_X37Y80         LUT6 (Prop_lut6_I5_O)        0.105    73.530 r  u_tdc/u_DecStop/bin_reg[4]_i_165/O
                         net (fo=6, routed)           0.676    74.207    u_tdc/u_DecStop/bin_reg[4]_i_165_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I5_O)        0.105    74.312 r  u_tdc/u_DecStop/bin_reg[6]_i_344/O
                         net (fo=6, routed)           0.907    75.219    u_tdc/u_DecStop/bin_reg[6]_i_344_n_0
    SLICE_X42Y80         LUT6 (Prop_lut6_I5_O)        0.105    75.324 r  u_tdc/u_DecStop/bin_reg[4]_i_367/O
                         net (fo=6, routed)           0.787    76.111    u_tdc/u_DecStop/bin_reg[4]_i_367_n_0
    SLICE_X44Y82         LUT6 (Prop_lut6_I5_O)        0.105    76.216 r  u_tdc/u_DecStop/bin_reg[5]_i_371/O
                         net (fo=5, routed)           1.000    77.216    u_tdc/u_DecStop/bin_reg[5]_i_371_n_0
    SLICE_X41Y83         LUT6 (Prop_lut6_I5_O)        0.105    77.321 r  u_tdc/u_DecStop/bin_reg[5]_i_363/O
                         net (fo=5, routed)           0.798    78.119    u_tdc/u_DecStop/bin_reg[5]_i_363_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I5_O)        0.105    78.224 r  u_tdc/u_DecStop/bin_reg[5]_i_359/O
                         net (fo=7, routed)           0.850    79.074    u_tdc/u_DecStop/bin_reg[5]_i_359_n_0
    SLICE_X33Y82         LUT6 (Prop_lut6_I5_O)        0.105    79.179 r  u_tdc/u_DecStop/bin_reg[5]_i_377/O
                         net (fo=5, routed)           0.710    79.890    u_tdc/u_DecStop/bin_reg[5]_i_377_n_0
    SLICE_X30Y82         LUT6 (Prop_lut6_I5_O)        0.105    79.995 r  u_tdc/u_DecStop/bin_reg[4]_i_155/O
                         net (fo=5, routed)           0.607    80.601    u_tdc/u_DecStop/bin_reg[4]_i_155_n_0
    SLICE_X27Y82         LUT6 (Prop_lut6_I5_O)        0.105    80.706 r  u_tdc/u_DecStop/bin_reg[5]_i_285/O
                         net (fo=6, routed)           0.574    81.280    u_tdc/u_DecStop/bin_reg[5]_i_285_n_0
    SLICE_X26Y82         LUT6 (Prop_lut6_I5_O)        0.105    81.385 r  u_tdc/u_DecStop/bin_reg[5]_i_561/O
                         net (fo=6, routed)           0.539    81.924    u_tdc/u_DecStop/bin_reg[5]_i_561_n_0
    SLICE_X23Y82         LUT6 (Prop_lut6_I5_O)        0.105    82.029 r  u_tdc/u_DecStop/bin_reg[5]_i_298/O
                         net (fo=5, routed)           0.797    82.826    u_tdc/u_DecStop/bin_reg[5]_i_298_n_0
    SLICE_X21Y83         LUT6 (Prop_lut6_I5_O)        0.105    82.931 r  u_tdc/u_DecStop/bin_reg[5]_i_304/O
                         net (fo=6, routed)           1.350    84.281    u_tdc/u_DecStop/bin_reg[5]_i_304_n_0
    SLICE_X19Y83         LUT6 (Prop_lut6_I5_O)        0.105    84.386 r  u_tdc/u_DecStop/bin_reg[4]_i_343/O
                         net (fo=5, routed)           0.458    84.844    u_tdc/u_DecStop/bin_reg[4]_i_343_n_0
    SLICE_X17Y85         LUT6 (Prop_lut6_I5_O)        0.105    84.949 r  u_tdc/u_DecStop/bin_reg[4]_i_334/O
                         net (fo=5, routed)           0.694    85.643    u_tdc/u_DecStop/bin_reg[4]_i_334_n_0
    SLICE_X16Y86         LUT6 (Prop_lut6_I5_O)        0.105    85.748 r  u_tdc/u_DecStop/bin_reg[5]_i_577/O
                         net (fo=6, routed)           0.641    86.389    u_tdc/u_DecStop/bin_reg[5]_i_577_n_0
    SLICE_X12Y87         LUT6 (Prop_lut6_I5_O)        0.105    86.494 r  u_tdc/u_DecStop/bin_reg[4]_i_339/O
                         net (fo=6, routed)           0.489    86.983    u_tdc/u_DecStop/bin_reg[4]_i_339_n_0
    SLICE_X14Y86         LUT6 (Prop_lut6_I5_O)        0.105    87.088 r  u_tdc/u_DecStop/bin_reg[5]_i_313/O
                         net (fo=7, routed)           0.832    87.920    u_tdc/u_DecStop/bin_reg[5]_i_313_n_0
    SLICE_X13Y82         LUT6 (Prop_lut6_I5_O)        0.105    88.025 r  u_tdc/u_DecStop/bin_reg[5]_i_339/O
                         net (fo=6, routed)           0.488    88.513    u_tdc/u_DecStop/bin_reg[5]_i_339_n_0
    SLICE_X14Y82         LUT6 (Prop_lut6_I5_O)        0.105    88.618 r  u_tdc/u_DecStop/bin_reg[4]_i_151/O
                         net (fo=6, routed)           0.487    89.105    u_tdc/u_DecStop/bin_reg[4]_i_151_n_0
    SLICE_X15Y80         LUT6 (Prop_lut6_I5_O)        0.105    89.210 r  u_tdc/u_DecStop/bin_reg[6]_i_265/O
                         net (fo=6, routed)           1.008    90.218    u_tdc/u_DecStop/bin_reg[6]_i_265_n_0
    SLICE_X15Y79         LUT6 (Prop_lut6_I5_O)        0.105    90.323 r  u_tdc/u_DecStop/bin_reg[5]_i_159/O
                         net (fo=6, routed)           1.002    91.325    u_tdc/u_DecStop/bin_reg[5]_i_159_n_0
    SLICE_X17Y78         LUT6 (Prop_lut6_I5_O)        0.105    91.430 r  u_tdc/u_DecStop/bin_reg[4]_i_350/O
                         net (fo=5, routed)           0.709    92.138    u_tdc/u_DecStop/bin_reg[4]_i_350_n_0
    SLICE_X19Y77         LUT6 (Prop_lut6_I5_O)        0.105    92.243 r  u_tdc/u_DecStop/bin_reg[6]_i_186/O
                         net (fo=5, routed)           0.562    92.806    u_tdc/u_DecStop/bin_reg[6]_i_186_n_0
    SLICE_X18Y77         LUT6 (Prop_lut6_I5_O)        0.105    92.911 r  u_tdc/u_DecStop/bin_reg[6]_i_177/O
                         net (fo=6, routed)           0.849    93.760    u_tdc/u_DecStop/bin_reg[6]_i_177_n_0
    SLICE_X19Y73         LUT6 (Prop_lut6_I5_O)        0.105    93.865 r  u_tdc/u_DecStop/bin_reg[4]_i_326/O
                         net (fo=6, routed)           0.262    94.127    u_tdc/u_DecStop/bin_reg[4]_i_326_n_0
    SLICE_X16Y72         LUT6 (Prop_lut6_I5_O)        0.105    94.232 r  u_tdc/u_DecStop/bin_reg[6]_i_163/O
                         net (fo=6, routed)           0.495    94.727    u_tdc/u_DecStop/bin_reg[6]_i_163_n_0
    SLICE_X15Y72         LUT6 (Prop_lut6_I5_O)        0.105    94.832 r  u_tdc/u_DecStop/bin_reg[6]_i_208/O
                         net (fo=5, routed)           0.612    95.444    u_tdc/u_DecStop/bin_reg[6]_i_208_n_0
    SLICE_X10Y72         LUT6 (Prop_lut6_I5_O)        0.105    95.549 r  u_tdc/u_DecStop/bin_reg[6]_i_198/O
                         net (fo=6, routed)           0.361    95.910    u_tdc/u_DecStop/bin_reg[6]_i_198_n_0
    SLICE_X10Y71         LUT6 (Prop_lut6_I5_O)        0.105    96.015 r  u_tdc/u_DecStop/bin_reg[6]_i_201/O
                         net (fo=6, routed)           0.836    96.851    u_tdc/u_DecStop/bin_reg[6]_i_201_n_0
    SLICE_X12Y70         LUT6 (Prop_lut6_I5_O)        0.105    96.956 r  u_tdc/u_DecStop/bin_reg[7]_i_242/O
                         net (fo=6, routed)           0.725    97.681    u_tdc/u_DecStop/bin_reg[7]_i_242_n_0
    SLICE_X14Y68         LUT6 (Prop_lut6_I5_O)        0.105    97.786 r  u_tdc/u_DecStop/bin_reg[4]_i_117/O
                         net (fo=5, routed)           0.670    98.456    u_tdc/u_DecStop/bin_reg[4]_i_117_n_0
    SLICE_X17Y67         LUT6 (Prop_lut6_I5_O)        0.105    98.561 r  u_tdc/u_DecStop/bin_reg[4]_i_35/O
                         net (fo=5, routed)           0.815    99.376    u_tdc/u_DecStop/bin_reg[4]_i_35_n_0
    SLICE_X21Y67         LUT6 (Prop_lut6_I5_O)        0.105    99.481 r  u_tdc/u_DecStop/bin_reg[6]_i_75/O
                         net (fo=4, routed)           0.577   100.058    u_tdc/u_DecStop/bin_reg[6]_i_75_n_0
    SLICE_X22Y69         LUT4 (Prop_lut4_I1_O)        0.105   100.163 r  u_tdc/u_DecStop/bin_reg[4]_i_39/O
                         net (fo=1, routed)           0.552   100.715    u_tdc/u_DecStop/bin_reg[4]_i_39_n_0
    SLICE_X22Y69         LUT6 (Prop_lut6_I5_O)        0.105   100.820 r  u_tdc/u_DecStop/bin_reg[4]_i_10/O
                         net (fo=1, routed)           0.786   101.606    u_tdc/u_DecStop/bin_reg[4]_i_10_n_0
    SLICE_X21Y67         LUT6 (Prop_lut6_I4_O)        0.105   101.711 r  u_tdc/u_DecStop/bin_reg[4]_i_2/O
                         net (fo=1, routed)           0.439   102.150    u_tdc/u_DecStop/bin_reg[4]_i_2_n_0
    SLICE_X24Y67         LUT6 (Prop_lut6_I0_O)        0.105   102.255 r  u_tdc/u_DecStop/bin_reg[4]_i_1/O
                         net (fo=1, routed)           0.000   102.255    u_tdc/u_DecStop/bin_reg[4]_i_1_n_0
    SLICE_X24Y67         LDCE                                         r  u_tdc/u_DecStop/bin_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tdc/u_DecStart/bin_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            u_tdc/u_DecStart/bin_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        101.479ns  (logic 13.735ns (13.535%)  route 87.744ns (86.465%))
  Logic Levels:           124  (LDCE=1 LUT3=11 LUT4=3 LUT5=19 LUT6=90)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         LDCE                         0.000     0.000 r  u_tdc/u_DecStart/bin_reg[0]/G
    SLICE_X33Y67         LDCE (EnToQ_ldce_G_Q)        0.464     0.464 r  u_tdc/u_DecStart/bin_reg[0]/Q
                         net (fo=35, routed)          1.361     1.825    u_tdc/u_DecStart/wDecoStartOut[0]
    SLICE_X28Y62         LUT3 (Prop_lut3_I2_O)        0.115     1.940 r  u_tdc/u_DecStart/bin_reg[1]_i_201/O
                         net (fo=11, routed)          1.075     3.015    u_tdc/u_DecStart/bin_reg[1]_i_201_n_0
    SLICE_X23Y61         LUT5 (Prop_lut5_I2_O)        0.275     3.290 r  u_tdc/u_DecStart/bin_reg[1]_i_212/O
                         net (fo=2, routed)           0.748     4.039    u_tdc/u_DecStart/bin_reg[1]_i_212_n_0
    SLICE_X24Y61         LUT6 (Prop_lut6_I2_O)        0.105     4.144 r  u_tdc/u_DecStart/bin_reg[1]_i_199/O
                         net (fo=14, routed)          1.132     5.276    u_tdc/u_DecStart/bin_reg[1]_i_199_n_0
    SLICE_X26Y58         LUT3 (Prop_lut3_I2_O)        0.105     5.381 r  u_tdc/u_DecStart/bin_reg[1]_i_176/O
                         net (fo=6, routed)           1.005     6.386    u_tdc/u_DecStart/bin_reg[1]_i_176_n_0
    SLICE_X25Y55         LUT4 (Prop_lut4_I3_O)        0.105     6.491 r  u_tdc/u_DecStart/bin_reg[1]_i_200/O
                         net (fo=9, routed)           0.822     7.313    u_tdc/u_DecStart/bin_reg[1]_i_200_n_0
    SLICE_X26Y55         LUT5 (Prop_lut5_I4_O)        0.105     7.418 r  u_tdc/u_DecStart/bin_reg[1]_i_177/O
                         net (fo=8, routed)           0.370     7.788    u_tdc/u_DecStart/bin_reg[1]_i_177_n_0
    SLICE_X28Y55         LUT6 (Prop_lut6_I5_O)        0.105     7.893 r  u_tdc/u_DecStart/bin_reg[4]_i_808/O
                         net (fo=8, routed)           0.621     8.514    u_tdc/u_DecStart/bin_reg[4]_i_808_n_0
    SLICE_X30Y55         LUT5 (Prop_lut5_I0_O)        0.105     8.619 r  u_tdc/u_DecStart/bin_reg[3]_i_423/O
                         net (fo=12, routed)          0.699     9.318    u_tdc/u_DecStart/bin_reg[3]_i_423_n_0
    SLICE_X33Y54         LUT4 (Prop_lut4_I3_O)        0.105     9.423 r  u_tdc/u_DecStart/bin_reg[3]_i_416/O
                         net (fo=8, routed)           0.803    10.225    u_tdc/u_DecStart/bin_reg[3]_i_416_n_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I2_O)        0.105    10.330 r  u_tdc/u_DecStart/bin_reg[1]_i_132/O
                         net (fo=23, routed)          1.283    11.613    u_tdc/u_DecStart/bin_reg[1]_i_132_n_0
    SLICE_X30Y49         LUT4 (Prop_lut4_I3_O)        0.105    11.718 r  u_tdc/u_DecStart/bin_reg[3]_i_228/O
                         net (fo=5, routed)           0.674    12.393    u_tdc/u_DecStart/bin_reg[3]_i_228_n_0
    SLICE_X28Y49         LUT6 (Prop_lut6_I1_O)        0.105    12.498 r  u_tdc/u_DecStart/bin_reg[3]_i_222/O
                         net (fo=8, routed)           0.825    13.322    u_tdc/u_DecStart/bin_reg[3]_i_222_n_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I5_O)        0.105    13.427 r  u_tdc/u_DecStart/bin_reg[4]_i_843/O
                         net (fo=7, routed)           0.602    14.030    u_tdc/u_DecStart/bin_reg[4]_i_843_n_0
    SLICE_X29Y44         LUT5 (Prop_lut5_I4_O)        0.105    14.135 r  u_tdc/u_DecStart/bin_reg[4]_i_834/O
                         net (fo=12, routed)          0.826    14.961    u_tdc/u_DecStart/bin_reg[4]_i_834_n_0
    SLICE_X24Y42         LUT6 (Prop_lut6_I5_O)        0.105    15.066 r  u_tdc/u_DecStart/bin_reg[4]_i_604/O
                         net (fo=4, routed)           0.829    15.895    u_tdc/u_DecStart/bin_reg[4]_i_604_n_0
    SLICE_X27Y41         LUT3 (Prop_lut3_I2_O)        0.105    16.000 r  u_tdc/u_DecStart/bin_reg[4]_i_851/O
                         net (fo=11, routed)          0.408    16.408    u_tdc/u_DecStart/bin_reg[4]_i_851_n_0
    SLICE_X31Y40         LUT6 (Prop_lut6_I5_O)        0.105    16.513 r  u_tdc/u_DecStart/bin_reg[2]_i_267/O
                         net (fo=6, routed)           0.846    17.359    u_tdc/u_DecStart/bin_reg[2]_i_267_n_0
    SLICE_X32Y38         LUT5 (Prop_lut5_I4_O)        0.119    17.478 r  u_tdc/u_DecStart/bin_reg[2]_i_255/O
                         net (fo=5, routed)           0.362    17.840    u_tdc/u_DecStart/bin_reg[2]_i_255_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I5_O)        0.267    18.107 r  u_tdc/u_DecStart/bin_reg[4]_i_864/O
                         net (fo=7, routed)           0.475    18.582    u_tdc/u_DecStart/bin_reg[4]_i_864_n_0
    SLICE_X33Y38         LUT3 (Prop_lut3_I2_O)        0.105    18.687 r  u_tdc/u_DecStart/bin_reg[2]_i_261/O
                         net (fo=12, routed)          0.865    19.552    u_tdc/u_DecStart/bin_reg[2]_i_261_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I5_O)        0.105    19.657 r  u_tdc/u_DecStart/bin_reg[2]_i_260/O
                         net (fo=6, routed)           0.830    20.487    u_tdc/u_DecStart/bin_reg[2]_i_260_n_0
    SLICE_X37Y41         LUT5 (Prop_lut5_I4_O)        0.105    20.592 r  u_tdc/u_DecStart/bin_reg[3]_i_462/O
                         net (fo=11, routed)          0.820    21.412    u_tdc/u_DecStart/bin_reg[3]_i_462_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I5_O)        0.105    21.517 r  u_tdc/u_DecStart/bin_reg[4]_i_588/O
                         net (fo=6, routed)           0.694    22.211    u_tdc/u_DecStart/bin_reg[4]_i_588_n_0
    SLICE_X36Y44         LUT3 (Prop_lut3_I2_O)        0.105    22.316 r  u_tdc/u_DecStart/bin_reg[2]_i_166/O
                         net (fo=10, routed)          0.629    22.944    u_tdc/u_DecStart/bin_reg[2]_i_166_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.105    23.049 r  u_tdc/u_DecStart/bin_reg[2]_i_71/O
                         net (fo=9, routed)           0.579    23.629    u_tdc/u_DecStart/bin_reg[2]_i_71_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I5_O)        0.105    23.734 r  u_tdc/u_DecStart/bin_reg[2]_i_76/O
                         net (fo=7, routed)           0.441    24.175    u_tdc/u_DecStart/bin_reg[2]_i_76_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I5_O)        0.105    24.280 r  u_tdc/u_DecStart/bin_reg[4]_i_508/O
                         net (fo=5, routed)           0.709    24.989    u_tdc/u_DecStart/bin_reg[4]_i_508_n_0
    SLICE_X45Y45         LUT3 (Prop_lut3_I2_O)        0.105    25.094 r  u_tdc/u_DecStart/bin_reg[3]_i_394/O
                         net (fo=10, routed)          0.628    25.722    u_tdc/u_DecStart/bin_reg[3]_i_394_n_0
    SLICE_X46Y46         LUT6 (Prop_lut6_I5_O)        0.105    25.827 r  u_tdc/u_DecStart/bin_reg[3]_i_198/O
                         net (fo=9, routed)           0.829    26.657    u_tdc/u_DecStart/bin_reg[3]_i_198_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I5_O)        0.105    26.762 r  u_tdc/u_DecStart/bin_reg[3]_i_190/O
                         net (fo=4, routed)           0.380    27.142    u_tdc/u_DecStart/bin_reg[3]_i_190_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I5_O)        0.105    27.247 r  u_tdc/u_DecStart/bin_reg[4]_i_534/O
                         net (fo=7, routed)           0.624    27.871    u_tdc/u_DecStart/bin_reg[4]_i_534_n_0
    SLICE_X47Y51         LUT6 (Prop_lut6_I5_O)        0.105    27.976 r  u_tdc/u_DecStart/bin_reg[4]_i_528/O
                         net (fo=10, routed)          0.387    28.363    u_tdc/u_DecStart/bin_reg[4]_i_528_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I5_O)        0.105    28.468 r  u_tdc/u_DecStart/bin_reg[4]_i_522/O
                         net (fo=6, routed)           0.269    28.737    u_tdc/u_DecStart/bin_reg[4]_i_522_n_0
    SLICE_X53Y51         LUT3 (Prop_lut3_I2_O)        0.105    28.842 r  u_tdc/u_DecStart/bin_reg[3]_i_399/O
                         net (fo=10, routed)          0.863    29.705    u_tdc/u_DecStart/bin_reg[3]_i_399_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I5_O)        0.105    29.810 r  u_tdc/u_DecStart/bin_reg[2]_i_145/O
                         net (fo=5, routed)           0.731    30.541    u_tdc/u_DecStart/bin_reg[2]_i_145_n_0
    SLICE_X56Y53         LUT6 (Prop_lut6_I5_O)        0.105    30.646 r  u_tdc/u_DecStart/bin_reg[2]_i_55/O
                         net (fo=10, routed)          0.505    31.151    u_tdc/u_DecStart/bin_reg[2]_i_55_n_0
    SLICE_X57Y53         LUT6 (Prop_lut6_I5_O)        0.105    31.256 r  u_tdc/u_DecStart/bin_reg[2]_i_149/O
                         net (fo=6, routed)           0.686    31.942    u_tdc/u_DecStart/bin_reg[2]_i_149_n_0
    SLICE_X56Y54         LUT5 (Prop_lut5_I4_O)        0.105    32.047 r  u_tdc/u_DecStart/bin_reg[4]_i_245/O
                         net (fo=12, routed)          0.628    32.675    u_tdc/u_DecStart/bin_reg[4]_i_245_n_0
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105    32.780 r  u_tdc/u_DecStart/bin_reg[4]_i_83/O
                         net (fo=6, routed)           0.832    33.613    u_tdc/u_DecStart/bin_reg[4]_i_83_n_0
    SLICE_X50Y56         LUT3 (Prop_lut3_I2_O)        0.105    33.718 r  u_tdc/u_DecStart/bin_reg[2]_i_150/O
                         net (fo=10, routed)          0.571    34.289    u_tdc/u_DecStart/bin_reg[2]_i_150_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I5_O)        0.105    34.394 r  u_tdc/u_DecStart/bin_reg[4]_i_916/O
                         net (fo=6, routed)           0.546    34.940    u_tdc/u_DecStart/bin_reg[4]_i_916_n_0
    SLICE_X50Y58         LUT5 (Prop_lut5_I4_O)        0.105    35.045 r  u_tdc/u_DecStart/bin_reg[3]_i_553/O
                         net (fo=14, routed)          0.969    36.014    u_tdc/u_DecStart/bin_reg[3]_i_553_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I4_O)        0.105    36.119 r  u_tdc/u_DecStart/bin_reg[4]_i_750/O
                         net (fo=4, routed)           0.529    36.648    u_tdc/u_DecStart/bin_reg[4]_i_750_n_0
    SLICE_X54Y60         LUT5 (Prop_lut5_I4_O)        0.105    36.753 r  u_tdc/u_DecStart/bin_reg[3]_i_353/O
                         net (fo=11, routed)          0.847    37.599    u_tdc/u_DecStart/bin_reg[3]_i_353_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I5_O)        0.105    37.704 r  u_tdc/u_DecStart/bin_reg[4]_i_734/O
                         net (fo=4, routed)           0.822    38.526    u_tdc/u_DecStart/bin_reg[4]_i_734_n_0
    SLICE_X61Y59         LUT5 (Prop_lut5_I4_O)        0.105    38.631 r  u_tdc/u_DecStart/bin_reg[3]_i_547/O
                         net (fo=10, routed)          1.320    39.952    u_tdc/u_DecStart/bin_reg[3]_i_547_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I5_O)        0.105    40.057 r  u_tdc/u_DecStart/bin_reg[4]_i_743/O
                         net (fo=6, routed)           0.939    40.996    u_tdc/u_DecStart/bin_reg[4]_i_743_n_0
    SLICE_X62Y61         LUT5 (Prop_lut5_I4_O)        0.105    41.101 r  u_tdc/u_DecStart/bin_reg[3]_i_342/O
                         net (fo=11, routed)          0.897    41.998    u_tdc/u_DecStart/bin_reg[3]_i_342_n_0
    SLICE_X60Y62         LUT6 (Prop_lut6_I5_O)        0.105    42.103 r  u_tdc/u_DecStart/bin_reg[3]_i_374/O
                         net (fo=5, routed)           0.695    42.798    u_tdc/u_DecStart/bin_reg[3]_i_374_n_0
    SLICE_X59Y63         LUT3 (Prop_lut3_I2_O)        0.105    42.903 r  u_tdc/u_DecStart/bin_reg[4]_i_467/O
                         net (fo=12, routed)          0.394    43.297    u_tdc/u_DecStart/bin_reg[4]_i_467_n_0
    SLICE_X57Y64         LUT6 (Prop_lut6_I4_O)        0.105    43.402 r  u_tdc/u_DecStart/bin_reg[4]_i_219/O
                         net (fo=6, routed)           0.379    43.780    u_tdc/u_DecStart/bin_reg[4]_i_219_n_0
    SLICE_X58Y65         LUT3 (Prop_lut3_I2_O)        0.105    43.885 r  u_tdc/u_DecStart/bin_reg[3]_i_339/O
                         net (fo=10, routed)          0.953    44.838    u_tdc/u_DecStart/bin_reg[3]_i_339_n_0
    SLICE_X57Y66         LUT5 (Prop_lut5_I4_O)        0.105    44.943 r  u_tdc/u_DecStart/bin_reg[3]_i_337/O
                         net (fo=3, routed)           0.462    45.405    u_tdc/u_DecStart/bin_reg[3]_i_337_n_0
    SLICE_X57Y67         LUT6 (Prop_lut6_I1_O)        0.105    45.510 r  u_tdc/u_DecStart/bin_reg[3]_i_530/O
                         net (fo=6, routed)           0.959    46.469    u_tdc/u_DecStart/bin_reg[3]_i_530_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I5_O)        0.105    46.574 r  u_tdc/u_DecStart/bin_reg[3]_i_535/O
                         net (fo=7, routed)           0.763    47.337    u_tdc/u_DecStart/bin_reg[3]_i_535_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I5_O)        0.105    47.442 r  u_tdc/u_DecStart/bin_reg[4]_i_692/O
                         net (fo=7, routed)           0.560    48.001    u_tdc/u_DecStart/bin_reg[4]_i_692_n_0
    SLICE_X65Y71         LUT6 (Prop_lut6_I5_O)        0.105    48.106 r  u_tdc/u_DecStart/bin_reg[4]_i_435/O
                         net (fo=8, routed)           0.497    48.603    u_tdc/u_DecStart/bin_reg[4]_i_435_n_0
    SLICE_X67Y71         LUT5 (Prop_lut5_I4_O)        0.105    48.708 r  u_tdc/u_DecStart/bin_reg[3]_i_524/O
                         net (fo=7, routed)           0.542    49.250    u_tdc/u_DecStart/bin_reg[3]_i_524_n_0
    SLICE_X67Y72         LUT6 (Prop_lut6_I5_O)        0.105    49.355 r  u_tdc/u_DecStart/bin_reg[5]_i_853/O
                         net (fo=7, routed)           0.905    50.260    u_tdc/u_DecStart/bin_reg[5]_i_853_n_0
    SLICE_X65Y74         LUT6 (Prop_lut6_I5_O)        0.105    50.365 r  u_tdc/u_DecStart/bin_reg[3]_i_513/O
                         net (fo=6, routed)           1.027    51.392    u_tdc/u_DecStart/bin_reg[3]_i_513_n_0
    SLICE_X63Y76         LUT6 (Prop_lut6_I5_O)        0.105    51.497 r  u_tdc/u_DecStart/bin_reg[3]_i_515/O
                         net (fo=7, routed)           0.356    51.853    u_tdc/u_DecStart/bin_reg[3]_i_515_n_0
    SLICE_X63Y76         LUT6 (Prop_lut6_I5_O)        0.105    51.958 r  u_tdc/u_DecStart/bin_reg[4]_i_719/O
                         net (fo=7, routed)           1.413    53.371    u_tdc/u_DecStart/bin_reg[4]_i_719_n_0
    SLICE_X58Y74         LUT6 (Prop_lut6_I5_O)        0.105    53.476 r  u_tdc/u_DecStart/bin_reg[4]_i_451/O
                         net (fo=7, routed)           0.836    54.311    u_tdc/u_DecStart/bin_reg[4]_i_451_n_0
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.105    54.416 r  u_tdc/u_DecStart/bin_reg[3]_i_334/O
                         net (fo=7, routed)           0.832    55.249    u_tdc/u_DecStart/bin_reg[3]_i_334_n_0
    SLICE_X53Y75         LUT6 (Prop_lut6_I5_O)        0.105    55.354 r  u_tdc/u_DecStart/bin_reg[3]_i_315/O
                         net (fo=7, routed)           0.256    55.610    u_tdc/u_DecStart/bin_reg[3]_i_315_n_0
    SLICE_X53Y76         LUT6 (Prop_lut6_I5_O)        0.105    55.715 r  u_tdc/u_DecStart/bin_reg[3]_i_141/O
                         net (fo=5, routed)           0.798    56.513    u_tdc/u_DecStart/bin_reg[3]_i_141_n_0
    SLICE_X56Y77         LUT6 (Prop_lut6_I5_O)        0.105    56.618 r  u_tdc/u_DecStart/bin_reg[3]_i_145/O
                         net (fo=7, routed)           0.938    57.556    u_tdc/u_DecStart/bin_reg[3]_i_145_n_0
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.105    57.661 r  u_tdc/u_DecStart/bin_reg[3]_i_511/O
                         net (fo=6, routed)           0.688    58.349    u_tdc/u_DecStart/bin_reg[3]_i_511_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I5_O)        0.105    58.454 r  u_tdc/u_DecStart/bin_reg[5]_i_667/O
                         net (fo=8, routed)           0.264    58.718    u_tdc/u_DecStart/bin_reg[5]_i_667_n_0
    SLICE_X62Y82         LUT6 (Prop_lut6_I5_O)        0.105    58.823 r  u_tdc/u_DecStart/bin_reg[3]_i_503/O
                         net (fo=7, routed)           0.848    59.671    u_tdc/u_DecStart/bin_reg[3]_i_503_n_0
    SLICE_X58Y82         LUT6 (Prop_lut6_I5_O)        0.105    59.776 r  u_tdc/u_DecStart/bin_reg[5]_i_656/O
                         net (fo=7, routed)           0.470    60.245    u_tdc/u_DecStart/bin_reg[5]_i_656_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I5_O)        0.105    60.350 r  u_tdc/u_DecStart/bin_reg[3]_i_498/O
                         net (fo=6, routed)           0.611    60.961    u_tdc/u_DecStart/bin_reg[3]_i_498_n_0
    SLICE_X54Y79         LUT6 (Prop_lut6_I5_O)        0.105    61.066 r  u_tdc/u_DecStart/bin_reg[5]_i_693/O
                         net (fo=7, routed)           0.741    61.808    u_tdc/u_DecStart/bin_reg[5]_i_693_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.105    61.913 r  u_tdc/u_DecStart/bin_reg[5]_i_901/O
                         net (fo=7, routed)           0.657    62.570    u_tdc/u_DecStart/bin_reg[5]_i_901_n_0
    SLICE_X51Y79         LUT6 (Prop_lut6_I5_O)        0.105    62.675 r  u_tdc/u_DecStart/bin_reg[5]_i_682/O
                         net (fo=7, routed)           0.442    63.116    u_tdc/u_DecStart/bin_reg[5]_i_682_n_0
    SLICE_X48Y79         LUT6 (Prop_lut6_I5_O)        0.105    63.221 r  u_tdc/u_DecStart/bin_reg[5]_i_709/O
                         net (fo=7, routed)           0.888    64.110    u_tdc/u_DecStart/bin_reg[5]_i_709_n_0
    SLICE_X47Y83         LUT6 (Prop_lut6_I5_O)        0.105    64.215 r  u_tdc/u_DecStart/bin_reg[5]_i_475/O
                         net (fo=7, routed)           0.675    64.889    u_tdc/u_DecStart/bin_reg[5]_i_475_n_0
    SLICE_X47Y84         LUT6 (Prop_lut6_I5_O)        0.105    64.994 r  u_tdc/u_DecStart/bin_reg[3]_i_130/O
                         net (fo=6, routed)           0.823    65.818    u_tdc/u_DecStart/bin_reg[3]_i_130_n_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I5_O)        0.105    65.923 r  u_tdc/u_DecStart/bin_reg[3]_i_133/O
                         net (fo=7, routed)           0.907    66.830    u_tdc/u_DecStart/bin_reg[3]_i_133_n_0
    SLICE_X48Y85         LUT6 (Prop_lut6_I5_O)        0.105    66.935 r  u_tdc/u_DecStart/bin_reg[3]_i_293/O
                         net (fo=7, routed)           0.863    67.798    u_tdc/u_DecStart/bin_reg[3]_i_293_n_0
    SLICE_X48Y86         LUT6 (Prop_lut6_I5_O)        0.105    67.903 r  u_tdc/u_DecStart/bin_reg[4]_i_386/O
                         net (fo=8, routed)           0.675    68.578    u_tdc/u_DecStart/bin_reg[4]_i_386_n_0
    SLICE_X53Y86         LUT5 (Prop_lut5_I4_O)        0.105    68.683 r  u_tdc/u_DecStart/bin_reg[3]_i_602/O
                         net (fo=7, routed)           0.394    69.077    u_tdc/u_DecStart/bin_reg[3]_i_602_n_0
    SLICE_X58Y86         LUT6 (Prop_lut6_I5_O)        0.105    69.182 r  u_tdc/u_DecStart/bin_reg[5]_i_595/O
                         net (fo=7, routed)           0.241    69.423    u_tdc/u_DecStart/bin_reg[5]_i_595_n_0
    SLICE_X59Y87         LUT6 (Prop_lut6_I5_O)        0.105    69.528 r  u_tdc/u_DecStart/bin_reg[3]_i_477/O
                         net (fo=6, routed)           0.481    70.008    u_tdc/u_DecStart/bin_reg[3]_i_477_n_0
    SLICE_X61Y88         LUT6 (Prop_lut6_I5_O)        0.105    70.113 r  u_tdc/u_DecStart/bin_reg[3]_i_480/O
                         net (fo=6, routed)           0.675    70.789    u_tdc/u_DecStart/bin_reg[3]_i_480_n_0
    SLICE_X60Y90         LUT6 (Prop_lut6_I5_O)        0.105    70.894 r  u_tdc/u_DecStart/bin_reg[4]_i_353/O
                         net (fo=6, routed)           0.645    71.539    u_tdc/u_DecStart/bin_reg[4]_i_353_n_0
    SLICE_X56Y92         LUT6 (Prop_lut6_I5_O)        0.105    71.644 r  u_tdc/u_DecStart/bin_reg[6]_i_342/O
                         net (fo=7, routed)           0.591    72.235    u_tdc/u_DecStart/bin_reg[6]_i_342_n_0
    SLICE_X54Y93         LUT6 (Prop_lut6_I5_O)        0.105    72.340 r  u_tdc/u_DecStart/bin_reg[3]_i_486/O
                         net (fo=7, routed)           0.386    72.726    u_tdc/u_DecStart/bin_reg[3]_i_486_n_0
    SLICE_X51Y93         LUT6 (Prop_lut6_I5_O)        0.105    72.831 r  u_tdc/u_DecStart/bin_reg[5]_i_394/O
                         net (fo=7, routed)           0.498    73.329    u_tdc/u_DecStart/bin_reg[5]_i_394_n_0
    SLICE_X50Y92         LUT6 (Prop_lut6_I5_O)        0.105    73.434 r  u_tdc/u_DecStart/bin_reg[3]_i_262/O
                         net (fo=6, routed)           0.496    73.930    u_tdc/u_DecStart/bin_reg[3]_i_262_n_0
    SLICE_X48Y89         LUT6 (Prop_lut6_I5_O)        0.105    74.035 r  u_tdc/u_DecStart/bin_reg[5]_i_191/O
                         net (fo=7, routed)           0.795    74.831    u_tdc/u_DecStart/bin_reg[5]_i_191_n_0
    SLICE_X46Y86         LUT6 (Prop_lut6_I5_O)        0.105    74.936 r  u_tdc/u_DecStart/bin_reg[5]_i_355/O
                         net (fo=7, routed)           1.199    76.135    u_tdc/u_DecStart/bin_reg[5]_i_355_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I5_O)        0.105    76.240 r  u_tdc/u_DecStart/bin_reg[5]_i_204/O
                         net (fo=8, routed)           0.284    76.524    u_tdc/u_DecStart/bin_reg[5]_i_204_n_0
    SLICE_X42Y88         LUT6 (Prop_lut6_I5_O)        0.105    76.629 r  u_tdc/u_DecStart/bin_reg[3]_i_265/O
                         net (fo=7, routed)           0.740    77.370    u_tdc/u_DecStart/bin_reg[3]_i_265_n_0
    SLICE_X44Y92         LUT6 (Prop_lut6_I5_O)        0.105    77.475 r  u_tdc/u_DecStart/bin_reg[5]_i_138/O
                         net (fo=7, routed)           0.690    78.165    u_tdc/u_DecStart/bin_reg[5]_i_138_n_0
    SLICE_X44Y93         LUT6 (Prop_lut6_I5_O)        0.105    78.270 r  u_tdc/u_DecStart/bin_reg[5]_i_299/O
                         net (fo=6, routed)           0.959    79.229    u_tdc/u_DecStart/bin_reg[5]_i_299_n_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I5_O)        0.105    79.334 r  u_tdc/u_DecStart/bin_reg[5]_i_294/O
                         net (fo=5, routed)           0.260    79.594    u_tdc/u_DecStart/bin_reg[5]_i_294_n_0
    SLICE_X43Y96         LUT6 (Prop_lut6_I5_O)        0.105    79.699 r  u_tdc/u_DecStart/bin_reg[5]_i_309/O
                         net (fo=6, routed)           1.122    80.821    u_tdc/u_DecStart/bin_reg[5]_i_309_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I5_O)        0.105    80.926 r  u_tdc/u_DecStart/bin_reg[5]_i_586/O
                         net (fo=6, routed)           0.700    81.626    u_tdc/u_DecStart/bin_reg[5]_i_586_n_0
    SLICE_X40Y100        LUT6 (Prop_lut6_I5_O)        0.105    81.731 r  u_tdc/u_DecStart/bin_reg[5]_i_574/O
                         net (fo=6, routed)           0.697    82.428    u_tdc/u_DecStart/bin_reg[5]_i_574_n_0
    SLICE_X38Y100        LUT6 (Prop_lut6_I5_O)        0.105    82.533 r  u_tdc/u_DecStart/bin_reg[7]_i_660/O
                         net (fo=5, routed)           1.067    83.600    u_tdc/u_DecStart/bin_reg[7]_i_660_n_0
    SLICE_X35Y98         LUT6 (Prop_lut6_I5_O)        0.105    83.705 r  u_tdc/u_DecStart/bin_reg[5]_i_569/O
                         net (fo=5, routed)           0.802    84.507    u_tdc/u_DecStart/bin_reg[5]_i_569_n_0
    SLICE_X33Y97         LUT6 (Prop_lut6_I5_O)        0.105    84.612 r  u_tdc/u_DecStart/bin_reg[5]_i_340/O
                         net (fo=6, routed)           0.933    85.546    u_tdc/u_DecStart/bin_reg[5]_i_340_n_0
    SLICE_X34Y94         LUT5 (Prop_lut5_I4_O)        0.105    85.651 r  u_tdc/u_DecStart/bin_reg[5]_i_336/O
                         net (fo=7, routed)           0.570    86.221    u_tdc/u_DecStart/bin_reg[5]_i_336_n_0
    SLICE_X34Y94         LUT6 (Prop_lut6_I5_O)        0.105    86.326 r  u_tdc/u_DecStart/bin_reg[6]_i_264/O
                         net (fo=6, routed)           0.787    87.113    u_tdc/u_DecStart/bin_reg[6]_i_264_n_0
    SLICE_X33Y92         LUT5 (Prop_lut5_I4_O)        0.105    87.218 r  u_tdc/u_DecStart/bin_reg[5]_i_166/O
                         net (fo=7, routed)           0.718    87.936    u_tdc/u_DecStart/bin_reg[5]_i_166_n_0
    SLICE_X31Y92         LUT6 (Prop_lut6_I5_O)        0.105    88.041 r  u_tdc/u_DecStart/bin_reg[6]_i_133/O
                         net (fo=6, routed)           0.709    88.750    u_tdc/u_DecStart/bin_reg[6]_i_133_n_0
    SLICE_X32Y93         LUT6 (Prop_lut6_I5_O)        0.105    88.855 r  u_tdc/u_DecStart/bin_reg[3]_i_283/O
                         net (fo=4, routed)           0.485    89.340    u_tdc/u_DecStart/bin_reg[3]_i_283_n_0
    SLICE_X30Y95         LUT6 (Prop_lut6_I5_O)        0.105    89.445 r  u_tdc/u_DecStart/bin_reg[3]_i_278/O
                         net (fo=4, routed)           0.674    90.119    u_tdc/u_DecStart/bin_reg[3]_i_278_n_0
    SLICE_X27Y95         LUT5 (Prop_lut5_I4_O)        0.105    90.224 r  u_tdc/u_DecStart/bin_reg[6]_i_170/O
                         net (fo=4, routed)           0.645    90.869    u_tdc/u_DecStart/bin_reg[6]_i_170_n_0
    SLICE_X24Y95         LUT6 (Prop_lut6_I5_O)        0.105    90.974 r  u_tdc/u_DecStart/bin_reg[7]_i_253/O
                         net (fo=5, routed)           0.683    91.657    u_tdc/u_DecStart/bin_reg[7]_i_253_n_0
    SLICE_X23Y94         LUT6 (Prop_lut6_I5_O)        0.105    91.762 r  u_tdc/u_DecStart/bin_reg[6]_i_206/O
                         net (fo=7, routed)           0.620    92.382    u_tdc/u_DecStart/bin_reg[6]_i_206_n_0
    SLICE_X22Y90         LUT6 (Prop_lut6_I5_O)        0.105    92.487 r  u_tdc/u_DecStart/bin_reg[6]_i_108/O
                         net (fo=6, routed)           0.694    93.181    u_tdc/u_DecStart/bin_reg[6]_i_108_n_0
    SLICE_X22Y89         LUT6 (Prop_lut6_I5_O)        0.105    93.286 r  u_tdc/u_DecStart/bin_reg[6]_i_190/O
                         net (fo=4, routed)           0.660    93.946    u_tdc/u_DecStart/bin_reg[6]_i_190_n_0
    SLICE_X23Y88         LUT6 (Prop_lut6_I5_O)        0.105    94.051 r  u_tdc/u_DecStart/bin_reg[5]_i_276/O
                         net (fo=4, routed)           0.540    94.591    u_tdc/u_DecStart/bin_reg[5]_i_276_n_0
    SLICE_X26Y88         LUT5 (Prop_lut5_I4_O)        0.105    94.696 r  u_tdc/u_DecStart/bin_reg[7]_i_240/O
                         net (fo=4, routed)           0.596    95.292    u_tdc/u_DecStart/bin_reg[7]_i_240_n_0
    SLICE_X27Y87         LUT6 (Prop_lut6_I5_O)        0.105    95.397 r  u_tdc/u_DecStart/bin_reg[4]_i_118/O
                         net (fo=4, routed)           1.029    96.426    u_tdc/u_DecStart/bin_reg[4]_i_118_n_0
    SLICE_X32Y86         LUT5 (Prop_lut5_I4_O)        0.105    96.531 r  u_tdc/u_DecStart/bin_reg[3]_i_107/O
                         net (fo=4, routed)           0.692    97.223    u_tdc/u_DecStart/bin_reg[3]_i_107_n_0
    SLICE_X34Y85         LUT6 (Prop_lut6_I0_O)        0.105    97.328 f  u_tdc/u_DecStart/bin_reg[3]_i_108/O
                         net (fo=1, routed)           0.715    98.044    u_tdc/u_DecStart/bin_reg[3]_i_108_n_0
    SLICE_X35Y85         LUT3 (Prop_lut3_I2_O)        0.105    98.149 r  u_tdc/u_DecStart/bin_reg[3]_i_35/O
                         net (fo=1, routed)           0.681    98.830    u_tdc/u_DecStart/bin_reg[3]_i_35_n_0
    SLICE_X35Y86         LUT6 (Prop_lut6_I5_O)        0.105    98.935 r  u_tdc/u_DecStart/bin_reg[3]_i_8/O
                         net (fo=1, routed)           0.469    99.404    u_tdc/u_DecStart/bin_reg[3]_i_8_n_0
    SLICE_X30Y86         LUT6 (Prop_lut6_I2_O)        0.105    99.509 r  u_tdc/u_DecStart/bin_reg[3]_i_2/O
                         net (fo=1, routed)           1.195   100.705    u_tdc/u_DecStart/bin_reg[3]_i_2_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I0_O)        0.105   100.810 r  u_tdc/u_DecStart/bin_reg[3]_i_1/O
                         net (fo=1, routed)           0.669   101.479    u_tdc/u_DecStart/bin_reg[3]_i_1_n_0
    SLICE_X33Y69         LDCE                                         r  u_tdc/u_DecStart/bin_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tdc/u_DecStart/bin_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            u_tdc/u_DecStart/bin_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        101.474ns  (logic 13.735ns (13.535%)  route 87.740ns (86.465%))
  Logic Levels:           124  (LDCE=1 LUT3=10 LUT4=3 LUT5=19 LUT6=91)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         LDCE                         0.000     0.000 r  u_tdc/u_DecStart/bin_reg[0]/G
    SLICE_X33Y67         LDCE (EnToQ_ldce_G_Q)        0.464     0.464 r  u_tdc/u_DecStart/bin_reg[0]/Q
                         net (fo=35, routed)          1.361     1.825    u_tdc/u_DecStart/wDecoStartOut[0]
    SLICE_X28Y62         LUT3 (Prop_lut3_I2_O)        0.115     1.940 r  u_tdc/u_DecStart/bin_reg[1]_i_201/O
                         net (fo=11, routed)          1.075     3.015    u_tdc/u_DecStart/bin_reg[1]_i_201_n_0
    SLICE_X23Y61         LUT5 (Prop_lut5_I2_O)        0.275     3.290 r  u_tdc/u_DecStart/bin_reg[1]_i_212/O
                         net (fo=2, routed)           0.748     4.039    u_tdc/u_DecStart/bin_reg[1]_i_212_n_0
    SLICE_X24Y61         LUT6 (Prop_lut6_I2_O)        0.105     4.144 r  u_tdc/u_DecStart/bin_reg[1]_i_199/O
                         net (fo=14, routed)          1.132     5.276    u_tdc/u_DecStart/bin_reg[1]_i_199_n_0
    SLICE_X26Y58         LUT3 (Prop_lut3_I2_O)        0.105     5.381 r  u_tdc/u_DecStart/bin_reg[1]_i_176/O
                         net (fo=6, routed)           1.005     6.386    u_tdc/u_DecStart/bin_reg[1]_i_176_n_0
    SLICE_X25Y55         LUT4 (Prop_lut4_I3_O)        0.105     6.491 r  u_tdc/u_DecStart/bin_reg[1]_i_200/O
                         net (fo=9, routed)           0.822     7.313    u_tdc/u_DecStart/bin_reg[1]_i_200_n_0
    SLICE_X26Y55         LUT5 (Prop_lut5_I4_O)        0.105     7.418 r  u_tdc/u_DecStart/bin_reg[1]_i_177/O
                         net (fo=8, routed)           0.370     7.788    u_tdc/u_DecStart/bin_reg[1]_i_177_n_0
    SLICE_X28Y55         LUT6 (Prop_lut6_I5_O)        0.105     7.893 r  u_tdc/u_DecStart/bin_reg[4]_i_808/O
                         net (fo=8, routed)           0.621     8.514    u_tdc/u_DecStart/bin_reg[4]_i_808_n_0
    SLICE_X30Y55         LUT5 (Prop_lut5_I0_O)        0.105     8.619 r  u_tdc/u_DecStart/bin_reg[3]_i_423/O
                         net (fo=12, routed)          0.699     9.318    u_tdc/u_DecStart/bin_reg[3]_i_423_n_0
    SLICE_X33Y54         LUT4 (Prop_lut4_I3_O)        0.105     9.423 r  u_tdc/u_DecStart/bin_reg[3]_i_416/O
                         net (fo=8, routed)           0.803    10.225    u_tdc/u_DecStart/bin_reg[3]_i_416_n_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I2_O)        0.105    10.330 r  u_tdc/u_DecStart/bin_reg[1]_i_132/O
                         net (fo=23, routed)          1.283    11.613    u_tdc/u_DecStart/bin_reg[1]_i_132_n_0
    SLICE_X30Y49         LUT4 (Prop_lut4_I3_O)        0.105    11.718 r  u_tdc/u_DecStart/bin_reg[3]_i_228/O
                         net (fo=5, routed)           0.674    12.393    u_tdc/u_DecStart/bin_reg[3]_i_228_n_0
    SLICE_X28Y49         LUT6 (Prop_lut6_I1_O)        0.105    12.498 r  u_tdc/u_DecStart/bin_reg[3]_i_222/O
                         net (fo=8, routed)           0.825    13.322    u_tdc/u_DecStart/bin_reg[3]_i_222_n_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I5_O)        0.105    13.427 r  u_tdc/u_DecStart/bin_reg[4]_i_843/O
                         net (fo=7, routed)           0.602    14.030    u_tdc/u_DecStart/bin_reg[4]_i_843_n_0
    SLICE_X29Y44         LUT5 (Prop_lut5_I4_O)        0.105    14.135 r  u_tdc/u_DecStart/bin_reg[4]_i_834/O
                         net (fo=12, routed)          0.826    14.961    u_tdc/u_DecStart/bin_reg[4]_i_834_n_0
    SLICE_X24Y42         LUT6 (Prop_lut6_I5_O)        0.105    15.066 r  u_tdc/u_DecStart/bin_reg[4]_i_604/O
                         net (fo=4, routed)           0.829    15.895    u_tdc/u_DecStart/bin_reg[4]_i_604_n_0
    SLICE_X27Y41         LUT3 (Prop_lut3_I2_O)        0.105    16.000 r  u_tdc/u_DecStart/bin_reg[4]_i_851/O
                         net (fo=11, routed)          0.408    16.408    u_tdc/u_DecStart/bin_reg[4]_i_851_n_0
    SLICE_X31Y40         LUT6 (Prop_lut6_I5_O)        0.105    16.513 r  u_tdc/u_DecStart/bin_reg[2]_i_267/O
                         net (fo=6, routed)           0.846    17.359    u_tdc/u_DecStart/bin_reg[2]_i_267_n_0
    SLICE_X32Y38         LUT5 (Prop_lut5_I4_O)        0.119    17.478 r  u_tdc/u_DecStart/bin_reg[2]_i_255/O
                         net (fo=5, routed)           0.362    17.840    u_tdc/u_DecStart/bin_reg[2]_i_255_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I5_O)        0.267    18.107 r  u_tdc/u_DecStart/bin_reg[4]_i_864/O
                         net (fo=7, routed)           0.475    18.582    u_tdc/u_DecStart/bin_reg[4]_i_864_n_0
    SLICE_X33Y38         LUT3 (Prop_lut3_I2_O)        0.105    18.687 r  u_tdc/u_DecStart/bin_reg[2]_i_261/O
                         net (fo=12, routed)          0.865    19.552    u_tdc/u_DecStart/bin_reg[2]_i_261_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I5_O)        0.105    19.657 r  u_tdc/u_DecStart/bin_reg[2]_i_260/O
                         net (fo=6, routed)           0.830    20.487    u_tdc/u_DecStart/bin_reg[2]_i_260_n_0
    SLICE_X37Y41         LUT5 (Prop_lut5_I4_O)        0.105    20.592 r  u_tdc/u_DecStart/bin_reg[3]_i_462/O
                         net (fo=11, routed)          0.820    21.412    u_tdc/u_DecStart/bin_reg[3]_i_462_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I5_O)        0.105    21.517 r  u_tdc/u_DecStart/bin_reg[4]_i_588/O
                         net (fo=6, routed)           0.694    22.211    u_tdc/u_DecStart/bin_reg[4]_i_588_n_0
    SLICE_X36Y44         LUT3 (Prop_lut3_I2_O)        0.105    22.316 r  u_tdc/u_DecStart/bin_reg[2]_i_166/O
                         net (fo=10, routed)          0.629    22.944    u_tdc/u_DecStart/bin_reg[2]_i_166_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.105    23.049 r  u_tdc/u_DecStart/bin_reg[2]_i_71/O
                         net (fo=9, routed)           0.579    23.629    u_tdc/u_DecStart/bin_reg[2]_i_71_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I5_O)        0.105    23.734 r  u_tdc/u_DecStart/bin_reg[2]_i_76/O
                         net (fo=7, routed)           0.441    24.175    u_tdc/u_DecStart/bin_reg[2]_i_76_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I5_O)        0.105    24.280 r  u_tdc/u_DecStart/bin_reg[4]_i_508/O
                         net (fo=5, routed)           0.709    24.989    u_tdc/u_DecStart/bin_reg[4]_i_508_n_0
    SLICE_X45Y45         LUT3 (Prop_lut3_I2_O)        0.105    25.094 r  u_tdc/u_DecStart/bin_reg[3]_i_394/O
                         net (fo=10, routed)          0.628    25.722    u_tdc/u_DecStart/bin_reg[3]_i_394_n_0
    SLICE_X46Y46         LUT6 (Prop_lut6_I5_O)        0.105    25.827 r  u_tdc/u_DecStart/bin_reg[3]_i_198/O
                         net (fo=9, routed)           0.829    26.657    u_tdc/u_DecStart/bin_reg[3]_i_198_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I5_O)        0.105    26.762 r  u_tdc/u_DecStart/bin_reg[3]_i_190/O
                         net (fo=4, routed)           0.380    27.142    u_tdc/u_DecStart/bin_reg[3]_i_190_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I5_O)        0.105    27.247 r  u_tdc/u_DecStart/bin_reg[4]_i_534/O
                         net (fo=7, routed)           0.624    27.871    u_tdc/u_DecStart/bin_reg[4]_i_534_n_0
    SLICE_X47Y51         LUT6 (Prop_lut6_I5_O)        0.105    27.976 r  u_tdc/u_DecStart/bin_reg[4]_i_528/O
                         net (fo=10, routed)          0.387    28.363    u_tdc/u_DecStart/bin_reg[4]_i_528_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I5_O)        0.105    28.468 r  u_tdc/u_DecStart/bin_reg[4]_i_522/O
                         net (fo=6, routed)           0.269    28.737    u_tdc/u_DecStart/bin_reg[4]_i_522_n_0
    SLICE_X53Y51         LUT3 (Prop_lut3_I2_O)        0.105    28.842 r  u_tdc/u_DecStart/bin_reg[3]_i_399/O
                         net (fo=10, routed)          0.863    29.705    u_tdc/u_DecStart/bin_reg[3]_i_399_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I5_O)        0.105    29.810 r  u_tdc/u_DecStart/bin_reg[2]_i_145/O
                         net (fo=5, routed)           0.731    30.541    u_tdc/u_DecStart/bin_reg[2]_i_145_n_0
    SLICE_X56Y53         LUT6 (Prop_lut6_I5_O)        0.105    30.646 r  u_tdc/u_DecStart/bin_reg[2]_i_55/O
                         net (fo=10, routed)          0.505    31.151    u_tdc/u_DecStart/bin_reg[2]_i_55_n_0
    SLICE_X57Y53         LUT6 (Prop_lut6_I5_O)        0.105    31.256 r  u_tdc/u_DecStart/bin_reg[2]_i_149/O
                         net (fo=6, routed)           0.686    31.942    u_tdc/u_DecStart/bin_reg[2]_i_149_n_0
    SLICE_X56Y54         LUT5 (Prop_lut5_I4_O)        0.105    32.047 r  u_tdc/u_DecStart/bin_reg[4]_i_245/O
                         net (fo=12, routed)          0.628    32.675    u_tdc/u_DecStart/bin_reg[4]_i_245_n_0
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105    32.780 r  u_tdc/u_DecStart/bin_reg[4]_i_83/O
                         net (fo=6, routed)           0.832    33.613    u_tdc/u_DecStart/bin_reg[4]_i_83_n_0
    SLICE_X50Y56         LUT3 (Prop_lut3_I2_O)        0.105    33.718 r  u_tdc/u_DecStart/bin_reg[2]_i_150/O
                         net (fo=10, routed)          0.571    34.289    u_tdc/u_DecStart/bin_reg[2]_i_150_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I5_O)        0.105    34.394 r  u_tdc/u_DecStart/bin_reg[4]_i_916/O
                         net (fo=6, routed)           0.546    34.940    u_tdc/u_DecStart/bin_reg[4]_i_916_n_0
    SLICE_X50Y58         LUT5 (Prop_lut5_I4_O)        0.105    35.045 r  u_tdc/u_DecStart/bin_reg[3]_i_553/O
                         net (fo=14, routed)          0.969    36.014    u_tdc/u_DecStart/bin_reg[3]_i_553_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I4_O)        0.105    36.119 r  u_tdc/u_DecStart/bin_reg[4]_i_750/O
                         net (fo=4, routed)           0.529    36.648    u_tdc/u_DecStart/bin_reg[4]_i_750_n_0
    SLICE_X54Y60         LUT5 (Prop_lut5_I4_O)        0.105    36.753 r  u_tdc/u_DecStart/bin_reg[3]_i_353/O
                         net (fo=11, routed)          0.847    37.599    u_tdc/u_DecStart/bin_reg[3]_i_353_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I5_O)        0.105    37.704 r  u_tdc/u_DecStart/bin_reg[4]_i_734/O
                         net (fo=4, routed)           0.822    38.526    u_tdc/u_DecStart/bin_reg[4]_i_734_n_0
    SLICE_X61Y59         LUT5 (Prop_lut5_I4_O)        0.105    38.631 r  u_tdc/u_DecStart/bin_reg[3]_i_547/O
                         net (fo=10, routed)          1.320    39.952    u_tdc/u_DecStart/bin_reg[3]_i_547_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I5_O)        0.105    40.057 r  u_tdc/u_DecStart/bin_reg[4]_i_743/O
                         net (fo=6, routed)           0.939    40.996    u_tdc/u_DecStart/bin_reg[4]_i_743_n_0
    SLICE_X62Y61         LUT5 (Prop_lut5_I4_O)        0.105    41.101 r  u_tdc/u_DecStart/bin_reg[3]_i_342/O
                         net (fo=11, routed)          0.897    41.998    u_tdc/u_DecStart/bin_reg[3]_i_342_n_0
    SLICE_X60Y62         LUT6 (Prop_lut6_I5_O)        0.105    42.103 r  u_tdc/u_DecStart/bin_reg[3]_i_374/O
                         net (fo=5, routed)           0.695    42.798    u_tdc/u_DecStart/bin_reg[3]_i_374_n_0
    SLICE_X59Y63         LUT3 (Prop_lut3_I2_O)        0.105    42.903 r  u_tdc/u_DecStart/bin_reg[4]_i_467/O
                         net (fo=12, routed)          0.394    43.297    u_tdc/u_DecStart/bin_reg[4]_i_467_n_0
    SLICE_X57Y64         LUT6 (Prop_lut6_I4_O)        0.105    43.402 r  u_tdc/u_DecStart/bin_reg[4]_i_219/O
                         net (fo=6, routed)           0.379    43.780    u_tdc/u_DecStart/bin_reg[4]_i_219_n_0
    SLICE_X58Y65         LUT3 (Prop_lut3_I2_O)        0.105    43.885 r  u_tdc/u_DecStart/bin_reg[3]_i_339/O
                         net (fo=10, routed)          0.953    44.838    u_tdc/u_DecStart/bin_reg[3]_i_339_n_0
    SLICE_X57Y66         LUT5 (Prop_lut5_I4_O)        0.105    44.943 r  u_tdc/u_DecStart/bin_reg[3]_i_337/O
                         net (fo=3, routed)           0.462    45.405    u_tdc/u_DecStart/bin_reg[3]_i_337_n_0
    SLICE_X57Y67         LUT6 (Prop_lut6_I1_O)        0.105    45.510 r  u_tdc/u_DecStart/bin_reg[3]_i_530/O
                         net (fo=6, routed)           0.959    46.469    u_tdc/u_DecStart/bin_reg[3]_i_530_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I5_O)        0.105    46.574 r  u_tdc/u_DecStart/bin_reg[3]_i_535/O
                         net (fo=7, routed)           0.763    47.337    u_tdc/u_DecStart/bin_reg[3]_i_535_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I5_O)        0.105    47.442 r  u_tdc/u_DecStart/bin_reg[4]_i_692/O
                         net (fo=7, routed)           0.560    48.001    u_tdc/u_DecStart/bin_reg[4]_i_692_n_0
    SLICE_X65Y71         LUT6 (Prop_lut6_I5_O)        0.105    48.106 r  u_tdc/u_DecStart/bin_reg[4]_i_435/O
                         net (fo=8, routed)           0.497    48.603    u_tdc/u_DecStart/bin_reg[4]_i_435_n_0
    SLICE_X67Y71         LUT5 (Prop_lut5_I4_O)        0.105    48.708 r  u_tdc/u_DecStart/bin_reg[3]_i_524/O
                         net (fo=7, routed)           0.542    49.250    u_tdc/u_DecStart/bin_reg[3]_i_524_n_0
    SLICE_X67Y72         LUT6 (Prop_lut6_I5_O)        0.105    49.355 r  u_tdc/u_DecStart/bin_reg[5]_i_853/O
                         net (fo=7, routed)           0.905    50.260    u_tdc/u_DecStart/bin_reg[5]_i_853_n_0
    SLICE_X65Y74         LUT6 (Prop_lut6_I5_O)        0.105    50.365 r  u_tdc/u_DecStart/bin_reg[3]_i_513/O
                         net (fo=6, routed)           1.027    51.392    u_tdc/u_DecStart/bin_reg[3]_i_513_n_0
    SLICE_X63Y76         LUT6 (Prop_lut6_I5_O)        0.105    51.497 r  u_tdc/u_DecStart/bin_reg[3]_i_515/O
                         net (fo=7, routed)           0.356    51.853    u_tdc/u_DecStart/bin_reg[3]_i_515_n_0
    SLICE_X63Y76         LUT6 (Prop_lut6_I5_O)        0.105    51.958 r  u_tdc/u_DecStart/bin_reg[4]_i_719/O
                         net (fo=7, routed)           1.413    53.371    u_tdc/u_DecStart/bin_reg[4]_i_719_n_0
    SLICE_X58Y74         LUT6 (Prop_lut6_I5_O)        0.105    53.476 r  u_tdc/u_DecStart/bin_reg[4]_i_451/O
                         net (fo=7, routed)           0.836    54.311    u_tdc/u_DecStart/bin_reg[4]_i_451_n_0
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.105    54.416 r  u_tdc/u_DecStart/bin_reg[3]_i_334/O
                         net (fo=7, routed)           0.832    55.249    u_tdc/u_DecStart/bin_reg[3]_i_334_n_0
    SLICE_X53Y75         LUT6 (Prop_lut6_I5_O)        0.105    55.354 r  u_tdc/u_DecStart/bin_reg[3]_i_315/O
                         net (fo=7, routed)           0.256    55.610    u_tdc/u_DecStart/bin_reg[3]_i_315_n_0
    SLICE_X53Y76         LUT6 (Prop_lut6_I5_O)        0.105    55.715 r  u_tdc/u_DecStart/bin_reg[3]_i_141/O
                         net (fo=5, routed)           0.798    56.513    u_tdc/u_DecStart/bin_reg[3]_i_141_n_0
    SLICE_X56Y77         LUT6 (Prop_lut6_I5_O)        0.105    56.618 r  u_tdc/u_DecStart/bin_reg[3]_i_145/O
                         net (fo=7, routed)           0.938    57.556    u_tdc/u_DecStart/bin_reg[3]_i_145_n_0
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.105    57.661 r  u_tdc/u_DecStart/bin_reg[3]_i_511/O
                         net (fo=6, routed)           0.688    58.349    u_tdc/u_DecStart/bin_reg[3]_i_511_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I5_O)        0.105    58.454 r  u_tdc/u_DecStart/bin_reg[5]_i_667/O
                         net (fo=8, routed)           0.264    58.718    u_tdc/u_DecStart/bin_reg[5]_i_667_n_0
    SLICE_X62Y82         LUT6 (Prop_lut6_I5_O)        0.105    58.823 r  u_tdc/u_DecStart/bin_reg[3]_i_503/O
                         net (fo=7, routed)           0.848    59.671    u_tdc/u_DecStart/bin_reg[3]_i_503_n_0
    SLICE_X58Y82         LUT6 (Prop_lut6_I5_O)        0.105    59.776 r  u_tdc/u_DecStart/bin_reg[5]_i_656/O
                         net (fo=7, routed)           0.470    60.245    u_tdc/u_DecStart/bin_reg[5]_i_656_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I5_O)        0.105    60.350 r  u_tdc/u_DecStart/bin_reg[3]_i_498/O
                         net (fo=6, routed)           0.611    60.961    u_tdc/u_DecStart/bin_reg[3]_i_498_n_0
    SLICE_X54Y79         LUT6 (Prop_lut6_I5_O)        0.105    61.066 r  u_tdc/u_DecStart/bin_reg[5]_i_693/O
                         net (fo=7, routed)           0.741    61.808    u_tdc/u_DecStart/bin_reg[5]_i_693_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.105    61.913 r  u_tdc/u_DecStart/bin_reg[5]_i_901/O
                         net (fo=7, routed)           0.657    62.570    u_tdc/u_DecStart/bin_reg[5]_i_901_n_0
    SLICE_X51Y79         LUT6 (Prop_lut6_I5_O)        0.105    62.675 r  u_tdc/u_DecStart/bin_reg[5]_i_682/O
                         net (fo=7, routed)           0.442    63.116    u_tdc/u_DecStart/bin_reg[5]_i_682_n_0
    SLICE_X48Y79         LUT6 (Prop_lut6_I5_O)        0.105    63.221 r  u_tdc/u_DecStart/bin_reg[5]_i_709/O
                         net (fo=7, routed)           0.888    64.110    u_tdc/u_DecStart/bin_reg[5]_i_709_n_0
    SLICE_X47Y83         LUT6 (Prop_lut6_I5_O)        0.105    64.215 r  u_tdc/u_DecStart/bin_reg[5]_i_475/O
                         net (fo=7, routed)           0.675    64.889    u_tdc/u_DecStart/bin_reg[5]_i_475_n_0
    SLICE_X47Y84         LUT6 (Prop_lut6_I5_O)        0.105    64.994 r  u_tdc/u_DecStart/bin_reg[3]_i_130/O
                         net (fo=6, routed)           0.823    65.818    u_tdc/u_DecStart/bin_reg[3]_i_130_n_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I5_O)        0.105    65.923 r  u_tdc/u_DecStart/bin_reg[3]_i_133/O
                         net (fo=7, routed)           0.907    66.830    u_tdc/u_DecStart/bin_reg[3]_i_133_n_0
    SLICE_X48Y85         LUT6 (Prop_lut6_I5_O)        0.105    66.935 r  u_tdc/u_DecStart/bin_reg[3]_i_293/O
                         net (fo=7, routed)           0.863    67.798    u_tdc/u_DecStart/bin_reg[3]_i_293_n_0
    SLICE_X48Y86         LUT6 (Prop_lut6_I5_O)        0.105    67.903 r  u_tdc/u_DecStart/bin_reg[4]_i_386/O
                         net (fo=8, routed)           0.675    68.578    u_tdc/u_DecStart/bin_reg[4]_i_386_n_0
    SLICE_X53Y86         LUT5 (Prop_lut5_I4_O)        0.105    68.683 r  u_tdc/u_DecStart/bin_reg[3]_i_602/O
                         net (fo=7, routed)           0.394    69.077    u_tdc/u_DecStart/bin_reg[3]_i_602_n_0
    SLICE_X58Y86         LUT6 (Prop_lut6_I5_O)        0.105    69.182 r  u_tdc/u_DecStart/bin_reg[5]_i_595/O
                         net (fo=7, routed)           0.241    69.423    u_tdc/u_DecStart/bin_reg[5]_i_595_n_0
    SLICE_X59Y87         LUT6 (Prop_lut6_I5_O)        0.105    69.528 r  u_tdc/u_DecStart/bin_reg[3]_i_477/O
                         net (fo=6, routed)           0.481    70.008    u_tdc/u_DecStart/bin_reg[3]_i_477_n_0
    SLICE_X61Y88         LUT6 (Prop_lut6_I5_O)        0.105    70.113 r  u_tdc/u_DecStart/bin_reg[3]_i_480/O
                         net (fo=6, routed)           0.675    70.789    u_tdc/u_DecStart/bin_reg[3]_i_480_n_0
    SLICE_X60Y90         LUT6 (Prop_lut6_I5_O)        0.105    70.894 r  u_tdc/u_DecStart/bin_reg[4]_i_353/O
                         net (fo=6, routed)           0.645    71.539    u_tdc/u_DecStart/bin_reg[4]_i_353_n_0
    SLICE_X56Y92         LUT6 (Prop_lut6_I5_O)        0.105    71.644 r  u_tdc/u_DecStart/bin_reg[6]_i_342/O
                         net (fo=7, routed)           0.591    72.235    u_tdc/u_DecStart/bin_reg[6]_i_342_n_0
    SLICE_X54Y93         LUT6 (Prop_lut6_I5_O)        0.105    72.340 r  u_tdc/u_DecStart/bin_reg[3]_i_486/O
                         net (fo=7, routed)           0.386    72.726    u_tdc/u_DecStart/bin_reg[3]_i_486_n_0
    SLICE_X51Y93         LUT6 (Prop_lut6_I5_O)        0.105    72.831 r  u_tdc/u_DecStart/bin_reg[5]_i_394/O
                         net (fo=7, routed)           0.498    73.329    u_tdc/u_DecStart/bin_reg[5]_i_394_n_0
    SLICE_X50Y92         LUT6 (Prop_lut6_I5_O)        0.105    73.434 r  u_tdc/u_DecStart/bin_reg[3]_i_262/O
                         net (fo=6, routed)           0.496    73.930    u_tdc/u_DecStart/bin_reg[3]_i_262_n_0
    SLICE_X48Y89         LUT6 (Prop_lut6_I5_O)        0.105    74.035 r  u_tdc/u_DecStart/bin_reg[5]_i_191/O
                         net (fo=7, routed)           0.795    74.831    u_tdc/u_DecStart/bin_reg[5]_i_191_n_0
    SLICE_X46Y86         LUT6 (Prop_lut6_I5_O)        0.105    74.936 r  u_tdc/u_DecStart/bin_reg[5]_i_355/O
                         net (fo=7, routed)           1.199    76.135    u_tdc/u_DecStart/bin_reg[5]_i_355_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I5_O)        0.105    76.240 r  u_tdc/u_DecStart/bin_reg[5]_i_204/O
                         net (fo=8, routed)           0.284    76.524    u_tdc/u_DecStart/bin_reg[5]_i_204_n_0
    SLICE_X42Y88         LUT6 (Prop_lut6_I5_O)        0.105    76.629 r  u_tdc/u_DecStart/bin_reg[3]_i_265/O
                         net (fo=7, routed)           0.740    77.370    u_tdc/u_DecStart/bin_reg[3]_i_265_n_0
    SLICE_X44Y92         LUT6 (Prop_lut6_I5_O)        0.105    77.475 r  u_tdc/u_DecStart/bin_reg[5]_i_138/O
                         net (fo=7, routed)           0.690    78.165    u_tdc/u_DecStart/bin_reg[5]_i_138_n_0
    SLICE_X44Y93         LUT6 (Prop_lut6_I5_O)        0.105    78.270 r  u_tdc/u_DecStart/bin_reg[5]_i_299/O
                         net (fo=6, routed)           0.959    79.229    u_tdc/u_DecStart/bin_reg[5]_i_299_n_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I5_O)        0.105    79.334 r  u_tdc/u_DecStart/bin_reg[5]_i_294/O
                         net (fo=5, routed)           0.260    79.594    u_tdc/u_DecStart/bin_reg[5]_i_294_n_0
    SLICE_X43Y96         LUT6 (Prop_lut6_I5_O)        0.105    79.699 r  u_tdc/u_DecStart/bin_reg[5]_i_309/O
                         net (fo=6, routed)           1.122    80.821    u_tdc/u_DecStart/bin_reg[5]_i_309_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I5_O)        0.105    80.926 r  u_tdc/u_DecStart/bin_reg[5]_i_586/O
                         net (fo=6, routed)           0.700    81.626    u_tdc/u_DecStart/bin_reg[5]_i_586_n_0
    SLICE_X40Y100        LUT6 (Prop_lut6_I5_O)        0.105    81.731 r  u_tdc/u_DecStart/bin_reg[5]_i_574/O
                         net (fo=6, routed)           0.697    82.428    u_tdc/u_DecStart/bin_reg[5]_i_574_n_0
    SLICE_X38Y100        LUT6 (Prop_lut6_I5_O)        0.105    82.533 r  u_tdc/u_DecStart/bin_reg[7]_i_660/O
                         net (fo=5, routed)           1.067    83.600    u_tdc/u_DecStart/bin_reg[7]_i_660_n_0
    SLICE_X35Y98         LUT6 (Prop_lut6_I5_O)        0.105    83.705 r  u_tdc/u_DecStart/bin_reg[5]_i_569/O
                         net (fo=5, routed)           0.802    84.507    u_tdc/u_DecStart/bin_reg[5]_i_569_n_0
    SLICE_X33Y97         LUT6 (Prop_lut6_I5_O)        0.105    84.612 r  u_tdc/u_DecStart/bin_reg[5]_i_340/O
                         net (fo=6, routed)           0.933    85.546    u_tdc/u_DecStart/bin_reg[5]_i_340_n_0
    SLICE_X34Y94         LUT5 (Prop_lut5_I4_O)        0.105    85.651 r  u_tdc/u_DecStart/bin_reg[5]_i_336/O
                         net (fo=7, routed)           0.570    86.221    u_tdc/u_DecStart/bin_reg[5]_i_336_n_0
    SLICE_X34Y94         LUT6 (Prop_lut6_I5_O)        0.105    86.326 r  u_tdc/u_DecStart/bin_reg[6]_i_264/O
                         net (fo=6, routed)           0.787    87.113    u_tdc/u_DecStart/bin_reg[6]_i_264_n_0
    SLICE_X33Y92         LUT5 (Prop_lut5_I4_O)        0.105    87.218 r  u_tdc/u_DecStart/bin_reg[5]_i_166/O
                         net (fo=7, routed)           0.718    87.936    u_tdc/u_DecStart/bin_reg[5]_i_166_n_0
    SLICE_X31Y92         LUT6 (Prop_lut6_I5_O)        0.105    88.041 r  u_tdc/u_DecStart/bin_reg[6]_i_133/O
                         net (fo=6, routed)           0.709    88.750    u_tdc/u_DecStart/bin_reg[6]_i_133_n_0
    SLICE_X32Y93         LUT6 (Prop_lut6_I5_O)        0.105    88.855 r  u_tdc/u_DecStart/bin_reg[3]_i_283/O
                         net (fo=4, routed)           0.485    89.340    u_tdc/u_DecStart/bin_reg[3]_i_283_n_0
    SLICE_X30Y95         LUT6 (Prop_lut6_I5_O)        0.105    89.445 r  u_tdc/u_DecStart/bin_reg[3]_i_278/O
                         net (fo=4, routed)           0.674    90.119    u_tdc/u_DecStart/bin_reg[3]_i_278_n_0
    SLICE_X27Y95         LUT5 (Prop_lut5_I4_O)        0.105    90.224 r  u_tdc/u_DecStart/bin_reg[6]_i_170/O
                         net (fo=4, routed)           0.645    90.869    u_tdc/u_DecStart/bin_reg[6]_i_170_n_0
    SLICE_X24Y95         LUT6 (Prop_lut6_I5_O)        0.105    90.974 r  u_tdc/u_DecStart/bin_reg[7]_i_253/O
                         net (fo=5, routed)           0.683    91.657    u_tdc/u_DecStart/bin_reg[7]_i_253_n_0
    SLICE_X23Y94         LUT6 (Prop_lut6_I5_O)        0.105    91.762 r  u_tdc/u_DecStart/bin_reg[6]_i_206/O
                         net (fo=7, routed)           0.620    92.382    u_tdc/u_DecStart/bin_reg[6]_i_206_n_0
    SLICE_X22Y90         LUT6 (Prop_lut6_I5_O)        0.105    92.487 r  u_tdc/u_DecStart/bin_reg[6]_i_108/O
                         net (fo=6, routed)           0.694    93.181    u_tdc/u_DecStart/bin_reg[6]_i_108_n_0
    SLICE_X22Y89         LUT6 (Prop_lut6_I5_O)        0.105    93.286 r  u_tdc/u_DecStart/bin_reg[6]_i_190/O
                         net (fo=4, routed)           0.660    93.946    u_tdc/u_DecStart/bin_reg[6]_i_190_n_0
    SLICE_X23Y88         LUT6 (Prop_lut6_I5_O)        0.105    94.051 r  u_tdc/u_DecStart/bin_reg[5]_i_276/O
                         net (fo=4, routed)           0.540    94.591    u_tdc/u_DecStart/bin_reg[5]_i_276_n_0
    SLICE_X26Y88         LUT5 (Prop_lut5_I4_O)        0.105    94.696 r  u_tdc/u_DecStart/bin_reg[7]_i_240/O
                         net (fo=4, routed)           0.596    95.292    u_tdc/u_DecStart/bin_reg[7]_i_240_n_0
    SLICE_X27Y87         LUT6 (Prop_lut6_I5_O)        0.105    95.397 r  u_tdc/u_DecStart/bin_reg[4]_i_118/O
                         net (fo=4, routed)           1.029    96.426    u_tdc/u_DecStart/bin_reg[4]_i_118_n_0
    SLICE_X32Y86         LUT5 (Prop_lut5_I4_O)        0.105    96.531 r  u_tdc/u_DecStart/bin_reg[3]_i_107/O
                         net (fo=4, routed)           0.333    96.865    u_tdc/u_DecStart/bin_reg[3]_i_107_n_0
    SLICE_X33Y86         LUT6 (Prop_lut6_I5_O)        0.105    96.970 r  u_tdc/u_DecStart/bin_reg[3]_i_34/O
                         net (fo=2, routed)           0.789    97.758    u_tdc/u_DecStart/bin_reg[3]_i_34_n_0
    SLICE_X34Y86         LUT6 (Prop_lut6_I0_O)        0.105    97.863 r  u_tdc/u_DecStart/bin_reg[6]_i_24/O
                         net (fo=3, routed)           0.949    98.812    u_tdc/u_DecStart/bin_reg[6]_i_24_n_0
    SLICE_X34Y86         LUT6 (Prop_lut6_I0_O)        0.105    98.917 r  u_tdc/u_DecStart/bin_reg[4]_i_10/O
                         net (fo=1, routed)           0.352    99.269    u_tdc/u_DecStart/bin_reg[4]_i_10_n_0
    SLICE_X34Y87         LUT6 (Prop_lut6_I4_O)        0.105    99.374 r  u_tdc/u_DecStart/bin_reg[4]_i_2/O
                         net (fo=1, routed)           1.242   100.616    u_tdc/u_DecStart/bin_reg[4]_i_2_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I0_O)        0.105   100.721 r  u_tdc/u_DecStart/bin_reg[4]_i_1/O
                         net (fo=1, routed)           0.753   101.475    u_tdc/u_DecStart/bin_reg[4]_i_1_n_0
    SLICE_X30Y66         LDCE                                         r  u_tdc/u_DecStart/bin_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tdc/u_DecStop/bin_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            u_tdc/u_DecStop/bin_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        100.226ns  (logic 14.133ns (14.101%)  route 86.093ns (85.899%))
  Logic Levels:           124  (LDCE=1 LUT3=5 LUT4=2 LUT5=17 LUT6=99)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y71         LDCE                         0.000     0.000 r  u_tdc/u_DecStop/bin_reg[0]/G
    SLICE_X20Y71         LDCE (EnToQ_ldce_G_Q)        0.521     0.521 r  u_tdc/u_DecStop/bin_reg[0]/Q
                         net (fo=35, routed)          0.674     1.195    u_tdc/u_DecStop/wDecoStopOut[0]
    SLICE_X20Y63         LUT5 (Prop_lut5_I3_O)        0.125     1.320 r  u_tdc/u_DecStop/bin_reg[3]_i_568/O
                         net (fo=15, routed)          1.131     2.451    u_tdc/u_DecStop/bin_reg[3]_i_568_n_0
    SLICE_X12Y62         LUT3 (Prop_lut3_I0_O)        0.264     2.715 r  u_tdc/u_DecStop/bin_reg[3]_i_575/O
                         net (fo=5, routed)           0.751     3.467    u_tdc/u_DecStop/bin_reg[3]_i_575_n_0
    SLICE_X16Y62         LUT6 (Prop_lut6_I1_O)        0.105     3.572 r  u_tdc/u_DecStop/bin_reg[1]_i_199/O
                         net (fo=14, routed)          1.092     4.663    u_tdc/u_DecStop/bin_reg[1]_i_199_n_0
    SLICE_X11Y59         LUT3 (Prop_lut3_I2_O)        0.105     4.768 r  u_tdc/u_DecStop/bin_reg[1]_i_176/O
                         net (fo=6, routed)           0.465     5.233    u_tdc/u_DecStop/bin_reg[1]_i_176_n_0
    SLICE_X11Y56         LUT4 (Prop_lut4_I3_O)        0.105     5.338 r  u_tdc/u_DecStop/bin_reg[1]_i_200/O
                         net (fo=9, routed)           0.393     5.731    u_tdc/u_DecStop/bin_reg[1]_i_200_n_0
    SLICE_X11Y56         LUT5 (Prop_lut5_I4_O)        0.105     5.836 r  u_tdc/u_DecStop/bin_reg[1]_i_177/O
                         net (fo=8, routed)           0.751     6.587    u_tdc/u_DecStop/bin_reg[1]_i_177_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I5_O)        0.105     6.692 r  u_tdc/u_DecStop/bin_reg[4]_i_808/O
                         net (fo=8, routed)           0.728     7.420    u_tdc/u_DecStop/bin_reg[4]_i_808_n_0
    SLICE_X16Y58         LUT5 (Prop_lut5_I0_O)        0.105     7.525 r  u_tdc/u_DecStop/bin_reg[3]_i_423/O
                         net (fo=12, routed)          0.932     8.458    u_tdc/u_DecStop/bin_reg[3]_i_423_n_0
    SLICE_X21Y60         LUT4 (Prop_lut4_I3_O)        0.105     8.563 r  u_tdc/u_DecStop/bin_reg[3]_i_416/O
                         net (fo=8, routed)           0.866     9.428    u_tdc/u_DecStop/bin_reg[3]_i_416_n_0
    SLICE_X22Y58         LUT5 (Prop_lut5_I2_O)        0.105     9.533 r  u_tdc/u_DecStop/bin_reg[3]_i_430/O
                         net (fo=11, routed)          1.055    10.589    u_tdc/u_DecStop/bin_reg[3]_i_430_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I5_O)        0.105    10.694 r  u_tdc/u_DecStop/bin_reg[3]_i_230/O
                         net (fo=9, routed)           0.973    11.666    u_tdc/u_DecStop/bin_reg[3]_i_230_n_0
    SLICE_X19Y53         LUT6 (Prop_lut6_I5_O)        0.105    11.771 r  u_tdc/u_DecStop/bin_reg[3]_i_222/O
                         net (fo=8, routed)           0.643    12.414    u_tdc/u_DecStop/bin_reg[3]_i_222_n_0
    SLICE_X18Y53         LUT6 (Prop_lut6_I5_O)        0.105    12.519 r  u_tdc/u_DecStop/bin_reg[4]_i_843/O
                         net (fo=7, routed)           0.535    13.054    u_tdc/u_DecStop/bin_reg[4]_i_843_n_0
    SLICE_X16Y53         LUT5 (Prop_lut5_I4_O)        0.105    13.159 r  u_tdc/u_DecStop/bin_reg[4]_i_834/O
                         net (fo=12, routed)          0.930    14.089    u_tdc/u_DecStop/bin_reg[4]_i_834_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I5_O)        0.105    14.194 r  u_tdc/u_DecStop/bin_reg[4]_i_604/O
                         net (fo=4, routed)           1.178    15.371    u_tdc/u_DecStop/bin_reg[4]_i_604_n_0
    SLICE_X15Y49         LUT3 (Prop_lut3_I2_O)        0.105    15.476 r  u_tdc/u_DecStop/bin_reg[4]_i_851/O
                         net (fo=11, routed)          0.309    15.785    u_tdc/u_DecStop/bin_reg[4]_i_851_n_0
    SLICE_X16Y48         LUT6 (Prop_lut6_I5_O)        0.105    15.890 r  u_tdc/u_DecStop/bin_reg[2]_i_267/O
                         net (fo=6, routed)           0.746    16.636    u_tdc/u_DecStop/bin_reg[2]_i_267_n_0
    SLICE_X15Y46         LUT5 (Prop_lut5_I4_O)        0.108    16.744 r  u_tdc/u_DecStop/bin_reg[2]_i_255/O
                         net (fo=5, routed)           0.800    17.544    u_tdc/u_DecStop/bin_reg[2]_i_255_n_0
    SLICE_X15Y43         LUT6 (Prop_lut6_I5_O)        0.267    17.811 r  u_tdc/u_DecStop/bin_reg[4]_i_864/O
                         net (fo=7, routed)           0.930    18.740    u_tdc/u_DecStop/bin_reg[4]_i_864_n_0
    SLICE_X19Y44         LUT3 (Prop_lut3_I2_O)        0.105    18.845 r  u_tdc/u_DecStop/bin_reg[2]_i_261/O
                         net (fo=12, routed)          1.348    20.194    u_tdc/u_DecStop/bin_reg[2]_i_261_n_0
    SLICE_X22Y45         LUT5 (Prop_lut5_I4_O)        0.118    20.312 r  u_tdc/u_DecStop/bin_reg[3]_i_591/O
                         net (fo=3, routed)           0.383    20.695    u_tdc/u_DecStop/bin_reg[3]_i_591_n_0
    SLICE_X22Y45         LUT6 (Prop_lut6_I2_O)        0.264    20.959 r  u_tdc/u_DecStop/bin_reg[3]_i_459/O
                         net (fo=7, routed)           0.839    21.798    u_tdc/u_DecStop/bin_reg[3]_i_459_n_0
    SLICE_X23Y47         LUT6 (Prop_lut6_I5_O)        0.105    21.903 r  u_tdc/u_DecStop/bin_reg[5]_i_531/O
                         net (fo=7, routed)           0.703    22.606    u_tdc/u_DecStop/bin_reg[5]_i_531_n_0
    SLICE_X24Y48         LUT6 (Prop_lut6_I5_O)        0.105    22.711 r  u_tdc/u_DecStop/bin_reg[4]_i_584/O
                         net (fo=5, routed)           0.935    23.646    u_tdc/u_DecStop/bin_reg[4]_i_584_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I5_O)        0.105    23.751 r  u_tdc/u_DecStop/bin_reg[3]_i_235/O
                         net (fo=7, routed)           0.673    24.424    u_tdc/u_DecStop/bin_reg[3]_i_235_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I5_O)        0.105    24.529 r  u_tdc/u_DecStop/bin_reg[3]_i_231/O
                         net (fo=4, routed)           0.651    25.180    u_tdc/u_DecStop/bin_reg[3]_i_231_n_0
    SLICE_X27Y52         LUT6 (Prop_lut6_I5_O)        0.105    25.285 r  u_tdc/u_DecStop/bin_reg[3]_i_384/O
                         net (fo=4, routed)           0.912    26.197    u_tdc/u_DecStop/bin_reg[3]_i_384_n_0
    SLICE_X34Y51         LUT6 (Prop_lut6_I5_O)        0.105    26.302 r  u_tdc/u_DecStop/bin_reg[3]_i_182/O
                         net (fo=7, routed)           0.967    27.269    u_tdc/u_DecStop/bin_reg[3]_i_182_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.105    27.374 r  u_tdc/u_DecStop/bin_reg[3]_i_388/O
                         net (fo=7, routed)           0.506    27.880    u_tdc/u_DecStop/bin_reg[3]_i_388_n_0
    SLICE_X40Y49         LUT6 (Prop_lut6_I5_O)        0.105    27.985 r  u_tdc/u_DecStop/bin_reg[3]_i_191/O
                         net (fo=4, routed)           0.836    28.821    u_tdc/u_DecStop/bin_reg[3]_i_191_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I5_O)        0.105    28.926 r  u_tdc/u_DecStop/bin_reg[3]_i_412/O
                         net (fo=4, routed)           0.861    29.788    u_tdc/u_DecStop/bin_reg[3]_i_412_n_0
    SLICE_X42Y52         LUT5 (Prop_lut5_I4_O)        0.105    29.893 r  u_tdc/u_DecStop/bin_reg[3]_i_407/O
                         net (fo=4, routed)           0.337    30.230    u_tdc/u_DecStop/bin_reg[3]_i_407_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.105    30.335 r  u_tdc/u_DecStop/bin_reg[3]_i_402/O
                         net (fo=6, routed)           0.848    31.183    u_tdc/u_DecStop/bin_reg[3]_i_402_n_0
    SLICE_X44Y55         LUT6 (Prop_lut6_I5_O)        0.105    31.288 r  u_tdc/u_DecStop/bin_reg[3]_i_398/O
                         net (fo=7, routed)           0.514    31.802    u_tdc/u_DecStop/bin_reg[3]_i_398_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I5_O)        0.105    31.907 r  u_tdc/u_DecStop/bin_reg[3]_i_377/O
                         net (fo=7, routed)           0.690    32.596    u_tdc/u_DecStop/bin_reg[3]_i_377_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I5_O)        0.105    32.701 r  u_tdc/u_DecStop/bin_reg[3]_i_173/O
                         net (fo=6, routed)           0.685    33.386    u_tdc/u_DecStop/bin_reg[3]_i_173_n_0
    SLICE_X34Y57         LUT6 (Prop_lut6_I5_O)        0.105    33.491 r  u_tdc/u_DecStop/bin_reg[3]_i_175/O
                         net (fo=7, routed)           0.952    34.443    u_tdc/u_DecStop/bin_reg[3]_i_175_n_0
    SLICE_X31Y60         LUT6 (Prop_lut6_I5_O)        0.105    34.548 r  u_tdc/u_DecStop/bin_reg[4]_i_247/O
                         net (fo=7, routed)           0.573    35.121    u_tdc/u_DecStop/bin_reg[4]_i_247_n_0
    SLICE_X34Y61         LUT6 (Prop_lut6_I5_O)        0.105    35.226 r  u_tdc/u_DecStop/bin_reg[4]_i_89/O
                         net (fo=8, routed)           0.285    35.511    u_tdc/u_DecStop/bin_reg[4]_i_89_n_0
    SLICE_X36Y61         LUT6 (Prop_lut6_I5_O)        0.105    35.616 r  u_tdc/u_DecStop/bin_reg[3]_i_177/O
                         net (fo=7, routed)           0.485    36.102    u_tdc/u_DecStop/bin_reg[3]_i_177_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I5_O)        0.105    36.207 r  u_tdc/u_DecStop/bin_reg[3]_i_359/O
                         net (fo=7, routed)           0.821    37.027    u_tdc/u_DecStop/bin_reg[3]_i_359_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I5_O)        0.105    37.132 r  u_tdc/u_DecStop/bin_reg[3]_i_555/O
                         net (fo=7, routed)           0.676    37.808    u_tdc/u_DecStop/bin_reg[3]_i_555_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I5_O)        0.105    37.913 r  u_tdc/u_DecStop/bin_reg[3]_i_355/O
                         net (fo=7, routed)           1.188    39.101    u_tdc/u_DecStop/bin_reg[3]_i_355_n_0
    SLICE_X43Y62         LUT6 (Prop_lut6_I5_O)        0.105    39.206 r  u_tdc/u_DecStop/bin_reg[3]_i_350/O
                         net (fo=7, routed)           0.857    40.064    u_tdc/u_DecStop/bin_reg[3]_i_350_n_0
    SLICE_X46Y60         LUT6 (Prop_lut6_I5_O)        0.105    40.169 r  u_tdc/u_DecStop/bin_reg[4]_i_731/O
                         net (fo=8, routed)           0.807    40.976    u_tdc/u_DecStop/bin_reg[4]_i_731_n_0
    SLICE_X48Y61         LUT5 (Prop_lut5_I4_O)        0.105    41.081 r  u_tdc/u_DecStop/bin_reg[3]_i_545/O
                         net (fo=7, routed)           0.481    41.562    u_tdc/u_DecStop/bin_reg[3]_i_545_n_0
    SLICE_X49Y65         LUT6 (Prop_lut6_I5_O)        0.105    41.667 r  u_tdc/u_DecStop/bin_reg[3]_i_542/O
                         net (fo=7, routed)           0.787    42.454    u_tdc/u_DecStop/bin_reg[3]_i_542_n_0
    SLICE_X46Y63         LUT6 (Prop_lut6_I5_O)        0.105    42.559 r  u_tdc/u_DecStop/bin_reg[3]_i_340/O
                         net (fo=6, routed)           0.824    43.384    u_tdc/u_DecStop/bin_reg[3]_i_340_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I5_O)        0.105    43.489 r  u_tdc/u_DecStop/bin_reg[3]_i_344/O
                         net (fo=6, routed)           0.847    44.336    u_tdc/u_DecStop/bin_reg[3]_i_344_n_0
    SLICE_X41Y65         LUT5 (Prop_lut5_I4_O)        0.124    44.460 r  u_tdc/u_DecStop/bin_reg[4]_i_468/O
                         net (fo=6, routed)           0.935    45.395    u_tdc/u_DecStop/bin_reg[4]_i_468_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I5_O)        0.267    45.662 r  u_tdc/u_DecStop/bin_reg[4]_i_216/O
                         net (fo=8, routed)           0.913    46.576    u_tdc/u_DecStop/bin_reg[4]_i_216_n_0
    SLICE_X36Y68         LUT6 (Prop_lut6_I5_O)        0.105    46.681 r  u_tdc/u_DecStop/bin_reg[3]_i_338/O
                         net (fo=7, routed)           0.678    47.358    u_tdc/u_DecStop/bin_reg[3]_i_338_n_0
    SLICE_X41Y68         LUT6 (Prop_lut6_I5_O)        0.105    47.463 r  u_tdc/u_DecStop/bin_reg[5]_i_442/O
                         net (fo=7, routed)           0.557    48.021    u_tdc/u_DecStop/bin_reg[5]_i_442_n_0
    SLICE_X42Y67         LUT6 (Prop_lut6_I5_O)        0.105    48.126 r  u_tdc/u_DecStop/bin_reg[3]_i_530/O
                         net (fo=6, routed)           0.864    48.990    u_tdc/u_DecStop/bin_reg[3]_i_530_n_0
    SLICE_X45Y66         LUT6 (Prop_lut6_I5_O)        0.105    49.095 r  u_tdc/u_DecStop/bin_reg[3]_i_535/O
                         net (fo=7, routed)           0.705    49.800    u_tdc/u_DecStop/bin_reg[3]_i_535_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I5_O)        0.105    49.905 r  u_tdc/u_DecStop/bin_reg[4]_i_692/O
                         net (fo=7, routed)           0.678    50.583    u_tdc/u_DecStop/bin_reg[4]_i_692_n_0
    SLICE_X50Y67         LUT6 (Prop_lut6_I5_O)        0.105    50.688 r  u_tdc/u_DecStop/bin_reg[4]_i_435/O
                         net (fo=8, routed)           0.354    51.043    u_tdc/u_DecStop/bin_reg[4]_i_435_n_0
    SLICE_X50Y68         LUT5 (Prop_lut5_I4_O)        0.105    51.148 r  u_tdc/u_DecStop/bin_reg[3]_i_524/O
                         net (fo=7, routed)           0.268    51.416    u_tdc/u_DecStop/bin_reg[3]_i_524_n_0
    SLICE_X52Y68         LUT6 (Prop_lut6_I5_O)        0.105    51.521 r  u_tdc/u_DecStop/bin_reg[5]_i_853/O
                         net (fo=7, routed)           0.484    52.005    u_tdc/u_DecStop/bin_reg[5]_i_853_n_0
    SLICE_X53Y69         LUT6 (Prop_lut6_I5_O)        0.105    52.110 r  u_tdc/u_DecStop/bin_reg[3]_i_513/O
                         net (fo=6, routed)           0.713    52.823    u_tdc/u_DecStop/bin_reg[3]_i_513_n_0
    SLICE_X53Y72         LUT6 (Prop_lut6_I5_O)        0.105    52.928 r  u_tdc/u_DecStop/bin_reg[3]_i_515/O
                         net (fo=7, routed)           0.618    53.547    u_tdc/u_DecStop/bin_reg[3]_i_515_n_0
    SLICE_X52Y73         LUT6 (Prop_lut6_I5_O)        0.105    53.652 r  u_tdc/u_DecStop/bin_reg[4]_i_719/O
                         net (fo=7, routed)           0.811    54.462    u_tdc/u_DecStop/bin_reg[4]_i_719_n_0
    SLICE_X48Y72         LUT6 (Prop_lut6_I5_O)        0.105    54.567 r  u_tdc/u_DecStop/bin_reg[4]_i_451/O
                         net (fo=7, routed)           0.810    55.378    u_tdc/u_DecStop/bin_reg[4]_i_451_n_0
    SLICE_X46Y74         LUT6 (Prop_lut6_I5_O)        0.105    55.483 r  u_tdc/u_DecStop/bin_reg[3]_i_334/O
                         net (fo=7, routed)           0.694    56.177    u_tdc/u_DecStop/bin_reg[3]_i_334_n_0
    SLICE_X45Y75         LUT6 (Prop_lut6_I5_O)        0.105    56.282 r  u_tdc/u_DecStop/bin_reg[3]_i_315/O
                         net (fo=7, routed)           0.644    56.926    u_tdc/u_DecStop/bin_reg[3]_i_315_n_0
    SLICE_X42Y76         LUT6 (Prop_lut6_I5_O)        0.105    57.031 r  u_tdc/u_DecStop/bin_reg[3]_i_141/O
                         net (fo=5, routed)           0.454    57.484    u_tdc/u_DecStop/bin_reg[3]_i_141_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I5_O)        0.105    57.589 r  u_tdc/u_DecStop/bin_reg[3]_i_145/O
                         net (fo=7, routed)           0.798    58.387    u_tdc/u_DecStop/bin_reg[3]_i_145_n_0
    SLICE_X39Y75         LUT6 (Prop_lut6_I5_O)        0.105    58.492 r  u_tdc/u_DecStop/bin_reg[3]_i_511/O
                         net (fo=6, routed)           0.536    59.028    u_tdc/u_DecStop/bin_reg[3]_i_511_n_0
    SLICE_X40Y74         LUT6 (Prop_lut6_I5_O)        0.105    59.133 r  u_tdc/u_DecStop/bin_reg[5]_i_667/O
                         net (fo=8, routed)           0.371    59.504    u_tdc/u_DecStop/bin_reg[5]_i_667_n_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I5_O)        0.105    59.609 r  u_tdc/u_DecStop/bin_reg[3]_i_503/O
                         net (fo=7, routed)           0.529    60.138    u_tdc/u_DecStop/bin_reg[3]_i_503_n_0
    SLICE_X34Y72         LUT6 (Prop_lut6_I5_O)        0.105    60.243 r  u_tdc/u_DecStop/bin_reg[5]_i_656/O
                         net (fo=7, routed)           0.553    60.796    u_tdc/u_DecStop/bin_reg[5]_i_656_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I5_O)        0.105    60.901 r  u_tdc/u_DecStop/bin_reg[3]_i_498/O
                         net (fo=6, routed)           0.646    61.548    u_tdc/u_DecStop/bin_reg[3]_i_498_n_0
    SLICE_X32Y70         LUT6 (Prop_lut6_I5_O)        0.105    61.653 r  u_tdc/u_DecStop/bin_reg[5]_i_693/O
                         net (fo=7, routed)           0.389    62.042    u_tdc/u_DecStop/bin_reg[5]_i_693_n_0
    SLICE_X30Y69         LUT6 (Prop_lut6_I5_O)        0.105    62.147 r  u_tdc/u_DecStop/bin_reg[5]_i_901/O
                         net (fo=7, routed)           1.055    63.202    u_tdc/u_DecStop/bin_reg[5]_i_901_n_0
    SLICE_X28Y67         LUT6 (Prop_lut6_I5_O)        0.105    63.307 r  u_tdc/u_DecStop/bin_reg[5]_i_682/O
                         net (fo=7, routed)           0.930    64.237    u_tdc/u_DecStop/bin_reg[5]_i_682_n_0
    SLICE_X26Y69         LUT6 (Prop_lut6_I5_O)        0.105    64.342 r  u_tdc/u_DecStop/bin_reg[5]_i_709/O
                         net (fo=7, routed)           0.528    64.870    u_tdc/u_DecStop/bin_reg[5]_i_709_n_0
    SLICE_X26Y70         LUT6 (Prop_lut6_I5_O)        0.105    64.975 r  u_tdc/u_DecStop/bin_reg[5]_i_475/O
                         net (fo=7, routed)           0.821    65.796    u_tdc/u_DecStop/bin_reg[5]_i_475_n_0
    SLICE_X28Y72         LUT6 (Prop_lut6_I5_O)        0.105    65.901 r  u_tdc/u_DecStop/bin_reg[3]_i_130/O
                         net (fo=6, routed)           0.831    66.732    u_tdc/u_DecStop/bin_reg[3]_i_130_n_0
    SLICE_X26Y74         LUT6 (Prop_lut6_I5_O)        0.105    66.837 r  u_tdc/u_DecStop/bin_reg[3]_i_133/O
                         net (fo=7, routed)           0.500    67.337    u_tdc/u_DecStop/bin_reg[3]_i_133_n_0
    SLICE_X29Y74         LUT6 (Prop_lut6_I5_O)        0.105    67.442 r  u_tdc/u_DecStop/bin_reg[3]_i_293/O
                         net (fo=7, routed)           0.878    68.320    u_tdc/u_DecStop/bin_reg[3]_i_293_n_0
    SLICE_X26Y75         LUT6 (Prop_lut6_I5_O)        0.105    68.425 r  u_tdc/u_DecStop/bin_reg[4]_i_386/O
                         net (fo=8, routed)           0.921    69.346    u_tdc/u_DecStop/bin_reg[4]_i_386_n_0
    SLICE_X25Y77         LUT5 (Prop_lut5_I4_O)        0.105    69.451 r  u_tdc/u_DecStop/bin_reg[3]_i_602/O
                         net (fo=7, routed)           0.377    69.828    u_tdc/u_DecStop/bin_reg[3]_i_602_n_0
    SLICE_X31Y77         LUT6 (Prop_lut6_I5_O)        0.105    69.933 r  u_tdc/u_DecStop/bin_reg[5]_i_595/O
                         net (fo=7, routed)           0.695    70.628    u_tdc/u_DecStop/bin_reg[5]_i_595_n_0
    SLICE_X31Y78         LUT6 (Prop_lut6_I5_O)        0.105    70.733 r  u_tdc/u_DecStop/bin_reg[3]_i_477/O
                         net (fo=6, routed)           0.659    71.393    u_tdc/u_DecStop/bin_reg[3]_i_477_n_0
    SLICE_X35Y78         LUT6 (Prop_lut6_I5_O)        0.105    71.498 r  u_tdc/u_DecStop/bin_reg[3]_i_480/O
                         net (fo=6, routed)           0.402    71.900    u_tdc/u_DecStop/bin_reg[3]_i_480_n_0
    SLICE_X35Y78         LUT6 (Prop_lut6_I5_O)        0.105    72.005 r  u_tdc/u_DecStop/bin_reg[4]_i_353/O
                         net (fo=6, routed)           0.730    72.735    u_tdc/u_DecStop/bin_reg[4]_i_353_n_0
    SLICE_X42Y78         LUT6 (Prop_lut6_I5_O)        0.105    72.840 r  u_tdc/u_DecStop/bin_reg[6]_i_342/O
                         net (fo=7, routed)           0.741    73.581    u_tdc/u_DecStop/bin_reg[6]_i_342_n_0
    SLICE_X43Y78         LUT6 (Prop_lut6_I5_O)        0.105    73.686 r  u_tdc/u_DecStop/bin_reg[3]_i_486/O
                         net (fo=7, routed)           1.116    74.802    u_tdc/u_DecStop/bin_reg[3]_i_486_n_0
    SLICE_X44Y83         LUT6 (Prop_lut6_I5_O)        0.105    74.907 r  u_tdc/u_DecStop/bin_reg[5]_i_394/O
                         net (fo=7, routed)           0.386    75.293    u_tdc/u_DecStop/bin_reg[5]_i_394_n_0
    SLICE_X42Y84         LUT6 (Prop_lut6_I5_O)        0.105    75.398 r  u_tdc/u_DecStop/bin_reg[3]_i_262/O
                         net (fo=6, routed)           0.826    76.223    u_tdc/u_DecStop/bin_reg[3]_i_262_n_0
    SLICE_X37Y82         LUT6 (Prop_lut6_I5_O)        0.105    76.328 r  u_tdc/u_DecStop/bin_reg[5]_i_191/O
                         net (fo=7, routed)           0.672    77.001    u_tdc/u_DecStop/bin_reg[5]_i_191_n_0
    SLICE_X34Y82         LUT6 (Prop_lut6_I5_O)        0.105    77.106 r  u_tdc/u_DecStop/bin_reg[5]_i_355/O
                         net (fo=7, routed)           0.483    77.589    u_tdc/u_DecStop/bin_reg[5]_i_355_n_0
    SLICE_X31Y82         LUT6 (Prop_lut6_I5_O)        0.105    77.694 r  u_tdc/u_DecStop/bin_reg[5]_i_204/O
                         net (fo=8, routed)           0.731    78.425    u_tdc/u_DecStop/bin_reg[5]_i_204_n_0
    SLICE_X29Y81         LUT6 (Prop_lut6_I5_O)        0.105    78.530 r  u_tdc/u_DecStop/bin_reg[3]_i_265/O
                         net (fo=7, routed)           0.760    79.290    u_tdc/u_DecStop/bin_reg[3]_i_265_n_0
    SLICE_X25Y80         LUT6 (Prop_lut6_I5_O)        0.105    79.395 r  u_tdc/u_DecStop/bin_reg[5]_i_138/O
                         net (fo=7, routed)           0.862    80.258    u_tdc/u_DecStop/bin_reg[5]_i_138_n_0
    SLICE_X24Y81         LUT6 (Prop_lut6_I5_O)        0.105    80.363 r  u_tdc/u_DecStop/bin_reg[5]_i_299/O
                         net (fo=6, routed)           1.293    81.656    u_tdc/u_DecStop/bin_reg[5]_i_299_n_0
    SLICE_X20Y83         LUT6 (Prop_lut6_I5_O)        0.105    81.761 r  u_tdc/u_DecStop/bin_reg[5]_i_294/O
                         net (fo=5, routed)           0.484    82.245    u_tdc/u_DecStop/bin_reg[5]_i_294_n_0
    SLICE_X20Y84         LUT6 (Prop_lut6_I5_O)        0.105    82.350 r  u_tdc/u_DecStop/bin_reg[5]_i_309/O
                         net (fo=6, routed)           0.619    82.970    u_tdc/u_DecStop/bin_reg[5]_i_309_n_0
    SLICE_X18Y85         LUT6 (Prop_lut6_I5_O)        0.105    83.075 r  u_tdc/u_DecStop/bin_reg[5]_i_586/O
                         net (fo=6, routed)           0.480    83.554    u_tdc/u_DecStop/bin_reg[5]_i_586_n_0
    SLICE_X19Y86         LUT6 (Prop_lut6_I5_O)        0.105    83.659 r  u_tdc/u_DecStop/bin_reg[5]_i_574/O
                         net (fo=6, routed)           0.925    84.584    u_tdc/u_DecStop/bin_reg[5]_i_574_n_0
    SLICE_X14Y88         LUT6 (Prop_lut6_I5_O)        0.105    84.689 r  u_tdc/u_DecStop/bin_reg[7]_i_660/O
                         net (fo=5, routed)           0.265    84.954    u_tdc/u_DecStop/bin_reg[7]_i_660_n_0
    SLICE_X14Y86         LUT6 (Prop_lut6_I5_O)        0.105    85.059 r  u_tdc/u_DecStop/bin_reg[5]_i_569/O
                         net (fo=5, routed)           0.651    85.710    u_tdc/u_DecStop/bin_reg[5]_i_569_n_0
    SLICE_X15Y83         LUT6 (Prop_lut6_I5_O)        0.105    85.815 r  u_tdc/u_DecStop/bin_reg[5]_i_340/O
                         net (fo=6, routed)           0.675    86.490    u_tdc/u_DecStop/bin_reg[5]_i_340_n_0
    SLICE_X14Y82         LUT5 (Prop_lut5_I4_O)        0.105    86.595 r  u_tdc/u_DecStop/bin_reg[5]_i_336/O
                         net (fo=7, routed)           0.511    87.106    u_tdc/u_DecStop/bin_reg[5]_i_336_n_0
    SLICE_X16Y80         LUT6 (Prop_lut6_I5_O)        0.105    87.211 r  u_tdc/u_DecStop/bin_reg[6]_i_264/O
                         net (fo=6, routed)           0.623    87.835    u_tdc/u_DecStop/bin_reg[6]_i_264_n_0
    SLICE_X15Y79         LUT5 (Prop_lut5_I4_O)        0.105    87.940 r  u_tdc/u_DecStop/bin_reg[5]_i_166/O
                         net (fo=7, routed)           0.708    88.647    u_tdc/u_DecStop/bin_reg[5]_i_166_n_0
    SLICE_X19Y79         LUT6 (Prop_lut6_I5_O)        0.105    88.752 r  u_tdc/u_DecStop/bin_reg[6]_i_133/O
                         net (fo=6, routed)           0.542    89.295    u_tdc/u_DecStop/bin_reg[6]_i_133_n_0
    SLICE_X19Y78         LUT6 (Prop_lut6_I5_O)        0.105    89.400 r  u_tdc/u_DecStop/bin_reg[3]_i_283/O
                         net (fo=4, routed)           0.933    90.333    u_tdc/u_DecStop/bin_reg[3]_i_283_n_0
    SLICE_X22Y77         LUT6 (Prop_lut6_I5_O)        0.105    90.438 r  u_tdc/u_DecStop/bin_reg[3]_i_278/O
                         net (fo=4, routed)           1.115    91.553    u_tdc/u_DecStop/bin_reg[3]_i_278_n_0
    SLICE_X21Y74         LUT5 (Prop_lut5_I4_O)        0.105    91.658 r  u_tdc/u_DecStop/bin_reg[6]_i_170/O
                         net (fo=4, routed)           0.699    92.357    u_tdc/u_DecStop/bin_reg[6]_i_170_n_0
    SLICE_X20Y73         LUT6 (Prop_lut6_I5_O)        0.105    92.462 r  u_tdc/u_DecStop/bin_reg[7]_i_253/O
                         net (fo=5, routed)           0.709    93.171    u_tdc/u_DecStop/bin_reg[7]_i_253_n_0
    SLICE_X14Y72         LUT6 (Prop_lut6_I5_O)        0.105    93.276 r  u_tdc/u_DecStop/bin_reg[6]_i_206/O
                         net (fo=7, routed)           0.808    94.083    u_tdc/u_DecStop/bin_reg[6]_i_206_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I5_O)        0.105    94.188 r  u_tdc/u_DecStop/bin_reg[6]_i_108/O
                         net (fo=6, routed)           0.466    94.654    u_tdc/u_DecStop/bin_reg[6]_i_108_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I5_O)        0.105    94.759 r  u_tdc/u_DecStop/bin_reg[6]_i_190/O
                         net (fo=4, routed)           0.270    95.029    u_tdc/u_DecStop/bin_reg[6]_i_190_n_0
    SLICE_X13Y70         LUT6 (Prop_lut6_I5_O)        0.105    95.134 r  u_tdc/u_DecStop/bin_reg[5]_i_276/O
                         net (fo=4, routed)           0.794    95.928    u_tdc/u_DecStop/bin_reg[5]_i_276_n_0
    SLICE_X14Y68         LUT5 (Prop_lut5_I4_O)        0.105    96.033 r  u_tdc/u_DecStop/bin_reg[7]_i_240/O
                         net (fo=4, routed)           0.418    96.450    u_tdc/u_DecStop/bin_reg[7]_i_240_n_0
    SLICE_X15Y68         LUT6 (Prop_lut6_I5_O)        0.105    96.555 r  u_tdc/u_DecStop/bin_reg[4]_i_118/O
                         net (fo=4, routed)           0.493    97.048    u_tdc/u_DecStop/bin_reg[4]_i_118_n_0
    SLICE_X20Y67         LUT5 (Prop_lut5_I4_O)        0.105    97.153 r  u_tdc/u_DecStop/bin_reg[3]_i_107/O
                         net (fo=4, routed)           0.373    97.526    u_tdc/u_DecStop/bin_reg[3]_i_107_n_0
    SLICE_X23Y68         LUT6 (Prop_lut6_I0_O)        0.105    97.631 f  u_tdc/u_DecStop/bin_reg[3]_i_108/O
                         net (fo=1, routed)           0.651    98.282    u_tdc/u_DecStop/bin_reg[3]_i_108_n_0
    SLICE_X23Y67         LUT3 (Prop_lut3_I2_O)        0.105    98.387 r  u_tdc/u_DecStop/bin_reg[3]_i_35/O
                         net (fo=1, routed)           0.414    98.801    u_tdc/u_DecStop/bin_reg[3]_i_35_n_0
    SLICE_X22Y67         LUT6 (Prop_lut6_I5_O)        0.105    98.906 r  u_tdc/u_DecStop/bin_reg[3]_i_8/O
                         net (fo=1, routed)           0.670    99.576    u_tdc/u_DecStop/bin_reg[3]_i_8_n_0
    SLICE_X20Y67         LUT6 (Prop_lut6_I2_O)        0.105    99.681 r  u_tdc/u_DecStop/bin_reg[3]_i_2/O
                         net (fo=1, routed)           0.440   100.121    u_tdc/u_DecStop/bin_reg[3]_i_2_n_0
    SLICE_X24Y67         LUT6 (Prop_lut6_I0_O)        0.105   100.226 r  u_tdc/u_DecStop/bin_reg[3]_i_1/O
                         net (fo=1, routed)           0.000   100.226    u_tdc/u_DecStop/bin_reg[3]_i_1_n_0
    SLICE_X24Y67         LDCE                                         r  u_tdc/u_DecStop/bin_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_buffer_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_uart/r_Tx_Data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE                         0.000     0.000 r  uart_buffer_reg[4]/C
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_buffer_reg[4]/Q
                         net (fo=1, routed)           0.108     0.249    u_uart/D[4]
    SLICE_X9Y62          FDRE                                         r  u_uart/r_Tx_Data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_uart/r_Tx_Data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE                         0.000     0.000 r  uart_buffer_reg[0]/C
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_buffer_reg[0]/Q
                         net (fo=1, routed)           0.110     0.251    u_uart/D[0]
    SLICE_X8Y62          FDRE                                         r  u_uart/r_Tx_Data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_buffer_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_uart/r_Tx_Data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE                         0.000     0.000 r  uart_buffer_reg[6]/C
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_buffer_reg[6]/Q
                         net (fo=1, routed)           0.110     0.251    u_uart/D[6]
    SLICE_X9Y62          FDRE                                         r  u_uart/r_Tx_Data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart/o_Tx_Reload_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_uart/o_Tx_Reload_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.704%)  route 0.120ns (39.296%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE                         0.000     0.000 r  u_uart/o_Tx_Reload_reg/C
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_uart/o_Tx_Reload_reg/Q
                         net (fo=5, routed)           0.120     0.261    u_uart/uart_reload
    SLICE_X5Y63          LUT6 (Prop_lut6_I0_O)        0.045     0.306 r  u_uart/o_Tx_Reload_i_1/O
                         net (fo=1, routed)           0.000     0.306    u_uart/o_Tx_Reload_i_1_n_0
    SLICE_X5Y63          FDRE                                         r  u_uart/o_Tx_Reload_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_buffer_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_uart/r_Tx_Data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.141ns (44.662%)  route 0.175ns (55.338%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE                         0.000     0.000 r  uart_buffer_reg[2]/C
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_buffer_reg[2]/Q
                         net (fo=1, routed)           0.175     0.316    u_uart/D[2]
    SLICE_X11Y60         FDRE                                         r  u_uart/r_Tx_Data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_uart/r_Tx_Data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.164ns (49.533%)  route 0.167ns (50.467%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y60         FDRE                         0.000     0.000 r  uart_buffer_reg[3]/C
    SLICE_X10Y60         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart_buffer_reg[3]/Q
                         net (fo=1, routed)           0.167     0.331    u_uart/D[3]
    SLICE_X11Y60         FDRE                                         r  u_uart/r_Tx_Data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_FIRSTSENT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_synchronized_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.450%)  route 0.156ns (45.550%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE                         0.000     0.000 r  uart_FIRSTSENT_reg/C
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_FIRSTSENT_reg/Q
                         net (fo=5, routed)           0.156     0.297    uart_FIRSTSENT
    SLICE_X6Y63          LUT3 (Prop_lut3_I1_O)        0.045     0.342 r  uart_synchronized_i_1/O
                         net (fo=1, routed)           0.000     0.342    uart_synchronized_i_1_n_0
    SLICE_X6Y63          FDRE                                         r  uart_synchronized_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_buffer_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_uart/r_Tx_Data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.141ns (41.262%)  route 0.201ns (58.738%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE                         0.000     0.000 r  uart_buffer_reg[5]/C
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_buffer_reg[5]/Q
                         net (fo=1, routed)           0.201     0.342    u_uart/D[5]
    SLICE_X9Y62          FDRE                                         r  u_uart/r_Tx_Data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart/r_Bit_Index_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_uart/FSM_sequential_r_SM_Main_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.226ns (65.090%)  route 0.121ns (34.910%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDRE                         0.000     0.000 r  u_uart/r_Bit_Index_reg[2]/C
    SLICE_X7Y63          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  u_uart/r_Bit_Index_reg[2]/Q
                         net (fo=4, routed)           0.121     0.249    u_uart/r_Bit_Index_reg_n_0_[2]
    SLICE_X7Y63          LUT6 (Prop_lut6_I2_O)        0.098     0.347 r  u_uart/FSM_sequential_r_SM_Main[0]_i_1/O
                         net (fo=1, routed)           0.000     0.347    u_uart/r_SM_Main__0[0]
    SLICE_X7Y63          FDRE                                         r  u_uart/FSM_sequential_r_SM_Main_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart/FSM_sequential_r_SM_Main_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_uart/r_Bit_Index_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.186ns (53.034%)  route 0.165ns (46.966%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDRE                         0.000     0.000 r  u_uart/FSM_sequential_r_SM_Main_reg[1]/C
    SLICE_X7Y63          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_uart/FSM_sequential_r_SM_Main_reg[1]/Q
                         net (fo=8, routed)           0.165     0.306    u_uart/FSM_sequential_r_SM_Main_reg_n_0_[1]
    SLICE_X5Y63          LUT3 (Prop_lut3_I1_O)        0.045     0.351 r  u_uart/r_Bit_Index[0]_i_1/O
                         net (fo=1, routed)           0.000     0.351    u_uart/r_Bit_Index[0]_i_1_n_0
    SLICE_X5Y63          FDRE                                         r  u_uart/r_Bit_Index_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_block_clock_clk_wiz_0_0
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_tdc/u_FineDelay/genblk3[2].Startff/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_DecStart/bin_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        106.588ns  (logic 14.661ns (13.755%)  route 91.928ns (86.245%))
  Logic Levels:           124  (LUT2=1 LUT3=12 LUT4=3 LUT5=17 LUT6=91)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.633    -2.387    u_tdc/u_FineDelay/clk
    SLICE_X24Y61         FDCE                                         r  u_tdc/u_FineDelay/genblk3[2].Startff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y61         FDCE (Prop_fdce_C_Q)         0.379    -2.008 r  u_tdc/u_FineDelay/genblk3[2].Startff/Q
                         net (fo=44, routed)          1.745    -0.263    u_tdc/u_DecStart/wDecoStartIn[2]
    SLICE_X28Y62         LUT5 (Prop_lut5_I4_O)        0.119    -0.144 r  u_tdc/u_DecStart/bin_reg[3]_i_568/O
                         net (fo=15, routed)          1.192     1.048    u_tdc/u_DecStart/bin_reg[3]_i_568_n_0
    SLICE_X24Y59         LUT3 (Prop_lut3_I0_O)        0.267     1.315 r  u_tdc/u_DecStart/bin_reg[3]_i_575/O
                         net (fo=5, routed)           0.475     1.790    u_tdc/u_DecStart/bin_reg[3]_i_575_n_0
    SLICE_X24Y61         LUT6 (Prop_lut6_I1_O)        0.105     1.895 r  u_tdc/u_DecStart/bin_reg[1]_i_199/O
                         net (fo=14, routed)          1.132     3.028    u_tdc/u_DecStart/bin_reg[1]_i_199_n_0
    SLICE_X26Y58         LUT3 (Prop_lut3_I2_O)        0.105     3.133 r  u_tdc/u_DecStart/bin_reg[1]_i_176/O
                         net (fo=6, routed)           1.005     4.137    u_tdc/u_DecStart/bin_reg[1]_i_176_n_0
    SLICE_X25Y55         LUT4 (Prop_lut4_I3_O)        0.105     4.242 r  u_tdc/u_DecStart/bin_reg[1]_i_200/O
                         net (fo=9, routed)           0.822     5.064    u_tdc/u_DecStart/bin_reg[1]_i_200_n_0
    SLICE_X26Y55         LUT5 (Prop_lut5_I4_O)        0.105     5.169 r  u_tdc/u_DecStart/bin_reg[1]_i_177/O
                         net (fo=8, routed)           0.370     5.539    u_tdc/u_DecStart/bin_reg[1]_i_177_n_0
    SLICE_X28Y55         LUT6 (Prop_lut6_I5_O)        0.105     5.644 r  u_tdc/u_DecStart/bin_reg[4]_i_808/O
                         net (fo=8, routed)           0.621     6.265    u_tdc/u_DecStart/bin_reg[4]_i_808_n_0
    SLICE_X30Y55         LUT5 (Prop_lut5_I0_O)        0.105     6.370 r  u_tdc/u_DecStart/bin_reg[3]_i_423/O
                         net (fo=12, routed)          0.699     7.069    u_tdc/u_DecStart/bin_reg[3]_i_423_n_0
    SLICE_X33Y54         LUT4 (Prop_lut4_I3_O)        0.105     7.174 r  u_tdc/u_DecStart/bin_reg[3]_i_416/O
                         net (fo=8, routed)           0.803     7.977    u_tdc/u_DecStart/bin_reg[3]_i_416_n_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I2_O)        0.105     8.082 r  u_tdc/u_DecStart/bin_reg[1]_i_132/O
                         net (fo=23, routed)          1.283     9.365    u_tdc/u_DecStart/bin_reg[1]_i_132_n_0
    SLICE_X30Y49         LUT4 (Prop_lut4_I3_O)        0.105     9.470 r  u_tdc/u_DecStart/bin_reg[3]_i_228/O
                         net (fo=5, routed)           0.674    10.144    u_tdc/u_DecStart/bin_reg[3]_i_228_n_0
    SLICE_X28Y49         LUT6 (Prop_lut6_I1_O)        0.105    10.249 r  u_tdc/u_DecStart/bin_reg[3]_i_222/O
                         net (fo=8, routed)           0.825    11.074    u_tdc/u_DecStart/bin_reg[3]_i_222_n_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I5_O)        0.105    11.179 r  u_tdc/u_DecStart/bin_reg[4]_i_843/O
                         net (fo=7, routed)           0.602    11.781    u_tdc/u_DecStart/bin_reg[4]_i_843_n_0
    SLICE_X29Y44         LUT5 (Prop_lut5_I4_O)        0.105    11.886 r  u_tdc/u_DecStart/bin_reg[4]_i_834/O
                         net (fo=12, routed)          0.826    12.713    u_tdc/u_DecStart/bin_reg[4]_i_834_n_0
    SLICE_X24Y42         LUT6 (Prop_lut6_I5_O)        0.105    12.818 r  u_tdc/u_DecStart/bin_reg[4]_i_604/O
                         net (fo=4, routed)           0.829    13.647    u_tdc/u_DecStart/bin_reg[4]_i_604_n_0
    SLICE_X27Y41         LUT3 (Prop_lut3_I2_O)        0.105    13.752 r  u_tdc/u_DecStart/bin_reg[4]_i_851/O
                         net (fo=11, routed)          0.408    14.159    u_tdc/u_DecStart/bin_reg[4]_i_851_n_0
    SLICE_X31Y40         LUT6 (Prop_lut6_I5_O)        0.105    14.264 r  u_tdc/u_DecStart/bin_reg[2]_i_267/O
                         net (fo=6, routed)           0.846    15.110    u_tdc/u_DecStart/bin_reg[2]_i_267_n_0
    SLICE_X32Y38         LUT5 (Prop_lut5_I4_O)        0.119    15.229 r  u_tdc/u_DecStart/bin_reg[2]_i_255/O
                         net (fo=5, routed)           0.362    15.591    u_tdc/u_DecStart/bin_reg[2]_i_255_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I5_O)        0.267    15.858 r  u_tdc/u_DecStart/bin_reg[4]_i_864/O
                         net (fo=7, routed)           0.475    16.333    u_tdc/u_DecStart/bin_reg[4]_i_864_n_0
    SLICE_X33Y38         LUT3 (Prop_lut3_I2_O)        0.105    16.438 r  u_tdc/u_DecStart/bin_reg[2]_i_261/O
                         net (fo=12, routed)          0.865    17.303    u_tdc/u_DecStart/bin_reg[2]_i_261_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I5_O)        0.105    17.408 r  u_tdc/u_DecStart/bin_reg[2]_i_260/O
                         net (fo=6, routed)           0.830    18.238    u_tdc/u_DecStart/bin_reg[2]_i_260_n_0
    SLICE_X37Y41         LUT5 (Prop_lut5_I4_O)        0.105    18.343 r  u_tdc/u_DecStart/bin_reg[3]_i_462/O
                         net (fo=11, routed)          0.820    19.163    u_tdc/u_DecStart/bin_reg[3]_i_462_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I5_O)        0.105    19.268 r  u_tdc/u_DecStart/bin_reg[4]_i_588/O
                         net (fo=6, routed)           0.694    19.962    u_tdc/u_DecStart/bin_reg[4]_i_588_n_0
    SLICE_X36Y44         LUT3 (Prop_lut3_I2_O)        0.105    20.067 r  u_tdc/u_DecStart/bin_reg[2]_i_166/O
                         net (fo=10, routed)          0.629    20.696    u_tdc/u_DecStart/bin_reg[2]_i_166_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.105    20.801 r  u_tdc/u_DecStart/bin_reg[2]_i_71/O
                         net (fo=9, routed)           0.579    21.380    u_tdc/u_DecStart/bin_reg[2]_i_71_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I5_O)        0.105    21.485 r  u_tdc/u_DecStart/bin_reg[2]_i_76/O
                         net (fo=7, routed)           0.441    21.926    u_tdc/u_DecStart/bin_reg[2]_i_76_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I5_O)        0.105    22.031 r  u_tdc/u_DecStart/bin_reg[4]_i_508/O
                         net (fo=5, routed)           0.709    22.740    u_tdc/u_DecStart/bin_reg[4]_i_508_n_0
    SLICE_X45Y45         LUT3 (Prop_lut3_I2_O)        0.105    22.845 r  u_tdc/u_DecStart/bin_reg[3]_i_394/O
                         net (fo=10, routed)          0.628    23.474    u_tdc/u_DecStart/bin_reg[3]_i_394_n_0
    SLICE_X46Y46         LUT6 (Prop_lut6_I5_O)        0.105    23.579 r  u_tdc/u_DecStart/bin_reg[3]_i_198/O
                         net (fo=9, routed)           0.829    24.408    u_tdc/u_DecStart/bin_reg[3]_i_198_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I5_O)        0.105    24.513 r  u_tdc/u_DecStart/bin_reg[3]_i_190/O
                         net (fo=4, routed)           0.380    24.893    u_tdc/u_DecStart/bin_reg[3]_i_190_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I5_O)        0.105    24.998 r  u_tdc/u_DecStart/bin_reg[4]_i_534/O
                         net (fo=7, routed)           0.624    25.622    u_tdc/u_DecStart/bin_reg[4]_i_534_n_0
    SLICE_X47Y51         LUT6 (Prop_lut6_I5_O)        0.105    25.727 r  u_tdc/u_DecStart/bin_reg[4]_i_528/O
                         net (fo=10, routed)          0.387    26.114    u_tdc/u_DecStart/bin_reg[4]_i_528_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I5_O)        0.105    26.219 r  u_tdc/u_DecStart/bin_reg[4]_i_522/O
                         net (fo=6, routed)           0.269    26.489    u_tdc/u_DecStart/bin_reg[4]_i_522_n_0
    SLICE_X53Y51         LUT3 (Prop_lut3_I2_O)        0.105    26.594 r  u_tdc/u_DecStart/bin_reg[3]_i_399/O
                         net (fo=10, routed)          0.863    27.456    u_tdc/u_DecStart/bin_reg[3]_i_399_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I5_O)        0.105    27.561 r  u_tdc/u_DecStart/bin_reg[2]_i_145/O
                         net (fo=5, routed)           0.731    28.292    u_tdc/u_DecStart/bin_reg[2]_i_145_n_0
    SLICE_X56Y53         LUT6 (Prop_lut6_I5_O)        0.105    28.397 r  u_tdc/u_DecStart/bin_reg[2]_i_55/O
                         net (fo=10, routed)          0.505    28.903    u_tdc/u_DecStart/bin_reg[2]_i_55_n_0
    SLICE_X57Y53         LUT6 (Prop_lut6_I5_O)        0.105    29.008 r  u_tdc/u_DecStart/bin_reg[2]_i_149/O
                         net (fo=6, routed)           0.686    29.693    u_tdc/u_DecStart/bin_reg[2]_i_149_n_0
    SLICE_X56Y54         LUT5 (Prop_lut5_I4_O)        0.105    29.798 r  u_tdc/u_DecStart/bin_reg[4]_i_245/O
                         net (fo=12, routed)          0.628    30.427    u_tdc/u_DecStart/bin_reg[4]_i_245_n_0
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105    30.532 r  u_tdc/u_DecStart/bin_reg[4]_i_83/O
                         net (fo=6, routed)           0.832    31.364    u_tdc/u_DecStart/bin_reg[4]_i_83_n_0
    SLICE_X50Y56         LUT3 (Prop_lut3_I2_O)        0.105    31.469 r  u_tdc/u_DecStart/bin_reg[2]_i_150/O
                         net (fo=10, routed)          0.571    32.040    u_tdc/u_DecStart/bin_reg[2]_i_150_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I5_O)        0.105    32.145 r  u_tdc/u_DecStart/bin_reg[4]_i_916/O
                         net (fo=6, routed)           0.546    32.691    u_tdc/u_DecStart/bin_reg[4]_i_916_n_0
    SLICE_X50Y58         LUT5 (Prop_lut5_I4_O)        0.105    32.796 r  u_tdc/u_DecStart/bin_reg[3]_i_553/O
                         net (fo=14, routed)          0.969    33.765    u_tdc/u_DecStart/bin_reg[3]_i_553_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I4_O)        0.105    33.870 r  u_tdc/u_DecStart/bin_reg[4]_i_750/O
                         net (fo=4, routed)           0.529    34.399    u_tdc/u_DecStart/bin_reg[4]_i_750_n_0
    SLICE_X54Y60         LUT5 (Prop_lut5_I4_O)        0.105    34.504 r  u_tdc/u_DecStart/bin_reg[3]_i_353/O
                         net (fo=11, routed)          0.847    35.351    u_tdc/u_DecStart/bin_reg[3]_i_353_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I5_O)        0.105    35.456 r  u_tdc/u_DecStart/bin_reg[4]_i_734/O
                         net (fo=4, routed)           0.822    36.278    u_tdc/u_DecStart/bin_reg[4]_i_734_n_0
    SLICE_X61Y59         LUT5 (Prop_lut5_I4_O)        0.105    36.383 r  u_tdc/u_DecStart/bin_reg[3]_i_547/O
                         net (fo=10, routed)          1.320    37.703    u_tdc/u_DecStart/bin_reg[3]_i_547_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I5_O)        0.105    37.808 r  u_tdc/u_DecStart/bin_reg[4]_i_743/O
                         net (fo=6, routed)           0.939    38.748    u_tdc/u_DecStart/bin_reg[4]_i_743_n_0
    SLICE_X62Y61         LUT5 (Prop_lut5_I4_O)        0.105    38.853 r  u_tdc/u_DecStart/bin_reg[3]_i_342/O
                         net (fo=11, routed)          0.897    39.750    u_tdc/u_DecStart/bin_reg[3]_i_342_n_0
    SLICE_X60Y62         LUT6 (Prop_lut6_I5_O)        0.105    39.855 r  u_tdc/u_DecStart/bin_reg[3]_i_374/O
                         net (fo=5, routed)           0.695    40.550    u_tdc/u_DecStart/bin_reg[3]_i_374_n_0
    SLICE_X59Y63         LUT3 (Prop_lut3_I2_O)        0.105    40.655 r  u_tdc/u_DecStart/bin_reg[4]_i_467/O
                         net (fo=12, routed)          0.394    41.048    u_tdc/u_DecStart/bin_reg[4]_i_467_n_0
    SLICE_X57Y64         LUT6 (Prop_lut6_I4_O)        0.105    41.153 r  u_tdc/u_DecStart/bin_reg[4]_i_219/O
                         net (fo=6, routed)           0.379    41.532    u_tdc/u_DecStart/bin_reg[4]_i_219_n_0
    SLICE_X58Y65         LUT3 (Prop_lut3_I2_O)        0.105    41.637 r  u_tdc/u_DecStart/bin_reg[3]_i_339/O
                         net (fo=10, routed)          0.953    42.589    u_tdc/u_DecStart/bin_reg[3]_i_339_n_0
    SLICE_X57Y66         LUT5 (Prop_lut5_I4_O)        0.105    42.694 r  u_tdc/u_DecStart/bin_reg[3]_i_337/O
                         net (fo=3, routed)           0.462    43.157    u_tdc/u_DecStart/bin_reg[3]_i_337_n_0
    SLICE_X57Y67         LUT6 (Prop_lut6_I1_O)        0.105    43.262 r  u_tdc/u_DecStart/bin_reg[3]_i_530/O
                         net (fo=6, routed)           0.959    44.220    u_tdc/u_DecStart/bin_reg[3]_i_530_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I5_O)        0.105    44.325 r  u_tdc/u_DecStart/bin_reg[3]_i_535/O
                         net (fo=7, routed)           0.763    45.088    u_tdc/u_DecStart/bin_reg[3]_i_535_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I5_O)        0.105    45.193 r  u_tdc/u_DecStart/bin_reg[4]_i_692/O
                         net (fo=7, routed)           0.560    45.753    u_tdc/u_DecStart/bin_reg[4]_i_692_n_0
    SLICE_X65Y71         LUT6 (Prop_lut6_I5_O)        0.105    45.858 r  u_tdc/u_DecStart/bin_reg[4]_i_435/O
                         net (fo=8, routed)           0.497    46.354    u_tdc/u_DecStart/bin_reg[4]_i_435_n_0
    SLICE_X67Y71         LUT5 (Prop_lut5_I4_O)        0.105    46.459 r  u_tdc/u_DecStart/bin_reg[3]_i_524/O
                         net (fo=7, routed)           0.542    47.002    u_tdc/u_DecStart/bin_reg[3]_i_524_n_0
    SLICE_X67Y72         LUT6 (Prop_lut6_I5_O)        0.105    47.107 r  u_tdc/u_DecStart/bin_reg[5]_i_853/O
                         net (fo=7, routed)           0.905    48.012    u_tdc/u_DecStart/bin_reg[5]_i_853_n_0
    SLICE_X65Y74         LUT6 (Prop_lut6_I5_O)        0.105    48.117 r  u_tdc/u_DecStart/bin_reg[3]_i_513/O
                         net (fo=6, routed)           1.027    49.144    u_tdc/u_DecStart/bin_reg[3]_i_513_n_0
    SLICE_X63Y76         LUT6 (Prop_lut6_I5_O)        0.105    49.249 r  u_tdc/u_DecStart/bin_reg[3]_i_515/O
                         net (fo=7, routed)           0.356    49.604    u_tdc/u_DecStart/bin_reg[3]_i_515_n_0
    SLICE_X63Y76         LUT6 (Prop_lut6_I5_O)        0.105    49.709 r  u_tdc/u_DecStart/bin_reg[4]_i_719/O
                         net (fo=7, routed)           1.413    51.122    u_tdc/u_DecStart/bin_reg[4]_i_719_n_0
    SLICE_X58Y74         LUT6 (Prop_lut6_I5_O)        0.105    51.227 r  u_tdc/u_DecStart/bin_reg[4]_i_451/O
                         net (fo=7, routed)           0.836    52.063    u_tdc/u_DecStart/bin_reg[4]_i_451_n_0
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.105    52.168 r  u_tdc/u_DecStart/bin_reg[3]_i_334/O
                         net (fo=7, routed)           0.832    53.000    u_tdc/u_DecStart/bin_reg[3]_i_334_n_0
    SLICE_X53Y75         LUT6 (Prop_lut6_I5_O)        0.105    53.105 r  u_tdc/u_DecStart/bin_reg[3]_i_315/O
                         net (fo=7, routed)           0.256    53.362    u_tdc/u_DecStart/bin_reg[3]_i_315_n_0
    SLICE_X53Y76         LUT6 (Prop_lut6_I5_O)        0.105    53.467 r  u_tdc/u_DecStart/bin_reg[3]_i_141/O
                         net (fo=5, routed)           0.798    54.264    u_tdc/u_DecStart/bin_reg[3]_i_141_n_0
    SLICE_X56Y77         LUT6 (Prop_lut6_I5_O)        0.105    54.369 r  u_tdc/u_DecStart/bin_reg[3]_i_145/O
                         net (fo=7, routed)           0.938    55.308    u_tdc/u_DecStart/bin_reg[3]_i_145_n_0
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.105    55.413 r  u_tdc/u_DecStart/bin_reg[3]_i_511/O
                         net (fo=6, routed)           0.688    56.101    u_tdc/u_DecStart/bin_reg[3]_i_511_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I5_O)        0.105    56.206 r  u_tdc/u_DecStart/bin_reg[5]_i_667/O
                         net (fo=8, routed)           0.264    56.470    u_tdc/u_DecStart/bin_reg[5]_i_667_n_0
    SLICE_X62Y82         LUT6 (Prop_lut6_I5_O)        0.105    56.575 r  u_tdc/u_DecStart/bin_reg[3]_i_503/O
                         net (fo=7, routed)           0.848    57.422    u_tdc/u_DecStart/bin_reg[3]_i_503_n_0
    SLICE_X58Y82         LUT6 (Prop_lut6_I5_O)        0.105    57.527 r  u_tdc/u_DecStart/bin_reg[5]_i_656/O
                         net (fo=7, routed)           0.470    57.997    u_tdc/u_DecStart/bin_reg[5]_i_656_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I5_O)        0.105    58.102 r  u_tdc/u_DecStart/bin_reg[3]_i_498/O
                         net (fo=6, routed)           0.611    58.713    u_tdc/u_DecStart/bin_reg[3]_i_498_n_0
    SLICE_X54Y79         LUT6 (Prop_lut6_I5_O)        0.105    58.818 r  u_tdc/u_DecStart/bin_reg[5]_i_693/O
                         net (fo=7, routed)           0.741    59.559    u_tdc/u_DecStart/bin_reg[5]_i_693_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.105    59.664 r  u_tdc/u_DecStart/bin_reg[5]_i_901/O
                         net (fo=7, routed)           0.657    60.321    u_tdc/u_DecStart/bin_reg[5]_i_901_n_0
    SLICE_X51Y79         LUT6 (Prop_lut6_I5_O)        0.105    60.426 r  u_tdc/u_DecStart/bin_reg[5]_i_682/O
                         net (fo=7, routed)           0.442    60.868    u_tdc/u_DecStart/bin_reg[5]_i_682_n_0
    SLICE_X48Y79         LUT6 (Prop_lut6_I5_O)        0.105    60.973 r  u_tdc/u_DecStart/bin_reg[5]_i_709/O
                         net (fo=7, routed)           0.888    61.861    u_tdc/u_DecStart/bin_reg[5]_i_709_n_0
    SLICE_X47Y83         LUT6 (Prop_lut6_I5_O)        0.105    61.966 r  u_tdc/u_DecStart/bin_reg[5]_i_475/O
                         net (fo=7, routed)           0.675    62.641    u_tdc/u_DecStart/bin_reg[5]_i_475_n_0
    SLICE_X47Y84         LUT6 (Prop_lut6_I5_O)        0.105    62.746 r  u_tdc/u_DecStart/bin_reg[3]_i_130/O
                         net (fo=6, routed)           0.823    63.569    u_tdc/u_DecStart/bin_reg[3]_i_130_n_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I5_O)        0.105    63.674 r  u_tdc/u_DecStart/bin_reg[3]_i_133/O
                         net (fo=7, routed)           0.907    64.581    u_tdc/u_DecStart/bin_reg[3]_i_133_n_0
    SLICE_X48Y85         LUT6 (Prop_lut6_I5_O)        0.105    64.686 f  u_tdc/u_DecStart/bin_reg[3]_i_293/O
                         net (fo=7, routed)           0.861    65.547    u_tdc/u_DecStart/bin_reg[3]_i_293_n_0
    SLICE_X48Y86         LUT5 (Prop_lut5_I0_O)        0.118    65.665 r  u_tdc/u_DecStart/bin_reg[5]_i_478/O
                         net (fo=7, routed)           0.804    66.469    u_tdc/u_DecStart/bin_reg[5]_i_478_n_0
    SLICE_X51Y86         LUT5 (Prop_lut5_I2_O)        0.293    66.762 r  u_tdc/u_DecStart/bin_reg[4]_i_388/O
                         net (fo=5, routed)           0.773    67.535    u_tdc/u_DecStart/bin_reg[4]_i_388_n_0
    SLICE_X55Y87         LUT6 (Prop_lut6_I5_O)        0.275    67.810 r  u_tdc/u_DecStart/bin_reg[4]_i_638/O
                         net (fo=6, routed)           0.814    68.624    u_tdc/u_DecStart/bin_reg[4]_i_638_n_0
    SLICE_X58Y87         LUT6 (Prop_lut6_I5_O)        0.105    68.729 r  u_tdc/u_DecStart/bin_reg[4]_i_376/O
                         net (fo=6, routed)           0.675    69.404    u_tdc/u_DecStart/bin_reg[4]_i_376_n_0
    SLICE_X58Y88         LUT6 (Prop_lut6_I5_O)        0.105    69.509 r  u_tdc/u_DecStart/bin_reg[4]_i_371/O
                         net (fo=6, routed)           0.817    70.327    u_tdc/u_DecStart/bin_reg[4]_i_371_n_0
    SLICE_X60Y89         LUT6 (Prop_lut6_I5_O)        0.105    70.432 r  u_tdc/u_DecStart/bin_reg[4]_i_360/O
                         net (fo=6, routed)           0.620    71.052    u_tdc/u_DecStart/bin_reg[4]_i_360_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I5_O)        0.105    71.157 r  u_tdc/u_DecStart/bin_reg[4]_i_165/O
                         net (fo=6, routed)           0.777    71.934    u_tdc/u_DecStart/bin_reg[4]_i_165_n_0
    SLICE_X57Y93         LUT6 (Prop_lut6_I5_O)        0.105    72.039 r  u_tdc/u_DecStart/bin_reg[6]_i_344/O
                         net (fo=6, routed)           0.813    72.852    u_tdc/u_DecStart/bin_reg[6]_i_344_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I5_O)        0.105    72.957 r  u_tdc/u_DecStart/bin_reg[4]_i_367/O
                         net (fo=6, routed)           0.500    73.457    u_tdc/u_DecStart/bin_reg[4]_i_367_n_0
    SLICE_X52Y93         LUT6 (Prop_lut6_I5_O)        0.105    73.562 r  u_tdc/u_DecStart/bin_reg[5]_i_371/O
                         net (fo=5, routed)           0.797    74.359    u_tdc/u_DecStart/bin_reg[5]_i_371_n_0
    SLICE_X50Y92         LUT6 (Prop_lut6_I5_O)        0.105    74.464 r  u_tdc/u_DecStart/bin_reg[5]_i_363/O
                         net (fo=5, routed)           0.391    74.855    u_tdc/u_DecStart/bin_reg[5]_i_363_n_0
    SLICE_X48Y90         LUT6 (Prop_lut6_I5_O)        0.105    74.960 r  u_tdc/u_DecStart/bin_reg[5]_i_359/O
                         net (fo=7, routed)           0.799    75.759    u_tdc/u_DecStart/bin_reg[5]_i_359_n_0
    SLICE_X46Y87         LUT6 (Prop_lut6_I5_O)        0.105    75.864 r  u_tdc/u_DecStart/bin_reg[5]_i_377/O
                         net (fo=5, routed)           0.972    76.836    u_tdc/u_DecStart/bin_reg[5]_i_377_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I5_O)        0.105    76.941 r  u_tdc/u_DecStart/bin_reg[4]_i_155/O
                         net (fo=5, routed)           0.259    77.200    u_tdc/u_DecStart/bin_reg[4]_i_155_n_0
    SLICE_X43Y89         LUT6 (Prop_lut6_I5_O)        0.105    77.305 r  u_tdc/u_DecStart/bin_reg[5]_i_285/O
                         net (fo=6, routed)           0.973    78.278    u_tdc/u_DecStart/bin_reg[5]_i_285_n_0
    SLICE_X46Y92         LUT6 (Prop_lut6_I5_O)        0.105    78.383 r  u_tdc/u_DecStart/bin_reg[5]_i_561/O
                         net (fo=6, routed)           0.686    79.069    u_tdc/u_DecStart/bin_reg[5]_i_561_n_0
    SLICE_X47Y92         LUT6 (Prop_lut6_I5_O)        0.105    79.174 r  u_tdc/u_DecStart/bin_reg[5]_i_298/O
                         net (fo=5, routed)           0.502    79.676    u_tdc/u_DecStart/bin_reg[5]_i_298_n_0
    SLICE_X46Y94         LUT6 (Prop_lut6_I5_O)        0.105    79.781 r  u_tdc/u_DecStart/bin_reg[5]_i_304/O
                         net (fo=6, routed)           0.994    80.776    u_tdc/u_DecStart/bin_reg[5]_i_304_n_0
    SLICE_X43Y97         LUT3 (Prop_lut3_I2_O)        0.119    80.895 r  u_tdc/u_DecStart/bin_reg[5]_i_148/O
                         net (fo=3, routed)           0.702    81.597    u_tdc/u_DecStart/bin_reg[5]_i_148_n_0
    SLICE_X45Y98         LUT6 (Prop_lut6_I0_O)        0.267    81.864 r  u_tdc/u_DecStart/bin_reg[5]_i_330/O
                         net (fo=6, routed)           0.933    82.797    u_tdc/u_DecStart/bin_reg[5]_i_330_n_0
    SLICE_X42Y100        LUT6 (Prop_lut6_I0_O)        0.105    82.902 r  u_tdc/u_DecStart/bin_reg[5]_i_328/O
                         net (fo=6, routed)           0.742    83.644    u_tdc/u_DecStart/bin_reg[5]_i_328_n_0
    SLICE_X37Y100        LUT6 (Prop_lut6_I0_O)        0.105    83.749 r  u_tdc/u_DecStart/bin_reg[5]_i_323/O
                         net (fo=6, routed)           0.760    84.510    u_tdc/u_DecStart/bin_reg[5]_i_323_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I0_O)        0.105    84.615 r  u_tdc/u_DecStart/bin_reg[5]_i_317/O
                         net (fo=5, routed)           0.492    85.107    u_tdc/u_DecStart/bin_reg[5]_i_317_n_0
    SLICE_X34Y97         LUT6 (Prop_lut6_I0_O)        0.105    85.212 r  u_tdc/u_DecStart/bin_reg[5]_i_177/O
                         net (fo=5, routed)           0.687    85.898    u_tdc/u_DecStart/bin_reg[5]_i_177_n_0
    SLICE_X35Y95         LUT6 (Prop_lut6_I0_O)        0.105    86.003 r  u_tdc/u_DecStart/bin_reg[5]_i_173/O
                         net (fo=6, routed)           1.199    87.202    u_tdc/u_DecStart/bin_reg[5]_i_173_n_0
    SLICE_X41Y92         LUT6 (Prop_lut6_I0_O)        0.105    87.307 r  u_tdc/u_DecStart/bin_reg[5]_i_182/O
                         net (fo=6, routed)           1.164    88.471    u_tdc/u_DecStart/bin_reg[5]_i_182_n_0
    SLICE_X33Y90         LUT3 (Prop_lut3_I0_O)        0.115    88.586 r  u_tdc/u_DecStart/bin_reg[7]_i_386/O
                         net (fo=2, routed)           0.462    89.048    u_tdc/u_DecStart/bin_reg[7]_i_386_n_0
    SLICE_X33Y91         LUT6 (Prop_lut6_I2_O)        0.267    89.315 r  u_tdc/u_DecStart/bin_reg[7]_i_214/O
                         net (fo=7, routed)           0.630    89.945    u_tdc/u_DecStart/bin_reg[7]_i_214_n_0
    SLICE_X30Y90         LUT6 (Prop_lut6_I0_O)        0.105    90.050 r  u_tdc/u_DecStart/bin_reg[7]_i_212/O
                         net (fo=4, routed)           0.410    90.460    u_tdc/u_DecStart/bin_reg[7]_i_212_n_0
    SLICE_X30Y90         LUT6 (Prop_lut6_I0_O)        0.105    90.565 r  u_tdc/u_DecStart/bin_reg[6]_i_94/O
                         net (fo=4, routed)           1.062    91.627    u_tdc/u_DecStart/bin_reg[6]_i_94_n_0
    SLICE_X28Y94         LUT6 (Prop_lut6_I0_O)        0.105    91.732 r  u_tdc/u_DecStart/bin_reg[6]_i_86/O
                         net (fo=7, routed)           1.248    92.980    u_tdc/u_DecStart/bin_reg[6]_i_86_n_0
    SLICE_X26Y96         LUT6 (Prop_lut6_I0_O)        0.105    93.085 r  u_tdc/u_DecStart/bin_reg[7]_i_161/O
                         net (fo=6, routed)           1.146    94.231    u_tdc/u_DecStart/bin_reg[7]_i_161_n_0
    SLICE_X23Y95         LUT6 (Prop_lut6_I0_O)        0.105    94.336 r  u_tdc/u_DecStart/bin_reg[7]_i_159/O
                         net (fo=6, routed)           0.580    94.916    u_tdc/u_DecStart/bin_reg[7]_i_159_n_0
    SLICE_X20Y94         LUT6 (Prop_lut6_I0_O)        0.105    95.021 r  u_tdc/u_DecStart/bin_reg[6]_i_111/O
                         net (fo=7, routed)           0.970    95.991    u_tdc/u_DecStart/bin_reg[6]_i_111_n_0
    SLICE_X22Y91         LUT6 (Prop_lut6_I0_O)        0.105    96.096 r  u_tdc/u_DecStart/bin_reg[6]_i_49/O
                         net (fo=7, routed)           1.108    97.204    u_tdc/u_DecStart/bin_reg[6]_i_49_n_0
    SLICE_X24Y90         LUT6 (Prop_lut6_I0_O)        0.105    97.309 f  u_tdc/u_DecStart/bin_reg[6]_i_45/O
                         net (fo=4, routed)           0.594    97.903    u_tdc/u_DecStart/bin_reg[6]_i_45_n_0
    SLICE_X25Y90         LUT2 (Prop_lut2_I1_O)        0.105    98.008 r  u_tdc/u_DecStart/bin_reg[7]_i_152/O
                         net (fo=3, routed)           0.838    98.846    u_tdc/u_DecStart/bin_reg[7]_i_152_n_0
    SLICE_X26Y90         LUT5 (Prop_lut5_I1_O)        0.105    98.951 r  u_tdc/u_DecStart/bin_reg[7]_i_144/O
                         net (fo=3, routed)           0.541    99.492    u_tdc/u_DecStart/bin_reg[7]_i_144_n_0
    SLICE_X28Y89         LUT6 (Prop_lut6_I3_O)        0.105    99.597 r  u_tdc/u_DecStart/bin_reg[7]_i_68/O
                         net (fo=3, routed)           0.349    99.946    u_tdc/u_DecStart/bin_reg[7]_i_68_n_0
    SLICE_X30Y89         LUT6 (Prop_lut6_I2_O)        0.105   100.051 r  u_tdc/u_DecStart/bin_reg[7]_i_63/O
                         net (fo=3, routed)           1.047   101.098    u_tdc/u_DecStart/bin_reg[7]_i_63_n_0
    SLICE_X33Y87         LUT6 (Prop_lut6_I3_O)        0.105   101.203 r  u_tdc/u_DecStart/bin_reg[7]_i_72/O
                         net (fo=2, routed)           0.451   101.653    u_tdc/u_DecStart/bin_reg[7]_i_72_n_0
    SLICE_X33Y88         LUT5 (Prop_lut5_I4_O)        0.126   101.779 r  u_tdc/u_DecStart/bin_reg[7]_i_22/O
                         net (fo=1, routed)           0.207   101.987    u_tdc/u_DecStart/bin_reg[7]_i_22_n_0
    SLICE_X33Y88         LUT6 (Prop_lut6_I5_O)        0.275   102.262 f  u_tdc/u_DecStart/bin_reg[7]_i_5/O
                         net (fo=1, routed)           0.804   103.066    u_tdc/u_DecStart/bin_reg[7]_i_5_n_0
    SLICE_X31Y88         LUT6 (Prop_lut6_I2_O)        0.105   103.171 r  u_tdc/u_DecStart/bin_reg[7]_i_1/O
                         net (fo=1, routed)           1.031   104.201    u_tdc/u_DecStart/bin_reg[7]_i_1_n_0
    SLICE_X30Y66         LDCE                                         r  u_tdc/u_DecStart/bin_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tdc/u_FineDelay/genblk4[0].StopFF/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_DecStop/bin_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        106.379ns  (logic 14.629ns (13.752%)  route 91.750ns (86.248%))
  Logic Levels:           124  (LUT3=4 LUT4=1 LUT5=4 LUT6=115)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.631    -2.389    u_tdc/u_FineDelay/clk
    SLICE_X35Y61         FDCE                                         r  u_tdc/u_FineDelay/genblk4[0].StopFF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDCE (Prop_fdce_C_Q)         0.379    -2.010 r  u_tdc/u_FineDelay/genblk4[0].StopFF/Q
                         net (fo=37, routed)          1.181    -0.829    u_tdc/u_DecStop/wDecoStoptIn[0]
    SLICE_X20Y63         LUT3 (Prop_lut3_I1_O)        0.118    -0.711 r  u_tdc/u_DecStop/bin_reg[1]_i_201/O
                         net (fo=11, routed)          1.215     0.504    u_tdc/u_DecStop/bin_reg[1]_i_201_n_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I2_O)        0.283     0.787 r  u_tdc/u_DecStop/bin_reg[4]_i_800/O
                         net (fo=5, routed)           0.904     1.691    u_tdc/u_DecStop/bin_reg[4]_i_800_n_0
    SLICE_X16Y62         LUT5 (Prop_lut5_I4_O)        0.125     1.816 r  u_tdc/u_DecStop/bin_reg[3]_i_577/O
                         net (fo=4, routed)           0.814     2.630    u_tdc/u_DecStop/bin_reg[3]_i_577_n_0
    SLICE_X13Y61         LUT6 (Prop_lut6_I2_O)        0.264     2.894 r  u_tdc/u_DecStop/bin_reg[3]_i_573/O
                         net (fo=7, routed)           0.340     3.234    u_tdc/u_DecStop/bin_reg[3]_i_573_n_0
    SLICE_X13Y60         LUT6 (Prop_lut6_I5_O)        0.105     3.339 r  u_tdc/u_DecStop/bin_reg[5]_i_807/O
                         net (fo=7, routed)           1.051     4.389    u_tdc/u_DecStop/bin_reg[5]_i_807_n_0
    SLICE_X10Y59         LUT5 (Prop_lut5_I4_O)        0.105     4.494 r  u_tdc/u_DecStop/bin_reg[4]_i_923/O
                         net (fo=6, routed)           1.170     5.664    u_tdc/u_DecStop/bin_reg[4]_i_923_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I5_O)        0.264     5.928 r  u_tdc/u_DecStop/bin_reg[4]_i_814/O
                         net (fo=4, routed)           0.805     6.734    u_tdc/u_DecStop/bin_reg[4]_i_814_n_0
    SLICE_X15Y56         LUT5 (Prop_lut5_I4_O)        0.119     6.853 r  u_tdc/u_DecStop/bin_reg[4]_i_803/O
                         net (fo=4, routed)           0.824     7.677    u_tdc/u_DecStop/bin_reg[4]_i_803_n_0
    SLICE_X16Y58         LUT6 (Prop_lut6_I5_O)        0.267     7.944 r  u_tdc/u_DecStop/bin_reg[4]_i_576/O
                         net (fo=7, routed)           0.986     8.929    u_tdc/u_DecStop/bin_reg[4]_i_576_n_0
    SLICE_X20Y60         LUT6 (Prop_lut6_I5_O)        0.105     9.034 r  u_tdc/u_DecStop/bin_reg[3]_i_209/O
                         net (fo=7, routed)           1.062    10.096    u_tdc/u_DecStop/bin_reg[3]_i_209_n_0
    SLICE_X22Y54         LUT6 (Prop_lut6_I5_O)        0.105    10.201 r  u_tdc/u_DecStop/bin_reg[3]_i_425/O
                         net (fo=7, routed)           0.679    10.880    u_tdc/u_DecStop/bin_reg[3]_i_425_n_0
    SLICE_X21Y53         LUT6 (Prop_lut6_I5_O)        0.105    10.985 r  u_tdc/u_DecStop/bin_reg[3]_i_223/O
                         net (fo=4, routed)           0.573    11.558    u_tdc/u_DecStop/bin_reg[3]_i_223_n_0
    SLICE_X20Y53         LUT6 (Prop_lut6_I5_O)        0.105    11.663 r  u_tdc/u_DecStop/bin_reg[4]_i_933/O
                         net (fo=3, routed)           0.934    12.597    u_tdc/u_DecStop/bin_reg[4]_i_933_n_0
    SLICE_X18Y52         LUT6 (Prop_lut6_I5_O)        0.105    12.702 r  u_tdc/u_DecStop/bin_reg[4]_i_838/O
                         net (fo=6, routed)           0.603    13.305    u_tdc/u_DecStop/bin_reg[4]_i_838_n_0
    SLICE_X12Y51         LUT6 (Prop_lut6_I5_O)        0.105    13.410 r  u_tdc/u_DecStop/bin_reg[4]_i_601/O
                         net (fo=8, routed)           0.480    13.890    u_tdc/u_DecStop/bin_reg[4]_i_601_n_0
    SLICE_X14Y50         LUT6 (Prop_lut6_I5_O)        0.105    13.995 r  u_tdc/u_DecStop/bin_reg[4]_i_852/O
                         net (fo=7, routed)           0.824    14.819    u_tdc/u_DecStop/bin_reg[4]_i_852_n_0
    SLICE_X15Y49         LUT3 (Prop_lut3_I2_O)        0.115    14.934 r  u_tdc/u_DecStop/bin_reg[4]_i_616/O
                         net (fo=3, routed)           0.679    15.613    u_tdc/u_DecStop/bin_reg[4]_i_616_n_0
    SLICE_X14Y48         LUT6 (Prop_lut6_I2_O)        0.267    15.880 r  u_tdc/u_DecStop/bin_reg[4]_i_611/O
                         net (fo=6, routed)           0.688    16.567    u_tdc/u_DecStop/bin_reg[4]_i_611_n_0
    SLICE_X15Y47         LUT6 (Prop_lut6_I5_O)        0.105    16.672 r  u_tdc/u_DecStop/bin_reg[4]_i_869/O
                         net (fo=6, routed)           0.752    17.425    u_tdc/u_DecStop/bin_reg[4]_i_869_n_0
    SLICE_X15Y44         LUT6 (Prop_lut6_I5_O)        0.105    17.530 r  u_tdc/u_DecStop/bin_reg[4]_i_863/O
                         net (fo=6, routed)           1.156    18.686    u_tdc/u_DecStop/bin_reg[4]_i_863_n_0
    SLICE_X18Y44         LUT6 (Prop_lut6_I5_O)        0.105    18.791 r  u_tdc/u_DecStop/bin_reg[4]_i_857/O
                         net (fo=6, routed)           0.692    19.483    u_tdc/u_DecStop/bin_reg[4]_i_857_n_0
    SLICE_X20Y44         LUT6 (Prop_lut6_I5_O)        0.105    19.588 r  u_tdc/u_DecStop/bin_reg[4]_i_833/O
                         net (fo=6, routed)           0.701    20.289    u_tdc/u_DecStop/bin_reg[4]_i_833_n_0
    SLICE_X22Y44         LUT6 (Prop_lut6_I5_O)        0.105    20.394 r  u_tdc/u_DecStop/bin_reg[4]_i_593/O
                         net (fo=6, routed)           0.924    21.318    u_tdc/u_DecStop/bin_reg[4]_i_593_n_0
    SLICE_X22Y48         LUT6 (Prop_lut6_I5_O)        0.105    21.423 r  u_tdc/u_DecStop/bin_reg[4]_i_590/O
                         net (fo=5, routed)           1.012    22.435    u_tdc/u_DecStop/bin_reg[4]_i_590_n_0
    SLICE_X25Y49         LUT6 (Prop_lut6_I5_O)        0.105    22.540 r  u_tdc/u_DecStop/bin_reg[4]_i_298/O
                         net (fo=5, routed)           0.678    23.219    u_tdc/u_DecStop/bin_reg[4]_i_298_n_0
    SLICE_X27Y49         LUT6 (Prop_lut6_I5_O)        0.105    23.324 r  u_tdc/u_DecStop/bin_reg[4]_i_290/O
                         net (fo=6, routed)           0.269    23.592    u_tdc/u_DecStop/bin_reg[4]_i_290_n_0
    SLICE_X26Y51         LUT6 (Prop_lut6_I5_O)        0.105    23.697 r  u_tdc/u_DecStop/bin_reg[4]_i_288/O
                         net (fo=5, routed)           0.826    24.523    u_tdc/u_DecStop/bin_reg[4]_i_288_n_0
    SLICE_X28Y53         LUT6 (Prop_lut6_I5_O)        0.105    24.628 r  u_tdc/u_DecStop/bin_reg[4]_i_507/O
                         net (fo=5, routed)           0.683    25.311    u_tdc/u_DecStop/bin_reg[4]_i_507_n_0
    SLICE_X35Y53         LUT6 (Prop_lut6_I5_O)        0.105    25.416 r  u_tdc/u_DecStop/bin_reg[4]_i_765/O
                         net (fo=6, routed)           0.972    26.388    u_tdc/u_DecStop/bin_reg[4]_i_765_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I5_O)        0.105    26.493 r  u_tdc/u_DecStop/bin_reg[4]_i_513/O
                         net (fo=5, routed)           0.692    27.186    u_tdc/u_DecStop/bin_reg[4]_i_513_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I5_O)        0.105    27.291 r  u_tdc/u_DecStop/bin_reg[4]_i_253/O
                         net (fo=5, routed)           0.688    27.979    u_tdc/u_DecStop/bin_reg[4]_i_253_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I5_O)        0.105    28.084 r  u_tdc/u_DecStop/bin_reg[4]_i_533/O
                         net (fo=6, routed)           0.546    28.630    u_tdc/u_DecStop/bin_reg[4]_i_533_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I5_O)        0.105    28.735 r  u_tdc/u_DecStop/bin_reg[4]_i_527/O
                         net (fo=6, routed)           0.994    29.730    u_tdc/u_DecStop/bin_reg[4]_i_527_n_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I5_O)        0.105    29.835 r  u_tdc/u_DecStop/bin_reg[4]_i_521/O
                         net (fo=6, routed)           1.011    30.846    u_tdc/u_DecStop/bin_reg[4]_i_521_n_0
    SLICE_X44Y56         LUT6 (Prop_lut6_I5_O)        0.105    30.951 r  u_tdc/u_DecStop/bin_reg[4]_i_516/O
                         net (fo=6, routed)           1.073    32.024    u_tdc/u_DecStop/bin_reg[4]_i_516_n_0
    SLICE_X41Y56         LUT3 (Prop_lut3_I2_O)        0.119    32.143 r  u_tdc/u_DecStop/bin_reg[5]_i_713/O
                         net (fo=3, routed)           0.775    32.918    u_tdc/u_DecStop/bin_reg[5]_i_713_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I4_O)        0.275    33.193 r  u_tdc/u_DecStop/bin_reg[5]_i_493/O
                         net (fo=5, routed)           0.411    33.604    u_tdc/u_DecStop/bin_reg[5]_i_493_n_0
    SLICE_X36Y57         LUT6 (Prop_lut6_I2_O)        0.105    33.709 r  u_tdc/u_DecStop/bin_reg[5]_i_490/O
                         net (fo=5, routed)           0.807    34.516    u_tdc/u_DecStop/bin_reg[5]_i_490_n_0
    SLICE_X33Y58         LUT6 (Prop_lut6_I5_O)        0.105    34.621 r  u_tdc/u_DecStop/bin_reg[5]_i_485/O
                         net (fo=5, routed)           0.815    35.436    u_tdc/u_DecStop/bin_reg[5]_i_485_n_0
    SLICE_X30Y60         LUT6 (Prop_lut6_I2_O)        0.105    35.541 r  u_tdc/u_DecStop/bin_reg[5]_i_497/O
                         net (fo=6, routed)           0.539    36.080    u_tdc/u_DecStop/bin_reg[5]_i_497_n_0
    SLICE_X35Y60         LUT6 (Prop_lut6_I5_O)        0.105    36.185 r  u_tdc/u_DecStop/bin_reg[5]_i_496/O
                         net (fo=4, routed)           0.925    37.110    u_tdc/u_DecStop/bin_reg[5]_i_496_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I5_O)        0.105    37.215 r  u_tdc/u_DecStop/bin_reg[5]_i_888/O
                         net (fo=4, routed)           0.231    37.446    u_tdc/u_DecStop/bin_reg[5]_i_888_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I5_O)        0.105    37.551 r  u_tdc/u_DecStop/bin_reg[5]_i_977/O
                         net (fo=5, routed)           0.734    38.285    u_tdc/u_DecStop/bin_reg[5]_i_977_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I5_O)        0.105    38.390 r  u_tdc/u_DecStop/bin_reg[5]_i_879/O
                         net (fo=5, routed)           0.674    39.064    u_tdc/u_DecStop/bin_reg[5]_i_879_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I5_O)        0.105    39.169 r  u_tdc/u_DecStop/bin_reg[5]_i_874/O
                         net (fo=6, routed)           0.944    40.112    u_tdc/u_DecStop/bin_reg[5]_i_874_n_0
    SLICE_X46Y59         LUT6 (Prop_lut6_I5_O)        0.105    40.217 r  u_tdc/u_DecStop/bin_reg[5]_i_867/O
                         net (fo=5, routed)           0.552    40.769    u_tdc/u_DecStop/bin_reg[5]_i_867_n_0
    SLICE_X47Y59         LUT6 (Prop_lut6_I5_O)        0.105    40.874 r  u_tdc/u_DecStop/bin_reg[5]_i_639/O
                         net (fo=5, routed)           0.839    41.714    u_tdc/u_DecStop/bin_reg[5]_i_639_n_0
    SLICE_X50Y64         LUT6 (Prop_lut6_I5_O)        0.105    41.819 r  u_tdc/u_DecStop/bin_reg[5]_i_969/O
                         net (fo=5, routed)           0.845    42.664    u_tdc/u_DecStop/bin_reg[5]_i_969_n_0
    SLICE_X48Y64         LUT3 (Prop_lut3_I2_O)        0.115    42.779 r  u_tdc/u_DecStop/bin_reg[7]_i_1037/O
                         net (fo=2, routed)           0.665    43.443    u_tdc/u_DecStop/bin_reg[7]_i_1037_n_0
    SLICE_X47Y64         LUT6 (Prop_lut6_I2_O)        0.264    43.707 r  u_tdc/u_DecStop/bin_reg[6]_i_485/O
                         net (fo=4, routed)           0.888    44.595    u_tdc/u_DecStop/bin_reg[6]_i_485_n_0
    SLICE_X44Y64         LUT6 (Prop_lut6_I0_O)        0.105    44.700 r  u_tdc/u_DecStop/bin_reg[7]_i_900/O
                         net (fo=7, routed)           1.020    45.720    u_tdc/u_DecStop/bin_reg[7]_i_900_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I0_O)        0.105    45.825 r  u_tdc/u_DecStop/bin_reg[7]_i_897/O
                         net (fo=8, routed)           0.934    46.759    u_tdc/u_DecStop/bin_reg[7]_i_897_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I0_O)        0.105    46.864 r  u_tdc/u_DecStop/bin_reg[7]_i_868/O
                         net (fo=5, routed)           0.677    47.541    u_tdc/u_DecStop/bin_reg[7]_i_868_n_0
    SLICE_X34Y68         LUT6 (Prop_lut6_I0_O)        0.105    47.646 r  u_tdc/u_DecStop/bin_reg[7]_i_576/O
                         net (fo=7, routed)           1.061    48.707    u_tdc/u_DecStop/bin_reg[7]_i_576_n_0
    SLICE_X40Y70         LUT6 (Prop_lut6_I0_O)        0.105    48.812 r  u_tdc/u_DecStop/bin_reg[7]_i_574/O
                         net (fo=5, routed)           0.769    49.581    u_tdc/u_DecStop/bin_reg[7]_i_574_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I0_O)        0.105    49.686 r  u_tdc/u_DecStop/bin_reg[7]_i_848/O
                         net (fo=6, routed)           0.511    50.196    u_tdc/u_DecStop/bin_reg[7]_i_848_n_0
    SLICE_X45Y69         LUT6 (Prop_lut6_I0_O)        0.105    50.301 r  u_tdc/u_DecStop/bin_reg[7]_i_856/O
                         net (fo=7, routed)           0.782    51.084    u_tdc/u_DecStop/bin_reg[7]_i_856_n_0
    SLICE_X47Y67         LUT6 (Prop_lut6_I0_O)        0.105    51.189 r  u_tdc/u_DecStop/bin_reg[7]_i_854/O
                         net (fo=5, routed)           0.781    51.970    u_tdc/u_DecStop/bin_reg[7]_i_854_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I0_O)        0.105    52.075 r  u_tdc/u_DecStop/bin_reg[7]_i_863/O
                         net (fo=6, routed)           0.703    52.778    u_tdc/u_DecStop/bin_reg[7]_i_863_n_0
    SLICE_X51Y67         LUT6 (Prop_lut6_I0_O)        0.105    52.883 r  u_tdc/u_DecStop/bin_reg[7]_i_844/O
                         net (fo=7, routed)           0.738    53.621    u_tdc/u_DecStop/bin_reg[7]_i_844_n_0
    SLICE_X54Y69         LUT6 (Prop_lut6_I0_O)        0.105    53.726 r  u_tdc/u_DecStop/bin_reg[7]_i_840/O
                         net (fo=7, routed)           0.961    54.687    u_tdc/u_DecStop/bin_reg[7]_i_840_n_0
    SLICE_X54Y70         LUT6 (Prop_lut6_I4_O)        0.105    54.792 r  u_tdc/u_DecStop/bin_reg[7]_i_836/O
                         net (fo=7, routed)           0.350    55.142    u_tdc/u_DecStop/bin_reg[7]_i_836_n_0
    SLICE_X54Y71         LUT6 (Prop_lut6_I2_O)        0.105    55.247 r  u_tdc/u_DecStop/bin_reg[7]_i_831/O
                         net (fo=7, routed)           0.841    56.087    u_tdc/u_DecStop/bin_reg[7]_i_831_n_0
    SLICE_X51Y73         LUT6 (Prop_lut6_I0_O)        0.105    56.192 r  u_tdc/u_DecStop/bin_reg[7]_i_824/O
                         net (fo=4, routed)           0.696    56.888    u_tdc/u_DecStop/bin_reg[7]_i_824_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I0_O)        0.105    56.993 r  u_tdc/u_DecStop/bin_reg[7]_i_533/O
                         net (fo=7, routed)           0.678    57.671    u_tdc/u_DecStop/bin_reg[7]_i_533_n_0
    SLICE_X47Y74         LUT6 (Prop_lut6_I0_O)        0.105    57.776 r  u_tdc/u_DecStop/bin_reg[7]_i_540/O
                         net (fo=7, routed)           0.708    58.484    u_tdc/u_DecStop/bin_reg[7]_i_540_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I0_O)        0.105    58.589 r  u_tdc/u_DecStop/bin_reg[7]_i_336/O
                         net (fo=7, routed)           0.656    59.245    u_tdc/u_DecStop/bin_reg[7]_i_336_n_0
    SLICE_X44Y77         LUT6 (Prop_lut6_I0_O)        0.105    59.350 r  u_tdc/u_DecStop/bin_reg[7]_i_333/O
                         net (fo=7, routed)           0.840    60.190    u_tdc/u_DecStop/bin_reg[7]_i_333_n_0
    SLICE_X37Y77         LUT6 (Prop_lut6_I0_O)        0.105    60.295 r  u_tdc/u_DecStop/bin_reg[6]_i_514/O
                         net (fo=7, routed)           0.712    61.006    u_tdc/u_DecStop/bin_reg[6]_i_514_n_0
    SLICE_X35Y77         LUT6 (Prop_lut6_I0_O)        0.105    61.111 r  u_tdc/u_DecStop/bin_reg[6]_i_512/O
                         net (fo=7, routed)           0.542    61.654    u_tdc/u_DecStop/bin_reg[6]_i_512_n_0
    SLICE_X34Y76         LUT6 (Prop_lut6_I4_O)        0.105    61.759 r  u_tdc/u_DecStop/bin_reg[6]_i_517/O
                         net (fo=7, routed)           0.945    62.703    u_tdc/u_DecStop/bin_reg[6]_i_517_n_0
    SLICE_X37Y75         LUT6 (Prop_lut6_I2_O)        0.105    62.808 r  u_tdc/u_DecStop/bin_reg[6]_i_524/O
                         net (fo=7, routed)           0.826    63.635    u_tdc/u_DecStop/bin_reg[6]_i_524_n_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I0_O)        0.105    63.740 r  u_tdc/u_DecStop/bin_reg[6]_i_528/O
                         net (fo=5, routed)           0.458    64.197    u_tdc/u_DecStop/bin_reg[6]_i_528_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I0_O)        0.105    64.302 r  u_tdc/u_DecStop/bin_reg[6]_i_538/O
                         net (fo=5, routed)           0.564    64.867    u_tdc/u_DecStop/bin_reg[6]_i_538_n_0
    SLICE_X34Y70         LUT6 (Prop_lut6_I0_O)        0.105    64.972 r  u_tdc/u_DecStop/bin_reg[6]_i_531/O
                         net (fo=7, routed)           0.933    65.905    u_tdc/u_DecStop/bin_reg[6]_i_531_n_0
    SLICE_X33Y68         LUT6 (Prop_lut6_I2_O)        0.105    66.010 r  u_tdc/u_DecStop/bin_reg[7]_i_812/O
                         net (fo=5, routed)           0.655    66.665    u_tdc/u_DecStop/bin_reg[7]_i_812_n_0
    SLICE_X28Y68         LUT6 (Prop_lut6_I0_O)        0.105    66.770 r  u_tdc/u_DecStop/bin_reg[7]_i_797/O
                         net (fo=5, routed)           0.640    67.410    u_tdc/u_DecStop/bin_reg[7]_i_797_n_0
    SLICE_X24Y68         LUT6 (Prop_lut6_I0_O)        0.105    67.515 r  u_tdc/u_DecStop/bin_reg[7]_i_517/O
                         net (fo=7, routed)           0.675    68.190    u_tdc/u_DecStop/bin_reg[7]_i_517_n_0
    SLICE_X24Y69         LUT6 (Prop_lut6_I0_O)        0.105    68.295 r  u_tdc/u_DecStop/bin_reg[7]_i_513/O
                         net (fo=7, routed)           0.583    68.877    u_tdc/u_DecStop/bin_reg[7]_i_513_n_0
    SLICE_X25Y72         LUT6 (Prop_lut6_I0_O)        0.105    68.982 r  u_tdc/u_DecStop/bin_reg[6]_i_303/O
                         net (fo=6, routed)           0.366    69.348    u_tdc/u_DecStop/bin_reg[6]_i_303_n_0
    SLICE_X24Y74         LUT6 (Prop_lut6_I0_O)        0.105    69.453 r  u_tdc/u_DecStop/bin_reg[6]_i_308/O
                         net (fo=7, routed)           0.729    70.182    u_tdc/u_DecStop/bin_reg[6]_i_308_n_0
    SLICE_X24Y75         LUT6 (Prop_lut6_I0_O)        0.105    70.287 r  u_tdc/u_DecStop/bin_reg[6]_i_313/O
                         net (fo=5, routed)           0.707    70.994    u_tdc/u_DecStop/bin_reg[6]_i_313_n_0
    SLICE_X24Y76         LUT6 (Prop_lut6_I0_O)        0.105    71.099 r  u_tdc/u_DecStop/bin_reg[7]_i_356/O
                         net (fo=6, routed)           0.446    71.545    u_tdc/u_DecStop/bin_reg[7]_i_356_n_0
    SLICE_X25Y77         LUT6 (Prop_lut6_I0_O)        0.105    71.650 r  u_tdc/u_DecStop/bin_reg[7]_i_600/O
                         net (fo=7, routed)           0.698    72.348    u_tdc/u_DecStop/bin_reg[7]_i_600_n_0
    SLICE_X27Y78         LUT6 (Prop_lut6_I0_O)        0.105    72.453 r  u_tdc/u_DecStop/bin_reg[6]_i_242/O
                         net (fo=7, routed)           0.374    72.828    u_tdc/u_DecStop/bin_reg[6]_i_242_n_0
    SLICE_X29Y79         LUT6 (Prop_lut6_I0_O)        0.105    72.933 r  u_tdc/u_DecStop/bin_reg[6]_i_244/O
                         net (fo=7, routed)           0.774    73.707    u_tdc/u_DecStop/bin_reg[6]_i_244_n_0
    SLICE_X29Y79         LUT6 (Prop_lut6_I0_O)        0.105    73.812 r  u_tdc/u_DecStop/bin_reg[7]_i_622/O
                         net (fo=7, routed)           0.950    74.762    u_tdc/u_DecStop/bin_reg[7]_i_622_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I0_O)        0.105    74.867 r  u_tdc/u_DecStop/bin_reg[7]_i_618/O
                         net (fo=7, routed)           0.821    75.688    u_tdc/u_DecStop/bin_reg[7]_i_618_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I0_O)        0.105    75.793 r  u_tdc/u_DecStop/bin_reg[6]_i_235/O
                         net (fo=4, routed)           0.714    76.507    u_tdc/u_DecStop/bin_reg[6]_i_235_n_0
    SLICE_X41Y80         LUT6 (Prop_lut6_I0_O)        0.105    76.612 r  u_tdc/u_DecStop/bin_reg[7]_i_611/O
                         net (fo=7, routed)           0.670    77.282    u_tdc/u_DecStop/bin_reg[7]_i_611_n_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I0_O)        0.105    77.387 r  u_tdc/u_DecStop/bin_reg[7]_i_609/O
                         net (fo=4, routed)           0.985    78.372    u_tdc/u_DecStop/bin_reg[7]_i_609_n_0
    SLICE_X43Y84         LUT6 (Prop_lut6_I0_O)        0.105    78.477 r  u_tdc/u_DecStop/bin_reg[7]_i_630/O
                         net (fo=7, routed)           0.719    79.196    u_tdc/u_DecStop/bin_reg[7]_i_630_n_0
    SLICE_X36Y83         LUT6 (Prop_lut6_I0_O)        0.105    79.301 r  u_tdc/u_DecStop/bin_reg[7]_i_637/O
                         net (fo=7, routed)           0.773    80.075    u_tdc/u_DecStop/bin_reg[7]_i_637_n_0
    SLICE_X33Y84         LUT6 (Prop_lut6_I0_O)        0.105    80.180 r  u_tdc/u_DecStop/bin_reg[7]_i_628/O
                         net (fo=5, routed)           0.566    80.745    u_tdc/u_DecStop/bin_reg[7]_i_628_n_0
    SLICE_X31Y83         LUT6 (Prop_lut6_I0_O)        0.105    80.850 r  u_tdc/u_DecStop/bin_reg[6]_i_215/O
                         net (fo=4, routed)           0.754    81.604    u_tdc/u_DecStop/bin_reg[6]_i_215_n_0
    SLICE_X28Y83         LUT6 (Prop_lut6_I0_O)        0.105    81.709 r  u_tdc/u_DecStop/bin_reg[7]_i_679/O
                         net (fo=7, routed)           0.721    82.430    u_tdc/u_DecStop/bin_reg[7]_i_679_n_0
    SLICE_X26Y83         LUT6 (Prop_lut6_I0_O)        0.105    82.535 r  u_tdc/u_DecStop/bin_reg[7]_i_675/O
                         net (fo=7, routed)           0.638    83.173    u_tdc/u_DecStop/bin_reg[7]_i_675_n_0
    SLICE_X24Y82         LUT6 (Prop_lut6_I0_O)        0.105    83.278 r  u_tdc/u_DecStop/bin_reg[7]_i_671/O
                         net (fo=6, routed)           0.558    83.836    u_tdc/u_DecStop/bin_reg[7]_i_671_n_0
    SLICE_X23Y84         LUT6 (Prop_lut6_I2_O)        0.105    83.941 r  u_tdc/u_DecStop/bin_reg[7]_i_666/O
                         net (fo=7, routed)           0.421    84.362    u_tdc/u_DecStop/bin_reg[7]_i_666_n_0
    SLICE_X23Y85         LUT6 (Prop_lut6_I0_O)        0.105    84.467 r  u_tdc/u_DecStop/bin_reg[7]_i_649/O
                         net (fo=4, routed)           0.948    85.415    u_tdc/u_DecStop/bin_reg[7]_i_649_n_0
    SLICE_X17Y85         LUT6 (Prop_lut6_I0_O)        0.105    85.520 r  u_tdc/u_DecStop/bin_reg[7]_i_651/O
                         net (fo=4, routed)           0.772    86.292    u_tdc/u_DecStop/bin_reg[7]_i_651_n_0
    SLICE_X16Y89         LUT6 (Prop_lut6_I0_O)        0.105    86.397 r  u_tdc/u_DecStop/bin_reg[7]_i_655/O
                         net (fo=7, routed)           0.827    87.225    u_tdc/u_DecStop/bin_reg[7]_i_655_n_0
    SLICE_X13Y88         LUT6 (Prop_lut6_I0_O)        0.105    87.330 r  u_tdc/u_DecStop/bin_reg[7]_i_402/O
                         net (fo=6, routed)           0.718    88.047    u_tdc/u_DecStop/bin_reg[7]_i_402_n_0
    SLICE_X13Y84         LUT6 (Prop_lut6_I0_O)        0.105    88.152 r  u_tdc/u_DecStop/bin_reg[7]_i_406/O
                         net (fo=6, routed)           0.671    88.824    u_tdc/u_DecStop/bin_reg[7]_i_406_n_0
    SLICE_X12Y82         LUT6 (Prop_lut6_I0_O)        0.105    88.929 r  u_tdc/u_DecStop/bin_reg[7]_i_643/O
                         net (fo=7, routed)           0.486    89.415    u_tdc/u_DecStop/bin_reg[7]_i_643_n_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.105    89.520 r  u_tdc/u_DecStop/bin_reg[6]_i_259/O
                         net (fo=4, routed)           0.672    90.192    u_tdc/u_DecStop/bin_reg[6]_i_259_n_0
    SLICE_X13Y80         LUT6 (Prop_lut6_I0_O)        0.105    90.297 r  u_tdc/u_DecStop/bin_reg[6]_i_136/O
                         net (fo=4, routed)           0.338    90.635    u_tdc/u_DecStop/bin_reg[6]_i_136_n_0
    SLICE_X13Y79         LUT6 (Prop_lut6_I0_O)        0.105    90.740 r  u_tdc/u_DecStop/bin_reg[7]_i_214/O
                         net (fo=7, routed)           0.629    91.369    u_tdc/u_DecStop/bin_reg[7]_i_214_n_0
    SLICE_X14Y77         LUT6 (Prop_lut6_I0_O)        0.105    91.474 r  u_tdc/u_DecStop/bin_reg[7]_i_212/O
                         net (fo=4, routed)           0.647    92.121    u_tdc/u_DecStop/bin_reg[7]_i_212_n_0
    SLICE_X17Y77         LUT6 (Prop_lut6_I0_O)        0.105    92.226 r  u_tdc/u_DecStop/bin_reg[6]_i_94/O
                         net (fo=4, routed)           0.579    92.805    u_tdc/u_DecStop/bin_reg[6]_i_94_n_0
    SLICE_X19Y76         LUT6 (Prop_lut6_I0_O)        0.105    92.910 r  u_tdc/u_DecStop/bin_reg[6]_i_86/O
                         net (fo=7, routed)           0.601    93.512    u_tdc/u_DecStop/bin_reg[6]_i_86_n_0
    SLICE_X17Y75         LUT6 (Prop_lut6_I0_O)        0.105    93.617 r  u_tdc/u_DecStop/bin_reg[7]_i_161/O
                         net (fo=6, routed)           0.724    94.340    u_tdc/u_DecStop/bin_reg[7]_i_161_n_0
    SLICE_X17Y73         LUT6 (Prop_lut6_I0_O)        0.105    94.445 r  u_tdc/u_DecStop/bin_reg[7]_i_159/O
                         net (fo=6, routed)           0.507    94.953    u_tdc/u_DecStop/bin_reg[7]_i_159_n_0
    SLICE_X14Y73         LUT6 (Prop_lut6_I0_O)        0.105    95.058 r  u_tdc/u_DecStop/bin_reg[6]_i_111/O
                         net (fo=7, routed)           0.963    96.021    u_tdc/u_DecStop/bin_reg[6]_i_111_n_0
    SLICE_X9Y73          LUT6 (Prop_lut6_I0_O)        0.105    96.126 r  u_tdc/u_DecStop/bin_reg[6]_i_49/O
                         net (fo=7, routed)           0.695    96.820    u_tdc/u_DecStop/bin_reg[6]_i_49_n_0
    SLICE_X8Y72          LUT6 (Prop_lut6_I0_O)        0.105    96.925 r  u_tdc/u_DecStop/bin_reg[6]_i_45/O
                         net (fo=4, routed)           0.854    97.780    u_tdc/u_DecStop/bin_reg[6]_i_45_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I2_O)        0.105    97.885 r  u_tdc/u_DecStop/bin_reg[7]_i_138/O
                         net (fo=7, routed)           0.960    98.845    u_tdc/u_DecStop/bin_reg[7]_i_138_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I0_O)        0.105    98.950 f  u_tdc/u_DecStop/bin_reg[7]_i_66/O
                         net (fo=6, routed)           0.714    99.664    u_tdc/u_DecStop/bin_reg[7]_i_66_n_0
    SLICE_X15Y67         LUT5 (Prop_lut5_I4_O)        0.105    99.769 r  u_tdc/u_DecStop/bin_reg[7]_i_67/O
                         net (fo=2, routed)           0.563   100.331    u_tdc/u_DecStop/bin_reg[7]_i_67_n_0
    SLICE_X14Y67         LUT6 (Prop_lut6_I4_O)        0.105   100.436 r  u_tdc/u_DecStop/bin_reg[7]_i_63/O
                         net (fo=3, routed)           0.951   101.387    u_tdc/u_DecStop/bin_reg[7]_i_63_n_0
    SLICE_X19Y69         LUT6 (Prop_lut6_I3_O)        0.105   101.492 r  u_tdc/u_DecStop/bin_reg[7]_i_72/O
                         net (fo=2, routed)           0.608   102.100    u_tdc/u_DecStop/bin_reg[7]_i_72_n_0
    SLICE_X20Y70         LUT4 (Prop_lut4_I2_O)        0.105   102.205 r  u_tdc/u_DecStop/bin_reg[7]_i_21/O
                         net (fo=1, routed)           0.552   102.757    u_tdc/u_DecStop/bin_reg[7]_i_21_n_0
    SLICE_X20Y70         LUT6 (Prop_lut6_I3_O)        0.105   102.862 f  u_tdc/u_DecStop/bin_reg[7]_i_5/O
                         net (fo=1, routed)           0.468   103.330    u_tdc/u_DecStop/bin_reg[7]_i_5_n_0
    SLICE_X18Y71         LUT6 (Prop_lut6_I2_O)        0.105   103.435 r  u_tdc/u_DecStop/bin_reg[7]_i_1/O
                         net (fo=1, routed)           0.555   103.990    u_tdc/u_DecStop/bin_reg[7]_i_1_n_0
    SLICE_X17Y67         LDCE                                         r  u_tdc/u_DecStop/bin_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tdc/u_FineDelay/genblk4[0].StopFF/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_DecStop/bin_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        106.050ns  (logic 14.524ns (13.695%)  route 91.526ns (86.305%))
  Logic Levels:           123  (LUT3=5 LUT5=3 LUT6=115)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.631    -2.389    u_tdc/u_FineDelay/clk
    SLICE_X35Y61         FDCE                                         r  u_tdc/u_FineDelay/genblk4[0].StopFF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDCE (Prop_fdce_C_Q)         0.379    -2.010 r  u_tdc/u_FineDelay/genblk4[0].StopFF/Q
                         net (fo=37, routed)          1.181    -0.829    u_tdc/u_DecStop/wDecoStoptIn[0]
    SLICE_X20Y63         LUT3 (Prop_lut3_I1_O)        0.118    -0.711 r  u_tdc/u_DecStop/bin_reg[1]_i_201/O
                         net (fo=11, routed)          1.215     0.504    u_tdc/u_DecStop/bin_reg[1]_i_201_n_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I2_O)        0.283     0.787 r  u_tdc/u_DecStop/bin_reg[4]_i_800/O
                         net (fo=5, routed)           0.904     1.691    u_tdc/u_DecStop/bin_reg[4]_i_800_n_0
    SLICE_X16Y62         LUT5 (Prop_lut5_I4_O)        0.125     1.816 r  u_tdc/u_DecStop/bin_reg[3]_i_577/O
                         net (fo=4, routed)           0.814     2.630    u_tdc/u_DecStop/bin_reg[3]_i_577_n_0
    SLICE_X13Y61         LUT6 (Prop_lut6_I2_O)        0.264     2.894 r  u_tdc/u_DecStop/bin_reg[3]_i_573/O
                         net (fo=7, routed)           0.340     3.234    u_tdc/u_DecStop/bin_reg[3]_i_573_n_0
    SLICE_X13Y60         LUT6 (Prop_lut6_I5_O)        0.105     3.339 r  u_tdc/u_DecStop/bin_reg[5]_i_807/O
                         net (fo=7, routed)           1.051     4.389    u_tdc/u_DecStop/bin_reg[5]_i_807_n_0
    SLICE_X10Y59         LUT5 (Prop_lut5_I4_O)        0.105     4.494 r  u_tdc/u_DecStop/bin_reg[4]_i_923/O
                         net (fo=6, routed)           1.170     5.664    u_tdc/u_DecStop/bin_reg[4]_i_923_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I5_O)        0.264     5.928 r  u_tdc/u_DecStop/bin_reg[4]_i_814/O
                         net (fo=4, routed)           0.805     6.734    u_tdc/u_DecStop/bin_reg[4]_i_814_n_0
    SLICE_X15Y56         LUT5 (Prop_lut5_I4_O)        0.119     6.853 r  u_tdc/u_DecStop/bin_reg[4]_i_803/O
                         net (fo=4, routed)           0.824     7.677    u_tdc/u_DecStop/bin_reg[4]_i_803_n_0
    SLICE_X16Y58         LUT6 (Prop_lut6_I5_O)        0.267     7.944 r  u_tdc/u_DecStop/bin_reg[4]_i_576/O
                         net (fo=7, routed)           0.986     8.929    u_tdc/u_DecStop/bin_reg[4]_i_576_n_0
    SLICE_X20Y60         LUT6 (Prop_lut6_I5_O)        0.105     9.034 r  u_tdc/u_DecStop/bin_reg[3]_i_209/O
                         net (fo=7, routed)           1.062    10.096    u_tdc/u_DecStop/bin_reg[3]_i_209_n_0
    SLICE_X22Y54         LUT6 (Prop_lut6_I5_O)        0.105    10.201 r  u_tdc/u_DecStop/bin_reg[3]_i_425/O
                         net (fo=7, routed)           0.679    10.880    u_tdc/u_DecStop/bin_reg[3]_i_425_n_0
    SLICE_X21Y53         LUT6 (Prop_lut6_I5_O)        0.105    10.985 r  u_tdc/u_DecStop/bin_reg[3]_i_223/O
                         net (fo=4, routed)           0.573    11.558    u_tdc/u_DecStop/bin_reg[3]_i_223_n_0
    SLICE_X20Y53         LUT6 (Prop_lut6_I5_O)        0.105    11.663 r  u_tdc/u_DecStop/bin_reg[4]_i_933/O
                         net (fo=3, routed)           0.934    12.597    u_tdc/u_DecStop/bin_reg[4]_i_933_n_0
    SLICE_X18Y52         LUT6 (Prop_lut6_I5_O)        0.105    12.702 r  u_tdc/u_DecStop/bin_reg[4]_i_838/O
                         net (fo=6, routed)           0.603    13.305    u_tdc/u_DecStop/bin_reg[4]_i_838_n_0
    SLICE_X12Y51         LUT6 (Prop_lut6_I5_O)        0.105    13.410 r  u_tdc/u_DecStop/bin_reg[4]_i_601/O
                         net (fo=8, routed)           0.480    13.890    u_tdc/u_DecStop/bin_reg[4]_i_601_n_0
    SLICE_X14Y50         LUT6 (Prop_lut6_I5_O)        0.105    13.995 r  u_tdc/u_DecStop/bin_reg[4]_i_852/O
                         net (fo=7, routed)           0.824    14.819    u_tdc/u_DecStop/bin_reg[4]_i_852_n_0
    SLICE_X15Y49         LUT3 (Prop_lut3_I2_O)        0.115    14.934 r  u_tdc/u_DecStop/bin_reg[4]_i_616/O
                         net (fo=3, routed)           0.679    15.613    u_tdc/u_DecStop/bin_reg[4]_i_616_n_0
    SLICE_X14Y48         LUT6 (Prop_lut6_I2_O)        0.267    15.880 r  u_tdc/u_DecStop/bin_reg[4]_i_611/O
                         net (fo=6, routed)           0.688    16.567    u_tdc/u_DecStop/bin_reg[4]_i_611_n_0
    SLICE_X15Y47         LUT6 (Prop_lut6_I5_O)        0.105    16.672 r  u_tdc/u_DecStop/bin_reg[4]_i_869/O
                         net (fo=6, routed)           0.752    17.425    u_tdc/u_DecStop/bin_reg[4]_i_869_n_0
    SLICE_X15Y44         LUT6 (Prop_lut6_I5_O)        0.105    17.530 r  u_tdc/u_DecStop/bin_reg[4]_i_863/O
                         net (fo=6, routed)           1.156    18.686    u_tdc/u_DecStop/bin_reg[4]_i_863_n_0
    SLICE_X18Y44         LUT6 (Prop_lut6_I5_O)        0.105    18.791 r  u_tdc/u_DecStop/bin_reg[4]_i_857/O
                         net (fo=6, routed)           0.692    19.483    u_tdc/u_DecStop/bin_reg[4]_i_857_n_0
    SLICE_X20Y44         LUT6 (Prop_lut6_I5_O)        0.105    19.588 r  u_tdc/u_DecStop/bin_reg[4]_i_833/O
                         net (fo=6, routed)           0.701    20.289    u_tdc/u_DecStop/bin_reg[4]_i_833_n_0
    SLICE_X22Y44         LUT6 (Prop_lut6_I5_O)        0.105    20.394 r  u_tdc/u_DecStop/bin_reg[4]_i_593/O
                         net (fo=6, routed)           0.924    21.318    u_tdc/u_DecStop/bin_reg[4]_i_593_n_0
    SLICE_X22Y48         LUT6 (Prop_lut6_I5_O)        0.105    21.423 r  u_tdc/u_DecStop/bin_reg[4]_i_590/O
                         net (fo=5, routed)           1.012    22.435    u_tdc/u_DecStop/bin_reg[4]_i_590_n_0
    SLICE_X25Y49         LUT6 (Prop_lut6_I5_O)        0.105    22.540 r  u_tdc/u_DecStop/bin_reg[4]_i_298/O
                         net (fo=5, routed)           0.678    23.219    u_tdc/u_DecStop/bin_reg[4]_i_298_n_0
    SLICE_X27Y49         LUT6 (Prop_lut6_I5_O)        0.105    23.324 r  u_tdc/u_DecStop/bin_reg[4]_i_290/O
                         net (fo=6, routed)           0.269    23.592    u_tdc/u_DecStop/bin_reg[4]_i_290_n_0
    SLICE_X26Y51         LUT6 (Prop_lut6_I5_O)        0.105    23.697 r  u_tdc/u_DecStop/bin_reg[4]_i_288/O
                         net (fo=5, routed)           0.826    24.523    u_tdc/u_DecStop/bin_reg[4]_i_288_n_0
    SLICE_X28Y53         LUT6 (Prop_lut6_I5_O)        0.105    24.628 r  u_tdc/u_DecStop/bin_reg[4]_i_507/O
                         net (fo=5, routed)           0.683    25.311    u_tdc/u_DecStop/bin_reg[4]_i_507_n_0
    SLICE_X35Y53         LUT6 (Prop_lut6_I5_O)        0.105    25.416 r  u_tdc/u_DecStop/bin_reg[4]_i_765/O
                         net (fo=6, routed)           0.972    26.388    u_tdc/u_DecStop/bin_reg[4]_i_765_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I5_O)        0.105    26.493 r  u_tdc/u_DecStop/bin_reg[4]_i_513/O
                         net (fo=5, routed)           0.692    27.186    u_tdc/u_DecStop/bin_reg[4]_i_513_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I5_O)        0.105    27.291 r  u_tdc/u_DecStop/bin_reg[4]_i_253/O
                         net (fo=5, routed)           0.688    27.979    u_tdc/u_DecStop/bin_reg[4]_i_253_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I5_O)        0.105    28.084 r  u_tdc/u_DecStop/bin_reg[4]_i_533/O
                         net (fo=6, routed)           0.546    28.630    u_tdc/u_DecStop/bin_reg[4]_i_533_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I5_O)        0.105    28.735 r  u_tdc/u_DecStop/bin_reg[4]_i_527/O
                         net (fo=6, routed)           0.994    29.730    u_tdc/u_DecStop/bin_reg[4]_i_527_n_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I5_O)        0.105    29.835 r  u_tdc/u_DecStop/bin_reg[4]_i_521/O
                         net (fo=6, routed)           1.011    30.846    u_tdc/u_DecStop/bin_reg[4]_i_521_n_0
    SLICE_X44Y56         LUT6 (Prop_lut6_I5_O)        0.105    30.951 r  u_tdc/u_DecStop/bin_reg[4]_i_516/O
                         net (fo=6, routed)           1.073    32.024    u_tdc/u_DecStop/bin_reg[4]_i_516_n_0
    SLICE_X41Y56         LUT3 (Prop_lut3_I2_O)        0.119    32.143 r  u_tdc/u_DecStop/bin_reg[5]_i_713/O
                         net (fo=3, routed)           0.775    32.918    u_tdc/u_DecStop/bin_reg[5]_i_713_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I4_O)        0.275    33.193 r  u_tdc/u_DecStop/bin_reg[5]_i_493/O
                         net (fo=5, routed)           0.411    33.604    u_tdc/u_DecStop/bin_reg[5]_i_493_n_0
    SLICE_X36Y57         LUT6 (Prop_lut6_I2_O)        0.105    33.709 r  u_tdc/u_DecStop/bin_reg[5]_i_490/O
                         net (fo=5, routed)           0.807    34.516    u_tdc/u_DecStop/bin_reg[5]_i_490_n_0
    SLICE_X33Y58         LUT6 (Prop_lut6_I5_O)        0.105    34.621 r  u_tdc/u_DecStop/bin_reg[5]_i_485/O
                         net (fo=5, routed)           0.815    35.436    u_tdc/u_DecStop/bin_reg[5]_i_485_n_0
    SLICE_X30Y60         LUT6 (Prop_lut6_I2_O)        0.105    35.541 r  u_tdc/u_DecStop/bin_reg[5]_i_497/O
                         net (fo=6, routed)           0.539    36.080    u_tdc/u_DecStop/bin_reg[5]_i_497_n_0
    SLICE_X35Y60         LUT6 (Prop_lut6_I5_O)        0.105    36.185 r  u_tdc/u_DecStop/bin_reg[5]_i_496/O
                         net (fo=4, routed)           0.925    37.110    u_tdc/u_DecStop/bin_reg[5]_i_496_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I5_O)        0.105    37.215 r  u_tdc/u_DecStop/bin_reg[5]_i_888/O
                         net (fo=4, routed)           0.231    37.446    u_tdc/u_DecStop/bin_reg[5]_i_888_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I5_O)        0.105    37.551 r  u_tdc/u_DecStop/bin_reg[5]_i_977/O
                         net (fo=5, routed)           0.734    38.285    u_tdc/u_DecStop/bin_reg[5]_i_977_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I5_O)        0.105    38.390 r  u_tdc/u_DecStop/bin_reg[5]_i_879/O
                         net (fo=5, routed)           0.674    39.064    u_tdc/u_DecStop/bin_reg[5]_i_879_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I5_O)        0.105    39.169 r  u_tdc/u_DecStop/bin_reg[5]_i_874/O
                         net (fo=6, routed)           0.944    40.112    u_tdc/u_DecStop/bin_reg[5]_i_874_n_0
    SLICE_X46Y59         LUT6 (Prop_lut6_I5_O)        0.105    40.217 r  u_tdc/u_DecStop/bin_reg[5]_i_867/O
                         net (fo=5, routed)           0.552    40.769    u_tdc/u_DecStop/bin_reg[5]_i_867_n_0
    SLICE_X47Y59         LUT6 (Prop_lut6_I5_O)        0.105    40.874 r  u_tdc/u_DecStop/bin_reg[5]_i_639/O
                         net (fo=5, routed)           0.839    41.714    u_tdc/u_DecStop/bin_reg[5]_i_639_n_0
    SLICE_X50Y64         LUT6 (Prop_lut6_I5_O)        0.105    41.819 r  u_tdc/u_DecStop/bin_reg[5]_i_969/O
                         net (fo=5, routed)           0.845    42.664    u_tdc/u_DecStop/bin_reg[5]_i_969_n_0
    SLICE_X48Y64         LUT3 (Prop_lut3_I2_O)        0.115    42.779 r  u_tdc/u_DecStop/bin_reg[7]_i_1037/O
                         net (fo=2, routed)           0.665    43.443    u_tdc/u_DecStop/bin_reg[7]_i_1037_n_0
    SLICE_X47Y64         LUT6 (Prop_lut6_I2_O)        0.264    43.707 r  u_tdc/u_DecStop/bin_reg[6]_i_485/O
                         net (fo=4, routed)           0.888    44.595    u_tdc/u_DecStop/bin_reg[6]_i_485_n_0
    SLICE_X44Y64         LUT6 (Prop_lut6_I0_O)        0.105    44.700 r  u_tdc/u_DecStop/bin_reg[7]_i_900/O
                         net (fo=7, routed)           1.020    45.720    u_tdc/u_DecStop/bin_reg[7]_i_900_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I0_O)        0.105    45.825 r  u_tdc/u_DecStop/bin_reg[7]_i_897/O
                         net (fo=8, routed)           0.934    46.759    u_tdc/u_DecStop/bin_reg[7]_i_897_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I0_O)        0.105    46.864 r  u_tdc/u_DecStop/bin_reg[7]_i_868/O
                         net (fo=5, routed)           0.677    47.541    u_tdc/u_DecStop/bin_reg[7]_i_868_n_0
    SLICE_X34Y68         LUT6 (Prop_lut6_I0_O)        0.105    47.646 r  u_tdc/u_DecStop/bin_reg[7]_i_576/O
                         net (fo=7, routed)           1.061    48.707    u_tdc/u_DecStop/bin_reg[7]_i_576_n_0
    SLICE_X40Y70         LUT6 (Prop_lut6_I0_O)        0.105    48.812 r  u_tdc/u_DecStop/bin_reg[7]_i_574/O
                         net (fo=5, routed)           0.769    49.581    u_tdc/u_DecStop/bin_reg[7]_i_574_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I0_O)        0.105    49.686 r  u_tdc/u_DecStop/bin_reg[7]_i_848/O
                         net (fo=6, routed)           0.511    50.196    u_tdc/u_DecStop/bin_reg[7]_i_848_n_0
    SLICE_X45Y69         LUT6 (Prop_lut6_I0_O)        0.105    50.301 r  u_tdc/u_DecStop/bin_reg[7]_i_856/O
                         net (fo=7, routed)           0.782    51.084    u_tdc/u_DecStop/bin_reg[7]_i_856_n_0
    SLICE_X47Y67         LUT6 (Prop_lut6_I0_O)        0.105    51.189 r  u_tdc/u_DecStop/bin_reg[7]_i_854/O
                         net (fo=5, routed)           0.781    51.970    u_tdc/u_DecStop/bin_reg[7]_i_854_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I0_O)        0.105    52.075 r  u_tdc/u_DecStop/bin_reg[7]_i_863/O
                         net (fo=6, routed)           0.703    52.778    u_tdc/u_DecStop/bin_reg[7]_i_863_n_0
    SLICE_X51Y67         LUT6 (Prop_lut6_I0_O)        0.105    52.883 r  u_tdc/u_DecStop/bin_reg[7]_i_844/O
                         net (fo=7, routed)           0.738    53.621    u_tdc/u_DecStop/bin_reg[7]_i_844_n_0
    SLICE_X54Y69         LUT6 (Prop_lut6_I0_O)        0.105    53.726 r  u_tdc/u_DecStop/bin_reg[7]_i_840/O
                         net (fo=7, routed)           0.961    54.687    u_tdc/u_DecStop/bin_reg[7]_i_840_n_0
    SLICE_X54Y70         LUT6 (Prop_lut6_I4_O)        0.105    54.792 r  u_tdc/u_DecStop/bin_reg[7]_i_836/O
                         net (fo=7, routed)           0.350    55.142    u_tdc/u_DecStop/bin_reg[7]_i_836_n_0
    SLICE_X54Y71         LUT6 (Prop_lut6_I2_O)        0.105    55.247 r  u_tdc/u_DecStop/bin_reg[7]_i_831/O
                         net (fo=7, routed)           0.841    56.087    u_tdc/u_DecStop/bin_reg[7]_i_831_n_0
    SLICE_X51Y73         LUT6 (Prop_lut6_I0_O)        0.105    56.192 r  u_tdc/u_DecStop/bin_reg[7]_i_824/O
                         net (fo=4, routed)           0.696    56.888    u_tdc/u_DecStop/bin_reg[7]_i_824_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I0_O)        0.105    56.993 r  u_tdc/u_DecStop/bin_reg[7]_i_533/O
                         net (fo=7, routed)           0.678    57.671    u_tdc/u_DecStop/bin_reg[7]_i_533_n_0
    SLICE_X47Y74         LUT6 (Prop_lut6_I0_O)        0.105    57.776 r  u_tdc/u_DecStop/bin_reg[7]_i_540/O
                         net (fo=7, routed)           0.708    58.484    u_tdc/u_DecStop/bin_reg[7]_i_540_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I0_O)        0.105    58.589 r  u_tdc/u_DecStop/bin_reg[7]_i_336/O
                         net (fo=7, routed)           0.656    59.245    u_tdc/u_DecStop/bin_reg[7]_i_336_n_0
    SLICE_X44Y77         LUT6 (Prop_lut6_I0_O)        0.105    59.350 r  u_tdc/u_DecStop/bin_reg[7]_i_333/O
                         net (fo=7, routed)           0.840    60.190    u_tdc/u_DecStop/bin_reg[7]_i_333_n_0
    SLICE_X37Y77         LUT6 (Prop_lut6_I0_O)        0.105    60.295 r  u_tdc/u_DecStop/bin_reg[6]_i_514/O
                         net (fo=7, routed)           0.712    61.006    u_tdc/u_DecStop/bin_reg[6]_i_514_n_0
    SLICE_X35Y77         LUT6 (Prop_lut6_I0_O)        0.105    61.111 r  u_tdc/u_DecStop/bin_reg[6]_i_512/O
                         net (fo=7, routed)           0.542    61.654    u_tdc/u_DecStop/bin_reg[6]_i_512_n_0
    SLICE_X34Y76         LUT6 (Prop_lut6_I4_O)        0.105    61.759 r  u_tdc/u_DecStop/bin_reg[6]_i_517/O
                         net (fo=7, routed)           0.945    62.703    u_tdc/u_DecStop/bin_reg[6]_i_517_n_0
    SLICE_X37Y75         LUT6 (Prop_lut6_I2_O)        0.105    62.808 r  u_tdc/u_DecStop/bin_reg[6]_i_524/O
                         net (fo=7, routed)           0.826    63.635    u_tdc/u_DecStop/bin_reg[6]_i_524_n_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I0_O)        0.105    63.740 r  u_tdc/u_DecStop/bin_reg[6]_i_528/O
                         net (fo=5, routed)           0.458    64.197    u_tdc/u_DecStop/bin_reg[6]_i_528_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I0_O)        0.105    64.302 r  u_tdc/u_DecStop/bin_reg[6]_i_538/O
                         net (fo=5, routed)           0.564    64.867    u_tdc/u_DecStop/bin_reg[6]_i_538_n_0
    SLICE_X34Y70         LUT6 (Prop_lut6_I0_O)        0.105    64.972 r  u_tdc/u_DecStop/bin_reg[6]_i_531/O
                         net (fo=7, routed)           0.933    65.905    u_tdc/u_DecStop/bin_reg[6]_i_531_n_0
    SLICE_X33Y68         LUT6 (Prop_lut6_I2_O)        0.105    66.010 r  u_tdc/u_DecStop/bin_reg[7]_i_812/O
                         net (fo=5, routed)           0.655    66.665    u_tdc/u_DecStop/bin_reg[7]_i_812_n_0
    SLICE_X28Y68         LUT6 (Prop_lut6_I0_O)        0.105    66.770 r  u_tdc/u_DecStop/bin_reg[7]_i_797/O
                         net (fo=5, routed)           0.640    67.410    u_tdc/u_DecStop/bin_reg[7]_i_797_n_0
    SLICE_X24Y68         LUT6 (Prop_lut6_I0_O)        0.105    67.515 r  u_tdc/u_DecStop/bin_reg[7]_i_517/O
                         net (fo=7, routed)           0.675    68.190    u_tdc/u_DecStop/bin_reg[7]_i_517_n_0
    SLICE_X24Y69         LUT6 (Prop_lut6_I0_O)        0.105    68.295 r  u_tdc/u_DecStop/bin_reg[7]_i_513/O
                         net (fo=7, routed)           0.583    68.877    u_tdc/u_DecStop/bin_reg[7]_i_513_n_0
    SLICE_X25Y72         LUT6 (Prop_lut6_I0_O)        0.105    68.982 r  u_tdc/u_DecStop/bin_reg[6]_i_303/O
                         net (fo=6, routed)           0.366    69.348    u_tdc/u_DecStop/bin_reg[6]_i_303_n_0
    SLICE_X24Y74         LUT6 (Prop_lut6_I0_O)        0.105    69.453 r  u_tdc/u_DecStop/bin_reg[6]_i_308/O
                         net (fo=7, routed)           0.729    70.182    u_tdc/u_DecStop/bin_reg[6]_i_308_n_0
    SLICE_X24Y75         LUT6 (Prop_lut6_I0_O)        0.105    70.287 r  u_tdc/u_DecStop/bin_reg[6]_i_313/O
                         net (fo=5, routed)           0.707    70.994    u_tdc/u_DecStop/bin_reg[6]_i_313_n_0
    SLICE_X24Y76         LUT6 (Prop_lut6_I0_O)        0.105    71.099 r  u_tdc/u_DecStop/bin_reg[7]_i_356/O
                         net (fo=6, routed)           0.446    71.545    u_tdc/u_DecStop/bin_reg[7]_i_356_n_0
    SLICE_X25Y77         LUT6 (Prop_lut6_I0_O)        0.105    71.650 r  u_tdc/u_DecStop/bin_reg[7]_i_600/O
                         net (fo=7, routed)           0.698    72.348    u_tdc/u_DecStop/bin_reg[7]_i_600_n_0
    SLICE_X27Y78         LUT6 (Prop_lut6_I0_O)        0.105    72.453 r  u_tdc/u_DecStop/bin_reg[6]_i_242/O
                         net (fo=7, routed)           0.374    72.828    u_tdc/u_DecStop/bin_reg[6]_i_242_n_0
    SLICE_X29Y79         LUT6 (Prop_lut6_I0_O)        0.105    72.933 r  u_tdc/u_DecStop/bin_reg[6]_i_244/O
                         net (fo=7, routed)           0.774    73.707    u_tdc/u_DecStop/bin_reg[6]_i_244_n_0
    SLICE_X29Y79         LUT6 (Prop_lut6_I0_O)        0.105    73.812 r  u_tdc/u_DecStop/bin_reg[7]_i_622/O
                         net (fo=7, routed)           0.950    74.762    u_tdc/u_DecStop/bin_reg[7]_i_622_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I0_O)        0.105    74.867 r  u_tdc/u_DecStop/bin_reg[7]_i_618/O
                         net (fo=7, routed)           0.821    75.688    u_tdc/u_DecStop/bin_reg[7]_i_618_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I0_O)        0.105    75.793 r  u_tdc/u_DecStop/bin_reg[6]_i_235/O
                         net (fo=4, routed)           0.714    76.507    u_tdc/u_DecStop/bin_reg[6]_i_235_n_0
    SLICE_X41Y80         LUT6 (Prop_lut6_I0_O)        0.105    76.612 r  u_tdc/u_DecStop/bin_reg[7]_i_611/O
                         net (fo=7, routed)           0.670    77.282    u_tdc/u_DecStop/bin_reg[7]_i_611_n_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I0_O)        0.105    77.387 r  u_tdc/u_DecStop/bin_reg[7]_i_609/O
                         net (fo=4, routed)           0.985    78.372    u_tdc/u_DecStop/bin_reg[7]_i_609_n_0
    SLICE_X43Y84         LUT6 (Prop_lut6_I0_O)        0.105    78.477 r  u_tdc/u_DecStop/bin_reg[7]_i_630/O
                         net (fo=7, routed)           0.719    79.196    u_tdc/u_DecStop/bin_reg[7]_i_630_n_0
    SLICE_X36Y83         LUT6 (Prop_lut6_I0_O)        0.105    79.301 r  u_tdc/u_DecStop/bin_reg[7]_i_637/O
                         net (fo=7, routed)           0.773    80.075    u_tdc/u_DecStop/bin_reg[7]_i_637_n_0
    SLICE_X33Y84         LUT6 (Prop_lut6_I0_O)        0.105    80.180 r  u_tdc/u_DecStop/bin_reg[7]_i_628/O
                         net (fo=5, routed)           0.566    80.745    u_tdc/u_DecStop/bin_reg[7]_i_628_n_0
    SLICE_X31Y83         LUT6 (Prop_lut6_I0_O)        0.105    80.850 r  u_tdc/u_DecStop/bin_reg[6]_i_215/O
                         net (fo=4, routed)           0.754    81.604    u_tdc/u_DecStop/bin_reg[6]_i_215_n_0
    SLICE_X28Y83         LUT6 (Prop_lut6_I0_O)        0.105    81.709 r  u_tdc/u_DecStop/bin_reg[7]_i_679/O
                         net (fo=7, routed)           0.721    82.430    u_tdc/u_DecStop/bin_reg[7]_i_679_n_0
    SLICE_X26Y83         LUT6 (Prop_lut6_I0_O)        0.105    82.535 r  u_tdc/u_DecStop/bin_reg[7]_i_675/O
                         net (fo=7, routed)           0.638    83.173    u_tdc/u_DecStop/bin_reg[7]_i_675_n_0
    SLICE_X24Y82         LUT6 (Prop_lut6_I0_O)        0.105    83.278 r  u_tdc/u_DecStop/bin_reg[7]_i_671/O
                         net (fo=6, routed)           0.558    83.836    u_tdc/u_DecStop/bin_reg[7]_i_671_n_0
    SLICE_X23Y84         LUT6 (Prop_lut6_I2_O)        0.105    83.941 r  u_tdc/u_DecStop/bin_reg[7]_i_666/O
                         net (fo=7, routed)           0.421    84.362    u_tdc/u_DecStop/bin_reg[7]_i_666_n_0
    SLICE_X23Y85         LUT6 (Prop_lut6_I0_O)        0.105    84.467 r  u_tdc/u_DecStop/bin_reg[7]_i_649/O
                         net (fo=4, routed)           0.948    85.415    u_tdc/u_DecStop/bin_reg[7]_i_649_n_0
    SLICE_X17Y85         LUT6 (Prop_lut6_I0_O)        0.105    85.520 r  u_tdc/u_DecStop/bin_reg[7]_i_651/O
                         net (fo=4, routed)           0.772    86.292    u_tdc/u_DecStop/bin_reg[7]_i_651_n_0
    SLICE_X16Y89         LUT6 (Prop_lut6_I0_O)        0.105    86.397 r  u_tdc/u_DecStop/bin_reg[7]_i_655/O
                         net (fo=7, routed)           0.827    87.225    u_tdc/u_DecStop/bin_reg[7]_i_655_n_0
    SLICE_X13Y88         LUT6 (Prop_lut6_I0_O)        0.105    87.330 r  u_tdc/u_DecStop/bin_reg[7]_i_402/O
                         net (fo=6, routed)           0.718    88.047    u_tdc/u_DecStop/bin_reg[7]_i_402_n_0
    SLICE_X13Y84         LUT6 (Prop_lut6_I0_O)        0.105    88.152 r  u_tdc/u_DecStop/bin_reg[7]_i_406/O
                         net (fo=6, routed)           0.671    88.824    u_tdc/u_DecStop/bin_reg[7]_i_406_n_0
    SLICE_X12Y82         LUT6 (Prop_lut6_I0_O)        0.105    88.929 r  u_tdc/u_DecStop/bin_reg[7]_i_643/O
                         net (fo=7, routed)           0.486    89.415    u_tdc/u_DecStop/bin_reg[7]_i_643_n_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.105    89.520 r  u_tdc/u_DecStop/bin_reg[6]_i_259/O
                         net (fo=4, routed)           0.672    90.192    u_tdc/u_DecStop/bin_reg[6]_i_259_n_0
    SLICE_X13Y80         LUT6 (Prop_lut6_I0_O)        0.105    90.297 r  u_tdc/u_DecStop/bin_reg[6]_i_136/O
                         net (fo=4, routed)           0.338    90.635    u_tdc/u_DecStop/bin_reg[6]_i_136_n_0
    SLICE_X13Y79         LUT6 (Prop_lut6_I0_O)        0.105    90.740 r  u_tdc/u_DecStop/bin_reg[7]_i_214/O
                         net (fo=7, routed)           0.629    91.369    u_tdc/u_DecStop/bin_reg[7]_i_214_n_0
    SLICE_X14Y77         LUT6 (Prop_lut6_I0_O)        0.105    91.474 r  u_tdc/u_DecStop/bin_reg[7]_i_212/O
                         net (fo=4, routed)           0.647    92.121    u_tdc/u_DecStop/bin_reg[7]_i_212_n_0
    SLICE_X17Y77         LUT6 (Prop_lut6_I0_O)        0.105    92.226 r  u_tdc/u_DecStop/bin_reg[6]_i_94/O
                         net (fo=4, routed)           0.579    92.805    u_tdc/u_DecStop/bin_reg[6]_i_94_n_0
    SLICE_X19Y76         LUT6 (Prop_lut6_I0_O)        0.105    92.910 r  u_tdc/u_DecStop/bin_reg[6]_i_86/O
                         net (fo=7, routed)           0.601    93.512    u_tdc/u_DecStop/bin_reg[6]_i_86_n_0
    SLICE_X17Y75         LUT6 (Prop_lut6_I0_O)        0.105    93.617 r  u_tdc/u_DecStop/bin_reg[7]_i_161/O
                         net (fo=6, routed)           0.724    94.340    u_tdc/u_DecStop/bin_reg[7]_i_161_n_0
    SLICE_X17Y73         LUT6 (Prop_lut6_I0_O)        0.105    94.445 r  u_tdc/u_DecStop/bin_reg[7]_i_159/O
                         net (fo=6, routed)           0.507    94.953    u_tdc/u_DecStop/bin_reg[7]_i_159_n_0
    SLICE_X14Y73         LUT6 (Prop_lut6_I0_O)        0.105    95.058 r  u_tdc/u_DecStop/bin_reg[6]_i_111/O
                         net (fo=7, routed)           0.963    96.021    u_tdc/u_DecStop/bin_reg[6]_i_111_n_0
    SLICE_X9Y73          LUT6 (Prop_lut6_I0_O)        0.105    96.126 r  u_tdc/u_DecStop/bin_reg[6]_i_49/O
                         net (fo=7, routed)           0.695    96.820    u_tdc/u_DecStop/bin_reg[6]_i_49_n_0
    SLICE_X8Y72          LUT6 (Prop_lut6_I0_O)        0.105    96.925 r  u_tdc/u_DecStop/bin_reg[6]_i_45/O
                         net (fo=4, routed)           0.854    97.780    u_tdc/u_DecStop/bin_reg[6]_i_45_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I2_O)        0.105    97.885 r  u_tdc/u_DecStop/bin_reg[7]_i_138/O
                         net (fo=7, routed)           0.960    98.845    u_tdc/u_DecStop/bin_reg[7]_i_138_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I0_O)        0.105    98.950 r  u_tdc/u_DecStop/bin_reg[7]_i_66/O
                         net (fo=6, routed)           0.998    99.947    u_tdc/u_DecStop/bin_reg[7]_i_66_n_0
    SLICE_X15Y67         LUT6 (Prop_lut6_I0_O)        0.105   100.052 r  u_tdc/u_DecStop/bin_reg[7]_i_62/O
                         net (fo=6, routed)           0.718   100.770    u_tdc/u_DecStop/bin_reg[7]_i_62_n_0
    SLICE_X19Y69         LUT3 (Prop_lut3_I0_O)        0.105   100.875 r  u_tdc/u_DecStop/bin_reg[6]_i_30/O
                         net (fo=1, routed)           0.651   101.526    u_tdc/u_DecStop/bin_reg[6]_i_30_n_0
    SLICE_X18Y69         LUT6 (Prop_lut6_I5_O)        0.105   101.631 f  u_tdc/u_DecStop/bin_reg[6]_i_9/O
                         net (fo=1, routed)           0.596   102.227    u_tdc/u_DecStop/bin_reg[6]_i_9_n_0
    SLICE_X21Y70         LUT6 (Prop_lut6_I3_O)        0.105   102.332 f  u_tdc/u_DecStop/bin_reg[6]_i_2/O
                         net (fo=1, routed)           0.668   103.001    u_tdc/u_DecStop/bin_reg[6]_i_2_n_0
    SLICE_X18Y71         LUT6 (Prop_lut6_I0_O)        0.105   103.106 r  u_tdc/u_DecStop/bin_reg[6]_i_1/O
                         net (fo=1, routed)           0.555   103.661    u_tdc/u_DecStop/bin_reg[6]_i_1_n_0
    SLICE_X17Y67         LDCE                                         r  u_tdc/u_DecStop/bin_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tdc/u_FineDelay/genblk3[2].Startff/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_DecStart/bin_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        105.769ns  (logic 14.537ns (13.744%)  route 91.232ns (86.256%))
  Logic Levels:           123  (LUT3=12 LUT4=3 LUT5=16 LUT6=92)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.633    -2.387    u_tdc/u_FineDelay/clk
    SLICE_X24Y61         FDCE                                         r  u_tdc/u_FineDelay/genblk3[2].Startff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y61         FDCE (Prop_fdce_C_Q)         0.379    -2.008 r  u_tdc/u_FineDelay/genblk3[2].Startff/Q
                         net (fo=44, routed)          1.745    -0.263    u_tdc/u_DecStart/wDecoStartIn[2]
    SLICE_X28Y62         LUT5 (Prop_lut5_I4_O)        0.119    -0.144 r  u_tdc/u_DecStart/bin_reg[3]_i_568/O
                         net (fo=15, routed)          1.192     1.048    u_tdc/u_DecStart/bin_reg[3]_i_568_n_0
    SLICE_X24Y59         LUT3 (Prop_lut3_I0_O)        0.267     1.315 r  u_tdc/u_DecStart/bin_reg[3]_i_575/O
                         net (fo=5, routed)           0.475     1.790    u_tdc/u_DecStart/bin_reg[3]_i_575_n_0
    SLICE_X24Y61         LUT6 (Prop_lut6_I1_O)        0.105     1.895 r  u_tdc/u_DecStart/bin_reg[1]_i_199/O
                         net (fo=14, routed)          1.132     3.028    u_tdc/u_DecStart/bin_reg[1]_i_199_n_0
    SLICE_X26Y58         LUT3 (Prop_lut3_I2_O)        0.105     3.133 r  u_tdc/u_DecStart/bin_reg[1]_i_176/O
                         net (fo=6, routed)           1.005     4.137    u_tdc/u_DecStart/bin_reg[1]_i_176_n_0
    SLICE_X25Y55         LUT4 (Prop_lut4_I3_O)        0.105     4.242 r  u_tdc/u_DecStart/bin_reg[1]_i_200/O
                         net (fo=9, routed)           0.822     5.064    u_tdc/u_DecStart/bin_reg[1]_i_200_n_0
    SLICE_X26Y55         LUT5 (Prop_lut5_I4_O)        0.105     5.169 r  u_tdc/u_DecStart/bin_reg[1]_i_177/O
                         net (fo=8, routed)           0.370     5.539    u_tdc/u_DecStart/bin_reg[1]_i_177_n_0
    SLICE_X28Y55         LUT6 (Prop_lut6_I5_O)        0.105     5.644 r  u_tdc/u_DecStart/bin_reg[4]_i_808/O
                         net (fo=8, routed)           0.621     6.265    u_tdc/u_DecStart/bin_reg[4]_i_808_n_0
    SLICE_X30Y55         LUT5 (Prop_lut5_I0_O)        0.105     6.370 r  u_tdc/u_DecStart/bin_reg[3]_i_423/O
                         net (fo=12, routed)          0.699     7.069    u_tdc/u_DecStart/bin_reg[3]_i_423_n_0
    SLICE_X33Y54         LUT4 (Prop_lut4_I3_O)        0.105     7.174 r  u_tdc/u_DecStart/bin_reg[3]_i_416/O
                         net (fo=8, routed)           0.803     7.977    u_tdc/u_DecStart/bin_reg[3]_i_416_n_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I2_O)        0.105     8.082 r  u_tdc/u_DecStart/bin_reg[1]_i_132/O
                         net (fo=23, routed)          1.283     9.365    u_tdc/u_DecStart/bin_reg[1]_i_132_n_0
    SLICE_X30Y49         LUT4 (Prop_lut4_I3_O)        0.105     9.470 r  u_tdc/u_DecStart/bin_reg[3]_i_228/O
                         net (fo=5, routed)           0.674    10.144    u_tdc/u_DecStart/bin_reg[3]_i_228_n_0
    SLICE_X28Y49         LUT6 (Prop_lut6_I1_O)        0.105    10.249 r  u_tdc/u_DecStart/bin_reg[3]_i_222/O
                         net (fo=8, routed)           0.825    11.074    u_tdc/u_DecStart/bin_reg[3]_i_222_n_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I5_O)        0.105    11.179 r  u_tdc/u_DecStart/bin_reg[4]_i_843/O
                         net (fo=7, routed)           0.602    11.781    u_tdc/u_DecStart/bin_reg[4]_i_843_n_0
    SLICE_X29Y44         LUT5 (Prop_lut5_I4_O)        0.105    11.886 r  u_tdc/u_DecStart/bin_reg[4]_i_834/O
                         net (fo=12, routed)          0.826    12.713    u_tdc/u_DecStart/bin_reg[4]_i_834_n_0
    SLICE_X24Y42         LUT6 (Prop_lut6_I5_O)        0.105    12.818 r  u_tdc/u_DecStart/bin_reg[4]_i_604/O
                         net (fo=4, routed)           0.829    13.647    u_tdc/u_DecStart/bin_reg[4]_i_604_n_0
    SLICE_X27Y41         LUT3 (Prop_lut3_I2_O)        0.105    13.752 r  u_tdc/u_DecStart/bin_reg[4]_i_851/O
                         net (fo=11, routed)          0.408    14.159    u_tdc/u_DecStart/bin_reg[4]_i_851_n_0
    SLICE_X31Y40         LUT6 (Prop_lut6_I5_O)        0.105    14.264 r  u_tdc/u_DecStart/bin_reg[2]_i_267/O
                         net (fo=6, routed)           0.846    15.110    u_tdc/u_DecStart/bin_reg[2]_i_267_n_0
    SLICE_X32Y38         LUT5 (Prop_lut5_I4_O)        0.119    15.229 r  u_tdc/u_DecStart/bin_reg[2]_i_255/O
                         net (fo=5, routed)           0.362    15.591    u_tdc/u_DecStart/bin_reg[2]_i_255_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I5_O)        0.267    15.858 r  u_tdc/u_DecStart/bin_reg[4]_i_864/O
                         net (fo=7, routed)           0.475    16.333    u_tdc/u_DecStart/bin_reg[4]_i_864_n_0
    SLICE_X33Y38         LUT3 (Prop_lut3_I2_O)        0.105    16.438 r  u_tdc/u_DecStart/bin_reg[2]_i_261/O
                         net (fo=12, routed)          0.865    17.303    u_tdc/u_DecStart/bin_reg[2]_i_261_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I5_O)        0.105    17.408 r  u_tdc/u_DecStart/bin_reg[2]_i_260/O
                         net (fo=6, routed)           0.830    18.238    u_tdc/u_DecStart/bin_reg[2]_i_260_n_0
    SLICE_X37Y41         LUT5 (Prop_lut5_I4_O)        0.105    18.343 r  u_tdc/u_DecStart/bin_reg[3]_i_462/O
                         net (fo=11, routed)          0.820    19.163    u_tdc/u_DecStart/bin_reg[3]_i_462_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I5_O)        0.105    19.268 r  u_tdc/u_DecStart/bin_reg[4]_i_588/O
                         net (fo=6, routed)           0.694    19.962    u_tdc/u_DecStart/bin_reg[4]_i_588_n_0
    SLICE_X36Y44         LUT3 (Prop_lut3_I2_O)        0.105    20.067 r  u_tdc/u_DecStart/bin_reg[2]_i_166/O
                         net (fo=10, routed)          0.629    20.696    u_tdc/u_DecStart/bin_reg[2]_i_166_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.105    20.801 r  u_tdc/u_DecStart/bin_reg[2]_i_71/O
                         net (fo=9, routed)           0.579    21.380    u_tdc/u_DecStart/bin_reg[2]_i_71_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I5_O)        0.105    21.485 r  u_tdc/u_DecStart/bin_reg[2]_i_76/O
                         net (fo=7, routed)           0.441    21.926    u_tdc/u_DecStart/bin_reg[2]_i_76_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I5_O)        0.105    22.031 r  u_tdc/u_DecStart/bin_reg[4]_i_508/O
                         net (fo=5, routed)           0.709    22.740    u_tdc/u_DecStart/bin_reg[4]_i_508_n_0
    SLICE_X45Y45         LUT3 (Prop_lut3_I2_O)        0.105    22.845 r  u_tdc/u_DecStart/bin_reg[3]_i_394/O
                         net (fo=10, routed)          0.628    23.474    u_tdc/u_DecStart/bin_reg[3]_i_394_n_0
    SLICE_X46Y46         LUT6 (Prop_lut6_I5_O)        0.105    23.579 r  u_tdc/u_DecStart/bin_reg[3]_i_198/O
                         net (fo=9, routed)           0.829    24.408    u_tdc/u_DecStart/bin_reg[3]_i_198_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I5_O)        0.105    24.513 r  u_tdc/u_DecStart/bin_reg[3]_i_190/O
                         net (fo=4, routed)           0.380    24.893    u_tdc/u_DecStart/bin_reg[3]_i_190_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I5_O)        0.105    24.998 r  u_tdc/u_DecStart/bin_reg[4]_i_534/O
                         net (fo=7, routed)           0.624    25.622    u_tdc/u_DecStart/bin_reg[4]_i_534_n_0
    SLICE_X47Y51         LUT6 (Prop_lut6_I5_O)        0.105    25.727 r  u_tdc/u_DecStart/bin_reg[4]_i_528/O
                         net (fo=10, routed)          0.387    26.114    u_tdc/u_DecStart/bin_reg[4]_i_528_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I5_O)        0.105    26.219 r  u_tdc/u_DecStart/bin_reg[4]_i_522/O
                         net (fo=6, routed)           0.269    26.489    u_tdc/u_DecStart/bin_reg[4]_i_522_n_0
    SLICE_X53Y51         LUT3 (Prop_lut3_I2_O)        0.105    26.594 r  u_tdc/u_DecStart/bin_reg[3]_i_399/O
                         net (fo=10, routed)          0.863    27.456    u_tdc/u_DecStart/bin_reg[3]_i_399_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I5_O)        0.105    27.561 r  u_tdc/u_DecStart/bin_reg[2]_i_145/O
                         net (fo=5, routed)           0.731    28.292    u_tdc/u_DecStart/bin_reg[2]_i_145_n_0
    SLICE_X56Y53         LUT6 (Prop_lut6_I5_O)        0.105    28.397 r  u_tdc/u_DecStart/bin_reg[2]_i_55/O
                         net (fo=10, routed)          0.505    28.903    u_tdc/u_DecStart/bin_reg[2]_i_55_n_0
    SLICE_X57Y53         LUT6 (Prop_lut6_I5_O)        0.105    29.008 r  u_tdc/u_DecStart/bin_reg[2]_i_149/O
                         net (fo=6, routed)           0.686    29.693    u_tdc/u_DecStart/bin_reg[2]_i_149_n_0
    SLICE_X56Y54         LUT5 (Prop_lut5_I4_O)        0.105    29.798 r  u_tdc/u_DecStart/bin_reg[4]_i_245/O
                         net (fo=12, routed)          0.628    30.427    u_tdc/u_DecStart/bin_reg[4]_i_245_n_0
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105    30.532 r  u_tdc/u_DecStart/bin_reg[4]_i_83/O
                         net (fo=6, routed)           0.832    31.364    u_tdc/u_DecStart/bin_reg[4]_i_83_n_0
    SLICE_X50Y56         LUT3 (Prop_lut3_I2_O)        0.105    31.469 r  u_tdc/u_DecStart/bin_reg[2]_i_150/O
                         net (fo=10, routed)          0.571    32.040    u_tdc/u_DecStart/bin_reg[2]_i_150_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I5_O)        0.105    32.145 r  u_tdc/u_DecStart/bin_reg[4]_i_916/O
                         net (fo=6, routed)           0.546    32.691    u_tdc/u_DecStart/bin_reg[4]_i_916_n_0
    SLICE_X50Y58         LUT5 (Prop_lut5_I4_O)        0.105    32.796 r  u_tdc/u_DecStart/bin_reg[3]_i_553/O
                         net (fo=14, routed)          0.969    33.765    u_tdc/u_DecStart/bin_reg[3]_i_553_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I4_O)        0.105    33.870 r  u_tdc/u_DecStart/bin_reg[4]_i_750/O
                         net (fo=4, routed)           0.529    34.399    u_tdc/u_DecStart/bin_reg[4]_i_750_n_0
    SLICE_X54Y60         LUT5 (Prop_lut5_I4_O)        0.105    34.504 r  u_tdc/u_DecStart/bin_reg[3]_i_353/O
                         net (fo=11, routed)          0.847    35.351    u_tdc/u_DecStart/bin_reg[3]_i_353_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I5_O)        0.105    35.456 r  u_tdc/u_DecStart/bin_reg[4]_i_734/O
                         net (fo=4, routed)           0.822    36.278    u_tdc/u_DecStart/bin_reg[4]_i_734_n_0
    SLICE_X61Y59         LUT5 (Prop_lut5_I4_O)        0.105    36.383 r  u_tdc/u_DecStart/bin_reg[3]_i_547/O
                         net (fo=10, routed)          1.320    37.703    u_tdc/u_DecStart/bin_reg[3]_i_547_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I5_O)        0.105    37.808 r  u_tdc/u_DecStart/bin_reg[4]_i_743/O
                         net (fo=6, routed)           0.939    38.748    u_tdc/u_DecStart/bin_reg[4]_i_743_n_0
    SLICE_X62Y61         LUT5 (Prop_lut5_I4_O)        0.105    38.853 r  u_tdc/u_DecStart/bin_reg[3]_i_342/O
                         net (fo=11, routed)          0.897    39.750    u_tdc/u_DecStart/bin_reg[3]_i_342_n_0
    SLICE_X60Y62         LUT6 (Prop_lut6_I5_O)        0.105    39.855 r  u_tdc/u_DecStart/bin_reg[3]_i_374/O
                         net (fo=5, routed)           0.695    40.550    u_tdc/u_DecStart/bin_reg[3]_i_374_n_0
    SLICE_X59Y63         LUT3 (Prop_lut3_I2_O)        0.105    40.655 r  u_tdc/u_DecStart/bin_reg[4]_i_467/O
                         net (fo=12, routed)          0.394    41.048    u_tdc/u_DecStart/bin_reg[4]_i_467_n_0
    SLICE_X57Y64         LUT6 (Prop_lut6_I4_O)        0.105    41.153 r  u_tdc/u_DecStart/bin_reg[4]_i_219/O
                         net (fo=6, routed)           0.379    41.532    u_tdc/u_DecStart/bin_reg[4]_i_219_n_0
    SLICE_X58Y65         LUT3 (Prop_lut3_I2_O)        0.105    41.637 r  u_tdc/u_DecStart/bin_reg[3]_i_339/O
                         net (fo=10, routed)          0.953    42.589    u_tdc/u_DecStart/bin_reg[3]_i_339_n_0
    SLICE_X57Y66         LUT5 (Prop_lut5_I4_O)        0.105    42.694 r  u_tdc/u_DecStart/bin_reg[3]_i_337/O
                         net (fo=3, routed)           0.462    43.157    u_tdc/u_DecStart/bin_reg[3]_i_337_n_0
    SLICE_X57Y67         LUT6 (Prop_lut6_I1_O)        0.105    43.262 r  u_tdc/u_DecStart/bin_reg[3]_i_530/O
                         net (fo=6, routed)           0.959    44.220    u_tdc/u_DecStart/bin_reg[3]_i_530_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I5_O)        0.105    44.325 r  u_tdc/u_DecStart/bin_reg[3]_i_535/O
                         net (fo=7, routed)           0.763    45.088    u_tdc/u_DecStart/bin_reg[3]_i_535_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I5_O)        0.105    45.193 r  u_tdc/u_DecStart/bin_reg[4]_i_692/O
                         net (fo=7, routed)           0.560    45.753    u_tdc/u_DecStart/bin_reg[4]_i_692_n_0
    SLICE_X65Y71         LUT6 (Prop_lut6_I5_O)        0.105    45.858 r  u_tdc/u_DecStart/bin_reg[4]_i_435/O
                         net (fo=8, routed)           0.497    46.354    u_tdc/u_DecStart/bin_reg[4]_i_435_n_0
    SLICE_X67Y71         LUT5 (Prop_lut5_I4_O)        0.105    46.459 r  u_tdc/u_DecStart/bin_reg[3]_i_524/O
                         net (fo=7, routed)           0.542    47.002    u_tdc/u_DecStart/bin_reg[3]_i_524_n_0
    SLICE_X67Y72         LUT6 (Prop_lut6_I5_O)        0.105    47.107 r  u_tdc/u_DecStart/bin_reg[5]_i_853/O
                         net (fo=7, routed)           0.905    48.012    u_tdc/u_DecStart/bin_reg[5]_i_853_n_0
    SLICE_X65Y74         LUT6 (Prop_lut6_I5_O)        0.105    48.117 r  u_tdc/u_DecStart/bin_reg[3]_i_513/O
                         net (fo=6, routed)           1.027    49.144    u_tdc/u_DecStart/bin_reg[3]_i_513_n_0
    SLICE_X63Y76         LUT6 (Prop_lut6_I5_O)        0.105    49.249 r  u_tdc/u_DecStart/bin_reg[3]_i_515/O
                         net (fo=7, routed)           0.356    49.604    u_tdc/u_DecStart/bin_reg[3]_i_515_n_0
    SLICE_X63Y76         LUT6 (Prop_lut6_I5_O)        0.105    49.709 r  u_tdc/u_DecStart/bin_reg[4]_i_719/O
                         net (fo=7, routed)           1.413    51.122    u_tdc/u_DecStart/bin_reg[4]_i_719_n_0
    SLICE_X58Y74         LUT6 (Prop_lut6_I5_O)        0.105    51.227 r  u_tdc/u_DecStart/bin_reg[4]_i_451/O
                         net (fo=7, routed)           0.836    52.063    u_tdc/u_DecStart/bin_reg[4]_i_451_n_0
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.105    52.168 r  u_tdc/u_DecStart/bin_reg[3]_i_334/O
                         net (fo=7, routed)           0.832    53.000    u_tdc/u_DecStart/bin_reg[3]_i_334_n_0
    SLICE_X53Y75         LUT6 (Prop_lut6_I5_O)        0.105    53.105 r  u_tdc/u_DecStart/bin_reg[3]_i_315/O
                         net (fo=7, routed)           0.256    53.362    u_tdc/u_DecStart/bin_reg[3]_i_315_n_0
    SLICE_X53Y76         LUT6 (Prop_lut6_I5_O)        0.105    53.467 r  u_tdc/u_DecStart/bin_reg[3]_i_141/O
                         net (fo=5, routed)           0.798    54.264    u_tdc/u_DecStart/bin_reg[3]_i_141_n_0
    SLICE_X56Y77         LUT6 (Prop_lut6_I5_O)        0.105    54.369 r  u_tdc/u_DecStart/bin_reg[3]_i_145/O
                         net (fo=7, routed)           0.938    55.308    u_tdc/u_DecStart/bin_reg[3]_i_145_n_0
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.105    55.413 r  u_tdc/u_DecStart/bin_reg[3]_i_511/O
                         net (fo=6, routed)           0.688    56.101    u_tdc/u_DecStart/bin_reg[3]_i_511_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I5_O)        0.105    56.206 r  u_tdc/u_DecStart/bin_reg[5]_i_667/O
                         net (fo=8, routed)           0.264    56.470    u_tdc/u_DecStart/bin_reg[5]_i_667_n_0
    SLICE_X62Y82         LUT6 (Prop_lut6_I5_O)        0.105    56.575 r  u_tdc/u_DecStart/bin_reg[3]_i_503/O
                         net (fo=7, routed)           0.848    57.422    u_tdc/u_DecStart/bin_reg[3]_i_503_n_0
    SLICE_X58Y82         LUT6 (Prop_lut6_I5_O)        0.105    57.527 r  u_tdc/u_DecStart/bin_reg[5]_i_656/O
                         net (fo=7, routed)           0.470    57.997    u_tdc/u_DecStart/bin_reg[5]_i_656_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I5_O)        0.105    58.102 r  u_tdc/u_DecStart/bin_reg[3]_i_498/O
                         net (fo=6, routed)           0.611    58.713    u_tdc/u_DecStart/bin_reg[3]_i_498_n_0
    SLICE_X54Y79         LUT6 (Prop_lut6_I5_O)        0.105    58.818 r  u_tdc/u_DecStart/bin_reg[5]_i_693/O
                         net (fo=7, routed)           0.741    59.559    u_tdc/u_DecStart/bin_reg[5]_i_693_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.105    59.664 r  u_tdc/u_DecStart/bin_reg[5]_i_901/O
                         net (fo=7, routed)           0.657    60.321    u_tdc/u_DecStart/bin_reg[5]_i_901_n_0
    SLICE_X51Y79         LUT6 (Prop_lut6_I5_O)        0.105    60.426 r  u_tdc/u_DecStart/bin_reg[5]_i_682/O
                         net (fo=7, routed)           0.442    60.868    u_tdc/u_DecStart/bin_reg[5]_i_682_n_0
    SLICE_X48Y79         LUT6 (Prop_lut6_I5_O)        0.105    60.973 r  u_tdc/u_DecStart/bin_reg[5]_i_709/O
                         net (fo=7, routed)           0.888    61.861    u_tdc/u_DecStart/bin_reg[5]_i_709_n_0
    SLICE_X47Y83         LUT6 (Prop_lut6_I5_O)        0.105    61.966 r  u_tdc/u_DecStart/bin_reg[5]_i_475/O
                         net (fo=7, routed)           0.675    62.641    u_tdc/u_DecStart/bin_reg[5]_i_475_n_0
    SLICE_X47Y84         LUT6 (Prop_lut6_I5_O)        0.105    62.746 r  u_tdc/u_DecStart/bin_reg[3]_i_130/O
                         net (fo=6, routed)           0.823    63.569    u_tdc/u_DecStart/bin_reg[3]_i_130_n_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I5_O)        0.105    63.674 r  u_tdc/u_DecStart/bin_reg[3]_i_133/O
                         net (fo=7, routed)           0.907    64.581    u_tdc/u_DecStart/bin_reg[3]_i_133_n_0
    SLICE_X48Y85         LUT6 (Prop_lut6_I5_O)        0.105    64.686 f  u_tdc/u_DecStart/bin_reg[3]_i_293/O
                         net (fo=7, routed)           0.861    65.547    u_tdc/u_DecStart/bin_reg[3]_i_293_n_0
    SLICE_X48Y86         LUT5 (Prop_lut5_I0_O)        0.118    65.665 r  u_tdc/u_DecStart/bin_reg[5]_i_478/O
                         net (fo=7, routed)           0.804    66.469    u_tdc/u_DecStart/bin_reg[5]_i_478_n_0
    SLICE_X51Y86         LUT5 (Prop_lut5_I2_O)        0.293    66.762 r  u_tdc/u_DecStart/bin_reg[4]_i_388/O
                         net (fo=5, routed)           0.773    67.535    u_tdc/u_DecStart/bin_reg[4]_i_388_n_0
    SLICE_X55Y87         LUT6 (Prop_lut6_I5_O)        0.275    67.810 r  u_tdc/u_DecStart/bin_reg[4]_i_638/O
                         net (fo=6, routed)           0.814    68.624    u_tdc/u_DecStart/bin_reg[4]_i_638_n_0
    SLICE_X58Y87         LUT6 (Prop_lut6_I5_O)        0.105    68.729 r  u_tdc/u_DecStart/bin_reg[4]_i_376/O
                         net (fo=6, routed)           0.675    69.404    u_tdc/u_DecStart/bin_reg[4]_i_376_n_0
    SLICE_X58Y88         LUT6 (Prop_lut6_I5_O)        0.105    69.509 r  u_tdc/u_DecStart/bin_reg[4]_i_371/O
                         net (fo=6, routed)           0.817    70.327    u_tdc/u_DecStart/bin_reg[4]_i_371_n_0
    SLICE_X60Y89         LUT6 (Prop_lut6_I5_O)        0.105    70.432 r  u_tdc/u_DecStart/bin_reg[4]_i_360/O
                         net (fo=6, routed)           0.620    71.052    u_tdc/u_DecStart/bin_reg[4]_i_360_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I5_O)        0.105    71.157 r  u_tdc/u_DecStart/bin_reg[4]_i_165/O
                         net (fo=6, routed)           0.777    71.934    u_tdc/u_DecStart/bin_reg[4]_i_165_n_0
    SLICE_X57Y93         LUT6 (Prop_lut6_I5_O)        0.105    72.039 r  u_tdc/u_DecStart/bin_reg[6]_i_344/O
                         net (fo=6, routed)           0.813    72.852    u_tdc/u_DecStart/bin_reg[6]_i_344_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I5_O)        0.105    72.957 r  u_tdc/u_DecStart/bin_reg[4]_i_367/O
                         net (fo=6, routed)           0.500    73.457    u_tdc/u_DecStart/bin_reg[4]_i_367_n_0
    SLICE_X52Y93         LUT6 (Prop_lut6_I5_O)        0.105    73.562 r  u_tdc/u_DecStart/bin_reg[5]_i_371/O
                         net (fo=5, routed)           0.797    74.359    u_tdc/u_DecStart/bin_reg[5]_i_371_n_0
    SLICE_X50Y92         LUT6 (Prop_lut6_I5_O)        0.105    74.464 r  u_tdc/u_DecStart/bin_reg[5]_i_363/O
                         net (fo=5, routed)           0.391    74.855    u_tdc/u_DecStart/bin_reg[5]_i_363_n_0
    SLICE_X48Y90         LUT6 (Prop_lut6_I5_O)        0.105    74.960 r  u_tdc/u_DecStart/bin_reg[5]_i_359/O
                         net (fo=7, routed)           0.799    75.759    u_tdc/u_DecStart/bin_reg[5]_i_359_n_0
    SLICE_X46Y87         LUT6 (Prop_lut6_I5_O)        0.105    75.864 r  u_tdc/u_DecStart/bin_reg[5]_i_377/O
                         net (fo=5, routed)           0.972    76.836    u_tdc/u_DecStart/bin_reg[5]_i_377_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I5_O)        0.105    76.941 r  u_tdc/u_DecStart/bin_reg[4]_i_155/O
                         net (fo=5, routed)           0.259    77.200    u_tdc/u_DecStart/bin_reg[4]_i_155_n_0
    SLICE_X43Y89         LUT6 (Prop_lut6_I5_O)        0.105    77.305 r  u_tdc/u_DecStart/bin_reg[5]_i_285/O
                         net (fo=6, routed)           0.973    78.278    u_tdc/u_DecStart/bin_reg[5]_i_285_n_0
    SLICE_X46Y92         LUT6 (Prop_lut6_I5_O)        0.105    78.383 r  u_tdc/u_DecStart/bin_reg[5]_i_561/O
                         net (fo=6, routed)           0.686    79.069    u_tdc/u_DecStart/bin_reg[5]_i_561_n_0
    SLICE_X47Y92         LUT6 (Prop_lut6_I5_O)        0.105    79.174 r  u_tdc/u_DecStart/bin_reg[5]_i_298/O
                         net (fo=5, routed)           0.502    79.676    u_tdc/u_DecStart/bin_reg[5]_i_298_n_0
    SLICE_X46Y94         LUT6 (Prop_lut6_I5_O)        0.105    79.781 r  u_tdc/u_DecStart/bin_reg[5]_i_304/O
                         net (fo=6, routed)           0.994    80.776    u_tdc/u_DecStart/bin_reg[5]_i_304_n_0
    SLICE_X43Y97         LUT3 (Prop_lut3_I2_O)        0.119    80.895 r  u_tdc/u_DecStart/bin_reg[5]_i_148/O
                         net (fo=3, routed)           0.702    81.597    u_tdc/u_DecStart/bin_reg[5]_i_148_n_0
    SLICE_X45Y98         LUT6 (Prop_lut6_I0_O)        0.267    81.864 r  u_tdc/u_DecStart/bin_reg[5]_i_330/O
                         net (fo=6, routed)           0.933    82.797    u_tdc/u_DecStart/bin_reg[5]_i_330_n_0
    SLICE_X42Y100        LUT6 (Prop_lut6_I0_O)        0.105    82.902 r  u_tdc/u_DecStart/bin_reg[5]_i_328/O
                         net (fo=6, routed)           0.742    83.644    u_tdc/u_DecStart/bin_reg[5]_i_328_n_0
    SLICE_X37Y100        LUT6 (Prop_lut6_I0_O)        0.105    83.749 r  u_tdc/u_DecStart/bin_reg[5]_i_323/O
                         net (fo=6, routed)           0.760    84.510    u_tdc/u_DecStart/bin_reg[5]_i_323_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I0_O)        0.105    84.615 r  u_tdc/u_DecStart/bin_reg[5]_i_317/O
                         net (fo=5, routed)           0.492    85.107    u_tdc/u_DecStart/bin_reg[5]_i_317_n_0
    SLICE_X34Y97         LUT6 (Prop_lut6_I0_O)        0.105    85.212 r  u_tdc/u_DecStart/bin_reg[5]_i_177/O
                         net (fo=5, routed)           0.687    85.898    u_tdc/u_DecStart/bin_reg[5]_i_177_n_0
    SLICE_X35Y95         LUT6 (Prop_lut6_I0_O)        0.105    86.003 r  u_tdc/u_DecStart/bin_reg[5]_i_173/O
                         net (fo=6, routed)           1.199    87.202    u_tdc/u_DecStart/bin_reg[5]_i_173_n_0
    SLICE_X41Y92         LUT6 (Prop_lut6_I0_O)        0.105    87.307 r  u_tdc/u_DecStart/bin_reg[5]_i_182/O
                         net (fo=6, routed)           1.164    88.471    u_tdc/u_DecStart/bin_reg[5]_i_182_n_0
    SLICE_X33Y90         LUT3 (Prop_lut3_I0_O)        0.115    88.586 r  u_tdc/u_DecStart/bin_reg[7]_i_386/O
                         net (fo=2, routed)           0.462    89.048    u_tdc/u_DecStart/bin_reg[7]_i_386_n_0
    SLICE_X33Y91         LUT6 (Prop_lut6_I2_O)        0.267    89.315 r  u_tdc/u_DecStart/bin_reg[7]_i_214/O
                         net (fo=7, routed)           0.630    89.945    u_tdc/u_DecStart/bin_reg[7]_i_214_n_0
    SLICE_X30Y90         LUT6 (Prop_lut6_I0_O)        0.105    90.050 r  u_tdc/u_DecStart/bin_reg[7]_i_212/O
                         net (fo=4, routed)           0.410    90.460    u_tdc/u_DecStart/bin_reg[7]_i_212_n_0
    SLICE_X30Y90         LUT6 (Prop_lut6_I0_O)        0.105    90.565 r  u_tdc/u_DecStart/bin_reg[6]_i_94/O
                         net (fo=4, routed)           1.062    91.627    u_tdc/u_DecStart/bin_reg[6]_i_94_n_0
    SLICE_X28Y94         LUT6 (Prop_lut6_I0_O)        0.105    91.732 r  u_tdc/u_DecStart/bin_reg[6]_i_86/O
                         net (fo=7, routed)           1.248    92.980    u_tdc/u_DecStart/bin_reg[6]_i_86_n_0
    SLICE_X26Y96         LUT6 (Prop_lut6_I0_O)        0.105    93.085 r  u_tdc/u_DecStart/bin_reg[7]_i_161/O
                         net (fo=6, routed)           1.146    94.231    u_tdc/u_DecStart/bin_reg[7]_i_161_n_0
    SLICE_X23Y95         LUT6 (Prop_lut6_I0_O)        0.105    94.336 r  u_tdc/u_DecStart/bin_reg[7]_i_159/O
                         net (fo=6, routed)           0.580    94.916    u_tdc/u_DecStart/bin_reg[7]_i_159_n_0
    SLICE_X20Y94         LUT6 (Prop_lut6_I0_O)        0.105    95.021 r  u_tdc/u_DecStart/bin_reg[6]_i_111/O
                         net (fo=7, routed)           0.970    95.991    u_tdc/u_DecStart/bin_reg[6]_i_111_n_0
    SLICE_X22Y91         LUT6 (Prop_lut6_I0_O)        0.105    96.096 r  u_tdc/u_DecStart/bin_reg[6]_i_49/O
                         net (fo=7, routed)           1.108    97.204    u_tdc/u_DecStart/bin_reg[6]_i_49_n_0
    SLICE_X24Y90         LUT6 (Prop_lut6_I0_O)        0.105    97.309 r  u_tdc/u_DecStart/bin_reg[6]_i_45/O
                         net (fo=4, routed)           0.469    97.778    u_tdc/u_DecStart/bin_reg[6]_i_45_n_0
    SLICE_X25Y89         LUT6 (Prop_lut6_I2_O)        0.105    97.883 r  u_tdc/u_DecStart/bin_reg[7]_i_138/O
                         net (fo=7, routed)           0.388    98.272    u_tdc/u_DecStart/bin_reg[7]_i_138_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I0_O)        0.105    98.377 r  u_tdc/u_DecStart/bin_reg[7]_i_66/O
                         net (fo=6, routed)           0.827    99.204    u_tdc/u_DecStart/bin_reg[7]_i_66_n_0
    SLICE_X28Y86         LUT6 (Prop_lut6_I0_O)        0.105    99.309 r  u_tdc/u_DecStart/bin_reg[7]_i_62/O
                         net (fo=6, routed)           0.898   100.207    u_tdc/u_DecStart/bin_reg[7]_i_62_n_0
    SLICE_X36Y87         LUT6 (Prop_lut6_I0_O)        0.105   100.312 r  u_tdc/u_DecStart/bin_reg[7]_i_69/O
                         net (fo=7, routed)           1.051   101.362    u_tdc/u_DecStart/bin_reg[7]_i_69_n_0
    SLICE_X34Y88         LUT5 (Prop_lut5_I0_O)        0.115   101.477 r  u_tdc/u_DecStart/bin_reg[6]_i_8/O
                         net (fo=1, routed)           0.123   101.600    u_tdc/u_DecStart/bin_reg[6]_i_8_n_0
    SLICE_X34Y88         LUT6 (Prop_lut6_I2_O)        0.267   101.867 f  u_tdc/u_DecStart/bin_reg[6]_i_2/O
                         net (fo=1, routed)           0.445   102.312    u_tdc/u_DecStart/bin_reg[6]_i_2_n_0
    SLICE_X29Y89         LUT6 (Prop_lut6_I0_O)        0.105   102.417 r  u_tdc/u_DecStart/bin_reg[6]_i_1/O
                         net (fo=1, routed)           0.965   103.382    u_tdc/u_DecStart/bin_reg[6]_i_1_n_0
    SLICE_X29Y66         LDCE                                         r  u_tdc/u_DecStart/bin_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tdc/u_FineDelay/genblk4[0].StopFF/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_DecStop/bin_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        105.516ns  (logic 14.621ns (13.857%)  route 90.895ns (86.143%))
  Logic Levels:           124  (LUT3=7 LUT4=2 LUT5=12 LUT6=103)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.631    -2.389    u_tdc/u_FineDelay/clk
    SLICE_X35Y61         FDCE                                         r  u_tdc/u_FineDelay/genblk4[0].StopFF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDCE (Prop_fdce_C_Q)         0.379    -2.010 r  u_tdc/u_FineDelay/genblk4[0].StopFF/Q
                         net (fo=37, routed)          1.190    -0.820    u_tdc/u_DecStop/wDecoStoptIn[0]
    SLICE_X20Y63         LUT5 (Prop_lut5_I2_O)        0.118    -0.702 r  u_tdc/u_DecStop/bin_reg[3]_i_568/O
                         net (fo=15, routed)          1.131     0.429    u_tdc/u_DecStop/bin_reg[3]_i_568_n_0
    SLICE_X12Y62         LUT3 (Prop_lut3_I0_O)        0.264     0.693 r  u_tdc/u_DecStop/bin_reg[3]_i_575/O
                         net (fo=5, routed)           0.751     1.444    u_tdc/u_DecStop/bin_reg[3]_i_575_n_0
    SLICE_X16Y62         LUT6 (Prop_lut6_I1_O)        0.105     1.549 r  u_tdc/u_DecStop/bin_reg[1]_i_199/O
                         net (fo=14, routed)          1.092     2.641    u_tdc/u_DecStop/bin_reg[1]_i_199_n_0
    SLICE_X11Y59         LUT3 (Prop_lut3_I2_O)        0.105     2.746 r  u_tdc/u_DecStop/bin_reg[1]_i_176/O
                         net (fo=6, routed)           0.465     3.210    u_tdc/u_DecStop/bin_reg[1]_i_176_n_0
    SLICE_X11Y56         LUT4 (Prop_lut4_I3_O)        0.105     3.315 r  u_tdc/u_DecStop/bin_reg[1]_i_200/O
                         net (fo=9, routed)           0.393     3.708    u_tdc/u_DecStop/bin_reg[1]_i_200_n_0
    SLICE_X11Y56         LUT5 (Prop_lut5_I4_O)        0.105     3.813 r  u_tdc/u_DecStop/bin_reg[1]_i_177/O
                         net (fo=8, routed)           0.751     4.565    u_tdc/u_DecStop/bin_reg[1]_i_177_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I5_O)        0.105     4.670 r  u_tdc/u_DecStop/bin_reg[4]_i_808/O
                         net (fo=8, routed)           0.728     5.398    u_tdc/u_DecStop/bin_reg[4]_i_808_n_0
    SLICE_X16Y58         LUT5 (Prop_lut5_I0_O)        0.105     5.503 r  u_tdc/u_DecStop/bin_reg[3]_i_423/O
                         net (fo=12, routed)          0.932     6.435    u_tdc/u_DecStop/bin_reg[3]_i_423_n_0
    SLICE_X21Y60         LUT4 (Prop_lut4_I3_O)        0.105     6.540 r  u_tdc/u_DecStop/bin_reg[3]_i_416/O
                         net (fo=8, routed)           0.866     7.406    u_tdc/u_DecStop/bin_reg[3]_i_416_n_0
    SLICE_X22Y58         LUT5 (Prop_lut5_I2_O)        0.105     7.511 r  u_tdc/u_DecStop/bin_reg[3]_i_430/O
                         net (fo=11, routed)          1.055     8.566    u_tdc/u_DecStop/bin_reg[3]_i_430_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I5_O)        0.105     8.671 r  u_tdc/u_DecStop/bin_reg[3]_i_230/O
                         net (fo=9, routed)           0.973     9.644    u_tdc/u_DecStop/bin_reg[3]_i_230_n_0
    SLICE_X19Y53         LUT6 (Prop_lut6_I5_O)        0.105     9.749 r  u_tdc/u_DecStop/bin_reg[3]_i_222/O
                         net (fo=8, routed)           0.643    10.392    u_tdc/u_DecStop/bin_reg[3]_i_222_n_0
    SLICE_X18Y53         LUT6 (Prop_lut6_I5_O)        0.105    10.497 r  u_tdc/u_DecStop/bin_reg[4]_i_843/O
                         net (fo=7, routed)           0.535    11.032    u_tdc/u_DecStop/bin_reg[4]_i_843_n_0
    SLICE_X16Y53         LUT5 (Prop_lut5_I4_O)        0.105    11.137 r  u_tdc/u_DecStop/bin_reg[4]_i_834/O
                         net (fo=12, routed)          0.930    12.066    u_tdc/u_DecStop/bin_reg[4]_i_834_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I5_O)        0.105    12.171 r  u_tdc/u_DecStop/bin_reg[4]_i_604/O
                         net (fo=4, routed)           1.178    13.349    u_tdc/u_DecStop/bin_reg[4]_i_604_n_0
    SLICE_X15Y49         LUT3 (Prop_lut3_I2_O)        0.105    13.454 r  u_tdc/u_DecStop/bin_reg[4]_i_851/O
                         net (fo=11, routed)          0.309    13.763    u_tdc/u_DecStop/bin_reg[4]_i_851_n_0
    SLICE_X16Y48         LUT6 (Prop_lut6_I5_O)        0.105    13.868 r  u_tdc/u_DecStop/bin_reg[2]_i_267/O
                         net (fo=6, routed)           0.746    14.613    u_tdc/u_DecStop/bin_reg[2]_i_267_n_0
    SLICE_X15Y46         LUT5 (Prop_lut5_I4_O)        0.108    14.721 r  u_tdc/u_DecStop/bin_reg[2]_i_255/O
                         net (fo=5, routed)           0.800    15.521    u_tdc/u_DecStop/bin_reg[2]_i_255_n_0
    SLICE_X15Y43         LUT6 (Prop_lut6_I5_O)        0.267    15.788 r  u_tdc/u_DecStop/bin_reg[4]_i_864/O
                         net (fo=7, routed)           0.930    16.718    u_tdc/u_DecStop/bin_reg[4]_i_864_n_0
    SLICE_X19Y44         LUT3 (Prop_lut3_I2_O)        0.105    16.823 r  u_tdc/u_DecStop/bin_reg[2]_i_261/O
                         net (fo=12, routed)          1.348    18.171    u_tdc/u_DecStop/bin_reg[2]_i_261_n_0
    SLICE_X22Y45         LUT5 (Prop_lut5_I4_O)        0.118    18.289 r  u_tdc/u_DecStop/bin_reg[3]_i_591/O
                         net (fo=3, routed)           0.383    18.672    u_tdc/u_DecStop/bin_reg[3]_i_591_n_0
    SLICE_X22Y45         LUT6 (Prop_lut6_I2_O)        0.264    18.936 r  u_tdc/u_DecStop/bin_reg[3]_i_459/O
                         net (fo=7, routed)           0.839    19.775    u_tdc/u_DecStop/bin_reg[3]_i_459_n_0
    SLICE_X23Y47         LUT6 (Prop_lut6_I5_O)        0.105    19.880 r  u_tdc/u_DecStop/bin_reg[5]_i_531/O
                         net (fo=7, routed)           0.703    20.583    u_tdc/u_DecStop/bin_reg[5]_i_531_n_0
    SLICE_X24Y48         LUT6 (Prop_lut6_I5_O)        0.105    20.688 r  u_tdc/u_DecStop/bin_reg[4]_i_584/O
                         net (fo=5, routed)           0.935    21.623    u_tdc/u_DecStop/bin_reg[4]_i_584_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I5_O)        0.105    21.728 r  u_tdc/u_DecStop/bin_reg[3]_i_235/O
                         net (fo=7, routed)           0.673    22.402    u_tdc/u_DecStop/bin_reg[3]_i_235_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I5_O)        0.105    22.507 r  u_tdc/u_DecStop/bin_reg[3]_i_231/O
                         net (fo=4, routed)           0.651    23.158    u_tdc/u_DecStop/bin_reg[3]_i_231_n_0
    SLICE_X27Y52         LUT6 (Prop_lut6_I5_O)        0.105    23.263 r  u_tdc/u_DecStop/bin_reg[3]_i_384/O
                         net (fo=4, routed)           0.912    24.175    u_tdc/u_DecStop/bin_reg[3]_i_384_n_0
    SLICE_X34Y51         LUT6 (Prop_lut6_I5_O)        0.105    24.280 r  u_tdc/u_DecStop/bin_reg[3]_i_182/O
                         net (fo=7, routed)           0.967    25.247    u_tdc/u_DecStop/bin_reg[3]_i_182_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.105    25.352 r  u_tdc/u_DecStop/bin_reg[3]_i_388/O
                         net (fo=7, routed)           0.506    25.858    u_tdc/u_DecStop/bin_reg[3]_i_388_n_0
    SLICE_X40Y49         LUT6 (Prop_lut6_I5_O)        0.105    25.963 r  u_tdc/u_DecStop/bin_reg[3]_i_191/O
                         net (fo=4, routed)           0.836    26.799    u_tdc/u_DecStop/bin_reg[3]_i_191_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I5_O)        0.105    26.904 r  u_tdc/u_DecStop/bin_reg[3]_i_412/O
                         net (fo=4, routed)           0.861    27.765    u_tdc/u_DecStop/bin_reg[3]_i_412_n_0
    SLICE_X42Y52         LUT5 (Prop_lut5_I4_O)        0.105    27.870 r  u_tdc/u_DecStop/bin_reg[3]_i_407/O
                         net (fo=4, routed)           0.337    28.208    u_tdc/u_DecStop/bin_reg[3]_i_407_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.105    28.313 r  u_tdc/u_DecStop/bin_reg[3]_i_402/O
                         net (fo=6, routed)           0.848    29.160    u_tdc/u_DecStop/bin_reg[3]_i_402_n_0
    SLICE_X44Y55         LUT6 (Prop_lut6_I5_O)        0.105    29.265 r  u_tdc/u_DecStop/bin_reg[3]_i_398/O
                         net (fo=7, routed)           0.514    29.779    u_tdc/u_DecStop/bin_reg[3]_i_398_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I5_O)        0.105    29.884 r  u_tdc/u_DecStop/bin_reg[3]_i_377/O
                         net (fo=7, routed)           0.690    30.574    u_tdc/u_DecStop/bin_reg[3]_i_377_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I5_O)        0.105    30.679 r  u_tdc/u_DecStop/bin_reg[3]_i_173/O
                         net (fo=6, routed)           0.685    31.363    u_tdc/u_DecStop/bin_reg[3]_i_173_n_0
    SLICE_X34Y57         LUT6 (Prop_lut6_I5_O)        0.105    31.468 r  u_tdc/u_DecStop/bin_reg[3]_i_175/O
                         net (fo=7, routed)           0.952    32.420    u_tdc/u_DecStop/bin_reg[3]_i_175_n_0
    SLICE_X31Y60         LUT6 (Prop_lut6_I5_O)        0.105    32.525 r  u_tdc/u_DecStop/bin_reg[4]_i_247/O
                         net (fo=7, routed)           0.573    33.098    u_tdc/u_DecStop/bin_reg[4]_i_247_n_0
    SLICE_X34Y61         LUT6 (Prop_lut6_I5_O)        0.105    33.203 r  u_tdc/u_DecStop/bin_reg[4]_i_89/O
                         net (fo=8, routed)           0.285    33.489    u_tdc/u_DecStop/bin_reg[4]_i_89_n_0
    SLICE_X36Y61         LUT6 (Prop_lut6_I5_O)        0.105    33.594 r  u_tdc/u_DecStop/bin_reg[3]_i_177/O
                         net (fo=7, routed)           0.485    34.079    u_tdc/u_DecStop/bin_reg[3]_i_177_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I5_O)        0.105    34.184 r  u_tdc/u_DecStop/bin_reg[3]_i_359/O
                         net (fo=7, routed)           0.821    35.005    u_tdc/u_DecStop/bin_reg[3]_i_359_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I5_O)        0.105    35.110 r  u_tdc/u_DecStop/bin_reg[3]_i_555/O
                         net (fo=7, routed)           0.676    35.786    u_tdc/u_DecStop/bin_reg[3]_i_555_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I5_O)        0.105    35.891 r  u_tdc/u_DecStop/bin_reg[3]_i_355/O
                         net (fo=7, routed)           1.188    37.079    u_tdc/u_DecStop/bin_reg[3]_i_355_n_0
    SLICE_X43Y62         LUT6 (Prop_lut6_I5_O)        0.105    37.184 r  u_tdc/u_DecStop/bin_reg[3]_i_350/O
                         net (fo=7, routed)           0.857    38.041    u_tdc/u_DecStop/bin_reg[3]_i_350_n_0
    SLICE_X46Y60         LUT6 (Prop_lut6_I5_O)        0.105    38.146 r  u_tdc/u_DecStop/bin_reg[4]_i_731/O
                         net (fo=8, routed)           0.807    38.953    u_tdc/u_DecStop/bin_reg[4]_i_731_n_0
    SLICE_X48Y61         LUT5 (Prop_lut5_I4_O)        0.105    39.058 r  u_tdc/u_DecStop/bin_reg[3]_i_545/O
                         net (fo=7, routed)           0.481    39.540    u_tdc/u_DecStop/bin_reg[3]_i_545_n_0
    SLICE_X49Y65         LUT6 (Prop_lut6_I5_O)        0.105    39.645 r  u_tdc/u_DecStop/bin_reg[3]_i_542/O
                         net (fo=7, routed)           0.787    40.432    u_tdc/u_DecStop/bin_reg[3]_i_542_n_0
    SLICE_X46Y63         LUT6 (Prop_lut6_I5_O)        0.105    40.537 r  u_tdc/u_DecStop/bin_reg[3]_i_340/O
                         net (fo=6, routed)           0.824    41.361    u_tdc/u_DecStop/bin_reg[3]_i_340_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I5_O)        0.105    41.466 r  u_tdc/u_DecStop/bin_reg[3]_i_344/O
                         net (fo=6, routed)           0.847    42.313    u_tdc/u_DecStop/bin_reg[3]_i_344_n_0
    SLICE_X41Y65         LUT5 (Prop_lut5_I4_O)        0.124    42.437 r  u_tdc/u_DecStop/bin_reg[4]_i_468/O
                         net (fo=6, routed)           0.935    43.373    u_tdc/u_DecStop/bin_reg[4]_i_468_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I5_O)        0.267    43.640 r  u_tdc/u_DecStop/bin_reg[4]_i_216/O
                         net (fo=8, routed)           0.913    44.553    u_tdc/u_DecStop/bin_reg[4]_i_216_n_0
    SLICE_X36Y68         LUT6 (Prop_lut6_I5_O)        0.105    44.658 r  u_tdc/u_DecStop/bin_reg[3]_i_338/O
                         net (fo=7, routed)           0.678    45.336    u_tdc/u_DecStop/bin_reg[3]_i_338_n_0
    SLICE_X41Y68         LUT6 (Prop_lut6_I5_O)        0.105    45.441 r  u_tdc/u_DecStop/bin_reg[5]_i_442/O
                         net (fo=7, routed)           0.557    45.998    u_tdc/u_DecStop/bin_reg[5]_i_442_n_0
    SLICE_X42Y67         LUT6 (Prop_lut6_I5_O)        0.105    46.103 r  u_tdc/u_DecStop/bin_reg[3]_i_530/O
                         net (fo=6, routed)           0.864    46.967    u_tdc/u_DecStop/bin_reg[3]_i_530_n_0
    SLICE_X45Y66         LUT6 (Prop_lut6_I5_O)        0.105    47.072 r  u_tdc/u_DecStop/bin_reg[3]_i_535/O
                         net (fo=7, routed)           0.705    47.778    u_tdc/u_DecStop/bin_reg[3]_i_535_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I5_O)        0.105    47.883 r  u_tdc/u_DecStop/bin_reg[4]_i_692/O
                         net (fo=7, routed)           0.678    48.561    u_tdc/u_DecStop/bin_reg[4]_i_692_n_0
    SLICE_X50Y67         LUT6 (Prop_lut6_I5_O)        0.105    48.666 r  u_tdc/u_DecStop/bin_reg[4]_i_435/O
                         net (fo=8, routed)           0.354    49.020    u_tdc/u_DecStop/bin_reg[4]_i_435_n_0
    SLICE_X50Y68         LUT5 (Prop_lut5_I4_O)        0.105    49.125 r  u_tdc/u_DecStop/bin_reg[3]_i_524/O
                         net (fo=7, routed)           0.268    49.394    u_tdc/u_DecStop/bin_reg[3]_i_524_n_0
    SLICE_X52Y68         LUT6 (Prop_lut6_I5_O)        0.105    49.499 r  u_tdc/u_DecStop/bin_reg[5]_i_853/O
                         net (fo=7, routed)           0.484    49.983    u_tdc/u_DecStop/bin_reg[5]_i_853_n_0
    SLICE_X53Y69         LUT6 (Prop_lut6_I5_O)        0.105    50.088 r  u_tdc/u_DecStop/bin_reg[3]_i_513/O
                         net (fo=6, routed)           0.713    50.801    u_tdc/u_DecStop/bin_reg[3]_i_513_n_0
    SLICE_X53Y72         LUT6 (Prop_lut6_I5_O)        0.105    50.906 r  u_tdc/u_DecStop/bin_reg[3]_i_515/O
                         net (fo=7, routed)           0.618    51.524    u_tdc/u_DecStop/bin_reg[3]_i_515_n_0
    SLICE_X52Y73         LUT6 (Prop_lut6_I5_O)        0.105    51.629 r  u_tdc/u_DecStop/bin_reg[4]_i_719/O
                         net (fo=7, routed)           0.811    52.440    u_tdc/u_DecStop/bin_reg[4]_i_719_n_0
    SLICE_X48Y72         LUT6 (Prop_lut6_I5_O)        0.105    52.545 r  u_tdc/u_DecStop/bin_reg[4]_i_451/O
                         net (fo=7, routed)           0.810    53.355    u_tdc/u_DecStop/bin_reg[4]_i_451_n_0
    SLICE_X46Y74         LUT6 (Prop_lut6_I5_O)        0.105    53.460 r  u_tdc/u_DecStop/bin_reg[3]_i_334/O
                         net (fo=7, routed)           0.694    54.154    u_tdc/u_DecStop/bin_reg[3]_i_334_n_0
    SLICE_X45Y75         LUT6 (Prop_lut6_I5_O)        0.105    54.259 r  u_tdc/u_DecStop/bin_reg[3]_i_315/O
                         net (fo=7, routed)           0.644    54.903    u_tdc/u_DecStop/bin_reg[3]_i_315_n_0
    SLICE_X42Y76         LUT6 (Prop_lut6_I5_O)        0.105    55.008 r  u_tdc/u_DecStop/bin_reg[3]_i_141/O
                         net (fo=5, routed)           0.454    55.461    u_tdc/u_DecStop/bin_reg[3]_i_141_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I5_O)        0.105    55.566 r  u_tdc/u_DecStop/bin_reg[3]_i_145/O
                         net (fo=7, routed)           0.798    56.364    u_tdc/u_DecStop/bin_reg[3]_i_145_n_0
    SLICE_X39Y75         LUT6 (Prop_lut6_I5_O)        0.105    56.469 r  u_tdc/u_DecStop/bin_reg[3]_i_511/O
                         net (fo=6, routed)           0.536    57.005    u_tdc/u_DecStop/bin_reg[3]_i_511_n_0
    SLICE_X40Y74         LUT6 (Prop_lut6_I5_O)        0.105    57.110 r  u_tdc/u_DecStop/bin_reg[5]_i_667/O
                         net (fo=8, routed)           0.805    57.916    u_tdc/u_DecStop/bin_reg[5]_i_667_n_0
    SLICE_X39Y73         LUT3 (Prop_lut3_I2_O)        0.119    58.035 r  u_tdc/u_DecStop/bin_reg[4]_i_666/O
                         net (fo=3, routed)           0.685    58.720    u_tdc/u_DecStop/bin_reg[4]_i_666_n_0
    SLICE_X37Y73         LUT6 (Prop_lut6_I2_O)        0.267    58.987 r  u_tdc/u_DecStop/bin_reg[4]_i_659/O
                         net (fo=6, routed)           0.680    59.667    u_tdc/u_DecStop/bin_reg[4]_i_659_n_0
    SLICE_X37Y72         LUT6 (Prop_lut6_I5_O)        0.105    59.772 r  u_tdc/u_DecStop/bin_reg[4]_i_657/O
                         net (fo=6, routed)           0.938    60.710    u_tdc/u_DecStop/bin_reg[4]_i_657_n_0
    SLICE_X32Y72         LUT6 (Prop_lut6_I5_O)        0.105    60.815 r  u_tdc/u_DecStop/bin_reg[4]_i_643/O
                         net (fo=6, routed)           0.962    61.777    u_tdc/u_DecStop/bin_reg[4]_i_643_n_0
    SLICE_X32Y69         LUT6 (Prop_lut6_I5_O)        0.105    61.882 r  u_tdc/u_DecStop/bin_reg[5]_i_905/O
                         net (fo=7, routed)           0.825    62.707    u_tdc/u_DecStop/bin_reg[5]_i_905_n_0
    SLICE_X30Y68         LUT6 (Prop_lut6_I5_O)        0.105    62.812 r  u_tdc/u_DecStop/bin_reg[4]_i_652/O
                         net (fo=7, routed)           0.542    63.354    u_tdc/u_DecStop/bin_reg[4]_i_652_n_0
    SLICE_X26Y68         LUT6 (Prop_lut6_I5_O)        0.105    63.459 r  u_tdc/u_DecStop/bin_reg[4]_i_647/O
                         net (fo=6, routed)           0.336    63.794    u_tdc/u_DecStop/bin_reg[4]_i_647_n_0
    SLICE_X27Y69         LUT6 (Prop_lut6_I5_O)        0.105    63.899 r  u_tdc/u_DecStop/bin_reg[5]_i_703/O
                         net (fo=6, routed)           0.492    64.391    u_tdc/u_DecStop/bin_reg[5]_i_703_n_0
    SLICE_X27Y70         LUT6 (Prop_lut6_I5_O)        0.105    64.496 r  u_tdc/u_DecStop/bin_reg[4]_i_400/O
                         net (fo=6, routed)           0.692    65.188    u_tdc/u_DecStop/bin_reg[4]_i_400_n_0
    SLICE_X26Y72         LUT6 (Prop_lut6_I5_O)        0.105    65.293 r  u_tdc/u_DecStop/bin_reg[4]_i_184/O
                         net (fo=5, routed)           0.677    65.970    u_tdc/u_DecStop/bin_reg[4]_i_184_n_0
    SLICE_X26Y73         LUT6 (Prop_lut6_I5_O)        0.105    66.075 r  u_tdc/u_DecStop/bin_reg[4]_i_393/O
                         net (fo=7, routed)           0.880    66.954    u_tdc/u_DecStop/bin_reg[4]_i_393_n_0
    SLICE_X28Y74         LUT6 (Prop_lut6_I5_O)        0.105    67.059 r  u_tdc/u_DecStop/bin_reg[4]_i_392/O
                         net (fo=5, routed)           0.737    67.797    u_tdc/u_DecStop/bin_reg[4]_i_392_n_0
    SLICE_X27Y75         LUT5 (Prop_lut5_I4_O)        0.119    67.916 r  u_tdc/u_DecStop/bin_reg[4]_i_388/O
                         net (fo=5, routed)           0.548    68.463    u_tdc/u_DecStop/bin_reg[4]_i_388_n_0
    SLICE_X27Y77         LUT6 (Prop_lut6_I5_O)        0.275    68.738 r  u_tdc/u_DecStop/bin_reg[4]_i_638/O
                         net (fo=6, routed)           0.407    69.146    u_tdc/u_DecStop/bin_reg[4]_i_638_n_0
    SLICE_X28Y77         LUT6 (Prop_lut6_I5_O)        0.105    69.251 r  u_tdc/u_DecStop/bin_reg[4]_i_376/O
                         net (fo=6, routed)           0.385    69.636    u_tdc/u_DecStop/bin_reg[4]_i_376_n_0
    SLICE_X33Y78         LUT6 (Prop_lut6_I5_O)        0.105    69.741 r  u_tdc/u_DecStop/bin_reg[4]_i_371/O
                         net (fo=6, routed)           0.636    70.377    u_tdc/u_DecStop/bin_reg[4]_i_371_n_0
    SLICE_X34Y78         LUT6 (Prop_lut6_I5_O)        0.105    70.482 r  u_tdc/u_DecStop/bin_reg[4]_i_360/O
                         net (fo=6, routed)           0.921    71.403    u_tdc/u_DecStop/bin_reg[4]_i_360_n_0
    SLICE_X37Y80         LUT6 (Prop_lut6_I5_O)        0.105    71.508 r  u_tdc/u_DecStop/bin_reg[4]_i_165/O
                         net (fo=6, routed)           0.676    72.184    u_tdc/u_DecStop/bin_reg[4]_i_165_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I5_O)        0.105    72.289 r  u_tdc/u_DecStop/bin_reg[6]_i_344/O
                         net (fo=6, routed)           0.907    73.196    u_tdc/u_DecStop/bin_reg[6]_i_344_n_0
    SLICE_X42Y80         LUT6 (Prop_lut6_I5_O)        0.105    73.301 r  u_tdc/u_DecStop/bin_reg[4]_i_367/O
                         net (fo=6, routed)           0.787    74.088    u_tdc/u_DecStop/bin_reg[4]_i_367_n_0
    SLICE_X44Y82         LUT6 (Prop_lut6_I5_O)        0.105    74.193 r  u_tdc/u_DecStop/bin_reg[5]_i_371/O
                         net (fo=5, routed)           1.000    75.193    u_tdc/u_DecStop/bin_reg[5]_i_371_n_0
    SLICE_X41Y83         LUT6 (Prop_lut6_I5_O)        0.105    75.298 r  u_tdc/u_DecStop/bin_reg[5]_i_363/O
                         net (fo=5, routed)           0.798    76.097    u_tdc/u_DecStop/bin_reg[5]_i_363_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I5_O)        0.105    76.202 r  u_tdc/u_DecStop/bin_reg[5]_i_359/O
                         net (fo=7, routed)           0.850    77.052    u_tdc/u_DecStop/bin_reg[5]_i_359_n_0
    SLICE_X33Y82         LUT6 (Prop_lut6_I5_O)        0.105    77.157 r  u_tdc/u_DecStop/bin_reg[5]_i_377/O
                         net (fo=5, routed)           0.710    77.867    u_tdc/u_DecStop/bin_reg[5]_i_377_n_0
    SLICE_X30Y82         LUT6 (Prop_lut6_I5_O)        0.105    77.972 r  u_tdc/u_DecStop/bin_reg[4]_i_155/O
                         net (fo=5, routed)           0.607    78.579    u_tdc/u_DecStop/bin_reg[4]_i_155_n_0
    SLICE_X27Y82         LUT6 (Prop_lut6_I5_O)        0.105    78.684 r  u_tdc/u_DecStop/bin_reg[5]_i_285/O
                         net (fo=6, routed)           0.574    79.258    u_tdc/u_DecStop/bin_reg[5]_i_285_n_0
    SLICE_X26Y82         LUT6 (Prop_lut6_I5_O)        0.105    79.363 r  u_tdc/u_DecStop/bin_reg[5]_i_561/O
                         net (fo=6, routed)           0.539    79.902    u_tdc/u_DecStop/bin_reg[5]_i_561_n_0
    SLICE_X23Y82         LUT6 (Prop_lut6_I5_O)        0.105    80.007 r  u_tdc/u_DecStop/bin_reg[5]_i_298/O
                         net (fo=5, routed)           0.797    80.804    u_tdc/u_DecStop/bin_reg[5]_i_298_n_0
    SLICE_X21Y83         LUT6 (Prop_lut6_I5_O)        0.105    80.909 r  u_tdc/u_DecStop/bin_reg[5]_i_304/O
                         net (fo=6, routed)           1.350    82.258    u_tdc/u_DecStop/bin_reg[5]_i_304_n_0
    SLICE_X19Y83         LUT6 (Prop_lut6_I5_O)        0.105    82.363 r  u_tdc/u_DecStop/bin_reg[4]_i_343/O
                         net (fo=5, routed)           0.458    82.821    u_tdc/u_DecStop/bin_reg[4]_i_343_n_0
    SLICE_X17Y85         LUT6 (Prop_lut6_I5_O)        0.105    82.926 r  u_tdc/u_DecStop/bin_reg[4]_i_334/O
                         net (fo=5, routed)           0.694    83.620    u_tdc/u_DecStop/bin_reg[4]_i_334_n_0
    SLICE_X16Y86         LUT6 (Prop_lut6_I5_O)        0.105    83.725 r  u_tdc/u_DecStop/bin_reg[5]_i_577/O
                         net (fo=6, routed)           0.641    84.367    u_tdc/u_DecStop/bin_reg[5]_i_577_n_0
    SLICE_X12Y87         LUT6 (Prop_lut6_I5_O)        0.105    84.472 r  u_tdc/u_DecStop/bin_reg[4]_i_339/O
                         net (fo=6, routed)           0.489    84.960    u_tdc/u_DecStop/bin_reg[4]_i_339_n_0
    SLICE_X14Y86         LUT6 (Prop_lut6_I5_O)        0.105    85.065 r  u_tdc/u_DecStop/bin_reg[5]_i_313/O
                         net (fo=7, routed)           0.832    85.898    u_tdc/u_DecStop/bin_reg[5]_i_313_n_0
    SLICE_X13Y82         LUT6 (Prop_lut6_I5_O)        0.105    86.003 r  u_tdc/u_DecStop/bin_reg[5]_i_339/O
                         net (fo=6, routed)           0.488    86.490    u_tdc/u_DecStop/bin_reg[5]_i_339_n_0
    SLICE_X14Y82         LUT6 (Prop_lut6_I5_O)        0.105    86.595 r  u_tdc/u_DecStop/bin_reg[4]_i_151/O
                         net (fo=6, routed)           0.487    87.082    u_tdc/u_DecStop/bin_reg[4]_i_151_n_0
    SLICE_X15Y80         LUT6 (Prop_lut6_I5_O)        0.105    87.187 r  u_tdc/u_DecStop/bin_reg[6]_i_265/O
                         net (fo=6, routed)           1.008    88.195    u_tdc/u_DecStop/bin_reg[6]_i_265_n_0
    SLICE_X15Y79         LUT6 (Prop_lut6_I5_O)        0.105    88.300 r  u_tdc/u_DecStop/bin_reg[5]_i_159/O
                         net (fo=6, routed)           1.002    89.302    u_tdc/u_DecStop/bin_reg[5]_i_159_n_0
    SLICE_X17Y78         LUT6 (Prop_lut6_I5_O)        0.105    89.407 r  u_tdc/u_DecStop/bin_reg[4]_i_350/O
                         net (fo=5, routed)           0.709    90.116    u_tdc/u_DecStop/bin_reg[4]_i_350_n_0
    SLICE_X19Y77         LUT6 (Prop_lut6_I5_O)        0.105    90.221 r  u_tdc/u_DecStop/bin_reg[6]_i_186/O
                         net (fo=5, routed)           0.562    90.783    u_tdc/u_DecStop/bin_reg[6]_i_186_n_0
    SLICE_X18Y77         LUT6 (Prop_lut6_I5_O)        0.105    90.888 r  u_tdc/u_DecStop/bin_reg[6]_i_177/O
                         net (fo=6, routed)           0.831    91.719    u_tdc/u_DecStop/bin_reg[6]_i_177_n_0
    SLICE_X18Y74         LUT3 (Prop_lut3_I2_O)        0.118    91.837 r  u_tdc/u_DecStop/bin_reg[6]_i_84/O
                         net (fo=3, routed)           0.504    92.340    u_tdc/u_DecStop/bin_reg[6]_i_84_n_0
    SLICE_X17Y74         LUT6 (Prop_lut6_I1_O)        0.264    92.604 r  u_tdc/u_DecStop/bin_reg[7]_i_255/O
                         net (fo=5, routed)           0.515    93.119    u_tdc/u_DecStop/bin_reg[7]_i_255_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I0_O)        0.105    93.224 r  u_tdc/u_DecStop/bin_reg[6]_i_81/O
                         net (fo=4, routed)           0.818    94.042    u_tdc/u_DecStop/bin_reg[6]_i_81_n_0
    SLICE_X12Y73         LUT6 (Prop_lut6_I0_O)        0.105    94.147 r  u_tdc/u_DecStop/bin_reg[6]_i_110/O
                         net (fo=5, routed)           0.802    94.949    u_tdc/u_DecStop/bin_reg[6]_i_110_n_0
    SLICE_X9Y72          LUT6 (Prop_lut6_I0_O)        0.105    95.054 r  u_tdc/u_DecStop/bin_reg[6]_i_98/O
                         net (fo=6, routed)           0.808    95.862    u_tdc/u_DecStop/bin_reg[6]_i_98_n_0
    SLICE_X8Y69          LUT6 (Prop_lut6_I0_O)        0.105    95.967 r  u_tdc/u_DecStop/bin_reg[6]_i_103/O
                         net (fo=6, routed)           1.234    97.201    u_tdc/u_DecStop/bin_reg[6]_i_103_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I0_O)        0.105    97.306 r  u_tdc/u_DecStop/bin_reg[7]_i_137/O
                         net (fo=6, routed)           0.677    97.983    u_tdc/u_DecStop/bin_reg[7]_i_137_n_0
    SLICE_X13Y67         LUT6 (Prop_lut6_I0_O)        0.105    98.088 r  u_tdc/u_DecStop/bin_reg[7]_i_127/O
                         net (fo=6, routed)           0.617    98.704    u_tdc/u_DecStop/bin_reg[7]_i_127_n_0
    SLICE_X19Y67         LUT6 (Prop_lut6_I0_O)        0.105    98.809 r  u_tdc/u_DecStop/bin_reg[7]_i_148/O
                         net (fo=5, routed)           0.997    99.807    u_tdc/u_DecStop/bin_reg[7]_i_148_n_0
    SLICE_X21Y69         LUT6 (Prop_lut6_I0_O)        0.105    99.912 r  u_tdc/u_DecStop/bin_reg[6]_i_27/O
                         net (fo=3, routed)           0.379   100.291    u_tdc/u_DecStop/bin_reg[6]_i_27_n_0
    SLICE_X21Y69         LUT3 (Prop_lut3_I0_O)        0.105   100.396 r  u_tdc/u_DecStop/bin_reg[5]_i_46/O
                         net (fo=1, routed)           0.662   101.058    u_tdc/u_DecStop/bin_reg[5]_i_46_n_0
    SLICE_X20Y69         LUT6 (Prop_lut6_I1_O)        0.105   101.163 f  u_tdc/u_DecStop/bin_reg[5]_i_11/O
                         net (fo=1, routed)           0.650   101.813    u_tdc/u_DecStop/bin_reg[5]_i_11_n_0
    SLICE_X19Y71         LUT6 (Prop_lut6_I5_O)        0.105   101.918 r  u_tdc/u_DecStop/bin_reg[5]_i_2/O
                         net (fo=1, routed)           0.677   102.595    u_tdc/u_DecStop/bin_reg[5]_i_2_n_0
    SLICE_X22Y72         LUT6 (Prop_lut6_I0_O)        0.105   102.700 r  u_tdc/u_DecStop/bin_reg[5]_i_1/O
                         net (fo=1, routed)           0.427   103.127    u_tdc/u_DecStop/bin_reg[5]_i_1_n_0
    SLICE_X20Y67         LDCE                                         r  u_tdc/u_DecStop/bin_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tdc/u_FineDelay/genblk3[2].Startff/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_DecStart/bin_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        105.460ns  (logic 14.470ns (13.721%)  route 90.990ns (86.279%))
  Logic Levels:           124  (LUT3=12 LUT4=3 LUT5=15 LUT6=94)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.633    -2.387    u_tdc/u_FineDelay/clk
    SLICE_X24Y61         FDCE                                         r  u_tdc/u_FineDelay/genblk3[2].Startff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y61         FDCE (Prop_fdce_C_Q)         0.379    -2.008 r  u_tdc/u_FineDelay/genblk3[2].Startff/Q
                         net (fo=44, routed)          1.745    -0.263    u_tdc/u_DecStart/wDecoStartIn[2]
    SLICE_X28Y62         LUT5 (Prop_lut5_I4_O)        0.119    -0.144 r  u_tdc/u_DecStart/bin_reg[3]_i_568/O
                         net (fo=15, routed)          1.192     1.048    u_tdc/u_DecStart/bin_reg[3]_i_568_n_0
    SLICE_X24Y59         LUT3 (Prop_lut3_I0_O)        0.267     1.315 r  u_tdc/u_DecStart/bin_reg[3]_i_575/O
                         net (fo=5, routed)           0.475     1.790    u_tdc/u_DecStart/bin_reg[3]_i_575_n_0
    SLICE_X24Y61         LUT6 (Prop_lut6_I1_O)        0.105     1.895 r  u_tdc/u_DecStart/bin_reg[1]_i_199/O
                         net (fo=14, routed)          1.132     3.028    u_tdc/u_DecStart/bin_reg[1]_i_199_n_0
    SLICE_X26Y58         LUT3 (Prop_lut3_I2_O)        0.105     3.133 r  u_tdc/u_DecStart/bin_reg[1]_i_176/O
                         net (fo=6, routed)           1.005     4.137    u_tdc/u_DecStart/bin_reg[1]_i_176_n_0
    SLICE_X25Y55         LUT4 (Prop_lut4_I3_O)        0.105     4.242 r  u_tdc/u_DecStart/bin_reg[1]_i_200/O
                         net (fo=9, routed)           0.822     5.064    u_tdc/u_DecStart/bin_reg[1]_i_200_n_0
    SLICE_X26Y55         LUT5 (Prop_lut5_I4_O)        0.105     5.169 r  u_tdc/u_DecStart/bin_reg[1]_i_177/O
                         net (fo=8, routed)           0.370     5.539    u_tdc/u_DecStart/bin_reg[1]_i_177_n_0
    SLICE_X28Y55         LUT6 (Prop_lut6_I5_O)        0.105     5.644 r  u_tdc/u_DecStart/bin_reg[4]_i_808/O
                         net (fo=8, routed)           0.621     6.265    u_tdc/u_DecStart/bin_reg[4]_i_808_n_0
    SLICE_X30Y55         LUT5 (Prop_lut5_I0_O)        0.105     6.370 r  u_tdc/u_DecStart/bin_reg[3]_i_423/O
                         net (fo=12, routed)          0.699     7.069    u_tdc/u_DecStart/bin_reg[3]_i_423_n_0
    SLICE_X33Y54         LUT4 (Prop_lut4_I3_O)        0.105     7.174 r  u_tdc/u_DecStart/bin_reg[3]_i_416/O
                         net (fo=8, routed)           0.803     7.977    u_tdc/u_DecStart/bin_reg[3]_i_416_n_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I2_O)        0.105     8.082 r  u_tdc/u_DecStart/bin_reg[1]_i_132/O
                         net (fo=23, routed)          1.283     9.365    u_tdc/u_DecStart/bin_reg[1]_i_132_n_0
    SLICE_X30Y49         LUT4 (Prop_lut4_I3_O)        0.105     9.470 r  u_tdc/u_DecStart/bin_reg[3]_i_228/O
                         net (fo=5, routed)           0.674    10.144    u_tdc/u_DecStart/bin_reg[3]_i_228_n_0
    SLICE_X28Y49         LUT6 (Prop_lut6_I1_O)        0.105    10.249 r  u_tdc/u_DecStart/bin_reg[3]_i_222/O
                         net (fo=8, routed)           0.825    11.074    u_tdc/u_DecStart/bin_reg[3]_i_222_n_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I5_O)        0.105    11.179 r  u_tdc/u_DecStart/bin_reg[4]_i_843/O
                         net (fo=7, routed)           0.602    11.781    u_tdc/u_DecStart/bin_reg[4]_i_843_n_0
    SLICE_X29Y44         LUT5 (Prop_lut5_I4_O)        0.105    11.886 r  u_tdc/u_DecStart/bin_reg[4]_i_834/O
                         net (fo=12, routed)          0.826    12.713    u_tdc/u_DecStart/bin_reg[4]_i_834_n_0
    SLICE_X24Y42         LUT6 (Prop_lut6_I5_O)        0.105    12.818 r  u_tdc/u_DecStart/bin_reg[4]_i_604/O
                         net (fo=4, routed)           0.829    13.647    u_tdc/u_DecStart/bin_reg[4]_i_604_n_0
    SLICE_X27Y41         LUT3 (Prop_lut3_I2_O)        0.105    13.752 r  u_tdc/u_DecStart/bin_reg[4]_i_851/O
                         net (fo=11, routed)          0.408    14.159    u_tdc/u_DecStart/bin_reg[4]_i_851_n_0
    SLICE_X31Y40         LUT6 (Prop_lut6_I5_O)        0.105    14.264 r  u_tdc/u_DecStart/bin_reg[2]_i_267/O
                         net (fo=6, routed)           0.846    15.110    u_tdc/u_DecStart/bin_reg[2]_i_267_n_0
    SLICE_X32Y38         LUT5 (Prop_lut5_I4_O)        0.119    15.229 r  u_tdc/u_DecStart/bin_reg[2]_i_255/O
                         net (fo=5, routed)           0.362    15.591    u_tdc/u_DecStart/bin_reg[2]_i_255_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I5_O)        0.267    15.858 r  u_tdc/u_DecStart/bin_reg[4]_i_864/O
                         net (fo=7, routed)           0.475    16.333    u_tdc/u_DecStart/bin_reg[4]_i_864_n_0
    SLICE_X33Y38         LUT3 (Prop_lut3_I2_O)        0.105    16.438 r  u_tdc/u_DecStart/bin_reg[2]_i_261/O
                         net (fo=12, routed)          0.865    17.303    u_tdc/u_DecStart/bin_reg[2]_i_261_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I5_O)        0.105    17.408 r  u_tdc/u_DecStart/bin_reg[2]_i_260/O
                         net (fo=6, routed)           0.830    18.238    u_tdc/u_DecStart/bin_reg[2]_i_260_n_0
    SLICE_X37Y41         LUT5 (Prop_lut5_I4_O)        0.105    18.343 r  u_tdc/u_DecStart/bin_reg[3]_i_462/O
                         net (fo=11, routed)          0.820    19.163    u_tdc/u_DecStart/bin_reg[3]_i_462_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I5_O)        0.105    19.268 r  u_tdc/u_DecStart/bin_reg[4]_i_588/O
                         net (fo=6, routed)           0.694    19.962    u_tdc/u_DecStart/bin_reg[4]_i_588_n_0
    SLICE_X36Y44         LUT3 (Prop_lut3_I2_O)        0.105    20.067 r  u_tdc/u_DecStart/bin_reg[2]_i_166/O
                         net (fo=10, routed)          0.629    20.696    u_tdc/u_DecStart/bin_reg[2]_i_166_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.105    20.801 r  u_tdc/u_DecStart/bin_reg[2]_i_71/O
                         net (fo=9, routed)           0.579    21.380    u_tdc/u_DecStart/bin_reg[2]_i_71_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I5_O)        0.105    21.485 r  u_tdc/u_DecStart/bin_reg[2]_i_76/O
                         net (fo=7, routed)           0.441    21.926    u_tdc/u_DecStart/bin_reg[2]_i_76_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I5_O)        0.105    22.031 r  u_tdc/u_DecStart/bin_reg[4]_i_508/O
                         net (fo=5, routed)           0.709    22.740    u_tdc/u_DecStart/bin_reg[4]_i_508_n_0
    SLICE_X45Y45         LUT3 (Prop_lut3_I2_O)        0.105    22.845 r  u_tdc/u_DecStart/bin_reg[3]_i_394/O
                         net (fo=10, routed)          0.628    23.474    u_tdc/u_DecStart/bin_reg[3]_i_394_n_0
    SLICE_X46Y46         LUT6 (Prop_lut6_I5_O)        0.105    23.579 r  u_tdc/u_DecStart/bin_reg[3]_i_198/O
                         net (fo=9, routed)           0.829    24.408    u_tdc/u_DecStart/bin_reg[3]_i_198_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I5_O)        0.105    24.513 r  u_tdc/u_DecStart/bin_reg[3]_i_190/O
                         net (fo=4, routed)           0.380    24.893    u_tdc/u_DecStart/bin_reg[3]_i_190_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I5_O)        0.105    24.998 r  u_tdc/u_DecStart/bin_reg[4]_i_534/O
                         net (fo=7, routed)           0.624    25.622    u_tdc/u_DecStart/bin_reg[4]_i_534_n_0
    SLICE_X47Y51         LUT6 (Prop_lut6_I5_O)        0.105    25.727 r  u_tdc/u_DecStart/bin_reg[4]_i_528/O
                         net (fo=10, routed)          0.387    26.114    u_tdc/u_DecStart/bin_reg[4]_i_528_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I5_O)        0.105    26.219 r  u_tdc/u_DecStart/bin_reg[4]_i_522/O
                         net (fo=6, routed)           0.269    26.489    u_tdc/u_DecStart/bin_reg[4]_i_522_n_0
    SLICE_X53Y51         LUT3 (Prop_lut3_I2_O)        0.105    26.594 r  u_tdc/u_DecStart/bin_reg[3]_i_399/O
                         net (fo=10, routed)          0.863    27.456    u_tdc/u_DecStart/bin_reg[3]_i_399_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I5_O)        0.105    27.561 r  u_tdc/u_DecStart/bin_reg[2]_i_145/O
                         net (fo=5, routed)           0.731    28.292    u_tdc/u_DecStart/bin_reg[2]_i_145_n_0
    SLICE_X56Y53         LUT6 (Prop_lut6_I5_O)        0.105    28.397 r  u_tdc/u_DecStart/bin_reg[2]_i_55/O
                         net (fo=10, routed)          0.505    28.903    u_tdc/u_DecStart/bin_reg[2]_i_55_n_0
    SLICE_X57Y53         LUT6 (Prop_lut6_I5_O)        0.105    29.008 r  u_tdc/u_DecStart/bin_reg[2]_i_149/O
                         net (fo=6, routed)           0.686    29.693    u_tdc/u_DecStart/bin_reg[2]_i_149_n_0
    SLICE_X56Y54         LUT5 (Prop_lut5_I4_O)        0.105    29.798 r  u_tdc/u_DecStart/bin_reg[4]_i_245/O
                         net (fo=12, routed)          0.628    30.427    u_tdc/u_DecStart/bin_reg[4]_i_245_n_0
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105    30.532 r  u_tdc/u_DecStart/bin_reg[4]_i_83/O
                         net (fo=6, routed)           0.832    31.364    u_tdc/u_DecStart/bin_reg[4]_i_83_n_0
    SLICE_X50Y56         LUT3 (Prop_lut3_I2_O)        0.105    31.469 r  u_tdc/u_DecStart/bin_reg[2]_i_150/O
                         net (fo=10, routed)          0.571    32.040    u_tdc/u_DecStart/bin_reg[2]_i_150_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I5_O)        0.105    32.145 r  u_tdc/u_DecStart/bin_reg[4]_i_916/O
                         net (fo=6, routed)           0.546    32.691    u_tdc/u_DecStart/bin_reg[4]_i_916_n_0
    SLICE_X50Y58         LUT5 (Prop_lut5_I4_O)        0.105    32.796 r  u_tdc/u_DecStart/bin_reg[3]_i_553/O
                         net (fo=14, routed)          0.969    33.765    u_tdc/u_DecStart/bin_reg[3]_i_553_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I4_O)        0.105    33.870 r  u_tdc/u_DecStart/bin_reg[4]_i_750/O
                         net (fo=4, routed)           0.529    34.399    u_tdc/u_DecStart/bin_reg[4]_i_750_n_0
    SLICE_X54Y60         LUT5 (Prop_lut5_I4_O)        0.105    34.504 r  u_tdc/u_DecStart/bin_reg[3]_i_353/O
                         net (fo=11, routed)          0.847    35.351    u_tdc/u_DecStart/bin_reg[3]_i_353_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I5_O)        0.105    35.456 r  u_tdc/u_DecStart/bin_reg[4]_i_734/O
                         net (fo=4, routed)           0.822    36.278    u_tdc/u_DecStart/bin_reg[4]_i_734_n_0
    SLICE_X61Y59         LUT5 (Prop_lut5_I4_O)        0.105    36.383 r  u_tdc/u_DecStart/bin_reg[3]_i_547/O
                         net (fo=10, routed)          1.320    37.703    u_tdc/u_DecStart/bin_reg[3]_i_547_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I5_O)        0.105    37.808 r  u_tdc/u_DecStart/bin_reg[4]_i_743/O
                         net (fo=6, routed)           0.939    38.748    u_tdc/u_DecStart/bin_reg[4]_i_743_n_0
    SLICE_X62Y61         LUT5 (Prop_lut5_I4_O)        0.105    38.853 r  u_tdc/u_DecStart/bin_reg[3]_i_342/O
                         net (fo=11, routed)          0.897    39.750    u_tdc/u_DecStart/bin_reg[3]_i_342_n_0
    SLICE_X60Y62         LUT6 (Prop_lut6_I5_O)        0.105    39.855 r  u_tdc/u_DecStart/bin_reg[3]_i_374/O
                         net (fo=5, routed)           0.695    40.550    u_tdc/u_DecStart/bin_reg[3]_i_374_n_0
    SLICE_X59Y63         LUT3 (Prop_lut3_I2_O)        0.105    40.655 r  u_tdc/u_DecStart/bin_reg[4]_i_467/O
                         net (fo=12, routed)          0.394    41.048    u_tdc/u_DecStart/bin_reg[4]_i_467_n_0
    SLICE_X57Y64         LUT6 (Prop_lut6_I4_O)        0.105    41.153 r  u_tdc/u_DecStart/bin_reg[4]_i_219/O
                         net (fo=6, routed)           0.379    41.532    u_tdc/u_DecStart/bin_reg[4]_i_219_n_0
    SLICE_X58Y65         LUT3 (Prop_lut3_I2_O)        0.105    41.637 r  u_tdc/u_DecStart/bin_reg[3]_i_339/O
                         net (fo=10, routed)          0.953    42.589    u_tdc/u_DecStart/bin_reg[3]_i_339_n_0
    SLICE_X57Y66         LUT5 (Prop_lut5_I4_O)        0.105    42.694 r  u_tdc/u_DecStart/bin_reg[3]_i_337/O
                         net (fo=3, routed)           0.462    43.157    u_tdc/u_DecStart/bin_reg[3]_i_337_n_0
    SLICE_X57Y67         LUT6 (Prop_lut6_I1_O)        0.105    43.262 r  u_tdc/u_DecStart/bin_reg[3]_i_530/O
                         net (fo=6, routed)           0.959    44.220    u_tdc/u_DecStart/bin_reg[3]_i_530_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I5_O)        0.105    44.325 r  u_tdc/u_DecStart/bin_reg[3]_i_535/O
                         net (fo=7, routed)           0.763    45.088    u_tdc/u_DecStart/bin_reg[3]_i_535_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I5_O)        0.105    45.193 r  u_tdc/u_DecStart/bin_reg[4]_i_692/O
                         net (fo=7, routed)           0.560    45.753    u_tdc/u_DecStart/bin_reg[4]_i_692_n_0
    SLICE_X65Y71         LUT6 (Prop_lut6_I5_O)        0.105    45.858 r  u_tdc/u_DecStart/bin_reg[4]_i_435/O
                         net (fo=8, routed)           0.497    46.354    u_tdc/u_DecStart/bin_reg[4]_i_435_n_0
    SLICE_X67Y71         LUT5 (Prop_lut5_I4_O)        0.105    46.459 r  u_tdc/u_DecStart/bin_reg[3]_i_524/O
                         net (fo=7, routed)           0.542    47.002    u_tdc/u_DecStart/bin_reg[3]_i_524_n_0
    SLICE_X67Y72         LUT6 (Prop_lut6_I5_O)        0.105    47.107 r  u_tdc/u_DecStart/bin_reg[5]_i_853/O
                         net (fo=7, routed)           0.905    48.012    u_tdc/u_DecStart/bin_reg[5]_i_853_n_0
    SLICE_X65Y74         LUT6 (Prop_lut6_I5_O)        0.105    48.117 r  u_tdc/u_DecStart/bin_reg[3]_i_513/O
                         net (fo=6, routed)           1.027    49.144    u_tdc/u_DecStart/bin_reg[3]_i_513_n_0
    SLICE_X63Y76         LUT6 (Prop_lut6_I5_O)        0.105    49.249 r  u_tdc/u_DecStart/bin_reg[3]_i_515/O
                         net (fo=7, routed)           0.356    49.604    u_tdc/u_DecStart/bin_reg[3]_i_515_n_0
    SLICE_X63Y76         LUT6 (Prop_lut6_I5_O)        0.105    49.709 r  u_tdc/u_DecStart/bin_reg[4]_i_719/O
                         net (fo=7, routed)           1.413    51.122    u_tdc/u_DecStart/bin_reg[4]_i_719_n_0
    SLICE_X58Y74         LUT6 (Prop_lut6_I5_O)        0.105    51.227 r  u_tdc/u_DecStart/bin_reg[4]_i_451/O
                         net (fo=7, routed)           0.836    52.063    u_tdc/u_DecStart/bin_reg[4]_i_451_n_0
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.105    52.168 r  u_tdc/u_DecStart/bin_reg[3]_i_334/O
                         net (fo=7, routed)           0.832    53.000    u_tdc/u_DecStart/bin_reg[3]_i_334_n_0
    SLICE_X53Y75         LUT6 (Prop_lut6_I5_O)        0.105    53.105 r  u_tdc/u_DecStart/bin_reg[3]_i_315/O
                         net (fo=7, routed)           0.256    53.362    u_tdc/u_DecStart/bin_reg[3]_i_315_n_0
    SLICE_X53Y76         LUT6 (Prop_lut6_I5_O)        0.105    53.467 r  u_tdc/u_DecStart/bin_reg[3]_i_141/O
                         net (fo=5, routed)           0.798    54.264    u_tdc/u_DecStart/bin_reg[3]_i_141_n_0
    SLICE_X56Y77         LUT6 (Prop_lut6_I5_O)        0.105    54.369 r  u_tdc/u_DecStart/bin_reg[3]_i_145/O
                         net (fo=7, routed)           0.938    55.308    u_tdc/u_DecStart/bin_reg[3]_i_145_n_0
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.105    55.413 r  u_tdc/u_DecStart/bin_reg[3]_i_511/O
                         net (fo=6, routed)           0.688    56.101    u_tdc/u_DecStart/bin_reg[3]_i_511_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I5_O)        0.105    56.206 r  u_tdc/u_DecStart/bin_reg[5]_i_667/O
                         net (fo=8, routed)           0.264    56.470    u_tdc/u_DecStart/bin_reg[5]_i_667_n_0
    SLICE_X62Y82         LUT6 (Prop_lut6_I5_O)        0.105    56.575 r  u_tdc/u_DecStart/bin_reg[3]_i_503/O
                         net (fo=7, routed)           0.848    57.422    u_tdc/u_DecStart/bin_reg[3]_i_503_n_0
    SLICE_X58Y82         LUT6 (Prop_lut6_I5_O)        0.105    57.527 r  u_tdc/u_DecStart/bin_reg[5]_i_656/O
                         net (fo=7, routed)           0.470    57.997    u_tdc/u_DecStart/bin_reg[5]_i_656_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I5_O)        0.105    58.102 r  u_tdc/u_DecStart/bin_reg[3]_i_498/O
                         net (fo=6, routed)           0.611    58.713    u_tdc/u_DecStart/bin_reg[3]_i_498_n_0
    SLICE_X54Y79         LUT6 (Prop_lut6_I5_O)        0.105    58.818 r  u_tdc/u_DecStart/bin_reg[5]_i_693/O
                         net (fo=7, routed)           0.741    59.559    u_tdc/u_DecStart/bin_reg[5]_i_693_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.105    59.664 r  u_tdc/u_DecStart/bin_reg[5]_i_901/O
                         net (fo=7, routed)           0.657    60.321    u_tdc/u_DecStart/bin_reg[5]_i_901_n_0
    SLICE_X51Y79         LUT6 (Prop_lut6_I5_O)        0.105    60.426 r  u_tdc/u_DecStart/bin_reg[5]_i_682/O
                         net (fo=7, routed)           0.442    60.868    u_tdc/u_DecStart/bin_reg[5]_i_682_n_0
    SLICE_X48Y79         LUT6 (Prop_lut6_I5_O)        0.105    60.973 r  u_tdc/u_DecStart/bin_reg[5]_i_709/O
                         net (fo=7, routed)           0.888    61.861    u_tdc/u_DecStart/bin_reg[5]_i_709_n_0
    SLICE_X47Y83         LUT6 (Prop_lut6_I5_O)        0.105    61.966 r  u_tdc/u_DecStart/bin_reg[5]_i_475/O
                         net (fo=7, routed)           0.675    62.641    u_tdc/u_DecStart/bin_reg[5]_i_475_n_0
    SLICE_X47Y84         LUT6 (Prop_lut6_I5_O)        0.105    62.746 r  u_tdc/u_DecStart/bin_reg[3]_i_130/O
                         net (fo=6, routed)           0.823    63.569    u_tdc/u_DecStart/bin_reg[3]_i_130_n_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I5_O)        0.105    63.674 r  u_tdc/u_DecStart/bin_reg[3]_i_133/O
                         net (fo=7, routed)           0.907    64.581    u_tdc/u_DecStart/bin_reg[3]_i_133_n_0
    SLICE_X48Y85         LUT6 (Prop_lut6_I5_O)        0.105    64.686 f  u_tdc/u_DecStart/bin_reg[3]_i_293/O
                         net (fo=7, routed)           0.861    65.547    u_tdc/u_DecStart/bin_reg[3]_i_293_n_0
    SLICE_X48Y86         LUT5 (Prop_lut5_I0_O)        0.118    65.665 r  u_tdc/u_DecStart/bin_reg[5]_i_478/O
                         net (fo=7, routed)           0.804    66.469    u_tdc/u_DecStart/bin_reg[5]_i_478_n_0
    SLICE_X51Y86         LUT5 (Prop_lut5_I2_O)        0.293    66.762 r  u_tdc/u_DecStart/bin_reg[4]_i_388/O
                         net (fo=5, routed)           0.773    67.535    u_tdc/u_DecStart/bin_reg[4]_i_388_n_0
    SLICE_X55Y87         LUT6 (Prop_lut6_I5_O)        0.275    67.810 r  u_tdc/u_DecStart/bin_reg[4]_i_638/O
                         net (fo=6, routed)           0.814    68.624    u_tdc/u_DecStart/bin_reg[4]_i_638_n_0
    SLICE_X58Y87         LUT6 (Prop_lut6_I5_O)        0.105    68.729 r  u_tdc/u_DecStart/bin_reg[4]_i_376/O
                         net (fo=6, routed)           0.675    69.404    u_tdc/u_DecStart/bin_reg[4]_i_376_n_0
    SLICE_X58Y88         LUT6 (Prop_lut6_I5_O)        0.105    69.509 r  u_tdc/u_DecStart/bin_reg[4]_i_371/O
                         net (fo=6, routed)           0.817    70.327    u_tdc/u_DecStart/bin_reg[4]_i_371_n_0
    SLICE_X60Y89         LUT6 (Prop_lut6_I5_O)        0.105    70.432 r  u_tdc/u_DecStart/bin_reg[4]_i_360/O
                         net (fo=6, routed)           0.620    71.052    u_tdc/u_DecStart/bin_reg[4]_i_360_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I5_O)        0.105    71.157 r  u_tdc/u_DecStart/bin_reg[4]_i_165/O
                         net (fo=6, routed)           0.777    71.934    u_tdc/u_DecStart/bin_reg[4]_i_165_n_0
    SLICE_X57Y93         LUT6 (Prop_lut6_I5_O)        0.105    72.039 r  u_tdc/u_DecStart/bin_reg[6]_i_344/O
                         net (fo=6, routed)           0.813    72.852    u_tdc/u_DecStart/bin_reg[6]_i_344_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I5_O)        0.105    72.957 r  u_tdc/u_DecStart/bin_reg[4]_i_367/O
                         net (fo=6, routed)           0.500    73.457    u_tdc/u_DecStart/bin_reg[4]_i_367_n_0
    SLICE_X52Y93         LUT6 (Prop_lut6_I5_O)        0.105    73.562 r  u_tdc/u_DecStart/bin_reg[5]_i_371/O
                         net (fo=5, routed)           0.797    74.359    u_tdc/u_DecStart/bin_reg[5]_i_371_n_0
    SLICE_X50Y92         LUT6 (Prop_lut6_I5_O)        0.105    74.464 r  u_tdc/u_DecStart/bin_reg[5]_i_363/O
                         net (fo=5, routed)           0.391    74.855    u_tdc/u_DecStart/bin_reg[5]_i_363_n_0
    SLICE_X48Y90         LUT6 (Prop_lut6_I5_O)        0.105    74.960 r  u_tdc/u_DecStart/bin_reg[5]_i_359/O
                         net (fo=7, routed)           0.799    75.759    u_tdc/u_DecStart/bin_reg[5]_i_359_n_0
    SLICE_X46Y87         LUT6 (Prop_lut6_I5_O)        0.105    75.864 r  u_tdc/u_DecStart/bin_reg[5]_i_377/O
                         net (fo=5, routed)           0.972    76.836    u_tdc/u_DecStart/bin_reg[5]_i_377_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I5_O)        0.105    76.941 r  u_tdc/u_DecStart/bin_reg[4]_i_155/O
                         net (fo=5, routed)           0.259    77.200    u_tdc/u_DecStart/bin_reg[4]_i_155_n_0
    SLICE_X43Y89         LUT6 (Prop_lut6_I5_O)        0.105    77.305 r  u_tdc/u_DecStart/bin_reg[5]_i_285/O
                         net (fo=6, routed)           0.973    78.278    u_tdc/u_DecStart/bin_reg[5]_i_285_n_0
    SLICE_X46Y92         LUT6 (Prop_lut6_I5_O)        0.105    78.383 r  u_tdc/u_DecStart/bin_reg[5]_i_561/O
                         net (fo=6, routed)           0.686    79.069    u_tdc/u_DecStart/bin_reg[5]_i_561_n_0
    SLICE_X47Y92         LUT6 (Prop_lut6_I5_O)        0.105    79.174 r  u_tdc/u_DecStart/bin_reg[5]_i_298/O
                         net (fo=5, routed)           0.502    79.676    u_tdc/u_DecStart/bin_reg[5]_i_298_n_0
    SLICE_X46Y94         LUT6 (Prop_lut6_I5_O)        0.105    79.781 r  u_tdc/u_DecStart/bin_reg[5]_i_304/O
                         net (fo=6, routed)           0.994    80.776    u_tdc/u_DecStart/bin_reg[5]_i_304_n_0
    SLICE_X43Y97         LUT3 (Prop_lut3_I2_O)        0.119    80.895 r  u_tdc/u_DecStart/bin_reg[5]_i_148/O
                         net (fo=3, routed)           0.702    81.597    u_tdc/u_DecStart/bin_reg[5]_i_148_n_0
    SLICE_X45Y98         LUT6 (Prop_lut6_I0_O)        0.267    81.864 r  u_tdc/u_DecStart/bin_reg[5]_i_330/O
                         net (fo=6, routed)           0.933    82.797    u_tdc/u_DecStart/bin_reg[5]_i_330_n_0
    SLICE_X42Y100        LUT6 (Prop_lut6_I0_O)        0.105    82.902 r  u_tdc/u_DecStart/bin_reg[5]_i_328/O
                         net (fo=6, routed)           0.742    83.644    u_tdc/u_DecStart/bin_reg[5]_i_328_n_0
    SLICE_X37Y100        LUT6 (Prop_lut6_I0_O)        0.105    83.749 r  u_tdc/u_DecStart/bin_reg[5]_i_323/O
                         net (fo=6, routed)           0.760    84.510    u_tdc/u_DecStart/bin_reg[5]_i_323_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I0_O)        0.105    84.615 r  u_tdc/u_DecStart/bin_reg[5]_i_317/O
                         net (fo=5, routed)           0.492    85.107    u_tdc/u_DecStart/bin_reg[5]_i_317_n_0
    SLICE_X34Y97         LUT6 (Prop_lut6_I0_O)        0.105    85.212 r  u_tdc/u_DecStart/bin_reg[5]_i_177/O
                         net (fo=5, routed)           0.687    85.898    u_tdc/u_DecStart/bin_reg[5]_i_177_n_0
    SLICE_X35Y95         LUT6 (Prop_lut6_I0_O)        0.105    86.003 r  u_tdc/u_DecStart/bin_reg[5]_i_173/O
                         net (fo=6, routed)           1.199    87.202    u_tdc/u_DecStart/bin_reg[5]_i_173_n_0
    SLICE_X41Y92         LUT6 (Prop_lut6_I0_O)        0.105    87.307 r  u_tdc/u_DecStart/bin_reg[5]_i_182/O
                         net (fo=6, routed)           0.617    87.924    u_tdc/u_DecStart/bin_reg[5]_i_182_n_0
    SLICE_X36Y91         LUT6 (Prop_lut6_I0_O)        0.105    88.029 r  u_tdc/u_DecStart/bin_reg[6]_i_139/O
                         net (fo=5, routed)           0.718    88.748    u_tdc/u_DecStart/bin_reg[6]_i_139_n_0
    SLICE_X31Y90         LUT6 (Prop_lut6_I0_O)        0.105    88.853 r  u_tdc/u_DecStart/bin_reg[5]_i_68/O
                         net (fo=5, routed)           0.460    89.313    u_tdc/u_DecStart/bin_reg[5]_i_68_n_0
    SLICE_X29Y91         LUT6 (Prop_lut6_I0_O)        0.105    89.418 r  u_tdc/u_DecStart/bin_reg[6]_i_182/O
                         net (fo=6, routed)           1.038    90.456    u_tdc/u_DecStart/bin_reg[6]_i_182_n_0
    SLICE_X29Y95         LUT6 (Prop_lut6_I0_O)        0.105    90.561 r  u_tdc/u_DecStart/bin_reg[6]_i_93/O
                         net (fo=6, routed)           0.996    91.557    u_tdc/u_DecStart/bin_reg[6]_i_93_n_0
    SLICE_X27Y94         LUT6 (Prop_lut6_I0_O)        0.105    91.662 r  u_tdc/u_DecStart/bin_reg[6]_i_85/O
                         net (fo=6, routed)           0.604    92.266    u_tdc/u_DecStart/bin_reg[6]_i_85_n_0
    SLICE_X25Y95         LUT6 (Prop_lut6_I0_O)        0.105    92.371 r  u_tdc/u_DecStart/bin_reg[7]_i_255/O
                         net (fo=5, routed)           0.842    93.214    u_tdc/u_DecStart/bin_reg[7]_i_255_n_0
    SLICE_X22Y94         LUT6 (Prop_lut6_I0_O)        0.105    93.319 r  u_tdc/u_DecStart/bin_reg[6]_i_81/O
                         net (fo=4, routed)           0.623    93.942    u_tdc/u_DecStart/bin_reg[6]_i_81_n_0
    SLICE_X20Y92         LUT6 (Prop_lut6_I0_O)        0.105    94.047 r  u_tdc/u_DecStart/bin_reg[6]_i_110/O
                         net (fo=5, routed)           0.866    94.913    u_tdc/u_DecStart/bin_reg[6]_i_110_n_0
    SLICE_X22Y91         LUT6 (Prop_lut6_I0_O)        0.105    95.018 r  u_tdc/u_DecStart/bin_reg[6]_i_98/O
                         net (fo=6, routed)           0.437    95.455    u_tdc/u_DecStart/bin_reg[6]_i_98_n_0
    SLICE_X25Y91         LUT6 (Prop_lut6_I0_O)        0.105    95.560 r  u_tdc/u_DecStart/bin_reg[6]_i_103/O
                         net (fo=6, routed)           0.489    96.050    u_tdc/u_DecStart/bin_reg[6]_i_103_n_0
    SLICE_X27Y89         LUT6 (Prop_lut6_I0_O)        0.105    96.155 r  u_tdc/u_DecStart/bin_reg[7]_i_137/O
                         net (fo=6, routed)           0.777    96.931    u_tdc/u_DecStart/bin_reg[7]_i_137_n_0
    SLICE_X29Y87         LUT6 (Prop_lut6_I0_O)        0.105    97.036 r  u_tdc/u_DecStart/bin_reg[7]_i_127/O
                         net (fo=6, routed)           0.801    97.837    u_tdc/u_DecStart/bin_reg[7]_i_127_n_0
    SLICE_X32Y87         LUT6 (Prop_lut6_I0_O)        0.105    97.942 r  u_tdc/u_DecStart/bin_reg[7]_i_148/O
                         net (fo=5, routed)           0.954    98.896    u_tdc/u_DecStart/bin_reg[7]_i_148_n_0
    SLICE_X36Y87         LUT3 (Prop_lut3_I0_O)        0.118    99.014 r  u_tdc/u_DecStart/bin_reg[5]_i_127/O
                         net (fo=1, routed)           0.124    99.138    u_tdc/u_DecStart/bin_reg[5]_i_127_n_0
    SLICE_X36Y87         LUT6 (Prop_lut6_I1_O)        0.264    99.402 f  u_tdc/u_DecStart/bin_reg[5]_i_48/O
                         net (fo=1, routed)           0.672   100.074    u_tdc/u_DecStart/bin_reg[5]_i_48_n_0
    SLICE_X35Y87         LUT6 (Prop_lut6_I5_O)        0.105   100.179 f  u_tdc/u_DecStart/bin_reg[5]_i_11/O
                         net (fo=1, routed)           0.636   100.814    u_tdc/u_DecStart/bin_reg[5]_i_11_n_0
    SLICE_X28Y90         LUT6 (Prop_lut6_I5_O)        0.105   100.919 r  u_tdc/u_DecStart/bin_reg[5]_i_2/O
                         net (fo=1, routed)           0.922   101.841    u_tdc/u_DecStart/bin_reg[5]_i_2_n_0
    SLICE_X40Y90         LUT6 (Prop_lut6_I0_O)        0.105   101.946 r  u_tdc/u_DecStart/bin_reg[5]_i_1/O
                         net (fo=1, routed)           1.127   103.073    u_tdc/u_DecStart/bin_reg[5]_i_1_n_0
    SLICE_X30Y66         LDCE                                         r  u_tdc/u_DecStart/bin_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tdc/u_FineDelay/genblk4[0].StopFF/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_DecStop/bin_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        102.621ns  (logic 14.344ns (13.978%)  route 88.278ns (86.023%))
  Logic Levels:           123  (LUT3=5 LUT4=3 LUT5=12 LUT6=103)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.631    -2.389    u_tdc/u_FineDelay/clk
    SLICE_X35Y61         FDCE                                         r  u_tdc/u_FineDelay/genblk4[0].StopFF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDCE (Prop_fdce_C_Q)         0.379    -2.010 r  u_tdc/u_FineDelay/genblk4[0].StopFF/Q
                         net (fo=37, routed)          1.190    -0.820    u_tdc/u_DecStop/wDecoStoptIn[0]
    SLICE_X20Y63         LUT5 (Prop_lut5_I2_O)        0.118    -0.702 r  u_tdc/u_DecStop/bin_reg[3]_i_568/O
                         net (fo=15, routed)          1.131     0.429    u_tdc/u_DecStop/bin_reg[3]_i_568_n_0
    SLICE_X12Y62         LUT3 (Prop_lut3_I0_O)        0.264     0.693 r  u_tdc/u_DecStop/bin_reg[3]_i_575/O
                         net (fo=5, routed)           0.751     1.444    u_tdc/u_DecStop/bin_reg[3]_i_575_n_0
    SLICE_X16Y62         LUT6 (Prop_lut6_I1_O)        0.105     1.549 r  u_tdc/u_DecStop/bin_reg[1]_i_199/O
                         net (fo=14, routed)          1.092     2.641    u_tdc/u_DecStop/bin_reg[1]_i_199_n_0
    SLICE_X11Y59         LUT3 (Prop_lut3_I2_O)        0.105     2.746 r  u_tdc/u_DecStop/bin_reg[1]_i_176/O
                         net (fo=6, routed)           0.465     3.210    u_tdc/u_DecStop/bin_reg[1]_i_176_n_0
    SLICE_X11Y56         LUT4 (Prop_lut4_I3_O)        0.105     3.315 r  u_tdc/u_DecStop/bin_reg[1]_i_200/O
                         net (fo=9, routed)           0.393     3.708    u_tdc/u_DecStop/bin_reg[1]_i_200_n_0
    SLICE_X11Y56         LUT5 (Prop_lut5_I4_O)        0.105     3.813 r  u_tdc/u_DecStop/bin_reg[1]_i_177/O
                         net (fo=8, routed)           0.751     4.565    u_tdc/u_DecStop/bin_reg[1]_i_177_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I5_O)        0.105     4.670 r  u_tdc/u_DecStop/bin_reg[4]_i_808/O
                         net (fo=8, routed)           0.728     5.398    u_tdc/u_DecStop/bin_reg[4]_i_808_n_0
    SLICE_X16Y58         LUT5 (Prop_lut5_I0_O)        0.105     5.503 r  u_tdc/u_DecStop/bin_reg[3]_i_423/O
                         net (fo=12, routed)          0.932     6.435    u_tdc/u_DecStop/bin_reg[3]_i_423_n_0
    SLICE_X21Y60         LUT4 (Prop_lut4_I3_O)        0.105     6.540 r  u_tdc/u_DecStop/bin_reg[3]_i_416/O
                         net (fo=8, routed)           0.866     7.406    u_tdc/u_DecStop/bin_reg[3]_i_416_n_0
    SLICE_X22Y58         LUT5 (Prop_lut5_I2_O)        0.105     7.511 r  u_tdc/u_DecStop/bin_reg[3]_i_430/O
                         net (fo=11, routed)          1.055     8.566    u_tdc/u_DecStop/bin_reg[3]_i_430_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I5_O)        0.105     8.671 r  u_tdc/u_DecStop/bin_reg[3]_i_230/O
                         net (fo=9, routed)           0.973     9.644    u_tdc/u_DecStop/bin_reg[3]_i_230_n_0
    SLICE_X19Y53         LUT6 (Prop_lut6_I5_O)        0.105     9.749 r  u_tdc/u_DecStop/bin_reg[3]_i_222/O
                         net (fo=8, routed)           0.643    10.392    u_tdc/u_DecStop/bin_reg[3]_i_222_n_0
    SLICE_X18Y53         LUT6 (Prop_lut6_I5_O)        0.105    10.497 r  u_tdc/u_DecStop/bin_reg[4]_i_843/O
                         net (fo=7, routed)           0.535    11.032    u_tdc/u_DecStop/bin_reg[4]_i_843_n_0
    SLICE_X16Y53         LUT5 (Prop_lut5_I4_O)        0.105    11.137 r  u_tdc/u_DecStop/bin_reg[4]_i_834/O
                         net (fo=12, routed)          0.930    12.066    u_tdc/u_DecStop/bin_reg[4]_i_834_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I5_O)        0.105    12.171 r  u_tdc/u_DecStop/bin_reg[4]_i_604/O
                         net (fo=4, routed)           1.178    13.349    u_tdc/u_DecStop/bin_reg[4]_i_604_n_0
    SLICE_X15Y49         LUT3 (Prop_lut3_I2_O)        0.105    13.454 r  u_tdc/u_DecStop/bin_reg[4]_i_851/O
                         net (fo=11, routed)          0.309    13.763    u_tdc/u_DecStop/bin_reg[4]_i_851_n_0
    SLICE_X16Y48         LUT6 (Prop_lut6_I5_O)        0.105    13.868 r  u_tdc/u_DecStop/bin_reg[2]_i_267/O
                         net (fo=6, routed)           0.746    14.613    u_tdc/u_DecStop/bin_reg[2]_i_267_n_0
    SLICE_X15Y46         LUT5 (Prop_lut5_I4_O)        0.108    14.721 r  u_tdc/u_DecStop/bin_reg[2]_i_255/O
                         net (fo=5, routed)           0.800    15.521    u_tdc/u_DecStop/bin_reg[2]_i_255_n_0
    SLICE_X15Y43         LUT6 (Prop_lut6_I5_O)        0.267    15.788 r  u_tdc/u_DecStop/bin_reg[4]_i_864/O
                         net (fo=7, routed)           0.930    16.718    u_tdc/u_DecStop/bin_reg[4]_i_864_n_0
    SLICE_X19Y44         LUT3 (Prop_lut3_I2_O)        0.105    16.823 r  u_tdc/u_DecStop/bin_reg[2]_i_261/O
                         net (fo=12, routed)          1.348    18.171    u_tdc/u_DecStop/bin_reg[2]_i_261_n_0
    SLICE_X22Y45         LUT5 (Prop_lut5_I4_O)        0.118    18.289 r  u_tdc/u_DecStop/bin_reg[3]_i_591/O
                         net (fo=3, routed)           0.383    18.672    u_tdc/u_DecStop/bin_reg[3]_i_591_n_0
    SLICE_X22Y45         LUT6 (Prop_lut6_I2_O)        0.264    18.936 r  u_tdc/u_DecStop/bin_reg[3]_i_459/O
                         net (fo=7, routed)           0.839    19.775    u_tdc/u_DecStop/bin_reg[3]_i_459_n_0
    SLICE_X23Y47         LUT6 (Prop_lut6_I5_O)        0.105    19.880 r  u_tdc/u_DecStop/bin_reg[5]_i_531/O
                         net (fo=7, routed)           0.703    20.583    u_tdc/u_DecStop/bin_reg[5]_i_531_n_0
    SLICE_X24Y48         LUT6 (Prop_lut6_I5_O)        0.105    20.688 r  u_tdc/u_DecStop/bin_reg[4]_i_584/O
                         net (fo=5, routed)           0.935    21.623    u_tdc/u_DecStop/bin_reg[4]_i_584_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I5_O)        0.105    21.728 r  u_tdc/u_DecStop/bin_reg[3]_i_235/O
                         net (fo=7, routed)           0.673    22.402    u_tdc/u_DecStop/bin_reg[3]_i_235_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I5_O)        0.105    22.507 r  u_tdc/u_DecStop/bin_reg[3]_i_231/O
                         net (fo=4, routed)           0.651    23.158    u_tdc/u_DecStop/bin_reg[3]_i_231_n_0
    SLICE_X27Y52         LUT6 (Prop_lut6_I5_O)        0.105    23.263 r  u_tdc/u_DecStop/bin_reg[3]_i_384/O
                         net (fo=4, routed)           0.912    24.175    u_tdc/u_DecStop/bin_reg[3]_i_384_n_0
    SLICE_X34Y51         LUT6 (Prop_lut6_I5_O)        0.105    24.280 r  u_tdc/u_DecStop/bin_reg[3]_i_182/O
                         net (fo=7, routed)           0.967    25.247    u_tdc/u_DecStop/bin_reg[3]_i_182_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.105    25.352 r  u_tdc/u_DecStop/bin_reg[3]_i_388/O
                         net (fo=7, routed)           0.506    25.858    u_tdc/u_DecStop/bin_reg[3]_i_388_n_0
    SLICE_X40Y49         LUT6 (Prop_lut6_I5_O)        0.105    25.963 r  u_tdc/u_DecStop/bin_reg[3]_i_191/O
                         net (fo=4, routed)           0.836    26.799    u_tdc/u_DecStop/bin_reg[3]_i_191_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I5_O)        0.105    26.904 r  u_tdc/u_DecStop/bin_reg[3]_i_412/O
                         net (fo=4, routed)           0.861    27.765    u_tdc/u_DecStop/bin_reg[3]_i_412_n_0
    SLICE_X42Y52         LUT5 (Prop_lut5_I4_O)        0.105    27.870 r  u_tdc/u_DecStop/bin_reg[3]_i_407/O
                         net (fo=4, routed)           0.337    28.208    u_tdc/u_DecStop/bin_reg[3]_i_407_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.105    28.313 r  u_tdc/u_DecStop/bin_reg[3]_i_402/O
                         net (fo=6, routed)           0.848    29.160    u_tdc/u_DecStop/bin_reg[3]_i_402_n_0
    SLICE_X44Y55         LUT6 (Prop_lut6_I5_O)        0.105    29.265 r  u_tdc/u_DecStop/bin_reg[3]_i_398/O
                         net (fo=7, routed)           0.514    29.779    u_tdc/u_DecStop/bin_reg[3]_i_398_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I5_O)        0.105    29.884 r  u_tdc/u_DecStop/bin_reg[3]_i_377/O
                         net (fo=7, routed)           0.690    30.574    u_tdc/u_DecStop/bin_reg[3]_i_377_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I5_O)        0.105    30.679 r  u_tdc/u_DecStop/bin_reg[3]_i_173/O
                         net (fo=6, routed)           0.685    31.363    u_tdc/u_DecStop/bin_reg[3]_i_173_n_0
    SLICE_X34Y57         LUT6 (Prop_lut6_I5_O)        0.105    31.468 r  u_tdc/u_DecStop/bin_reg[3]_i_175/O
                         net (fo=7, routed)           0.952    32.420    u_tdc/u_DecStop/bin_reg[3]_i_175_n_0
    SLICE_X31Y60         LUT6 (Prop_lut6_I5_O)        0.105    32.525 r  u_tdc/u_DecStop/bin_reg[4]_i_247/O
                         net (fo=7, routed)           0.573    33.098    u_tdc/u_DecStop/bin_reg[4]_i_247_n_0
    SLICE_X34Y61         LUT6 (Prop_lut6_I5_O)        0.105    33.203 r  u_tdc/u_DecStop/bin_reg[4]_i_89/O
                         net (fo=8, routed)           0.285    33.489    u_tdc/u_DecStop/bin_reg[4]_i_89_n_0
    SLICE_X36Y61         LUT6 (Prop_lut6_I5_O)        0.105    33.594 r  u_tdc/u_DecStop/bin_reg[3]_i_177/O
                         net (fo=7, routed)           0.485    34.079    u_tdc/u_DecStop/bin_reg[3]_i_177_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I5_O)        0.105    34.184 r  u_tdc/u_DecStop/bin_reg[3]_i_359/O
                         net (fo=7, routed)           0.821    35.005    u_tdc/u_DecStop/bin_reg[3]_i_359_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I5_O)        0.105    35.110 r  u_tdc/u_DecStop/bin_reg[3]_i_555/O
                         net (fo=7, routed)           0.676    35.786    u_tdc/u_DecStop/bin_reg[3]_i_555_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I5_O)        0.105    35.891 r  u_tdc/u_DecStop/bin_reg[3]_i_355/O
                         net (fo=7, routed)           1.188    37.079    u_tdc/u_DecStop/bin_reg[3]_i_355_n_0
    SLICE_X43Y62         LUT6 (Prop_lut6_I5_O)        0.105    37.184 r  u_tdc/u_DecStop/bin_reg[3]_i_350/O
                         net (fo=7, routed)           0.857    38.041    u_tdc/u_DecStop/bin_reg[3]_i_350_n_0
    SLICE_X46Y60         LUT6 (Prop_lut6_I5_O)        0.105    38.146 r  u_tdc/u_DecStop/bin_reg[4]_i_731/O
                         net (fo=8, routed)           0.807    38.953    u_tdc/u_DecStop/bin_reg[4]_i_731_n_0
    SLICE_X48Y61         LUT5 (Prop_lut5_I4_O)        0.105    39.058 r  u_tdc/u_DecStop/bin_reg[3]_i_545/O
                         net (fo=7, routed)           0.481    39.540    u_tdc/u_DecStop/bin_reg[3]_i_545_n_0
    SLICE_X49Y65         LUT6 (Prop_lut6_I5_O)        0.105    39.645 r  u_tdc/u_DecStop/bin_reg[3]_i_542/O
                         net (fo=7, routed)           0.787    40.432    u_tdc/u_DecStop/bin_reg[3]_i_542_n_0
    SLICE_X46Y63         LUT6 (Prop_lut6_I5_O)        0.105    40.537 r  u_tdc/u_DecStop/bin_reg[3]_i_340/O
                         net (fo=6, routed)           0.824    41.361    u_tdc/u_DecStop/bin_reg[3]_i_340_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I5_O)        0.105    41.466 r  u_tdc/u_DecStop/bin_reg[3]_i_344/O
                         net (fo=6, routed)           0.847    42.313    u_tdc/u_DecStop/bin_reg[3]_i_344_n_0
    SLICE_X41Y65         LUT5 (Prop_lut5_I4_O)        0.124    42.437 r  u_tdc/u_DecStop/bin_reg[4]_i_468/O
                         net (fo=6, routed)           0.935    43.373    u_tdc/u_DecStop/bin_reg[4]_i_468_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I5_O)        0.267    43.640 r  u_tdc/u_DecStop/bin_reg[4]_i_216/O
                         net (fo=8, routed)           0.913    44.553    u_tdc/u_DecStop/bin_reg[4]_i_216_n_0
    SLICE_X36Y68         LUT6 (Prop_lut6_I5_O)        0.105    44.658 r  u_tdc/u_DecStop/bin_reg[3]_i_338/O
                         net (fo=7, routed)           0.678    45.336    u_tdc/u_DecStop/bin_reg[3]_i_338_n_0
    SLICE_X41Y68         LUT6 (Prop_lut6_I5_O)        0.105    45.441 r  u_tdc/u_DecStop/bin_reg[5]_i_442/O
                         net (fo=7, routed)           0.557    45.998    u_tdc/u_DecStop/bin_reg[5]_i_442_n_0
    SLICE_X42Y67         LUT6 (Prop_lut6_I5_O)        0.105    46.103 r  u_tdc/u_DecStop/bin_reg[3]_i_530/O
                         net (fo=6, routed)           0.864    46.967    u_tdc/u_DecStop/bin_reg[3]_i_530_n_0
    SLICE_X45Y66         LUT6 (Prop_lut6_I5_O)        0.105    47.072 r  u_tdc/u_DecStop/bin_reg[3]_i_535/O
                         net (fo=7, routed)           0.705    47.778    u_tdc/u_DecStop/bin_reg[3]_i_535_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I5_O)        0.105    47.883 r  u_tdc/u_DecStop/bin_reg[4]_i_692/O
                         net (fo=7, routed)           0.678    48.561    u_tdc/u_DecStop/bin_reg[4]_i_692_n_0
    SLICE_X50Y67         LUT6 (Prop_lut6_I5_O)        0.105    48.666 r  u_tdc/u_DecStop/bin_reg[4]_i_435/O
                         net (fo=8, routed)           0.354    49.020    u_tdc/u_DecStop/bin_reg[4]_i_435_n_0
    SLICE_X50Y68         LUT5 (Prop_lut5_I4_O)        0.105    49.125 r  u_tdc/u_DecStop/bin_reg[3]_i_524/O
                         net (fo=7, routed)           0.268    49.394    u_tdc/u_DecStop/bin_reg[3]_i_524_n_0
    SLICE_X52Y68         LUT6 (Prop_lut6_I5_O)        0.105    49.499 r  u_tdc/u_DecStop/bin_reg[5]_i_853/O
                         net (fo=7, routed)           0.484    49.983    u_tdc/u_DecStop/bin_reg[5]_i_853_n_0
    SLICE_X53Y69         LUT6 (Prop_lut6_I5_O)        0.105    50.088 r  u_tdc/u_DecStop/bin_reg[3]_i_513/O
                         net (fo=6, routed)           0.713    50.801    u_tdc/u_DecStop/bin_reg[3]_i_513_n_0
    SLICE_X53Y72         LUT6 (Prop_lut6_I5_O)        0.105    50.906 r  u_tdc/u_DecStop/bin_reg[3]_i_515/O
                         net (fo=7, routed)           0.618    51.524    u_tdc/u_DecStop/bin_reg[3]_i_515_n_0
    SLICE_X52Y73         LUT6 (Prop_lut6_I5_O)        0.105    51.629 r  u_tdc/u_DecStop/bin_reg[4]_i_719/O
                         net (fo=7, routed)           0.811    52.440    u_tdc/u_DecStop/bin_reg[4]_i_719_n_0
    SLICE_X48Y72         LUT6 (Prop_lut6_I5_O)        0.105    52.545 r  u_tdc/u_DecStop/bin_reg[4]_i_451/O
                         net (fo=7, routed)           0.810    53.355    u_tdc/u_DecStop/bin_reg[4]_i_451_n_0
    SLICE_X46Y74         LUT6 (Prop_lut6_I5_O)        0.105    53.460 r  u_tdc/u_DecStop/bin_reg[3]_i_334/O
                         net (fo=7, routed)           0.694    54.154    u_tdc/u_DecStop/bin_reg[3]_i_334_n_0
    SLICE_X45Y75         LUT6 (Prop_lut6_I5_O)        0.105    54.259 r  u_tdc/u_DecStop/bin_reg[3]_i_315/O
                         net (fo=7, routed)           0.644    54.903    u_tdc/u_DecStop/bin_reg[3]_i_315_n_0
    SLICE_X42Y76         LUT6 (Prop_lut6_I5_O)        0.105    55.008 r  u_tdc/u_DecStop/bin_reg[3]_i_141/O
                         net (fo=5, routed)           0.454    55.461    u_tdc/u_DecStop/bin_reg[3]_i_141_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I5_O)        0.105    55.566 r  u_tdc/u_DecStop/bin_reg[3]_i_145/O
                         net (fo=7, routed)           0.798    56.364    u_tdc/u_DecStop/bin_reg[3]_i_145_n_0
    SLICE_X39Y75         LUT6 (Prop_lut6_I5_O)        0.105    56.469 r  u_tdc/u_DecStop/bin_reg[3]_i_511/O
                         net (fo=6, routed)           0.536    57.005    u_tdc/u_DecStop/bin_reg[3]_i_511_n_0
    SLICE_X40Y74         LUT6 (Prop_lut6_I5_O)        0.105    57.110 r  u_tdc/u_DecStop/bin_reg[5]_i_667/O
                         net (fo=8, routed)           0.805    57.916    u_tdc/u_DecStop/bin_reg[5]_i_667_n_0
    SLICE_X39Y73         LUT3 (Prop_lut3_I2_O)        0.119    58.035 r  u_tdc/u_DecStop/bin_reg[4]_i_666/O
                         net (fo=3, routed)           0.685    58.720    u_tdc/u_DecStop/bin_reg[4]_i_666_n_0
    SLICE_X37Y73         LUT6 (Prop_lut6_I2_O)        0.267    58.987 r  u_tdc/u_DecStop/bin_reg[4]_i_659/O
                         net (fo=6, routed)           0.680    59.667    u_tdc/u_DecStop/bin_reg[4]_i_659_n_0
    SLICE_X37Y72         LUT6 (Prop_lut6_I5_O)        0.105    59.772 r  u_tdc/u_DecStop/bin_reg[4]_i_657/O
                         net (fo=6, routed)           0.938    60.710    u_tdc/u_DecStop/bin_reg[4]_i_657_n_0
    SLICE_X32Y72         LUT6 (Prop_lut6_I5_O)        0.105    60.815 r  u_tdc/u_DecStop/bin_reg[4]_i_643/O
                         net (fo=6, routed)           0.962    61.777    u_tdc/u_DecStop/bin_reg[4]_i_643_n_0
    SLICE_X32Y69         LUT6 (Prop_lut6_I5_O)        0.105    61.882 r  u_tdc/u_DecStop/bin_reg[5]_i_905/O
                         net (fo=7, routed)           0.825    62.707    u_tdc/u_DecStop/bin_reg[5]_i_905_n_0
    SLICE_X30Y68         LUT6 (Prop_lut6_I5_O)        0.105    62.812 r  u_tdc/u_DecStop/bin_reg[4]_i_652/O
                         net (fo=7, routed)           0.542    63.354    u_tdc/u_DecStop/bin_reg[4]_i_652_n_0
    SLICE_X26Y68         LUT6 (Prop_lut6_I5_O)        0.105    63.459 r  u_tdc/u_DecStop/bin_reg[4]_i_647/O
                         net (fo=6, routed)           0.336    63.794    u_tdc/u_DecStop/bin_reg[4]_i_647_n_0
    SLICE_X27Y69         LUT6 (Prop_lut6_I5_O)        0.105    63.899 r  u_tdc/u_DecStop/bin_reg[5]_i_703/O
                         net (fo=6, routed)           0.492    64.391    u_tdc/u_DecStop/bin_reg[5]_i_703_n_0
    SLICE_X27Y70         LUT6 (Prop_lut6_I5_O)        0.105    64.496 r  u_tdc/u_DecStop/bin_reg[4]_i_400/O
                         net (fo=6, routed)           0.692    65.188    u_tdc/u_DecStop/bin_reg[4]_i_400_n_0
    SLICE_X26Y72         LUT6 (Prop_lut6_I5_O)        0.105    65.293 r  u_tdc/u_DecStop/bin_reg[4]_i_184/O
                         net (fo=5, routed)           0.677    65.970    u_tdc/u_DecStop/bin_reg[4]_i_184_n_0
    SLICE_X26Y73         LUT6 (Prop_lut6_I5_O)        0.105    66.075 r  u_tdc/u_DecStop/bin_reg[4]_i_393/O
                         net (fo=7, routed)           0.880    66.954    u_tdc/u_DecStop/bin_reg[4]_i_393_n_0
    SLICE_X28Y74         LUT6 (Prop_lut6_I5_O)        0.105    67.059 r  u_tdc/u_DecStop/bin_reg[4]_i_392/O
                         net (fo=5, routed)           0.737    67.797    u_tdc/u_DecStop/bin_reg[4]_i_392_n_0
    SLICE_X27Y75         LUT5 (Prop_lut5_I4_O)        0.119    67.916 r  u_tdc/u_DecStop/bin_reg[4]_i_388/O
                         net (fo=5, routed)           0.548    68.463    u_tdc/u_DecStop/bin_reg[4]_i_388_n_0
    SLICE_X27Y77         LUT6 (Prop_lut6_I5_O)        0.275    68.738 r  u_tdc/u_DecStop/bin_reg[4]_i_638/O
                         net (fo=6, routed)           0.407    69.146    u_tdc/u_DecStop/bin_reg[4]_i_638_n_0
    SLICE_X28Y77         LUT6 (Prop_lut6_I5_O)        0.105    69.251 r  u_tdc/u_DecStop/bin_reg[4]_i_376/O
                         net (fo=6, routed)           0.385    69.636    u_tdc/u_DecStop/bin_reg[4]_i_376_n_0
    SLICE_X33Y78         LUT6 (Prop_lut6_I5_O)        0.105    69.741 r  u_tdc/u_DecStop/bin_reg[4]_i_371/O
                         net (fo=6, routed)           0.636    70.377    u_tdc/u_DecStop/bin_reg[4]_i_371_n_0
    SLICE_X34Y78         LUT6 (Prop_lut6_I5_O)        0.105    70.482 r  u_tdc/u_DecStop/bin_reg[4]_i_360/O
                         net (fo=6, routed)           0.921    71.403    u_tdc/u_DecStop/bin_reg[4]_i_360_n_0
    SLICE_X37Y80         LUT6 (Prop_lut6_I5_O)        0.105    71.508 r  u_tdc/u_DecStop/bin_reg[4]_i_165/O
                         net (fo=6, routed)           0.676    72.184    u_tdc/u_DecStop/bin_reg[4]_i_165_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I5_O)        0.105    72.289 r  u_tdc/u_DecStop/bin_reg[6]_i_344/O
                         net (fo=6, routed)           0.907    73.196    u_tdc/u_DecStop/bin_reg[6]_i_344_n_0
    SLICE_X42Y80         LUT6 (Prop_lut6_I5_O)        0.105    73.301 r  u_tdc/u_DecStop/bin_reg[4]_i_367/O
                         net (fo=6, routed)           0.787    74.088    u_tdc/u_DecStop/bin_reg[4]_i_367_n_0
    SLICE_X44Y82         LUT6 (Prop_lut6_I5_O)        0.105    74.193 r  u_tdc/u_DecStop/bin_reg[5]_i_371/O
                         net (fo=5, routed)           1.000    75.193    u_tdc/u_DecStop/bin_reg[5]_i_371_n_0
    SLICE_X41Y83         LUT6 (Prop_lut6_I5_O)        0.105    75.298 r  u_tdc/u_DecStop/bin_reg[5]_i_363/O
                         net (fo=5, routed)           0.798    76.097    u_tdc/u_DecStop/bin_reg[5]_i_363_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I5_O)        0.105    76.202 r  u_tdc/u_DecStop/bin_reg[5]_i_359/O
                         net (fo=7, routed)           0.850    77.052    u_tdc/u_DecStop/bin_reg[5]_i_359_n_0
    SLICE_X33Y82         LUT6 (Prop_lut6_I5_O)        0.105    77.157 r  u_tdc/u_DecStop/bin_reg[5]_i_377/O
                         net (fo=5, routed)           0.710    77.867    u_tdc/u_DecStop/bin_reg[5]_i_377_n_0
    SLICE_X30Y82         LUT6 (Prop_lut6_I5_O)        0.105    77.972 r  u_tdc/u_DecStop/bin_reg[4]_i_155/O
                         net (fo=5, routed)           0.607    78.579    u_tdc/u_DecStop/bin_reg[4]_i_155_n_0
    SLICE_X27Y82         LUT6 (Prop_lut6_I5_O)        0.105    78.684 r  u_tdc/u_DecStop/bin_reg[5]_i_285/O
                         net (fo=6, routed)           0.574    79.258    u_tdc/u_DecStop/bin_reg[5]_i_285_n_0
    SLICE_X26Y82         LUT6 (Prop_lut6_I5_O)        0.105    79.363 r  u_tdc/u_DecStop/bin_reg[5]_i_561/O
                         net (fo=6, routed)           0.539    79.902    u_tdc/u_DecStop/bin_reg[5]_i_561_n_0
    SLICE_X23Y82         LUT6 (Prop_lut6_I5_O)        0.105    80.007 r  u_tdc/u_DecStop/bin_reg[5]_i_298/O
                         net (fo=5, routed)           0.797    80.804    u_tdc/u_DecStop/bin_reg[5]_i_298_n_0
    SLICE_X21Y83         LUT6 (Prop_lut6_I5_O)        0.105    80.909 r  u_tdc/u_DecStop/bin_reg[5]_i_304/O
                         net (fo=6, routed)           1.350    82.258    u_tdc/u_DecStop/bin_reg[5]_i_304_n_0
    SLICE_X19Y83         LUT6 (Prop_lut6_I5_O)        0.105    82.363 r  u_tdc/u_DecStop/bin_reg[4]_i_343/O
                         net (fo=5, routed)           0.458    82.821    u_tdc/u_DecStop/bin_reg[4]_i_343_n_0
    SLICE_X17Y85         LUT6 (Prop_lut6_I5_O)        0.105    82.926 r  u_tdc/u_DecStop/bin_reg[4]_i_334/O
                         net (fo=5, routed)           0.694    83.620    u_tdc/u_DecStop/bin_reg[4]_i_334_n_0
    SLICE_X16Y86         LUT6 (Prop_lut6_I5_O)        0.105    83.725 r  u_tdc/u_DecStop/bin_reg[5]_i_577/O
                         net (fo=6, routed)           0.641    84.367    u_tdc/u_DecStop/bin_reg[5]_i_577_n_0
    SLICE_X12Y87         LUT6 (Prop_lut6_I5_O)        0.105    84.472 r  u_tdc/u_DecStop/bin_reg[4]_i_339/O
                         net (fo=6, routed)           0.489    84.960    u_tdc/u_DecStop/bin_reg[4]_i_339_n_0
    SLICE_X14Y86         LUT6 (Prop_lut6_I5_O)        0.105    85.065 r  u_tdc/u_DecStop/bin_reg[5]_i_313/O
                         net (fo=7, routed)           0.832    85.898    u_tdc/u_DecStop/bin_reg[5]_i_313_n_0
    SLICE_X13Y82         LUT6 (Prop_lut6_I5_O)        0.105    86.003 r  u_tdc/u_DecStop/bin_reg[5]_i_339/O
                         net (fo=6, routed)           0.488    86.490    u_tdc/u_DecStop/bin_reg[5]_i_339_n_0
    SLICE_X14Y82         LUT6 (Prop_lut6_I5_O)        0.105    86.595 r  u_tdc/u_DecStop/bin_reg[4]_i_151/O
                         net (fo=6, routed)           0.487    87.082    u_tdc/u_DecStop/bin_reg[4]_i_151_n_0
    SLICE_X15Y80         LUT6 (Prop_lut6_I5_O)        0.105    87.187 r  u_tdc/u_DecStop/bin_reg[6]_i_265/O
                         net (fo=6, routed)           1.008    88.195    u_tdc/u_DecStop/bin_reg[6]_i_265_n_0
    SLICE_X15Y79         LUT6 (Prop_lut6_I5_O)        0.105    88.300 r  u_tdc/u_DecStop/bin_reg[5]_i_159/O
                         net (fo=6, routed)           1.002    89.302    u_tdc/u_DecStop/bin_reg[5]_i_159_n_0
    SLICE_X17Y78         LUT6 (Prop_lut6_I5_O)        0.105    89.407 r  u_tdc/u_DecStop/bin_reg[4]_i_350/O
                         net (fo=5, routed)           0.709    90.116    u_tdc/u_DecStop/bin_reg[4]_i_350_n_0
    SLICE_X19Y77         LUT6 (Prop_lut6_I5_O)        0.105    90.221 r  u_tdc/u_DecStop/bin_reg[6]_i_186/O
                         net (fo=5, routed)           0.562    90.783    u_tdc/u_DecStop/bin_reg[6]_i_186_n_0
    SLICE_X18Y77         LUT6 (Prop_lut6_I5_O)        0.105    90.888 r  u_tdc/u_DecStop/bin_reg[6]_i_177/O
                         net (fo=6, routed)           0.849    91.737    u_tdc/u_DecStop/bin_reg[6]_i_177_n_0
    SLICE_X19Y73         LUT6 (Prop_lut6_I5_O)        0.105    91.842 r  u_tdc/u_DecStop/bin_reg[4]_i_326/O
                         net (fo=6, routed)           0.262    92.105    u_tdc/u_DecStop/bin_reg[4]_i_326_n_0
    SLICE_X16Y72         LUT6 (Prop_lut6_I5_O)        0.105    92.210 r  u_tdc/u_DecStop/bin_reg[6]_i_163/O
                         net (fo=6, routed)           0.495    92.705    u_tdc/u_DecStop/bin_reg[6]_i_163_n_0
    SLICE_X15Y72         LUT6 (Prop_lut6_I5_O)        0.105    92.810 r  u_tdc/u_DecStop/bin_reg[6]_i_208/O
                         net (fo=5, routed)           0.612    93.422    u_tdc/u_DecStop/bin_reg[6]_i_208_n_0
    SLICE_X10Y72         LUT6 (Prop_lut6_I5_O)        0.105    93.527 r  u_tdc/u_DecStop/bin_reg[6]_i_198/O
                         net (fo=6, routed)           0.361    93.888    u_tdc/u_DecStop/bin_reg[6]_i_198_n_0
    SLICE_X10Y71         LUT6 (Prop_lut6_I5_O)        0.105    93.993 r  u_tdc/u_DecStop/bin_reg[6]_i_201/O
                         net (fo=6, routed)           0.836    94.828    u_tdc/u_DecStop/bin_reg[6]_i_201_n_0
    SLICE_X12Y70         LUT6 (Prop_lut6_I5_O)        0.105    94.933 r  u_tdc/u_DecStop/bin_reg[7]_i_242/O
                         net (fo=6, routed)           0.725    95.658    u_tdc/u_DecStop/bin_reg[7]_i_242_n_0
    SLICE_X14Y68         LUT6 (Prop_lut6_I5_O)        0.105    95.763 r  u_tdc/u_DecStop/bin_reg[4]_i_117/O
                         net (fo=5, routed)           0.670    96.433    u_tdc/u_DecStop/bin_reg[4]_i_117_n_0
    SLICE_X17Y67         LUT6 (Prop_lut6_I5_O)        0.105    96.538 r  u_tdc/u_DecStop/bin_reg[4]_i_35/O
                         net (fo=5, routed)           0.815    97.353    u_tdc/u_DecStop/bin_reg[4]_i_35_n_0
    SLICE_X21Y67         LUT6 (Prop_lut6_I5_O)        0.105    97.458 r  u_tdc/u_DecStop/bin_reg[6]_i_75/O
                         net (fo=4, routed)           0.577    98.035    u_tdc/u_DecStop/bin_reg[6]_i_75_n_0
    SLICE_X22Y69         LUT4 (Prop_lut4_I1_O)        0.105    98.141 r  u_tdc/u_DecStop/bin_reg[4]_i_39/O
                         net (fo=1, routed)           0.552    98.693    u_tdc/u_DecStop/bin_reg[4]_i_39_n_0
    SLICE_X22Y69         LUT6 (Prop_lut6_I5_O)        0.105    98.798 r  u_tdc/u_DecStop/bin_reg[4]_i_10/O
                         net (fo=1, routed)           0.786    99.583    u_tdc/u_DecStop/bin_reg[4]_i_10_n_0
    SLICE_X21Y67         LUT6 (Prop_lut6_I4_O)        0.105    99.688 r  u_tdc/u_DecStop/bin_reg[4]_i_2/O
                         net (fo=1, routed)           0.439   100.127    u_tdc/u_DecStop/bin_reg[4]_i_2_n_0
    SLICE_X24Y67         LUT6 (Prop_lut6_I0_O)        0.105   100.232 r  u_tdc/u_DecStop/bin_reg[4]_i_1/O
                         net (fo=1, routed)           0.000   100.232    u_tdc/u_DecStop/bin_reg[4]_i_1_n_0
    SLICE_X24Y67         LDCE                                         r  u_tdc/u_DecStop/bin_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tdc/u_FineDelay/genblk3[2].Startff/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_DecStart/bin_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        101.617ns  (logic 13.646ns (13.429%)  route 87.972ns (86.571%))
  Logic Levels:           123  (LUT3=11 LUT4=3 LUT5=19 LUT6=90)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.633    -2.387    u_tdc/u_FineDelay/clk
    SLICE_X24Y61         FDCE                                         r  u_tdc/u_FineDelay/genblk3[2].Startff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y61         FDCE (Prop_fdce_C_Q)         0.379    -2.008 r  u_tdc/u_FineDelay/genblk3[2].Startff/Q
                         net (fo=44, routed)          1.745    -0.263    u_tdc/u_DecStart/wDecoStartIn[2]
    SLICE_X28Y62         LUT5 (Prop_lut5_I4_O)        0.119    -0.144 r  u_tdc/u_DecStart/bin_reg[3]_i_568/O
                         net (fo=15, routed)          1.192     1.048    u_tdc/u_DecStart/bin_reg[3]_i_568_n_0
    SLICE_X24Y59         LUT3 (Prop_lut3_I0_O)        0.267     1.315 r  u_tdc/u_DecStart/bin_reg[3]_i_575/O
                         net (fo=5, routed)           0.475     1.790    u_tdc/u_DecStart/bin_reg[3]_i_575_n_0
    SLICE_X24Y61         LUT6 (Prop_lut6_I1_O)        0.105     1.895 r  u_tdc/u_DecStart/bin_reg[1]_i_199/O
                         net (fo=14, routed)          1.132     3.028    u_tdc/u_DecStart/bin_reg[1]_i_199_n_0
    SLICE_X26Y58         LUT3 (Prop_lut3_I2_O)        0.105     3.133 r  u_tdc/u_DecStart/bin_reg[1]_i_176/O
                         net (fo=6, routed)           1.005     4.137    u_tdc/u_DecStart/bin_reg[1]_i_176_n_0
    SLICE_X25Y55         LUT4 (Prop_lut4_I3_O)        0.105     4.242 r  u_tdc/u_DecStart/bin_reg[1]_i_200/O
                         net (fo=9, routed)           0.822     5.064    u_tdc/u_DecStart/bin_reg[1]_i_200_n_0
    SLICE_X26Y55         LUT5 (Prop_lut5_I4_O)        0.105     5.169 r  u_tdc/u_DecStart/bin_reg[1]_i_177/O
                         net (fo=8, routed)           0.370     5.539    u_tdc/u_DecStart/bin_reg[1]_i_177_n_0
    SLICE_X28Y55         LUT6 (Prop_lut6_I5_O)        0.105     5.644 r  u_tdc/u_DecStart/bin_reg[4]_i_808/O
                         net (fo=8, routed)           0.621     6.265    u_tdc/u_DecStart/bin_reg[4]_i_808_n_0
    SLICE_X30Y55         LUT5 (Prop_lut5_I0_O)        0.105     6.370 r  u_tdc/u_DecStart/bin_reg[3]_i_423/O
                         net (fo=12, routed)          0.699     7.069    u_tdc/u_DecStart/bin_reg[3]_i_423_n_0
    SLICE_X33Y54         LUT4 (Prop_lut4_I3_O)        0.105     7.174 r  u_tdc/u_DecStart/bin_reg[3]_i_416/O
                         net (fo=8, routed)           0.803     7.977    u_tdc/u_DecStart/bin_reg[3]_i_416_n_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I2_O)        0.105     8.082 r  u_tdc/u_DecStart/bin_reg[1]_i_132/O
                         net (fo=23, routed)          1.283     9.365    u_tdc/u_DecStart/bin_reg[1]_i_132_n_0
    SLICE_X30Y49         LUT4 (Prop_lut4_I3_O)        0.105     9.470 r  u_tdc/u_DecStart/bin_reg[3]_i_228/O
                         net (fo=5, routed)           0.674    10.144    u_tdc/u_DecStart/bin_reg[3]_i_228_n_0
    SLICE_X28Y49         LUT6 (Prop_lut6_I1_O)        0.105    10.249 r  u_tdc/u_DecStart/bin_reg[3]_i_222/O
                         net (fo=8, routed)           0.825    11.074    u_tdc/u_DecStart/bin_reg[3]_i_222_n_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I5_O)        0.105    11.179 r  u_tdc/u_DecStart/bin_reg[4]_i_843/O
                         net (fo=7, routed)           0.602    11.781    u_tdc/u_DecStart/bin_reg[4]_i_843_n_0
    SLICE_X29Y44         LUT5 (Prop_lut5_I4_O)        0.105    11.886 r  u_tdc/u_DecStart/bin_reg[4]_i_834/O
                         net (fo=12, routed)          0.826    12.713    u_tdc/u_DecStart/bin_reg[4]_i_834_n_0
    SLICE_X24Y42         LUT6 (Prop_lut6_I5_O)        0.105    12.818 r  u_tdc/u_DecStart/bin_reg[4]_i_604/O
                         net (fo=4, routed)           0.829    13.647    u_tdc/u_DecStart/bin_reg[4]_i_604_n_0
    SLICE_X27Y41         LUT3 (Prop_lut3_I2_O)        0.105    13.752 r  u_tdc/u_DecStart/bin_reg[4]_i_851/O
                         net (fo=11, routed)          0.408    14.159    u_tdc/u_DecStart/bin_reg[4]_i_851_n_0
    SLICE_X31Y40         LUT6 (Prop_lut6_I5_O)        0.105    14.264 r  u_tdc/u_DecStart/bin_reg[2]_i_267/O
                         net (fo=6, routed)           0.846    15.110    u_tdc/u_DecStart/bin_reg[2]_i_267_n_0
    SLICE_X32Y38         LUT5 (Prop_lut5_I4_O)        0.119    15.229 r  u_tdc/u_DecStart/bin_reg[2]_i_255/O
                         net (fo=5, routed)           0.362    15.591    u_tdc/u_DecStart/bin_reg[2]_i_255_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I5_O)        0.267    15.858 r  u_tdc/u_DecStart/bin_reg[4]_i_864/O
                         net (fo=7, routed)           0.475    16.333    u_tdc/u_DecStart/bin_reg[4]_i_864_n_0
    SLICE_X33Y38         LUT3 (Prop_lut3_I2_O)        0.105    16.438 r  u_tdc/u_DecStart/bin_reg[2]_i_261/O
                         net (fo=12, routed)          0.865    17.303    u_tdc/u_DecStart/bin_reg[2]_i_261_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I5_O)        0.105    17.408 r  u_tdc/u_DecStart/bin_reg[2]_i_260/O
                         net (fo=6, routed)           0.830    18.238    u_tdc/u_DecStart/bin_reg[2]_i_260_n_0
    SLICE_X37Y41         LUT5 (Prop_lut5_I4_O)        0.105    18.343 r  u_tdc/u_DecStart/bin_reg[3]_i_462/O
                         net (fo=11, routed)          0.820    19.163    u_tdc/u_DecStart/bin_reg[3]_i_462_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I5_O)        0.105    19.268 r  u_tdc/u_DecStart/bin_reg[4]_i_588/O
                         net (fo=6, routed)           0.694    19.962    u_tdc/u_DecStart/bin_reg[4]_i_588_n_0
    SLICE_X36Y44         LUT3 (Prop_lut3_I2_O)        0.105    20.067 r  u_tdc/u_DecStart/bin_reg[2]_i_166/O
                         net (fo=10, routed)          0.629    20.696    u_tdc/u_DecStart/bin_reg[2]_i_166_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.105    20.801 r  u_tdc/u_DecStart/bin_reg[2]_i_71/O
                         net (fo=9, routed)           0.579    21.380    u_tdc/u_DecStart/bin_reg[2]_i_71_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I5_O)        0.105    21.485 r  u_tdc/u_DecStart/bin_reg[2]_i_76/O
                         net (fo=7, routed)           0.441    21.926    u_tdc/u_DecStart/bin_reg[2]_i_76_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I5_O)        0.105    22.031 r  u_tdc/u_DecStart/bin_reg[4]_i_508/O
                         net (fo=5, routed)           0.709    22.740    u_tdc/u_DecStart/bin_reg[4]_i_508_n_0
    SLICE_X45Y45         LUT3 (Prop_lut3_I2_O)        0.105    22.845 r  u_tdc/u_DecStart/bin_reg[3]_i_394/O
                         net (fo=10, routed)          0.628    23.474    u_tdc/u_DecStart/bin_reg[3]_i_394_n_0
    SLICE_X46Y46         LUT6 (Prop_lut6_I5_O)        0.105    23.579 r  u_tdc/u_DecStart/bin_reg[3]_i_198/O
                         net (fo=9, routed)           0.829    24.408    u_tdc/u_DecStart/bin_reg[3]_i_198_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I5_O)        0.105    24.513 r  u_tdc/u_DecStart/bin_reg[3]_i_190/O
                         net (fo=4, routed)           0.380    24.893    u_tdc/u_DecStart/bin_reg[3]_i_190_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I5_O)        0.105    24.998 r  u_tdc/u_DecStart/bin_reg[4]_i_534/O
                         net (fo=7, routed)           0.624    25.622    u_tdc/u_DecStart/bin_reg[4]_i_534_n_0
    SLICE_X47Y51         LUT6 (Prop_lut6_I5_O)        0.105    25.727 r  u_tdc/u_DecStart/bin_reg[4]_i_528/O
                         net (fo=10, routed)          0.387    26.114    u_tdc/u_DecStart/bin_reg[4]_i_528_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I5_O)        0.105    26.219 r  u_tdc/u_DecStart/bin_reg[4]_i_522/O
                         net (fo=6, routed)           0.269    26.489    u_tdc/u_DecStart/bin_reg[4]_i_522_n_0
    SLICE_X53Y51         LUT3 (Prop_lut3_I2_O)        0.105    26.594 r  u_tdc/u_DecStart/bin_reg[3]_i_399/O
                         net (fo=10, routed)          0.863    27.456    u_tdc/u_DecStart/bin_reg[3]_i_399_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I5_O)        0.105    27.561 r  u_tdc/u_DecStart/bin_reg[2]_i_145/O
                         net (fo=5, routed)           0.731    28.292    u_tdc/u_DecStart/bin_reg[2]_i_145_n_0
    SLICE_X56Y53         LUT6 (Prop_lut6_I5_O)        0.105    28.397 r  u_tdc/u_DecStart/bin_reg[2]_i_55/O
                         net (fo=10, routed)          0.505    28.903    u_tdc/u_DecStart/bin_reg[2]_i_55_n_0
    SLICE_X57Y53         LUT6 (Prop_lut6_I5_O)        0.105    29.008 r  u_tdc/u_DecStart/bin_reg[2]_i_149/O
                         net (fo=6, routed)           0.686    29.693    u_tdc/u_DecStart/bin_reg[2]_i_149_n_0
    SLICE_X56Y54         LUT5 (Prop_lut5_I4_O)        0.105    29.798 r  u_tdc/u_DecStart/bin_reg[4]_i_245/O
                         net (fo=12, routed)          0.628    30.427    u_tdc/u_DecStart/bin_reg[4]_i_245_n_0
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105    30.532 r  u_tdc/u_DecStart/bin_reg[4]_i_83/O
                         net (fo=6, routed)           0.832    31.364    u_tdc/u_DecStart/bin_reg[4]_i_83_n_0
    SLICE_X50Y56         LUT3 (Prop_lut3_I2_O)        0.105    31.469 r  u_tdc/u_DecStart/bin_reg[2]_i_150/O
                         net (fo=10, routed)          0.571    32.040    u_tdc/u_DecStart/bin_reg[2]_i_150_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I5_O)        0.105    32.145 r  u_tdc/u_DecStart/bin_reg[4]_i_916/O
                         net (fo=6, routed)           0.546    32.691    u_tdc/u_DecStart/bin_reg[4]_i_916_n_0
    SLICE_X50Y58         LUT5 (Prop_lut5_I4_O)        0.105    32.796 r  u_tdc/u_DecStart/bin_reg[3]_i_553/O
                         net (fo=14, routed)          0.969    33.765    u_tdc/u_DecStart/bin_reg[3]_i_553_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I4_O)        0.105    33.870 r  u_tdc/u_DecStart/bin_reg[4]_i_750/O
                         net (fo=4, routed)           0.529    34.399    u_tdc/u_DecStart/bin_reg[4]_i_750_n_0
    SLICE_X54Y60         LUT5 (Prop_lut5_I4_O)        0.105    34.504 r  u_tdc/u_DecStart/bin_reg[3]_i_353/O
                         net (fo=11, routed)          0.847    35.351    u_tdc/u_DecStart/bin_reg[3]_i_353_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I5_O)        0.105    35.456 r  u_tdc/u_DecStart/bin_reg[4]_i_734/O
                         net (fo=4, routed)           0.822    36.278    u_tdc/u_DecStart/bin_reg[4]_i_734_n_0
    SLICE_X61Y59         LUT5 (Prop_lut5_I4_O)        0.105    36.383 r  u_tdc/u_DecStart/bin_reg[3]_i_547/O
                         net (fo=10, routed)          1.320    37.703    u_tdc/u_DecStart/bin_reg[3]_i_547_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I5_O)        0.105    37.808 r  u_tdc/u_DecStart/bin_reg[4]_i_743/O
                         net (fo=6, routed)           0.939    38.748    u_tdc/u_DecStart/bin_reg[4]_i_743_n_0
    SLICE_X62Y61         LUT5 (Prop_lut5_I4_O)        0.105    38.853 r  u_tdc/u_DecStart/bin_reg[3]_i_342/O
                         net (fo=11, routed)          0.897    39.750    u_tdc/u_DecStart/bin_reg[3]_i_342_n_0
    SLICE_X60Y62         LUT6 (Prop_lut6_I5_O)        0.105    39.855 r  u_tdc/u_DecStart/bin_reg[3]_i_374/O
                         net (fo=5, routed)           0.695    40.550    u_tdc/u_DecStart/bin_reg[3]_i_374_n_0
    SLICE_X59Y63         LUT3 (Prop_lut3_I2_O)        0.105    40.655 r  u_tdc/u_DecStart/bin_reg[4]_i_467/O
                         net (fo=12, routed)          0.394    41.048    u_tdc/u_DecStart/bin_reg[4]_i_467_n_0
    SLICE_X57Y64         LUT6 (Prop_lut6_I4_O)        0.105    41.153 r  u_tdc/u_DecStart/bin_reg[4]_i_219/O
                         net (fo=6, routed)           0.379    41.532    u_tdc/u_DecStart/bin_reg[4]_i_219_n_0
    SLICE_X58Y65         LUT3 (Prop_lut3_I2_O)        0.105    41.637 r  u_tdc/u_DecStart/bin_reg[3]_i_339/O
                         net (fo=10, routed)          0.953    42.589    u_tdc/u_DecStart/bin_reg[3]_i_339_n_0
    SLICE_X57Y66         LUT5 (Prop_lut5_I4_O)        0.105    42.694 r  u_tdc/u_DecStart/bin_reg[3]_i_337/O
                         net (fo=3, routed)           0.462    43.157    u_tdc/u_DecStart/bin_reg[3]_i_337_n_0
    SLICE_X57Y67         LUT6 (Prop_lut6_I1_O)        0.105    43.262 r  u_tdc/u_DecStart/bin_reg[3]_i_530/O
                         net (fo=6, routed)           0.959    44.220    u_tdc/u_DecStart/bin_reg[3]_i_530_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I5_O)        0.105    44.325 r  u_tdc/u_DecStart/bin_reg[3]_i_535/O
                         net (fo=7, routed)           0.763    45.088    u_tdc/u_DecStart/bin_reg[3]_i_535_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I5_O)        0.105    45.193 r  u_tdc/u_DecStart/bin_reg[4]_i_692/O
                         net (fo=7, routed)           0.560    45.753    u_tdc/u_DecStart/bin_reg[4]_i_692_n_0
    SLICE_X65Y71         LUT6 (Prop_lut6_I5_O)        0.105    45.858 r  u_tdc/u_DecStart/bin_reg[4]_i_435/O
                         net (fo=8, routed)           0.497    46.354    u_tdc/u_DecStart/bin_reg[4]_i_435_n_0
    SLICE_X67Y71         LUT5 (Prop_lut5_I4_O)        0.105    46.459 r  u_tdc/u_DecStart/bin_reg[3]_i_524/O
                         net (fo=7, routed)           0.542    47.002    u_tdc/u_DecStart/bin_reg[3]_i_524_n_0
    SLICE_X67Y72         LUT6 (Prop_lut6_I5_O)        0.105    47.107 r  u_tdc/u_DecStart/bin_reg[5]_i_853/O
                         net (fo=7, routed)           0.905    48.012    u_tdc/u_DecStart/bin_reg[5]_i_853_n_0
    SLICE_X65Y74         LUT6 (Prop_lut6_I5_O)        0.105    48.117 r  u_tdc/u_DecStart/bin_reg[3]_i_513/O
                         net (fo=6, routed)           1.027    49.144    u_tdc/u_DecStart/bin_reg[3]_i_513_n_0
    SLICE_X63Y76         LUT6 (Prop_lut6_I5_O)        0.105    49.249 r  u_tdc/u_DecStart/bin_reg[3]_i_515/O
                         net (fo=7, routed)           0.356    49.604    u_tdc/u_DecStart/bin_reg[3]_i_515_n_0
    SLICE_X63Y76         LUT6 (Prop_lut6_I5_O)        0.105    49.709 r  u_tdc/u_DecStart/bin_reg[4]_i_719/O
                         net (fo=7, routed)           1.413    51.122    u_tdc/u_DecStart/bin_reg[4]_i_719_n_0
    SLICE_X58Y74         LUT6 (Prop_lut6_I5_O)        0.105    51.227 r  u_tdc/u_DecStart/bin_reg[4]_i_451/O
                         net (fo=7, routed)           0.836    52.063    u_tdc/u_DecStart/bin_reg[4]_i_451_n_0
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.105    52.168 r  u_tdc/u_DecStart/bin_reg[3]_i_334/O
                         net (fo=7, routed)           0.832    53.000    u_tdc/u_DecStart/bin_reg[3]_i_334_n_0
    SLICE_X53Y75         LUT6 (Prop_lut6_I5_O)        0.105    53.105 r  u_tdc/u_DecStart/bin_reg[3]_i_315/O
                         net (fo=7, routed)           0.256    53.362    u_tdc/u_DecStart/bin_reg[3]_i_315_n_0
    SLICE_X53Y76         LUT6 (Prop_lut6_I5_O)        0.105    53.467 r  u_tdc/u_DecStart/bin_reg[3]_i_141/O
                         net (fo=5, routed)           0.798    54.264    u_tdc/u_DecStart/bin_reg[3]_i_141_n_0
    SLICE_X56Y77         LUT6 (Prop_lut6_I5_O)        0.105    54.369 r  u_tdc/u_DecStart/bin_reg[3]_i_145/O
                         net (fo=7, routed)           0.938    55.308    u_tdc/u_DecStart/bin_reg[3]_i_145_n_0
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.105    55.413 r  u_tdc/u_DecStart/bin_reg[3]_i_511/O
                         net (fo=6, routed)           0.688    56.101    u_tdc/u_DecStart/bin_reg[3]_i_511_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I5_O)        0.105    56.206 r  u_tdc/u_DecStart/bin_reg[5]_i_667/O
                         net (fo=8, routed)           0.264    56.470    u_tdc/u_DecStart/bin_reg[5]_i_667_n_0
    SLICE_X62Y82         LUT6 (Prop_lut6_I5_O)        0.105    56.575 r  u_tdc/u_DecStart/bin_reg[3]_i_503/O
                         net (fo=7, routed)           0.848    57.422    u_tdc/u_DecStart/bin_reg[3]_i_503_n_0
    SLICE_X58Y82         LUT6 (Prop_lut6_I5_O)        0.105    57.527 r  u_tdc/u_DecStart/bin_reg[5]_i_656/O
                         net (fo=7, routed)           0.470    57.997    u_tdc/u_DecStart/bin_reg[5]_i_656_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I5_O)        0.105    58.102 r  u_tdc/u_DecStart/bin_reg[3]_i_498/O
                         net (fo=6, routed)           0.611    58.713    u_tdc/u_DecStart/bin_reg[3]_i_498_n_0
    SLICE_X54Y79         LUT6 (Prop_lut6_I5_O)        0.105    58.818 r  u_tdc/u_DecStart/bin_reg[5]_i_693/O
                         net (fo=7, routed)           0.741    59.559    u_tdc/u_DecStart/bin_reg[5]_i_693_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.105    59.664 r  u_tdc/u_DecStart/bin_reg[5]_i_901/O
                         net (fo=7, routed)           0.657    60.321    u_tdc/u_DecStart/bin_reg[5]_i_901_n_0
    SLICE_X51Y79         LUT6 (Prop_lut6_I5_O)        0.105    60.426 r  u_tdc/u_DecStart/bin_reg[5]_i_682/O
                         net (fo=7, routed)           0.442    60.868    u_tdc/u_DecStart/bin_reg[5]_i_682_n_0
    SLICE_X48Y79         LUT6 (Prop_lut6_I5_O)        0.105    60.973 r  u_tdc/u_DecStart/bin_reg[5]_i_709/O
                         net (fo=7, routed)           0.888    61.861    u_tdc/u_DecStart/bin_reg[5]_i_709_n_0
    SLICE_X47Y83         LUT6 (Prop_lut6_I5_O)        0.105    61.966 r  u_tdc/u_DecStart/bin_reg[5]_i_475/O
                         net (fo=7, routed)           0.675    62.641    u_tdc/u_DecStart/bin_reg[5]_i_475_n_0
    SLICE_X47Y84         LUT6 (Prop_lut6_I5_O)        0.105    62.746 r  u_tdc/u_DecStart/bin_reg[3]_i_130/O
                         net (fo=6, routed)           0.823    63.569    u_tdc/u_DecStart/bin_reg[3]_i_130_n_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I5_O)        0.105    63.674 r  u_tdc/u_DecStart/bin_reg[3]_i_133/O
                         net (fo=7, routed)           0.907    64.581    u_tdc/u_DecStart/bin_reg[3]_i_133_n_0
    SLICE_X48Y85         LUT6 (Prop_lut6_I5_O)        0.105    64.686 r  u_tdc/u_DecStart/bin_reg[3]_i_293/O
                         net (fo=7, routed)           0.863    65.549    u_tdc/u_DecStart/bin_reg[3]_i_293_n_0
    SLICE_X48Y86         LUT6 (Prop_lut6_I5_O)        0.105    65.654 r  u_tdc/u_DecStart/bin_reg[4]_i_386/O
                         net (fo=8, routed)           0.675    66.329    u_tdc/u_DecStart/bin_reg[4]_i_386_n_0
    SLICE_X53Y86         LUT5 (Prop_lut5_I4_O)        0.105    66.434 r  u_tdc/u_DecStart/bin_reg[3]_i_602/O
                         net (fo=7, routed)           0.394    66.828    u_tdc/u_DecStart/bin_reg[3]_i_602_n_0
    SLICE_X58Y86         LUT6 (Prop_lut6_I5_O)        0.105    66.933 r  u_tdc/u_DecStart/bin_reg[5]_i_595/O
                         net (fo=7, routed)           0.241    67.174    u_tdc/u_DecStart/bin_reg[5]_i_595_n_0
    SLICE_X59Y87         LUT6 (Prop_lut6_I5_O)        0.105    67.279 r  u_tdc/u_DecStart/bin_reg[3]_i_477/O
                         net (fo=6, routed)           0.481    67.760    u_tdc/u_DecStart/bin_reg[3]_i_477_n_0
    SLICE_X61Y88         LUT6 (Prop_lut6_I5_O)        0.105    67.865 r  u_tdc/u_DecStart/bin_reg[3]_i_480/O
                         net (fo=6, routed)           0.675    68.540    u_tdc/u_DecStart/bin_reg[3]_i_480_n_0
    SLICE_X60Y90         LUT6 (Prop_lut6_I5_O)        0.105    68.645 r  u_tdc/u_DecStart/bin_reg[4]_i_353/O
                         net (fo=6, routed)           0.645    69.290    u_tdc/u_DecStart/bin_reg[4]_i_353_n_0
    SLICE_X56Y92         LUT6 (Prop_lut6_I5_O)        0.105    69.395 r  u_tdc/u_DecStart/bin_reg[6]_i_342/O
                         net (fo=7, routed)           0.591    69.987    u_tdc/u_DecStart/bin_reg[6]_i_342_n_0
    SLICE_X54Y93         LUT6 (Prop_lut6_I5_O)        0.105    70.092 r  u_tdc/u_DecStart/bin_reg[3]_i_486/O
                         net (fo=7, routed)           0.386    70.477    u_tdc/u_DecStart/bin_reg[3]_i_486_n_0
    SLICE_X51Y93         LUT6 (Prop_lut6_I5_O)        0.105    70.582 r  u_tdc/u_DecStart/bin_reg[5]_i_394/O
                         net (fo=7, routed)           0.498    71.080    u_tdc/u_DecStart/bin_reg[5]_i_394_n_0
    SLICE_X50Y92         LUT6 (Prop_lut6_I5_O)        0.105    71.185 r  u_tdc/u_DecStart/bin_reg[3]_i_262/O
                         net (fo=6, routed)           0.496    71.682    u_tdc/u_DecStart/bin_reg[3]_i_262_n_0
    SLICE_X48Y89         LUT6 (Prop_lut6_I5_O)        0.105    71.787 r  u_tdc/u_DecStart/bin_reg[5]_i_191/O
                         net (fo=7, routed)           0.795    72.582    u_tdc/u_DecStart/bin_reg[5]_i_191_n_0
    SLICE_X46Y86         LUT6 (Prop_lut6_I5_O)        0.105    72.687 r  u_tdc/u_DecStart/bin_reg[5]_i_355/O
                         net (fo=7, routed)           1.199    73.886    u_tdc/u_DecStart/bin_reg[5]_i_355_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I5_O)        0.105    73.991 r  u_tdc/u_DecStart/bin_reg[5]_i_204/O
                         net (fo=8, routed)           0.284    74.276    u_tdc/u_DecStart/bin_reg[5]_i_204_n_0
    SLICE_X42Y88         LUT6 (Prop_lut6_I5_O)        0.105    74.381 r  u_tdc/u_DecStart/bin_reg[3]_i_265/O
                         net (fo=7, routed)           0.740    75.121    u_tdc/u_DecStart/bin_reg[3]_i_265_n_0
    SLICE_X44Y92         LUT6 (Prop_lut6_I5_O)        0.105    75.226 r  u_tdc/u_DecStart/bin_reg[5]_i_138/O
                         net (fo=7, routed)           0.690    75.917    u_tdc/u_DecStart/bin_reg[5]_i_138_n_0
    SLICE_X44Y93         LUT6 (Prop_lut6_I5_O)        0.105    76.022 r  u_tdc/u_DecStart/bin_reg[5]_i_299/O
                         net (fo=6, routed)           0.959    76.980    u_tdc/u_DecStart/bin_reg[5]_i_299_n_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I5_O)        0.105    77.085 r  u_tdc/u_DecStart/bin_reg[5]_i_294/O
                         net (fo=5, routed)           0.260    77.345    u_tdc/u_DecStart/bin_reg[5]_i_294_n_0
    SLICE_X43Y96         LUT6 (Prop_lut6_I5_O)        0.105    77.450 r  u_tdc/u_DecStart/bin_reg[5]_i_309/O
                         net (fo=6, routed)           1.122    78.573    u_tdc/u_DecStart/bin_reg[5]_i_309_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I5_O)        0.105    78.678 r  u_tdc/u_DecStart/bin_reg[5]_i_586/O
                         net (fo=6, routed)           0.700    79.378    u_tdc/u_DecStart/bin_reg[5]_i_586_n_0
    SLICE_X40Y100        LUT6 (Prop_lut6_I5_O)        0.105    79.483 r  u_tdc/u_DecStart/bin_reg[5]_i_574/O
                         net (fo=6, routed)           0.697    80.180    u_tdc/u_DecStart/bin_reg[5]_i_574_n_0
    SLICE_X38Y100        LUT6 (Prop_lut6_I5_O)        0.105    80.285 r  u_tdc/u_DecStart/bin_reg[7]_i_660/O
                         net (fo=5, routed)           1.067    81.352    u_tdc/u_DecStart/bin_reg[7]_i_660_n_0
    SLICE_X35Y98         LUT6 (Prop_lut6_I5_O)        0.105    81.457 r  u_tdc/u_DecStart/bin_reg[5]_i_569/O
                         net (fo=5, routed)           0.802    82.259    u_tdc/u_DecStart/bin_reg[5]_i_569_n_0
    SLICE_X33Y97         LUT6 (Prop_lut6_I5_O)        0.105    82.364 r  u_tdc/u_DecStart/bin_reg[5]_i_340/O
                         net (fo=6, routed)           0.933    83.297    u_tdc/u_DecStart/bin_reg[5]_i_340_n_0
    SLICE_X34Y94         LUT5 (Prop_lut5_I4_O)        0.105    83.402 r  u_tdc/u_DecStart/bin_reg[5]_i_336/O
                         net (fo=7, routed)           0.570    83.973    u_tdc/u_DecStart/bin_reg[5]_i_336_n_0
    SLICE_X34Y94         LUT6 (Prop_lut6_I5_O)        0.105    84.078 r  u_tdc/u_DecStart/bin_reg[6]_i_264/O
                         net (fo=6, routed)           0.787    84.864    u_tdc/u_DecStart/bin_reg[6]_i_264_n_0
    SLICE_X33Y92         LUT5 (Prop_lut5_I4_O)        0.105    84.969 r  u_tdc/u_DecStart/bin_reg[5]_i_166/O
                         net (fo=7, routed)           0.718    85.687    u_tdc/u_DecStart/bin_reg[5]_i_166_n_0
    SLICE_X31Y92         LUT6 (Prop_lut6_I5_O)        0.105    85.792 r  u_tdc/u_DecStart/bin_reg[6]_i_133/O
                         net (fo=6, routed)           0.709    86.502    u_tdc/u_DecStart/bin_reg[6]_i_133_n_0
    SLICE_X32Y93         LUT6 (Prop_lut6_I5_O)        0.105    86.607 r  u_tdc/u_DecStart/bin_reg[3]_i_283/O
                         net (fo=4, routed)           0.485    87.092    u_tdc/u_DecStart/bin_reg[3]_i_283_n_0
    SLICE_X30Y95         LUT6 (Prop_lut6_I5_O)        0.105    87.197 r  u_tdc/u_DecStart/bin_reg[3]_i_278/O
                         net (fo=4, routed)           0.674    87.871    u_tdc/u_DecStart/bin_reg[3]_i_278_n_0
    SLICE_X27Y95         LUT5 (Prop_lut5_I4_O)        0.105    87.976 r  u_tdc/u_DecStart/bin_reg[6]_i_170/O
                         net (fo=4, routed)           0.645    88.620    u_tdc/u_DecStart/bin_reg[6]_i_170_n_0
    SLICE_X24Y95         LUT6 (Prop_lut6_I5_O)        0.105    88.725 r  u_tdc/u_DecStart/bin_reg[7]_i_253/O
                         net (fo=5, routed)           0.683    89.409    u_tdc/u_DecStart/bin_reg[7]_i_253_n_0
    SLICE_X23Y94         LUT6 (Prop_lut6_I5_O)        0.105    89.514 r  u_tdc/u_DecStart/bin_reg[6]_i_206/O
                         net (fo=7, routed)           0.620    90.133    u_tdc/u_DecStart/bin_reg[6]_i_206_n_0
    SLICE_X22Y90         LUT6 (Prop_lut6_I5_O)        0.105    90.238 r  u_tdc/u_DecStart/bin_reg[6]_i_108/O
                         net (fo=6, routed)           0.694    90.933    u_tdc/u_DecStart/bin_reg[6]_i_108_n_0
    SLICE_X22Y89         LUT6 (Prop_lut6_I5_O)        0.105    91.038 r  u_tdc/u_DecStart/bin_reg[6]_i_190/O
                         net (fo=4, routed)           0.660    91.697    u_tdc/u_DecStart/bin_reg[6]_i_190_n_0
    SLICE_X23Y88         LUT6 (Prop_lut6_I5_O)        0.105    91.802 r  u_tdc/u_DecStart/bin_reg[5]_i_276/O
                         net (fo=4, routed)           0.540    92.343    u_tdc/u_DecStart/bin_reg[5]_i_276_n_0
    SLICE_X26Y88         LUT5 (Prop_lut5_I4_O)        0.105    92.448 r  u_tdc/u_DecStart/bin_reg[7]_i_240/O
                         net (fo=4, routed)           0.596    93.044    u_tdc/u_DecStart/bin_reg[7]_i_240_n_0
    SLICE_X27Y87         LUT6 (Prop_lut6_I5_O)        0.105    93.149 r  u_tdc/u_DecStart/bin_reg[4]_i_118/O
                         net (fo=4, routed)           1.029    94.178    u_tdc/u_DecStart/bin_reg[4]_i_118_n_0
    SLICE_X32Y86         LUT5 (Prop_lut5_I4_O)        0.105    94.283 r  u_tdc/u_DecStart/bin_reg[3]_i_107/O
                         net (fo=4, routed)           0.692    94.975    u_tdc/u_DecStart/bin_reg[3]_i_107_n_0
    SLICE_X34Y85         LUT6 (Prop_lut6_I0_O)        0.105    95.080 f  u_tdc/u_DecStart/bin_reg[3]_i_108/O
                         net (fo=1, routed)           0.715    95.795    u_tdc/u_DecStart/bin_reg[3]_i_108_n_0
    SLICE_X35Y85         LUT3 (Prop_lut3_I2_O)        0.105    95.900 r  u_tdc/u_DecStart/bin_reg[3]_i_35/O
                         net (fo=1, routed)           0.681    96.582    u_tdc/u_DecStart/bin_reg[3]_i_35_n_0
    SLICE_X35Y86         LUT6 (Prop_lut6_I5_O)        0.105    96.687 r  u_tdc/u_DecStart/bin_reg[3]_i_8/O
                         net (fo=1, routed)           0.469    97.156    u_tdc/u_DecStart/bin_reg[3]_i_8_n_0
    SLICE_X30Y86         LUT6 (Prop_lut6_I2_O)        0.105    97.261 r  u_tdc/u_DecStart/bin_reg[3]_i_2/O
                         net (fo=1, routed)           1.195    98.456    u_tdc/u_DecStart/bin_reg[3]_i_2_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I0_O)        0.105    98.561 r  u_tdc/u_DecStart/bin_reg[3]_i_1/O
                         net (fo=1, routed)           0.669    99.230    u_tdc/u_DecStart/bin_reg[3]_i_1_n_0
    SLICE_X33Y69         LDCE                                         r  u_tdc/u_DecStart/bin_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tdc/u_FineDelay/genblk3[2].Startff/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_DecStart/bin_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        101.613ns  (logic 13.646ns (13.429%)  route 87.967ns (86.571%))
  Logic Levels:           123  (LUT3=10 LUT4=3 LUT5=19 LUT6=91)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.633    -2.387    u_tdc/u_FineDelay/clk
    SLICE_X24Y61         FDCE                                         r  u_tdc/u_FineDelay/genblk3[2].Startff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y61         FDCE (Prop_fdce_C_Q)         0.379    -2.008 r  u_tdc/u_FineDelay/genblk3[2].Startff/Q
                         net (fo=44, routed)          1.745    -0.263    u_tdc/u_DecStart/wDecoStartIn[2]
    SLICE_X28Y62         LUT5 (Prop_lut5_I4_O)        0.119    -0.144 r  u_tdc/u_DecStart/bin_reg[3]_i_568/O
                         net (fo=15, routed)          1.192     1.048    u_tdc/u_DecStart/bin_reg[3]_i_568_n_0
    SLICE_X24Y59         LUT3 (Prop_lut3_I0_O)        0.267     1.315 r  u_tdc/u_DecStart/bin_reg[3]_i_575/O
                         net (fo=5, routed)           0.475     1.790    u_tdc/u_DecStart/bin_reg[3]_i_575_n_0
    SLICE_X24Y61         LUT6 (Prop_lut6_I1_O)        0.105     1.895 r  u_tdc/u_DecStart/bin_reg[1]_i_199/O
                         net (fo=14, routed)          1.132     3.028    u_tdc/u_DecStart/bin_reg[1]_i_199_n_0
    SLICE_X26Y58         LUT3 (Prop_lut3_I2_O)        0.105     3.133 r  u_tdc/u_DecStart/bin_reg[1]_i_176/O
                         net (fo=6, routed)           1.005     4.137    u_tdc/u_DecStart/bin_reg[1]_i_176_n_0
    SLICE_X25Y55         LUT4 (Prop_lut4_I3_O)        0.105     4.242 r  u_tdc/u_DecStart/bin_reg[1]_i_200/O
                         net (fo=9, routed)           0.822     5.064    u_tdc/u_DecStart/bin_reg[1]_i_200_n_0
    SLICE_X26Y55         LUT5 (Prop_lut5_I4_O)        0.105     5.169 r  u_tdc/u_DecStart/bin_reg[1]_i_177/O
                         net (fo=8, routed)           0.370     5.539    u_tdc/u_DecStart/bin_reg[1]_i_177_n_0
    SLICE_X28Y55         LUT6 (Prop_lut6_I5_O)        0.105     5.644 r  u_tdc/u_DecStart/bin_reg[4]_i_808/O
                         net (fo=8, routed)           0.621     6.265    u_tdc/u_DecStart/bin_reg[4]_i_808_n_0
    SLICE_X30Y55         LUT5 (Prop_lut5_I0_O)        0.105     6.370 r  u_tdc/u_DecStart/bin_reg[3]_i_423/O
                         net (fo=12, routed)          0.699     7.069    u_tdc/u_DecStart/bin_reg[3]_i_423_n_0
    SLICE_X33Y54         LUT4 (Prop_lut4_I3_O)        0.105     7.174 r  u_tdc/u_DecStart/bin_reg[3]_i_416/O
                         net (fo=8, routed)           0.803     7.977    u_tdc/u_DecStart/bin_reg[3]_i_416_n_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I2_O)        0.105     8.082 r  u_tdc/u_DecStart/bin_reg[1]_i_132/O
                         net (fo=23, routed)          1.283     9.365    u_tdc/u_DecStart/bin_reg[1]_i_132_n_0
    SLICE_X30Y49         LUT4 (Prop_lut4_I3_O)        0.105     9.470 r  u_tdc/u_DecStart/bin_reg[3]_i_228/O
                         net (fo=5, routed)           0.674    10.144    u_tdc/u_DecStart/bin_reg[3]_i_228_n_0
    SLICE_X28Y49         LUT6 (Prop_lut6_I1_O)        0.105    10.249 r  u_tdc/u_DecStart/bin_reg[3]_i_222/O
                         net (fo=8, routed)           0.825    11.074    u_tdc/u_DecStart/bin_reg[3]_i_222_n_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I5_O)        0.105    11.179 r  u_tdc/u_DecStart/bin_reg[4]_i_843/O
                         net (fo=7, routed)           0.602    11.781    u_tdc/u_DecStart/bin_reg[4]_i_843_n_0
    SLICE_X29Y44         LUT5 (Prop_lut5_I4_O)        0.105    11.886 r  u_tdc/u_DecStart/bin_reg[4]_i_834/O
                         net (fo=12, routed)          0.826    12.713    u_tdc/u_DecStart/bin_reg[4]_i_834_n_0
    SLICE_X24Y42         LUT6 (Prop_lut6_I5_O)        0.105    12.818 r  u_tdc/u_DecStart/bin_reg[4]_i_604/O
                         net (fo=4, routed)           0.829    13.647    u_tdc/u_DecStart/bin_reg[4]_i_604_n_0
    SLICE_X27Y41         LUT3 (Prop_lut3_I2_O)        0.105    13.752 r  u_tdc/u_DecStart/bin_reg[4]_i_851/O
                         net (fo=11, routed)          0.408    14.159    u_tdc/u_DecStart/bin_reg[4]_i_851_n_0
    SLICE_X31Y40         LUT6 (Prop_lut6_I5_O)        0.105    14.264 r  u_tdc/u_DecStart/bin_reg[2]_i_267/O
                         net (fo=6, routed)           0.846    15.110    u_tdc/u_DecStart/bin_reg[2]_i_267_n_0
    SLICE_X32Y38         LUT5 (Prop_lut5_I4_O)        0.119    15.229 r  u_tdc/u_DecStart/bin_reg[2]_i_255/O
                         net (fo=5, routed)           0.362    15.591    u_tdc/u_DecStart/bin_reg[2]_i_255_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I5_O)        0.267    15.858 r  u_tdc/u_DecStart/bin_reg[4]_i_864/O
                         net (fo=7, routed)           0.475    16.333    u_tdc/u_DecStart/bin_reg[4]_i_864_n_0
    SLICE_X33Y38         LUT3 (Prop_lut3_I2_O)        0.105    16.438 r  u_tdc/u_DecStart/bin_reg[2]_i_261/O
                         net (fo=12, routed)          0.865    17.303    u_tdc/u_DecStart/bin_reg[2]_i_261_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I5_O)        0.105    17.408 r  u_tdc/u_DecStart/bin_reg[2]_i_260/O
                         net (fo=6, routed)           0.830    18.238    u_tdc/u_DecStart/bin_reg[2]_i_260_n_0
    SLICE_X37Y41         LUT5 (Prop_lut5_I4_O)        0.105    18.343 r  u_tdc/u_DecStart/bin_reg[3]_i_462/O
                         net (fo=11, routed)          0.820    19.163    u_tdc/u_DecStart/bin_reg[3]_i_462_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I5_O)        0.105    19.268 r  u_tdc/u_DecStart/bin_reg[4]_i_588/O
                         net (fo=6, routed)           0.694    19.962    u_tdc/u_DecStart/bin_reg[4]_i_588_n_0
    SLICE_X36Y44         LUT3 (Prop_lut3_I2_O)        0.105    20.067 r  u_tdc/u_DecStart/bin_reg[2]_i_166/O
                         net (fo=10, routed)          0.629    20.696    u_tdc/u_DecStart/bin_reg[2]_i_166_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.105    20.801 r  u_tdc/u_DecStart/bin_reg[2]_i_71/O
                         net (fo=9, routed)           0.579    21.380    u_tdc/u_DecStart/bin_reg[2]_i_71_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I5_O)        0.105    21.485 r  u_tdc/u_DecStart/bin_reg[2]_i_76/O
                         net (fo=7, routed)           0.441    21.926    u_tdc/u_DecStart/bin_reg[2]_i_76_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I5_O)        0.105    22.031 r  u_tdc/u_DecStart/bin_reg[4]_i_508/O
                         net (fo=5, routed)           0.709    22.740    u_tdc/u_DecStart/bin_reg[4]_i_508_n_0
    SLICE_X45Y45         LUT3 (Prop_lut3_I2_O)        0.105    22.845 r  u_tdc/u_DecStart/bin_reg[3]_i_394/O
                         net (fo=10, routed)          0.628    23.474    u_tdc/u_DecStart/bin_reg[3]_i_394_n_0
    SLICE_X46Y46         LUT6 (Prop_lut6_I5_O)        0.105    23.579 r  u_tdc/u_DecStart/bin_reg[3]_i_198/O
                         net (fo=9, routed)           0.829    24.408    u_tdc/u_DecStart/bin_reg[3]_i_198_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I5_O)        0.105    24.513 r  u_tdc/u_DecStart/bin_reg[3]_i_190/O
                         net (fo=4, routed)           0.380    24.893    u_tdc/u_DecStart/bin_reg[3]_i_190_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I5_O)        0.105    24.998 r  u_tdc/u_DecStart/bin_reg[4]_i_534/O
                         net (fo=7, routed)           0.624    25.622    u_tdc/u_DecStart/bin_reg[4]_i_534_n_0
    SLICE_X47Y51         LUT6 (Prop_lut6_I5_O)        0.105    25.727 r  u_tdc/u_DecStart/bin_reg[4]_i_528/O
                         net (fo=10, routed)          0.387    26.114    u_tdc/u_DecStart/bin_reg[4]_i_528_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I5_O)        0.105    26.219 r  u_tdc/u_DecStart/bin_reg[4]_i_522/O
                         net (fo=6, routed)           0.269    26.489    u_tdc/u_DecStart/bin_reg[4]_i_522_n_0
    SLICE_X53Y51         LUT3 (Prop_lut3_I2_O)        0.105    26.594 r  u_tdc/u_DecStart/bin_reg[3]_i_399/O
                         net (fo=10, routed)          0.863    27.456    u_tdc/u_DecStart/bin_reg[3]_i_399_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I5_O)        0.105    27.561 r  u_tdc/u_DecStart/bin_reg[2]_i_145/O
                         net (fo=5, routed)           0.731    28.292    u_tdc/u_DecStart/bin_reg[2]_i_145_n_0
    SLICE_X56Y53         LUT6 (Prop_lut6_I5_O)        0.105    28.397 r  u_tdc/u_DecStart/bin_reg[2]_i_55/O
                         net (fo=10, routed)          0.505    28.903    u_tdc/u_DecStart/bin_reg[2]_i_55_n_0
    SLICE_X57Y53         LUT6 (Prop_lut6_I5_O)        0.105    29.008 r  u_tdc/u_DecStart/bin_reg[2]_i_149/O
                         net (fo=6, routed)           0.686    29.693    u_tdc/u_DecStart/bin_reg[2]_i_149_n_0
    SLICE_X56Y54         LUT5 (Prop_lut5_I4_O)        0.105    29.798 r  u_tdc/u_DecStart/bin_reg[4]_i_245/O
                         net (fo=12, routed)          0.628    30.427    u_tdc/u_DecStart/bin_reg[4]_i_245_n_0
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.105    30.532 r  u_tdc/u_DecStart/bin_reg[4]_i_83/O
                         net (fo=6, routed)           0.832    31.364    u_tdc/u_DecStart/bin_reg[4]_i_83_n_0
    SLICE_X50Y56         LUT3 (Prop_lut3_I2_O)        0.105    31.469 r  u_tdc/u_DecStart/bin_reg[2]_i_150/O
                         net (fo=10, routed)          0.571    32.040    u_tdc/u_DecStart/bin_reg[2]_i_150_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I5_O)        0.105    32.145 r  u_tdc/u_DecStart/bin_reg[4]_i_916/O
                         net (fo=6, routed)           0.546    32.691    u_tdc/u_DecStart/bin_reg[4]_i_916_n_0
    SLICE_X50Y58         LUT5 (Prop_lut5_I4_O)        0.105    32.796 r  u_tdc/u_DecStart/bin_reg[3]_i_553/O
                         net (fo=14, routed)          0.969    33.765    u_tdc/u_DecStart/bin_reg[3]_i_553_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I4_O)        0.105    33.870 r  u_tdc/u_DecStart/bin_reg[4]_i_750/O
                         net (fo=4, routed)           0.529    34.399    u_tdc/u_DecStart/bin_reg[4]_i_750_n_0
    SLICE_X54Y60         LUT5 (Prop_lut5_I4_O)        0.105    34.504 r  u_tdc/u_DecStart/bin_reg[3]_i_353/O
                         net (fo=11, routed)          0.847    35.351    u_tdc/u_DecStart/bin_reg[3]_i_353_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I5_O)        0.105    35.456 r  u_tdc/u_DecStart/bin_reg[4]_i_734/O
                         net (fo=4, routed)           0.822    36.278    u_tdc/u_DecStart/bin_reg[4]_i_734_n_0
    SLICE_X61Y59         LUT5 (Prop_lut5_I4_O)        0.105    36.383 r  u_tdc/u_DecStart/bin_reg[3]_i_547/O
                         net (fo=10, routed)          1.320    37.703    u_tdc/u_DecStart/bin_reg[3]_i_547_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I5_O)        0.105    37.808 r  u_tdc/u_DecStart/bin_reg[4]_i_743/O
                         net (fo=6, routed)           0.939    38.748    u_tdc/u_DecStart/bin_reg[4]_i_743_n_0
    SLICE_X62Y61         LUT5 (Prop_lut5_I4_O)        0.105    38.853 r  u_tdc/u_DecStart/bin_reg[3]_i_342/O
                         net (fo=11, routed)          0.897    39.750    u_tdc/u_DecStart/bin_reg[3]_i_342_n_0
    SLICE_X60Y62         LUT6 (Prop_lut6_I5_O)        0.105    39.855 r  u_tdc/u_DecStart/bin_reg[3]_i_374/O
                         net (fo=5, routed)           0.695    40.550    u_tdc/u_DecStart/bin_reg[3]_i_374_n_0
    SLICE_X59Y63         LUT3 (Prop_lut3_I2_O)        0.105    40.655 r  u_tdc/u_DecStart/bin_reg[4]_i_467/O
                         net (fo=12, routed)          0.394    41.048    u_tdc/u_DecStart/bin_reg[4]_i_467_n_0
    SLICE_X57Y64         LUT6 (Prop_lut6_I4_O)        0.105    41.153 r  u_tdc/u_DecStart/bin_reg[4]_i_219/O
                         net (fo=6, routed)           0.379    41.532    u_tdc/u_DecStart/bin_reg[4]_i_219_n_0
    SLICE_X58Y65         LUT3 (Prop_lut3_I2_O)        0.105    41.637 r  u_tdc/u_DecStart/bin_reg[3]_i_339/O
                         net (fo=10, routed)          0.953    42.589    u_tdc/u_DecStart/bin_reg[3]_i_339_n_0
    SLICE_X57Y66         LUT5 (Prop_lut5_I4_O)        0.105    42.694 r  u_tdc/u_DecStart/bin_reg[3]_i_337/O
                         net (fo=3, routed)           0.462    43.157    u_tdc/u_DecStart/bin_reg[3]_i_337_n_0
    SLICE_X57Y67         LUT6 (Prop_lut6_I1_O)        0.105    43.262 r  u_tdc/u_DecStart/bin_reg[3]_i_530/O
                         net (fo=6, routed)           0.959    44.220    u_tdc/u_DecStart/bin_reg[3]_i_530_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I5_O)        0.105    44.325 r  u_tdc/u_DecStart/bin_reg[3]_i_535/O
                         net (fo=7, routed)           0.763    45.088    u_tdc/u_DecStart/bin_reg[3]_i_535_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I5_O)        0.105    45.193 r  u_tdc/u_DecStart/bin_reg[4]_i_692/O
                         net (fo=7, routed)           0.560    45.753    u_tdc/u_DecStart/bin_reg[4]_i_692_n_0
    SLICE_X65Y71         LUT6 (Prop_lut6_I5_O)        0.105    45.858 r  u_tdc/u_DecStart/bin_reg[4]_i_435/O
                         net (fo=8, routed)           0.497    46.354    u_tdc/u_DecStart/bin_reg[4]_i_435_n_0
    SLICE_X67Y71         LUT5 (Prop_lut5_I4_O)        0.105    46.459 r  u_tdc/u_DecStart/bin_reg[3]_i_524/O
                         net (fo=7, routed)           0.542    47.002    u_tdc/u_DecStart/bin_reg[3]_i_524_n_0
    SLICE_X67Y72         LUT6 (Prop_lut6_I5_O)        0.105    47.107 r  u_tdc/u_DecStart/bin_reg[5]_i_853/O
                         net (fo=7, routed)           0.905    48.012    u_tdc/u_DecStart/bin_reg[5]_i_853_n_0
    SLICE_X65Y74         LUT6 (Prop_lut6_I5_O)        0.105    48.117 r  u_tdc/u_DecStart/bin_reg[3]_i_513/O
                         net (fo=6, routed)           1.027    49.144    u_tdc/u_DecStart/bin_reg[3]_i_513_n_0
    SLICE_X63Y76         LUT6 (Prop_lut6_I5_O)        0.105    49.249 r  u_tdc/u_DecStart/bin_reg[3]_i_515/O
                         net (fo=7, routed)           0.356    49.604    u_tdc/u_DecStart/bin_reg[3]_i_515_n_0
    SLICE_X63Y76         LUT6 (Prop_lut6_I5_O)        0.105    49.709 r  u_tdc/u_DecStart/bin_reg[4]_i_719/O
                         net (fo=7, routed)           1.413    51.122    u_tdc/u_DecStart/bin_reg[4]_i_719_n_0
    SLICE_X58Y74         LUT6 (Prop_lut6_I5_O)        0.105    51.227 r  u_tdc/u_DecStart/bin_reg[4]_i_451/O
                         net (fo=7, routed)           0.836    52.063    u_tdc/u_DecStart/bin_reg[4]_i_451_n_0
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.105    52.168 r  u_tdc/u_DecStart/bin_reg[3]_i_334/O
                         net (fo=7, routed)           0.832    53.000    u_tdc/u_DecStart/bin_reg[3]_i_334_n_0
    SLICE_X53Y75         LUT6 (Prop_lut6_I5_O)        0.105    53.105 r  u_tdc/u_DecStart/bin_reg[3]_i_315/O
                         net (fo=7, routed)           0.256    53.362    u_tdc/u_DecStart/bin_reg[3]_i_315_n_0
    SLICE_X53Y76         LUT6 (Prop_lut6_I5_O)        0.105    53.467 r  u_tdc/u_DecStart/bin_reg[3]_i_141/O
                         net (fo=5, routed)           0.798    54.264    u_tdc/u_DecStart/bin_reg[3]_i_141_n_0
    SLICE_X56Y77         LUT6 (Prop_lut6_I5_O)        0.105    54.369 r  u_tdc/u_DecStart/bin_reg[3]_i_145/O
                         net (fo=7, routed)           0.938    55.308    u_tdc/u_DecStart/bin_reg[3]_i_145_n_0
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.105    55.413 r  u_tdc/u_DecStart/bin_reg[3]_i_511/O
                         net (fo=6, routed)           0.688    56.101    u_tdc/u_DecStart/bin_reg[3]_i_511_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I5_O)        0.105    56.206 r  u_tdc/u_DecStart/bin_reg[5]_i_667/O
                         net (fo=8, routed)           0.264    56.470    u_tdc/u_DecStart/bin_reg[5]_i_667_n_0
    SLICE_X62Y82         LUT6 (Prop_lut6_I5_O)        0.105    56.575 r  u_tdc/u_DecStart/bin_reg[3]_i_503/O
                         net (fo=7, routed)           0.848    57.422    u_tdc/u_DecStart/bin_reg[3]_i_503_n_0
    SLICE_X58Y82         LUT6 (Prop_lut6_I5_O)        0.105    57.527 r  u_tdc/u_DecStart/bin_reg[5]_i_656/O
                         net (fo=7, routed)           0.470    57.997    u_tdc/u_DecStart/bin_reg[5]_i_656_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I5_O)        0.105    58.102 r  u_tdc/u_DecStart/bin_reg[3]_i_498/O
                         net (fo=6, routed)           0.611    58.713    u_tdc/u_DecStart/bin_reg[3]_i_498_n_0
    SLICE_X54Y79         LUT6 (Prop_lut6_I5_O)        0.105    58.818 r  u_tdc/u_DecStart/bin_reg[5]_i_693/O
                         net (fo=7, routed)           0.741    59.559    u_tdc/u_DecStart/bin_reg[5]_i_693_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.105    59.664 r  u_tdc/u_DecStart/bin_reg[5]_i_901/O
                         net (fo=7, routed)           0.657    60.321    u_tdc/u_DecStart/bin_reg[5]_i_901_n_0
    SLICE_X51Y79         LUT6 (Prop_lut6_I5_O)        0.105    60.426 r  u_tdc/u_DecStart/bin_reg[5]_i_682/O
                         net (fo=7, routed)           0.442    60.868    u_tdc/u_DecStart/bin_reg[5]_i_682_n_0
    SLICE_X48Y79         LUT6 (Prop_lut6_I5_O)        0.105    60.973 r  u_tdc/u_DecStart/bin_reg[5]_i_709/O
                         net (fo=7, routed)           0.888    61.861    u_tdc/u_DecStart/bin_reg[5]_i_709_n_0
    SLICE_X47Y83         LUT6 (Prop_lut6_I5_O)        0.105    61.966 r  u_tdc/u_DecStart/bin_reg[5]_i_475/O
                         net (fo=7, routed)           0.675    62.641    u_tdc/u_DecStart/bin_reg[5]_i_475_n_0
    SLICE_X47Y84         LUT6 (Prop_lut6_I5_O)        0.105    62.746 r  u_tdc/u_DecStart/bin_reg[3]_i_130/O
                         net (fo=6, routed)           0.823    63.569    u_tdc/u_DecStart/bin_reg[3]_i_130_n_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I5_O)        0.105    63.674 r  u_tdc/u_DecStart/bin_reg[3]_i_133/O
                         net (fo=7, routed)           0.907    64.581    u_tdc/u_DecStart/bin_reg[3]_i_133_n_0
    SLICE_X48Y85         LUT6 (Prop_lut6_I5_O)        0.105    64.686 r  u_tdc/u_DecStart/bin_reg[3]_i_293/O
                         net (fo=7, routed)           0.863    65.549    u_tdc/u_DecStart/bin_reg[3]_i_293_n_0
    SLICE_X48Y86         LUT6 (Prop_lut6_I5_O)        0.105    65.654 r  u_tdc/u_DecStart/bin_reg[4]_i_386/O
                         net (fo=8, routed)           0.675    66.329    u_tdc/u_DecStart/bin_reg[4]_i_386_n_0
    SLICE_X53Y86         LUT5 (Prop_lut5_I4_O)        0.105    66.434 r  u_tdc/u_DecStart/bin_reg[3]_i_602/O
                         net (fo=7, routed)           0.394    66.828    u_tdc/u_DecStart/bin_reg[3]_i_602_n_0
    SLICE_X58Y86         LUT6 (Prop_lut6_I5_O)        0.105    66.933 r  u_tdc/u_DecStart/bin_reg[5]_i_595/O
                         net (fo=7, routed)           0.241    67.174    u_tdc/u_DecStart/bin_reg[5]_i_595_n_0
    SLICE_X59Y87         LUT6 (Prop_lut6_I5_O)        0.105    67.279 r  u_tdc/u_DecStart/bin_reg[3]_i_477/O
                         net (fo=6, routed)           0.481    67.760    u_tdc/u_DecStart/bin_reg[3]_i_477_n_0
    SLICE_X61Y88         LUT6 (Prop_lut6_I5_O)        0.105    67.865 r  u_tdc/u_DecStart/bin_reg[3]_i_480/O
                         net (fo=6, routed)           0.675    68.540    u_tdc/u_DecStart/bin_reg[3]_i_480_n_0
    SLICE_X60Y90         LUT6 (Prop_lut6_I5_O)        0.105    68.645 r  u_tdc/u_DecStart/bin_reg[4]_i_353/O
                         net (fo=6, routed)           0.645    69.290    u_tdc/u_DecStart/bin_reg[4]_i_353_n_0
    SLICE_X56Y92         LUT6 (Prop_lut6_I5_O)        0.105    69.395 r  u_tdc/u_DecStart/bin_reg[6]_i_342/O
                         net (fo=7, routed)           0.591    69.987    u_tdc/u_DecStart/bin_reg[6]_i_342_n_0
    SLICE_X54Y93         LUT6 (Prop_lut6_I5_O)        0.105    70.092 r  u_tdc/u_DecStart/bin_reg[3]_i_486/O
                         net (fo=7, routed)           0.386    70.477    u_tdc/u_DecStart/bin_reg[3]_i_486_n_0
    SLICE_X51Y93         LUT6 (Prop_lut6_I5_O)        0.105    70.582 r  u_tdc/u_DecStart/bin_reg[5]_i_394/O
                         net (fo=7, routed)           0.498    71.080    u_tdc/u_DecStart/bin_reg[5]_i_394_n_0
    SLICE_X50Y92         LUT6 (Prop_lut6_I5_O)        0.105    71.185 r  u_tdc/u_DecStart/bin_reg[3]_i_262/O
                         net (fo=6, routed)           0.496    71.682    u_tdc/u_DecStart/bin_reg[3]_i_262_n_0
    SLICE_X48Y89         LUT6 (Prop_lut6_I5_O)        0.105    71.787 r  u_tdc/u_DecStart/bin_reg[5]_i_191/O
                         net (fo=7, routed)           0.795    72.582    u_tdc/u_DecStart/bin_reg[5]_i_191_n_0
    SLICE_X46Y86         LUT6 (Prop_lut6_I5_O)        0.105    72.687 r  u_tdc/u_DecStart/bin_reg[5]_i_355/O
                         net (fo=7, routed)           1.199    73.886    u_tdc/u_DecStart/bin_reg[5]_i_355_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I5_O)        0.105    73.991 r  u_tdc/u_DecStart/bin_reg[5]_i_204/O
                         net (fo=8, routed)           0.284    74.276    u_tdc/u_DecStart/bin_reg[5]_i_204_n_0
    SLICE_X42Y88         LUT6 (Prop_lut6_I5_O)        0.105    74.381 r  u_tdc/u_DecStart/bin_reg[3]_i_265/O
                         net (fo=7, routed)           0.740    75.121    u_tdc/u_DecStart/bin_reg[3]_i_265_n_0
    SLICE_X44Y92         LUT6 (Prop_lut6_I5_O)        0.105    75.226 r  u_tdc/u_DecStart/bin_reg[5]_i_138/O
                         net (fo=7, routed)           0.690    75.917    u_tdc/u_DecStart/bin_reg[5]_i_138_n_0
    SLICE_X44Y93         LUT6 (Prop_lut6_I5_O)        0.105    76.022 r  u_tdc/u_DecStart/bin_reg[5]_i_299/O
                         net (fo=6, routed)           0.959    76.980    u_tdc/u_DecStart/bin_reg[5]_i_299_n_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I5_O)        0.105    77.085 r  u_tdc/u_DecStart/bin_reg[5]_i_294/O
                         net (fo=5, routed)           0.260    77.345    u_tdc/u_DecStart/bin_reg[5]_i_294_n_0
    SLICE_X43Y96         LUT6 (Prop_lut6_I5_O)        0.105    77.450 r  u_tdc/u_DecStart/bin_reg[5]_i_309/O
                         net (fo=6, routed)           1.122    78.573    u_tdc/u_DecStart/bin_reg[5]_i_309_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I5_O)        0.105    78.678 r  u_tdc/u_DecStart/bin_reg[5]_i_586/O
                         net (fo=6, routed)           0.700    79.378    u_tdc/u_DecStart/bin_reg[5]_i_586_n_0
    SLICE_X40Y100        LUT6 (Prop_lut6_I5_O)        0.105    79.483 r  u_tdc/u_DecStart/bin_reg[5]_i_574/O
                         net (fo=6, routed)           0.697    80.180    u_tdc/u_DecStart/bin_reg[5]_i_574_n_0
    SLICE_X38Y100        LUT6 (Prop_lut6_I5_O)        0.105    80.285 r  u_tdc/u_DecStart/bin_reg[7]_i_660/O
                         net (fo=5, routed)           1.067    81.352    u_tdc/u_DecStart/bin_reg[7]_i_660_n_0
    SLICE_X35Y98         LUT6 (Prop_lut6_I5_O)        0.105    81.457 r  u_tdc/u_DecStart/bin_reg[5]_i_569/O
                         net (fo=5, routed)           0.802    82.259    u_tdc/u_DecStart/bin_reg[5]_i_569_n_0
    SLICE_X33Y97         LUT6 (Prop_lut6_I5_O)        0.105    82.364 r  u_tdc/u_DecStart/bin_reg[5]_i_340/O
                         net (fo=6, routed)           0.933    83.297    u_tdc/u_DecStart/bin_reg[5]_i_340_n_0
    SLICE_X34Y94         LUT5 (Prop_lut5_I4_O)        0.105    83.402 r  u_tdc/u_DecStart/bin_reg[5]_i_336/O
                         net (fo=7, routed)           0.570    83.973    u_tdc/u_DecStart/bin_reg[5]_i_336_n_0
    SLICE_X34Y94         LUT6 (Prop_lut6_I5_O)        0.105    84.078 r  u_tdc/u_DecStart/bin_reg[6]_i_264/O
                         net (fo=6, routed)           0.787    84.864    u_tdc/u_DecStart/bin_reg[6]_i_264_n_0
    SLICE_X33Y92         LUT5 (Prop_lut5_I4_O)        0.105    84.969 r  u_tdc/u_DecStart/bin_reg[5]_i_166/O
                         net (fo=7, routed)           0.718    85.687    u_tdc/u_DecStart/bin_reg[5]_i_166_n_0
    SLICE_X31Y92         LUT6 (Prop_lut6_I5_O)        0.105    85.792 r  u_tdc/u_DecStart/bin_reg[6]_i_133/O
                         net (fo=6, routed)           0.709    86.502    u_tdc/u_DecStart/bin_reg[6]_i_133_n_0
    SLICE_X32Y93         LUT6 (Prop_lut6_I5_O)        0.105    86.607 r  u_tdc/u_DecStart/bin_reg[3]_i_283/O
                         net (fo=4, routed)           0.485    87.092    u_tdc/u_DecStart/bin_reg[3]_i_283_n_0
    SLICE_X30Y95         LUT6 (Prop_lut6_I5_O)        0.105    87.197 r  u_tdc/u_DecStart/bin_reg[3]_i_278/O
                         net (fo=4, routed)           0.674    87.871    u_tdc/u_DecStart/bin_reg[3]_i_278_n_0
    SLICE_X27Y95         LUT5 (Prop_lut5_I4_O)        0.105    87.976 r  u_tdc/u_DecStart/bin_reg[6]_i_170/O
                         net (fo=4, routed)           0.645    88.620    u_tdc/u_DecStart/bin_reg[6]_i_170_n_0
    SLICE_X24Y95         LUT6 (Prop_lut6_I5_O)        0.105    88.725 r  u_tdc/u_DecStart/bin_reg[7]_i_253/O
                         net (fo=5, routed)           0.683    89.409    u_tdc/u_DecStart/bin_reg[7]_i_253_n_0
    SLICE_X23Y94         LUT6 (Prop_lut6_I5_O)        0.105    89.514 r  u_tdc/u_DecStart/bin_reg[6]_i_206/O
                         net (fo=7, routed)           0.620    90.133    u_tdc/u_DecStart/bin_reg[6]_i_206_n_0
    SLICE_X22Y90         LUT6 (Prop_lut6_I5_O)        0.105    90.238 r  u_tdc/u_DecStart/bin_reg[6]_i_108/O
                         net (fo=6, routed)           0.694    90.933    u_tdc/u_DecStart/bin_reg[6]_i_108_n_0
    SLICE_X22Y89         LUT6 (Prop_lut6_I5_O)        0.105    91.038 r  u_tdc/u_DecStart/bin_reg[6]_i_190/O
                         net (fo=4, routed)           0.660    91.697    u_tdc/u_DecStart/bin_reg[6]_i_190_n_0
    SLICE_X23Y88         LUT6 (Prop_lut6_I5_O)        0.105    91.802 r  u_tdc/u_DecStart/bin_reg[5]_i_276/O
                         net (fo=4, routed)           0.540    92.343    u_tdc/u_DecStart/bin_reg[5]_i_276_n_0
    SLICE_X26Y88         LUT5 (Prop_lut5_I4_O)        0.105    92.448 r  u_tdc/u_DecStart/bin_reg[7]_i_240/O
                         net (fo=4, routed)           0.596    93.044    u_tdc/u_DecStart/bin_reg[7]_i_240_n_0
    SLICE_X27Y87         LUT6 (Prop_lut6_I5_O)        0.105    93.149 r  u_tdc/u_DecStart/bin_reg[4]_i_118/O
                         net (fo=4, routed)           1.029    94.178    u_tdc/u_DecStart/bin_reg[4]_i_118_n_0
    SLICE_X32Y86         LUT5 (Prop_lut5_I4_O)        0.105    94.283 r  u_tdc/u_DecStart/bin_reg[3]_i_107/O
                         net (fo=4, routed)           0.333    94.616    u_tdc/u_DecStart/bin_reg[3]_i_107_n_0
    SLICE_X33Y86         LUT6 (Prop_lut6_I5_O)        0.105    94.721 r  u_tdc/u_DecStart/bin_reg[3]_i_34/O
                         net (fo=2, routed)           0.789    95.510    u_tdc/u_DecStart/bin_reg[3]_i_34_n_0
    SLICE_X34Y86         LUT6 (Prop_lut6_I0_O)        0.105    95.615 r  u_tdc/u_DecStart/bin_reg[6]_i_24/O
                         net (fo=3, routed)           0.949    96.563    u_tdc/u_DecStart/bin_reg[6]_i_24_n_0
    SLICE_X34Y86         LUT6 (Prop_lut6_I0_O)        0.105    96.668 r  u_tdc/u_DecStart/bin_reg[4]_i_10/O
                         net (fo=1, routed)           0.352    97.020    u_tdc/u_DecStart/bin_reg[4]_i_10_n_0
    SLICE_X34Y87         LUT6 (Prop_lut6_I4_O)        0.105    97.125 r  u_tdc/u_DecStart/bin_reg[4]_i_2/O
                         net (fo=1, routed)           1.242    98.368    u_tdc/u_DecStart/bin_reg[4]_i_2_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I0_O)        0.105    98.473 r  u_tdc/u_DecStart/bin_reg[4]_i_1/O
                         net (fo=1, routed)           0.753    99.226    u_tdc/u_DecStart/bin_reg[4]_i_1_n_0
    SLICE_X30Y66         LDCE                                         r  u_tdc/u_DecStart/bin_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tdc/u_FineDelay/genblk4[0].StopFF/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_DecStop/bin_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        100.593ns  (logic 13.984ns (13.902%)  route 86.609ns (86.099%))
  Logic Levels:           123  (LUT3=5 LUT4=2 LUT5=17 LUT6=99)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.631    -2.389    u_tdc/u_FineDelay/clk
    SLICE_X35Y61         FDCE                                         r  u_tdc/u_FineDelay/genblk4[0].StopFF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDCE (Prop_fdce_C_Q)         0.379    -2.010 r  u_tdc/u_FineDelay/genblk4[0].StopFF/Q
                         net (fo=37, routed)          1.190    -0.820    u_tdc/u_DecStop/wDecoStoptIn[0]
    SLICE_X20Y63         LUT5 (Prop_lut5_I2_O)        0.118    -0.702 r  u_tdc/u_DecStop/bin_reg[3]_i_568/O
                         net (fo=15, routed)          1.131     0.429    u_tdc/u_DecStop/bin_reg[3]_i_568_n_0
    SLICE_X12Y62         LUT3 (Prop_lut3_I0_O)        0.264     0.693 r  u_tdc/u_DecStop/bin_reg[3]_i_575/O
                         net (fo=5, routed)           0.751     1.444    u_tdc/u_DecStop/bin_reg[3]_i_575_n_0
    SLICE_X16Y62         LUT6 (Prop_lut6_I1_O)        0.105     1.549 r  u_tdc/u_DecStop/bin_reg[1]_i_199/O
                         net (fo=14, routed)          1.092     2.641    u_tdc/u_DecStop/bin_reg[1]_i_199_n_0
    SLICE_X11Y59         LUT3 (Prop_lut3_I2_O)        0.105     2.746 r  u_tdc/u_DecStop/bin_reg[1]_i_176/O
                         net (fo=6, routed)           0.465     3.210    u_tdc/u_DecStop/bin_reg[1]_i_176_n_0
    SLICE_X11Y56         LUT4 (Prop_lut4_I3_O)        0.105     3.315 r  u_tdc/u_DecStop/bin_reg[1]_i_200/O
                         net (fo=9, routed)           0.393     3.708    u_tdc/u_DecStop/bin_reg[1]_i_200_n_0
    SLICE_X11Y56         LUT5 (Prop_lut5_I4_O)        0.105     3.813 r  u_tdc/u_DecStop/bin_reg[1]_i_177/O
                         net (fo=8, routed)           0.751     4.565    u_tdc/u_DecStop/bin_reg[1]_i_177_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I5_O)        0.105     4.670 r  u_tdc/u_DecStop/bin_reg[4]_i_808/O
                         net (fo=8, routed)           0.728     5.398    u_tdc/u_DecStop/bin_reg[4]_i_808_n_0
    SLICE_X16Y58         LUT5 (Prop_lut5_I0_O)        0.105     5.503 r  u_tdc/u_DecStop/bin_reg[3]_i_423/O
                         net (fo=12, routed)          0.932     6.435    u_tdc/u_DecStop/bin_reg[3]_i_423_n_0
    SLICE_X21Y60         LUT4 (Prop_lut4_I3_O)        0.105     6.540 r  u_tdc/u_DecStop/bin_reg[3]_i_416/O
                         net (fo=8, routed)           0.866     7.406    u_tdc/u_DecStop/bin_reg[3]_i_416_n_0
    SLICE_X22Y58         LUT5 (Prop_lut5_I2_O)        0.105     7.511 r  u_tdc/u_DecStop/bin_reg[3]_i_430/O
                         net (fo=11, routed)          1.055     8.566    u_tdc/u_DecStop/bin_reg[3]_i_430_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I5_O)        0.105     8.671 r  u_tdc/u_DecStop/bin_reg[3]_i_230/O
                         net (fo=9, routed)           0.973     9.644    u_tdc/u_DecStop/bin_reg[3]_i_230_n_0
    SLICE_X19Y53         LUT6 (Prop_lut6_I5_O)        0.105     9.749 r  u_tdc/u_DecStop/bin_reg[3]_i_222/O
                         net (fo=8, routed)           0.643    10.392    u_tdc/u_DecStop/bin_reg[3]_i_222_n_0
    SLICE_X18Y53         LUT6 (Prop_lut6_I5_O)        0.105    10.497 r  u_tdc/u_DecStop/bin_reg[4]_i_843/O
                         net (fo=7, routed)           0.535    11.032    u_tdc/u_DecStop/bin_reg[4]_i_843_n_0
    SLICE_X16Y53         LUT5 (Prop_lut5_I4_O)        0.105    11.137 r  u_tdc/u_DecStop/bin_reg[4]_i_834/O
                         net (fo=12, routed)          0.930    12.066    u_tdc/u_DecStop/bin_reg[4]_i_834_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I5_O)        0.105    12.171 r  u_tdc/u_DecStop/bin_reg[4]_i_604/O
                         net (fo=4, routed)           1.178    13.349    u_tdc/u_DecStop/bin_reg[4]_i_604_n_0
    SLICE_X15Y49         LUT3 (Prop_lut3_I2_O)        0.105    13.454 r  u_tdc/u_DecStop/bin_reg[4]_i_851/O
                         net (fo=11, routed)          0.309    13.763    u_tdc/u_DecStop/bin_reg[4]_i_851_n_0
    SLICE_X16Y48         LUT6 (Prop_lut6_I5_O)        0.105    13.868 r  u_tdc/u_DecStop/bin_reg[2]_i_267/O
                         net (fo=6, routed)           0.746    14.613    u_tdc/u_DecStop/bin_reg[2]_i_267_n_0
    SLICE_X15Y46         LUT5 (Prop_lut5_I4_O)        0.108    14.721 r  u_tdc/u_DecStop/bin_reg[2]_i_255/O
                         net (fo=5, routed)           0.800    15.521    u_tdc/u_DecStop/bin_reg[2]_i_255_n_0
    SLICE_X15Y43         LUT6 (Prop_lut6_I5_O)        0.267    15.788 r  u_tdc/u_DecStop/bin_reg[4]_i_864/O
                         net (fo=7, routed)           0.930    16.718    u_tdc/u_DecStop/bin_reg[4]_i_864_n_0
    SLICE_X19Y44         LUT3 (Prop_lut3_I2_O)        0.105    16.823 r  u_tdc/u_DecStop/bin_reg[2]_i_261/O
                         net (fo=12, routed)          1.348    18.171    u_tdc/u_DecStop/bin_reg[2]_i_261_n_0
    SLICE_X22Y45         LUT5 (Prop_lut5_I4_O)        0.118    18.289 r  u_tdc/u_DecStop/bin_reg[3]_i_591/O
                         net (fo=3, routed)           0.383    18.672    u_tdc/u_DecStop/bin_reg[3]_i_591_n_0
    SLICE_X22Y45         LUT6 (Prop_lut6_I2_O)        0.264    18.936 r  u_tdc/u_DecStop/bin_reg[3]_i_459/O
                         net (fo=7, routed)           0.839    19.775    u_tdc/u_DecStop/bin_reg[3]_i_459_n_0
    SLICE_X23Y47         LUT6 (Prop_lut6_I5_O)        0.105    19.880 r  u_tdc/u_DecStop/bin_reg[5]_i_531/O
                         net (fo=7, routed)           0.703    20.583    u_tdc/u_DecStop/bin_reg[5]_i_531_n_0
    SLICE_X24Y48         LUT6 (Prop_lut6_I5_O)        0.105    20.688 r  u_tdc/u_DecStop/bin_reg[4]_i_584/O
                         net (fo=5, routed)           0.935    21.623    u_tdc/u_DecStop/bin_reg[4]_i_584_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I5_O)        0.105    21.728 r  u_tdc/u_DecStop/bin_reg[3]_i_235/O
                         net (fo=7, routed)           0.673    22.402    u_tdc/u_DecStop/bin_reg[3]_i_235_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I5_O)        0.105    22.507 r  u_tdc/u_DecStop/bin_reg[3]_i_231/O
                         net (fo=4, routed)           0.651    23.158    u_tdc/u_DecStop/bin_reg[3]_i_231_n_0
    SLICE_X27Y52         LUT6 (Prop_lut6_I5_O)        0.105    23.263 r  u_tdc/u_DecStop/bin_reg[3]_i_384/O
                         net (fo=4, routed)           0.912    24.175    u_tdc/u_DecStop/bin_reg[3]_i_384_n_0
    SLICE_X34Y51         LUT6 (Prop_lut6_I5_O)        0.105    24.280 r  u_tdc/u_DecStop/bin_reg[3]_i_182/O
                         net (fo=7, routed)           0.967    25.247    u_tdc/u_DecStop/bin_reg[3]_i_182_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.105    25.352 r  u_tdc/u_DecStop/bin_reg[3]_i_388/O
                         net (fo=7, routed)           0.506    25.858    u_tdc/u_DecStop/bin_reg[3]_i_388_n_0
    SLICE_X40Y49         LUT6 (Prop_lut6_I5_O)        0.105    25.963 r  u_tdc/u_DecStop/bin_reg[3]_i_191/O
                         net (fo=4, routed)           0.836    26.799    u_tdc/u_DecStop/bin_reg[3]_i_191_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I5_O)        0.105    26.904 r  u_tdc/u_DecStop/bin_reg[3]_i_412/O
                         net (fo=4, routed)           0.861    27.765    u_tdc/u_DecStop/bin_reg[3]_i_412_n_0
    SLICE_X42Y52         LUT5 (Prop_lut5_I4_O)        0.105    27.870 r  u_tdc/u_DecStop/bin_reg[3]_i_407/O
                         net (fo=4, routed)           0.337    28.208    u_tdc/u_DecStop/bin_reg[3]_i_407_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.105    28.313 r  u_tdc/u_DecStop/bin_reg[3]_i_402/O
                         net (fo=6, routed)           0.848    29.160    u_tdc/u_DecStop/bin_reg[3]_i_402_n_0
    SLICE_X44Y55         LUT6 (Prop_lut6_I5_O)        0.105    29.265 r  u_tdc/u_DecStop/bin_reg[3]_i_398/O
                         net (fo=7, routed)           0.514    29.779    u_tdc/u_DecStop/bin_reg[3]_i_398_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I5_O)        0.105    29.884 r  u_tdc/u_DecStop/bin_reg[3]_i_377/O
                         net (fo=7, routed)           0.690    30.574    u_tdc/u_DecStop/bin_reg[3]_i_377_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I5_O)        0.105    30.679 r  u_tdc/u_DecStop/bin_reg[3]_i_173/O
                         net (fo=6, routed)           0.685    31.363    u_tdc/u_DecStop/bin_reg[3]_i_173_n_0
    SLICE_X34Y57         LUT6 (Prop_lut6_I5_O)        0.105    31.468 r  u_tdc/u_DecStop/bin_reg[3]_i_175/O
                         net (fo=7, routed)           0.952    32.420    u_tdc/u_DecStop/bin_reg[3]_i_175_n_0
    SLICE_X31Y60         LUT6 (Prop_lut6_I5_O)        0.105    32.525 r  u_tdc/u_DecStop/bin_reg[4]_i_247/O
                         net (fo=7, routed)           0.573    33.098    u_tdc/u_DecStop/bin_reg[4]_i_247_n_0
    SLICE_X34Y61         LUT6 (Prop_lut6_I5_O)        0.105    33.203 r  u_tdc/u_DecStop/bin_reg[4]_i_89/O
                         net (fo=8, routed)           0.285    33.489    u_tdc/u_DecStop/bin_reg[4]_i_89_n_0
    SLICE_X36Y61         LUT6 (Prop_lut6_I5_O)        0.105    33.594 r  u_tdc/u_DecStop/bin_reg[3]_i_177/O
                         net (fo=7, routed)           0.485    34.079    u_tdc/u_DecStop/bin_reg[3]_i_177_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I5_O)        0.105    34.184 r  u_tdc/u_DecStop/bin_reg[3]_i_359/O
                         net (fo=7, routed)           0.821    35.005    u_tdc/u_DecStop/bin_reg[3]_i_359_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I5_O)        0.105    35.110 r  u_tdc/u_DecStop/bin_reg[3]_i_555/O
                         net (fo=7, routed)           0.676    35.786    u_tdc/u_DecStop/bin_reg[3]_i_555_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I5_O)        0.105    35.891 r  u_tdc/u_DecStop/bin_reg[3]_i_355/O
                         net (fo=7, routed)           1.188    37.079    u_tdc/u_DecStop/bin_reg[3]_i_355_n_0
    SLICE_X43Y62         LUT6 (Prop_lut6_I5_O)        0.105    37.184 r  u_tdc/u_DecStop/bin_reg[3]_i_350/O
                         net (fo=7, routed)           0.857    38.041    u_tdc/u_DecStop/bin_reg[3]_i_350_n_0
    SLICE_X46Y60         LUT6 (Prop_lut6_I5_O)        0.105    38.146 r  u_tdc/u_DecStop/bin_reg[4]_i_731/O
                         net (fo=8, routed)           0.807    38.953    u_tdc/u_DecStop/bin_reg[4]_i_731_n_0
    SLICE_X48Y61         LUT5 (Prop_lut5_I4_O)        0.105    39.058 r  u_tdc/u_DecStop/bin_reg[3]_i_545/O
                         net (fo=7, routed)           0.481    39.540    u_tdc/u_DecStop/bin_reg[3]_i_545_n_0
    SLICE_X49Y65         LUT6 (Prop_lut6_I5_O)        0.105    39.645 r  u_tdc/u_DecStop/bin_reg[3]_i_542/O
                         net (fo=7, routed)           0.787    40.432    u_tdc/u_DecStop/bin_reg[3]_i_542_n_0
    SLICE_X46Y63         LUT6 (Prop_lut6_I5_O)        0.105    40.537 r  u_tdc/u_DecStop/bin_reg[3]_i_340/O
                         net (fo=6, routed)           0.824    41.361    u_tdc/u_DecStop/bin_reg[3]_i_340_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I5_O)        0.105    41.466 r  u_tdc/u_DecStop/bin_reg[3]_i_344/O
                         net (fo=6, routed)           0.847    42.313    u_tdc/u_DecStop/bin_reg[3]_i_344_n_0
    SLICE_X41Y65         LUT5 (Prop_lut5_I4_O)        0.124    42.437 r  u_tdc/u_DecStop/bin_reg[4]_i_468/O
                         net (fo=6, routed)           0.935    43.373    u_tdc/u_DecStop/bin_reg[4]_i_468_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I5_O)        0.267    43.640 r  u_tdc/u_DecStop/bin_reg[4]_i_216/O
                         net (fo=8, routed)           0.913    44.553    u_tdc/u_DecStop/bin_reg[4]_i_216_n_0
    SLICE_X36Y68         LUT6 (Prop_lut6_I5_O)        0.105    44.658 r  u_tdc/u_DecStop/bin_reg[3]_i_338/O
                         net (fo=7, routed)           0.678    45.336    u_tdc/u_DecStop/bin_reg[3]_i_338_n_0
    SLICE_X41Y68         LUT6 (Prop_lut6_I5_O)        0.105    45.441 r  u_tdc/u_DecStop/bin_reg[5]_i_442/O
                         net (fo=7, routed)           0.557    45.998    u_tdc/u_DecStop/bin_reg[5]_i_442_n_0
    SLICE_X42Y67         LUT6 (Prop_lut6_I5_O)        0.105    46.103 r  u_tdc/u_DecStop/bin_reg[3]_i_530/O
                         net (fo=6, routed)           0.864    46.967    u_tdc/u_DecStop/bin_reg[3]_i_530_n_0
    SLICE_X45Y66         LUT6 (Prop_lut6_I5_O)        0.105    47.072 r  u_tdc/u_DecStop/bin_reg[3]_i_535/O
                         net (fo=7, routed)           0.705    47.778    u_tdc/u_DecStop/bin_reg[3]_i_535_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I5_O)        0.105    47.883 r  u_tdc/u_DecStop/bin_reg[4]_i_692/O
                         net (fo=7, routed)           0.678    48.561    u_tdc/u_DecStop/bin_reg[4]_i_692_n_0
    SLICE_X50Y67         LUT6 (Prop_lut6_I5_O)        0.105    48.666 r  u_tdc/u_DecStop/bin_reg[4]_i_435/O
                         net (fo=8, routed)           0.354    49.020    u_tdc/u_DecStop/bin_reg[4]_i_435_n_0
    SLICE_X50Y68         LUT5 (Prop_lut5_I4_O)        0.105    49.125 r  u_tdc/u_DecStop/bin_reg[3]_i_524/O
                         net (fo=7, routed)           0.268    49.394    u_tdc/u_DecStop/bin_reg[3]_i_524_n_0
    SLICE_X52Y68         LUT6 (Prop_lut6_I5_O)        0.105    49.499 r  u_tdc/u_DecStop/bin_reg[5]_i_853/O
                         net (fo=7, routed)           0.484    49.983    u_tdc/u_DecStop/bin_reg[5]_i_853_n_0
    SLICE_X53Y69         LUT6 (Prop_lut6_I5_O)        0.105    50.088 r  u_tdc/u_DecStop/bin_reg[3]_i_513/O
                         net (fo=6, routed)           0.713    50.801    u_tdc/u_DecStop/bin_reg[3]_i_513_n_0
    SLICE_X53Y72         LUT6 (Prop_lut6_I5_O)        0.105    50.906 r  u_tdc/u_DecStop/bin_reg[3]_i_515/O
                         net (fo=7, routed)           0.618    51.524    u_tdc/u_DecStop/bin_reg[3]_i_515_n_0
    SLICE_X52Y73         LUT6 (Prop_lut6_I5_O)        0.105    51.629 r  u_tdc/u_DecStop/bin_reg[4]_i_719/O
                         net (fo=7, routed)           0.811    52.440    u_tdc/u_DecStop/bin_reg[4]_i_719_n_0
    SLICE_X48Y72         LUT6 (Prop_lut6_I5_O)        0.105    52.545 r  u_tdc/u_DecStop/bin_reg[4]_i_451/O
                         net (fo=7, routed)           0.810    53.355    u_tdc/u_DecStop/bin_reg[4]_i_451_n_0
    SLICE_X46Y74         LUT6 (Prop_lut6_I5_O)        0.105    53.460 r  u_tdc/u_DecStop/bin_reg[3]_i_334/O
                         net (fo=7, routed)           0.694    54.154    u_tdc/u_DecStop/bin_reg[3]_i_334_n_0
    SLICE_X45Y75         LUT6 (Prop_lut6_I5_O)        0.105    54.259 r  u_tdc/u_DecStop/bin_reg[3]_i_315/O
                         net (fo=7, routed)           0.644    54.903    u_tdc/u_DecStop/bin_reg[3]_i_315_n_0
    SLICE_X42Y76         LUT6 (Prop_lut6_I5_O)        0.105    55.008 r  u_tdc/u_DecStop/bin_reg[3]_i_141/O
                         net (fo=5, routed)           0.454    55.461    u_tdc/u_DecStop/bin_reg[3]_i_141_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I5_O)        0.105    55.566 r  u_tdc/u_DecStop/bin_reg[3]_i_145/O
                         net (fo=7, routed)           0.798    56.364    u_tdc/u_DecStop/bin_reg[3]_i_145_n_0
    SLICE_X39Y75         LUT6 (Prop_lut6_I5_O)        0.105    56.469 r  u_tdc/u_DecStop/bin_reg[3]_i_511/O
                         net (fo=6, routed)           0.536    57.005    u_tdc/u_DecStop/bin_reg[3]_i_511_n_0
    SLICE_X40Y74         LUT6 (Prop_lut6_I5_O)        0.105    57.110 r  u_tdc/u_DecStop/bin_reg[5]_i_667/O
                         net (fo=8, routed)           0.371    57.482    u_tdc/u_DecStop/bin_reg[5]_i_667_n_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I5_O)        0.105    57.587 r  u_tdc/u_DecStop/bin_reg[3]_i_503/O
                         net (fo=7, routed)           0.529    58.115    u_tdc/u_DecStop/bin_reg[3]_i_503_n_0
    SLICE_X34Y72         LUT6 (Prop_lut6_I5_O)        0.105    58.220 r  u_tdc/u_DecStop/bin_reg[5]_i_656/O
                         net (fo=7, routed)           0.553    58.774    u_tdc/u_DecStop/bin_reg[5]_i_656_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I5_O)        0.105    58.879 r  u_tdc/u_DecStop/bin_reg[3]_i_498/O
                         net (fo=6, routed)           0.646    59.525    u_tdc/u_DecStop/bin_reg[3]_i_498_n_0
    SLICE_X32Y70         LUT6 (Prop_lut6_I5_O)        0.105    59.630 r  u_tdc/u_DecStop/bin_reg[5]_i_693/O
                         net (fo=7, routed)           0.389    60.019    u_tdc/u_DecStop/bin_reg[5]_i_693_n_0
    SLICE_X30Y69         LUT6 (Prop_lut6_I5_O)        0.105    60.124 r  u_tdc/u_DecStop/bin_reg[5]_i_901/O
                         net (fo=7, routed)           1.055    61.180    u_tdc/u_DecStop/bin_reg[5]_i_901_n_0
    SLICE_X28Y67         LUT6 (Prop_lut6_I5_O)        0.105    61.285 r  u_tdc/u_DecStop/bin_reg[5]_i_682/O
                         net (fo=7, routed)           0.930    62.214    u_tdc/u_DecStop/bin_reg[5]_i_682_n_0
    SLICE_X26Y69         LUT6 (Prop_lut6_I5_O)        0.105    62.319 r  u_tdc/u_DecStop/bin_reg[5]_i_709/O
                         net (fo=7, routed)           0.528    62.847    u_tdc/u_DecStop/bin_reg[5]_i_709_n_0
    SLICE_X26Y70         LUT6 (Prop_lut6_I5_O)        0.105    62.952 r  u_tdc/u_DecStop/bin_reg[5]_i_475/O
                         net (fo=7, routed)           0.821    63.773    u_tdc/u_DecStop/bin_reg[5]_i_475_n_0
    SLICE_X28Y72         LUT6 (Prop_lut6_I5_O)        0.105    63.878 r  u_tdc/u_DecStop/bin_reg[3]_i_130/O
                         net (fo=6, routed)           0.831    64.709    u_tdc/u_DecStop/bin_reg[3]_i_130_n_0
    SLICE_X26Y74         LUT6 (Prop_lut6_I5_O)        0.105    64.814 r  u_tdc/u_DecStop/bin_reg[3]_i_133/O
                         net (fo=7, routed)           0.500    65.315    u_tdc/u_DecStop/bin_reg[3]_i_133_n_0
    SLICE_X29Y74         LUT6 (Prop_lut6_I5_O)        0.105    65.420 r  u_tdc/u_DecStop/bin_reg[3]_i_293/O
                         net (fo=7, routed)           0.878    66.298    u_tdc/u_DecStop/bin_reg[3]_i_293_n_0
    SLICE_X26Y75         LUT6 (Prop_lut6_I5_O)        0.105    66.403 r  u_tdc/u_DecStop/bin_reg[4]_i_386/O
                         net (fo=8, routed)           0.921    67.324    u_tdc/u_DecStop/bin_reg[4]_i_386_n_0
    SLICE_X25Y77         LUT5 (Prop_lut5_I4_O)        0.105    67.429 r  u_tdc/u_DecStop/bin_reg[3]_i_602/O
                         net (fo=7, routed)           0.377    67.806    u_tdc/u_DecStop/bin_reg[3]_i_602_n_0
    SLICE_X31Y77         LUT6 (Prop_lut6_I5_O)        0.105    67.911 r  u_tdc/u_DecStop/bin_reg[5]_i_595/O
                         net (fo=7, routed)           0.695    68.606    u_tdc/u_DecStop/bin_reg[5]_i_595_n_0
    SLICE_X31Y78         LUT6 (Prop_lut6_I5_O)        0.105    68.711 r  u_tdc/u_DecStop/bin_reg[3]_i_477/O
                         net (fo=6, routed)           0.659    69.370    u_tdc/u_DecStop/bin_reg[3]_i_477_n_0
    SLICE_X35Y78         LUT6 (Prop_lut6_I5_O)        0.105    69.475 r  u_tdc/u_DecStop/bin_reg[3]_i_480/O
                         net (fo=6, routed)           0.402    69.878    u_tdc/u_DecStop/bin_reg[3]_i_480_n_0
    SLICE_X35Y78         LUT6 (Prop_lut6_I5_O)        0.105    69.983 r  u_tdc/u_DecStop/bin_reg[4]_i_353/O
                         net (fo=6, routed)           0.730    70.713    u_tdc/u_DecStop/bin_reg[4]_i_353_n_0
    SLICE_X42Y78         LUT6 (Prop_lut6_I5_O)        0.105    70.818 r  u_tdc/u_DecStop/bin_reg[6]_i_342/O
                         net (fo=7, routed)           0.741    71.559    u_tdc/u_DecStop/bin_reg[6]_i_342_n_0
    SLICE_X43Y78         LUT6 (Prop_lut6_I5_O)        0.105    71.664 r  u_tdc/u_DecStop/bin_reg[3]_i_486/O
                         net (fo=7, routed)           1.116    72.780    u_tdc/u_DecStop/bin_reg[3]_i_486_n_0
    SLICE_X44Y83         LUT6 (Prop_lut6_I5_O)        0.105    72.885 r  u_tdc/u_DecStop/bin_reg[5]_i_394/O
                         net (fo=7, routed)           0.386    73.270    u_tdc/u_DecStop/bin_reg[5]_i_394_n_0
    SLICE_X42Y84         LUT6 (Prop_lut6_I5_O)        0.105    73.375 r  u_tdc/u_DecStop/bin_reg[3]_i_262/O
                         net (fo=6, routed)           0.826    74.201    u_tdc/u_DecStop/bin_reg[3]_i_262_n_0
    SLICE_X37Y82         LUT6 (Prop_lut6_I5_O)        0.105    74.306 r  u_tdc/u_DecStop/bin_reg[5]_i_191/O
                         net (fo=7, routed)           0.672    74.978    u_tdc/u_DecStop/bin_reg[5]_i_191_n_0
    SLICE_X34Y82         LUT6 (Prop_lut6_I5_O)        0.105    75.083 r  u_tdc/u_DecStop/bin_reg[5]_i_355/O
                         net (fo=7, routed)           0.483    75.566    u_tdc/u_DecStop/bin_reg[5]_i_355_n_0
    SLICE_X31Y82         LUT6 (Prop_lut6_I5_O)        0.105    75.671 r  u_tdc/u_DecStop/bin_reg[5]_i_204/O
                         net (fo=8, routed)           0.731    76.403    u_tdc/u_DecStop/bin_reg[5]_i_204_n_0
    SLICE_X29Y81         LUT6 (Prop_lut6_I5_O)        0.105    76.508 r  u_tdc/u_DecStop/bin_reg[3]_i_265/O
                         net (fo=7, routed)           0.760    77.268    u_tdc/u_DecStop/bin_reg[3]_i_265_n_0
    SLICE_X25Y80         LUT6 (Prop_lut6_I5_O)        0.105    77.373 r  u_tdc/u_DecStop/bin_reg[5]_i_138/O
                         net (fo=7, routed)           0.862    78.235    u_tdc/u_DecStop/bin_reg[5]_i_138_n_0
    SLICE_X24Y81         LUT6 (Prop_lut6_I5_O)        0.105    78.340 r  u_tdc/u_DecStop/bin_reg[5]_i_299/O
                         net (fo=6, routed)           1.293    79.634    u_tdc/u_DecStop/bin_reg[5]_i_299_n_0
    SLICE_X20Y83         LUT6 (Prop_lut6_I5_O)        0.105    79.739 r  u_tdc/u_DecStop/bin_reg[5]_i_294/O
                         net (fo=5, routed)           0.484    80.223    u_tdc/u_DecStop/bin_reg[5]_i_294_n_0
    SLICE_X20Y84         LUT6 (Prop_lut6_I5_O)        0.105    80.328 r  u_tdc/u_DecStop/bin_reg[5]_i_309/O
                         net (fo=6, routed)           0.619    80.947    u_tdc/u_DecStop/bin_reg[5]_i_309_n_0
    SLICE_X18Y85         LUT6 (Prop_lut6_I5_O)        0.105    81.052 r  u_tdc/u_DecStop/bin_reg[5]_i_586/O
                         net (fo=6, routed)           0.480    81.532    u_tdc/u_DecStop/bin_reg[5]_i_586_n_0
    SLICE_X19Y86         LUT6 (Prop_lut6_I5_O)        0.105    81.637 r  u_tdc/u_DecStop/bin_reg[5]_i_574/O
                         net (fo=6, routed)           0.925    82.562    u_tdc/u_DecStop/bin_reg[5]_i_574_n_0
    SLICE_X14Y88         LUT6 (Prop_lut6_I5_O)        0.105    82.667 r  u_tdc/u_DecStop/bin_reg[7]_i_660/O
                         net (fo=5, routed)           0.265    82.931    u_tdc/u_DecStop/bin_reg[7]_i_660_n_0
    SLICE_X14Y86         LUT6 (Prop_lut6_I5_O)        0.105    83.036 r  u_tdc/u_DecStop/bin_reg[5]_i_569/O
                         net (fo=5, routed)           0.651    83.688    u_tdc/u_DecStop/bin_reg[5]_i_569_n_0
    SLICE_X15Y83         LUT6 (Prop_lut6_I5_O)        0.105    83.793 r  u_tdc/u_DecStop/bin_reg[5]_i_340/O
                         net (fo=6, routed)           0.675    84.467    u_tdc/u_DecStop/bin_reg[5]_i_340_n_0
    SLICE_X14Y82         LUT5 (Prop_lut5_I4_O)        0.105    84.572 r  u_tdc/u_DecStop/bin_reg[5]_i_336/O
                         net (fo=7, routed)           0.511    85.084    u_tdc/u_DecStop/bin_reg[5]_i_336_n_0
    SLICE_X16Y80         LUT6 (Prop_lut6_I5_O)        0.105    85.189 r  u_tdc/u_DecStop/bin_reg[6]_i_264/O
                         net (fo=6, routed)           0.623    85.812    u_tdc/u_DecStop/bin_reg[6]_i_264_n_0
    SLICE_X15Y79         LUT5 (Prop_lut5_I4_O)        0.105    85.917 r  u_tdc/u_DecStop/bin_reg[5]_i_166/O
                         net (fo=7, routed)           0.708    86.625    u_tdc/u_DecStop/bin_reg[5]_i_166_n_0
    SLICE_X19Y79         LUT6 (Prop_lut6_I5_O)        0.105    86.730 r  u_tdc/u_DecStop/bin_reg[6]_i_133/O
                         net (fo=6, routed)           0.542    87.272    u_tdc/u_DecStop/bin_reg[6]_i_133_n_0
    SLICE_X19Y78         LUT6 (Prop_lut6_I5_O)        0.105    87.377 r  u_tdc/u_DecStop/bin_reg[3]_i_283/O
                         net (fo=4, routed)           0.933    88.310    u_tdc/u_DecStop/bin_reg[3]_i_283_n_0
    SLICE_X22Y77         LUT6 (Prop_lut6_I5_O)        0.105    88.415 r  u_tdc/u_DecStop/bin_reg[3]_i_278/O
                         net (fo=4, routed)           1.115    89.530    u_tdc/u_DecStop/bin_reg[3]_i_278_n_0
    SLICE_X21Y74         LUT5 (Prop_lut5_I4_O)        0.105    89.635 r  u_tdc/u_DecStop/bin_reg[6]_i_170/O
                         net (fo=4, routed)           0.699    90.334    u_tdc/u_DecStop/bin_reg[6]_i_170_n_0
    SLICE_X20Y73         LUT6 (Prop_lut6_I5_O)        0.105    90.439 r  u_tdc/u_DecStop/bin_reg[7]_i_253/O
                         net (fo=5, routed)           0.709    91.148    u_tdc/u_DecStop/bin_reg[7]_i_253_n_0
    SLICE_X14Y72         LUT6 (Prop_lut6_I5_O)        0.105    91.253 r  u_tdc/u_DecStop/bin_reg[6]_i_206/O
                         net (fo=7, routed)           0.808    92.061    u_tdc/u_DecStop/bin_reg[6]_i_206_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I5_O)        0.105    92.166 r  u_tdc/u_DecStop/bin_reg[6]_i_108/O
                         net (fo=6, routed)           0.466    92.632    u_tdc/u_DecStop/bin_reg[6]_i_108_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I5_O)        0.105    92.737 r  u_tdc/u_DecStop/bin_reg[6]_i_190/O
                         net (fo=4, routed)           0.270    93.006    u_tdc/u_DecStop/bin_reg[6]_i_190_n_0
    SLICE_X13Y70         LUT6 (Prop_lut6_I5_O)        0.105    93.111 r  u_tdc/u_DecStop/bin_reg[5]_i_276/O
                         net (fo=4, routed)           0.794    93.905    u_tdc/u_DecStop/bin_reg[5]_i_276_n_0
    SLICE_X14Y68         LUT5 (Prop_lut5_I4_O)        0.105    94.010 r  u_tdc/u_DecStop/bin_reg[7]_i_240/O
                         net (fo=4, routed)           0.418    94.428    u_tdc/u_DecStop/bin_reg[7]_i_240_n_0
    SLICE_X15Y68         LUT6 (Prop_lut6_I5_O)        0.105    94.533 r  u_tdc/u_DecStop/bin_reg[4]_i_118/O
                         net (fo=4, routed)           0.493    95.026    u_tdc/u_DecStop/bin_reg[4]_i_118_n_0
    SLICE_X20Y67         LUT5 (Prop_lut5_I4_O)        0.105    95.131 r  u_tdc/u_DecStop/bin_reg[3]_i_107/O
                         net (fo=4, routed)           0.373    95.503    u_tdc/u_DecStop/bin_reg[3]_i_107_n_0
    SLICE_X23Y68         LUT6 (Prop_lut6_I0_O)        0.105    95.608 f  u_tdc/u_DecStop/bin_reg[3]_i_108/O
                         net (fo=1, routed)           0.651    96.260    u_tdc/u_DecStop/bin_reg[3]_i_108_n_0
    SLICE_X23Y67         LUT3 (Prop_lut3_I2_O)        0.105    96.365 r  u_tdc/u_DecStop/bin_reg[3]_i_35/O
                         net (fo=1, routed)           0.414    96.779    u_tdc/u_DecStop/bin_reg[3]_i_35_n_0
    SLICE_X22Y67         LUT6 (Prop_lut6_I5_O)        0.105    96.884 r  u_tdc/u_DecStop/bin_reg[3]_i_8/O
                         net (fo=1, routed)           0.670    97.553    u_tdc/u_DecStop/bin_reg[3]_i_8_n_0
    SLICE_X20Y67         LUT6 (Prop_lut6_I2_O)        0.105    97.658 r  u_tdc/u_DecStop/bin_reg[3]_i_2/O
                         net (fo=1, routed)           0.440    98.098    u_tdc/u_DecStop/bin_reg[3]_i_2_n_0
    SLICE_X24Y67         LUT6 (Prop_lut6_I0_O)        0.105    98.203 r  u_tdc/u_DecStop/bin_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    98.203    u_tdc/u_DecStop/bin_reg[3]_i_1_n_0
    SLICE_X24Y67         LDCE                                         r  u_tdc/u_DecStop/bin_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 startReading_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_send_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.910ns  (logic 0.431ns (47.355%)  route 0.479ns (52.645%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.526    -1.932    clk
    SLICE_X8Y60          FDRE                                         r  startReading_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.347    -1.585 r  startReading_reg/Q
                         net (fo=3, routed)           0.479    -1.106    u_memory/led_ReadStage_OBUF
    SLICE_X9Y64          LUT4 (Prop_lut4_I0_O)        0.084    -1.022 r  u_memory/uart_send_i_1/O
                         net (fo=1, routed)           0.000    -1.022    uart_send0
    SLICE_X9Y64          FDRE                                         r  uart_send_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tdc/u_FineDelay/genblk4[213].StopFF/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_DecStop/bin_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.702ns  (logic 0.472ns (27.726%)  route 1.230ns (72.274%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.511    -1.947    u_tdc/u_FineDelay/clk
    SLICE_X28Y80         FDCE                                         r  u_tdc/u_FineDelay/genblk4[213].StopFF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDCE (Prop_fdce_C_Q)         0.304    -1.643 r  u_tdc/u_FineDelay/genblk4[213].StopFF/Q
                         net (fo=42, routed)          0.569    -1.073    u_tdc/u_DecStop/wDecoStoptIn[213]
    SLICE_X19Y79         LUT6 (Prop_lut6_I2_O)        0.084    -0.989 r  u_tdc/u_DecStop/bin_reg[1]_i_4/O
                         net (fo=1, routed)           0.661    -0.328    u_tdc/u_DecStop/bin_reg[1]_i_4_n_0
    SLICE_X20Y71         LUT6 (Prop_lut6_I2_O)        0.084    -0.244 r  u_tdc/u_DecStop/bin_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    u_tdc/u_DecStop/bin_reg[1]_i_1_n_0
    SLICE_X20Y71         LDCE                                         r  u_tdc/u_DecStop/bin_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/storeStart_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.708ns  (logic 0.388ns (22.716%)  route 1.320ns (77.284%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.513    -1.945    u_tdc/clk0
    SLICE_X33Y64         FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDCE (Prop_fdce_C_Q)         0.304    -1.641 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.291    -1.350    u_tdc/ready
    SLICE_X29Y65         LUT3 (Prop_lut3_I2_O)        0.084    -1.266 f  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         1.029    -0.237    u_tdc/u_merge/irst
    SLICE_X21Y64         FDCE                                         f  u_tdc/u_merge/storeStart_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 startReading_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            readEN_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.727ns  (logic 0.515ns (29.826%)  route 1.212ns (70.174%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.526    -1.932    clk
    SLICE_X8Y60          FDRE                                         r  startReading_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.347    -1.585 r  startReading_reg/Q
                         net (fo=3, routed)           0.758    -0.827    u_memory/led_ReadStage_OBUF
    SLICE_X6Y63          LUT6 (Prop_lut6_I0_O)        0.084    -0.743 r  u_memory/readEN_i_2/O
                         net (fo=1, routed)           0.454    -0.289    u_memory/readEN0
    SLICE_X6Y63          LUT4 (Prop_lut4_I2_O)        0.084    -0.205 r  u_memory/readEN_i_1/O
                         net (fo=1, routed)           0.000    -0.205    u_memory_n_35
    SLICE_X6Y63          FDRE                                         r  readEN_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/enable_counter_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.798ns  (logic 0.388ns (21.574%)  route 1.410ns (78.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.513    -1.945    u_tdc/clk0
    SLICE_X33Y64         FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDCE (Prop_fdce_C_Q)         0.304    -1.641 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.291    -1.350    u_tdc/ready
    SLICE_X29Y65         LUT3 (Prop_lut3_I2_O)        0.084    -1.266 f  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         1.120    -0.146    u_tdc/u_merge/irst
    SLICE_X21Y65         FDCE                                         f  u_tdc/u_merge/enable_counter_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tdc/u_FineDelay/genblk4[80].StopFF/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_DecStop/bin_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.837ns  (logic 0.472ns (25.692%)  route 1.365ns (74.308%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.512    -1.946    u_tdc/u_FineDelay/clk
    SLICE_X39Y59         FDCE                                         r  u_tdc/u_FineDelay/genblk4[80].StopFF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDCE (Prop_fdce_C_Q)         0.304    -1.642 r  u_tdc/u_FineDelay/genblk4[80].StopFF/Q
                         net (fo=41, routed)          0.529    -1.112    u_tdc/u_DecStop/wDecoStoptIn[80]
    SLICE_X36Y59         LUT6 (Prop_lut6_I2_O)        0.084    -1.028 f  u_tdc/u_DecStop/bin_reg[4]_i_5/O
                         net (fo=1, routed)           0.836    -0.193    u_tdc/u_DecStop/bin_reg[4]_i_5_n_0
    SLICE_X24Y67         LUT6 (Prop_lut6_I3_O)        0.084    -0.109 r  u_tdc/u_DecStop/bin_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.109    u_tdc/u_DecStop/bin_reg[4]_i_1_n_0
    SLICE_X24Y67         LDCE                                         r  u_tdc/u_DecStop/bin_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tdc/u_FineDelay/genblk4[221].StopFF/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_DecStop/bin_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.847ns  (logic 0.472ns (25.559%)  route 1.375ns (74.441%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.512    -1.946    u_tdc/u_FineDelay/clk
    SLICE_X21Y75         FDCE                                         r  u_tdc/u_FineDelay/genblk4[221].StopFF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y75         FDCE (Prop_fdce_C_Q)         0.304    -1.642 r  u_tdc/u_FineDelay/genblk4[221].StopFF/Q
                         net (fo=41, routed)          0.623    -1.019    u_tdc/u_DecStop/wDecoStoptIn[221]
    SLICE_X19Y72         LUT6 (Prop_lut6_I3_O)        0.084    -0.935 f  u_tdc/u_DecStop/bin_reg[6]_i_3/O
                         net (fo=4, routed)           0.285    -0.649    u_tdc/u_DecStop/bin_reg[6]_i_3_n_0
    SLICE_X18Y71         LUT6 (Prop_lut6_I1_O)        0.084    -0.565 r  u_tdc/u_DecStop/bin_reg[6]_i_1/O
                         net (fo=1, routed)           0.466    -0.099    u_tdc/u_DecStop/bin_reg[6]_i_1_n_0
    SLICE_X17Y67         LDCE                                         r  u_tdc/u_DecStop/bin_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tdc/u_FineDelay/genblk4[235].StopFF/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_DecStop/bin_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.878ns  (logic 0.556ns (29.610%)  route 1.322ns (70.390%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.506    -1.952    u_tdc/u_FineDelay/clk
    SLICE_X25Y75         FDCE                                         r  u_tdc/u_FineDelay/genblk4[235].StopFF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y75         FDCE (Prop_fdce_C_Q)         0.304    -1.648 r  u_tdc/u_FineDelay/genblk4[235].StopFF/Q
                         net (fo=39, routed)          0.640    -1.007    u_tdc/u_DecStop/wDecoStoptIn[235]
    SLICE_X22Y68         LUT6 (Prop_lut6_I0_O)        0.084    -0.923 f  u_tdc/u_DecStop/bin_reg[2]_i_8/O
                         net (fo=1, routed)           0.305    -0.618    u_tdc/u_DecStop/bin_reg[2]_i_8_n_0
    SLICE_X22Y68         LUT6 (Prop_lut6_I2_O)        0.084    -0.534 r  u_tdc/u_DecStop/bin_reg[2]_i_2/O
                         net (fo=1, routed)           0.376    -0.158    u_tdc/u_DecStop/bin_reg[2]_i_2_n_0
    SLICE_X24Y67         LUT6 (Prop_lut6_I0_O)        0.084    -0.074 r  u_tdc/u_DecStop/bin_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.074    u_tdc/u_DecStop/bin_reg[2]_i_1_n_0
    SLICE_X24Y67         LDCE                                         r  u_tdc/u_DecStop/bin_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tdc/u_FineDelay/genblk3[221].Startff/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_DecStart/bin_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.909ns  (logic 0.472ns (24.722%)  route 1.437ns (75.278%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.521    -1.937    u_tdc/u_FineDelay/clk
    SLICE_X26Y92         FDCE                                         r  u_tdc/u_FineDelay/genblk3[221].Startff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y92         FDCE (Prop_fdce_C_Q)         0.304    -1.633 r  u_tdc/u_FineDelay/genblk3[221].Startff/Q
                         net (fo=41, routed)          0.207    -1.426    u_tdc/u_DecStart/wDecoStartIn[221]
    SLICE_X27Y92         LUT6 (Prop_lut6_I4_O)        0.084    -1.342 r  u_tdc/u_DecStart/bin_reg[7]_i_7/O
                         net (fo=5, routed)           0.420    -0.923    u_tdc/u_DecStart/bin_reg[7]_i_7_n_0
    SLICE_X29Y89         LUT6 (Prop_lut6_I4_O)        0.084    -0.839 r  u_tdc/u_DecStart/bin_reg[6]_i_1/O
                         net (fo=1, routed)           0.811    -0.028    u_tdc/u_DecStart/bin_reg[6]_i_1_n_0
    SLICE_X29Y66         LDCE                                         r  u_tdc/u_DecStart/bin_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tdc/u_FineDelay/genblk3[236].Startff/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_DecStart/bin_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.941ns  (logic 0.472ns (24.316%)  route 1.469ns (75.684%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.515    -1.943    u_tdc/u_FineDelay/clk
    SLICE_X33Y88         FDCE                                         r  u_tdc/u_FineDelay/genblk3[236].Startff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDCE (Prop_fdce_C_Q)         0.304    -1.639 f  u_tdc/u_FineDelay/genblk3[236].Startff/Q
                         net (fo=34, routed)          0.325    -1.314    u_tdc/u_DecStart/wDecoStartIn[236]
    SLICE_X31Y88         LUT6 (Prop_lut6_I3_O)        0.084    -1.230 f  u_tdc/u_DecStart/bin_reg[7]_i_4/O
                         net (fo=1, routed)           0.279    -0.951    u_tdc/u_DecStart/bin_reg[7]_i_4_n_0
    SLICE_X31Y88         LUT6 (Prop_lut6_I1_O)        0.084    -0.867 r  u_tdc/u_DecStart/bin_reg[7]_i_1/O
                         net (fo=1, routed)           0.866    -0.002    u_tdc/u_DecStart/bin_reg[7]_i_1_n_0
    SLICE_X30Y66         LDCE                                         r  u_tdc/u_DecStart/bin_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out_block_clock_clk_wiz_0_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem_buffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            uart_buffer_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.742ns  (logic 0.260ns (35.029%)  route 0.482ns (64.971%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.969    -0.334    clkWizard
    SLICE_X8Y58          FDRE                                         r  mem_buffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58          FDRE (Prop_fdre_C_Q)         0.204    -0.130 r  mem_buffer_reg[11]/Q
                         net (fo=1, routed)           0.482     0.352    mem_buffer[11]
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.056     0.408 r  uart_buffer[3]_i_1/O
                         net (fo=1, routed)           0.000     0.408    uart_buffer[3]_i_1_n_0
    SLICE_X10Y60         FDRE                                         r  uart_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_buffer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            uart_buffer_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.710ns  (logic 0.306ns (43.094%)  route 0.404ns (56.906%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.968    -0.335    clkWizard
    SLICE_X8Y61          FDRE                                         r  mem_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.184    -0.151 r  mem_buffer_reg[6]/Q
                         net (fo=1, routed)           0.404     0.253    mem_buffer[6]
    SLICE_X9Y61          LUT6 (Prop_lut6_I1_O)        0.122     0.375 r  uart_buffer[6]_i_1/O
                         net (fo=1, routed)           0.000     0.375    uart_buffer[6]_i_1_n_0
    SLICE_X9Y61          FDRE                                         r  uart_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_buffer_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            uart_buffer_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.681ns  (logic 0.260ns (38.193%)  route 0.421ns (61.807%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.969    -0.334    clkWizard
    SLICE_X8Y58          FDRE                                         r  mem_buffer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58          FDRE (Prop_fdre_C_Q)         0.204    -0.130 r  mem_buffer_reg[13]/Q
                         net (fo=1, routed)           0.421     0.291    mem_buffer[13]
    SLICE_X9Y59          LUT6 (Prop_lut6_I0_O)        0.056     0.347 r  uart_buffer[5]_i_1/O
                         net (fo=1, routed)           0.000     0.347    uart_buffer[5]_i_1_n_0
    SLICE_X9Y59          FDRE                                         r  uart_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_buffer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            uart_buffer_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.680ns  (logic 0.283ns (41.594%)  route 0.397ns (58.406%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.968    -0.335    clkWizard
    SLICE_X9Y60          FDRE                                         r  mem_buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDRE (Prop_fdre_C_Q)         0.160    -0.175 r  mem_buffer_reg[4]/Q
                         net (fo=1, routed)           0.397     0.223    mem_buffer[4]
    SLICE_X9Y61          LUT6 (Prop_lut6_I1_O)        0.123     0.346 r  uart_buffer[4]_i_1/O
                         net (fo=1, routed)           0.000     0.346    uart_buffer[4]_i_1_n_0
    SLICE_X9Y61          FDRE                                         r  uart_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_buffer_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            uart_buffer_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.666ns  (logic 0.260ns (39.019%)  route 0.406ns (60.981%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.969    -0.334    clkWizard
    SLICE_X8Y58          FDRE                                         r  mem_buffer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58          FDRE (Prop_fdre_C_Q)         0.204    -0.130 r  mem_buffer_reg[15]/Q
                         net (fo=1, routed)           0.406     0.276    mem_buffer[15]
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.056     0.332 r  uart_buffer[7]_i_1/O
                         net (fo=1, routed)           0.000     0.332    uart_buffer[7]_i_1_n_0
    SLICE_X10Y60         FDRE                                         r  uart_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_buffer_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            uart_buffer_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.648ns  (logic 0.308ns (47.517%)  route 0.340ns (52.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.969    -0.334    clkWizard
    SLICE_X8Y59          FDRE                                         r  mem_buffer_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDRE (Prop_fdre_C_Q)         0.184    -0.150 r  mem_buffer_reg[26]/Q
                         net (fo=1, routed)           0.340     0.190    mem_buffer[26]
    SLICE_X9Y59          LUT6 (Prop_lut6_I2_O)        0.124     0.314 r  uart_buffer[2]_i_1/O
                         net (fo=1, routed)           0.000     0.314    uart_buffer[2]_i_1_n_0
    SLICE_X9Y59          FDRE                                         r  uart_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_buffer_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            uart_buffer_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.648ns  (logic 0.306ns (47.242%)  route 0.342ns (52.758%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.968    -0.335    clkWizard
    SLICE_X8Y61          FDRE                                         r  mem_buffer_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.184    -0.151 r  mem_buffer_reg[24]/Q
                         net (fo=1, routed)           0.342     0.191    mem_buffer[24]
    SLICE_X9Y61          LUT6 (Prop_lut6_I2_O)        0.122     0.313 r  uart_buffer[0]_i_1/O
                         net (fo=1, routed)           0.000     0.313    uart_buffer[0]_i_1_n_0
    SLICE_X9Y61          FDRE                                         r  uart_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_buffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            uart_buffer_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.531ns  (logic 0.260ns (48.923%)  route 0.271ns (51.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.969    -0.334    clkWizard
    SLICE_X8Y59          FDRE                                         r  mem_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDRE (Prop_fdre_C_Q)         0.204    -0.130 r  mem_buffer_reg[1]/Q
                         net (fo=1, routed)           0.271     0.142    mem_buffer[1]
    SLICE_X9Y59          LUT6 (Prop_lut6_I1_O)        0.056     0.198 r  uart_buffer[1]_i_1/O
                         net (fo=1, routed)           0.000     0.198    uart_buffer[1]_i_1_n_0
    SLICE_X9Y59          FDRE                                         r  uart_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem_buffer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            uart_buffer_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.525ns  (logic 0.431ns (82.025%)  route 0.094ns (17.975%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.525    -1.933    clkWizard
    SLICE_X8Y61          FDRE                                         r  mem_buffer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.347    -1.586 r  mem_buffer_reg[14]/Q
                         net (fo=1, routed)           0.094    -1.491    mem_buffer[14]
    SLICE_X9Y61          LUT6 (Prop_lut6_I0_O)        0.084    -1.407 r  uart_buffer[6]_i_1/O
                         net (fo=1, routed)           0.000    -1.407    uart_buffer[6]_i_1_n_0
    SLICE_X9Y61          FDRE                                         r  uart_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_buffer_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            uart_buffer_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.526ns  (logic 0.431ns (81.870%)  route 0.095ns (18.130%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.525    -1.933    clkWizard
    SLICE_X8Y61          FDRE                                         r  mem_buffer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.347    -1.586 r  mem_buffer_reg[20]/Q
                         net (fo=1, routed)           0.095    -1.490    mem_buffer[20]
    SLICE_X9Y61          LUT6 (Prop_lut6_I5_O)        0.084    -1.406 r  uart_buffer[4]_i_1/O
                         net (fo=1, routed)           0.000    -1.406    uart_buffer[4]_i_1_n_0
    SLICE_X9Y61          FDRE                                         r  uart_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_buffer_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            uart_buffer_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.526ns  (logic 0.431ns (81.870%)  route 0.095ns (18.130%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.527    -1.931    clkWizard
    SLICE_X8Y59          FDRE                                         r  mem_buffer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDRE (Prop_fdre_C_Q)         0.347    -1.584 r  mem_buffer_reg[18]/Q
                         net (fo=1, routed)           0.095    -1.488    mem_buffer[18]
    SLICE_X9Y59          LUT6 (Prop_lut6_I5_O)        0.084    -1.404 r  uart_buffer[2]_i_1/O
                         net (fo=1, routed)           0.000    -1.404    uart_buffer[2]_i_1_n_0
    SLICE_X9Y59          FDRE                                         r  uart_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_buffer_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            uart_buffer_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.648ns  (logic 0.388ns (59.917%)  route 0.260ns (40.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.526    -1.932    clkWizard
    SLICE_X9Y60          FDRE                                         r  mem_buffer_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDRE (Prop_fdre_C_Q)         0.304    -1.628 r  mem_buffer_reg[29]/Q
                         net (fo=1, routed)           0.260    -1.368    mem_buffer[29]
    SLICE_X9Y59          LUT6 (Prop_lut6_I2_O)        0.084    -1.284 r  uart_buffer[5]_i_1/O
                         net (fo=1, routed)           0.000    -1.284    uart_buffer[5]_i_1_n_0
    SLICE_X9Y59          FDRE                                         r  uart_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_buffer_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            uart_buffer_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.673ns  (logic 0.388ns (57.638%)  route 0.285ns (42.362%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.526    -1.932    clkWizard
    SLICE_X9Y60          FDRE                                         r  mem_buffer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDRE (Prop_fdre_C_Q)         0.304    -1.628 r  mem_buffer_reg[27]/Q
                         net (fo=1, routed)           0.285    -1.343    mem_buffer[27]
    SLICE_X10Y60         LUT6 (Prop_lut6_I2_O)        0.084    -1.259 r  uart_buffer[3]_i_1/O
                         net (fo=1, routed)           0.000    -1.259    uart_buffer[3]_i_1_n_0
    SLICE_X10Y60         FDRE                                         r  uart_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_buffer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            uart_buffer_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.682ns  (logic 0.388ns (56.913%)  route 0.294ns (43.087%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.527    -1.931    clkWizard
    SLICE_X9Y58          FDRE                                         r  mem_buffer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.304    -1.627 r  mem_buffer_reg[9]/Q
                         net (fo=1, routed)           0.294    -1.333    mem_buffer[9]
    SLICE_X9Y59          LUT6 (Prop_lut6_I0_O)        0.084    -1.249 r  uart_buffer[1]_i_1/O
                         net (fo=1, routed)           0.000    -1.249    uart_buffer[1]_i_1_n_0
    SLICE_X9Y59          FDRE                                         r  uart_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_buffer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            uart_buffer_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.788ns  (logic 0.471ns (59.736%)  route 0.317ns (40.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.527    -1.931    clkWizard
    SLICE_X9Y58          FDRE                                         r  mem_buffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.279    -1.652 r  mem_buffer_reg[7]/Q
                         net (fo=1, routed)           0.317    -1.334    mem_buffer[7]
    SLICE_X10Y60         LUT6 (Prop_lut6_I1_O)        0.192    -1.142 r  uart_buffer[7]_i_1/O
                         net (fo=1, routed)           0.000    -1.142    uart_buffer[7]_i_1_n_0
    SLICE_X10Y60         FDRE                                         r  uart_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_buffer_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            uart_buffer_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.804ns  (logic 0.388ns (48.285%)  route 0.416ns (51.715%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.526    -1.932    clkWizard
    SLICE_X9Y60          FDRE                                         r  mem_buffer_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDRE (Prop_fdre_C_Q)         0.304    -1.628 r  mem_buffer_reg[16]/Q
                         net (fo=1, routed)           0.416    -1.212    mem_buffer[16]
    SLICE_X9Y61          LUT6 (Prop_lut6_I5_O)        0.084    -1.128 r  uart_buffer[0]_i_1/O
                         net (fo=1, routed)           0.000    -1.128    uart_buffer[0]_i_1_n_0
    SLICE_X9Y61          FDRE                                         r  uart_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_block_clock_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_block_clock_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.500ns  (logic 0.029ns (1.933%)  route 1.471ns (98.067%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_block_clock_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    R3                                                0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     2.921 f  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     3.402    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.828     0.574 f  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.595     1.169    u_clk/block_clock_i/clk_wiz_0/inst/clkfbout_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.198 f  u_clk/block_clock_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.877     2.074    u_clk/block_clock_i/clk_wiz_0/inst/clkfbout_buf_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    f  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_block_clock_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.943ns  (logic 0.077ns (2.616%)  route 2.866ns (97.384%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clkfbout_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.417    -2.041    u_clk/block_clock_i/clk_wiz_0/inst/clkfbout_buf_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_block_clock_clk_wiz_0_0

Max Delay          1060 Endpoints
Min Delay          1060 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/genblk2[236].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.053ns  (logic 7.248ns (51.578%)  route 6.805ns (48.422%))
  Logic Levels:           61  (CARRY4=60 IBUFDS=1)
  Clock Path Skew:        -1.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=52, routed)          6.796     7.663    u_tdc/u_FineDelay/iHit
    SLICE_X38Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.481     8.144 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     8.144    u_tdc/u_FineDelay/wCarryOutputs[3]
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.242 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.242    u_tdc/u_FineDelay/wCarryOutputs[7]
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.340 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.340    u_tdc/u_FineDelay/wCarryOutputs[11]
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.438 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.438    u_tdc/u_FineDelay/wCarryOutputs[15]
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.536 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.536    u_tdc/u_FineDelay/wCarryOutputs[19]
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.634 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.634    u_tdc/u_FineDelay/wCarryOutputs[23]
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.732 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.732    u_tdc/u_FineDelay/wCarryOutputs[27]
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.830 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.830    u_tdc/u_FineDelay/wCarryOutputs[31]
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.928 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.928    u_tdc/u_FineDelay/wCarryOutputs[35]
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.026 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.001     9.027    u_tdc/u_FineDelay/wCarryOutputs[39]
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.125 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.125    u_tdc/u_FineDelay/wCarryOutputs[43]
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.223 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.223    u_tdc/u_FineDelay/wCarryOutputs[47]
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.321 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.321    u_tdc/u_FineDelay/wCarryOutputs[51]
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.419 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.419    u_tdc/u_FineDelay/wCarryOutputs[55]
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.517 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.517    u_tdc/u_FineDelay/wCarryOutputs[59]
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.615 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.615    u_tdc/u_FineDelay/wCarryOutputs[63]
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.713 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.713    u_tdc/u_FineDelay/wCarryOutputs[67]
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.811 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.811    u_tdc/u_FineDelay/wCarryOutputs[71]
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.909 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.909    u_tdc/u_FineDelay/wCarryOutputs[75]
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.007 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.007    u_tdc/u_FineDelay/wCarryOutputs[79]
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.105 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.105    u_tdc/u_FineDelay/wCarryOutputs[83]
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.203 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.203    u_tdc/u_FineDelay/wCarryOutputs[87]
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.301 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.301    u_tdc/u_FineDelay/wCarryOutputs[91]
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.399 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.399    u_tdc/u_FineDelay/wCarryOutputs[95]
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.497 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.497    u_tdc/u_FineDelay/wCarryOutputs[99]
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.595 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.595    u_tdc/u_FineDelay/wCarryOutputs[103]
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.693 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.693    u_tdc/u_FineDelay/wCarryOutputs[107]
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.791 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.791    u_tdc/u_FineDelay/wCarryOutputs[111]
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.889 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.889    u_tdc/u_FineDelay/wCarryOutputs[115]
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.987 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.987    u_tdc/u_FineDelay/wCarryOutputs[119]
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.085 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.085    u_tdc/u_FineDelay/wCarryOutputs[123]
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.183 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.183    u_tdc/u_FineDelay/wCarryOutputs[127]
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.281 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.281    u_tdc/u_FineDelay/wCarryOutputs[131]
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.379 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.379    u_tdc/u_FineDelay/wCarryOutputs[135]
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.477 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.008    11.485    u_tdc/u_FineDelay/wCarryOutputs[139]
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.583 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.583    u_tdc/u_FineDelay/wCarryOutputs[143]
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.681 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.681    u_tdc/u_FineDelay/wCarryOutputs[147]
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.779 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.779    u_tdc/u_FineDelay/wCarryOutputs[151]
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.877 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.877    u_tdc/u_FineDelay/wCarryOutputs[155]
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.975 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.975    u_tdc/u_FineDelay/wCarryOutputs[159]
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.073 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.073    u_tdc/u_FineDelay/wCarryOutputs[163]
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.171 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.171    u_tdc/u_FineDelay/wCarryOutputs[167]
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.269 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.269    u_tdc/u_FineDelay/wCarryOutputs[171]
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.367 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.367    u_tdc/u_FineDelay/wCarryOutputs[175]
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.465 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.465    u_tdc/u_FineDelay/wCarryOutputs[179]
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.563 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.563    u_tdc/u_FineDelay/wCarryOutputs[183]
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.661 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.661    u_tdc/u_FineDelay/wCarryOutputs[187]
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.759 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.759    u_tdc/u_FineDelay/wCarryOutputs[191]
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.857 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.857    u_tdc/u_FineDelay/wCarryOutputs[195]
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.955 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.955    u_tdc/u_FineDelay/wCarryOutputs[199]
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.053 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.053    u_tdc/u_FineDelay/wCarryOutputs[203]
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.151 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.151    u_tdc/u_FineDelay/wCarryOutputs[207]
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.249 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.249    u_tdc/u_FineDelay/wCarryOutputs[211]
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.347 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.347    u_tdc/u_FineDelay/wCarryOutputs[215]
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.445 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.445    u_tdc/u_FineDelay/wCarryOutputs[219]
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.543 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.543    u_tdc/u_FineDelay/wCarryOutputs[223]
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.641 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.641    u_tdc/u_FineDelay/wCarryOutputs[227]
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.739 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.739    u_tdc/u_FineDelay/wCarryOutputs[231]
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.837 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.837    u_tdc/u_FineDelay/wCarryOutputs[235]
    SLICE_X38Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    14.053 r  u_tdc/u_FineDelay/genblk1[59].carry_4/CO[0]
                         net (fo=1, routed)           0.000    14.053    u_tdc/u_FineDelay/wCarryOutputs[236]
    SLICE_X38Y99         FDCE                                         r  u_tdc/u_FineDelay/genblk2[236].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.513    -1.945    u_tdc/u_FineDelay/clk
    SLICE_X38Y99         FDCE                                         r  u_tdc/u_FineDelay/genblk2[236].Firstff/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/genblk2[238].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.027ns  (logic 7.222ns (51.488%)  route 6.805ns (48.512%))
  Logic Levels:           61  (CARRY4=60 IBUFDS=1)
  Clock Path Skew:        -1.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=52, routed)          6.796     7.663    u_tdc/u_FineDelay/iHit
    SLICE_X38Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.481     8.144 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     8.144    u_tdc/u_FineDelay/wCarryOutputs[3]
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.242 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.242    u_tdc/u_FineDelay/wCarryOutputs[7]
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.340 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.340    u_tdc/u_FineDelay/wCarryOutputs[11]
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.438 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.438    u_tdc/u_FineDelay/wCarryOutputs[15]
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.536 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.536    u_tdc/u_FineDelay/wCarryOutputs[19]
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.634 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.634    u_tdc/u_FineDelay/wCarryOutputs[23]
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.732 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.732    u_tdc/u_FineDelay/wCarryOutputs[27]
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.830 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.830    u_tdc/u_FineDelay/wCarryOutputs[31]
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.928 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.928    u_tdc/u_FineDelay/wCarryOutputs[35]
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.026 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.001     9.027    u_tdc/u_FineDelay/wCarryOutputs[39]
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.125 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.125    u_tdc/u_FineDelay/wCarryOutputs[43]
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.223 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.223    u_tdc/u_FineDelay/wCarryOutputs[47]
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.321 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.321    u_tdc/u_FineDelay/wCarryOutputs[51]
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.419 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.419    u_tdc/u_FineDelay/wCarryOutputs[55]
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.517 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.517    u_tdc/u_FineDelay/wCarryOutputs[59]
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.615 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.615    u_tdc/u_FineDelay/wCarryOutputs[63]
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.713 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.713    u_tdc/u_FineDelay/wCarryOutputs[67]
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.811 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.811    u_tdc/u_FineDelay/wCarryOutputs[71]
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.909 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.909    u_tdc/u_FineDelay/wCarryOutputs[75]
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.007 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.007    u_tdc/u_FineDelay/wCarryOutputs[79]
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.105 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.105    u_tdc/u_FineDelay/wCarryOutputs[83]
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.203 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.203    u_tdc/u_FineDelay/wCarryOutputs[87]
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.301 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.301    u_tdc/u_FineDelay/wCarryOutputs[91]
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.399 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.399    u_tdc/u_FineDelay/wCarryOutputs[95]
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.497 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.497    u_tdc/u_FineDelay/wCarryOutputs[99]
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.595 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.595    u_tdc/u_FineDelay/wCarryOutputs[103]
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.693 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.693    u_tdc/u_FineDelay/wCarryOutputs[107]
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.791 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.791    u_tdc/u_FineDelay/wCarryOutputs[111]
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.889 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.889    u_tdc/u_FineDelay/wCarryOutputs[115]
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.987 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.987    u_tdc/u_FineDelay/wCarryOutputs[119]
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.085 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.085    u_tdc/u_FineDelay/wCarryOutputs[123]
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.183 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.183    u_tdc/u_FineDelay/wCarryOutputs[127]
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.281 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.281    u_tdc/u_FineDelay/wCarryOutputs[131]
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.379 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.379    u_tdc/u_FineDelay/wCarryOutputs[135]
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.477 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.008    11.485    u_tdc/u_FineDelay/wCarryOutputs[139]
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.583 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.583    u_tdc/u_FineDelay/wCarryOutputs[143]
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.681 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.681    u_tdc/u_FineDelay/wCarryOutputs[147]
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.779 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.779    u_tdc/u_FineDelay/wCarryOutputs[151]
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.877 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.877    u_tdc/u_FineDelay/wCarryOutputs[155]
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.975 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.975    u_tdc/u_FineDelay/wCarryOutputs[159]
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.073 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.073    u_tdc/u_FineDelay/wCarryOutputs[163]
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.171 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.171    u_tdc/u_FineDelay/wCarryOutputs[167]
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.269 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.269    u_tdc/u_FineDelay/wCarryOutputs[171]
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.367 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.367    u_tdc/u_FineDelay/wCarryOutputs[175]
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.465 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.465    u_tdc/u_FineDelay/wCarryOutputs[179]
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.563 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.563    u_tdc/u_FineDelay/wCarryOutputs[183]
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.661 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.661    u_tdc/u_FineDelay/wCarryOutputs[187]
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.759 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.759    u_tdc/u_FineDelay/wCarryOutputs[191]
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.857 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.857    u_tdc/u_FineDelay/wCarryOutputs[195]
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.955 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.955    u_tdc/u_FineDelay/wCarryOutputs[199]
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.053 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.053    u_tdc/u_FineDelay/wCarryOutputs[203]
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.151 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.151    u_tdc/u_FineDelay/wCarryOutputs[207]
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.249 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.249    u_tdc/u_FineDelay/wCarryOutputs[211]
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.347 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.347    u_tdc/u_FineDelay/wCarryOutputs[215]
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.445 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.445    u_tdc/u_FineDelay/wCarryOutputs[219]
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.543 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.543    u_tdc/u_FineDelay/wCarryOutputs[223]
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.641 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.641    u_tdc/u_FineDelay/wCarryOutputs[227]
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.739 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.739    u_tdc/u_FineDelay/wCarryOutputs[231]
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.837 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.837    u_tdc/u_FineDelay/wCarryOutputs[235]
    SLICE_X38Y99         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    14.027 r  u_tdc/u_FineDelay/genblk1[59].carry_4/CO[2]
                         net (fo=1, routed)           0.000    14.027    u_tdc/u_FineDelay/wCarryOutputs[238]
    SLICE_X38Y99         FDCE                                         r  u_tdc/u_FineDelay/genblk2[238].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.513    -1.945    u_tdc/u_FineDelay/clk
    SLICE_X38Y99         FDCE                                         r  u_tdc/u_FineDelay/genblk2[238].Firstff/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/genblk2[237].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.969ns  (logic 7.164ns (51.287%)  route 6.805ns (48.713%))
  Logic Levels:           61  (CARRY4=60 IBUFDS=1)
  Clock Path Skew:        -1.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=52, routed)          6.796     7.663    u_tdc/u_FineDelay/iHit
    SLICE_X38Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.481     8.144 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     8.144    u_tdc/u_FineDelay/wCarryOutputs[3]
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.242 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.242    u_tdc/u_FineDelay/wCarryOutputs[7]
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.340 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.340    u_tdc/u_FineDelay/wCarryOutputs[11]
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.438 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.438    u_tdc/u_FineDelay/wCarryOutputs[15]
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.536 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.536    u_tdc/u_FineDelay/wCarryOutputs[19]
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.634 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.634    u_tdc/u_FineDelay/wCarryOutputs[23]
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.732 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.732    u_tdc/u_FineDelay/wCarryOutputs[27]
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.830 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.830    u_tdc/u_FineDelay/wCarryOutputs[31]
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.928 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.928    u_tdc/u_FineDelay/wCarryOutputs[35]
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.026 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.001     9.027    u_tdc/u_FineDelay/wCarryOutputs[39]
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.125 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.125    u_tdc/u_FineDelay/wCarryOutputs[43]
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.223 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.223    u_tdc/u_FineDelay/wCarryOutputs[47]
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.321 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.321    u_tdc/u_FineDelay/wCarryOutputs[51]
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.419 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.419    u_tdc/u_FineDelay/wCarryOutputs[55]
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.517 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.517    u_tdc/u_FineDelay/wCarryOutputs[59]
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.615 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.615    u_tdc/u_FineDelay/wCarryOutputs[63]
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.713 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.713    u_tdc/u_FineDelay/wCarryOutputs[67]
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.811 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.811    u_tdc/u_FineDelay/wCarryOutputs[71]
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.909 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.909    u_tdc/u_FineDelay/wCarryOutputs[75]
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.007 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.007    u_tdc/u_FineDelay/wCarryOutputs[79]
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.105 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.105    u_tdc/u_FineDelay/wCarryOutputs[83]
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.203 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.203    u_tdc/u_FineDelay/wCarryOutputs[87]
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.301 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.301    u_tdc/u_FineDelay/wCarryOutputs[91]
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.399 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.399    u_tdc/u_FineDelay/wCarryOutputs[95]
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.497 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.497    u_tdc/u_FineDelay/wCarryOutputs[99]
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.595 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.595    u_tdc/u_FineDelay/wCarryOutputs[103]
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.693 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.693    u_tdc/u_FineDelay/wCarryOutputs[107]
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.791 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.791    u_tdc/u_FineDelay/wCarryOutputs[111]
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.889 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.889    u_tdc/u_FineDelay/wCarryOutputs[115]
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.987 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.987    u_tdc/u_FineDelay/wCarryOutputs[119]
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.085 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.085    u_tdc/u_FineDelay/wCarryOutputs[123]
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.183 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.183    u_tdc/u_FineDelay/wCarryOutputs[127]
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.281 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.281    u_tdc/u_FineDelay/wCarryOutputs[131]
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.379 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.379    u_tdc/u_FineDelay/wCarryOutputs[135]
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.477 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.008    11.485    u_tdc/u_FineDelay/wCarryOutputs[139]
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.583 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.583    u_tdc/u_FineDelay/wCarryOutputs[143]
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.681 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.681    u_tdc/u_FineDelay/wCarryOutputs[147]
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.779 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.779    u_tdc/u_FineDelay/wCarryOutputs[151]
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.877 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.877    u_tdc/u_FineDelay/wCarryOutputs[155]
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.975 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.975    u_tdc/u_FineDelay/wCarryOutputs[159]
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.073 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.073    u_tdc/u_FineDelay/wCarryOutputs[163]
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.171 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.171    u_tdc/u_FineDelay/wCarryOutputs[167]
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.269 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.269    u_tdc/u_FineDelay/wCarryOutputs[171]
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.367 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.367    u_tdc/u_FineDelay/wCarryOutputs[175]
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.465 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.465    u_tdc/u_FineDelay/wCarryOutputs[179]
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.563 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.563    u_tdc/u_FineDelay/wCarryOutputs[183]
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.661 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.661    u_tdc/u_FineDelay/wCarryOutputs[187]
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.759 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.759    u_tdc/u_FineDelay/wCarryOutputs[191]
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.857 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.857    u_tdc/u_FineDelay/wCarryOutputs[195]
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.955 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.955    u_tdc/u_FineDelay/wCarryOutputs[199]
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.053 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.053    u_tdc/u_FineDelay/wCarryOutputs[203]
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.151 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.151    u_tdc/u_FineDelay/wCarryOutputs[207]
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.249 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.249    u_tdc/u_FineDelay/wCarryOutputs[211]
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.347 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.347    u_tdc/u_FineDelay/wCarryOutputs[215]
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.445 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.445    u_tdc/u_FineDelay/wCarryOutputs[219]
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.543 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.543    u_tdc/u_FineDelay/wCarryOutputs[223]
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.641 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.641    u_tdc/u_FineDelay/wCarryOutputs[227]
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.739 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.739    u_tdc/u_FineDelay/wCarryOutputs[231]
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.837 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.837    u_tdc/u_FineDelay/wCarryOutputs[235]
    SLICE_X38Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    13.969 r  u_tdc/u_FineDelay/genblk1[59].carry_4/CO[1]
                         net (fo=1, routed)           0.000    13.969    u_tdc/u_FineDelay/wCarryOutputs[237]
    SLICE_X38Y99         FDCE                                         r  u_tdc/u_FineDelay/genblk2[237].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.513    -1.945    u_tdc/u_FineDelay/clk
    SLICE_X38Y99         FDCE                                         r  u_tdc/u_FineDelay/genblk2[237].Firstff/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/genblk2[232].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.955ns  (logic 7.150ns (51.238%)  route 6.805ns (48.762%))
  Logic Levels:           60  (CARRY4=59 IBUFDS=1)
  Clock Path Skew:        -1.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=52, routed)          6.796     7.663    u_tdc/u_FineDelay/iHit
    SLICE_X38Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.481     8.144 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     8.144    u_tdc/u_FineDelay/wCarryOutputs[3]
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.242 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.242    u_tdc/u_FineDelay/wCarryOutputs[7]
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.340 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.340    u_tdc/u_FineDelay/wCarryOutputs[11]
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.438 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.438    u_tdc/u_FineDelay/wCarryOutputs[15]
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.536 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.536    u_tdc/u_FineDelay/wCarryOutputs[19]
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.634 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.634    u_tdc/u_FineDelay/wCarryOutputs[23]
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.732 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.732    u_tdc/u_FineDelay/wCarryOutputs[27]
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.830 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.830    u_tdc/u_FineDelay/wCarryOutputs[31]
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.928 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.928    u_tdc/u_FineDelay/wCarryOutputs[35]
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.026 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.001     9.027    u_tdc/u_FineDelay/wCarryOutputs[39]
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.125 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.125    u_tdc/u_FineDelay/wCarryOutputs[43]
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.223 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.223    u_tdc/u_FineDelay/wCarryOutputs[47]
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.321 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.321    u_tdc/u_FineDelay/wCarryOutputs[51]
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.419 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.419    u_tdc/u_FineDelay/wCarryOutputs[55]
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.517 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.517    u_tdc/u_FineDelay/wCarryOutputs[59]
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.615 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.615    u_tdc/u_FineDelay/wCarryOutputs[63]
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.713 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.713    u_tdc/u_FineDelay/wCarryOutputs[67]
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.811 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.811    u_tdc/u_FineDelay/wCarryOutputs[71]
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.909 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.909    u_tdc/u_FineDelay/wCarryOutputs[75]
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.007 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.007    u_tdc/u_FineDelay/wCarryOutputs[79]
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.105 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.105    u_tdc/u_FineDelay/wCarryOutputs[83]
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.203 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.203    u_tdc/u_FineDelay/wCarryOutputs[87]
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.301 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.301    u_tdc/u_FineDelay/wCarryOutputs[91]
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.399 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.399    u_tdc/u_FineDelay/wCarryOutputs[95]
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.497 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.497    u_tdc/u_FineDelay/wCarryOutputs[99]
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.595 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.595    u_tdc/u_FineDelay/wCarryOutputs[103]
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.693 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.693    u_tdc/u_FineDelay/wCarryOutputs[107]
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.791 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.791    u_tdc/u_FineDelay/wCarryOutputs[111]
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.889 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.889    u_tdc/u_FineDelay/wCarryOutputs[115]
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.987 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.987    u_tdc/u_FineDelay/wCarryOutputs[119]
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.085 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.085    u_tdc/u_FineDelay/wCarryOutputs[123]
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.183 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.183    u_tdc/u_FineDelay/wCarryOutputs[127]
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.281 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.281    u_tdc/u_FineDelay/wCarryOutputs[131]
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.379 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.379    u_tdc/u_FineDelay/wCarryOutputs[135]
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.477 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.008    11.485    u_tdc/u_FineDelay/wCarryOutputs[139]
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.583 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.583    u_tdc/u_FineDelay/wCarryOutputs[143]
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.681 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.681    u_tdc/u_FineDelay/wCarryOutputs[147]
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.779 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.779    u_tdc/u_FineDelay/wCarryOutputs[151]
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.877 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.877    u_tdc/u_FineDelay/wCarryOutputs[155]
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.975 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.975    u_tdc/u_FineDelay/wCarryOutputs[159]
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.073 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.073    u_tdc/u_FineDelay/wCarryOutputs[163]
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.171 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.171    u_tdc/u_FineDelay/wCarryOutputs[167]
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.269 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.269    u_tdc/u_FineDelay/wCarryOutputs[171]
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.367 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.367    u_tdc/u_FineDelay/wCarryOutputs[175]
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.465 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.465    u_tdc/u_FineDelay/wCarryOutputs[179]
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.563 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.563    u_tdc/u_FineDelay/wCarryOutputs[183]
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.661 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.661    u_tdc/u_FineDelay/wCarryOutputs[187]
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.759 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.759    u_tdc/u_FineDelay/wCarryOutputs[191]
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.857 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.857    u_tdc/u_FineDelay/wCarryOutputs[195]
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.955 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.955    u_tdc/u_FineDelay/wCarryOutputs[199]
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.053 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.053    u_tdc/u_FineDelay/wCarryOutputs[203]
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.151 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.151    u_tdc/u_FineDelay/wCarryOutputs[207]
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.249 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.249    u_tdc/u_FineDelay/wCarryOutputs[211]
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.347 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.347    u_tdc/u_FineDelay/wCarryOutputs[215]
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.445 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.445    u_tdc/u_FineDelay/wCarryOutputs[219]
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.543 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.543    u_tdc/u_FineDelay/wCarryOutputs[223]
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.641 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.641    u_tdc/u_FineDelay/wCarryOutputs[227]
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.739 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.739    u_tdc/u_FineDelay/wCarryOutputs[231]
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    13.955 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[0]
                         net (fo=1, routed)           0.000    13.955    u_tdc/u_FineDelay/wCarryOutputs[232]
    SLICE_X38Y98         FDCE                                         r  u_tdc/u_FineDelay/genblk2[232].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.513    -1.945    u_tdc/u_FineDelay/clk
    SLICE_X38Y98         FDCE                                         r  u_tdc/u_FineDelay/genblk2[232].Firstff/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/genblk2[239].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.935ns  (logic 7.130ns (51.168%)  route 6.805ns (48.832%))
  Logic Levels:           61  (CARRY4=60 IBUFDS=1)
  Clock Path Skew:        -1.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=52, routed)          6.796     7.663    u_tdc/u_FineDelay/iHit
    SLICE_X38Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.481     8.144 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     8.144    u_tdc/u_FineDelay/wCarryOutputs[3]
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.242 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.242    u_tdc/u_FineDelay/wCarryOutputs[7]
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.340 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.340    u_tdc/u_FineDelay/wCarryOutputs[11]
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.438 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.438    u_tdc/u_FineDelay/wCarryOutputs[15]
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.536 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.536    u_tdc/u_FineDelay/wCarryOutputs[19]
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.634 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.634    u_tdc/u_FineDelay/wCarryOutputs[23]
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.732 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.732    u_tdc/u_FineDelay/wCarryOutputs[27]
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.830 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.830    u_tdc/u_FineDelay/wCarryOutputs[31]
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.928 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.928    u_tdc/u_FineDelay/wCarryOutputs[35]
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.026 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.001     9.027    u_tdc/u_FineDelay/wCarryOutputs[39]
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.125 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.125    u_tdc/u_FineDelay/wCarryOutputs[43]
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.223 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.223    u_tdc/u_FineDelay/wCarryOutputs[47]
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.321 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.321    u_tdc/u_FineDelay/wCarryOutputs[51]
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.419 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.419    u_tdc/u_FineDelay/wCarryOutputs[55]
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.517 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.517    u_tdc/u_FineDelay/wCarryOutputs[59]
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.615 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.615    u_tdc/u_FineDelay/wCarryOutputs[63]
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.713 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.713    u_tdc/u_FineDelay/wCarryOutputs[67]
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.811 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.811    u_tdc/u_FineDelay/wCarryOutputs[71]
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.909 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.909    u_tdc/u_FineDelay/wCarryOutputs[75]
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.007 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.007    u_tdc/u_FineDelay/wCarryOutputs[79]
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.105 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.105    u_tdc/u_FineDelay/wCarryOutputs[83]
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.203 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.203    u_tdc/u_FineDelay/wCarryOutputs[87]
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.301 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.301    u_tdc/u_FineDelay/wCarryOutputs[91]
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.399 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.399    u_tdc/u_FineDelay/wCarryOutputs[95]
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.497 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.497    u_tdc/u_FineDelay/wCarryOutputs[99]
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.595 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.595    u_tdc/u_FineDelay/wCarryOutputs[103]
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.693 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.693    u_tdc/u_FineDelay/wCarryOutputs[107]
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.791 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.791    u_tdc/u_FineDelay/wCarryOutputs[111]
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.889 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.889    u_tdc/u_FineDelay/wCarryOutputs[115]
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.987 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.987    u_tdc/u_FineDelay/wCarryOutputs[119]
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.085 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.085    u_tdc/u_FineDelay/wCarryOutputs[123]
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.183 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.183    u_tdc/u_FineDelay/wCarryOutputs[127]
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.281 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.281    u_tdc/u_FineDelay/wCarryOutputs[131]
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.379 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.379    u_tdc/u_FineDelay/wCarryOutputs[135]
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.477 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.008    11.485    u_tdc/u_FineDelay/wCarryOutputs[139]
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.583 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.583    u_tdc/u_FineDelay/wCarryOutputs[143]
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.681 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.681    u_tdc/u_FineDelay/wCarryOutputs[147]
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.779 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.779    u_tdc/u_FineDelay/wCarryOutputs[151]
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.877 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.877    u_tdc/u_FineDelay/wCarryOutputs[155]
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.975 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.975    u_tdc/u_FineDelay/wCarryOutputs[159]
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.073 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.073    u_tdc/u_FineDelay/wCarryOutputs[163]
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.171 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.171    u_tdc/u_FineDelay/wCarryOutputs[167]
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.269 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.269    u_tdc/u_FineDelay/wCarryOutputs[171]
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.367 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.367    u_tdc/u_FineDelay/wCarryOutputs[175]
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.465 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.465    u_tdc/u_FineDelay/wCarryOutputs[179]
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.563 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.563    u_tdc/u_FineDelay/wCarryOutputs[183]
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.661 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.661    u_tdc/u_FineDelay/wCarryOutputs[187]
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.759 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.759    u_tdc/u_FineDelay/wCarryOutputs[191]
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.857 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.857    u_tdc/u_FineDelay/wCarryOutputs[195]
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.955 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.955    u_tdc/u_FineDelay/wCarryOutputs[199]
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.053 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.053    u_tdc/u_FineDelay/wCarryOutputs[203]
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.151 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.151    u_tdc/u_FineDelay/wCarryOutputs[207]
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.249 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.249    u_tdc/u_FineDelay/wCarryOutputs[211]
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.347 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.347    u_tdc/u_FineDelay/wCarryOutputs[215]
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.445 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.445    u_tdc/u_FineDelay/wCarryOutputs[219]
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.543 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.543    u_tdc/u_FineDelay/wCarryOutputs[223]
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.641 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.641    u_tdc/u_FineDelay/wCarryOutputs[227]
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.739 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.739    u_tdc/u_FineDelay/wCarryOutputs[231]
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.837 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.837    u_tdc/u_FineDelay/wCarryOutputs[235]
    SLICE_X38Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.935 r  u_tdc/u_FineDelay/genblk1[59].carry_4/CO[3]
                         net (fo=1, routed)           0.000    13.935    u_tdc/u_FineDelay/wCarryOutputs[239]
    SLICE_X38Y99         FDCE                                         r  u_tdc/u_FineDelay/genblk2[239].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.513    -1.945    u_tdc/u_FineDelay/clk
    SLICE_X38Y99         FDCE                                         r  u_tdc/u_FineDelay/genblk2[239].Firstff/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/genblk2[234].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.929ns  (logic 7.124ns (51.147%)  route 6.805ns (48.853%))
  Logic Levels:           60  (CARRY4=59 IBUFDS=1)
  Clock Path Skew:        -1.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=52, routed)          6.796     7.663    u_tdc/u_FineDelay/iHit
    SLICE_X38Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.481     8.144 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     8.144    u_tdc/u_FineDelay/wCarryOutputs[3]
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.242 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.242    u_tdc/u_FineDelay/wCarryOutputs[7]
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.340 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.340    u_tdc/u_FineDelay/wCarryOutputs[11]
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.438 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.438    u_tdc/u_FineDelay/wCarryOutputs[15]
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.536 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.536    u_tdc/u_FineDelay/wCarryOutputs[19]
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.634 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.634    u_tdc/u_FineDelay/wCarryOutputs[23]
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.732 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.732    u_tdc/u_FineDelay/wCarryOutputs[27]
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.830 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.830    u_tdc/u_FineDelay/wCarryOutputs[31]
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.928 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.928    u_tdc/u_FineDelay/wCarryOutputs[35]
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.026 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.001     9.027    u_tdc/u_FineDelay/wCarryOutputs[39]
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.125 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.125    u_tdc/u_FineDelay/wCarryOutputs[43]
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.223 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.223    u_tdc/u_FineDelay/wCarryOutputs[47]
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.321 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.321    u_tdc/u_FineDelay/wCarryOutputs[51]
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.419 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.419    u_tdc/u_FineDelay/wCarryOutputs[55]
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.517 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.517    u_tdc/u_FineDelay/wCarryOutputs[59]
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.615 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.615    u_tdc/u_FineDelay/wCarryOutputs[63]
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.713 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.713    u_tdc/u_FineDelay/wCarryOutputs[67]
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.811 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.811    u_tdc/u_FineDelay/wCarryOutputs[71]
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.909 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.909    u_tdc/u_FineDelay/wCarryOutputs[75]
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.007 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.007    u_tdc/u_FineDelay/wCarryOutputs[79]
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.105 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.105    u_tdc/u_FineDelay/wCarryOutputs[83]
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.203 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.203    u_tdc/u_FineDelay/wCarryOutputs[87]
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.301 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.301    u_tdc/u_FineDelay/wCarryOutputs[91]
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.399 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.399    u_tdc/u_FineDelay/wCarryOutputs[95]
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.497 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.497    u_tdc/u_FineDelay/wCarryOutputs[99]
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.595 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.595    u_tdc/u_FineDelay/wCarryOutputs[103]
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.693 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.693    u_tdc/u_FineDelay/wCarryOutputs[107]
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.791 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.791    u_tdc/u_FineDelay/wCarryOutputs[111]
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.889 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.889    u_tdc/u_FineDelay/wCarryOutputs[115]
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.987 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.987    u_tdc/u_FineDelay/wCarryOutputs[119]
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.085 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.085    u_tdc/u_FineDelay/wCarryOutputs[123]
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.183 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.183    u_tdc/u_FineDelay/wCarryOutputs[127]
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.281 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.281    u_tdc/u_FineDelay/wCarryOutputs[131]
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.379 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.379    u_tdc/u_FineDelay/wCarryOutputs[135]
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.477 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.008    11.485    u_tdc/u_FineDelay/wCarryOutputs[139]
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.583 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.583    u_tdc/u_FineDelay/wCarryOutputs[143]
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.681 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.681    u_tdc/u_FineDelay/wCarryOutputs[147]
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.779 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.779    u_tdc/u_FineDelay/wCarryOutputs[151]
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.877 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.877    u_tdc/u_FineDelay/wCarryOutputs[155]
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.975 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.975    u_tdc/u_FineDelay/wCarryOutputs[159]
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.073 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.073    u_tdc/u_FineDelay/wCarryOutputs[163]
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.171 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.171    u_tdc/u_FineDelay/wCarryOutputs[167]
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.269 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.269    u_tdc/u_FineDelay/wCarryOutputs[171]
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.367 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.367    u_tdc/u_FineDelay/wCarryOutputs[175]
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.465 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.465    u_tdc/u_FineDelay/wCarryOutputs[179]
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.563 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.563    u_tdc/u_FineDelay/wCarryOutputs[183]
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.661 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.661    u_tdc/u_FineDelay/wCarryOutputs[187]
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.759 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.759    u_tdc/u_FineDelay/wCarryOutputs[191]
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.857 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.857    u_tdc/u_FineDelay/wCarryOutputs[195]
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.955 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.955    u_tdc/u_FineDelay/wCarryOutputs[199]
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.053 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.053    u_tdc/u_FineDelay/wCarryOutputs[203]
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.151 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.151    u_tdc/u_FineDelay/wCarryOutputs[207]
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.249 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.249    u_tdc/u_FineDelay/wCarryOutputs[211]
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.347 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.347    u_tdc/u_FineDelay/wCarryOutputs[215]
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.445 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.445    u_tdc/u_FineDelay/wCarryOutputs[219]
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.543 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.543    u_tdc/u_FineDelay/wCarryOutputs[223]
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.641 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.641    u_tdc/u_FineDelay/wCarryOutputs[227]
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.739 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.739    u_tdc/u_FineDelay/wCarryOutputs[231]
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    13.929 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[2]
                         net (fo=1, routed)           0.000    13.929    u_tdc/u_FineDelay/wCarryOutputs[234]
    SLICE_X38Y98         FDCE                                         r  u_tdc/u_FineDelay/genblk2[234].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.513    -1.945    u_tdc/u_FineDelay/clk
    SLICE_X38Y98         FDCE                                         r  u_tdc/u_FineDelay/genblk2[234].Firstff/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/genblk2[233].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.871ns  (logic 7.066ns (50.943%)  route 6.805ns (49.057%))
  Logic Levels:           60  (CARRY4=59 IBUFDS=1)
  Clock Path Skew:        -1.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=52, routed)          6.796     7.663    u_tdc/u_FineDelay/iHit
    SLICE_X38Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.481     8.144 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     8.144    u_tdc/u_FineDelay/wCarryOutputs[3]
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.242 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.242    u_tdc/u_FineDelay/wCarryOutputs[7]
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.340 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.340    u_tdc/u_FineDelay/wCarryOutputs[11]
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.438 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.438    u_tdc/u_FineDelay/wCarryOutputs[15]
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.536 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.536    u_tdc/u_FineDelay/wCarryOutputs[19]
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.634 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.634    u_tdc/u_FineDelay/wCarryOutputs[23]
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.732 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.732    u_tdc/u_FineDelay/wCarryOutputs[27]
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.830 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.830    u_tdc/u_FineDelay/wCarryOutputs[31]
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.928 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.928    u_tdc/u_FineDelay/wCarryOutputs[35]
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.026 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.001     9.027    u_tdc/u_FineDelay/wCarryOutputs[39]
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.125 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.125    u_tdc/u_FineDelay/wCarryOutputs[43]
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.223 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.223    u_tdc/u_FineDelay/wCarryOutputs[47]
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.321 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.321    u_tdc/u_FineDelay/wCarryOutputs[51]
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.419 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.419    u_tdc/u_FineDelay/wCarryOutputs[55]
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.517 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.517    u_tdc/u_FineDelay/wCarryOutputs[59]
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.615 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.615    u_tdc/u_FineDelay/wCarryOutputs[63]
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.713 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.713    u_tdc/u_FineDelay/wCarryOutputs[67]
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.811 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.811    u_tdc/u_FineDelay/wCarryOutputs[71]
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.909 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.909    u_tdc/u_FineDelay/wCarryOutputs[75]
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.007 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.007    u_tdc/u_FineDelay/wCarryOutputs[79]
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.105 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.105    u_tdc/u_FineDelay/wCarryOutputs[83]
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.203 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.203    u_tdc/u_FineDelay/wCarryOutputs[87]
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.301 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.301    u_tdc/u_FineDelay/wCarryOutputs[91]
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.399 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.399    u_tdc/u_FineDelay/wCarryOutputs[95]
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.497 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.497    u_tdc/u_FineDelay/wCarryOutputs[99]
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.595 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.595    u_tdc/u_FineDelay/wCarryOutputs[103]
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.693 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.693    u_tdc/u_FineDelay/wCarryOutputs[107]
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.791 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.791    u_tdc/u_FineDelay/wCarryOutputs[111]
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.889 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.889    u_tdc/u_FineDelay/wCarryOutputs[115]
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.987 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.987    u_tdc/u_FineDelay/wCarryOutputs[119]
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.085 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.085    u_tdc/u_FineDelay/wCarryOutputs[123]
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.183 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.183    u_tdc/u_FineDelay/wCarryOutputs[127]
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.281 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.281    u_tdc/u_FineDelay/wCarryOutputs[131]
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.379 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.379    u_tdc/u_FineDelay/wCarryOutputs[135]
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.477 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.008    11.485    u_tdc/u_FineDelay/wCarryOutputs[139]
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.583 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.583    u_tdc/u_FineDelay/wCarryOutputs[143]
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.681 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.681    u_tdc/u_FineDelay/wCarryOutputs[147]
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.779 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.779    u_tdc/u_FineDelay/wCarryOutputs[151]
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.877 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.877    u_tdc/u_FineDelay/wCarryOutputs[155]
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.975 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.975    u_tdc/u_FineDelay/wCarryOutputs[159]
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.073 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.073    u_tdc/u_FineDelay/wCarryOutputs[163]
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.171 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.171    u_tdc/u_FineDelay/wCarryOutputs[167]
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.269 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.269    u_tdc/u_FineDelay/wCarryOutputs[171]
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.367 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.367    u_tdc/u_FineDelay/wCarryOutputs[175]
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.465 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.465    u_tdc/u_FineDelay/wCarryOutputs[179]
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.563 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.563    u_tdc/u_FineDelay/wCarryOutputs[183]
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.661 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.661    u_tdc/u_FineDelay/wCarryOutputs[187]
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.759 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.759    u_tdc/u_FineDelay/wCarryOutputs[191]
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.857 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.857    u_tdc/u_FineDelay/wCarryOutputs[195]
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.955 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.955    u_tdc/u_FineDelay/wCarryOutputs[199]
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.053 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.053    u_tdc/u_FineDelay/wCarryOutputs[203]
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.151 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.151    u_tdc/u_FineDelay/wCarryOutputs[207]
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.249 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.249    u_tdc/u_FineDelay/wCarryOutputs[211]
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.347 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.347    u_tdc/u_FineDelay/wCarryOutputs[215]
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.445 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.445    u_tdc/u_FineDelay/wCarryOutputs[219]
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.543 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.543    u_tdc/u_FineDelay/wCarryOutputs[223]
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.641 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.641    u_tdc/u_FineDelay/wCarryOutputs[227]
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.739 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.739    u_tdc/u_FineDelay/wCarryOutputs[231]
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    13.871 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[1]
                         net (fo=1, routed)           0.000    13.871    u_tdc/u_FineDelay/wCarryOutputs[233]
    SLICE_X38Y98         FDCE                                         r  u_tdc/u_FineDelay/genblk2[233].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.513    -1.945    u_tdc/u_FineDelay/clk
    SLICE_X38Y98         FDCE                                         r  u_tdc/u_FineDelay/genblk2[233].Firstff/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/genblk2[228].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.857ns  (logic 7.052ns (50.893%)  route 6.805ns (49.107%))
  Logic Levels:           59  (CARRY4=58 IBUFDS=1)
  Clock Path Skew:        -1.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=52, routed)          6.796     7.663    u_tdc/u_FineDelay/iHit
    SLICE_X38Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.481     8.144 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     8.144    u_tdc/u_FineDelay/wCarryOutputs[3]
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.242 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.242    u_tdc/u_FineDelay/wCarryOutputs[7]
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.340 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.340    u_tdc/u_FineDelay/wCarryOutputs[11]
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.438 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.438    u_tdc/u_FineDelay/wCarryOutputs[15]
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.536 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.536    u_tdc/u_FineDelay/wCarryOutputs[19]
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.634 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.634    u_tdc/u_FineDelay/wCarryOutputs[23]
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.732 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.732    u_tdc/u_FineDelay/wCarryOutputs[27]
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.830 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.830    u_tdc/u_FineDelay/wCarryOutputs[31]
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.928 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.928    u_tdc/u_FineDelay/wCarryOutputs[35]
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.026 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.001     9.027    u_tdc/u_FineDelay/wCarryOutputs[39]
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.125 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.125    u_tdc/u_FineDelay/wCarryOutputs[43]
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.223 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.223    u_tdc/u_FineDelay/wCarryOutputs[47]
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.321 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.321    u_tdc/u_FineDelay/wCarryOutputs[51]
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.419 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.419    u_tdc/u_FineDelay/wCarryOutputs[55]
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.517 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.517    u_tdc/u_FineDelay/wCarryOutputs[59]
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.615 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.615    u_tdc/u_FineDelay/wCarryOutputs[63]
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.713 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.713    u_tdc/u_FineDelay/wCarryOutputs[67]
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.811 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.811    u_tdc/u_FineDelay/wCarryOutputs[71]
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.909 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.909    u_tdc/u_FineDelay/wCarryOutputs[75]
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.007 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.007    u_tdc/u_FineDelay/wCarryOutputs[79]
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.105 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.105    u_tdc/u_FineDelay/wCarryOutputs[83]
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.203 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.203    u_tdc/u_FineDelay/wCarryOutputs[87]
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.301 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.301    u_tdc/u_FineDelay/wCarryOutputs[91]
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.399 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.399    u_tdc/u_FineDelay/wCarryOutputs[95]
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.497 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.497    u_tdc/u_FineDelay/wCarryOutputs[99]
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.595 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.595    u_tdc/u_FineDelay/wCarryOutputs[103]
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.693 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.693    u_tdc/u_FineDelay/wCarryOutputs[107]
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.791 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.791    u_tdc/u_FineDelay/wCarryOutputs[111]
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.889 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.889    u_tdc/u_FineDelay/wCarryOutputs[115]
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.987 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.987    u_tdc/u_FineDelay/wCarryOutputs[119]
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.085 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.085    u_tdc/u_FineDelay/wCarryOutputs[123]
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.183 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.183    u_tdc/u_FineDelay/wCarryOutputs[127]
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.281 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.281    u_tdc/u_FineDelay/wCarryOutputs[131]
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.379 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.379    u_tdc/u_FineDelay/wCarryOutputs[135]
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.477 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.008    11.485    u_tdc/u_FineDelay/wCarryOutputs[139]
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.583 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.583    u_tdc/u_FineDelay/wCarryOutputs[143]
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.681 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.681    u_tdc/u_FineDelay/wCarryOutputs[147]
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.779 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.779    u_tdc/u_FineDelay/wCarryOutputs[151]
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.877 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.877    u_tdc/u_FineDelay/wCarryOutputs[155]
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.975 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.975    u_tdc/u_FineDelay/wCarryOutputs[159]
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.073 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.073    u_tdc/u_FineDelay/wCarryOutputs[163]
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.171 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.171    u_tdc/u_FineDelay/wCarryOutputs[167]
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.269 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.269    u_tdc/u_FineDelay/wCarryOutputs[171]
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.367 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.367    u_tdc/u_FineDelay/wCarryOutputs[175]
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.465 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.465    u_tdc/u_FineDelay/wCarryOutputs[179]
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.563 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.563    u_tdc/u_FineDelay/wCarryOutputs[183]
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.661 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.661    u_tdc/u_FineDelay/wCarryOutputs[187]
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.759 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.759    u_tdc/u_FineDelay/wCarryOutputs[191]
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.857 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.857    u_tdc/u_FineDelay/wCarryOutputs[195]
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.955 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.955    u_tdc/u_FineDelay/wCarryOutputs[199]
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.053 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.053    u_tdc/u_FineDelay/wCarryOutputs[203]
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.151 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.151    u_tdc/u_FineDelay/wCarryOutputs[207]
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.249 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.249    u_tdc/u_FineDelay/wCarryOutputs[211]
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.347 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.347    u_tdc/u_FineDelay/wCarryOutputs[215]
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.445 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.445    u_tdc/u_FineDelay/wCarryOutputs[219]
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.543 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.543    u_tdc/u_FineDelay/wCarryOutputs[223]
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.641 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.641    u_tdc/u_FineDelay/wCarryOutputs[227]
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    13.857 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[0]
                         net (fo=1, routed)           0.000    13.857    u_tdc/u_FineDelay/wCarryOutputs[228]
    SLICE_X38Y97         FDCE                                         r  u_tdc/u_FineDelay/genblk2[228].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.513    -1.945    u_tdc/u_FineDelay/clk
    SLICE_X38Y97         FDCE                                         r  u_tdc/u_FineDelay/genblk2[228].Firstff/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/genblk2[235].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.837ns  (logic 7.032ns (50.822%)  route 6.805ns (49.178%))
  Logic Levels:           60  (CARRY4=59 IBUFDS=1)
  Clock Path Skew:        -1.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=52, routed)          6.796     7.663    u_tdc/u_FineDelay/iHit
    SLICE_X38Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.481     8.144 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     8.144    u_tdc/u_FineDelay/wCarryOutputs[3]
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.242 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.242    u_tdc/u_FineDelay/wCarryOutputs[7]
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.340 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.340    u_tdc/u_FineDelay/wCarryOutputs[11]
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.438 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.438    u_tdc/u_FineDelay/wCarryOutputs[15]
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.536 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.536    u_tdc/u_FineDelay/wCarryOutputs[19]
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.634 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.634    u_tdc/u_FineDelay/wCarryOutputs[23]
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.732 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.732    u_tdc/u_FineDelay/wCarryOutputs[27]
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.830 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.830    u_tdc/u_FineDelay/wCarryOutputs[31]
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.928 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.928    u_tdc/u_FineDelay/wCarryOutputs[35]
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.026 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.001     9.027    u_tdc/u_FineDelay/wCarryOutputs[39]
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.125 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.125    u_tdc/u_FineDelay/wCarryOutputs[43]
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.223 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.223    u_tdc/u_FineDelay/wCarryOutputs[47]
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.321 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.321    u_tdc/u_FineDelay/wCarryOutputs[51]
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.419 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.419    u_tdc/u_FineDelay/wCarryOutputs[55]
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.517 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.517    u_tdc/u_FineDelay/wCarryOutputs[59]
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.615 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.615    u_tdc/u_FineDelay/wCarryOutputs[63]
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.713 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.713    u_tdc/u_FineDelay/wCarryOutputs[67]
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.811 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.811    u_tdc/u_FineDelay/wCarryOutputs[71]
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.909 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.909    u_tdc/u_FineDelay/wCarryOutputs[75]
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.007 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.007    u_tdc/u_FineDelay/wCarryOutputs[79]
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.105 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.105    u_tdc/u_FineDelay/wCarryOutputs[83]
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.203 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.203    u_tdc/u_FineDelay/wCarryOutputs[87]
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.301 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.301    u_tdc/u_FineDelay/wCarryOutputs[91]
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.399 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.399    u_tdc/u_FineDelay/wCarryOutputs[95]
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.497 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.497    u_tdc/u_FineDelay/wCarryOutputs[99]
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.595 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.595    u_tdc/u_FineDelay/wCarryOutputs[103]
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.693 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.693    u_tdc/u_FineDelay/wCarryOutputs[107]
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.791 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.791    u_tdc/u_FineDelay/wCarryOutputs[111]
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.889 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.889    u_tdc/u_FineDelay/wCarryOutputs[115]
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.987 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.987    u_tdc/u_FineDelay/wCarryOutputs[119]
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.085 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.085    u_tdc/u_FineDelay/wCarryOutputs[123]
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.183 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.183    u_tdc/u_FineDelay/wCarryOutputs[127]
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.281 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.281    u_tdc/u_FineDelay/wCarryOutputs[131]
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.379 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.379    u_tdc/u_FineDelay/wCarryOutputs[135]
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.477 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.008    11.485    u_tdc/u_FineDelay/wCarryOutputs[139]
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.583 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.583    u_tdc/u_FineDelay/wCarryOutputs[143]
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.681 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.681    u_tdc/u_FineDelay/wCarryOutputs[147]
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.779 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.779    u_tdc/u_FineDelay/wCarryOutputs[151]
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.877 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.877    u_tdc/u_FineDelay/wCarryOutputs[155]
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.975 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.975    u_tdc/u_FineDelay/wCarryOutputs[159]
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.073 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.073    u_tdc/u_FineDelay/wCarryOutputs[163]
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.171 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.171    u_tdc/u_FineDelay/wCarryOutputs[167]
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.269 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.269    u_tdc/u_FineDelay/wCarryOutputs[171]
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.367 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.367    u_tdc/u_FineDelay/wCarryOutputs[175]
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.465 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.465    u_tdc/u_FineDelay/wCarryOutputs[179]
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.563 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.563    u_tdc/u_FineDelay/wCarryOutputs[183]
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.661 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.661    u_tdc/u_FineDelay/wCarryOutputs[187]
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.759 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.759    u_tdc/u_FineDelay/wCarryOutputs[191]
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.857 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.857    u_tdc/u_FineDelay/wCarryOutputs[195]
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.955 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.955    u_tdc/u_FineDelay/wCarryOutputs[199]
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.053 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.053    u_tdc/u_FineDelay/wCarryOutputs[203]
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.151 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.151    u_tdc/u_FineDelay/wCarryOutputs[207]
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.249 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.249    u_tdc/u_FineDelay/wCarryOutputs[211]
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.347 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.347    u_tdc/u_FineDelay/wCarryOutputs[215]
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.445 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.445    u_tdc/u_FineDelay/wCarryOutputs[219]
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.543 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.543    u_tdc/u_FineDelay/wCarryOutputs[223]
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.641 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.641    u_tdc/u_FineDelay/wCarryOutputs[227]
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.739 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.739    u_tdc/u_FineDelay/wCarryOutputs[231]
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.837 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.837    u_tdc/u_FineDelay/wCarryOutputs[235]
    SLICE_X38Y98         FDCE                                         r  u_tdc/u_FineDelay/genblk2[235].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.513    -1.945    u_tdc/u_FineDelay/clk
    SLICE_X38Y98         FDCE                                         r  u_tdc/u_FineDelay/genblk2[235].Firstff/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/genblk2[230].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.831ns  (logic 7.026ns (50.801%)  route 6.805ns (49.199%))
  Logic Levels:           59  (CARRY4=58 IBUFDS=1)
  Clock Path Skew:        -1.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=52, routed)          6.796     7.663    u_tdc/u_FineDelay/iHit
    SLICE_X38Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.481     8.144 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     8.144    u_tdc/u_FineDelay/wCarryOutputs[3]
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.242 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.242    u_tdc/u_FineDelay/wCarryOutputs[7]
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.340 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.340    u_tdc/u_FineDelay/wCarryOutputs[11]
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.438 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.438    u_tdc/u_FineDelay/wCarryOutputs[15]
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.536 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.536    u_tdc/u_FineDelay/wCarryOutputs[19]
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.634 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.634    u_tdc/u_FineDelay/wCarryOutputs[23]
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.732 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.732    u_tdc/u_FineDelay/wCarryOutputs[27]
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.830 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.830    u_tdc/u_FineDelay/wCarryOutputs[31]
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.928 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.928    u_tdc/u_FineDelay/wCarryOutputs[35]
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.026 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.001     9.027    u_tdc/u_FineDelay/wCarryOutputs[39]
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.125 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.125    u_tdc/u_FineDelay/wCarryOutputs[43]
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.223 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.223    u_tdc/u_FineDelay/wCarryOutputs[47]
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.321 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.321    u_tdc/u_FineDelay/wCarryOutputs[51]
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.419 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.419    u_tdc/u_FineDelay/wCarryOutputs[55]
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.517 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.517    u_tdc/u_FineDelay/wCarryOutputs[59]
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.615 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.615    u_tdc/u_FineDelay/wCarryOutputs[63]
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.713 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.713    u_tdc/u_FineDelay/wCarryOutputs[67]
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.811 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.811    u_tdc/u_FineDelay/wCarryOutputs[71]
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.909 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.909    u_tdc/u_FineDelay/wCarryOutputs[75]
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.007 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.007    u_tdc/u_FineDelay/wCarryOutputs[79]
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.105 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.105    u_tdc/u_FineDelay/wCarryOutputs[83]
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.203 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.203    u_tdc/u_FineDelay/wCarryOutputs[87]
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.301 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.301    u_tdc/u_FineDelay/wCarryOutputs[91]
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.399 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.399    u_tdc/u_FineDelay/wCarryOutputs[95]
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.497 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.497    u_tdc/u_FineDelay/wCarryOutputs[99]
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.595 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.595    u_tdc/u_FineDelay/wCarryOutputs[103]
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.693 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.693    u_tdc/u_FineDelay/wCarryOutputs[107]
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.791 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.791    u_tdc/u_FineDelay/wCarryOutputs[111]
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.889 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.889    u_tdc/u_FineDelay/wCarryOutputs[115]
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.987 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.987    u_tdc/u_FineDelay/wCarryOutputs[119]
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.085 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.085    u_tdc/u_FineDelay/wCarryOutputs[123]
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.183 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.183    u_tdc/u_FineDelay/wCarryOutputs[127]
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.281 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.281    u_tdc/u_FineDelay/wCarryOutputs[131]
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.379 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.379    u_tdc/u_FineDelay/wCarryOutputs[135]
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.477 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.008    11.485    u_tdc/u_FineDelay/wCarryOutputs[139]
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.583 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.583    u_tdc/u_FineDelay/wCarryOutputs[143]
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.681 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.681    u_tdc/u_FineDelay/wCarryOutputs[147]
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.779 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.779    u_tdc/u_FineDelay/wCarryOutputs[151]
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.877 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.877    u_tdc/u_FineDelay/wCarryOutputs[155]
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.975 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.975    u_tdc/u_FineDelay/wCarryOutputs[159]
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.073 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.073    u_tdc/u_FineDelay/wCarryOutputs[163]
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.171 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.171    u_tdc/u_FineDelay/wCarryOutputs[167]
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.269 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.269    u_tdc/u_FineDelay/wCarryOutputs[171]
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.367 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.367    u_tdc/u_FineDelay/wCarryOutputs[175]
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.465 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.465    u_tdc/u_FineDelay/wCarryOutputs[179]
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.563 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.563    u_tdc/u_FineDelay/wCarryOutputs[183]
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.661 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.661    u_tdc/u_FineDelay/wCarryOutputs[187]
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.759 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.759    u_tdc/u_FineDelay/wCarryOutputs[191]
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.857 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.857    u_tdc/u_FineDelay/wCarryOutputs[195]
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.955 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.955    u_tdc/u_FineDelay/wCarryOutputs[199]
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.053 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.053    u_tdc/u_FineDelay/wCarryOutputs[203]
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.151 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.151    u_tdc/u_FineDelay/wCarryOutputs[207]
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.249 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.249    u_tdc/u_FineDelay/wCarryOutputs[211]
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.347 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.347    u_tdc/u_FineDelay/wCarryOutputs[215]
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.445 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.445    u_tdc/u_FineDelay/wCarryOutputs[219]
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.543 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.543    u_tdc/u_FineDelay/wCarryOutputs[223]
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.641 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.641    u_tdc/u_FineDelay/wCarryOutputs[227]
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    13.831 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[2]
                         net (fo=1, routed)           0.000    13.831    u_tdc/u_FineDelay/wCarryOutputs[230]
    SLICE_X38Y97         FDCE                                         r  u_tdc/u_FineDelay/genblk2[230].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         1.513    -1.945    u_tdc/u_FineDelay/clk
    SLICE_X38Y97         FDCE                                         r  u_tdc/u_FineDelay/genblk2[230].Firstff/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_tdc/u_DecStop/bin_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            u_tdc/u_merge/StopEdge_stored_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.414ns  (logic 0.158ns (38.161%)  route 0.256ns (61.839%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y67         LDCE                         0.000     0.000 r  u_tdc/u_DecStop/bin_reg[6]/G
    SLICE_X17Y67         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_tdc/u_DecStop/bin_reg[6]/Q
                         net (fo=8, routed)           0.256     0.414    u_tdc/u_merge/FallEdge[6]
    SLICE_X13Y65         FDRE                                         r  u_tdc/u_merge/StopEdge_stored_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.963    -0.340    u_tdc/u_merge/clk
    SLICE_X13Y65         FDRE                                         r  u_tdc/u_merge/StopEdge_stored_reg[6]/C

Slack:                    inf
  Source:                 u_tdc/u_merge/enable_counter_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_tdc/u_merge/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.384%)  route 0.281ns (66.616%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y65         FDCE                         0.000     0.000 r  u_tdc/u_merge/enable_counter_reg/C
    SLICE_X21Y65         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_tdc/u_merge/enable_counter_reg/Q
                         net (fo=6, routed)           0.281     0.422    u_tdc/u_merge/storeStop
    SLICE_X29Y65         FDRE                                         r  u_tdc/u_merge/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.956    -0.347    u_tdc/u_merge/clk
    SLICE_X29Y65         FDRE                                         r  u_tdc/u_merge/counter_reg[0]/C

Slack:                    inf
  Source:                 u_tdc/u_merge/enable_counter_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_tdc/u_merge/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.384%)  route 0.281ns (66.616%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y65         FDCE                         0.000     0.000 r  u_tdc/u_merge/enable_counter_reg/C
    SLICE_X21Y65         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_tdc/u_merge/enable_counter_reg/Q
                         net (fo=6, routed)           0.281     0.422    u_tdc/u_merge/storeStop
    SLICE_X29Y65         FDRE                                         r  u_tdc/u_merge/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.956    -0.347    u_tdc/u_merge/clk
    SLICE_X29Y65         FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C

Slack:                    inf
  Source:                 u_tdc/u_merge/enable_counter_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_tdc/u_merge/counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.384%)  route 0.281ns (66.616%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y65         FDCE                         0.000     0.000 r  u_tdc/u_merge/enable_counter_reg/C
    SLICE_X21Y65         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_tdc/u_merge/enable_counter_reg/Q
                         net (fo=6, routed)           0.281     0.422    u_tdc/u_merge/storeStop
    SLICE_X29Y65         FDRE                                         r  u_tdc/u_merge/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.956    -0.347    u_tdc/u_merge/clk
    SLICE_X29Y65         FDRE                                         r  u_tdc/u_merge/counter_reg[2]/C

Slack:                    inf
  Source:                 u_tdc/u_DecStop/bin_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            u_tdc/u_merge/StopEdge_stored_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.444ns  (logic 0.158ns (35.617%)  route 0.286ns (64.383%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y67         LDCE                         0.000     0.000 r  u_tdc/u_DecStop/bin_reg[7]/G
    SLICE_X17Y67         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_tdc/u_DecStop/bin_reg[7]/Q
                         net (fo=4, routed)           0.286     0.444    u_tdc/u_merge/FallEdge[7]
    SLICE_X12Y65         FDRE                                         r  u_tdc/u_merge/StopEdge_stored_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.963    -0.340    u_tdc/u_merge/clk
    SLICE_X12Y65         FDRE                                         r  u_tdc/u_merge/StopEdge_stored_reg[7]/C

Slack:                    inf
  Source:                 u_tdc/u_merge/storeStart_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_tdc/u_merge/StartEdge_stored_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.530ns  (logic 0.245ns (46.268%)  route 0.285ns (53.732%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y64         FDCE                         0.000     0.000 r  u_tdc/u_merge/storeStart_reg/C
    SLICE_X21Y64         FDCE (Prop_fdce_C_Q)         0.203     0.203 r  u_tdc/u_merge/storeStart_reg/Q
                         net (fo=2, routed)           0.155     0.358    u_tdc/u_merge/storeStart
    SLICE_X21Y64         LUT2 (Prop_lut2_I0_O)        0.042     0.400 r  u_tdc/u_merge/StartEdge_stored[7]_i_2/O
                         net (fo=8, routed)           0.129     0.530    u_tdc/u_merge/StartEdge_stored[7]_i_2_n_0
    SLICE_X23Y64         FDRE                                         r  u_tdc/u_merge/StartEdge_stored_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.961    -0.342    u_tdc/u_merge/clk
    SLICE_X23Y64         FDRE                                         r  u_tdc/u_merge/StartEdge_stored_reg[0]/C

Slack:                    inf
  Source:                 u_tdc/u_merge/storeStart_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_tdc/u_merge/StartEdge_stored_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.530ns  (logic 0.245ns (46.268%)  route 0.285ns (53.732%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y64         FDCE                         0.000     0.000 r  u_tdc/u_merge/storeStart_reg/C
    SLICE_X21Y64         FDCE (Prop_fdce_C_Q)         0.203     0.203 r  u_tdc/u_merge/storeStart_reg/Q
                         net (fo=2, routed)           0.155     0.358    u_tdc/u_merge/storeStart
    SLICE_X21Y64         LUT2 (Prop_lut2_I0_O)        0.042     0.400 r  u_tdc/u_merge/StartEdge_stored[7]_i_2/O
                         net (fo=8, routed)           0.129     0.530    u_tdc/u_merge/StartEdge_stored[7]_i_2_n_0
    SLICE_X23Y64         FDRE                                         r  u_tdc/u_merge/StartEdge_stored_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.961    -0.342    u_tdc/u_merge/clk
    SLICE_X23Y64         FDRE                                         r  u_tdc/u_merge/StartEdge_stored_reg[1]/C

Slack:                    inf
  Source:                 u_tdc/u_merge/storeStart_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_tdc/u_merge/StartEdge_stored_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.530ns  (logic 0.245ns (46.268%)  route 0.285ns (53.732%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y64         FDCE                         0.000     0.000 r  u_tdc/u_merge/storeStart_reg/C
    SLICE_X21Y64         FDCE (Prop_fdce_C_Q)         0.203     0.203 r  u_tdc/u_merge/storeStart_reg/Q
                         net (fo=2, routed)           0.155     0.358    u_tdc/u_merge/storeStart
    SLICE_X21Y64         LUT2 (Prop_lut2_I0_O)        0.042     0.400 r  u_tdc/u_merge/StartEdge_stored[7]_i_2/O
                         net (fo=8, routed)           0.129     0.530    u_tdc/u_merge/StartEdge_stored[7]_i_2_n_0
    SLICE_X23Y64         FDRE                                         r  u_tdc/u_merge/StartEdge_stored_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.961    -0.342    u_tdc/u_merge/clk
    SLICE_X23Y64         FDRE                                         r  u_tdc/u_merge/StartEdge_stored_reg[2]/C

Slack:                    inf
  Source:                 u_tdc/u_merge/storeStart_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_tdc/u_merge/StartEdge_stored_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.530ns  (logic 0.245ns (46.268%)  route 0.285ns (53.732%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y64         FDCE                         0.000     0.000 r  u_tdc/u_merge/storeStart_reg/C
    SLICE_X21Y64         FDCE (Prop_fdce_C_Q)         0.203     0.203 r  u_tdc/u_merge/storeStart_reg/Q
                         net (fo=2, routed)           0.155     0.358    u_tdc/u_merge/storeStart
    SLICE_X21Y64         LUT2 (Prop_lut2_I0_O)        0.042     0.400 r  u_tdc/u_merge/StartEdge_stored[7]_i_2/O
                         net (fo=8, routed)           0.129     0.530    u_tdc/u_merge/StartEdge_stored[7]_i_2_n_0
    SLICE_X23Y64         FDRE                                         r  u_tdc/u_merge/StartEdge_stored_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.961    -0.342    u_tdc/u_merge/clk
    SLICE_X23Y64         FDRE                                         r  u_tdc/u_merge/StartEdge_stored_reg[3]/C

Slack:                    inf
  Source:                 u_tdc/u_merge/enable_counter_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_tdc/u_merge/StopEdge_stored_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.531ns  (logic 0.186ns (35.016%)  route 0.345ns (64.984%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y65         FDCE                         0.000     0.000 r  u_tdc/u_merge/enable_counter_reg/C
    SLICE_X21Y65         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  u_tdc/u_merge/enable_counter_reg/Q
                         net (fo=6, routed)           0.099     0.240    u_tdc/u_merge/storeStop
    SLICE_X20Y65         LUT2 (Prop_lut2_I1_O)        0.045     0.285 r  u_tdc/u_merge/StopEdge_stored[7]_i_1/O
                         net (fo=8, routed)           0.246     0.531    u_tdc/u_merge/StopEdge_stored[7]_i_1_n_0
    SLICE_X12Y65         FDRE                                         r  u_tdc/u_merge/StopEdge_stored_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=814, routed)         0.963    -0.340    u_tdc/u_merge/clk
    SLICE_X12Y65         FDRE                                         r  u_tdc/u_merge/StopEdge_stored_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out3_block_clock_clk_wiz_0_0

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.743ns  (logic 0.867ns (12.859%)  route 5.876ns (87.141%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -1.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.944ns = ( -1.319 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=52, routed)          5.876     6.743    u_tdc/u_Coarse_1/iCE
    SLICE_X32Y63         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.514    -1.319    u_tdc/u_Coarse_1/clk
    SLICE_X32Y63         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[1]/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.743ns  (logic 0.867ns (12.859%)  route 5.876ns (87.141%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -1.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.944ns = ( -1.319 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=52, routed)          5.876     6.743    u_tdc/u_Coarse_1/iCE
    SLICE_X32Y63         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.514    -1.319    u_tdc/u_Coarse_1/clk
    SLICE_X32Y63         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[2]/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.743ns  (logic 0.867ns (12.859%)  route 5.876ns (87.141%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -1.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.944ns = ( -1.319 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=52, routed)          5.876     6.743    u_tdc/u_Coarse_1/iCE
    SLICE_X32Y63         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.514    -1.319    u_tdc/u_Coarse_1/clk
    SLICE_X32Y63         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[3]/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.743ns  (logic 0.867ns (12.859%)  route 5.876ns (87.141%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -1.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.944ns = ( -1.319 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=52, routed)          5.876     6.743    u_tdc/u_Coarse_1/iCE
    SLICE_X32Y63         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.514    -1.319    u_tdc/u_Coarse_1/clk
    SLICE_X32Y63         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[4]/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_EdgeDetector_2/edge_detector_ffd0/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.506ns  (logic 0.867ns (13.328%)  route 5.639ns (86.672%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -1.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.944ns = ( -1.319 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=52, routed)          5.639     6.506    u_tdc/u_EdgeDetector_2/iHit
    SLICE_X28Y65         FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.514    -1.319    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X28Y65         FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.496ns  (logic 0.867ns (13.348%)  route 5.629ns (86.652%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -1.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.943ns = ( -1.318 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=52, routed)          5.629     6.496    u_tdc/u_Coarse_1/iCE
    SLICE_X29Y64         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.515    -1.318    u_tdc/u_Coarse_1/clk
    SLICE_X29Y64         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[0]/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_EdgeDetector_1/edge_detector_ffd0/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.382ns  (logic 0.867ns (13.588%)  route 5.514ns (86.412%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -1.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.944ns = ( -1.319 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=52, routed)          5.514     6.382    u_tdc/u_EdgeDetector_1/iHit
    SLICE_X28Y65         FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.514    -1.319    u_tdc/u_EdgeDetector_1/iClk
    SLICE_X28Y65         FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd0/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.202ns  (logic 0.867ns (13.981%)  route 5.335ns (86.019%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -1.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.945ns = ( -1.320 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=52, routed)          5.335     6.202    u_tdc/u_Coarse_1/iCE
    SLICE_X32Y64         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.513    -1.320    u_tdc/u_Coarse_1/clk
    SLICE_X32Y64         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[5]/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.202ns  (logic 0.867ns (13.981%)  route 5.335ns (86.019%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -1.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.945ns = ( -1.320 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=52, routed)          5.335     6.202    u_tdc/u_Coarse_1/iCE
    SLICE_X32Y64         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.513    -1.320    u_tdc/u_Coarse_1/clk
    SLICE_X32Y64         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[6]/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.202ns  (logic 0.867ns (13.981%)  route 5.335ns (86.019%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -1.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.945ns = ( -1.320 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=52, routed)          5.335     6.202    u_tdc/u_Coarse_1/iCE
    SLICE_X32Y64         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.513    -1.320    u_tdc/u_Coarse_1/clk
    SLICE_X32Y64         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_EdgeDetector_1/edge_detector_ffd0/CLR
                            (removal check against rising-edge clock clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.309ns  (logic 0.204ns (8.815%)  route 2.105ns (91.185%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns = ( 0.278 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.159     0.159 f  but_rst_IBUF_inst/O
                         net (fo=2, routed)           1.912     2.070    u_tdc/iRst
    SLICE_X29Y65         LUT3 (Prop_lut3_I0_O)        0.045     2.115 f  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.194     2.309    u_tdc/u_EdgeDetector_1/iRst
    SLICE_X28Y65         FDCE                                         f  u_tdc/u_EdgeDetector_1/edge_detector_ffd0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.956     0.278    u_tdc/u_EdgeDetector_1/iClk
    SLICE_X28Y65         FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd0/C

Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_EdgeDetector_1/edge_detector_ffd1/CLR
                            (removal check against rising-edge clock clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.309ns  (logic 0.204ns (8.815%)  route 2.105ns (91.185%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns = ( 0.278 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.159     0.159 f  but_rst_IBUF_inst/O
                         net (fo=2, routed)           1.912     2.070    u_tdc/iRst
    SLICE_X29Y65         LUT3 (Prop_lut3_I0_O)        0.045     2.115 f  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.194     2.309    u_tdc/u_EdgeDetector_1/iRst
    SLICE_X28Y65         FDCE                                         f  u_tdc/u_EdgeDetector_1/edge_detector_ffd1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.956     0.278    u_tdc/u_EdgeDetector_1/iClk
    SLICE_X28Y65         FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd1/C

Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_EdgeDetector_2/edge_detector_ffd0/CLR
                            (removal check against rising-edge clock clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.309ns  (logic 0.204ns (8.815%)  route 2.105ns (91.185%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns = ( 0.278 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.159     0.159 f  but_rst_IBUF_inst/O
                         net (fo=2, routed)           1.912     2.070    u_tdc/iRst
    SLICE_X29Y65         LUT3 (Prop_lut3_I0_O)        0.045     2.115 f  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.194     2.309    u_tdc/u_EdgeDetector_2/iRst
    SLICE_X28Y65         FDCE                                         f  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.956     0.278    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X28Y65         FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C

Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_EdgeDetector_2/edge_detector_ffd1/CLR
                            (removal check against rising-edge clock clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.309ns  (logic 0.204ns (8.815%)  route 2.105ns (91.185%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns = ( 0.278 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.159     0.159 f  but_rst_IBUF_inst/O
                         net (fo=2, routed)           1.912     2.070    u_tdc/iRst
    SLICE_X29Y65         LUT3 (Prop_lut3_I0_O)        0.045     2.115 f  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.194     2.309    u_tdc/u_EdgeDetector_2/iRst
    SLICE_X28Y65         FDCE                                         f  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.956     0.278    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X28Y65         FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C

Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.366ns  (logic 0.204ns (8.602%)  route 2.162ns (91.398%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns = ( 0.279 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.159     0.159 r  but_rst_IBUF_inst/O
                         net (fo=2, routed)           1.912     2.070    u_tdc/iRst
    SLICE_X29Y65         LUT3 (Prop_lut3_I0_O)        0.045     2.115 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.251     2.366    u_tdc/u_Coarse_1/iRst
    SLICE_X29Y64         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.957     0.279    u_tdc/u_Coarse_1/clk
    SLICE_X29Y64         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[0]/C

Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.385ns  (logic 0.204ns (8.533%)  route 2.182ns (91.467%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns = ( 0.277 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.159     0.159 r  but_rst_IBUF_inst/O
                         net (fo=2, routed)           1.912     2.070    u_tdc/iRst
    SLICE_X29Y65         LUT3 (Prop_lut3_I0_O)        0.045     2.115 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.270     2.385    u_tdc/u_Coarse_1/iRst
    SLICE_X32Y65         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.955     0.277    u_tdc/u_Coarse_1/clk
    SLICE_X32Y65         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[10]/C

Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.385ns  (logic 0.204ns (8.533%)  route 2.182ns (91.467%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns = ( 0.277 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.159     0.159 r  but_rst_IBUF_inst/O
                         net (fo=2, routed)           1.912     2.070    u_tdc/iRst
    SLICE_X29Y65         LUT3 (Prop_lut3_I0_O)        0.045     2.115 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.270     2.385    u_tdc/u_Coarse_1/iRst
    SLICE_X32Y65         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.955     0.277    u_tdc/u_Coarse_1/clk
    SLICE_X32Y65         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[11]/C

Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.385ns  (logic 0.204ns (8.533%)  route 2.182ns (91.467%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns = ( 0.277 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.159     0.159 r  but_rst_IBUF_inst/O
                         net (fo=2, routed)           1.912     2.070    u_tdc/iRst
    SLICE_X29Y65         LUT3 (Prop_lut3_I0_O)        0.045     2.115 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.270     2.385    u_tdc/u_Coarse_1/iRst
    SLICE_X32Y65         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.955     0.277    u_tdc/u_Coarse_1/clk
    SLICE_X32Y65         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[12]/C

Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.385ns  (logic 0.204ns (8.533%)  route 2.182ns (91.467%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns = ( 0.277 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.159     0.159 r  but_rst_IBUF_inst/O
                         net (fo=2, routed)           1.912     2.070    u_tdc/iRst
    SLICE_X29Y65         LUT3 (Prop_lut3_I0_O)        0.045     2.115 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.270     2.385    u_tdc/u_Coarse_1/iRst
    SLICE_X32Y65         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.955     0.277    u_tdc/u_Coarse_1/clk
    SLICE_X32Y65         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[9]/C

Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.434ns  (logic 0.204ns (8.361%)  route 2.231ns (91.639%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns = ( 0.278 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.159     0.159 r  but_rst_IBUF_inst/O
                         net (fo=2, routed)           1.912     2.070    u_tdc/iRst
    SLICE_X29Y65         LUT3 (Prop_lut3_I0_O)        0.045     2.115 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.319     2.434    u_tdc/u_Coarse_1/iRst
    SLICE_X32Y63         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.956     0.278    u_tdc/u_Coarse_1/clk
    SLICE_X32Y63         FDRE                                         r  u_tdc/u_Coarse_1/count_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out4_block_clock_clk_wiz_0_0

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.866ns  (logic 0.867ns (12.629%)  route 5.999ns (87.371%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -1.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( -0.848 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=52, routed)          5.999     6.866    u_tdc/u_Coarse_2/iCE
    SLICE_X33Y60         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.516    -0.848    u_tdc/u_Coarse_2/clk
    SLICE_X33Y60         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[0]/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.609ns  (logic 0.867ns (13.120%)  route 5.742ns (86.880%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -1.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( -0.847 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=52, routed)          5.742     6.609    u_tdc/u_Coarse_2/iCE
    SLICE_X31Y62         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.517    -0.847    u_tdc/u_Coarse_2/clk
    SLICE_X31Y62         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[1]/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.609ns  (logic 0.867ns (13.120%)  route 5.742ns (86.880%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -1.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( -0.847 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=52, routed)          5.742     6.609    u_tdc/u_Coarse_2/iCE
    SLICE_X31Y62         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.517    -0.847    u_tdc/u_Coarse_2/clk
    SLICE_X31Y62         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[2]/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.609ns  (logic 0.867ns (13.120%)  route 5.742ns (86.880%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -1.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( -0.847 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=52, routed)          5.742     6.609    u_tdc/u_Coarse_2/iCE
    SLICE_X31Y62         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.517    -0.847    u_tdc/u_Coarse_2/clk
    SLICE_X31Y62         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[3]/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.609ns  (logic 0.867ns (13.120%)  route 5.742ns (86.880%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -1.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( -0.847 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=52, routed)          5.742     6.609    u_tdc/u_Coarse_2/iCE
    SLICE_X31Y62         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.517    -0.847    u_tdc/u_Coarse_2/clk
    SLICE_X31Y62         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[4]/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.492ns  (logic 0.867ns (13.356%)  route 5.625ns (86.644%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -1.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( -0.848 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=52, routed)          5.625     6.492    u_tdc/u_Coarse_2/iCE
    SLICE_X31Y63         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.516    -0.848    u_tdc/u_Coarse_2/clk
    SLICE_X31Y63         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[5]/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.492ns  (logic 0.867ns (13.356%)  route 5.625ns (86.644%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -1.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( -0.848 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=52, routed)          5.625     6.492    u_tdc/u_Coarse_2/iCE
    SLICE_X31Y63         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.516    -0.848    u_tdc/u_Coarse_2/clk
    SLICE_X31Y63         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[6]/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.492ns  (logic 0.867ns (13.356%)  route 5.625ns (86.644%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -1.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( -0.848 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=52, routed)          5.625     6.492    u_tdc/u_Coarse_2/iCE
    SLICE_X31Y63         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.516    -0.848    u_tdc/u_Coarse_2/clk
    SLICE_X31Y63         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[7]/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.492ns  (logic 0.867ns (13.356%)  route 5.625ns (86.644%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -1.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( -0.848 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=52, routed)          5.625     6.492    u_tdc/u_Coarse_2/iCE
    SLICE_X31Y63         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.516    -0.848    u_tdc/u_Coarse_2/clk
    SLICE_X31Y63         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[8]/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.375ns  (logic 0.867ns (13.601%)  route 5.508ns (86.399%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -1.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.943ns = ( -0.849 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=52, routed)          5.508     6.375    u_tdc/u_Coarse_2/iCE
    SLICE_X31Y64         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.515    -0.849    u_tdc/u_Coarse_2/clk
    SLICE_X31Y64         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.356ns  (logic 0.204ns (8.637%)  route 2.153ns (91.363%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns = ( 0.748 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.159     0.159 r  but_rst_IBUF_inst/O
                         net (fo=2, routed)           1.912     2.070    u_tdc/iRst
    SLICE_X29Y65         LUT3 (Prop_lut3_I0_O)        0.045     2.115 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.241     2.356    u_tdc/u_Coarse_2/iRst
    SLICE_X31Y64         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.957     0.748    u_tdc/u_Coarse_2/clk
    SLICE_X31Y64         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[10]/C

Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.356ns  (logic 0.204ns (8.637%)  route 2.153ns (91.363%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns = ( 0.748 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.159     0.159 r  but_rst_IBUF_inst/O
                         net (fo=2, routed)           1.912     2.070    u_tdc/iRst
    SLICE_X29Y65         LUT3 (Prop_lut3_I0_O)        0.045     2.115 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.241     2.356    u_tdc/u_Coarse_2/iRst
    SLICE_X31Y64         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.957     0.748    u_tdc/u_Coarse_2/clk
    SLICE_X31Y64         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[11]/C

Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.356ns  (logic 0.204ns (8.637%)  route 2.153ns (91.363%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns = ( 0.748 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.159     0.159 r  but_rst_IBUF_inst/O
                         net (fo=2, routed)           1.912     2.070    u_tdc/iRst
    SLICE_X29Y65         LUT3 (Prop_lut3_I0_O)        0.045     2.115 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.241     2.356    u_tdc/u_Coarse_2/iRst
    SLICE_X31Y64         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.957     0.748    u_tdc/u_Coarse_2/clk
    SLICE_X31Y64         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[12]/C

Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.356ns  (logic 0.204ns (8.637%)  route 2.153ns (91.363%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns = ( 0.748 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.159     0.159 r  but_rst_IBUF_inst/O
                         net (fo=2, routed)           1.912     2.070    u_tdc/iRst
    SLICE_X29Y65         LUT3 (Prop_lut3_I0_O)        0.045     2.115 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.241     2.356    u_tdc/u_Coarse_2/iRst
    SLICE_X31Y64         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.957     0.748    u_tdc/u_Coarse_2/clk
    SLICE_X31Y64         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[9]/C

Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.408ns  (logic 0.204ns (8.452%)  route 2.204ns (91.548%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns = ( 0.748 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.159     0.159 r  but_rst_IBUF_inst/O
                         net (fo=2, routed)           1.912     2.070    u_tdc/iRst
    SLICE_X29Y65         LUT3 (Prop_lut3_I0_O)        0.045     2.115 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.293     2.408    u_tdc/u_Coarse_2/iRst
    SLICE_X31Y63         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.957     0.748    u_tdc/u_Coarse_2/clk
    SLICE_X31Y63         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[5]/C

Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.408ns  (logic 0.204ns (8.452%)  route 2.204ns (91.548%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns = ( 0.748 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.159     0.159 r  but_rst_IBUF_inst/O
                         net (fo=2, routed)           1.912     2.070    u_tdc/iRst
    SLICE_X29Y65         LUT3 (Prop_lut3_I0_O)        0.045     2.115 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.293     2.408    u_tdc/u_Coarse_2/iRst
    SLICE_X31Y63         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.957     0.748    u_tdc/u_Coarse_2/clk
    SLICE_X31Y63         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[6]/C

Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.408ns  (logic 0.204ns (8.452%)  route 2.204ns (91.548%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns = ( 0.748 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.159     0.159 r  but_rst_IBUF_inst/O
                         net (fo=2, routed)           1.912     2.070    u_tdc/iRst
    SLICE_X29Y65         LUT3 (Prop_lut3_I0_O)        0.045     2.115 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.293     2.408    u_tdc/u_Coarse_2/iRst
    SLICE_X31Y63         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.957     0.748    u_tdc/u_Coarse_2/clk
    SLICE_X31Y63         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[7]/C

Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.408ns  (logic 0.204ns (8.452%)  route 2.204ns (91.548%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns = ( 0.748 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.159     0.159 r  but_rst_IBUF_inst/O
                         net (fo=2, routed)           1.912     2.070    u_tdc/iRst
    SLICE_X29Y65         LUT3 (Prop_lut3_I0_O)        0.045     2.115 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.293     2.408    u_tdc/u_Coarse_2/iRst
    SLICE_X31Y63         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.957     0.748    u_tdc/u_Coarse_2/clk
    SLICE_X31Y63         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[8]/C

Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.410ns  (logic 0.204ns (8.444%)  route 2.207ns (91.556%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns = ( 0.747 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.159     0.159 r  but_rst_IBUF_inst/O
                         net (fo=2, routed)           1.912     2.070    u_tdc/iRst
    SLICE_X29Y65         LUT3 (Prop_lut3_I0_O)        0.045     2.115 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.295     2.410    u_tdc/u_Coarse_2/iRst
    SLICE_X31Y65         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.956     0.747    u_tdc/u_Coarse_2/clk
    SLICE_X31Y65         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[13]/C

Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.410ns  (logic 0.204ns (8.444%)  route 2.207ns (91.556%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns = ( 0.747 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.159     0.159 r  but_rst_IBUF_inst/O
                         net (fo=2, routed)           1.912     2.070    u_tdc/iRst
    SLICE_X29Y65         LUT3 (Prop_lut3_I0_O)        0.045     2.115 r  u_tdc/u_merge_i_1/O
                         net (fo=781, routed)         0.295     2.410    u_tdc/u_Coarse_2/iRst
    SLICE_X31Y65         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.956     0.747    u_tdc/u_Coarse_2/clk
    SLICE_X31Y65         FDRE                                         r  u_tdc/u_Coarse_2/count_reg[14]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out_block_clock_clk_wiz_0_0

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.625ns  (logic 0.734ns (45.157%)  route 0.891ns (54.843%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X0Y12         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[7])
                                                      0.734     0.734 r  u_memory/u_FIFO36E1/DO[7]
                         net (fo=1, routed)           0.891     1.625    mem_output[7]
    SLICE_X9Y58          FDRE                                         r  mem_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.527    -1.931    clkWizard
    SLICE_X9Y58          FDRE                                         r  mem_buffer_reg[7]/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.573ns  (logic 0.734ns (46.651%)  route 0.839ns (53.349%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X0Y12         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[15])
                                                      0.734     0.734 r  u_memory/u_FIFO36E1/DO[15]
                         net (fo=1, routed)           0.839     1.573    mem_output[15]
    SLICE_X8Y58          FDRE                                         r  mem_buffer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.527    -1.931    clkWizard
    SLICE_X8Y58          FDRE                                         r  mem_buffer_reg[15]/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.570ns  (logic 0.734ns (46.763%)  route 0.836ns (53.237%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X0Y12         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[22])
                                                      0.734     0.734 r  u_memory/u_FIFO36E1/DO[22]
                         net (fo=1, routed)           0.836     1.570    mem_output[22]
    SLICE_X8Y61          FDRE                                         r  mem_buffer_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.525    -1.933    clkWizard
    SLICE_X8Y61          FDRE                                         r  mem_buffer_reg[22]/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.550ns  (logic 0.734ns (47.347%)  route 0.816ns (52.653%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X0Y12         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[9])
                                                      0.734     0.734 r  u_memory/u_FIFO36E1/DO[9]
                         net (fo=1, routed)           0.816     1.550    mem_output[9]
    SLICE_X9Y58          FDRE                                         r  mem_buffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.527    -1.931    clkWizard
    SLICE_X9Y58          FDRE                                         r  mem_buffer_reg[9]/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.531ns  (logic 0.734ns (47.929%)  route 0.797ns (52.071%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X0Y12         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[25])
                                                      0.734     0.734 r  u_memory/u_FIFO36E1/DO[25]
                         net (fo=1, routed)           0.797     1.531    mem_output[25]
    SLICE_X9Y58          FDRE                                         r  mem_buffer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.527    -1.931    clkWizard
    SLICE_X9Y58          FDRE                                         r  mem_buffer_reg[25]/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.511ns  (logic 0.734ns (48.576%)  route 0.777ns (51.424%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X0Y12         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[5])
                                                      0.734     0.734 r  u_memory/u_FIFO36E1/DO[5]
                         net (fo=1, routed)           0.777     1.511    mem_output[5]
    SLICE_X9Y58          FDRE                                         r  mem_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.527    -1.931    clkWizard
    SLICE_X9Y58          FDRE                                         r  mem_buffer_reg[5]/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.465ns  (logic 0.734ns (50.094%)  route 0.731ns (49.906%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X0Y12         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[11])
                                                      0.734     0.734 r  u_memory/u_FIFO36E1/DO[11]
                         net (fo=1, routed)           0.731     1.465    mem_output[11]
    SLICE_X8Y58          FDRE                                         r  mem_buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.527    -1.931    clkWizard
    SLICE_X8Y58          FDRE                                         r  mem_buffer_reg[11]/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.464ns  (logic 0.734ns (50.128%)  route 0.730ns (49.872%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X0Y12         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[13])
                                                      0.734     0.734 r  u_memory/u_FIFO36E1/DO[13]
                         net (fo=1, routed)           0.730     1.464    mem_output[13]
    SLICE_X8Y58          FDRE                                         r  mem_buffer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.527    -1.931    clkWizard
    SLICE_X8Y58          FDRE                                         r  mem_buffer_reg[13]/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.445ns  (logic 0.734ns (50.792%)  route 0.711ns (49.208%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X0Y12         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[31])
                                                      0.734     0.734 r  u_memory/u_FIFO36E1/DO[31]
                         net (fo=1, routed)           0.711     1.445    mem_output[31]
    SLICE_X9Y60          FDRE                                         r  mem_buffer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.526    -1.932    clkWizard
    SLICE_X9Y60          FDRE                                         r  mem_buffer_reg[31]/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.425ns  (logic 0.734ns (51.497%)  route 0.691ns (48.503%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X0Y12         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[17])
                                                      0.734     0.734 r  u_memory/u_FIFO36E1/DO[17]
                         net (fo=1, routed)           0.691     1.425    mem_output[17]
    SLICE_X8Y59          FDRE                                         r  mem_buffer_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.527    -1.931    clkWizard
    SLICE_X8Y59          FDRE                                         r  mem_buffer_reg[17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.382ns  (logic 0.204ns (53.364%)  route 0.178ns (46.636%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X0Y12         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[18])
                                                      0.204     0.204 r  u_memory/u_FIFO36E1/DO[18]
                         net (fo=1, routed)           0.178     0.382    mem_output[18]
    SLICE_X8Y59          FDRE                                         r  mem_buffer_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.969    -0.334    clkWizard
    SLICE_X8Y59          FDRE                                         r  mem_buffer_reg[18]/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.383ns  (logic 0.204ns (53.225%)  route 0.179ns (46.775%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X0Y12         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[20])
                                                      0.204     0.204 r  u_memory/u_FIFO36E1/DO[20]
                         net (fo=1, routed)           0.179     0.383    mem_output[20]
    SLICE_X8Y61          FDRE                                         r  mem_buffer_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.968    -0.335    clkWizard
    SLICE_X8Y61          FDRE                                         r  mem_buffer_reg[20]/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.385ns  (logic 0.204ns (52.967%)  route 0.181ns (47.033%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X0Y12         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[6])
                                                      0.204     0.204 r  u_memory/u_FIFO36E1/DO[6]
                         net (fo=1, routed)           0.181     0.385    mem_output[6]
    SLICE_X8Y61          FDRE                                         r  mem_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.968    -0.335    clkWizard
    SLICE_X8Y61          FDRE                                         r  mem_buffer_reg[6]/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.204ns (52.851%)  route 0.182ns (47.149%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X0Y12         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[12])
                                                      0.204     0.204 r  u_memory/u_FIFO36E1/DO[12]
                         net (fo=1, routed)           0.182     0.386    mem_output[12]
    SLICE_X8Y61          FDRE                                         r  mem_buffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.968    -0.335    clkWizard
    SLICE_X8Y61          FDRE                                         r  mem_buffer_reg[12]/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.437ns  (logic 0.204ns (46.680%)  route 0.233ns (53.320%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X0Y12         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[0])
                                                      0.204     0.204 r  u_memory/u_FIFO36E1/DO[0]
                         net (fo=1, routed)           0.233     0.437    mem_output[0]
    SLICE_X9Y58          FDRE                                         r  mem_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.969    -0.334    clkWizard
    SLICE_X9Y58          FDRE                                         r  mem_buffer_reg[0]/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.438ns  (logic 0.204ns (46.592%)  route 0.234ns (53.408%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X0Y12         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[14])
                                                      0.204     0.204 r  u_memory/u_FIFO36E1/DO[14]
                         net (fo=1, routed)           0.234     0.438    mem_output[14]
    SLICE_X8Y61          FDRE                                         r  mem_buffer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.968    -0.335    clkWizard
    SLICE_X8Y61          FDRE                                         r  mem_buffer_reg[14]/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.440ns  (logic 0.204ns (46.394%)  route 0.236ns (53.606%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X0Y12         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[2])
                                                      0.204     0.204 r  u_memory/u_FIFO36E1/DO[2]
                         net (fo=1, routed)           0.236     0.440    mem_output[2]
    SLICE_X8Y59          FDRE                                         r  mem_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.969    -0.334    clkWizard
    SLICE_X8Y59          FDRE                                         r  mem_buffer_reg[2]/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.440ns  (logic 0.204ns (46.394%)  route 0.236ns (53.606%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X0Y12         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[30])
                                                      0.204     0.204 r  u_memory/u_FIFO36E1/DO[30]
                         net (fo=1, routed)           0.236     0.440    mem_output[30]
    SLICE_X8Y61          FDRE                                         r  mem_buffer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.968    -0.335    clkWizard
    SLICE_X8Y61          FDRE                                         r  mem_buffer_reg[30]/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.440ns  (logic 0.204ns (46.361%)  route 0.236ns (53.639%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X0Y12         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[4])
                                                      0.204     0.204 r  u_memory/u_FIFO36E1/DO[4]
                         net (fo=1, routed)           0.236     0.440    mem_output[4]
    SLICE_X9Y60          FDRE                                         r  mem_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.968    -0.335    clkWizard
    SLICE_X9Y60          FDRE                                         r  mem_buffer_reg[4]/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.443ns  (logic 0.204ns (46.080%)  route 0.239ns (53.920%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X0Y12         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[8])
                                                      0.204     0.204 r  u_memory/u_FIFO36E1/DO[8]
                         net (fo=1, routed)           0.239     0.443    mem_output[8]
    SLICE_X9Y60          FDRE                                         r  mem_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.968    -0.335    clkWizard
    SLICE_X9Y60          FDRE                                         r  mem_buffer_reg[8]/C





