$date
	Fri Jan 13 21:09:31 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module full_add_tb $end
$var wire 1 ! t_out4 $end
$var wire 1 " t_out3 $end
$var wire 1 # t_out2 $end
$var wire 1 $ t_out1 $end
$var wire 1 % t_crr4 $end
$var wire 1 & t_crr3 $end
$var wire 1 ' t_crr2 $end
$var wire 1 ( t_crr1 $end
$var reg 1 ) t_a1 $end
$var reg 1 * t_a2 $end
$var reg 1 + t_a3 $end
$var reg 1 , t_a4 $end
$var reg 1 - t_b1 $end
$var reg 1 . t_b2 $end
$var reg 1 / t_b3 $end
$var reg 1 0 t_b4 $end
$scope module my_add $end
$var wire 1 ) a1 $end
$var wire 1 * a2 $end
$var wire 1 + a3 $end
$var wire 1 , a4 $end
$var wire 1 - b1 $end
$var wire 1 . b2 $end
$var wire 1 / b3 $end
$var wire 1 0 b4 $end
$var wire 1 ( crr1 $end
$var wire 1 ' crr2 $end
$var wire 1 & crr3 $end
$var wire 1 % crr4 $end
$var wire 1 1 ex21 $end
$var wire 1 2 ex22 $end
$var wire 1 3 ex23 $end
$var wire 1 4 ex31 $end
$var wire 1 5 ex32 $end
$var wire 1 6 ex33 $end
$var wire 1 7 ex41 $end
$var wire 1 8 ex42 $end
$var wire 1 9 ex43 $end
$var wire 1 $ out1 $end
$var wire 1 # out2 $end
$var wire 1 " out3 $end
$var wire 1 ! out4 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
19
08
07
06
15
04
03
02
11
10
0/
1.
1-
0,
1+
1*
0)
0(
1'
1&
1%
1$
0#
0"
0!
$end
#5
0%
1!
09
0'
0&
1#
01
0$
0"
05
0.
0-
0+
#10
1"
1(
1/
1-
0*
1)
#15
1$
0(
1.
0)
#20
