Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Oct 23 23:54:44 2024
| Host         : DESKTOP-26ONRPF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MASTER_FILE_timing_summary_routed.rpt -pb MASTER_FILE_timing_summary_routed.pb -rpx MASTER_FILE_timing_summary_routed.rpx -warn_on_violation
| Design       : MASTER_FILE
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       67          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (156)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (128)
5. checking no_input_delay (30)
6. checking no_output_delay (43)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (156)
--------------------------
 There are 17 register/latch pins with no clock driven by root clock pin: Ext_ADC_RDY (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Ext_CLK_FROM_INT_MEM (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: Ext_CLK_IN (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Ext_DnB (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MEM_DIST1/trig_pulse_byte1_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MEM_DIST1/trig_pulse_byte2_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: PulseGen1/active_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: PulseGen1/stop_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (128)
--------------------------------------------------
 There are 128 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (30)
-------------------------------
 There are 30 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (43)
--------------------------------
 There are 43 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.709        0.000                      0                   69        0.228        0.000                      0                   69        2.000        0.000                       0                    54  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
PLL_1/inst/clk_in1    {0.000 41.666}       83.333          12.000          
  clk_out1_clk_wiz_0  {0.000 2.500}        5.000           200.001         
  clkfbout_clk_wiz_0  {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
PLL_1/inst/clk_in1                                                                                                                                                     16.667        0.000                       0                     1  
  clk_out1_clk_wiz_0        1.709        0.000                      0                   69        0.228        0.000                      0                   69        2.000        0.000                       0                    50  
  clkfbout_clk_wiz_0                                                                                                                                                   16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  PLL_1/inst/clk_in1
  To Clock:  PLL_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PLL_1/inst/clk_in1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { PLL_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.709ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.709ns  (required time - arrival time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.892ns (34.093%)  route 1.724ns (65.907%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 2.066 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.233     1.233    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.565    -2.404    MEM_DIST1/clk_out1
    SLICE_X38Y46         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.478    -1.926 r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/Q
                         net (fo=9, routed)           0.903    -1.023    PulseGen1/Q[0]
    SLICE_X39Y46         LUT4 (Prop_lut4_I2_O)        0.295    -0.728 f  PulseGen1/DATA_EXT_MEM_DIST_TO_EXT_MEM[7]_i_4/O
                         net (fo=4, routed)           0.276    -0.452    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[0]_0
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.119    -0.333 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[7]_i_2/O
                         net (fo=8, routed)           0.546     0.212    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM0
    SLICE_X41Y46         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                  IBUF                         0.000     5.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.162     6.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -1.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.527    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.618 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.447     2.066    MEM_DIST1/clk_out1
    SLICE_X41Y46         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[2]/C
                         clock pessimism              0.492     2.558    
                         clock uncertainty           -0.224     2.334    
    SLICE_X41Y46         FDSE (Setup_fdse_C_CE)      -0.413     1.921    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[2]
  -------------------------------------------------------------------
                         required time                          1.921    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  1.709    

Slack (MET) :             1.709ns  (required time - arrival time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.892ns (34.093%)  route 1.724ns (65.907%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 2.066 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.233     1.233    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.565    -2.404    MEM_DIST1/clk_out1
    SLICE_X38Y46         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.478    -1.926 r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/Q
                         net (fo=9, routed)           0.903    -1.023    PulseGen1/Q[0]
    SLICE_X39Y46         LUT4 (Prop_lut4_I2_O)        0.295    -0.728 f  PulseGen1/DATA_EXT_MEM_DIST_TO_EXT_MEM[7]_i_4/O
                         net (fo=4, routed)           0.276    -0.452    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[0]_0
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.119    -0.333 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[7]_i_2/O
                         net (fo=8, routed)           0.546     0.212    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM0
    SLICE_X41Y46         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                  IBUF                         0.000     5.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.162     6.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -1.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.527    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.618 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.447     2.066    MEM_DIST1/clk_out1
    SLICE_X41Y46         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[4]/C
                         clock pessimism              0.492     2.558    
                         clock uncertainty           -0.224     2.334    
    SLICE_X41Y46         FDSE (Setup_fdse_C_CE)      -0.413     1.921    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[4]
  -------------------------------------------------------------------
                         required time                          1.921    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  1.709    

Slack (MET) :             1.709ns  (required time - arrival time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.892ns (34.093%)  route 1.724ns (65.907%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 2.066 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.233     1.233    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.565    -2.404    MEM_DIST1/clk_out1
    SLICE_X38Y46         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.478    -1.926 r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/Q
                         net (fo=9, routed)           0.903    -1.023    PulseGen1/Q[0]
    SLICE_X39Y46         LUT4 (Prop_lut4_I2_O)        0.295    -0.728 f  PulseGen1/DATA_EXT_MEM_DIST_TO_EXT_MEM[7]_i_4/O
                         net (fo=4, routed)           0.276    -0.452    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[0]_0
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.119    -0.333 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[7]_i_2/O
                         net (fo=8, routed)           0.546     0.212    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM0
    SLICE_X41Y46         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                  IBUF                         0.000     5.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.162     6.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -1.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.527    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.618 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.447     2.066    MEM_DIST1/clk_out1
    SLICE_X41Y46         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[6]/C
                         clock pessimism              0.492     2.558    
                         clock uncertainty           -0.224     2.334    
    SLICE_X41Y46         FDSE (Setup_fdse_C_CE)      -0.413     1.921    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[6]
  -------------------------------------------------------------------
                         required time                          1.921    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  1.709    

Slack (MET) :             1.728ns  (required time - arrival time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.892ns (34.171%)  route 1.718ns (65.829%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns = ( 2.064 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.233     1.233    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.565    -2.404    MEM_DIST1/clk_out1
    SLICE_X38Y46         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.478    -1.926 r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/Q
                         net (fo=9, routed)           0.903    -1.023    PulseGen1/Q[0]
    SLICE_X39Y46         LUT4 (Prop_lut4_I2_O)        0.295    -0.728 f  PulseGen1/DATA_EXT_MEM_DIST_TO_EXT_MEM[7]_i_4/O
                         net (fo=4, routed)           0.276    -0.452    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[0]_0
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.119    -0.333 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[7]_i_2/O
                         net (fo=8, routed)           0.540     0.206    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM0
    SLICE_X39Y45         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                  IBUF                         0.000     5.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.162     6.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -1.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.527    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.618 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.445     2.064    MEM_DIST1/clk_out1
    SLICE_X39Y45         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/C
                         clock pessimism              0.507     2.571    
                         clock uncertainty           -0.224     2.347    
    SLICE_X39Y45         FDSE (Setup_fdse_C_CE)      -0.413     1.934    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[0]
  -------------------------------------------------------------------
                         required time                          1.934    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  1.728    

Slack (MET) :             1.728ns  (required time - arrival time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.892ns (34.171%)  route 1.718ns (65.829%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns = ( 2.064 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.233     1.233    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.565    -2.404    MEM_DIST1/clk_out1
    SLICE_X38Y46         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.478    -1.926 r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/Q
                         net (fo=9, routed)           0.903    -1.023    PulseGen1/Q[0]
    SLICE_X39Y46         LUT4 (Prop_lut4_I2_O)        0.295    -0.728 f  PulseGen1/DATA_EXT_MEM_DIST_TO_EXT_MEM[7]_i_4/O
                         net (fo=4, routed)           0.276    -0.452    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[0]_0
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.119    -0.333 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[7]_i_2/O
                         net (fo=8, routed)           0.540     0.206    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM0
    SLICE_X39Y45         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                  IBUF                         0.000     5.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.162     6.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -1.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.527    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.618 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.445     2.064    MEM_DIST1/clk_out1
    SLICE_X39Y45         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/C
                         clock pessimism              0.507     2.571    
                         clock uncertainty           -0.224     2.347    
    SLICE_X39Y45         FDSE (Setup_fdse_C_CE)      -0.413     1.934    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[1]
  -------------------------------------------------------------------
                         required time                          1.934    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  1.728    

Slack (MET) :             1.728ns  (required time - arrival time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.892ns (34.171%)  route 1.718ns (65.829%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns = ( 2.064 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.233     1.233    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.565    -2.404    MEM_DIST1/clk_out1
    SLICE_X38Y46         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.478    -1.926 r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/Q
                         net (fo=9, routed)           0.903    -1.023    PulseGen1/Q[0]
    SLICE_X39Y46         LUT4 (Prop_lut4_I2_O)        0.295    -0.728 f  PulseGen1/DATA_EXT_MEM_DIST_TO_EXT_MEM[7]_i_4/O
                         net (fo=4, routed)           0.276    -0.452    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[0]_0
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.119    -0.333 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[7]_i_2/O
                         net (fo=8, routed)           0.540     0.206    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM0
    SLICE_X39Y45         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                  IBUF                         0.000     5.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.162     6.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -1.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.527    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.618 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.445     2.064    MEM_DIST1/clk_out1
    SLICE_X39Y45         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/C
                         clock pessimism              0.507     2.571    
                         clock uncertainty           -0.224     2.347    
    SLICE_X39Y45         FDSE (Setup_fdse_C_CE)      -0.413     1.934    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[3]
  -------------------------------------------------------------------
                         required time                          1.934    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  1.728    

Slack (MET) :             1.728ns  (required time - arrival time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.892ns (34.171%)  route 1.718ns (65.829%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns = ( 2.064 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.233     1.233    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.565    -2.404    MEM_DIST1/clk_out1
    SLICE_X38Y46         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.478    -1.926 r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/Q
                         net (fo=9, routed)           0.903    -1.023    PulseGen1/Q[0]
    SLICE_X39Y46         LUT4 (Prop_lut4_I2_O)        0.295    -0.728 f  PulseGen1/DATA_EXT_MEM_DIST_TO_EXT_MEM[7]_i_4/O
                         net (fo=4, routed)           0.276    -0.452    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[0]_0
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.119    -0.333 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[7]_i_2/O
                         net (fo=8, routed)           0.540     0.206    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM0
    SLICE_X39Y45         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                  IBUF                         0.000     5.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.162     6.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -1.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.527    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.618 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.445     2.064    MEM_DIST1/clk_out1
    SLICE_X39Y45         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[5]/C
                         clock pessimism              0.507     2.571    
                         clock uncertainty           -0.224     2.347    
    SLICE_X39Y45         FDSE (Setup_fdse_C_CE)      -0.413     1.934    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[5]
  -------------------------------------------------------------------
                         required time                          1.934    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  1.728    

Slack (MET) :             1.862ns  (required time - arrival time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.447ns  (logic 0.897ns (36.656%)  route 1.550ns (63.344%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 2.066 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.233     1.233    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.565    -2.404    MEM_DIST1/clk_out1
    SLICE_X38Y46         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.478    -1.926 r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/Q
                         net (fo=9, routed)           0.903    -1.023    PulseGen1/Q[0]
    SLICE_X39Y46         LUT4 (Prop_lut4_I2_O)        0.295    -0.728 f  PulseGen1/DATA_EXT_MEM_DIST_TO_EXT_MEM[7]_i_4/O
                         net (fo=4, routed)           0.276    -0.452    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[0]_0
    SLICE_X39Y46         LUT5 (Prop_lut5_I4_O)        0.124    -0.328 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[7]_i_1/O
                         net (fo=8, routed)           0.372     0.043    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[7]_i_1_n_0
    SLICE_X40Y46         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                  IBUF                         0.000     5.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.162     6.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -1.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.527    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.618 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.447     2.066    MEM_DIST1/clk_out1
    SLICE_X40Y46         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[7]/C
                         clock pessimism              0.492     2.558    
                         clock uncertainty           -0.224     2.334    
    SLICE_X40Y46         FDSE (Setup_fdse_C_S)       -0.429     1.905    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[7]
  -------------------------------------------------------------------
                         required time                          1.905    
                         arrival time                          -0.043    
  -------------------------------------------------------------------
                         slack                                  1.862    

Slack (MET) :             1.867ns  (required time - arrival time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.443ns  (logic 0.897ns (36.722%)  route 1.546ns (63.278%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 2.066 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.233     1.233    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.565    -2.404    MEM_DIST1/clk_out1
    SLICE_X38Y46         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.478    -1.926 r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/Q
                         net (fo=9, routed)           0.903    -1.023    PulseGen1/Q[0]
    SLICE_X39Y46         LUT4 (Prop_lut4_I2_O)        0.295    -0.728 f  PulseGen1/DATA_EXT_MEM_DIST_TO_EXT_MEM[7]_i_4/O
                         net (fo=4, routed)           0.276    -0.452    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[0]_0
    SLICE_X39Y46         LUT5 (Prop_lut5_I4_O)        0.124    -0.328 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[7]_i_1/O
                         net (fo=8, routed)           0.367     0.039    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[7]_i_1_n_0
    SLICE_X41Y46         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                  IBUF                         0.000     5.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.162     6.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -1.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.527    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.618 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.447     2.066    MEM_DIST1/clk_out1
    SLICE_X41Y46         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[2]/C
                         clock pessimism              0.492     2.558    
                         clock uncertainty           -0.224     2.334    
    SLICE_X41Y46         FDSE (Setup_fdse_C_S)       -0.429     1.905    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[2]
  -------------------------------------------------------------------
                         required time                          1.905    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  1.867    

Slack (MET) :             1.867ns  (required time - arrival time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.443ns  (logic 0.897ns (36.722%)  route 1.546ns (63.278%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 2.066 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.233     1.233    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.565    -2.404    MEM_DIST1/clk_out1
    SLICE_X38Y46         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.478    -1.926 r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/Q
                         net (fo=9, routed)           0.903    -1.023    PulseGen1/Q[0]
    SLICE_X39Y46         LUT4 (Prop_lut4_I2_O)        0.295    -0.728 f  PulseGen1/DATA_EXT_MEM_DIST_TO_EXT_MEM[7]_i_4/O
                         net (fo=4, routed)           0.276    -0.452    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[0]_0
    SLICE_X39Y46         LUT5 (Prop_lut5_I4_O)        0.124    -0.328 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[7]_i_1/O
                         net (fo=8, routed)           0.367     0.039    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[7]_i_1_n_0
    SLICE_X41Y46         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                  IBUF                         0.000     5.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.162     6.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -1.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.527    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.618 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.447     2.066    MEM_DIST1/clk_out1
    SLICE_X41Y46         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[4]/C
                         clock pessimism              0.492     2.558    
                         clock uncertainty           -0.224     2.334    
    SLICE_X41Y46         FDSE (Setup_fdse_C_S)       -0.429     1.905    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[4]
  -------------------------------------------------------------------
                         required time                          1.905    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  1.867    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/FSM_onehot_s_byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.917%)  route 0.124ns (43.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           0.440     0.440    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.563    -0.845    MEM_DIST1/clk_out1
    SLICE_X38Y46         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.681 r  MEM_DIST1/FSM_onehot_s_byte_reg[3]/Q
                         net (fo=2, routed)           0.124    -0.557    MEM_DIST1/trig_pulse_byte2
    SLICE_X38Y46         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           0.480     0.480    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.832    -1.271    MEM_DIST1/clk_out1
    SLICE_X38Y46         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
                         clock pessimism              0.426    -0.845    
    SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.060    -0.785    MEM_DIST1/FSM_onehot_s_byte_reg[4]
  -------------------------------------------------------------------
                         required time                          0.785    
                         arrival time                          -0.557    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/FSM_onehot_s_byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.148ns (58.635%)  route 0.104ns (41.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           0.440     0.440    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.563    -0.845    MEM_DIST1/clk_out1
    SLICE_X38Y46         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.697 r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/Q
                         net (fo=9, routed)           0.104    -0.592    MEM_DIST1/Q[0]
    SLICE_X38Y46         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           0.480     0.480    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.832    -1.271    MEM_DIST1/clk_out1
    SLICE_X38Y46         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[0]/C
                         clock pessimism              0.426    -0.845    
    SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.022    -0.823    MEM_DIST1/FSM_onehot_s_byte_reg[0]
  -------------------------------------------------------------------
                         required time                          0.823    
                         arrival time                          -0.592    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 MEM_DIST1/trig_pulse_byte1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/trig_pulse_byte1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           0.440     0.440    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.564    -0.844    MEM_DIST1/clk_out1
    SLICE_X39Y47         FDRE                                         r  MEM_DIST1/trig_pulse_byte1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.703 r  MEM_DIST1/trig_pulse_byte1_reg/Q
                         net (fo=2, routed)           0.167    -0.536    MEM_DIST1/trig_pulse_byte1_reg_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I4_O)        0.045    -0.491 r  MEM_DIST1/trig_pulse_byte1_i_1/O
                         net (fo=1, routed)           0.000    -0.491    MEM_DIST1/trig_pulse_byte1_i_1_n_0
    SLICE_X39Y47         FDRE                                         r  MEM_DIST1/trig_pulse_byte1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           0.480     0.480    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.833    -1.270    MEM_DIST1/clk_out1
    SLICE_X39Y47         FDRE                                         r  MEM_DIST1/trig_pulse_byte1_reg/C
                         clock pessimism              0.426    -0.844    
    SLICE_X39Y47         FDRE (Hold_fdre_C_D)         0.091    -0.753    MEM_DIST1/trig_pulse_byte1_reg
  -------------------------------------------------------------------
                         required time                          0.753    
                         arrival time                          -0.491    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           0.440     0.440    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.563    -0.845    MEM_DIST1/clk_out1
    SLICE_X38Y45         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.681 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[18]/Q
                         net (fo=2, routed)           0.177    -0.503    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[18]_0[16]
    SLICE_X38Y45         LUT3 (Prop_lut3_I2_O)        0.045    -0.458 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.458    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[18]_i_1_n_0
    SLICE_X38Y45         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           0.480     0.480    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.832    -1.271    MEM_DIST1/clk_out1
    SLICE_X38Y45         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[18]/C
                         clock pessimism              0.426    -0.845    
    SLICE_X38Y45         FDRE (Hold_fdre_C_D)         0.120    -0.725    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[18]
  -------------------------------------------------------------------
                         required time                          0.725    
                         arrival time                          -0.458    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.209ns (53.648%)  route 0.181ns (46.352%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           0.440     0.440    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.563    -0.845    MEM_DIST1/clk_out1
    SLICE_X38Y46         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.681 r  MEM_DIST1/FSM_onehot_s_byte_reg[0]/Q
                         net (fo=12, routed)          0.181    -0.500    MEM_DIST1/FSM_onehot_s_byte_reg_n_0_[0]
    SLICE_X39Y45         LUT4 (Prop_lut4_I1_O)        0.045    -0.455 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.455    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[3]_i_1_n_0
    SLICE_X39Y45         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           0.480     0.480    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.832    -1.271    MEM_DIST1/clk_out1
    SLICE_X39Y45         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/C
                         clock pessimism              0.442    -0.829    
    SLICE_X39Y45         FDSE (Hold_fdse_C_D)         0.092    -0.737    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[3]
  -------------------------------------------------------------------
                         required time                          0.737    
                         arrival time                          -0.455    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.209ns (53.511%)  route 0.182ns (46.489%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           0.440     0.440    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.563    -0.845    MEM_DIST1/clk_out1
    SLICE_X38Y46         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.681 r  MEM_DIST1/FSM_onehot_s_byte_reg[0]/Q
                         net (fo=12, routed)          0.182    -0.499    MEM_DIST1/FSM_onehot_s_byte_reg_n_0_[0]
    SLICE_X39Y45         LUT4 (Prop_lut4_I1_O)        0.045    -0.454 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.454    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[1]_i_1_n_0
    SLICE_X39Y45         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           0.480     0.480    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.832    -1.271    MEM_DIST1/clk_out1
    SLICE_X39Y45         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/C
                         clock pessimism              0.442    -0.829    
    SLICE_X39Y45         FDSE (Hold_fdse_C_D)         0.091    -0.738    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[1]
  -------------------------------------------------------------------
                         required time                          0.738    
                         arrival time                          -0.454    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/FSM_onehot_s_byte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.164ns (46.164%)  route 0.191ns (53.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           0.440     0.440    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.563    -0.845    MEM_DIST1/clk_out1
    SLICE_X38Y46         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.681 r  MEM_DIST1/FSM_onehot_s_byte_reg[1]/Q
                         net (fo=3, routed)           0.191    -0.490    MEM_DIST1/trig_pulse_byte1
    SLICE_X38Y46         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           0.480     0.480    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.832    -1.271    MEM_DIST1/clk_out1
    SLICE_X38Y46         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[2]/C
                         clock pessimism              0.426    -0.845    
    SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.063    -0.782    MEM_DIST1/FSM_onehot_s_byte_reg[2]
  -------------------------------------------------------------------
                         required time                          0.782    
                         arrival time                          -0.490    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/trig_pulse_byte2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.246ns (59.150%)  route 0.170ns (40.850%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           0.440     0.440    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.563    -0.845    MEM_DIST1/clk_out1
    SLICE_X38Y46         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.697 f  MEM_DIST1/FSM_onehot_s_byte_reg[4]/Q
                         net (fo=9, routed)           0.170    -0.527    MEM_DIST1/Q[0]
    SLICE_X39Y47         LUT5 (Prop_lut5_I0_O)        0.098    -0.429 r  MEM_DIST1/trig_pulse_byte2_i_1/O
                         net (fo=1, routed)           0.000    -0.429    MEM_DIST1/trig_pulse_byte2_i_1_n_0
    SLICE_X39Y47         FDRE                                         r  MEM_DIST1/trig_pulse_byte2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           0.480     0.480    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.833    -1.270    MEM_DIST1/clk_out1
    SLICE_X39Y47         FDRE                                         r  MEM_DIST1/trig_pulse_byte2_reg/C
                         clock pessimism              0.442    -0.828    
    SLICE_X39Y47         FDRE (Hold_fdre_C_D)         0.092    -0.736    MEM_DIST1/trig_pulse_byte2_reg
  -------------------------------------------------------------------
                         required time                          0.736    
                         arrival time                          -0.429    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/FSM_onehot_s_byte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.545%)  route 0.213ns (56.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           0.440     0.440    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.563    -0.845    MEM_DIST1/clk_out1
    SLICE_X38Y46         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.681 r  MEM_DIST1/FSM_onehot_s_byte_reg[2]/Q
                         net (fo=16, routed)          0.213    -0.468    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_0
    SLICE_X38Y46         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           0.480     0.480    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.832    -1.271    MEM_DIST1/clk_out1
    SLICE_X38Y46         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[3]/C
                         clock pessimism              0.426    -0.845    
    SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.063    -0.782    MEM_DIST1/FSM_onehot_s_byte_reg[3]
  -------------------------------------------------------------------
                         required time                          0.782    
                         arrival time                          -0.468    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/FSM_onehot_s_byte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.767%)  route 0.202ns (55.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           0.440     0.440    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.563    -0.845    MEM_DIST1/clk_out1
    SLICE_X38Y46         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.681 r  MEM_DIST1/FSM_onehot_s_byte_reg[0]/Q
                         net (fo=12, routed)          0.202    -0.478    MEM_DIST1/FSM_onehot_s_byte_reg_n_0_[0]
    SLICE_X38Y46         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           0.480     0.480    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.832    -1.271    MEM_DIST1/clk_out1
    SLICE_X38Y46         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[1]/C
                         clock pessimism              0.426    -0.845    
    SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.052    -0.793    MEM_DIST1/FSM_onehot_s_byte_reg[1]
  -------------------------------------------------------------------
                         required time                          0.793    
                         arrival time                          -0.478    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLL_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0    PLL_1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X38Y43     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X37Y44     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X37Y44     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X37Y44     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X37Y44     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X37Y44     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X37Y44     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X38Y45     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[18]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X38Y43     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X38Y43     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X37Y44     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X37Y44     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X37Y44     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X37Y44     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X37Y44     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X37Y44     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X37Y44     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X37Y44     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X38Y43     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X38Y43     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X37Y44     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X37Y44     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X37Y44     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X37Y44     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X37Y44     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X37Y44     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X37Y44     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X37Y44     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { PLL_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y3    PLL_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           145 Endpoints
Min Delay           145 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            Ext_DATA_OUTPUT[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.044ns  (logic 5.324ns (40.817%)  route 7.720ns (59.183%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    U5                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  Ext_DnB_IBUF_inst/O
                         net (fo=65, routed)          4.692     6.157    MEM_DIST1/Ext_DnB_IBUF
    SLICE_X44Y45         LUT2 (Prop_lut2_I0_O)        0.152     6.309 r  MEM_DIST1/Ext_DATA_OUTPUT_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.027     9.337    Ext_DATA_OUTPUT_OBUF[9]
    U4                   OBUF (Prop_obuf_I_O)         3.707    13.044 r  Ext_DATA_OUTPUT_OBUF[9]_inst/O
                         net (fo=0)                   0.000    13.044    Ext_DATA_OUTPUT[9]
    U4                                                                r  Ext_DATA_OUTPUT[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            Ext_DATA_OUTPUT[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.964ns  (logic 5.321ns (41.043%)  route 7.643ns (58.957%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    U5                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  Ext_DnB_IBUF_inst/O
                         net (fo=65, routed)          4.853     6.318    MEM_DIST1/Ext_DnB_IBUF
    SLICE_X44Y43         LUT2 (Prop_lut2_I0_O)        0.150     6.468 r  MEM_DIST1/Ext_DATA_OUTPUT_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.791     9.258    Ext_DATA_OUTPUT_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.706    12.964 r  Ext_DATA_OUTPUT_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.964    Ext_DATA_OUTPUT[11]
    U3                                                                r  Ext_DATA_OUTPUT[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            Ext_DATA_OUTPUT[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.860ns  (logic 5.118ns (39.800%)  route 7.742ns (60.200%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    U5                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  Ext_DnB_IBUF_inst/O
                         net (fo=65, routed)          4.853     6.318    MEM_DIST1/Ext_DnB_IBUF
    SLICE_X44Y43         LUT2 (Prop_lut2_I0_O)        0.124     6.442 r  MEM_DIST1/Ext_DATA_OUTPUT_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.889     9.331    Ext_DATA_OUTPUT_OBUF[10]
    W6                   OBUF (Prop_obuf_I_O)         3.529    12.860 r  Ext_DATA_OUTPUT_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.860    Ext_DATA_OUTPUT[10]
    W6                                                                r  Ext_DATA_OUTPUT[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            Ext_DATA_OUTPUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.762ns  (logic 5.349ns (41.911%)  route 7.413ns (58.089%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    U5                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  Ext_DnB_IBUF_inst/O
                         net (fo=65, routed)          4.845     6.310    MEM_DIST1/Ext_DnB_IBUF
    SLICE_X44Y43         LUT2 (Prop_lut2_I0_O)        0.152     6.462 r  MEM_DIST1/Ext_DATA_OUTPUT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.568     9.030    Ext_DATA_OUTPUT_OBUF[3]
    W2                   OBUF (Prop_obuf_I_O)         3.731    12.762 r  Ext_DATA_OUTPUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.762    Ext_DATA_OUTPUT[3]
    W2                                                                r  Ext_DATA_OUTPUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            Ext_DATA_OUTPUT[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.658ns  (logic 5.112ns (40.387%)  route 7.546ns (59.613%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    U5                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  Ext_DnB_IBUF_inst/O
                         net (fo=65, routed)          4.692     6.157    MEM_DIST1/Ext_DnB_IBUF
    SLICE_X44Y45         LUT2 (Prop_lut2_I0_O)        0.124     6.281 r  MEM_DIST1/Ext_DATA_OUTPUT_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.853     9.135    Ext_DATA_OUTPUT_OBUF[8]
    V4                   OBUF (Prop_obuf_I_O)         3.523    12.658 r  Ext_DATA_OUTPUT_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.658    Ext_DATA_OUTPUT[8]
    V4                                                                r  Ext_DATA_OUTPUT[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            Ext_DATA_OUTPUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.339ns  (logic 5.097ns (41.306%)  route 7.242ns (58.694%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    U5                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  Ext_DnB_IBUF_inst/O
                         net (fo=65, routed)          4.845     6.310    MEM_DIST1/Ext_DnB_IBUF
    SLICE_X44Y43         LUT2 (Prop_lut2_I0_O)        0.124     6.434 r  MEM_DIST1/Ext_DATA_OUTPUT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.398     8.832    Ext_DATA_OUTPUT_OBUF[2]
    U1                   OBUF (Prop_obuf_I_O)         3.508    12.339 r  Ext_DATA_OUTPUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.339    Ext_DATA_OUTPUT[2]
    U1                                                                r  Ext_DATA_OUTPUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            Ext_DATA_OUTPUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.184ns  (logic 5.304ns (43.529%)  route 6.880ns (56.471%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    U5                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  Ext_DnB_IBUF_inst/O
                         net (fo=65, routed)          4.470     5.935    MEM_DIST1/Ext_DnB_IBUF
    SLICE_X44Y45         LUT2 (Prop_lut2_I0_O)        0.118     6.053 r  MEM_DIST1/Ext_DATA_OUTPUT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.410     8.464    Ext_DATA_OUTPUT_OBUF[0]
    R3                   OBUF (Prop_obuf_I_O)         3.721    12.184 r  Ext_DATA_OUTPUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.184    Ext_DATA_OUTPUT[0]
    R3                                                                r  Ext_DATA_OUTPUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            Ext_DATA_OUTPUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.932ns  (logic 5.096ns (42.711%)  route 6.835ns (57.289%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    U5                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  Ext_DnB_IBUF_inst/O
                         net (fo=65, routed)          4.470     5.935    MEM_DIST1/Ext_DnB_IBUF
    SLICE_X44Y45         LUT2 (Prop_lut2_I0_O)        0.124     6.059 r  MEM_DIST1/Ext_DATA_OUTPUT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.365     8.425    Ext_DATA_OUTPUT_OBUF[1]
    T3                   OBUF (Prop_obuf_I_O)         3.507    11.932 r  Ext_DATA_OUTPUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.932    Ext_DATA_OUTPUT[1]
    T3                                                                r  Ext_DATA_OUTPUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            Ext_DATA_OUTPUT[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.666ns  (logic 5.332ns (45.707%)  route 6.334ns (54.293%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    U5                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  Ext_DnB_IBUF_inst/O
                         net (fo=65, routed)          3.502     4.967    MEM_DIST1/Ext_DnB_IBUF
    SLICE_X41Y40         LUT2 (Prop_lut2_I0_O)        0.152     5.119 r  MEM_DIST1/Ext_DATA_OUTPUT_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.832     7.951    Ext_DATA_OUTPUT_OBUF[7]
    W5                   OBUF (Prop_obuf_I_O)         3.715    11.666 r  Ext_DATA_OUTPUT_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.666    Ext_DATA_OUTPUT[7]
    W5                                                                r  Ext_DATA_OUTPUT[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            Ext_DATA_OUTPUT[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.576ns  (logic 5.121ns (44.233%)  route 6.456ns (55.767%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    U5                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  Ext_DnB_IBUF_inst/O
                         net (fo=65, routed)          3.218     4.683    MEM_DIST1/Ext_DnB_IBUF
    SLICE_X40Y37         LUT2 (Prop_lut2_I0_O)        0.124     4.807 r  MEM_DIST1/Ext_DATA_OUTPUT_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           3.238     8.045    Ext_DATA_OUTPUT_OBUF[12]
    U7                   OBUF (Prop_obuf_I_O)         3.531    11.576 r  Ext_DATA_OUTPUT_OBUF[12]_inst/O
                         net (fo=0)                   0.000    11.576    Ext_DATA_OUTPUT[12]
    U7                                                                r  Ext_DATA_OUTPUT[12] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 EXT_MEM_RW1/FSM_onehot_s_write_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EXT_MEM_RW1/FSM_onehot_s_write_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.141ns (49.666%)  route 0.143ns (50.334%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE                         0.000     0.000 r  EXT_MEM_RW1/FSM_onehot_s_write_reg[3]/C
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  EXT_MEM_RW1/FSM_onehot_s_write_reg[3]/Q
                         net (fo=3, routed)           0.143     0.284    EXT_MEM_RW1/FSM_onehot_s_write_reg_n_0_[3]
    SLICE_X40Y41         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_write_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_MEM_RW1/FSM_onehot_s_read_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EXT_MEM_RW1/FSM_onehot_s_read_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.141ns (47.992%)  route 0.153ns (52.008%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE                         0.000     0.000 r  EXT_MEM_RW1/FSM_onehot_s_read_reg[3]/C
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  EXT_MEM_RW1/FSM_onehot_s_read_reg[3]/Q
                         net (fo=4, routed)           0.153     0.294    EXT_MEM_RW1/FSM_onehot_s_read_reg_n_0_[3]
    SLICE_X40Y42         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_read_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_MEM_RW1/FSM_onehot_s_read_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EXT_MEM_RW1/FSM_onehot_s_read_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.141ns (43.623%)  route 0.182ns (56.377%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE                         0.000     0.000 r  EXT_MEM_RW1/FSM_onehot_s_read_reg[2]/C
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  EXT_MEM_RW1/FSM_onehot_s_read_reg[2]/Q
                         net (fo=1, routed)           0.182     0.323    EXT_MEM_RW1/FSM_onehot_s_read_reg_n_0_[2]
    SLICE_X40Y42         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_read_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_MEM_RW1/FSM_onehot_s_read_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EXT_MEM_RW1/FSM_onehot_s_read_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.141ns (43.491%)  route 0.183ns (56.509%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE                         0.000     0.000 r  EXT_MEM_RW1/FSM_onehot_s_read_reg[1]/C
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  EXT_MEM_RW1/FSM_onehot_s_read_reg[1]/Q
                         net (fo=2, routed)           0.183     0.324    EXT_MEM_RW1/FSM_onehot_s_read_reg_n_0_[1]
    SLICE_X40Y42         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_read_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_MEM_RW1/FSM_onehot_s_write_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EXT_MEM_RW1/FSM_onehot_s_write_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.141ns (43.491%)  route 0.183ns (56.509%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE                         0.000     0.000 r  EXT_MEM_RW1/FSM_onehot_s_write_reg[1]/C
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  EXT_MEM_RW1/FSM_onehot_s_write_reg[1]/Q
                         net (fo=2, routed)           0.183     0.324    EXT_MEM_RW1/FSM_onehot_s_write_reg_n_0_[1]
    SLICE_X40Y41         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_write_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_MEM_RW1/FSM_onehot_s_write_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EXT_MEM_RW1/FSM_onehot_s_write_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.141ns (42.126%)  route 0.194ns (57.874%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE                         0.000     0.000 r  EXT_MEM_RW1/FSM_onehot_s_write_reg[2]/C
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  EXT_MEM_RW1/FSM_onehot_s_write_reg[2]/Q
                         net (fo=2, routed)           0.194     0.335    EXT_MEM_RW1/FSM_onehot_s_write_reg_n_0_[2]
    SLICE_X40Y41         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_write_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PulseGen1/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PulseGen1/stop_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.148ns (43.733%)  route 0.190ns (56.267%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE                         0.000     0.000 r  PulseGen1/count_reg[2]/C
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  PulseGen1/count_reg[2]/Q
                         net (fo=5, routed)           0.190     0.338    PulseGen1/p_0_in
    SLICE_X37Y46         FDCE                                         r  PulseGen1/stop_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_MEM_RW1/FSM_onehot_s_read_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EXT_MEM_RW1/FSM_onehot_s_read_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.141ns (41.036%)  route 0.203ns (58.964%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE                         0.000     0.000 r  EXT_MEM_RW1/FSM_onehot_s_read_reg[0]/C
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  EXT_MEM_RW1/FSM_onehot_s_read_reg[0]/Q
                         net (fo=3, routed)           0.203     0.344    EXT_MEM_RW1/FSM_onehot_s_read_reg_n_0_[0]
    SLICE_X40Y42         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_read_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_MEM_RW1/FSM_onehot_s_read_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EXT_MEM_RW1/nOE_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.141ns (40.493%)  route 0.207ns (59.507%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE                         0.000     0.000 r  EXT_MEM_RW1/FSM_onehot_s_read_reg[3]/C
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  EXT_MEM_RW1/FSM_onehot_s_read_reg[3]/Q
                         net (fo=4, routed)           0.207     0.348    EXT_MEM_RW1/FSM_onehot_s_read_reg_n_0_[3]
    SLICE_X41Y42         FDSE                                         r  EXT_MEM_RW1/nOE_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PulseGen1/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            PulseGen1/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.295%)  route 0.170ns (47.705%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDCE                         0.000     0.000 r  PulseGen1/run_reg/C
    SLICE_X39Y46         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  PulseGen1/run_reg/Q
                         net (fo=5, routed)           0.170     0.311    PulseGen1/run
    SLICE_X38Y44         LUT4 (Prop_lut4_I3_O)        0.045     0.356 r  PulseGen1/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.356    PulseGen1/count[0]_i_1_n_0
    SLICE_X38Y44         FDRE                                         r  PulseGen1/count_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            42 Endpoints
Min Delay            42 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Ext_DATA_OUTPUT[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.152ns  (logic 4.315ns (52.930%)  route 3.837ns (47.070%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.233     1.233    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.566    -2.403    MEM_DIST1/clk_out1
    SLICE_X40Y45         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE (Prop_fdre_C_Q)         0.456    -1.947 r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[1]/Q
                         net (fo=1, routed)           0.810    -1.137    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER[1]
    SLICE_X44Y45         LUT2 (Prop_lut2_I1_O)        0.152    -0.985 r  MEM_DIST1/Ext_DATA_OUTPUT_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.027     2.043    Ext_DATA_OUTPUT_OBUF[9]
    U4                   OBUF (Prop_obuf_I_O)         3.707     5.750 r  Ext_DATA_OUTPUT_OBUF[9]_inst/O
                         net (fo=0)                   0.000     5.750    Ext_DATA_OUTPUT[9]
    U4                                                                r  Ext_DATA_OUTPUT[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Ext_DATA_OUTPUT[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.153ns  (logic 4.111ns (50.429%)  route 4.041ns (49.571%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.233     1.233    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.564    -2.405    MEM_DIST1/clk_out1
    SLICE_X40Y39         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.949 r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[4]/Q
                         net (fo=1, routed)           0.804    -1.145    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER[4]
    SLICE_X40Y37         LUT2 (Prop_lut2_I1_O)        0.124    -1.021 r  MEM_DIST1/Ext_DATA_OUTPUT_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           3.238     2.217    Ext_DATA_OUTPUT_OBUF[12]
    U7                   OBUF (Prop_obuf_I_O)         3.531     5.748 r  Ext_DATA_OUTPUT_OBUF[12]_inst/O
                         net (fo=0)                   0.000     5.748    Ext_DATA_OUTPUT[12]
    U7                                                                r  Ext_DATA_OUTPUT[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Ext_DATA_OUTPUT[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.113ns  (logic 4.344ns (53.537%)  route 3.770ns (46.463%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.233     1.233    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.564    -2.405    MEM_DIST1/clk_out1
    SLICE_X40Y39         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.949 r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[7]/Q
                         net (fo=1, routed)           0.731    -1.218    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER[7]
    SLICE_X40Y38         LUT2 (Prop_lut2_I1_O)        0.150    -1.068 r  MEM_DIST1/Ext_DATA_OUTPUT_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           3.039     1.971    Ext_DATA_OUTPUT_OBUF[15]
    V8                   OBUF (Prop_obuf_I_O)         3.738     5.708 r  Ext_DATA_OUTPUT_OBUF[15]_inst/O
                         net (fo=0)                   0.000     5.708    Ext_DATA_OUTPUT[15]
    V8                                                                r  Ext_DATA_OUTPUT[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Ext_DATA_OUTPUT[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.892ns  (logic 4.319ns (54.719%)  route 3.574ns (45.281%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.233     1.233    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.564    -2.405    MEM_DIST1/clk_out1
    SLICE_X40Y39         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.949 r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[5]/Q
                         net (fo=1, routed)           0.590    -1.359    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER[5]
    SLICE_X40Y37         LUT2 (Prop_lut2_I1_O)        0.150    -1.209 r  MEM_DIST1/Ext_DATA_OUTPUT_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.983     1.775    Ext_DATA_OUTPUT_OBUF[13]
    W7                   OBUF (Prop_obuf_I_O)         3.713     5.488 r  Ext_DATA_OUTPUT_OBUF[13]_inst/O
                         net (fo=0)                   0.000     5.488    Ext_DATA_OUTPUT[13]
    W7                                                                r  Ext_DATA_OUTPUT[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Ext_DATA_OUTPUT[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.811ns  (logic 4.323ns (55.348%)  route 3.488ns (44.652%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.233     1.233    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.564    -2.405    MEM_DIST1/clk_out1
    SLICE_X41Y40         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDRE (Prop_fdre_C_Q)         0.456    -1.949 r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]/Q
                         net (fo=1, routed)           0.656    -1.293    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER[7]
    SLICE_X41Y40         LUT2 (Prop_lut2_I1_O)        0.152    -1.141 r  MEM_DIST1/Ext_DATA_OUTPUT_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.832     1.691    Ext_DATA_OUTPUT_OBUF[7]
    W5                   OBUF (Prop_obuf_I_O)         3.715     5.406 r  Ext_DATA_OUTPUT_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.406    Ext_DATA_OUTPUT[7]
    W5                                                                r  Ext_DATA_OUTPUT[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Ext_DATA_OUTPUT[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.810ns  (logic 4.115ns (52.688%)  route 3.695ns (47.312%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.233     1.233    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.564    -2.405    MEM_DIST1/clk_out1
    SLICE_X40Y39         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.949 r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[6]/Q
                         net (fo=1, routed)           0.827    -1.122    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER[6]
    SLICE_X40Y38         LUT2 (Prop_lut2_I1_O)        0.124    -0.998 r  MEM_DIST1/Ext_DATA_OUTPUT_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           2.868     1.870    Ext_DATA_OUTPUT_OBUF[14]
    U8                   OBUF (Prop_obuf_I_O)         3.535     5.406 r  Ext_DATA_OUTPUT_OBUF[14]_inst/O
                         net (fo=0)                   0.000     5.406    Ext_DATA_OUTPUT[14]
    U8                                                                r  Ext_DATA_OUTPUT[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Ext_DATA_OUTPUT[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.698ns  (logic 4.312ns (56.014%)  route 3.386ns (43.986%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.233     1.233    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.566    -2.403    MEM_DIST1/clk_out1
    SLICE_X40Y43         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.947 r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[3]/Q
                         net (fo=1, routed)           0.595    -1.352    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER[3]
    SLICE_X44Y43         LUT2 (Prop_lut2_I1_O)        0.150    -1.202 r  MEM_DIST1/Ext_DATA_OUTPUT_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.791     1.589    Ext_DATA_OUTPUT_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.706     5.295 r  Ext_DATA_OUTPUT_OBUF[11]_inst/O
                         net (fo=0)                   0.000     5.295    Ext_DATA_OUTPUT[11]
    U3                                                                r  Ext_DATA_OUTPUT[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Ext_DATA_OUTPUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.677ns  (logic 4.329ns (56.386%)  route 3.348ns (43.614%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.233     1.233    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.566    -2.403    MEM_DIST1/clk_out1
    SLICE_X41Y45         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.456    -1.947 r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[0]/Q
                         net (fo=1, routed)           0.938    -1.009    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER[0]
    SLICE_X44Y45         LUT2 (Prop_lut2_I1_O)        0.152    -0.857 r  MEM_DIST1/Ext_DATA_OUTPUT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.410     1.553    Ext_DATA_OUTPUT_OBUF[0]
    R3                   OBUF (Prop_obuf_I_O)         3.721     5.274 r  Ext_DATA_OUTPUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.274    Ext_DATA_OUTPUT[0]
    R3                                                                r  Ext_DATA_OUTPUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Ext_DATA_OUTPUT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.674ns  (logic 4.335ns (56.497%)  route 3.338ns (43.503%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.233     1.233    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.564    -2.405    MEM_DIST1/clk_out1
    SLICE_X41Y39         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.949 r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[5]/Q
                         net (fo=1, routed)           0.656    -1.293    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER[5]
    SLICE_X41Y39         LUT2 (Prop_lut2_I1_O)        0.152    -1.141 r  MEM_DIST1/Ext_DATA_OUTPUT_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.682     1.541    Ext_DATA_OUTPUT_OBUF[5]
    W3                   OBUF (Prop_obuf_I_O)         3.727     5.269 r  Ext_DATA_OUTPUT_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.269    Ext_DATA_OUTPUT[5]
    W3                                                                r  Ext_DATA_OUTPUT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Ext_DATA_OUTPUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.621ns  (logic 4.337ns (56.911%)  route 3.284ns (43.089%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.233     1.233    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.566    -2.403    MEM_DIST1/clk_out1
    SLICE_X41Y43         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.947 r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[3]/Q
                         net (fo=1, routed)           0.716    -1.231    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER[3]
    SLICE_X44Y43         LUT2 (Prop_lut2_I1_O)        0.150    -1.081 r  MEM_DIST1/Ext_DATA_OUTPUT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.568     1.487    Ext_DATA_OUTPUT_OBUF[3]
    W2                   OBUF (Prop_obuf_I_O)         3.731     5.219 r  Ext_DATA_OUTPUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.219    Ext_DATA_OUTPUT[3]
    W2                                                                r  Ext_DATA_OUTPUT[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/start_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.734ns  (logic 0.385ns (52.460%)  route 0.349ns (47.540%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.162     1.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.445    -2.936    MEM_DIST1/clk_out1
    SLICE_X38Y46         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.385    -2.551 f  MEM_DIST1/FSM_onehot_s_byte_reg[4]/Q
                         net (fo=9, routed)           0.349    -2.202    MEM_DIST1/Q[0]
    SLICE_X38Y47         FDCE                                         f  MEM_DIST1/start_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_MEM_RW1/ExtMemAdrToRam_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.736ns  (logic 0.337ns (45.805%)  route 0.399ns (54.195%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.162     1.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.445    -2.936    MEM_DIST1/clk_out1
    SLICE_X37Y43         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.337    -2.599 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/Q
                         net (fo=1, routed)           0.399    -2.200    EXT_MEM_RW1/ExtMemAdrToRam_reg[18]_1[3]
    SLICE_X36Y40         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_MEM_RW1/ExtMemAdrToRam_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.764ns  (logic 0.367ns (48.044%)  route 0.397ns (51.956%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.162     1.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.445    -2.936    MEM_DIST1/clk_out1
    SLICE_X37Y43         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.367    -2.569 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[8]/Q
                         net (fo=1, routed)           0.397    -2.172    EXT_MEM_RW1/ExtMemAdrToRam_reg[18]_1[8]
    SLICE_X37Y42         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_MEM_RW1/ExtMemDataToRam_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.766ns  (logic 0.367ns (47.904%)  route 0.399ns (52.096%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.162     1.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.445    -2.936    MEM_DIST1/clk_out1
    SLICE_X39Y45         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDSE (Prop_fdse_C_Q)         0.367    -2.569 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/Q
                         net (fo=1, routed)           0.399    -2.170    EXT_MEM_RW1/D[1]
    SLICE_X39Y42         FDRE                                         r  EXT_MEM_RW1/ExtMemDataToRam_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_MEM_RW1/ExtMemAdrToRam_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.768ns  (logic 0.367ns (47.764%)  route 0.401ns (52.236%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.162     1.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.445    -2.936    MEM_DIST1/clk_out1
    SLICE_X37Y44         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.367    -2.569 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[12]/Q
                         net (fo=1, routed)           0.401    -2.168    EXT_MEM_RW1/ExtMemAdrToRam_reg[18]_1[12]
    SLICE_X37Y40         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_MEM_RW1/ExtMemAdrToRam_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.768ns  (logic 0.367ns (47.764%)  route 0.401ns (52.236%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.162     1.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.445    -2.936    MEM_DIST1/clk_out1
    SLICE_X37Y43         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.367    -2.569 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[4]/Q
                         net (fo=1, routed)           0.401    -2.168    EXT_MEM_RW1/ExtMemAdrToRam_reg[18]_1[4]
    SLICE_X36Y39         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_MEM_RW1/ExtMemAdrToRam_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.773ns  (logic 0.367ns (47.455%)  route 0.406ns (52.545%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.162     1.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.445    -2.936    MEM_DIST1/clk_out1
    SLICE_X37Y44         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.367    -2.569 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[10]/Q
                         net (fo=1, routed)           0.406    -2.163    EXT_MEM_RW1/ExtMemAdrToRam_reg[18]_1[10]
    SLICE_X37Y42         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_MEM_RW1/ExtMemAdrToRam_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.808ns  (logic 0.367ns (45.400%)  route 0.441ns (54.600%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.162     1.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.445    -2.936    MEM_DIST1/clk_out1
    SLICE_X37Y43         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.367    -2.569 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[6]/Q
                         net (fo=1, routed)           0.441    -2.128    EXT_MEM_RW1/ExtMemAdrToRam_reg[18]_1[6]
    SLICE_X36Y41         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_MEM_RW1/ExtMemAdrToRam_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.821ns  (logic 0.418ns (50.891%)  route 0.403ns (49.109%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.162     1.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.445    -2.936    MEM_DIST1/clk_out1
    SLICE_X38Y43         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.418    -2.518 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/Q
                         net (fo=1, routed)           0.403    -2.115    EXT_MEM_RW1/ExtMemAdrToRam_reg[18]_1[0]
    SLICE_X37Y40         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_MEM_RW1/ExtMemAdrToRam_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.850ns  (logic 0.337ns (39.666%)  route 0.513ns (60.334%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.162     1.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.445    -2.936    MEM_DIST1/clk_out1
    SLICE_X37Y44         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.337    -2.599 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[11]/Q
                         net (fo=1, routed)           0.513    -2.087    EXT_MEM_RW1/ExtMemAdrToRam_reg[18]_1[11]
    SLICE_X37Y42         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[11]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PLL_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                  IBUF                         0.000    41.667 f  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           0.480    42.147    PLL_1/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.001 f  PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.535    PLL_1/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    39.564 f  PLL_1/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.380    PLL_1/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  PLL_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PLL_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.162     1.162    PLL_1/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -6.060 r  PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -4.472    PLL_1/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  PLL_1/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -2.926    PLL_1/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  PLL_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            96 Endpoints
Min Delay            96 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.302ns  (logic 1.589ns (21.764%)  route 5.713ns (78.236%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -2.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    U5                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  Ext_DnB_IBUF_inst/O
                         net (fo=65, routed)          4.605     6.070    PulseGen1/Ext_DnB_IBUF
    SLICE_X38Y45         LUT4 (Prop_lut4_I3_O)        0.124     6.194 r  PulseGen1/highByte_EXT_MEM_TO_IV_SAVER[7]_i_1/O
                         net (fo=8, routed)           1.107     7.302    MEM_DIST1/E[0]
    SLICE_X40Y39         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.162     1.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.445    -2.936    MEM_DIST1/clk_out1
    SLICE_X40Y39         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[4]/C

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.302ns  (logic 1.589ns (21.764%)  route 5.713ns (78.236%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -2.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    U5                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  Ext_DnB_IBUF_inst/O
                         net (fo=65, routed)          4.605     6.070    PulseGen1/Ext_DnB_IBUF
    SLICE_X38Y45         LUT4 (Prop_lut4_I3_O)        0.124     6.194 r  PulseGen1/highByte_EXT_MEM_TO_IV_SAVER[7]_i_1/O
                         net (fo=8, routed)           1.107     7.302    MEM_DIST1/E[0]
    SLICE_X40Y39         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.162     1.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.445    -2.936    MEM_DIST1/clk_out1
    SLICE_X40Y39         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[5]/C

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.302ns  (logic 1.589ns (21.764%)  route 5.713ns (78.236%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -2.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    U5                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  Ext_DnB_IBUF_inst/O
                         net (fo=65, routed)          4.605     6.070    PulseGen1/Ext_DnB_IBUF
    SLICE_X38Y45         LUT4 (Prop_lut4_I3_O)        0.124     6.194 r  PulseGen1/highByte_EXT_MEM_TO_IV_SAVER[7]_i_1/O
                         net (fo=8, routed)           1.107     7.302    MEM_DIST1/E[0]
    SLICE_X40Y39         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.162     1.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.445    -2.936    MEM_DIST1/clk_out1
    SLICE_X40Y39         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[6]/C

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.302ns  (logic 1.589ns (21.764%)  route 5.713ns (78.236%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -2.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    U5                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  Ext_DnB_IBUF_inst/O
                         net (fo=65, routed)          4.605     6.070    PulseGen1/Ext_DnB_IBUF
    SLICE_X38Y45         LUT4 (Prop_lut4_I3_O)        0.124     6.194 r  PulseGen1/highByte_EXT_MEM_TO_IV_SAVER[7]_i_1/O
                         net (fo=8, routed)           1.107     7.302    MEM_DIST1/E[0]
    SLICE_X40Y39         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.162     1.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.445    -2.936    MEM_DIST1/clk_out1
    SLICE_X40Y39         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[7]/C

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.121ns  (logic 1.589ns (22.317%)  route 5.532ns (77.683%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    U5                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  Ext_DnB_IBUF_inst/O
                         net (fo=65, routed)          4.596     6.061    MEM_DIST1/Ext_DnB_IBUF
    SLICE_X38Y45         LUT6 (Prop_lut6_I5_O)        0.124     6.185 r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER[7]_i_1/O
                         net (fo=8, routed)           0.935     7.121    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER0
    SLICE_X41Y39         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.162     1.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.445    -2.936    MEM_DIST1/clk_out1
    SLICE_X41Y39         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[4]/C

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.121ns  (logic 1.589ns (22.317%)  route 5.532ns (77.683%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    U5                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  Ext_DnB_IBUF_inst/O
                         net (fo=65, routed)          4.596     6.061    MEM_DIST1/Ext_DnB_IBUF
    SLICE_X38Y45         LUT6 (Prop_lut6_I5_O)        0.124     6.185 r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER[7]_i_1/O
                         net (fo=8, routed)           0.935     7.121    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER0
    SLICE_X41Y39         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.162     1.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.445    -2.936    MEM_DIST1/clk_out1
    SLICE_X41Y39         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[5]/C

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.981ns  (logic 1.589ns (22.764%)  route 5.392ns (77.236%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    U5                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  Ext_DnB_IBUF_inst/O
                         net (fo=65, routed)          4.596     6.061    MEM_DIST1/Ext_DnB_IBUF
    SLICE_X38Y45         LUT6 (Prop_lut6_I5_O)        0.124     6.185 r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER[7]_i_1/O
                         net (fo=8, routed)           0.795     6.981    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER0
    SLICE_X41Y40         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.162     1.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.445    -2.936    MEM_DIST1/clk_out1
    SLICE_X41Y40         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[6]/C

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.981ns  (logic 1.589ns (22.764%)  route 5.392ns (77.236%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    U5                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  Ext_DnB_IBUF_inst/O
                         net (fo=65, routed)          4.596     6.061    MEM_DIST1/Ext_DnB_IBUF
    SLICE_X38Y45         LUT6 (Prop_lut6_I5_O)        0.124     6.185 r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER[7]_i_1/O
                         net (fo=8, routed)           0.795     6.981    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER0
    SLICE_X41Y40         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.162     1.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.445    -2.936    MEM_DIST1/clk_out1
    SLICE_X41Y40         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]/C

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.837ns  (logic 1.617ns (23.651%)  route 5.220ns (76.349%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -2.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 f  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    U5                   IBUF (Prop_ibuf_I_O)         1.465     1.465 f  Ext_DnB_IBUF_inst/O
                         net (fo=65, routed)          4.674     6.139    MEM_DIST1/Ext_DnB_IBUF
    SLICE_X39Y46         LUT4 (Prop_lut4_I3_O)        0.152     6.291 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[7]_i_2/O
                         net (fo=8, routed)           0.546     6.837    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM0
    SLICE_X41Y46         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.162     1.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.447    -2.934    MEM_DIST1/clk_out1
    SLICE_X41Y46         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[2]/C

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.837ns  (logic 1.617ns (23.651%)  route 5.220ns (76.349%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -2.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 f  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    U5                   IBUF (Prop_ibuf_I_O)         1.465     1.465 f  Ext_DnB_IBUF_inst/O
                         net (fo=65, routed)          4.674     6.139    MEM_DIST1/Ext_DnB_IBUF
    SLICE_X39Y46         LUT4 (Prop_lut4_I3_O)        0.152     6.291 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[7]_i_2/O
                         net (fo=8, routed)           0.546     6.837    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM0
    SLICE_X41Y46         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.162     1.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.447    -2.934    MEM_DIST1/clk_out1
    SLICE_X41Y46         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 EXT_MEM_RW1/SampleByteFromRam_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.426%)  route 0.118ns (45.574%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE                         0.000     0.000 r  EXT_MEM_RW1/SampleByteFromRam_reg[5]/C
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  EXT_MEM_RW1/SampleByteFromRam_reg[5]/Q
                         net (fo=2, routed)           0.118     0.259    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]_0[5]
    SLICE_X40Y39         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           0.480     0.480    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.831    -1.272    MEM_DIST1/clk_out1
    SLICE_X40Y39         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[5]/C

Slack:                    inf
  Source:                 EXT_MEM_RW1/SampleByteFromRam_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.060%)  route 0.120ns (45.940%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE                         0.000     0.000 r  EXT_MEM_RW1/SampleByteFromRam_reg[4]/C
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  EXT_MEM_RW1/SampleByteFromRam_reg[4]/Q
                         net (fo=2, routed)           0.120     0.261    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]_0[4]
    SLICE_X41Y39         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           0.480     0.480    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.831    -1.272    MEM_DIST1/clk_out1
    SLICE_X41Y39         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[4]/C

Slack:                    inf
  Source:                 IV_SAVER1/sample_count_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.290ns  (logic 0.191ns (65.904%)  route 0.099ns (34.096%))
  Logic Levels:           2  (FDPE=1 LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDPE                         0.000     0.000 r  IV_SAVER1/sample_count_reg[4]/C
    SLICE_X36Y43         FDPE (Prop_fdpe_C_Q)         0.146     0.146 r  IV_SAVER1/sample_count_reg[4]/Q
                         net (fo=2, routed)           0.099     0.245    IV_SAVER1/sample_count_reg[4]
    SLICE_X37Y43         LUT3 (Prop_lut3_I0_O)        0.045     0.290 r  IV_SAVER1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[4]_i_1/O
                         net (fo=1, routed)           0.000     0.290    MEM_DIST1/sig_addr_to_mem_dist_from_IV_SAVER[4]
    SLICE_X37Y43         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           0.480     0.480    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.832    -1.271    MEM_DIST1/clk_out1
    SLICE_X37Y43         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[4]/C

Slack:                    inf
  Source:                 IV_SAVER1/sample_count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.197ns (66.977%)  route 0.097ns (33.023%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDCE                         0.000     0.000 r  IV_SAVER1/sample_count_reg[7]/C
    SLICE_X36Y43         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  IV_SAVER1/sample_count_reg[7]/Q
                         net (fo=2, routed)           0.097     0.243    IV_SAVER1/sample_count_reg[7]
    SLICE_X37Y43         LUT2 (Prop_lut2_I0_O)        0.051     0.294 r  IV_SAVER1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[7]_i_1/O
                         net (fo=1, routed)           0.000     0.294    MEM_DIST1/sig_ADC_ADDR__15[2]
    SLICE_X37Y43         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           0.480     0.480    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.832    -1.271    MEM_DIST1/clk_out1
    SLICE_X37Y43         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[7]/C

Slack:                    inf
  Source:                 EXT_MEM_RW1/SampleByteFromRam_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.718%)  route 0.161ns (53.282%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE                         0.000     0.000 r  EXT_MEM_RW1/SampleByteFromRam_reg[7]/C
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  EXT_MEM_RW1/SampleByteFromRam_reg[7]/Q
                         net (fo=2, routed)           0.161     0.302    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]_0[7]
    SLICE_X40Y39         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           0.480     0.480    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.831    -1.272    MEM_DIST1/clk_out1
    SLICE_X40Y39         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[7]/C

Slack:                    inf
  Source:                 EXT_MEM_RW1/SampleByteFromRam_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.058%)  route 0.172ns (54.942%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE                         0.000     0.000 r  EXT_MEM_RW1/SampleByteFromRam_reg[2]/C
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  EXT_MEM_RW1/SampleByteFromRam_reg[2]/Q
                         net (fo=2, routed)           0.172     0.313    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]_0[2]
    SLICE_X41Y43         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           0.480     0.480    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.833    -1.270    MEM_DIST1/clk_out1
    SLICE_X41Y43         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[2]/C

Slack:                    inf
  Source:                 EXT_MEM_RW1/SampleByteFromRam_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.910%)  route 0.173ns (55.090%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE                         0.000     0.000 r  EXT_MEM_RW1/SampleByteFromRam_reg[3]/C
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  EXT_MEM_RW1/SampleByteFromRam_reg[3]/Q
                         net (fo=2, routed)           0.173     0.314    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]_0[3]
    SLICE_X40Y43         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           0.480     0.480    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.833    -1.270    MEM_DIST1/clk_out1
    SLICE_X40Y43         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[3]/C

Slack:                    inf
  Source:                 EXT_MEM_RW1/SampleByteFromRam_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.538%)  route 0.176ns (55.462%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE                         0.000     0.000 r  EXT_MEM_RW1/SampleByteFromRam_reg[6]/C
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  EXT_MEM_RW1/SampleByteFromRam_reg[6]/Q
                         net (fo=2, routed)           0.176     0.317    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]_0[6]
    SLICE_X40Y39         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           0.480     0.480    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.831    -1.272    MEM_DIST1/clk_out1
    SLICE_X40Y39         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[6]/C

Slack:                    inf
  Source:                 EXT_MEM_RW1/SampleByteFromRam_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.258%)  route 0.178ns (55.742%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE                         0.000     0.000 r  EXT_MEM_RW1/SampleByteFromRam_reg[6]/C
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  EXT_MEM_RW1/SampleByteFromRam_reg[6]/Q
                         net (fo=2, routed)           0.178     0.319    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]_0[6]
    SLICE_X41Y40         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           0.480     0.480    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.832    -1.271    MEM_DIST1/clk_out1
    SLICE_X41Y40         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[6]/C

Slack:                    inf
  Source:                 EXT_MEM_RW1/SampleByteFromRam_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.154%)  route 0.178ns (55.846%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE                         0.000     0.000 r  EXT_MEM_RW1/SampleByteFromRam_reg[5]/C
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  EXT_MEM_RW1/SampleByteFromRam_reg[5]/Q
                         net (fo=2, routed)           0.178     0.319    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]_0[5]
    SLICE_X41Y39         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           0.480     0.480    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.831    -1.272    MEM_DIST1/clk_out1
    SLICE_X41Y39         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[5]/C





