{
  "wAddr": 44,
  "assertOn": 0,
  "wFPortId": 1,
  "wFUnitId": 6,
  "wNUnitId": 5,
  "wInitiatorId": 7,
  "wMsgId": 7,
  "wRBID": 7,
  "nDVMAgentAius": 9,
  "nAius": 17,
  "engVerId": 0,
  "implVerId": 0,
  "wData": 64,
  "useResiliency": 0,
  "usePma": 0,
  "ResilienceInfo": {
    "enableUnitDuplication": 0,
    "enableNativeIntfProtection": 0,
    "nResiliencyDelay": 1,
    "fnResiliencyProtectionType": "none"
  },
  "PmaInfo": {
    "fnPmaInterfaceType": "Q",
    "wActive": 1
  },
  "cmType": {
    "CmdRdCln": "8'h01",
    "CmdRdNshDty": "8'h02",
    "CmdRdVld": "8'h03",
    "CmdRdUnq": "8'h04",
    "CmdClnUnq": "8'h05",
    "CmdMkUnq": "8'h06",
    "CmdRdNitc": "8'h07",
    "CmdClnVld": "8'h08",
    "CmdClnInv": "8'h09",
    "CmdMkInv": "8'h0A",
    "CmdRdNC": "8'h0B",
    "CmdDvmMsg": "8'h0F",
    "CmdWrUnqPtl": "8'h10",
    "CmdWrUnqFull": "8'h11",
    "CmdWrAtm": "8'h12",
    "CmdRdAtm": "8'h13",
    "CmdWrBkFull": "8'h14",
    "CmdWrClnFull": "8'h15",
    "CmdWrEvict": "8'h16",
    "CmdEvict": "8'h17",
    "CmdWrBkPtl": "8'h18",
    "CmdWrClnPtl": "8'h19",
    "CmdWrNCPtl": "8'h20",
    "CmdWrNCFull": "8'h21",
    "CmdWrStshFull": "8'h22",
    "CmdWrStshPtl": "8'h23",
    "CmdLdCchShd": "8'h24",
    "CmdLdCchUnq": "8'h25",
    "CmdRdNitcCI": "8'h26",
    "CmdRdNitcMI": "8'h27",
    "CmdClnShPsist": "8'h28",
    "CmdSwapAtm": "8'h29",
    "CmdCompAtm": "8'h2A",
    "CmdPref": "8'h2B",
    "SnpClnDtr": "8'h41",
    "SnpNitc": "8'h42",
    "SnpVldDtr": "8'h43",
    "SnpInvDtr": "8'h44",
    "SnpInvDtw": "8'h45",
    "SnpInv": "8'h46",
    "SnpClnDtw": "8'h48",
    "SnpNoSDInt": "8'h4A",
    "SnpInvStsh": "8'h4B",
    "SnpUnqStsh": "8'h4C",
    "SnpStshShd": "8'h4D",
    "SnpStshUnq": "8'h4E",
    "SnpDvmMsg": "8'h4F",
    "SnpNitcCI": "8'h50",
    "SnpNitcMI": "8'h51",
    "MrdRdCln": "8'h60",
    "MrdRdWSCln": "8'h61",
    "MrdRdWUCln": "8'h62",
    "MrdRdWU": "8'h63",
    "MrdRdWInv": "8'h64",
    "MrdPref": "8'h65",
    "MrdCln": "8'h66",
    "MrdInv": "8'h67",
    "MrdFlush": "8'h68",
    "UpdInv": "8'h70",
    "UpdSCln": "8'h71",
    "HntRead": "8'h78",
    "StrReq": "8'h7A",
    "TunReq": "8'h7B",
    "RbrReq": "8'h7C",
    "RbUReq": "8'h7D",
    "DtrDataInv": "8'h80",
    "DtrDataSCln": "8'h81",
    "DtrDataSDty": "8'h82",
    "DtrDataUCln": "8'h83",
    "DtrDataUDty": "8'h84",
    "DtwNullData": "8'h90",
    "DtwDataFullCln": "8'h91",
    "DtwDataPtlDty": "8'h92",
    "DtwDataFullDty": "8'h93",
    "DtwMrgMrdInv": "8'h98",
    "DtwMrgMrdSCln": "8'h99",
    "DtwMrgMrdSDty": "8'h9A",
    "DtwMrgMrdUCln": "8'h9B",
    "DtwMrgMrdUDty": "8'h9C",
    "CCmdRsp": "8'hF0",
    "NCCmdRsp": "8'hF1",
    "SnpRsp": "8'hF2",
    "DtwRsp": "8'hF3",
    "DtrReq": "8'h80",
    "DtrRsp": "8'hF4",
    "HntRsp": "8'hF5",
    "MrdRsp": "8'hF6",
    "StrRsp": "8'hF7",
    "UpdRsp": "8'hF8",
    "RbrRsp": "8'hF9",
    "RbuRsp": "8'hFA",
    "TunRsp": "8'hFB",
    "CmpRsp": "8'hFC",
    "CmeRsp": "8'hFD",
    "TreRsp": "8'hFE"
  },
  "concParams": {
    "hdrParams": {
      "wTargetId": 7,
      "wInitiatorId": 7,
      "wCmType": 8,
      "wMsgId": 7,
      "wHProt": 0,
      "wTTier": 0,
      "wSteering": 0,
      "wPriority": 0,
      "wQl": 0
    },
    "cmdReqParams": {
      "wNdpAux": 0,
      "wQos": 0,
      "wTof": 3,
      "wDId": 6,
      "wIntfSize": 2,
      "wSize": 3,
      "wMpf2": 10,
      "wMpf1": 8,
      "wTM": 1,
      "wRL": 2,
      "wLK": 2,
      "wOR": 2,
      "wPR": 1,
      "wNS": 1,
      "wES": 1,
      "wEN": 1,
      "wST": 1,
      "wCH": 1,
      "wCA": 1,
      "wAC": 1,
      "wVZ": 1,
      "wAddr": 44,
      "wCmStatus": 8,
      "wMProt": 0
    },
    "dtrReqParams": {
      "wNdpAux": 0,
      "wMpf1": 8,
      "wTM": 1,
      "wRL": 2,
      "wEO": 0,
      "wCmStatus": 8,
      "wMsgId": 7,
      "wData": 64,
      "wBE": 8,
      "wDwId": 3,
      "wDBad": 1,
      "wDProt": 0,
      "wUser": 0,
      "wMProt": 0
    },
    "cmdRspParams": {
      "wCmStatus": 8,
      "wMsgId": 7,
      "wMProt": 0
    },
    "dtrRspParams": {
      "wRL": 2,
      "wCmStatus": 8,
      "wMsgId": 7,
      "wMProt": 0
    },
    "snpReqParams": {
      "wNdpAux": 0,
      "wRBID": 7,
      "wQos": 0,
      "wTof": 3,
      "wDId": 6,
      "wIntfSize": 2,
      "wMpf3": 10,
      "wMpf2": 10,
      "wMpf1": 8,
      "wTM": 1,
      "wRL": 2,
      "wUP": 2,
      "wPR": 1,
      "wNS": 1,
      "wAC": 1,
      "wCA": 1,
      "wVZ": 1,
      "wAddr": 44,
      "wCmStatus": 8,
      "wMProt": 0
    },
    "snpRspParams": {
      "wIntfSize": 2,
      "wMpf1": 8,
      "wCmStatus": 8,
      "wMsgId": 7,
      "wMProt": 0
    },
    "cmpRspParams": {
      "wCmStatus": 8,
      "wMsgId": 7,
      "wMProt": 0
    },
    "strRspParams": {
      "wCmStatus": 8,
      "wMsgId": 7,
      "wMProt": 0
    },
    "dtwReqParams": {
      "wNdpAux": 0,
      "wIntfSize": 2,
      "wMpf2": 10,
      "wMpf1": 8,
      "wPrimary": 1,
      "wTM": 1,
      "wRL": 2,
      "wCmStatus": 8,
      "wRBID": 7,
      "wDwId": 3,
      "wDBad": 1,
      "wBE": 8,
      "wData": 64,
      "wDProt": 0,
      "wUser": 0,
      "wMProt": 0
    },
    "ncCmdRspParams": {
      "wCmStatus": 8,
      "wMsgId": 7,
      "wMProt": 0
    },
    "dtwRspParams": {
      "wRL": 2,
      "wCmStatus": 8,
      "wMsgId": 7,
      "wMProt": 0
    },
    "strReqParams": {
      "wIntfSize": 2,
      "wMpf2": 10,
      "wMpf1": 8,
      "wRBID": 7,
      "wCmStatus": 8,
      "wMsgId": 7,
      "wMProt": 0
    },
    "updReqParams": {
      "wNS": 1,
      "wAddr": 44,
      "wCmStatus": 8,
      "wQos": 0,
      "wMProt": 0
    },
    "rbuReqParams": {
      "wCmStatus": 8,
      "wRBID": 7,
      "wRL": 2,
      "wMProt": 0,
      "wQos": 0
    },
    "mrdRspParams": {
      "wCmStatus": 8,
      "wMsgId": 7,
      "wMProt": 0
    },
    "rbrRspParams": {
      "wCmStatus": 8,
      "wMsgId": 7,
      "wMProt": 0
    },
    "updRspParams": {
      "wCmStatus": 8,
      "wMsgId": 7,
      "wMProt": 0
    },
    "rbuRspParams": {
      "wCmStatus": 8,
      "wMsgId": 7,
      "wMProt": 0
    },
    "rbrReqParams": {
      "wRL": 2,
      "wMW": 1,
      "wPR": 1,
      "wNS": 1,
      "wCA": 1,
      "wAC": 1,
      "wVZ": 1,
      "wIntfSize": 2,
      "wSize": 3,
      "wAddr": 44,
      "wRType": 1,
      "wCmStatus": 8,
      "wRBID": 7,
      "wQos": 0,
      "wMProt": 0,
      "wTof": 3,
      "wMpf1": 8,
      "wNdpAux": 0
    },
    "mrdReqParams": {
      "wNdpAux": 0,
      "wIntfSize": 2,
      "wSize": 3,
      "wMpf2": 10,
      "wMpf1": 8,
      "wTM": 1,
      "wRL": 2,
      "wPR": 1,
      "wNS": 1,
      "wAC": 1,
      "wAddr": 44,
      "wCmStatus": 8,
      "wQos": 0,
      "wMProt": 0
    }
  },
  "concMuxMsgParams": {
    "tx": {
      "snpReq": {
        "enablePipe": 0,
        "pipeDepth": 2,
        "dpPresent": 0,
        "wNdpBits": 108,
        "wDpBits": 0,
        "protection": "none",
        "dpProtection": "none"
      },
      "strReq": {
        "enablePipe": 0,
        "pipeDepth": 2,
        "dpPresent": 0,
        "wNdpBits": 42,
        "wDpBits": 0,
        "protection": "none",
        "dpProtection": "none"
      },
      "ncCmdRsp": {
        "enablePipe": 0,
        "pipeDepth": 2,
        "dpPresent": 0,
        "wNdpBits": 15,
        "wDpBits": 0,
        "protection": "none",
        "dpProtection": "none"
      },
      "dtwRsp": {
        "enablePipe": 0,
        "pipeDepth": 2,
        "dpPresent": 0,
        "wNdpBits": 17,
        "wDpBits": 0,
        "protection": "none",
        "dpProtection": "none"
      },
      "cmpRsp": {
        "enablePipe": 0,
        "pipeDepth": 2,
        "dpPresent": 0,
        "wNdpBits": 15,
        "wDpBits": 0,
        "protection": "none",
        "dpProtection": "none"
      }
    },
    "rx": {
      "cmdReq": {
        "enablePipe": 0,
        "pipeDepth": 2,
        "dpPresent": 0,
        "wNdpBits": 100,
        "wDpBits": 0,
        "protection": "none",
        "dpProtection": "none"
      },
      "snpRsp": {
        "enablePipe": 0,
        "pipeDepth": 2,
        "dpPresent": 0,
        "wNdpBits": 25,
        "wDpBits": 0,
        "protection": "none",
        "dpProtection": "none"
      },
      "strRsp": {
        "enablePipe": 0,
        "pipeDepth": 2,
        "dpPresent": 0,
        "wNdpBits": 15,
        "wDpBits": 0,
        "protection": "none",
        "dpProtection": "none"
      },
      "dtwReq": {
        "enablePipe": 0,
        "pipeDepth": 2,
        "dpPresent": 1,
        "wNdpBits": 39,
        "wDpBits": 64,
        "protection": "none",
        "dpProtection": "none"
      }
    }
  },
  "cmpInfo": {
    "nSttEntries": 2,
    "nSkidEntries": 18,
    "nDvmSnpCredits": 2
  },
  "smiPortParams": {
    "tx": [
      {
        "params": {
          "enablePipe": false,
          "pipeDepth": 0,
          "protection": "none",
          "fnMsgClass": [
            "snp_req_",
            "str_req_"
          ],
          "fPortId": [
            "1'd0",
            "1'd0"
          ],
          "fnMsgCmType": [
            "8'b010?_????",
            "8'b0111_1010"
          ]
        },
        "name": "smi_tx0_"
      },
      {
        "params": {
          "enablePipe": false,
          "pipeDepth": 0,
          "protection": "none",
          "fnMsgClass": [
            "nc_cmd_rsp_",
            "dtw_rsp_",
            "cmp_rsp_"
          ],
          "fPortId": [
            "1'd0",
            "1'd0",
            "1'd0"
          ],
          "fnMsgCmType": [
            "8'b1111_0001",
            "8'b1111_0011",
            "8'b1111_1100"
          ]
        },
        "name": "smi_tx1_"
      }
    ],
    "rx": [
      {
        "params": {
          "enablePipe": false,
          "pipeDepth": 0,
          "protection": "none",
          "fnMsgClass": [
            "cmd_req_"
          ],
          "fPortId": [
            "1'd0"
          ],
          "fnMsgCmType": [
            "8'b00??_????"
          ]
        },
        "name": "smi_rx0_"
      },
      {
        "params": {
          "enablePipe": false,
          "pipeDepth": 0,
          "protection": "none",
          "fnMsgClass": [
            "snp_rsp_",
            "str_rsp_"
          ],
          "fPortId": [
            "1'd0",
            "1'd0"
          ],
          "fnMsgCmType": [
            "8'b1111_0010",
            "8'b1111_0111"
          ]
        },
        "name": "smi_rx1_"
      },
      {
        "params": {
          "enablePipe": false,
          "pipeDepth": 0,
          "protection": "none",
          "fnMsgClass": [
            "dtw_req_"
          ],
          "fPortId": [
            "1'd0"
          ],
          "fnMsgCmType": [
            "8'b1001_????"
          ]
        },
        "name": "smi_rx2_"
      }
    ]
  },
  "interfaces": {
    "clkInt": {
      "params": {
        "wTestEn": 0,
        "wClkEn": 0,
        "wEdgeEn": 0,
        "wPreEdgeEn": 0,
        "wRetRst": 0
      },
      "name": "clk_reg_clk_dom_clk_subdom_",
      "_SKIP_": false,
      "interface": "InterfaceCLK",
      "direction": "slave",
      "blkClkGateOn": false
    },
    "checkClkInt": {
      "params": {
        "wTestEn": 0,
        "wClkEn": 0,
        "wEdgeEn": 0,
        "wPreEdgeEn": 0,
        "wRetRst": 0
      },
      "name": "",
      "_SKIP_": true,
      "interface": "InterfaceCLK",
      "direction": "slave",
      "blkClkGateOn": false
    },
    "uIdInt": {
      "params": {
        "wFUnitId": 6,
        "wNUnitId": 5,
        "wRpn": 8,
        "wNrri": 4
      },
      "name": "uId_",
      "interface": "InterfaceUnitId",
      "direction": "slave"
    },
    "uSysIdInt": {
      "params": {
        "wFUnitIdV": [
          6,
          6,
          6,
          6,
          6,
          6,
          6,
          6,
          6
        ]
      },
      "name": "uSysId_",
      "interface": "InterfaceSysUnitId",
      "direction": "slave"
    },
    "uSysNodeIdInt": {
      "params": {
        "wNUnitIdV": [
          5,
          5,
          5,
          5,
          5,
          5,
          5,
          5,
          5
        ]
      },
      "name": "uSysNodeId_",
      "interface": "InterfaceSysNodeUnitId",
      "direction": "slave"
    },
    "irqInt": {
      "name": "irq_",
      "interface": "InterfaceIRQ",
      "direction": "master"
    },
    "qInt": {
      "params": {
        "channelType": "Q",
        "wActive": 1
      },
      "_SKIP_": true,
      "name": "q_",
      "interface": "InterfacePQChannel",
      "direction": "slave"
    },
    "apbInt": {
      "params": {
        "wPsel": 1,
        "wAddr": 12,
        "wData": 32,
        "wProt": 0,
        "wStrb": 0,
        "wPSlverr": 1
      },
      "_SKIP_": false,
      "name": "apb_",
      "interface": "InterfaceAPB",
      "direction": "slave"
    },
    "bistInt": {
      "params": {},
      "_SKIP_": true,
      "name": "bist_",
      "interface": "InterfaceBIST",
      "direction": "slave"
    },
    "faultInt": {
      "params": {
        "wLateClk": 0
      },
      "name": "fault_",
      "_SKIP_": true,
      "interface": "InterfaceFault",
      "direction": "master"
    },
    "smiTxInt": [
      {
        "params": {
          "wSmiVNid": 0,
          "wSmiUser": 0,
          "wSmiTypeAttr": 0,
          "wSmiType": 8,
          "wSmiTxnResp": 0,
          "wSmiTxnHdrRegion": 0,
          "wSmiTxnHdrMemAttr": 0,
          "wSmiTxnHdrMaxBsize": 0,
          "wSmiTxnHdrBtype": 0,
          "wSmiTxnHdrBsize": 0,
          "wSmiTxnHdrAtomic": 0,
          "wSmiTier": 0,
          "wSmiTid": 7,
          "wSmiSteer": 0,
          "wSmiSid": 7,
          "wSmiSeqnum": 0,
          "wSmiSec": 0,
          "wSmiRoute": 0,
          "wSmiQos": 0,
          "wSmiProtFail": 0,
          "wSmiPri": 0,
          "wSmiPoison": 0,
          "wSmiPktType": 0,
          "wSmiPktId": 0,
          "wSmiOrderingModel": 0,
          "wSmiOrderingId": 0,
          "wSmiNDPLen": 8,
          "wSmiNDP": 108,
          "wSmiMultiMask": 0,
          "wSmiMultiLabel": 0,
          "wSmiMsgSec": 0,
          "wSmiMsgQos": 0,
          "wSmiLen": 0,
          "wSmiId": 7,
          "wSmiErr": 0,
          "wSmiDPuser": 0,
          "wSmiDPresp": 0,
          "wSmiDPlast": 0,
          "wSmiDPid": 0,
          "wSmiDPdummy": 0,
          "wSmiDPdata": 0,
          "wSmiDPbe": 0,
          "wSmiDPErr": 0,
          "wSmiChlId": 0,
          "wSmiAddr": 0,
          "nSmiVC": 1,
          "nSmiDPvc": 0
        },
        "name": "smi_tx0_",
        "interface": "InterfaceSMI",
        "direction": "master"
      },
      {
        "params": {
          "wSmiVNid": 0,
          "wSmiUser": 0,
          "wSmiTypeAttr": 0,
          "wSmiType": 8,
          "wSmiTxnResp": 0,
          "wSmiTxnHdrRegion": 0,
          "wSmiTxnHdrMemAttr": 0,
          "wSmiTxnHdrMaxBsize": 0,
          "wSmiTxnHdrBtype": 0,
          "wSmiTxnHdrBsize": 0,
          "wSmiTxnHdrAtomic": 0,
          "wSmiTier": 0,
          "wSmiTid": 7,
          "wSmiSteer": 0,
          "wSmiSid": 7,
          "wSmiSeqnum": 0,
          "wSmiSec": 0,
          "wSmiRoute": 0,
          "wSmiQos": 0,
          "wSmiProtFail": 0,
          "wSmiPri": 0,
          "wSmiPoison": 0,
          "wSmiPktType": 0,
          "wSmiPktId": 0,
          "wSmiOrderingModel": 0,
          "wSmiOrderingId": 0,
          "wSmiNDPLen": 8,
          "wSmiNDP": 25,
          "wSmiMultiMask": 0,
          "wSmiMultiLabel": 0,
          "wSmiMsgSec": 0,
          "wSmiMsgQos": 0,
          "wSmiLen": 0,
          "wSmiId": 7,
          "wSmiErr": 0,
          "wSmiDPuser": 0,
          "wSmiDPresp": 0,
          "wSmiDPlast": 0,
          "wSmiDPid": 0,
          "wSmiDPdummy": 0,
          "wSmiDPdata": 0,
          "wSmiDPbe": 0,
          "wSmiDPErr": 0,
          "wSmiChlId": 0,
          "wSmiAddr": 0,
          "nSmiVC": 1,
          "nSmiDPvc": 0
        },
        "name": "smi_tx1_",
        "interface": "InterfaceSMI",
        "direction": "master"
      }
    ],
    "smiRxInt": [
      {
        "params": {
          "wSmiVNid": 0,
          "wSmiUser": 0,
          "wSmiTypeAttr": 0,
          "wSmiType": 8,
          "wSmiTxnResp": 0,
          "wSmiTxnHdrRegion": 0,
          "wSmiTxnHdrMemAttr": 0,
          "wSmiTxnHdrMaxBsize": 0,
          "wSmiTxnHdrBtype": 0,
          "wSmiTxnHdrBsize": 0,
          "wSmiTxnHdrAtomic": 0,
          "wSmiTier": 0,
          "wSmiTid": 7,
          "wSmiSteer": 0,
          "wSmiSid": 7,
          "wSmiSeqnum": 0,
          "wSmiSec": 0,
          "wSmiRoute": 0,
          "wSmiQos": 0,
          "wSmiProtFail": 0,
          "wSmiPri": 0,
          "wSmiPoison": 0,
          "wSmiPktType": 0,
          "wSmiPktId": 0,
          "wSmiOrderingModel": 0,
          "wSmiOrderingId": 0,
          "wSmiNDPLen": 8,
          "wSmiNDP": 108,
          "wSmiMultiMask": 0,
          "wSmiMultiLabel": 0,
          "wSmiMsgSec": 0,
          "wSmiMsgQos": 0,
          "wSmiLen": 0,
          "wSmiId": 7,
          "wSmiErr": 1,
          "wSmiDPuser": 0,
          "wSmiDPresp": 0,
          "wSmiDPlast": 0,
          "wSmiDPid": 0,
          "wSmiDPdummy": 0,
          "wSmiDPdata": 0,
          "wSmiDPbe": 0,
          "wSmiDPErr": 0,
          "wSmiChlId": 0,
          "wSmiAddr": 0,
          "nSmiVC": 1,
          "nSmiDPvc": 0
        },
        "name": "smi_rx0_",
        "interface": "InterfaceSMI",
        "direction": "slave"
      },
      {
        "params": {
          "wSmiVNid": 0,
          "wSmiUser": 0,
          "wSmiTypeAttr": 0,
          "wSmiType": 8,
          "wSmiTxnResp": 0,
          "wSmiTxnHdrRegion": 0,
          "wSmiTxnHdrMemAttr": 0,
          "wSmiTxnHdrMaxBsize": 0,
          "wSmiTxnHdrBtype": 0,
          "wSmiTxnHdrBsize": 0,
          "wSmiTxnHdrAtomic": 0,
          "wSmiTier": 0,
          "wSmiTid": 7,
          "wSmiSteer": 0,
          "wSmiSid": 7,
          "wSmiSeqnum": 0,
          "wSmiSec": 0,
          "wSmiRoute": 0,
          "wSmiQos": 0,
          "wSmiProtFail": 0,
          "wSmiPri": 0,
          "wSmiPoison": 0,
          "wSmiPktType": 0,
          "wSmiPktId": 0,
          "wSmiOrderingModel": 0,
          "wSmiOrderingId": 0,
          "wSmiNDPLen": 8,
          "wSmiNDP": 25,
          "wSmiMultiMask": 0,
          "wSmiMultiLabel": 0,
          "wSmiMsgSec": 0,
          "wSmiMsgQos": 0,
          "wSmiLen": 0,
          "wSmiId": 7,
          "wSmiErr": 1,
          "wSmiDPuser": 0,
          "wSmiDPresp": 0,
          "wSmiDPlast": 0,
          "wSmiDPid": 0,
          "wSmiDPdummy": 0,
          "wSmiDPdata": 0,
          "wSmiDPbe": 0,
          "wSmiDPErr": 0,
          "wSmiChlId": 0,
          "wSmiAddr": 0,
          "nSmiVC": 1,
          "nSmiDPvc": 0
        },
        "name": "smi_rx1_",
        "interface": "InterfaceSMI",
        "direction": "slave"
      },
      {
        "params": {
          "wSmiVNid": 0,
          "wSmiUser": 0,
          "wSmiTypeAttr": 0,
          "wSmiType": 8,
          "wSmiTxnResp": 0,
          "wSmiTxnHdrRegion": 0,
          "wSmiTxnHdrMemAttr": 0,
          "wSmiTxnHdrMaxBsize": 0,
          "wSmiTxnHdrBtype": 0,
          "wSmiTxnHdrBsize": 0,
          "wSmiTxnHdrAtomic": 0,
          "wSmiTier": 0,
          "wSmiTid": 7,
          "wSmiSteer": 0,
          "wSmiSid": 7,
          "wSmiSeqnum": 0,
          "wSmiSec": 0,
          "wSmiRoute": 0,
          "wSmiQos": 0,
          "wSmiProtFail": 0,
          "wSmiPri": 0,
          "wSmiPoison": 0,
          "wSmiPktType": 0,
          "wSmiPktId": 0,
          "wSmiOrderingModel": 0,
          "wSmiOrderingId": 0,
          "wSmiNDPLen": 8,
          "wSmiNDP": 39,
          "wSmiMultiMask": 0,
          "wSmiMultiLabel": 0,
          "wSmiMsgSec": 0,
          "wSmiMsgQos": 0,
          "wSmiLen": 0,
          "wSmiId": 7,
          "wSmiErr": 1,
          "wSmiDPuser": 12,
          "wSmiDPresp": 0,
          "wSmiDPlast": 1,
          "wSmiDPid": 0,
          "wSmiDPdummy": 0,
          "wSmiDPdata": 64,
          "wSmiDPbe": 0,
          "wSmiDPErr": 0,
          "wSmiChlId": 0,
          "wSmiAddr": 0,
          "nSmiVC": 1,
          "nSmiDPvc": 1
        },
        "name": "smi_rx2_",
        "interface": "InterfaceSMI",
        "direction": "slave"
      }
    ]
  },
  "csr": {
    "addressWidth": 12,
    "width": 32,
    "spaceBlock": [
      {
        "baseAddress": 0,
        "registers": [
          {
            "name": "DVEUIDR",
            "description": "DVEU Identification Register",
            "csrDescription": "DVEU Identification Register",
            "addressOffset": 0,
            "fields": [
              {
                "name": "RPN",
                "bitOffset": 0,
                "bitWidth": 8,
                "access": "RO",
                "hardware": "RO",
                "linkOp": "NULL",
                "opOrder": "NULL",
                "resetOverloadFn": "return primary.rpn;",
                "description": "DVEU Register Page Number (within its NRR)",
                "reset": 0
              },
              {
                "name": "NRRI",
                "bitOffset": 8,
                "bitWidth": 4,
                "access": "RO",
                "hardware": "RO",
                "linkOp": "NULL",
                "opOrder": "NULL",
                "resetOverloadFn": "return primary.nrri;",
                "description": "Identifier of the Ncore 3 Register Region\nin which this DVEU resides",
                "reset": 0
              },
              {
                "name": "NUnitId",
                "bitOffset": 12,
                "bitWidth": 12,
                "access": "RO",
                "hardware": "RO",
                "linkOp": "NULL",
                "opOrder": "NULL",
                "resetOverloadFn": "return primary.nUnitId;",
                "description": "Ncore 3 Unit identifier. ",
                "reset": 0
              },
              {
                "name": "Rsvd1",
                "bitOffset": 24,
                "bitWidth": 7,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              },
              {
                "name": "Valid",
                "bitOffset": 31,
                "bitWidth": 1,
                "access": "RO",
                "hardware": "RO",
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "Value of 1 validates this register. This bit\nis set to 1 if the DVEU is implemented.",
                "reset": 1
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "DVEUFUIDR",
            "description": "DVEU Fabric Unit Identification Register",
            "csrDescription": "DVEU Fabric Unit Identification Register",
            "addressOffset": 4,
            "fields": [
              {
                "name": "FUnitId",
                "bitOffset": 0,
                "bitWidth": 16,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "All",
                "resetOverloadFn": "return primary.fUnitId;",
                "description": "Fabric Unit Identifier of the unit"
              },
              {
                "name": "Rsvd1",
                "bitOffset": 16,
                "bitWidth": 16,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "DVEUSER0",
            "description": "DVEU Snoop Enable Register 0",
            "csrDescription": "DVEU Snoop Enable Register 0",
            "addressOffset": 1024,
            "fields": [
              {
                "name": "SnpsEnb",
                "bitOffset": 0,
                "bitWidth": 17,
                "access": "RW",
                "hardware": "RO",
                "reset": 131071,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "All",
                "description": "Snoop Enable bits for DVM agents 0..31. If a bit is set for an agent, DVM-related snoop messages are enabled for that agent; otherwise, disabled."
              },
              {
                "name": "Rsvd1",
                "bitOffset": 17,
                "bitWidth": 15,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "DVEUUEDR",
            "description": "DVEU Uncorrectable Error Detect Register",
            "csrDescription": "DVEU Uncorrectable Error Detect Register",
            "addressOffset": 320,
            "fields": [
              {
                "name": "ProtErrDetEn",
                "bitOffset": 0,
                "bitWidth": 1,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "AXI downstream protocol error detect enable: When set, errors will be detected from the downstream AXI interface.",
                "scope": "All"
              },
              {
                "name": "TransErrDetEn",
                "bitOffset": 1,
                "bitWidth": 1,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "All",
                "description": "Concerto Transport error detect enable: When set, errors will be detected from the Concerto Transport."
              },
              {
                "name": "MemErrDetEn",
                "bitOffset": 2,
                "bitWidth": 1,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "All",
                "description": "Memory protection error detection enable: When set,errors will be detected from any RAM memory arrays."
              },
              {
                "name": "Rsvd1",
                "bitOffset": 3,
                "bitWidth": 29,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "DVEUUEIR",
            "description": "DVEU Uncorrectable Error Interrupt Register",
            "csrDescription": "DVEU Uncorrectable Error Interrupt Register",
            "addressOffset": 324,
            "fields": [
              {
                "name": "ProtErrIntEn",
                "bitOffset": 0,
                "bitWidth": 1,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "Downstream AXI uncorrectable error interrupt enable.",
                "scope": "All"
              },
              {
                "name": "TransErrIntEn",
                "bitOffset": 1,
                "bitWidth": 1,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "All",
                "description": "Concerto Transport uncorrectable error interrupt enable."
              },
              {
                "name": "MemErrIntEn",
                "bitOffset": 2,
                "bitWidth": 1,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "All",
                "description": "RAM memory uncorrectable error interrupt enable."
              },
              {
                "name": "Rsvd1",
                "bitOffset": 3,
                "bitWidth": 1,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              },
              {
                "name": "TimeoutErrIntEn",
                "bitOffset": 4,
                "bitWidth": 1,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "All",
                "description": "Timeout uncorrectable error interrupt enable."
              },
              {
                "name": "Rsvd2",
                "bitOffset": 5,
                "bitWidth": 27,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "DVEUUESR",
            "description": "DVEU Uncorrectable Error Status Register",
            "csrDescription": "DVEU Uncorrectable Error Status Register",
            "addressOffset": 328,
            "fields": [
              {
                "name": "ErrVld",
                "bitOffset": 0,
                "bitWidth": 1,
                "access": "W1C",
                "hardware": "RW",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "All",
                "description": "If this bit is set, Error information is logged in status and location registers. Writing a one to the Correctable Error Valid bit clears the Correctable Error Valid bit."
              },
              {
                "name": "Rsvd1",
                "bitOffset": 1,
                "bitWidth": 3,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              },
              {
                "name": "ErrType",
                "bitOffset": 4,
                "bitWidth": 5,
                "access": "RO",
                "hardware": "RW",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "All",
                "description": "This field indicates the logged error type"
              },
              {
                "name": "Rsvd2",
                "bitOffset": 9,
                "bitWidth": 7,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              },
              {
                "name": "ErrInfo",
                "bitOffset": 16,
                "bitWidth": 16,
                "access": "RO",
                "hardware": "RW",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "All",
                "description": "This field indicates additional information about logged error"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "DVEUUELR0",
            "description": "DVEU Uncorrectable Error Location Registers 0",
            "csrDescription": "DVEU Uncorrectable Error Location Registers 0",
            "addressOffset": 332,
            "fields": [
              {
                "name": "ErrEntry",
                "bitOffset": 0,
                "bitWidth": 20,
                "access": "RW",
                "hardware": "WO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This field indicates the entry or the set in which the logged error was detected",
                "scope": "All"
              },
              {
                "name": "ErrWay",
                "bitOffset": 20,
                "bitWidth": 6,
                "access": "RW",
                "hardware": "WO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This field indicates the way in which the logged error was detected",
                "scope": "All"
              },
              {
                "name": "ErrWord",
                "bitOffset": 26,
                "bitWidth": 6,
                "access": "RW",
                "hardware": "WO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This field indicates the data word in which the logged error was detected",
                "scope": "All"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "DVEUUELR1",
            "description": "DVEU Uncorrectable Error Location Registers 1",
            "csrDescription": "DVEU Uncorrectable Error Location Registers 1",
            "addressOffset": 336,
            "fields": [
              {
                "name": "ErrAddr",
                "bitOffset": 0,
                "bitWidth": 20,
                "access": "RW",
                "hardware": "WO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This field contains the high-order address bits of the transaction that encountered the error",
                "scope": "All"
              },
              {
                "name": "Rsvd1",
                "bitOffset": 20,
                "bitWidth": 12,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "DVEUUESAR",
            "description": "DVEU Uncorrectable Error Status Alias Register",
            "csrDescription": "DVEU Uncorrectable Error Status Alias Register",
            "addressOffset": 340,
            "fields": [
              {
                "name": "ErrVld",
                "bitOffset": 0,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "link": "xESR.ErrVld",
                "linkOp": "SOW",
                "opOrder": "HW",
                "scope": "All",
                "description": "Alias bit for setting error valid filed of xUESR",
                "bitWidth": 1
              },
              {
                "name": "Rsvd1",
                "bitOffset": 1,
                "bitWidth": 3,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              },
              {
                "name": "ErrType",
                "bitOffset": 4,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "link": "xESR.ErrType",
                "linkOp": "SOW",
                "opOrder": "HW",
                "scope": "All",
                "description": "Alias bit for setting error type field of xUESR ",
                "bitWidth": 5
              },
              {
                "name": "Rsvd2",
                "bitOffset": 9,
                "bitWidth": 7,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              },
              {
                "name": "ErrInfo",
                "bitOffset": 16,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "link": "xESR.ErrInfo",
                "linkOp": "SOW",
                "opOrder": "HW",
                "scope": "All",
                "description": "Alias bit for setting errro info field of xUESR",
                "bitWidth": 16
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "DVEUCRTR",
            "description": "DVEU Correctable Resiliency Threshold Register",
            "csrDescription": "DVEU Correctable Resiliency Threshold Register",
            "addressOffset": 384,
            "fields": [
              {
                "name": "ResThreshold",
                "bitOffset": 0,
                "bitWidth": 8,
                "access": "RW",
                "hardware": "RO",
                "reset": 1,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "All",
                "description": "Threshold for the uncorrectable error indication to the functional safety controller."
              },
              {
                "name": "Rsvd1",
                "bitOffset": 8,
                "bitWidth": 24,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "DVEUENGIDR",
            "description": "DVEU Engineering ID Register ",
            "csrDescription": "DVEU Engineering ID Register ",
            "addressOffset": 4084,
            "fields": [
              {
                "name": "EngVerId",
                "bitOffset": 0,
                "bitWidth": 32,
                "access": "RO",
                "hardware": "RO",
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "Engineering Version Identifier",
                "scope": "All",
                "reset": 0
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "DVEUINFOR",
            "description": "DVEU Information Register ",
            "csrDescription": "DVEU Information Register ",
            "addressOffset": 4092,
            "fields": [
              {
                "name": "ImplVer",
                "bitOffset": 0,
                "bitWidth": 8,
                "access": "RO",
                "hardware": "RO",
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "Implementation Version",
                "scope": "All",
                "reset": 0
              },
              {
                "name": "UT",
                "bitOffset": 8,
                "bitWidth": 4,
                "access": "RO",
                "hardware": "RO",
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "Unit Type",
                "scope": "All",
                "reset": 11
              },
              {
                "name": "Rsvd1",
                "bitOffset": 12,
                "bitWidth": 19,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              },
              {
                "name": "Valid",
                "bitOffset": 31,
                "bitWidth": 1,
                "access": "RO",
                "hardware": "RO",
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "Implemented",
                "scope": "All",
                "reset": 1
              }
            ],
            "specialImplementation": false
          }
        ]
      }
    ]
  }
}