<!DOCTYPE html>
<html lang="en-US" dir="ltr">
  <head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width,initial-scale=1">
    <title>404 | Hardware Lab NITC</title>
    <meta name="description" content="Not Found">
    <meta name="generator" content="VitePress v1.2.3">
    <link rel="preload stylesheet" href="/hwlabnitc.github.io/assets/style.DNwDAI_u.css" as="style">
    
    <script type="module" src="/hwlabnitc.github.io/assets/app.qsTPBg04.js"></script>
    <link rel="preload" href="/hwlabnitc.github.io/assets/inter-roman-latin.Di8DUHzh.woff2" as="font" type="font/woff2" crossorigin="">
    <link rel="icon" href="/img/favicon.ico">
    <script id="check-dark-mode">(()=>{const e=localStorage.getItem("vitepress-theme-appearance")||"auto",a=window.matchMedia("(prefers-color-scheme: dark)").matches;(!e||e==="auto"?a:e==="dark")&&document.documentElement.classList.add("dark")})();</script>
    <script id="check-mac-os">document.documentElement.classList.toggle("mac",/Mac|iPhone|iPod|iPad/i.test(navigator.platform));</script>
  </head>
  <body>
    <div id="app"></div>
    <script>window.__VP_HASH_MAP__=JSON.parse("{\"mips_index.md\":\"D0O4DJZV\",\"mips_mips_setup.md\":\"CyD2zDwl\",\"mips_mips_string.md\":\"DcLEhftE\",\"about.md\":\"DA-PUU_v\",\"index.md\":\"CS2vncf-\",\"mips_main.md\":\"CuuT_Puh\",\"verilog_main.md\":\"CnA9eb70\",\"verilog_index.md\":\"COUzC35g\",\"mips_mips_array.md\":\"DR1ObnmX\",\"mips_mips_basics_procedures.md\":\"Jaq2XV7l\",\"mips_mips_integers_float.md\":\"aqvhaOFm\",\"verilog_intro_readme.md\":\"CJA95Aq-\",\"verilog_fsm.md\":\"BUXcZdwF\",\"registers.md\":\"DgXwUQtV\",\"mips_mips_syscalls_tutorial.md\":\"Bo2-UQPV\",\"verilog_intro.md\":\"BpBP5F7S\",\"mips_mips.md\":\"Dj9nNRad\",\"verilog_singlecycle.md\":\"RY4oZDgz\",\"mips.md\":\"CvenbCUl\"}");window.__VP_SITE_DATA__=JSON.parse("{\"lang\":\"en-US\",\"dir\":\"ltr\",\"title\":\"Hardware Lab NITC\",\"description\":\"An official hardware lab wesbsite\",\"base\":\"/hwlabnitc.github.io/\",\"head\":[],\"router\":{\"prefetchLinks\":true},\"appearance\":true,\"themeConfig\":{\"outline\":{\"level\":\"deep\"},\"nav\":[{\"text\":\"Home\",\"link\":\"/\"},{\"text\":\"Verilog Guide\",\"link\":\"/Verilog/\"},{\"text\":\"MIPS Guide\",\"link\":\"/MIPS/\"}],\"search\":{\"provider\":\"local\"},\"sidebar\":{\"/MIPS/\":[{\"text\":\"MIPS\",\"collapsed\":false,\"items\":[{\"text\":\"MIPS Setup\",\"link\":\"/MIPS/mips_setup\"},{\"text\":\"Basics and Procedures\",\"link\":\"/MIPS/mips_basics&procedures\"},{\"text\":\"MIPS Instructions and syscall\",\"link\":\"/MIPS/mips_syscalls&tutorial\"},{\"text\":\"Integer and Floating point\",\"link\":\"/MIPS/Registers\"},{\"text\":\"MIPS Arrays\",\"link\":\"/MIPS/mips_array\"},{\"text\":\"MIPS String\",\"link\":\"/MIPS/mips_string\"}]}],\"/Verilog\":[{\"text\":\"Verilog\",\"link\":\"/Verilog/\",\"items\":[{\"text\":\"Main Documentaion\",\"link\":\"/Verilog/Intro\"},{\"text\":\"FSM\",\"link\":\"/Verilog/fsm/\"},{\"text\":\"Single Cycle CPU\",\"link\":\"/Verilog/SingleCycle/\"}]}]},\"socialLinks\":[{\"icon\":\"github\",\"link\":\"https://github.com/hwlabnitc\"}],\"footer\":{\"copyright\":\"Copyright Â© 2024 National Institute of Technology Calicut\"}},\"locales\":{},\"scrollOffset\":134,\"cleanUrls\":false}");</script>
    
  </body>
</html>