// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module bd_85a6_csc_0_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        stream_out_hresampled_dout,
        stream_out_hresampled_num_data_valid,
        stream_out_hresampled_fifo_cap,
        stream_out_hresampled_empty_n,
        stream_out_hresampled_read,
        stream_out_vresampled_din,
        stream_out_vresampled_num_data_valid,
        stream_out_vresampled_fifo_cap,
        stream_out_vresampled_full_n,
        stream_out_vresampled_write,
        loopWidth,
        cmp105_i,
        out_y_cast_i,
        cmp393_i,
        linebuf_y_address0,
        linebuf_y_ce0,
        linebuf_y_we0,
        linebuf_y_d0,
        linebuf_y_q0,
        linebuf_c_address0,
        linebuf_c_ce0,
        linebuf_c_we0,
        linebuf_c_d0,
        linebuf_c_address1,
        linebuf_c_ce1,
        linebuf_c_q1,
        linebuf_c_2_address0,
        linebuf_c_2_ce0,
        linebuf_c_2_we0,
        linebuf_c_2_d0,
        linebuf_c_2_address1,
        linebuf_c_2_ce1,
        linebuf_c_2_q1,
        cmp33_i,
        p_read,
        p_0_1_0_0_0607_i_out_i,
        p_0_1_0_0_0607_i_out_o,
        p_0_1_0_0_0607_i_out_o_ap_vld,
        p_0_0_0_0_0423605_i_out_i,
        p_0_0_0_0_0423605_i_out_o,
        p_0_0_0_0_0423605_i_out_o_ap_vld,
        p_0_2_0_0_0603_i_out_i,
        p_0_2_0_0_0603_i_out_o,
        p_0_2_0_0_0603_i_out_o_ap_vld,
        p_0_1_0_0_0601_i_out_i,
        p_0_1_0_0_0601_i_out_o,
        p_0_1_0_0_0601_i_out_o_ap_vld,
        p_0_0_0_0_0423599_i_out_i,
        p_0_0_0_0_0423599_i_out_o,
        p_0_0_0_0_0423599_i_out_o_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [23:0] stream_out_hresampled_dout;
input  [4:0] stream_out_hresampled_num_data_valid;
input  [4:0] stream_out_hresampled_fifo_cap;
input   stream_out_hresampled_empty_n;
output   stream_out_hresampled_read;
output  [23:0] stream_out_vresampled_din;
input  [4:0] stream_out_vresampled_num_data_valid;
input  [4:0] stream_out_vresampled_fifo_cap;
input   stream_out_vresampled_full_n;
output   stream_out_vresampled_write;
input  [11:0] loopWidth;
input  [0:0] cmp105_i;
input  [0:0] out_y_cast_i;
input  [0:0] cmp393_i;
output  [11:0] linebuf_y_address0;
output   linebuf_y_ce0;
output   linebuf_y_we0;
output  [7:0] linebuf_y_d0;
input  [7:0] linebuf_y_q0;
output  [11:0] linebuf_c_address0;
output   linebuf_c_ce0;
output   linebuf_c_we0;
output  [7:0] linebuf_c_d0;
output  [11:0] linebuf_c_address1;
output   linebuf_c_ce1;
input  [7:0] linebuf_c_q1;
output  [11:0] linebuf_c_2_address0;
output   linebuf_c_2_ce0;
output   linebuf_c_2_we0;
output  [7:0] linebuf_c_2_d0;
output  [11:0] linebuf_c_2_address1;
output   linebuf_c_2_ce1;
input  [7:0] linebuf_c_2_q1;
input  [0:0] cmp33_i;
input  [0:0] p_read;
input  [7:0] p_0_1_0_0_0607_i_out_i;
output  [7:0] p_0_1_0_0_0607_i_out_o;
output   p_0_1_0_0_0607_i_out_o_ap_vld;
input  [7:0] p_0_0_0_0_0423605_i_out_i;
output  [7:0] p_0_0_0_0_0423605_i_out_o;
output   p_0_0_0_0_0423605_i_out_o_ap_vld;
input  [7:0] p_0_2_0_0_0603_i_out_i;
output  [7:0] p_0_2_0_0_0603_i_out_o;
output   p_0_2_0_0_0603_i_out_o_ap_vld;
input  [7:0] p_0_1_0_0_0601_i_out_i;
output  [7:0] p_0_1_0_0_0601_i_out_o;
output   p_0_1_0_0_0601_i_out_o_ap_vld;
input  [7:0] p_0_0_0_0_0423599_i_out_i;
output  [7:0] p_0_0_0_0_0423599_i_out_o;
output   p_0_0_0_0_0423599_i_out_o_ap_vld;

reg ap_idle;
reg stream_out_hresampled_read;
reg[23:0] stream_out_vresampled_din;
reg stream_out_vresampled_write;
reg linebuf_y_ce0;
reg linebuf_y_we0;
reg linebuf_c_ce0;
reg linebuf_c_we0;
reg linebuf_c_ce1;
reg linebuf_c_2_ce0;
reg linebuf_c_2_we0;
reg linebuf_c_2_ce1;
reg[7:0] p_0_1_0_0_0607_i_out_o;
reg p_0_1_0_0_0607_i_out_o_ap_vld;
reg[7:0] p_0_0_0_0_0423605_i_out_o;
reg p_0_0_0_0_0423605_i_out_o_ap_vld;
reg[7:0] p_0_2_0_0_0603_i_out_o;
reg p_0_2_0_0_0603_i_out_o_ap_vld;
reg[7:0] p_0_1_0_0_0601_i_out_o;
reg p_0_1_0_0_0601_i_out_o_ap_vld;
reg[7:0] p_0_0_0_0_0423599_i_out_o;
reg p_0_0_0_0_0423599_i_out_o_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] icmp_ln955_reg_434;
reg    ap_predicate_op32_read_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_predicate_op73_write_state3;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_predicate_op78_write_state4;
reg    ap_block_state4_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln955_fu_203_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    stream_out_hresampled_blk_n;
wire    ap_block_pp0_stage0;
reg    stream_out_vresampled_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [11:0] out_x_reg_429;
reg   [11:0] linebuf_y_addr_reg_438;
reg   [11:0] linebuf_c_addr_reg_443;
reg   [11:0] linebuf_c_2_addr_reg_449;
wire   [7:0] empty_fu_357_p3;
reg   [7:0] empty_reg_455;
reg    ap_condition_exit_pp0_iter1_stage0;
wire   [63:0] zext_ln955_fu_220_p1;
wire   [7:0] trunc_ln965_fu_226_p1;
reg   [11:0] x_fu_96;
wire   [11:0] add_ln955_fu_209_p2;
wire    ap_loop_init;
reg   [11:0] ap_sig_allocacmp_out_x;
wire   [23:0] p_0_fu_376_p4;
reg    ap_block_pp0_stage0_01001;
wire   [23:0] zext_ln1129_fu_394_p1;
wire   [7:0] select_ln1036_fu_290_p3;
wire   [8:0] shl_ln_fu_305_p3;
wire   [8:0] zext_ln1098_2_fu_321_p1;
wire   [8:0] add_ln1098_fu_325_p2;
wire   [9:0] zext_ln1098_3_fu_331_p1;
wire   [9:0] zext_ln1098_fu_313_p1;
wire   [9:0] add_ln1098_1_fu_335_p2;
wire   [9:0] zext_ln1098_1_fu_317_p1;
wire   [9:0] add_ln1098_2_fu_341_p2;
wire   [7:0] trunc_ln_fu_347_p4;
wire   [15:0] tmp_2_i_fu_387_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg   [0:0] ap_NS_fsm;
reg    ap_block_pp0;
reg    ap_enable_operation_45;
reg    ap_enable_state2_pp0_iter1_stage0;
wire    ap_enable_operation_51;
reg    ap_enable_state3_pp0_iter2_stage0;
reg    ap_enable_operation_55;
reg    ap_predicate_op46_load_state2;
reg    ap_enable_operation_46;
reg    ap_enable_operation_52;
wire    ap_enable_operation_58;
wire    ap_enable_operation_53;
wire    ap_enable_operation_50;
wire    ap_enable_operation_75;
reg    ap_enable_state4_pp0_iter3_stage0;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_done_reg = 1'b0;
end

bd_85a6_csc_0_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln955_fu_203_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            x_fu_96 <= add_ln955_fu_209_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            x_fu_96 <= 12'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln955_reg_434 <= icmp_ln955_fu_203_p2;
        out_x_reg_429 <= ap_sig_allocacmp_out_x;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        empty_reg_455 <= empty_fu_357_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln955_reg_434 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        linebuf_c_2_addr_reg_449 <= zext_ln955_fu_220_p1;
        linebuf_c_addr_reg_443 <= zext_ln955_fu_220_p1;
        linebuf_y_addr_reg_438 <= zext_ln955_fu_220_p1;
    end
end

always @ (*) begin
    if (((icmp_ln955_fu_203_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln955_reg_434 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_out_x = 12'd0;
    end else begin
        ap_sig_allocacmp_out_x = x_fu_96;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        linebuf_c_2_ce0 = 1'b1;
    end else begin
        linebuf_c_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        linebuf_c_2_ce1 = 1'b1;
    end else begin
        linebuf_c_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        linebuf_c_2_we0 = 1'b1;
    end else begin
        linebuf_c_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        linebuf_c_ce0 = 1'b1;
    end else begin
        linebuf_c_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        linebuf_c_ce1 = 1'b1;
    end else begin
        linebuf_c_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cmp33_i == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        linebuf_c_we0 = 1'b1;
    end else begin
        linebuf_c_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        linebuf_y_ce0 = 1'b1;
    end else begin
        linebuf_y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        linebuf_y_we0 = 1'b1;
    end else begin
        linebuf_y_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cmp33_i == 1'd1) & (icmp_ln955_reg_434 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_0_0_0_0_0423599_i_out_o = trunc_ln965_fu_226_p1;
    end else begin
        p_0_0_0_0_0423599_i_out_o = p_0_0_0_0_0423599_i_out_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cmp33_i == 1'd1) & (icmp_ln955_reg_434 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_0_0_0_0_0423599_i_out_o_ap_vld = 1'b1;
    end else begin
        p_0_0_0_0_0423599_i_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cmp33_i == 1'd1) & (icmp_ln955_reg_434 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_0_0_0_0_0423605_i_out_o = trunc_ln965_fu_226_p1;
    end else begin
        p_0_0_0_0_0423605_i_out_o = p_0_0_0_0_0423605_i_out_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cmp33_i == 1'd1) & (icmp_ln955_reg_434 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_0_0_0_0_0423605_i_out_o_ap_vld = 1'b1;
    end else begin
        p_0_0_0_0_0423605_i_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cmp33_i == 1'd1) & (icmp_ln955_reg_434 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_0_1_0_0_0601_i_out_o = {{stream_out_hresampled_dout[15:8]}};
    end else begin
        p_0_1_0_0_0601_i_out_o = p_0_1_0_0_0601_i_out_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cmp33_i == 1'd1) & (icmp_ln955_reg_434 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_0_1_0_0_0601_i_out_o_ap_vld = 1'b1;
    end else begin
        p_0_1_0_0_0601_i_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cmp33_i == 1'd1) & (icmp_ln955_reg_434 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_0_1_0_0_0607_i_out_o = {{stream_out_hresampled_dout[15:8]}};
    end else begin
        p_0_1_0_0_0607_i_out_o = p_0_1_0_0_0607_i_out_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cmp33_i == 1'd1) & (icmp_ln955_reg_434 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_0_1_0_0_0607_i_out_o_ap_vld = 1'b1;
    end else begin
        p_0_1_0_0_0607_i_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cmp33_i == 1'd1) & (icmp_ln955_reg_434 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_0_2_0_0_0603_i_out_o = {{stream_out_hresampled_dout[23:16]}};
    end else begin
        p_0_2_0_0_0603_i_out_o = p_0_2_0_0_0603_i_out_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cmp33_i == 1'd1) & (icmp_ln955_reg_434 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_0_2_0_0_0603_i_out_o_ap_vld = 1'b1;
    end else begin
        p_0_2_0_0_0603_i_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op32_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stream_out_hresampled_blk_n = stream_out_hresampled_empty_n;
    end else begin
        stream_out_hresampled_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op32_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stream_out_hresampled_read = 1'b1;
    end else begin
        stream_out_hresampled_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op78_write_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op73_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        stream_out_vresampled_blk_n = stream_out_vresampled_full_n;
    end else begin
        stream_out_vresampled_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_op78_write_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            stream_out_vresampled_din = zext_ln1129_fu_394_p1;
        end else if (((ap_predicate_op73_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stream_out_vresampled_din = p_0_fu_376_p4;
        end else begin
            stream_out_vresampled_din = 'bx;
        end
    end else begin
        stream_out_vresampled_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op78_write_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op73_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        stream_out_vresampled_write = 1'b1;
    end else begin
        stream_out_vresampled_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1098_1_fu_335_p2 = (zext_ln1098_3_fu_331_p1 + zext_ln1098_fu_313_p1);

assign add_ln1098_2_fu_341_p2 = (add_ln1098_1_fu_335_p2 + zext_ln1098_1_fu_317_p1);

assign add_ln1098_fu_325_p2 = (zext_ln1098_2_fu_321_p1 + 9'd2);

assign add_ln955_fu_209_p2 = (ap_sig_allocacmp_out_x + 12'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_predicate_op78_write_state4 == 1'b1) & (stream_out_vresampled_full_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_op73_write_state3 == 1'b1) & (stream_out_vresampled_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_predicate_op32_read_state2 == 1'b1) & (stream_out_hresampled_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_predicate_op78_write_state4 == 1'b1) & (stream_out_vresampled_full_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_op73_write_state3 == 1'b1) & (stream_out_vresampled_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_predicate_op32_read_state2 == 1'b1) & (stream_out_hresampled_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_predicate_op78_write_state4 == 1'b1) & (stream_out_vresampled_full_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_op73_write_state3 == 1'b1) & (stream_out_vresampled_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_predicate_op32_read_state2 == 1'b1) & (stream_out_hresampled_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((ap_predicate_op32_read_state2 == 1'b1) & (stream_out_hresampled_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((ap_predicate_op73_write_state3 == 1'b1) & (stream_out_vresampled_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter3 = ((ap_predicate_op78_write_state4 == 1'b1) & (stream_out_vresampled_full_n == 1'b0));
end

always @ (*) begin
    ap_enable_operation_45 = (icmp_ln955_reg_434 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_46 = (ap_predicate_op46_load_state2 == 1'b1);
end

assign ap_enable_operation_50 = (1'b1 == 1'b1);

assign ap_enable_operation_51 = (1'b1 == 1'b1);

always @ (*) begin
    ap_enable_operation_52 = (out_y_cast_i == 1'd0);
end

assign ap_enable_operation_53 = (1'b1 == 1'b1);

always @ (*) begin
    ap_enable_operation_55 = (cmp33_i == 1'd1);
end

assign ap_enable_operation_58 = (1'b1 == 1'b1);

assign ap_enable_operation_75 = (1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

always @ (*) begin
    ap_enable_state2_pp0_iter1_stage0 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state3_pp0_iter2_stage0 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state4_pp0_iter3_stage0 = ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

always @ (*) begin
    ap_predicate_op32_read_state2 = ((cmp33_i == 1'd1) & (icmp_ln955_reg_434 == 1'd0));
end

always @ (*) begin
    ap_predicate_op46_load_state2 = ((icmp_ln955_reg_434 == 1'd0) & (out_y_cast_i == 1'd0));
end

always @ (*) begin
    ap_predicate_op73_write_state3 = ((p_read == 1'd1) & (cmp393_i == 1'd1));
end

always @ (*) begin
    ap_predicate_op78_write_state4 = ((p_read == 1'd0) & (cmp393_i == 1'd1));
end

assign empty_fu_357_p3 = ((out_y_cast_i[0:0] == 1'b1) ? 8'd0 : trunc_ln_fu_347_p4);

assign icmp_ln955_fu_203_p2 = ((ap_sig_allocacmp_out_x == loopWidth) ? 1'b1 : 1'b0);

assign linebuf_c_2_address0 = linebuf_c_2_addr_reg_449;

assign linebuf_c_2_address1 = zext_ln955_fu_220_p1;

assign linebuf_c_2_d0 = ((cmp105_i[0:0] == 1'b1) ? linebuf_c_q1 : select_ln1036_fu_290_p3);

assign linebuf_c_address0 = linebuf_c_addr_reg_443;

assign linebuf_c_address1 = zext_ln955_fu_220_p1;

assign linebuf_c_d0 = p_0_1_0_0_0607_i_out_i;

assign linebuf_y_address0 = linebuf_y_addr_reg_438;

assign linebuf_y_d0 = p_0_0_0_0_0423605_i_out_i;

assign p_0_fu_376_p4 = {{{p_0_2_0_0_0603_i_out_i}, {p_0_1_0_0_0601_i_out_i}}, {p_0_0_0_0_0423599_i_out_i}};

assign select_ln1036_fu_290_p3 = ((cmp33_i[0:0] == 1'b1) ? p_0_1_0_0_0607_i_out_i : linebuf_c_q1);

assign shl_ln_fu_305_p3 = {{linebuf_c_q1}, {1'd0}};

assign tmp_2_i_fu_387_p3 = {{empty_reg_455}, {linebuf_y_q0}};

assign trunc_ln965_fu_226_p1 = stream_out_hresampled_dout[7:0];

assign trunc_ln_fu_347_p4 = {{add_ln1098_2_fu_341_p2[9:2]}};

assign zext_ln1098_1_fu_317_p1 = shl_ln_fu_305_p3;

assign zext_ln1098_2_fu_321_p1 = select_ln1036_fu_290_p3;

assign zext_ln1098_3_fu_331_p1 = add_ln1098_fu_325_p2;

assign zext_ln1098_fu_313_p1 = linebuf_c_2_q1;

assign zext_ln1129_fu_394_p1 = tmp_2_i_fu_387_p3;

assign zext_ln955_fu_220_p1 = out_x_reg_429;

endmodule //bd_85a6_csc_0_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2
