
---------- Begin Simulation Statistics ----------
final_tick                                  628551500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 183752                       # Simulator instruction rate (inst/s)
host_mem_usage                                 867344                       # Number of bytes of host memory used
host_op_rate                                   188738                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     5.44                       # Real time elapsed on the host
host_tick_rate                              115493618                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000001                       # Number of instructions simulated
sim_ops                                       1027168                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000629                       # Number of seconds simulated
sim_ticks                                   628551500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.174267                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  276841                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               279146                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4287                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            291469                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1734                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2830                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1096                       # Number of indirect misses.
system.cpu.branchPred.lookups                  307065                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    6026                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          243                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    740088                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   742839                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              3693                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     247012                       # Number of branches committed
system.cpu.commit.bw_lim_events                 10021                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             174                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          100875                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1002022                       # Number of instructions committed
system.cpu.commit.committedOps                1029189                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      1176693                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.874645                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.635010                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       845455     71.85%     71.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        86343      7.34%     79.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        25930      2.20%     81.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        38779      3.30%     84.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       163000     13.85%     98.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         3017      0.26%     98.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1640      0.14%     98.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         2508      0.21%     99.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        10021      0.85%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1176693                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 4620                       # Number of function calls committed.
system.cpu.commit.int_insts                    800492                       # Number of committed integer instructions.
system.cpu.commit.loads                         35378                       # Number of loads committed
system.cpu.commit.membars                         138                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            3      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           756594     73.51%     73.51% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             384      0.04%     73.55% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               94      0.01%     73.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              8      0.00%     73.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     73.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     73.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     73.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     73.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     73.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc            32      0.00%     73.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     73.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              15      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              10      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              12      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             72      0.01%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           35378      3.44%     77.01% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         236587     22.99%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1029189                       # Class of committed instruction
system.cpu.commit.refs                         271965                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                      2101                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000001                       # Number of Instructions Simulated
system.cpu.committedOps                       1027168                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.257104                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.257104                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                938415                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   630                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               257501                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1189709                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    72186                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    125122                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   4186                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  2189                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 51505                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      307065                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     33867                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       1135638                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1332                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           42                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1245049                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   26                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           132                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    9604                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.244264                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              50774                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             284601                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.990410                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            1191414                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.074748                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.917736                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   886176     74.38%     74.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     4961      0.42%     74.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     5153      0.43%     75.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     6432      0.54%     75.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   259696     21.80%     97.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     5267      0.44%     98.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     2294      0.19%     98.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     4456      0.37%     98.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    16979      1.43%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1191414                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           65691                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 4107                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   266461                       # Number of branches executed
system.cpu.iew.exec_nop                          2200                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.889514                       # Inst execution rate
system.cpu.iew.exec_refs                       297022                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     256026                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   11124                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 41764                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                208                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2312                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               260337                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1142184                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 40996                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              6885                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1118212                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     13                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   675                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   4186                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   682                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked         16140                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             2964                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           43                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         1126                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         6386                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        23748                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             43                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1897                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           2210                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1448653                       # num instructions consuming a value
system.cpu.iew.wb_count                       1104294                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.388216                       # average fanout of values written-back
system.cpu.iew.wb_producers                    562390                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.878442                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1115831                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1373812                       # number of integer regfile reads
system.cpu.int_regfile_writes                  603892                       # number of integer regfile writes
system.cpu.ipc                               0.795479                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.795479                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                26      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                824907     73.32%     73.32% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  386      0.03%     73.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    96      0.01%     73.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  11      0.00%     73.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     73.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     73.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     73.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     73.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     73.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                 52      0.00%     73.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     73.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   21      0.00%     73.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     73.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   14      0.00%     73.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   16      0.00%     73.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     73.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  81      0.01%     73.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     73.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     73.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     73.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     73.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     73.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     73.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     73.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     73.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     73.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     73.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     73.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     73.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     73.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     73.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     73.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     73.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     73.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     73.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     73.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     73.38% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                41875      3.72%     77.10% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              257613     22.90%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1125098                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        3934                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.003497                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    1282     32.59%     32.59% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      2      0.05%     32.64% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     32.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     32.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     32.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     32.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     32.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     32.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     32.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     32.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     32.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     32.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     32.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.03%     32.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.05%     32.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     32.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     32.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     32.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     32.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     32.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     32.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     32.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     32.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     32.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     32.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     32.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     32.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     32.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     32.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     32.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     32.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     32.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     32.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     32.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     32.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     32.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     32.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     32.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     32.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     32.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     32.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     32.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     32.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     32.71% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1704     43.31%     76.03% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   943     23.97%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1126334                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            3440672                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1102006                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1249507                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1139776                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1125098                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 208                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          112807                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               407                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             34                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        60220                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       1191414                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.944338                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.588476                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              826603     69.38%     69.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               56560      4.75%     74.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               59125      4.96%     79.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               79551      6.68%     85.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              151894     12.75%     98.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                7909      0.66%     99.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                5594      0.47%     99.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                2474      0.21%     99.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                1704      0.14%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1191414                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.894991                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   2672                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               5278                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         2288                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              3327                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              2152                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1326                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                41764                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              260337                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  840270                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    561                       # number of misc regfile writes
system.cpu.numCycles                          1257105                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   12490                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1240714                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     58                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   100171                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   1612                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    14                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               2199947                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1161128                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1396062                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    147760                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 904226                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   4186                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                906543                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   155318                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1421254                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          20264                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                868                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    398982                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            207                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             2699                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      2290691                       # The number of ROB reads
system.cpu.rob.rob_writes                     2274924                       # The number of ROB writes
system.cpu.timesIdled                             616                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     2236                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     183                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    35                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            2                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         27418                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        25894                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            5                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        53505                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              5                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                988                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             26347                       # Transaction distribution
system.membus.trans_dist::ReadExResp            26347                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           988                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            81                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        54753                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  54753                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1749504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1749504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             27416                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   27416    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               27416                       # Request fanout histogram
system.membus.reqLayer0.occupancy            38318500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          142026500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             22.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    628551500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1181                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        25473                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          254                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             174                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            26349                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           26346                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           944                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          237                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           81                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           81                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2142                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        78971                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 81113                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        76672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      3331520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3408192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               7                       # Total snoops (count)
system.tol2bus.snoopTraffic                        64                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            27618                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000253                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.015919                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  27611     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      7      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              27618                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           52478500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          39915000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1416000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    628551500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  104                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   90                       # number of demand (read+write) hits
system.l2.demand_hits::total                      194                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 104                       # number of overall hits
system.l2.overall_hits::.cpu.data                  90                       # number of overall hits
system.l2.overall_hits::total                     194                       # number of overall hits
system.l2.demand_misses::.cpu.inst                840                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              26496                       # number of demand (read+write) misses
system.l2.demand_misses::total                  27336                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               840                       # number of overall misses
system.l2.overall_misses::.cpu.data             26496                       # number of overall misses
system.l2.overall_misses::total                 27336                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     65048000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1986996000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2052044000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     65048000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1986996000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2052044000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              944                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            26586                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                27530                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             944                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           26586                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               27530                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.889831                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.996615                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.992953                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.889831                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.996615                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.992953                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77438.095238                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 74992.300725                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75067.456833                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77438.095238                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 74992.300725                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75067.456833                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                   1                       # number of writebacks
system.l2.writebacks::total                         1                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           840                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         26496                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             27336                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          840                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        26496                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            27336                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     56648000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1722046000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1778694000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     56648000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1722046000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1778694000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.889831                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.996615                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.992953                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.889831                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.996615                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.992953                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67438.095238                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 64992.678140                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65067.822651                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67438.095238                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 64992.678140                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65067.822651                       # average overall mshr miss latency
system.l2.replacements                              7                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        25472                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            25472                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        25472                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        25472                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          253                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              253                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          253                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          253                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           26348                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               26348                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1974516500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1974516500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         26349                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             26349                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999962                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999962                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 74939.900562                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74939.900562                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        26348                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          26348                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1711046500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1711046500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999962                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999962                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 64940.280097                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64940.280097                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            104                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                104                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          840                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              840                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     65048000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     65048000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          944                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            944                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.889831                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.889831                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77438.095238                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77438.095238                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          840                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          840                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     56648000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     56648000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.889831                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.889831                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67438.095238                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67438.095238                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            89                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                89                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          148                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             148                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     12479500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     12479500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          237                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           237                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.624473                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.624473                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84320.945946                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84320.945946                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          148                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          148                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     10999500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     10999500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.624473                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.624473                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74320.945946                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74320.945946                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           81                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              81                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           81                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            81                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           81                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           81                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      1522000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1522000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 18790.123457                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18790.123457                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    628551500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 12332.963513                       # Cycle average of tags in use
system.l2.tags.total_refs                       53421                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     27416                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.948534                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      67.213201                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       795.635296                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     11470.115015                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.024281                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.350040                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.376372                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         27409                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          492                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         4391                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        22526                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.836456                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    455440                       # Number of tag accesses
system.l2.tags.data_accesses                   455440                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    628551500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          53760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1695680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1749440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        53760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         53760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks           64                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total              64                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             840                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           26495                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               27335                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            1                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  1                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          85529984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        2697758258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2783288243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     85529984                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         85529984                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         101821                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               101821                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         101821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         85529984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       2697758258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2783390064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       840.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     26495.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000579000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               54779                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       27335                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          1                       # Number of write requests accepted
system.mem_ctrls.readBursts                     27335                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        1                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1623                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.79                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.09                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    138568250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  136675000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               651099500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      5069.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                23819.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    25357                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.76                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 27335                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    1                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7253                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8042                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9026                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3009                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1976                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    884.825911                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   750.452020                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   306.337235                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          107      5.41%      5.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           85      4.30%      9.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           63      3.19%     12.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           21      1.06%     13.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           49      2.48%     16.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           10      0.51%     16.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           32      1.62%     18.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           11      0.56%     19.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1598     80.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1976                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                1749440                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1749440                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                   64                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2783.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2783.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        21.74                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    21.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     628484500                       # Total gap between requests
system.mem_ctrls.avgGap                      22991.09                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        53760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1695680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 85529984.416551381350                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2697758258.472058296204                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          840                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        26495                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks            1                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     22094250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    629005250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26302.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     23740.53                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              7382760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              3924030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            99824340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     49171200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        175357080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         93695040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          429354450                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        683.085555                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    236292500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     20800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    371459000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              6740160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              3574890                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            95347560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     49171200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        173871090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         94946400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          423651300                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        674.012074                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    239625750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     20800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    368125750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    628551500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst        32665                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            32665                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        32665                       # number of overall hits
system.cpu.icache.overall_hits::total           32665                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1202                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1202                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1202                       # number of overall misses
system.cpu.icache.overall_misses::total          1202                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     84176500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     84176500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     84176500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     84176500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        33867                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        33867                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        33867                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        33867                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.035492                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.035492                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.035492                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.035492                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 70030.366057                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70030.366057                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 70030.366057                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70030.366057                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          471                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    78.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          254                       # number of writebacks
system.cpu.icache.writebacks::total               254                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          258                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          258                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          258                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          258                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          944                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          944                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          944                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          944                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     67566500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     67566500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     67566500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     67566500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.027874                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.027874                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.027874                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.027874                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 71574.682203                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71574.682203                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 71574.682203                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71574.682203                       # average overall mshr miss latency
system.cpu.icache.replacements                    254                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        32665                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           32665                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1202                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1202                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     84176500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     84176500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        33867                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        33867                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.035492                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.035492                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 70030.366057                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70030.366057                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          258                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          258                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          944                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          944                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     67566500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     67566500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.027874                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.027874                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 71574.682203                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71574.682203                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    628551500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           659.275919                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               33609                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               944                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             35.602754                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   659.275919                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.643824                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.643824                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          690                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          690                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.673828                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             68678                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            68678                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    628551500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    628551500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    628551500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    628551500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    628551500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        62154                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            62154                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        62285                       # number of overall hits
system.cpu.dcache.overall_hits::total           62285                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       210735                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         210735                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       210742                       # number of overall misses
system.cpu.dcache.overall_misses::total        210742                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  13168160371                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  13168160371                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  13168160371                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  13168160371                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       272889                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       272889                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       273027                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       273027                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.772237                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.772237                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.771872                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.771872                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 62486.821700                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62486.821700                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 62484.746140                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62484.746140                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       889864                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             23156                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.429090                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        25472                       # number of writebacks
system.cpu.dcache.writebacks::total             25472                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       184076                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       184076                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       184076                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       184076                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        26659                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        26659                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        26666                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        26666                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2037071967                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2037071967                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2037571467                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2037571467                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.097692                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.097692                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.097668                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.097668                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76412.167261                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76412.167261                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76410.840284                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76410.840284                       # average overall mshr miss latency
system.cpu.dcache.replacements                  25640                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        35887                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           35887                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          540                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           540                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     30071500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     30071500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        36427                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        36427                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014824                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014824                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 55687.962963                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55687.962963                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          311                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          311                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          229                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          229                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     13191000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     13191000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006287                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006287                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 57602.620087                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57602.620087                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        26223                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          26223                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       210137                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       210137                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13136252899                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13136252899                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       236360                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       236360                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.889055                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.889055                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62512.803071                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62512.803071                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       183765                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       183765                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        26372                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        26372                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2022102995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2022102995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.111576                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.111576                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76676.133589                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76676.133589                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          131                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           131                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          138                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          138                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.050725                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.050725                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       499500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       499500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.050725                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.050725                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 71357.142857                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 71357.142857                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           44                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           44                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data           58                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           58                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      1835972                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      1835972                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          102                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          102                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.568627                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.568627                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31654.689655                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31654.689655                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           58                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           58                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      1777972                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      1777972                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.568627                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.568627                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30654.689655                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30654.689655                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          157                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          157                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       187000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       187000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          159                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          159                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.012579                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.012579                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        93500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        93500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.006289                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.006289                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          138                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          138                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          138                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          138                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    628551500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           906.423186                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               89244                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             26664                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              3.346985                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   906.423186                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.885179                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.885179                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          490                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          534                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            573312                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           573312                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    628551500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    628551500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
