#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b7d2f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1b71df0 .scope module, "tb" "tb" 3 75;
 .timescale -12 -12;
L_0x1b3da00 .functor NOT 1, L_0x1bb80b0, C4<0>, C4<0>, C4<0>;
L_0x1bb7f30 .functor XOR 8, L_0x1bb7a40, L_0x1bb7e90, C4<00000000>, C4<00000000>;
L_0x1bb8040 .functor XOR 8, L_0x1bb7f30, L_0x1bb7fa0, C4<00000000>, C4<00000000>;
L_0x7fccfee16060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1bb29d0_0 .net "B3_next_dut", 0 0, L_0x7fccfee16060;  1 drivers
v0x1bb2a90_0 .net "B3_next_ref", 0 0, L_0x1bb4060;  1 drivers
v0x1bb2b30_0 .net "Count_next_dut", 0 0, L_0x1bb7220;  1 drivers
v0x1bb2bd0_0 .net "Count_next_ref", 0 0, L_0x1bb5290;  1 drivers
v0x1bb2c70_0 .net "S1_next_dut", 0 0, L_0x1bb6ee0;  1 drivers
v0x1bb2d60_0 .net "S1_next_ref", 0 0, L_0x1bb4e10;  1 drivers
v0x1bb2e30_0 .net "S_next_dut", 0 0, L_0x1bb6a40;  1 drivers
v0x1bb2f00_0 .net "S_next_ref", 0 0, L_0x1bb4bc0;  1 drivers
v0x1bb2fd0_0 .net "Wait_next_dut", 0 0, L_0x1bb7740;  1 drivers
v0x1bb30a0_0 .net "Wait_next_ref", 0 0, L_0x1bb5820;  1 drivers
v0x1bb3170_0 .net *"_ivl_10", 7 0, L_0x1bb7fa0;  1 drivers
v0x1bb3210_0 .net *"_ivl_12", 7 0, L_0x1bb8040;  1 drivers
v0x1bb32b0_0 .net *"_ivl_2", 7 0, L_0x1bb7590;  1 drivers
v0x1bb3350_0 .net *"_ivl_4", 7 0, L_0x1bb7a40;  1 drivers
v0x1bb33f0_0 .net *"_ivl_6", 7 0, L_0x1bb7e90;  1 drivers
v0x1bb3490_0 .net *"_ivl_8", 7 0, L_0x1bb7f30;  1 drivers
v0x1bb3550_0 .net "ack", 0 0, v0x1baf280_0;  1 drivers
v0x1bb35f0_0 .var "clk", 0 0;
L_0x7fccfee16210 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1bb36c0_0 .net "counting_dut", 0 0, L_0x7fccfee16210;  1 drivers
v0x1bb3790_0 .net "counting_ref", 0 0, L_0x1bb5b10;  1 drivers
v0x1bb3860_0 .net "d", 0 0, v0x1baf3e0_0;  1 drivers
v0x1bb3900_0 .net "done_counting", 0 0, v0x1baf480_0;  1 drivers
L_0x7fccfee161c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1bb39a0_0 .net "done_dut", 0 0, L_0x7fccfee161c8;  1 drivers
v0x1bb3a70_0 .net "done_ref", 0 0, L_0x1bb5a20;  1 drivers
L_0x7fccfee16258 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1bb3b40_0 .net "shift_ena_dut", 0 0, L_0x7fccfee16258;  1 drivers
v0x1bb3c10_0 .net "shift_ena_ref", 0 0, L_0x1bb5f20;  1 drivers
v0x1bb3ce0_0 .net "state", 9 0, v0x1baf6e0_0;  1 drivers
v0x1bb3d80_0 .var/2u "stats1", 607 0;
v0x1bb3e20_0 .var/2u "strobe", 0 0;
v0x1bb3ec0_0 .net "tb_match", 0 0, L_0x1bb80b0;  1 drivers
v0x1bb3f90_0 .net "tb_mismatch", 0 0, L_0x1b3da00;  1 drivers
LS_0x1bb7590_0_0 .concat [ 1 1 1 1], L_0x1bb5f20, L_0x1bb5b10, L_0x1bb5a20, L_0x1bb5820;
LS_0x1bb7590_0_4 .concat [ 1 1 1 1], L_0x1bb5290, L_0x1bb4e10, L_0x1bb4bc0, L_0x1bb4060;
L_0x1bb7590 .concat [ 4 4 0 0], LS_0x1bb7590_0_0, LS_0x1bb7590_0_4;
LS_0x1bb7a40_0_0 .concat [ 1 1 1 1], L_0x1bb5f20, L_0x1bb5b10, L_0x1bb5a20, L_0x1bb5820;
LS_0x1bb7a40_0_4 .concat [ 1 1 1 1], L_0x1bb5290, L_0x1bb4e10, L_0x1bb4bc0, L_0x1bb4060;
L_0x1bb7a40 .concat [ 4 4 0 0], LS_0x1bb7a40_0_0, LS_0x1bb7a40_0_4;
LS_0x1bb7e90_0_0 .concat [ 1 1 1 1], L_0x7fccfee16258, L_0x7fccfee16210, L_0x7fccfee161c8, L_0x1bb7740;
LS_0x1bb7e90_0_4 .concat [ 1 1 1 1], L_0x1bb7220, L_0x1bb6ee0, L_0x1bb6a40, L_0x7fccfee16060;
L_0x1bb7e90 .concat [ 4 4 0 0], LS_0x1bb7e90_0_0, LS_0x1bb7e90_0_4;
LS_0x1bb7fa0_0_0 .concat [ 1 1 1 1], L_0x1bb5f20, L_0x1bb5b10, L_0x1bb5a20, L_0x1bb5820;
LS_0x1bb7fa0_0_4 .concat [ 1 1 1 1], L_0x1bb5290, L_0x1bb4e10, L_0x1bb4bc0, L_0x1bb4060;
L_0x1bb7fa0 .concat [ 4 4 0 0], LS_0x1bb7fa0_0_0, LS_0x1bb7fa0_0_4;
L_0x1bb80b0 .cmp/eeq 8, L_0x1bb7590, L_0x1bb8040;
S_0x1b79d80 .scope module, "good1" "reference_module" 3 148, 3 4 0, S_0x1b71df0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x1b4ea70 .param/l "B0" 0 3 19, +C4<00000000000000000000000000000100>;
P_0x1b4eab0 .param/l "B1" 0 3 19, +C4<00000000000000000000000000000101>;
P_0x1b4eaf0 .param/l "B2" 0 3 19, +C4<00000000000000000000000000000110>;
P_0x1b4eb30 .param/l "B3" 0 3 19, +C4<00000000000000000000000000000111>;
P_0x1b4eb70 .param/l "Count" 0 3 19, +C4<00000000000000000000000000001000>;
P_0x1b4ebb0 .param/l "S" 0 3 19, +C4<00000000000000000000000000000000>;
P_0x1b4ebf0 .param/l "S1" 0 3 19, +C4<00000000000000000000000000000001>;
P_0x1b4ec30 .param/l "S11" 0 3 19, +C4<00000000000000000000000000000010>;
P_0x1b4ec70 .param/l "S110" 0 3 19, +C4<00000000000000000000000000000011>;
P_0x1b4ecb0 .param/l "Wait" 0 3 19, +C4<00000000000000000000000000001001>;
L_0x1b55a20 .functor NOT 1, v0x1baf3e0_0, C4<0>, C4<0>, C4<0>;
L_0x1b4b0a0 .functor AND 1, L_0x1bb4150, L_0x1b55a20, C4<1>, C4<1>;
L_0x1b7e8d0 .functor NOT 1, v0x1baf3e0_0, C4<0>, C4<0>, C4<0>;
L_0x1b7e940 .functor AND 1, L_0x1bb42b0, L_0x1b7e8d0, C4<1>, C4<1>;
L_0x1bb4450 .functor OR 1, L_0x1b4b0a0, L_0x1b7e940, C4<0>, C4<0>;
L_0x1bb4630 .functor NOT 1, v0x1baf3e0_0, C4<0>, C4<0>, C4<0>;
L_0x1bb46e0 .functor AND 1, L_0x1bb4560, L_0x1bb4630, C4<1>, C4<1>;
L_0x1bb47f0 .functor OR 1, L_0x1bb4450, L_0x1bb46e0, C4<0>, C4<0>;
L_0x1bb4b00 .functor AND 1, L_0x1bb4950, v0x1baf280_0, C4<1>, C4<1>;
L_0x1bb4bc0 .functor OR 1, L_0x1bb47f0, L_0x1bb4b00, C4<0>, C4<0>;
L_0x1bb4e10 .functor AND 1, L_0x1bb4d30, v0x1baf3e0_0, C4<1>, C4<1>;
L_0x1bb5060 .functor NOT 1, v0x1baf480_0, C4<0>, C4<0>, C4<0>;
L_0x1bb51d0 .functor AND 1, L_0x1bb4f70, L_0x1bb5060, C4<1>, C4<1>;
L_0x1bb5290 .functor OR 1, L_0x1bb4ed0, L_0x1bb51d0, C4<0>, C4<0>;
L_0x1bb5160 .functor AND 1, L_0x1bb5470, v0x1baf480_0, C4<1>, C4<1>;
L_0x1bb5660 .functor NOT 1, v0x1baf280_0, C4<0>, C4<0>, C4<0>;
L_0x1bb5760 .functor AND 1, L_0x1bb5560, L_0x1bb5660, C4<1>, C4<1>;
L_0x1bb5820 .functor OR 1, L_0x1bb5160, L_0x1bb5760, C4<0>, C4<0>;
v0x1b7ea40_0 .net "B3_next", 0 0, L_0x1bb4060;  alias, 1 drivers
v0x1b3c2c0_0 .net "Count_next", 0 0, L_0x1bb5290;  alias, 1 drivers
v0x1b3c3c0_0 .net "S1_next", 0 0, L_0x1bb4e10;  alias, 1 drivers
v0x1b3db50_0 .net "S_next", 0 0, L_0x1bb4bc0;  alias, 1 drivers
v0x1b3dbf0_0 .net "Wait_next", 0 0, L_0x1bb5820;  alias, 1 drivers
v0x1b3dee0_0 .net *"_ivl_10", 0 0, L_0x1b7e8d0;  1 drivers
v0x1b7eae0_0 .net *"_ivl_12", 0 0, L_0x1b7e940;  1 drivers
v0x1bad670_0 .net *"_ivl_14", 0 0, L_0x1bb4450;  1 drivers
v0x1bad750_0 .net *"_ivl_17", 0 0, L_0x1bb4560;  1 drivers
v0x1bad830_0 .net *"_ivl_18", 0 0, L_0x1bb4630;  1 drivers
v0x1bad910_0 .net *"_ivl_20", 0 0, L_0x1bb46e0;  1 drivers
v0x1bad9f0_0 .net *"_ivl_22", 0 0, L_0x1bb47f0;  1 drivers
v0x1badad0_0 .net *"_ivl_25", 0 0, L_0x1bb4950;  1 drivers
v0x1badbb0_0 .net *"_ivl_26", 0 0, L_0x1bb4b00;  1 drivers
v0x1badc90_0 .net *"_ivl_3", 0 0, L_0x1bb4150;  1 drivers
v0x1badd70_0 .net *"_ivl_31", 0 0, L_0x1bb4d30;  1 drivers
v0x1bade50_0 .net *"_ivl_35", 0 0, L_0x1bb4ed0;  1 drivers
v0x1badf30_0 .net *"_ivl_37", 0 0, L_0x1bb4f70;  1 drivers
v0x1bae010_0 .net *"_ivl_38", 0 0, L_0x1bb5060;  1 drivers
v0x1bae0f0_0 .net *"_ivl_4", 0 0, L_0x1b55a20;  1 drivers
v0x1bae1d0_0 .net *"_ivl_40", 0 0, L_0x1bb51d0;  1 drivers
v0x1bae2b0_0 .net *"_ivl_45", 0 0, L_0x1bb5470;  1 drivers
v0x1bae390_0 .net *"_ivl_46", 0 0, L_0x1bb5160;  1 drivers
v0x1bae470_0 .net *"_ivl_49", 0 0, L_0x1bb5560;  1 drivers
v0x1bae550_0 .net *"_ivl_50", 0 0, L_0x1bb5660;  1 drivers
v0x1bae630_0 .net *"_ivl_52", 0 0, L_0x1bb5760;  1 drivers
v0x1bae710_0 .net *"_ivl_6", 0 0, L_0x1b4b0a0;  1 drivers
v0x1bae7f0_0 .net *"_ivl_61", 3 0, L_0x1bb5c70;  1 drivers
v0x1bae8d0_0 .net *"_ivl_9", 0 0, L_0x1bb42b0;  1 drivers
v0x1bae9b0_0 .net "ack", 0 0, v0x1baf280_0;  alias, 1 drivers
v0x1baea70_0 .net "counting", 0 0, L_0x1bb5b10;  alias, 1 drivers
v0x1baeb30_0 .net "d", 0 0, v0x1baf3e0_0;  alias, 1 drivers
v0x1baebf0_0 .net "done", 0 0, L_0x1bb5a20;  alias, 1 drivers
v0x1baecb0_0 .net "done_counting", 0 0, v0x1baf480_0;  alias, 1 drivers
v0x1baed70_0 .net "shift_ena", 0 0, L_0x1bb5f20;  alias, 1 drivers
v0x1baee30_0 .net "state", 9 0, v0x1baf6e0_0;  alias, 1 drivers
L_0x1bb4060 .part v0x1baf6e0_0, 6, 1;
L_0x1bb4150 .part v0x1baf6e0_0, 0, 1;
L_0x1bb42b0 .part v0x1baf6e0_0, 1, 1;
L_0x1bb4560 .part v0x1baf6e0_0, 3, 1;
L_0x1bb4950 .part v0x1baf6e0_0, 9, 1;
L_0x1bb4d30 .part v0x1baf6e0_0, 0, 1;
L_0x1bb4ed0 .part v0x1baf6e0_0, 7, 1;
L_0x1bb4f70 .part v0x1baf6e0_0, 8, 1;
L_0x1bb5470 .part v0x1baf6e0_0, 8, 1;
L_0x1bb5560 .part v0x1baf6e0_0, 9, 1;
L_0x1bb5a20 .part v0x1baf6e0_0, 9, 1;
L_0x1bb5b10 .part v0x1baf6e0_0, 8, 1;
L_0x1bb5c70 .part v0x1baf6e0_0, 4, 4;
L_0x1bb5f20 .reduce/or L_0x1bb5c70;
S_0x1baf090 .scope module, "stim1" "stimulus_gen" 3 141, 3 34 0, S_0x1b71df0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "d";
    .port_info 2 /OUTPUT 1 "done_counting";
    .port_info 3 /OUTPUT 1 "ack";
    .port_info 4 /OUTPUT 10 "state";
    .port_info 5 /INPUT 1 "tb_match";
v0x1baf280_0 .var "ack", 0 0;
v0x1baf340_0 .net "clk", 0 0, v0x1bb35f0_0;  1 drivers
v0x1baf3e0_0 .var "d", 0 0;
v0x1baf480_0 .var "done_counting", 0 0;
v0x1baf550_0 .var/2u "fail_onehot", 0 0;
v0x1baf640_0 .var/2u "failed", 0 0;
v0x1baf6e0_0 .var "state", 9 0;
v0x1baf780_0 .net "tb_match", 0 0, L_0x1bb80b0;  alias, 1 drivers
E_0x1b4b060 .event posedge, v0x1baf340_0;
E_0x1b49cd0/0 .event negedge, v0x1baf340_0;
E_0x1b49cd0/1 .event posedge, v0x1baf340_0;
E_0x1b49cd0 .event/or E_0x1b49cd0/0, E_0x1b49cd0/1;
S_0x1baf8e0 .scope module, "top_module1" "top_module" 3 162, 4 1 0, S_0x1b71df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x1bafaf0 .param/l "B0" 1 4 21, C4<0000010000>;
P_0x1bafb30 .param/l "B1" 1 4 22, C4<0000100000>;
P_0x1bafb70 .param/l "B2" 1 4 23, C4<0001000000>;
P_0x1bafbb0 .param/l "B3" 1 4 24, C4<0010000000>;
P_0x1bafbf0 .param/l "Count" 1 4 25, C4<0100000000>;
P_0x1bafc30 .param/l "S" 1 4 17, C4<0000000001>;
P_0x1bafc70 .param/l "S1" 1 4 18, C4<0000000010>;
P_0x1bafcb0 .param/l "S11" 1 4 19, C4<0000000100>;
P_0x1bafcf0 .param/l "S110" 1 4 20, C4<0000001000>;
P_0x1bafd30 .param/l "Wait" 1 4 26, C4<1000000000>;
L_0x1bb5c00 .functor NOT 1, v0x1baf3e0_0, C4<0>, C4<0>, C4<0>;
L_0x1bb6180 .functor AND 1, L_0x1bb60e0, L_0x1bb5c00, C4<1>, C4<1>;
L_0x1bb6330 .functor NOT 1, v0x1baf3e0_0, C4<0>, C4<0>, C4<0>;
L_0x1bb63a0 .functor AND 1, L_0x1bb6290, L_0x1bb6330, C4<1>, C4<1>;
L_0x1bb64b0 .functor OR 1, L_0x1bb6180, L_0x1bb63a0, C4<0>, C4<0>;
L_0x1bb6660 .functor NOT 1, v0x1baf3e0_0, C4<0>, C4<0>, C4<0>;
L_0x1bb6710 .functor AND 1, L_0x1bb65c0, L_0x1bb6660, C4<1>, C4<1>;
L_0x1bb6820 .functor OR 1, L_0x1bb64b0, L_0x1bb6710, C4<0>, C4<0>;
L_0x7fccfee16018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0x1bb6980 .functor AND 1, L_0x7fccfee16018, v0x1baf280_0, C4<1>, C4<1>;
L_0x1bb6a40 .functor OR 1, L_0x1bb6820, L_0x1bb6980, C4<0>, C4<0>;
L_0x1bb6ca0 .functor AND 1, L_0x1bb6c00, v0x1baf3e0_0, C4<1>, C4<1>;
L_0x1bb6db0 .functor AND 1, L_0x1bb6d10, v0x1baf3e0_0, C4<1>, C4<1>;
L_0x1bb6ee0 .functor OR 1, L_0x1bb6ca0, L_0x1bb6db0, C4<0>, C4<0>;
L_0x1bb7090 .functor NOT 1, v0x1baf480_0, C4<0>, C4<0>, C4<0>;
L_0x7fccfee160f0 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0x1bb6e70 .functor AND 1, L_0x7fccfee160f0, L_0x1bb7090, C4<1>, C4<1>;
L_0x7fccfee160a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0x1bb7220 .functor OR 1, L_0x7fccfee160a8, L_0x1bb6e70, C4<0>, C4<0>;
L_0x7fccfee16138 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0x1bb7460 .functor AND 1, L_0x7fccfee16138, v0x1baf480_0, C4<1>, C4<1>;
L_0x1bb7520 .functor NOT 1, v0x1baf280_0, C4<0>, C4<0>, C4<0>;
L_0x7fccfee16180 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0x1bb7630 .functor AND 1, L_0x7fccfee16180, L_0x1bb7520, C4<1>, C4<1>;
L_0x1bb7740 .functor OR 1, L_0x1bb7460, L_0x1bb7630, C4<0>, C4<0>;
v0x1bb0380_0 .net "B3_next", 0 0, L_0x7fccfee16060;  alias, 1 drivers
v0x1bb0460_0 .net "Count_next", 0 0, L_0x1bb7220;  alias, 1 drivers
v0x1bb0520_0 .net "S1_next", 0 0, L_0x1bb6ee0;  alias, 1 drivers
v0x1bb05c0_0 .net "S_next", 0 0, L_0x1bb6a40;  alias, 1 drivers
v0x1bb0680_0 .net "Wait_next", 0 0, L_0x1bb7740;  alias, 1 drivers
v0x1bb0790_0 .net *"_ivl_1", 0 0, L_0x1bb60e0;  1 drivers
v0x1bb0870_0 .net *"_ivl_10", 0 0, L_0x1bb63a0;  1 drivers
v0x1bb0950_0 .net *"_ivl_12", 0 0, L_0x1bb64b0;  1 drivers
v0x1bb0a30_0 .net *"_ivl_15", 0 0, L_0x1bb65c0;  1 drivers
v0x1bb0b10_0 .net *"_ivl_16", 0 0, L_0x1bb6660;  1 drivers
v0x1bb0bf0_0 .net *"_ivl_18", 0 0, L_0x1bb6710;  1 drivers
v0x1bb0cd0_0 .net *"_ivl_2", 0 0, L_0x1bb5c00;  1 drivers
v0x1bb0db0_0 .net *"_ivl_20", 0 0, L_0x1bb6820;  1 drivers
v0x1bb0e90_0 .net *"_ivl_22", 0 0, L_0x7fccfee16018;  1 drivers
v0x1bb0f70_0 .net *"_ivl_24", 0 0, L_0x1bb6980;  1 drivers
v0x1bb1050_0 .net *"_ivl_29", 0 0, L_0x1bb6c00;  1 drivers
v0x1bb1130_0 .net *"_ivl_30", 0 0, L_0x1bb6ca0;  1 drivers
v0x1bb1210_0 .net *"_ivl_33", 0 0, L_0x1bb6d10;  1 drivers
v0x1bb12f0_0 .net *"_ivl_34", 0 0, L_0x1bb6db0;  1 drivers
v0x1bb13d0_0 .net *"_ivl_4", 0 0, L_0x1bb6180;  1 drivers
v0x1bb14b0_0 .net *"_ivl_40", 0 0, L_0x7fccfee160a8;  1 drivers
v0x1bb1590_0 .net *"_ivl_42", 0 0, L_0x7fccfee160f0;  1 drivers
v0x1bb1670_0 .net *"_ivl_44", 0 0, L_0x1bb7090;  1 drivers
v0x1bb1750_0 .net *"_ivl_46", 0 0, L_0x1bb6e70;  1 drivers
v0x1bb1830_0 .net *"_ivl_50", 0 0, L_0x7fccfee16138;  1 drivers
v0x1bb1910_0 .net *"_ivl_52", 0 0, L_0x1bb7460;  1 drivers
v0x1bb19f0_0 .net *"_ivl_54", 0 0, L_0x7fccfee16180;  1 drivers
v0x1bb1ad0_0 .net *"_ivl_56", 0 0, L_0x1bb7520;  1 drivers
v0x1bb1bb0_0 .net *"_ivl_58", 0 0, L_0x1bb7630;  1 drivers
v0x1bb1c90_0 .net *"_ivl_7", 0 0, L_0x1bb6290;  1 drivers
v0x1bb1d70_0 .net *"_ivl_8", 0 0, L_0x1bb6330;  1 drivers
v0x1bb1e50_0 .net "ack", 0 0, v0x1baf280_0;  alias, 1 drivers
v0x1bb1ef0_0 .net "counting", 0 0, L_0x7fccfee16210;  alias, 1 drivers
v0x1bb21c0_0 .net "d", 0 0, v0x1baf3e0_0;  alias, 1 drivers
v0x1bb22b0_0 .net "done", 0 0, L_0x7fccfee161c8;  alias, 1 drivers
v0x1bb2370_0 .net "done_counting", 0 0, v0x1baf480_0;  alias, 1 drivers
v0x1bb2460_0 .net "shift_ena", 0 0, L_0x7fccfee16258;  alias, 1 drivers
v0x1bb2520_0 .net "state", 9 0, v0x1baf6e0_0;  alias, 1 drivers
L_0x1bb60e0 .part v0x1baf6e0_0, 1, 1;
L_0x1bb6290 .part v0x1baf6e0_0, 2, 1;
L_0x1bb65c0 .part v0x1baf6e0_0, 8, 1;
L_0x1bb6c00 .part v0x1baf6e0_0, 1, 1;
L_0x1bb6d10 .part v0x1baf6e0_0, 4, 1;
S_0x1bb27b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 178, 3 178 0, S_0x1b71df0;
 .timescale -12 -12;
E_0x1b496d0 .event anyedge, v0x1bb3e20_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1bb3e20_0;
    %nor/r;
    %assign/vec4 v0x1bb3e20_0, 0;
    %wait E_0x1b496d0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1baf090;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1baf640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1baf550_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0x1baf090;
T_2 ;
    %wait E_0x1b49cd0;
    %load/vec4 v0x1baf780_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1baf640_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1baf090;
T_3 ;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1baf280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1baf480_0, 0;
    %assign/vec4 v0x1baf3e0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x1baf6e0_0, 0;
    %pushi/vec4 300, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b49cd0;
    %vpi_func 3 52 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x1baf280_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1baf480_0, 0, 1;
    %store/vec4 v0x1baf3e0_0, 0, 1;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1baf6e0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1b4b060;
    %load/vec4 v0x1baf640_0;
    %assign/vec4 v0x1baf550_0, 0;
    %pushi/vec4 3000, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b49cd0;
    %vpi_func 3 59 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x1baf280_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1baf480_0, 0, 1;
    %store/vec4 v0x1baf3e0_0, 0, 1;
    %vpi_func 3 60 "$random" 32 {0 0 0};
    %pad/s 10;
    %assign/vec4 v0x1baf6e0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %wait E_0x1b4b060;
    %load/vec4 v0x1baf550_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x1baf640_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
    %vpi_call/w 3 67 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_3.4 ;
    %delay 1, 0;
    %vpi_call/w 3 70 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1b71df0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bb35f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bb3e20_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1b71df0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1bb35f0_0;
    %inv;
    %store/vec4 v0x1bb35f0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1b71df0;
T_6 ;
    %vpi_call/w 3 133 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 134 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1baf340_0, v0x1bb3f90_0, v0x1bb3860_0, v0x1bb3900_0, v0x1bb3550_0, v0x1bb3ce0_0, v0x1bb2a90_0, v0x1bb29d0_0, v0x1bb2f00_0, v0x1bb2e30_0, v0x1bb2d60_0, v0x1bb2c70_0, v0x1bb2bd0_0, v0x1bb2b30_0, v0x1bb30a0_0, v0x1bb2fd0_0, v0x1bb3a70_0, v0x1bb39a0_0, v0x1bb3790_0, v0x1bb36c0_0, v0x1bb3c10_0, v0x1bb3b40_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1b71df0;
T_7 ;
    %load/vec4 v0x1bb3d80_0;
    %parti/u 32, 512, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1bb3d80_0;
    %parti/u 32, 512, 32;
    %load/vec4 v0x1bb3d80_0;
    %parti/u 32, 480, 32;
    %vpi_call/w 3 187 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "B3_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 188 "$display", "Hint: Output '%s' has no mismatches.", "B3_next" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1bb3d80_0;
    %parti/u 32, 448, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1bb3d80_0;
    %parti/u 32, 448, 32;
    %load/vec4 v0x1bb3d80_0;
    %parti/u 32, 416, 32;
    %vpi_call/w 3 189 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 190 "$display", "Hint: Output '%s' has no mismatches.", "S_next" {0 0 0};
T_7.3 ;
    %load/vec4 v0x1bb3d80_0;
    %parti/u 32, 384, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x1bb3d80_0;
    %parti/u 32, 384, 32;
    %load/vec4 v0x1bb3d80_0;
    %parti/u 32, 352, 32;
    %vpi_call/w 3 191 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S1_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 192 "$display", "Hint: Output '%s' has no mismatches.", "S1_next" {0 0 0};
T_7.5 ;
    %load/vec4 v0x1bb3d80_0;
    %parti/u 32, 320, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %load/vec4 v0x1bb3d80_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x1bb3d80_0;
    %parti/u 32, 288, 32;
    %vpi_call/w 3 193 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Count_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.7;
T_7.6 ;
    %vpi_call/w 3 194 "$display", "Hint: Output '%s' has no mismatches.", "Count_next" {0 0 0};
T_7.7 ;
    %load/vec4 v0x1bb3d80_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.8, 4;
    %load/vec4 v0x1bb3d80_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1bb3d80_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 195 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Wait_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.9;
T_7.8 ;
    %vpi_call/w 3 196 "$display", "Hint: Output '%s' has no mismatches.", "Wait_next" {0 0 0};
T_7.9 ;
    %load/vec4 v0x1bb3d80_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %load/vec4 v0x1bb3d80_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1bb3d80_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 197 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "done", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.11;
T_7.10 ;
    %vpi_call/w 3 198 "$display", "Hint: Output '%s' has no mismatches.", "done" {0 0 0};
T_7.11 ;
    %load/vec4 v0x1bb3d80_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.12, 4;
    %load/vec4 v0x1bb3d80_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1bb3d80_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 199 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "counting", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.13;
T_7.12 ;
    %vpi_call/w 3 200 "$display", "Hint: Output '%s' has no mismatches.", "counting" {0 0 0};
T_7.13 ;
    %load/vec4 v0x1bb3d80_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.14, 4;
    %load/vec4 v0x1bb3d80_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1bb3d80_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 201 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.15;
T_7.14 ;
    %vpi_call/w 3 202 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_7.15 ;
    %load/vec4 v0x1bb3d80_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x1bb3d80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 204 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 205 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1bb3d80_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x1bb3d80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 206 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1b71df0;
T_8 ;
    %wait E_0x1b49cd0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bb3d80_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bb3d80_0, 4, 32;
    %load/vec4 v0x1bb3ec0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1bb3d80_0;
    %parti/u 32, 576, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 217 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 544, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bb3d80_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bb3d80_0;
    %pushi/vec4 576, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 576, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bb3d80_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1bb2a90_0;
    %load/vec4 v0x1bb2a90_0;
    %load/vec4 v0x1bb29d0_0;
    %xor;
    %load/vec4 v0x1bb2a90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1bb3d80_0;
    %parti/u 32, 512, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 221 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 480, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bb3d80_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1bb3d80_0;
    %parti/u 32, 512, 32;
    %addi 1, 0, 32;
    %ix/load 4, 512, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bb3d80_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x1bb2f00_0;
    %load/vec4 v0x1bb2f00_0;
    %load/vec4 v0x1bb2e30_0;
    %xor;
    %load/vec4 v0x1bb2f00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x1bb3d80_0;
    %parti/u 32, 448, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 224 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 416, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bb3d80_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x1bb3d80_0;
    %parti/u 32, 448, 32;
    %addi 1, 0, 32;
    %ix/load 4, 448, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bb3d80_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x1bb2d60_0;
    %load/vec4 v0x1bb2d60_0;
    %load/vec4 v0x1bb2c70_0;
    %xor;
    %load/vec4 v0x1bb2d60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x1bb3d80_0;
    %parti/u 32, 384, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 227 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 352, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bb3d80_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x1bb3d80_0;
    %parti/u 32, 384, 32;
    %addi 1, 0, 32;
    %ix/load 4, 384, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bb3d80_0, 4, 32;
T_8.12 ;
    %load/vec4 v0x1bb2bd0_0;
    %load/vec4 v0x1bb2bd0_0;
    %load/vec4 v0x1bb2b30_0;
    %xor;
    %load/vec4 v0x1bb2bd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.16, 6;
    %load/vec4 v0x1bb3d80_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.18, 4;
    %vpi_func 3 230 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bb3d80_0, 4, 32;
T_8.18 ;
    %load/vec4 v0x1bb3d80_0;
    %parti/u 32, 320, 32;
    %addi 1, 0, 32;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bb3d80_0, 4, 32;
T_8.16 ;
    %load/vec4 v0x1bb30a0_0;
    %load/vec4 v0x1bb30a0_0;
    %load/vec4 v0x1bb2fd0_0;
    %xor;
    %load/vec4 v0x1bb30a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.20, 6;
    %load/vec4 v0x1bb3d80_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.22, 4;
    %vpi_func 3 233 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bb3d80_0, 4, 32;
T_8.22 ;
    %load/vec4 v0x1bb3d80_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bb3d80_0, 4, 32;
T_8.20 ;
    %load/vec4 v0x1bb3a70_0;
    %load/vec4 v0x1bb3a70_0;
    %load/vec4 v0x1bb39a0_0;
    %xor;
    %load/vec4 v0x1bb3a70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.24, 6;
    %load/vec4 v0x1bb3d80_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.26, 4;
    %vpi_func 3 236 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bb3d80_0, 4, 32;
T_8.26 ;
    %load/vec4 v0x1bb3d80_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bb3d80_0, 4, 32;
T_8.24 ;
    %load/vec4 v0x1bb3790_0;
    %load/vec4 v0x1bb3790_0;
    %load/vec4 v0x1bb36c0_0;
    %xor;
    %load/vec4 v0x1bb3790_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.28, 6;
    %load/vec4 v0x1bb3d80_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.30, 4;
    %vpi_func 3 239 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bb3d80_0, 4, 32;
T_8.30 ;
    %load/vec4 v0x1bb3d80_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bb3d80_0, 4, 32;
T_8.28 ;
    %load/vec4 v0x1bb3c10_0;
    %load/vec4 v0x1bb3c10_0;
    %load/vec4 v0x1bb3b40_0;
    %xor;
    %load/vec4 v0x1bb3c10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.32, 6;
    %load/vec4 v0x1bb3d80_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.34, 4;
    %vpi_func 3 242 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bb3d80_0, 4, 32;
T_8.34 ;
    %load/vec4 v0x1bb3d80_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bb3d80_0, 4, 32;
T_8.32 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/review2015_fsmonehot/review2015_fsmonehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can25_depth0/human/review2015_fsmonehot/iter0/response19/top_module.sv";
