Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto fd31f508cf2842b3a4631abc8fe23cc8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_level_l4_tb_behav xil_defaultlib.top_level_l4_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'segments' might have multiple concurrent drivers [/home/joselavariega/Desktop/6.111 Digital Systems Lab/lab_4/lab_4.srcs/sources_1/imports/Downloads/top_level_lab4.sv:136]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debounce(DEBOUNCE_COUNT=1)
Compiling module xil_defaultlib.timer(ONE_HZ_PERIOD=4)
Compiling module xil_defaultlib.time_parameters
Compiling module xil_defaultlib.anti_theft_fsm(ONE_HZ_PERIOD=4)
Compiling module xil_defaultlib.fuel_logic(ONE_HZ_PERIOD=4)
Compiling module xil_defaultlib.alarm_sounder
Compiling module xil_defaultlib.binary_to_seven_seg
Compiling module xil_defaultlib.seven_segment
Compiling module xil_defaultlib.top_level_lab4(ONE_HZ_PERIOD=4,D...
Compiling module xil_defaultlib.top_level_l4_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_level_l4_tb_behav
