/*
 * Data version: 190425_000000
 *
 * Copyright (C) 2017-2021, Texas Instruments Incorporated
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 *
 * *  Redistributions of source code must retain the above copyright
 * notice, this list of conditions and the following disclaimer.
 *
 * *  Redistributions in binary form must reproduce the above copyright
 * notice, this list of conditions and the following disclaimer in the
 * documentation and/or other materials provided with the distribution.
 *
 * *  Neither the name of Texas Instruments Incorporated nor the names of
 * its contributors may be used to endorse or promote products derived
 * from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
 * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
 * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
 * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
 * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
 * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
 * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
 * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
 * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
 * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */
#ifndef SOC_AM6_CLK_IDS_H
#define SOC_AM6_CLK_IDS_H

#define CLK_AM6_GLUELOGIC_LFOSC_CLK_BUS_OUT 1
#define CLK_AM6_BOARD_0_BUS_MCU_OSPI0DQS_OUT 2
#define CLK_AM6_BOARD_0_BUS_MCU_RGMII1_TCLK_OUT 3
#define CLK_AM6_BOARD_0_BUS_MCU_RGMII1_RCLK_OUT 4
#define CLK_AM6_BOARD_0_BUS_MCU_RMII1_REFCLK_OUT 5
#define CLK_AM6_BOARD_0_BUS_MCU_SPI0CLK_OUT 6
#define CLK_AM6_BOARD_0_BUS_MCU_SPI1CLK_OUT 7
#define CLK_AM6_BOARD_0_BUS_MCU_EXT_REFCLK0_OUT 8
#define CLK_AM6_BOARD_0_BUS_MCU_CPTS_RFT_CLK_OUT 9
#define CLK_AM6_BOARD_0_HFOSC1_CLK_OUT 10
#define CLK_AM6_CPSW_2GUSS_MCU_0_BUS_CPTS_GENF0_0 11
#define CLK_AM6_K3_MCU_EFUSE_MCU_0_BUS_EFC3_CTL_FCLK 12
#define CLK_AM6_K3_MCU_EFUSE_MCU_0_BUS_EFC2_CTL_FCLK 13
#define CLK_AM6_K3_MCU_EFUSE_MCU_0_BUS_EFC1_CTL_FCLK 14
#define CLK_AM6_K3_MCU_EFUSE_MCU_0_BUS_EFC0_CTL_FCLK 15
#define CLK_AM6_MSHSI2C_MCU_0_BUS_PISCL 16
#define CLK_AM6_MSHSI2C_WKUP_0_BUS_PISCL 17
#define CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK 18
#define CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_32K_CLK 19
#define CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_12P5M_CLK 20
#define CLK_AM6_SPI_MCU_0_BUS_IO_CLKSPIO_CLK 21
#define CLK_AM6_SPI_MCU_1_BUS_IO_CLKSPIO_CLK 22
#define CLK_AM6_CLOCKMUX_HFOSC_SEL_BUS_OUT0 23
#define CLK_AM6_CLOCKMUX_HFOSC_SEL_BUS_OUT1 24
#define CLK_AM6_CLOCKMUX_MCU_WWD_CLKSEL_BUS_OUT0 25
#define CLK_AM6_CLOCKMUX_MCU_WWD_CLKSEL_BUS_OUT1 26
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_DCOCLKLDO_CLK 27
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_DCC_CLK 28
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_CLKOUT_CLK_DIV 29
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_CLKOUT_CLK_AON 30
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_CLKOUT_CLK 31
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_HSDIV_CLKOUT1_CLK_DIV 32
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_HSDIV_CLKOUT1_CLK_AON 33
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_HSDIV_CLKOUT1_CLK 34
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_HSDIV_CLKOUT2_CLK_DIV 35
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_HSDIV_CLKOUT2_CLK_AON 36
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_HSDIV_CLKOUT2_CLK 37
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_HSDIV_CLKOUT3_CLK_DIV 38
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_HSDIV_CLKOUT3_CLK_AON 39
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_HSDIV_CLKOUT3_CLK 40
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_HSDIV_CLKOUT4_CLK_DIV 41
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_HSDIV_CLKOUT4_CLK_AON 42
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_HSDIV_CLKOUT4_CLK 43
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_DCOCLKLDO_CLK 44
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_DCC_CLK 45
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_CLKOUT_CLK_DIV 46
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_CLKOUT_CLK_AON 47
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_CLKOUT_CLK 48
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT1_CLK_DIV 49
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT1_CLK_AON 50
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT1_CLK 51
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT2_CLK_DIV 52
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT2_CLK_AON 53
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT2_CLK 54
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT3_CLK_DIV 55
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT3_CLK_AON 56
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT3_CLK 57
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT4_CLK_DIV 58
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT4_CLK_AON 59
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT4_CLK 60
#define CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_SYSCLKOUT_CLK 61
#define CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK 62
#define CLK_AM6_CLOCKMUX_MCU_ADC_CLKSEL_BUS_OUT0 63
#define CLK_AM6_CLOCKMUX_MCU_ADC_CLKSEL_BUS_OUT1 64
#define CLK_AM6_CLOCKMUX_MCU_R5_CPU_CLOCK_MUX_BUS_OUT0 65
#define CLK_AM6_CLOCKMUX_MCU_R5_CPU_CLOCK_MUX_BUS_OUT1 66
#define CLK_AM6_CLOCKMUX_MCU_R5_PHASE_MUX_BUS_OUT0 67
#define CLK_AM6_CLOCKMUX_MCU_R5_PHASE_MUX_BUS_OUT1 68
#define CLK_AM6_CLOCKMUX_MCU_MCAN_CLKSEL_BUS_OUT0 69
#define CLK_AM6_CLOCKMUX_MCU_MCAN_CLKSEL_BUS_OUT1 70
#define CLK_AM6_CLOCKMUX_MCU_RMII_REFCLK_MUX_BUS_OUT0 71
#define CLK_AM6_CLOCKMUX_MCU_TIMER_CLKSEL_BUS_OUT0 72
#define CLK_AM6_CLOCKMUX_MCU_TIMER_CLKSEL_BUS_OUT1 73
#define CLK_AM6_CLOCKMUX_MCU_TIMER_CLKSEL_BUS_OUT2 74
#define CLK_AM6_CLOCKMUX_MCU_TIMER_CLKSEL_BUS_OUT3 75
#define CLK_AM6_CLOCKMUX_MCU_USART_FCLKSEL_BUS_OUT0 76
#define CLK_AM6_CLOCKMUX_WKUP_I2C_PICLK_SEL_BUS_OUT0 77
#define CLK_AM6_CLOCKMUX_WKUP_GPIO_CLKMUX_BUS_OUT0 78
#define CLK_AM6_CLOCKMUX_WKUPUSART_CLK_SEL_BUS_OUT0 79
#define CLK_AM6_CLOCKMUX_WKUP_USART_MCUPLLBYPASS_CLKSEL_BUS_OUT0 80
#define CLK_AM6_CLOCKMUX_HFOSC_SEL_BUS_OUT2 81
#define CLK_AM6_CLOCKMUX_HFOSC_SEL_BUS_OUT3 82
#define CLK_AM6_CLOCKMUX_HFOSC_SEL_BUS_OUT4 83
#define CLK_AM6_CLOCKMUX_HFOSC_SEL_BUS_OUT6 84
#define CLK_AM6_CLOCKMUX_HFOSC_SEL_BUS_OUT7 85
#define CLK_AM6_CLOCKMUX_USB0_PIPE3_CLK_SEL_DIV_BUS_WKUP_RCOSC_12P5M_CLK 86
#define CLK_AM6_CLOCKMUX_MAIN_WWD_CLKSEL_BUS_OUT0 87
#define CLK_AM6_CLOCKMUX_MAIN_WWD_CLKSEL_BUS_OUT1 88
#define CLK_AM6_CLOCKMUX_MAIN_WWD_CLKSEL_BUS_OUT2 89
#define CLK_AM6_CLOCKMUX_MAIN_WWD_CLKSEL_BUS_OUT3 90
#define CLK_AM6_CLOCKMUX_MCU_OSPI_REFCLKSEL_BUS_OUT0 91
#define CLK_AM6_CLOCKMUX_MCU_OSPI_REFCLKSEL_BUS_OUT1 92
#define CLK_AM6_CLOCKMUX_MCU_CLKOUT_MUX_BUS_OUT0 93
#define CLK_AM6_CLOCKMUX_MCU_OBSCLK_BUS_OUT0 94
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_DCOCLKLDO_CLK 95
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_CLKOUT_CLK_DIV 96
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_CLKOUT_CLK_AON 97
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_CLKOUT_CLK 98
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT1_CLK_DIV 99
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT1_CLK_AON 100
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT1_CLK 101
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT2_CLK_DIV 102
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT2_CLK_AON 103
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT2_CLK 104
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT3_CLK_DIV 105
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT3_CLK_AON 106
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT3_CLK 107
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT4_CLK_DIV 108
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT4_CLK_AON 109
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT4_CLK 110
#define CLK_AM6_ADPLLLJM_WRAP_MAIN_1_BUS_DCOCLKLDO_CLK 111
#define CLK_AM6_ADPLLLJM_WRAP_MAIN_1_BUS_CLKOUT_CLK_DIV 112
#define CLK_AM6_ADPLLLJM_WRAP_MAIN_1_BUS_CLKOUTLDO_CLK 113
#define CLK_AM6_ADPLLLJM_WRAP_MAIN_1_BUS_CLKOUT_CLK_AON 114
#define CLK_AM6_ADPLLLJM_WRAP_MAIN_1_BUS_CLKOUT_CLK 115
#define CLK_AM6_ADPLLLJM_WRAP_MAIN_3_BUS_DCOCLKLDO_CLK 116
#define CLK_AM6_ADPLLLJM_WRAP_MAIN_3_BUS_CLKOUT_CLK_DIV 117
#define CLK_AM6_ADPLLLJM_WRAP_MAIN_3_BUS_CLKOUT_CLK_AON 118
#define CLK_AM6_ADPLLLJM_WRAP_MAIN_3_BUS_CLKOUT_CLK 119
#define CLK_AM6_ADPLLLJM_WRAP_MAIN_4_BUS_DCOCLKLDO_CLK 120
#define CLK_AM6_ADPLLLJM_WRAP_MAIN_4_BUS_CLKOUT_CLK_DIV 121
#define CLK_AM6_ADPLLLJM_WRAP_MAIN_4_BUS_CLKOUT_CLK_AON 122
#define CLK_AM6_ADPLLLJM_WRAP_MAIN_4_BUS_CLKOUT_CLK 123
#define CLK_AM6_ADPLLM_WRAP_MAIN_6_BUS_DCOCLKLDO_CLK 124
#define CLK_AM6_ADPLLM_WRAP_MAIN_6_BUS_DCC_CLK 125
#define CLK_AM6_ADPLLM_WRAP_MAIN_6_BUS_CLKOUT_CLK_DIV 126
#define CLK_AM6_ADPLLM_WRAP_MAIN_6_BUS_CLKOUT_CLK_AON 127
#define CLK_AM6_ADPLLM_WRAP_MAIN_6_BUS_CLKOUT_CLK 128
#define CLK_AM6_ADPLLM_WRAP_MAIN_7_BUS_DCOCLKLDO_CLK 129
#define CLK_AM6_ADPLLM_WRAP_MAIN_7_BUS_DCC_CLK 130
#define CLK_AM6_ADPLLM_WRAP_MAIN_7_BUS_CLKOUT_CLK_DIV 131
#define CLK_AM6_ADPLLM_WRAP_MAIN_7_BUS_CLKOUT_CLK_AON 132
#define CLK_AM6_ADPLLM_WRAP_MAIN_7_BUS_CLKOUT_CLK 133
#define CLK_AM6_BOARD_0_BUS_GPMCCLK_OUT 134
#define CLK_AM6_BOARD_0_BUS_CCDC0_PCLK_OUT 135
#define CLK_AM6_BOARD_0_BUS_DSS0EXTPCLKIN_OUT 136
#define CLK_AM6_BOARD_0_BUS_PRG2_RGMII1_RCLK_OUT 137
#define CLK_AM6_BOARD_0_BUS_PRG2_RGMII2_RCLK_OUT 138
#define CLK_AM6_BOARD_0_BUS_PRG1_RGMII1_RCLK_OUT 139
#define CLK_AM6_BOARD_0_BUS_PRG1_RGMII2_RCLK_OUT 140
#define CLK_AM6_BOARD_0_BUS_SPI2CLK_OUT 141
#define CLK_AM6_BOARD_0_BUS_SPI0CLK_OUT 142
#define CLK_AM6_BOARD_0_BUS_CPTS_RFT_CLK_OUT 143
#define CLK_AM6_BOARD_0_BUS_SPI1CLK_OUT 144
#define CLK_AM6_BOARD_0_BUS_MCASP0ACLKX_OUT 145
#define CLK_AM6_BOARD_0_BUS_MCASP0ACLKR_OUT 146
#define CLK_AM6_BOARD_0_BUS_PRG0_RGMII1_RCLK_OUT 147
#define CLK_AM6_BOARD_0_BUS_MCASP1AHCLKR_OUT 148
#define CLK_AM6_BOARD_0_BUS_MCASP1AHCLKX_OUT 149
#define CLK_AM6_BOARD_0_BUS_MCASP2AHCLKR_OUT 150
#define CLK_AM6_BOARD_0_BUS_MCASP2AHCLKX_OUT 151
#define CLK_AM6_BOARD_0_BUS_MCASP1ACLKX_OUT 152
#define CLK_AM6_BOARD_0_BUS_MCASP1ACLKR_OUT 153
#define CLK_AM6_BOARD_0_BUS_PRG0_RGMII2_RCLK_OUT 154
#define CLK_AM6_BOARD_0_BUS_MCASP0AHCLKR_OUT 155
#define CLK_AM6_BOARD_0_BUS_MCASP0AHCLKX_OUT 156
#define CLK_AM6_BOARD_0_BUS_SPI3CLK_OUT 157
#define CLK_AM6_BOARD_0_BUS_MCASP2ACLKR_OUT 158
#define CLK_AM6_BOARD_0_BUS_MCASP2ACLKX_OUT 159
#define CLK_AM6_BOARD_0_BUS_EXT_REFCLK1_OUT 160
#define CLK_AM6_BOARD_0_BUS_USB0REFCLKM_OUT 161
#define CLK_AM6_BOARD_0_BUS_USB0REFCLKP_OUT 162
#define CLK_AM6_BOARD_0_BUS_PCIE1REFCLKM_OUT 163
#define CLK_AM6_BOARD_0_BUS_PCIE1REFCLKP_OUT 164
#define CLK_AM6_BOARD_0_BUS_MCU_OSPI1DQS_OUT 165
#define CLK_AM6_BOARD_0_BUS_WKUP_TCK_OUT 166
#define CLK_AM6_FSS_MCU_0_HYPERBUS_0_HPB_OUT_CLK_P 167
#define CLK_AM6_FSS_MCU_0_HYPERBUS_0_HPB_OUT_CLK_N 168
#define CLK_AM6_FSS_MCU_0_OSPI_0_BUS_OSPI0_OCLK_CLK 169
#define CLK_AM6_FSS_MCU_0_OSPI_1_BUS_OSPI1_OCLK_CLK 170
#define CLK_AM6_GPMC_MAIN_0_BUS_PO_GPMC_DEV_CLK 171
#define CLK_AM6_ICSS_G_MAIN_0_BUS_PR1_RGMII0_TXC_I 172
#define CLK_AM6_ICSS_G_MAIN_0_BUS_PR1_RGMII1_TXC_I 173
#define CLK_AM6_ICSS_G_MAIN_1_BUS_PR1_RGMII0_TXC_I 174
#define CLK_AM6_ICSS_G_MAIN_1_BUS_PR1_RGMII1_TXC_I 175
#define CLK_AM6_ICSS_G_MAIN_2_BUS_PR1_RGMII0_TXC_I 176
#define CLK_AM6_ICSS_G_MAIN_2_BUS_PR1_RGMII1_TXC_I 177
#define CLK_AM6_ICSS_G_MAIN_2_BUS_WIZ1_TX_MST_CLK 178
#define CLK_AM6_ICSS_G_MAIN_2_BUS_WIZ0_TX_MST_CLK 179
#define CLK_AM6_K3_DSS_UL_MAIN_0_BUS_DPI_1_OUT_CLK 180
#define CLK_AM6_K3_MAIN_EFUSE_MAIN_0_BUS_EFC1_CTL_FCLK 181
#define CLK_AM6_K3_MAIN_EFUSE_MAIN_0_BUS_EFC0_CTL_FCLK 182
#define CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_SYSCLKOUT_CLK 183
#define CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK 184
#define CLK_AM6_MSHSI2C_MAIN_0_BUS_PISCL 185
#define CLK_AM6_MSHSI2C_MAIN_1_BUS_PISCL 186
#define CLK_AM6_MSHSI2C_MAIN_2_BUS_PISCL 187
#define CLK_AM6_MSHSI2C_MAIN_3_BUS_PISCL 188
#define CLK_AM6_NAVSS256L_MAIN_0_BUS_CPTS0_GENF2_0 189
#define CLK_AM6_NAVSS256L_MAIN_0_BUS_CPTS0_GENF3_0 190
#define CLK_AM6_NAVSS256L_MAIN_0_BUS_CPTS0_GENF4_0 191
#define CLK_AM6_NAVSS256L_MAIN_0_BUS_CPTS0_GENF5_0 192
#define CLK_AM6_PCIE_G3X2_MAIN_0_BUS_PCIE_TXR1_CLK 193
#define CLK_AM6_PCIE_G3X2_MAIN_0_BUS_PCIE_TXR0_CLK 194
#define CLK_AM6_PCIE_G3X2_MAIN_1_BUS_PCIE_TXR0_CLK 195
#define CLK_AM6_SPI_MAIN_0_BUS_IO_CLKSPIO_CLK 196
#define CLK_AM6_SPI_MAIN_1_BUS_IO_CLKSPIO_CLK 197
#define CLK_AM6_SPI_MAIN_2_BUS_IO_CLKSPIO_CLK 198
#define CLK_AM6_SPI_MAIN_3_BUS_IO_CLKSPIO_CLK 199
#define CLK_AM6_WIZ8B2M4VSB_MAIN_0_BUS_LN0_TXCLK 200
#define CLK_AM6_WIZ8B2M4VSB_MAIN_0_BUS_LN0_RXCLK 201
#define CLK_AM6_WIZ8B2M4VSB_MAIN_1_BUS_LN0_TXCLK 202
#define CLK_AM6_WIZ8B2M4VSB_MAIN_1_BUS_LN0_RXCLK 203
#define CLK_AM6_CLOCKDIVIDER_DEBUGSS_DIV_BUS_OUT0 204
#define CLK_AM6_CLOCKDIVIDER_DSS_BUS_OUT0 205
#define CLK_AM6_CLOCKDIVIDER_DSS_BUS_OUT1 206
#define CLK_AM6_CLOCKDIVIDER_MAIN_USART_DIV_BUS_OUT0 207
#define CLK_AM6_CLOCKDIVIDER_MAIN_USART_DIV_BUS_OUT1 208
#define CLK_AM6_CLOCKDIVIDER_MAIN_USART_DIV_BUS_OUT2 209
#define CLK_AM6_CLOCKDIVIDER_MCASP_ARM1_PLL_DIV_BUS_OUT0 210
#define CLK_AM6_CLOCKDIVIDER_MCASP_ARM1_PLL_DIV_BUS_OUT1 211
#define CLK_AM6_CLOCKDIVIDER_MCASP_ARM1_PLL_DIV_BUS_OUT2 212
#define CLK_AM6_CLOCKDIVIDER_MCU_OBSCLK_DIV_BUS_OUT0 213
#define CLK_AM6_CLOCKMUX_GTC_CLK_BUS_OUT0 214
#define CLK_AM6_CLOCKMUX_ICSS_IEP_CLK_BUS_OUT0 215
#define CLK_AM6_CLOCKMUX_ICSS_IEP_CLK_BUS_OUT1 216
#define CLK_AM6_CLOCKMUX_ICSS_IEP_CLK_BUS_OUT2 217
#define CLK_AM6_CLOCKMUX_USB0_PIPE3_CLK_SEL_BUS_OUT0 218
#define CLK_AM6_CLOCKMUX_XREF_SEL_BUS_OUT0 219
#define CLK_AM6_CLOCKMUX_DSS_DPI1_BUS_OUT0 220
#define CLK_AM6_CLOCKMUX_MCU_OSPI0_ICLK_SEL_BUS_OUT0 221
#define CLK_AM6_CLOCKMUX_MCU_OSPI1_ICLK_SEL_BUS_OUT0 222
#define CLK_AM6_CLOCKMUX_SERDES_CLKSEL_BUS_OUT0 223
#define CLK_AM6_CLOCKMUX_SERDES_CLKSEL_BUS_OUT1 224
#define CLK_AM6_CLOCKMUX_USB_REF_BUS_OUT0 225
#define CLK_AM6_CLOCKMUX_USB_REF_BUS_OUT1 226
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_DCOCLKLDO_CLK 227
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_CLKOUT_CLK_DIV 228
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_CLKOUT_CLK_AON 229
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_CLKOUT_CLK 230
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT1_CLK_DIV 231
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT1_CLK_AON 232
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT1_CLK 233
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT2_CLK_DIV 234
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT2_CLK_AON 235
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT2_CLK 236
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT3_CLK_DIV 237
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT3_CLK_AON 238
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT3_CLK 239
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT4_CLK_DIV 240
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT4_CLK_AON 241
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT4_CLK 242
#define CLK_AM6_CLOCKMUX_GPMC_FCLK_MUX_BUS_OUT0 243
#define CLK_AM6_CLOCKMUX_ICSSG_CORE_CLK_BUS_OUT0 244
#define CLK_AM6_CLOCKMUX_ICSSG_CORE_CLK_BUS_OUT1 245
#define CLK_AM6_CLOCKMUX_ICSSG_CORE_CLK_BUS_OUT2 246
#define CLK_AM6_CLOCKMUX_TIMER_MUX_BUS_OUT0 247
#define CLK_AM6_CLOCKMUX_TIMER_MUX_BUS_OUT1 248
#define CLK_AM6_CLOCKMUX_TIMER_MUX_BUS_OUT10 249
#define CLK_AM6_CLOCKMUX_TIMER_MUX_BUS_OUT11 250
#define CLK_AM6_CLOCKMUX_TIMER_MUX_BUS_OUT2 251
#define CLK_AM6_CLOCKMUX_TIMER_MUX_BUS_OUT3 252
#define CLK_AM6_CLOCKMUX_TIMER_MUX_BUS_OUT4 253
#define CLK_AM6_CLOCKMUX_TIMER_MUX_BUS_OUT5 254
#define CLK_AM6_CLOCKMUX_TIMER_MUX_BUS_OUT6 255
#define CLK_AM6_CLOCKMUX_TIMER_MUX_BUS_OUT7 256
#define CLK_AM6_CLOCKMUX_TIMER_MUX_BUS_OUT8 257
#define CLK_AM6_CLOCKMUX_TIMER_MUX_BUS_OUT9 258
#define CLK_AM6_CLOCKMUX_MCASP0_AUXCLK_SEL_BUS_OUT0 259
#define CLK_AM6_CLOCKMUX_MCASP1_AUXCLK_SEL_BUS_OUT0 260
#define CLK_AM6_CLOCKMUX_MCASP2_AUXCLK_SEL_BUS_OUT0 261
#define CLK_AM6_CLOCKMUX_OBSCLK_BUS_OUT0 262
#define CLK_AM6_CLOCKDIVIDER_OBSCLK_DIV_BUS_OUT0 263
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_CLKOUTLDO_CLK 264
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_CLKOUTLDO_CLK 265
#define CLK_AM6_ADPLLLJM_WRAP_MAIN_3_BUS_CLKOUTLDO_CLK 266
#define CLK_AM6_ADPLLLJM_WRAP_MAIN_4_BUS_CLKOUTLDO_CLK 267
#define CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV24_CLK_CLK 268
#define CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV24_CLK_CLK 269
#define CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_PRG_MCU_EFUSE_CLK 270

#endif /* SOC_AM6_CLK_IDS_H */
