# RTL è®¾è®¡å›¾ç¤ºè¯´æ˜ (RTL Design Diagrams Documentation)

æœ¬ç›®å½•åŒ…å« LibreCore å¤„ç†å™¨çš„è®¾è®¡æ¡†å›¾ï¼Œåˆ†ä¸ºä¸¤ç±»ï¼š

1. **æ¸…æ™°çš„æ¨¡å—æ¡†å›¾**ï¼ˆæ¨èç”¨äºæŠ¥å‘Šï¼‰ï¼šé‡‡ç”¨æ•°å­—ç”µè·¯é£æ ¼ï¼Œç»“æ„æ¸…æ™°ï¼Œé€‚åˆæ–‡æ¡£å±•ç¤º
2. **è¯¦ç»†çš„ RTL ç»“æ„å›¾**ï¼šä½¿ç”¨ Yosys + GraphViz è‡ªåŠ¨ç”Ÿæˆï¼Œå±•ç¤ºå®Œæ•´çš„é€»è¾‘é—¨çº§å®ç°

This directory contains design diagrams for the LibreCore processor in two categories:

1. **Clean Module Block Diagrams** (recommended for reports): Digital circuit style, clear structure, suitable for documentation
2. **Detailed RTL Structure Diagrams**: Auto-generated using Yosys + GraphViz, showing complete gate-level implementation

---

## ğŸ“Š æ¸…æ™°æ¡†å›¾ (Clean Block Diagrams) - æ¨èç”¨äºæŠ¥å‘Š

è¿™äº›æ¡†å›¾é‡‡ç”¨æ•°å­—ç”µè·¯æ ‡å‡†é£æ ¼è®¾è®¡ï¼Œæ¸…æ™°å±•ç¤ºæ¨¡å—åŠŸèƒ½å’Œè¿æ¥å…³ç³»ï¼Œéå¸¸é€‚åˆç”¨äºé¡¹ç›®æŠ¥å‘Šå’Œæ¼”ç¤ºã€‚

These diagrams are designed in standard digital circuit style, clearly showing module functions and connections, perfect for project reports and presentations.

### ç³»ç»Ÿæ¶æ„å›¾ (System Architecture)

#### äº”çº§æµæ°´çº¿æ¶æ„ (Pipeline Architecture)
- **æ–‡ä»¶**: `pipeline_architecture.svg/png/dot`
- **è¯´æ˜**: å±•ç¤ºå®Œæ•´çš„äº”çº§æµæ°´çº¿ç»“æ„
- **å†…å®¹**: 
  - äº”ä¸ªæµæ°´çº¿é˜¶æ®µ (IF, ID, EX, MEM, WB)
  - æµæ°´çº¿å¯„å­˜å™¨ (IF/ID, ID/EX, EX/MEM, MEM/WB)
  - å¯„å­˜å™¨å † (Register File)
  - æ•°æ®å‰é€’å•å…ƒ (Forwarding Unit)
  - å†’é™©æ£€æµ‹å•å…ƒ (Hazard Detection)
  - AHB æ€»çº¿æ¥å£ (AHB Interfaces)
- **ç‰¹ç‚¹**: 
  - âœ… æ¨¡å—æ¸…æ™°ï¼Œå±‚æ¬¡åˆ†æ˜
  - âœ… ä¸­è‹±æ–‡åŒè¯­æ ‡æ³¨
  - âœ… é…è‰²ä¼˜åŒ–ï¼Œè§†è§‰èˆ’é€‚
  - âœ… ä¿¡å·æµå‘æ˜ç¡®

#### SoC ç³»ç»Ÿæ¶æ„ (SoC System Architecture)
- **æ–‡ä»¶**: `soc_architecture.svg/png/dot`
- **è¯´æ˜**: å±•ç¤ºå®Œæ•´çš„ SoC ç³»ç»Ÿæ¶æ„
- **å†…å®¹**: 
  - RISC-V å¤„ç†å™¨æ ¸å¿ƒ (CPU Core)
  - AHB æ€»çº¿äº’è¿ç³»ç»Ÿ (AHB Interconnect)
  - å­˜å‚¨å­ç³»ç»Ÿ (Memory Subsystem)
  - æ—¶é’Ÿä¸å¤ä½ç³»ç»Ÿ (Clock & Reset)
  - å¤–è®¾å­ç³»ç»Ÿ (Peripheral Subsystem)
  - å¤–éƒ¨æ¥å£ (External Interfaces)
- **ç‰¹ç‚¹**: 
  - âœ… å±‚æ¬¡æ¸…æ™°ï¼Œåˆ†ç»„åˆç†
  - âœ… ä¿¡å·åˆ†ç±»æ ‡æ³¨
  - âœ… åŒ…å«å›¾ä¾‹è¯´æ˜
  - âœ… é€‚åˆæŠ¥å‘Šå±•ç¤º

### æµæ°´çº¿å„é˜¶æ®µæ¨¡å—æ¡†å›¾ (Pipeline Stage Module Diagrams)

#### 1. å–æŒ‡æ¨¡å— (Fetch Stage)
- **æ–‡ä»¶**: `module_fetch.svg/png/dot`
- **åŠŸèƒ½**: æŒ‡ä»¤å–æŒ‡ä¸ PC ç®¡ç†
- **ä¸»è¦ç»„ä»¶**:
  - PC å¯„å­˜å™¨ (PC Register)
  - PC æ›´æ–°æ§åˆ¶ (PC Update Control)
  - AHB æŒ‡ä»¤æ¥å£ (AHB Instruction Interface)
  - IF/ID æµæ°´çº¿å¯„å­˜å™¨ (IF/ID Pipeline Register)

#### 2. è¯‘ç æ¨¡å— (Decode Stage)
- **æ–‡ä»¶**: `module_decode.svg/png/dot`
- **åŠŸèƒ½**: å¯„å­˜å™¨è¯»å–ä¸æŒ‡ä»¤è¯‘ç 
- **ä¸»è¦ç»„ä»¶**:
  - æŒ‡ä»¤è¯‘ç å™¨ (Instruction Decoder)
  - ç«‹å³æ•°ç”Ÿæˆå™¨ (Immediate Generator)
  - å¯„å­˜å™¨åœ°å€æå– (Register Address Extraction)
  - æ•°æ®å‰é€’å•å…ƒ (Forwarding Unit)
  - å†’é™©æ£€æµ‹å•å…ƒ (Hazard Detection)
  - ID/EX æµæ°´çº¿å¯„å­˜å™¨ (ID/EX Pipeline Register)

#### 3. æ‰§è¡Œæ¨¡å— (Execute Stage)
- **æ–‡ä»¶**: `module_execute.svg/png/dot`
- **åŠŸèƒ½**: ç®—æœ¯/é€»è¾‘è¿ç®—ä¸è·³è½¬
- **ä¸»è¦ç»„ä»¶**:
  - ALU æ“ä½œæ•°é€‰æ‹© (ALU Operand Selection)
  - ALU (ç®—æœ¯é€»è¾‘å•å…ƒ, Arithmetic Logic Unit)
  - åˆ†æ”¯åˆ¤æ–­å•å…ƒ (Branch Unit)
  - è·³è½¬åœ°å€è®¡ç®— (Jump Target Calculation)
  - PC_next ç”Ÿæˆ (PC_next Generation)
  - EX/MEM æµæ°´çº¿å¯„å­˜å™¨ (EX/MEM Pipeline Register)

#### 4. è®¿å­˜æ¨¡å— (Memory Stage)
- **æ–‡ä»¶**: `module_memory.svg/png/dot`
- **åŠŸèƒ½**: æ•°æ®è®¿é—®
- **ä¸»è¦ç»„ä»¶**:
  - è®¿å­˜æ§åˆ¶å•å…ƒ (Memory Control Unit)
  - AHB æ•°æ®æ¥å£ (AHB Data Interface)
  - Store æ•°æ®å¯¹é½ (Store Data Alignment)
  - Load æ•°æ®å¯¹é½ (Load Data Alignment)
  - MEM/WB æµæ°´çº¿å¯„å­˜å™¨ (MEM/WB Pipeline Register)

#### 5. å†™å›æ¨¡å— (Write-back Stage)
- **æ–‡ä»¶**: `module_writeback.svg/png/dot`
- **åŠŸèƒ½**: å¯„å­˜å™¨å†™å›
- **ä¸»è¦ç»„ä»¶**:
  - å†™å›æ•°æ®é€‰æ‹©å™¨ (Writeback Data Selector)
  - å†™å›æ§åˆ¶å•å…ƒ (Writeback Control Unit)
  - å¯„å­˜å™¨å †æ¥å£ (Register File Interface)

### æŸ¥çœ‹æ–¹å¼ (How to View)

#### åœ¨çº¿æŸ¥çœ‹ (æ¨è)
æ‰“å¼€ `diagram_preview.html` æ–‡ä»¶ï¼Œåœ¨æµè§ˆå™¨ä¸­æŸ¥çœ‹æ‰€æœ‰æ”¹è¿›çš„æ¡†å›¾ã€‚
Open `diagram_preview.html` to view all improved diagrams in your browser.

#### ç‹¬ç«‹æŸ¥çœ‹
- **SVG æ–‡ä»¶**: ä½¿ç”¨æµè§ˆå™¨ç›´æ¥æ‰“å¼€ï¼Œæ”¯æŒæ— æŸç¼©æ”¾
- **PNG æ–‡ä»¶**: ä½¿ç”¨ä»»ä½•å›¾ç‰‡æŸ¥çœ‹å™¨ï¼Œé€‚åˆæ’å…¥æ–‡æ¡£
- **DOT æ–‡ä»¶**: GraphViz æºæ–‡ä»¶ï¼Œå¯è‡ªå®šä¹‰åé‡æ–°ç”Ÿæˆ

---

## ğŸ”§ è¯¦ç»† RTL ç»“æ„å›¾ (Detailed RTL Structure Diagrams)

è¿™äº›å›¾ç¤ºç”± Yosys è‡ªåŠ¨ç”Ÿæˆï¼Œå±•ç¤ºå®Œæ•´çš„é€»è¾‘é—¨çº§å®ç°ç»†èŠ‚ï¼Œé€‚åˆæ·±å…¥åˆ†æå’Œè°ƒè¯•ã€‚

These diagrams are auto-generated by Yosys, showing complete gate-level implementation details, suitable for in-depth analysis and debugging.

## æ–‡ä»¶è¯´æ˜ (File Description)

### äº”çº§æµæ°´çº¿å¤„ç†å™¨å„é˜¶æ®µ (Five Pipeline Stages)

#### 1. Fetch é˜¶æ®µ (Instruction Fetch Stage)
- **æ–‡ä»¶**: `1_fetch.svg`, `1_fetch.png`
- **æ¨¡å—**: `fetch`
- **åŠŸèƒ½**: æŒ‡ä»¤é¢„å–ä¸ PC ç®¡ç†
- **ä¸»è¦ç»„ä»¶**:
  - PC å¯„å­˜å™¨
  - AHB æŒ‡ä»¤æ¥å£é€»è¾‘
  - IF/ID æµæ°´çº¿å¯„å­˜å™¨
  - åˆ†æ”¯é¢„æµ‹ä¸æµæ°´çº¿æ§åˆ¶

#### 2. Decode é˜¶æ®µ (Instruction Decode Stage)
- **æ–‡ä»¶**: `2_decode.svg`, `2_decode.png`
- **æ¨¡å—**: `decode`
- **åŠŸèƒ½**: å¯„å­˜å™¨è¯»å–ä¸æŒ‡ä»¤è¯‘ç 
- **ä¸»è¦ç»„ä»¶**:
  - æŒ‡ä»¤è¯‘ç å™¨
  - å¯„å­˜å™¨è¯»å–é€»è¾‘
  - ç«‹å³æ•°æ‰©å±•
  - ID/EX æµæ°´çº¿å¯„å­˜å™¨
  - æ•°æ®å‰æ¨æ£€æµ‹

#### 3. Execute é˜¶æ®µ (Execution Stage)
- **æ–‡ä»¶**: `3_execute.svg`, `3_execute.png`
- **æ¨¡å—**: `execute`
- **åŠŸèƒ½**: ç®—æœ¯/é€»è¾‘è¿ç®—ä¸è·³è½¬
- **ä¸»è¦ç»„ä»¶**:
  - ALU (ç®—æœ¯é€»è¾‘å•å…ƒ)
  - åˆ†æ”¯æ¡ä»¶åˆ¤æ–­
  - è·³è½¬ç›®æ ‡è®¡ç®—
  - EX/MEM æµæ°´çº¿å¯„å­˜å™¨
  - æ•°æ®å‰æ¨é€»è¾‘

#### 4. Memory é˜¶æ®µ (Memory Access Stage)
- **æ–‡ä»¶**: `4_memory.svg`, `4_memory.png`
- **æ¨¡å—**: `memory`
- **åŠŸèƒ½**: æ•°æ®è®¿é—®
- **ä¸»è¦ç»„ä»¶**:
  - AHB æ•°æ®æ¥å£é€»è¾‘
  - Load/Store æ§åˆ¶
  - å†…å­˜æ•°æ®å¯¹é½
  - MEM/WB æµæ°´çº¿å¯„å­˜å™¨

#### 5. Writeback é˜¶æ®µ (Write-back Stage)
- **æ–‡ä»¶**: `5_writeback.svg`, `5_writeback.png`
- **æ¨¡å—**: `writeback`
- **åŠŸèƒ½**: å¯„å­˜å™¨å†™å›
- **ä¸»è¦ç»„ä»¶**:
  - å†™å›æ•°æ®é€‰æ‹©
  - å¯„å­˜å™¨å†™ä½¿èƒ½é€»è¾‘

### CPU é¡¶å±‚è®¾è®¡ (CPU Top Level)

#### 6. myCPU å®Œæ•´å¤„ç†å™¨ (Complete CPU)
- **æ–‡ä»¶**: `6_myCPU.svg`, `6_myCPU.png`
- **æ¨¡å—**: `myCPU`
- **åŠŸèƒ½**: å®Œæ•´çš„äº”çº§æµæ°´çº¿ RV32I å¤„ç†å™¨
- **ä¸»è¦ç»„ä»¶**:
  - äº”ä¸ªæµæ°´çº¿é˜¶æ®µçš„é›†æˆ
  - å¯„å­˜å™¨æ–‡ä»¶ (32 ä¸ªé€šç”¨å¯„å­˜å™¨)
  - æµæ°´çº¿æ§åˆ¶ä¸å†’é™©å¤„ç†
  - AHB æŒ‡ä»¤/æ•°æ®åŒæ€»çº¿æ¥å£

### AHB æ€»çº¿å­ç³»ç»Ÿ (AHB Bus Subsystem)

#### 7. AHB äº’è¿ (AHB Interconnect)
- **æ–‡ä»¶**: `7_ahb_interconnect.svg`, `7_ahb_interconnect.png`
- **æ¨¡å—**: `AHB_interconnect`
- **åŠŸèƒ½**: AHB æ€»çº¿äº’è¿
- **ä¸»è¦ç»„ä»¶**:
  - AHB è¯‘ç å™¨ (åœ°å€è¯‘ç )
  - AHB å¤šè·¯å¤ç”¨å™¨ (æ•°æ®é€‰æ‹©)
  - ä»è®¾å¤‡é€‰æ‹©é€»è¾‘

#### 8. AHB BRAM æ§åˆ¶å™¨ (AHB BRAM Controller)
- **æ–‡ä»¶**: `8_ahb_bram_controller.svg`, `8_ahb_bram_controller.png`
- **æ¨¡å—**: `AHB_bram_controller`
- **åŠŸèƒ½**: AHB åˆ° BRAM çš„æ¥å£æ§åˆ¶
- **ä¸»è¦ç»„ä»¶**:
  - AHB åè®®çŠ¶æ€æœº
  - BRAM è¯»å†™æ§åˆ¶
  - åœ°å€è½¬æ¢é€»è¾‘
  - å­—èŠ‚ä½¿èƒ½æ§åˆ¶

#### 9. AHB IROM æ§åˆ¶å™¨ (AHB IROM Controller)
- **æ–‡ä»¶**: `9_ahb_irom_controller.svg`, `9_ahb_irom_controller.png`
- **æ¨¡å—**: `AHB_irom_controller`
- **åŠŸèƒ½**: AHB åˆ°æŒ‡ä»¤ ROM çš„æ¥å£æ§åˆ¶
- **ä¸»è¦ç»„ä»¶**:
  - AHB åè®®çŠ¶æ€æœº
  - ROM è¯»å–æ§åˆ¶
  - åœ°å€è½¬æ¢é€»è¾‘

## è®¾è®¡æ¶æ„æ¦‚è§ˆ (Design Architecture Overview)

### äº”çº§æµæ°´çº¿æ¶æ„ (Five-Stage Pipeline Architecture)

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Fetch  â”‚â”€â”€â”€â–¶â”‚ Decode  â”‚â”€â”€â”€â–¶â”‚ Execute â”‚â”€â”€â”€â–¶â”‚ Memory  â”‚â”€â”€â”€â–¶â”‚Writebackâ”‚
â”‚  (IF)   â”‚    â”‚  (ID)   â”‚    â”‚  (EX)   â”‚    â”‚  (MEM)  â”‚    â”‚  (WB)   â”‚
â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜
     â”‚              â”‚              â”‚              â”‚              â”‚
     â”‚              â”‚              â–¼              â”‚              â”‚
     â”‚              â”‚         æ•°æ®å‰æ¨             â”‚              â”‚
     â”‚              â”‚         (Forwarding)        â”‚              â”‚
     â”‚              â”‚              â”‚              â”‚              â”‚
     â”‚              â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜              â”‚
     â”‚                   å†’é™©æ£€æµ‹ä¸æ§åˆ¶                           â”‚
     â”‚                   (Hazard Detection)                     â”‚
     â”‚                                                          â”‚
     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                         å¯„å­˜å™¨æ–‡ä»¶ (Register File)
```

### SoC ç³»ç»Ÿæ¶æ„ (SoC System Architecture)

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                         TOP (SoC)                            â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                              â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”          â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”       â”‚
â”‚  â”‚    myCPU     â”‚          â”‚   AHB Interconnect     â”‚       â”‚
â”‚  â”‚  (5-stage)   â”‚â—€â”€â”€â”€â”€â”€â”€â”€â”€â–¶â”‚                        â”‚       â”‚
â”‚  â”‚              â”‚   æŒ‡ä»¤    â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚       â”‚
â”‚  â”‚              â”‚â—€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”‚  IROM Controller â”‚â”€â”€â”¼â”€â”€â–¶ROM â”‚
â”‚  â”‚              â”‚   æ•°æ®    â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚       â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜â—€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”                     â”‚       â”‚
â”‚                            â”‚  â”‚  BRAM Controller    â”‚       â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”          â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”¼â”€â”€â–¶RAM â”‚
â”‚  â”‚  Peripherals â”‚          â”‚                     â”‚  â”‚       â”‚
â”‚  â”‚  - UART      â”‚â—€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤                     â”‚  â”‚       â”‚
â”‚  â”‚  - 7-Seg     â”‚          â”‚                     â”‚  â”‚       â”‚
â”‚  â”‚  - LED       â”‚          â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚       â”‚
â”‚  â”‚  - Keys      â”‚                                   â”‚       â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                                   â”‚       â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

## æŠ€æœ¯ç‰¹æ€§ (Technical Features)

### å¤„ç†å™¨ç‰¹æ€§ (Processor Features)
- **æŒ‡ä»¤é›†**: RISC-V RV32I
- **æµæ°´çº¿**: äº”çº§ç»å…¸æµæ°´çº¿ (IF, ID, EX, MEM, WB)
- **å¯„å­˜å™¨**: 32 ä¸ª 32 ä½é€šç”¨å¯„å­˜å™¨
- **æ€»çº¿æ¥å£**: AHB-Lite åŒæ€»çº¿ (æŒ‡ä»¤/æ•°æ®åˆ†ç¦»)
- **æ•°æ®å‰æ¨**: æ”¯æŒ EX-EX, MEM-EX å‰æ¨
- **å†’é™©å¤„ç†**: Load-Use å†’é™©æ£€æµ‹ä¸åœé¡¿

### AHB æ€»çº¿ç‰¹æ€§ (AHB Bus Features)
- **åè®®**: AMBA 3 AHB-Lite
- **ä½å®½**: 32-bit åœ°å€å’Œæ•°æ®
- **ä¼ è¾“ç±»å‹**: æ”¯æŒå•æ¬¡ä¼ è¾“
- **ä»è®¾å¤‡**: æŒ‡ä»¤ ROM, æ•°æ® RAM
- **äº’è¿**: åŸºäºåœ°å€è¯‘ç çš„è‡ªåŠ¨ä»è®¾å¤‡é€‰æ‹©

## å¦‚ä½•æŸ¥çœ‹å›¾ç¤º (How to View Diagrams)

### SVG æ–‡ä»¶ (Recommended)
SVG æ–‡ä»¶æ”¯æŒç¼©æ”¾ä¸”ä¸å¤±çœŸï¼Œæ¨èä½¿ç”¨ä»¥ä¸‹å·¥å…·æŸ¥çœ‹:
- æµè§ˆå™¨ (Chrome, Firefox, Edge ç­‰)
- Inkscape
- Draw.io / diagrams.net (å¯ä»¥å¯¼å…¥å¹¶ç¼–è¾‘)

### PNG æ–‡ä»¶
PNG æ–‡ä»¶ä¸ºä½å›¾æ ¼å¼ï¼Œé€‚åˆç›´æ¥æ’å…¥æ–‡æ¡£:
- ä»»ä½•å›¾ç‰‡æŸ¥çœ‹å™¨
- Microsoft Word / PowerPoint
- LaTeX æ–‡æ¡£

### DOT æ–‡ä»¶
DOT æ–‡ä»¶ä¸º GraphViz æºæ–‡ä»¶ï¼Œå¯ä»¥:
- ä½¿ç”¨ GraphViz å·¥å…·é‡æ–°æ¸²æŸ“
- å¯¼å…¥åˆ°æ”¯æŒ DOT æ ¼å¼çš„å·¥å…·
- è‡ªå®šä¹‰æ ·å¼åé‡æ–°ç”Ÿæˆ

## é‡æ–°ç”Ÿæˆå›¾ç¤º (Regenerate Diagrams)

å¦‚æœéœ€è¦é‡æ–°ç”Ÿæˆå›¾ç¤ºï¼Œè¿è¡Œä»¥ä¸‹å‘½ä»¤:

```bash
cd /home/runner/work/LibreCore/LibreCore
bash report/generate_rtl_diagrams.sh
```

### å‰ç½®æ¡ä»¶ (Prerequisites)
- Yosys (å·²å®‰è£…)
- GraphViz (å·²å®‰è£…)
- RTL æºæ–‡ä»¶ä½äº `librecore/tests/rtl/`

## ä½¿ç”¨åœºæ™¯ (Use Cases)

### 1. è®¾è®¡æ–‡æ¡£
å°†å›¾ç¤ºæ’å…¥åˆ°è®¾è®¡æ–‡æ¡£ä¸­ï¼Œå¸®åŠ©ç†è§£ç³»ç»Ÿæ¶æ„å’Œæ¨¡å—å…³ç³»ã€‚

### 2. ä»£ç å®¡æŸ¥
ä½¿ç”¨å›¾ç¤ºè¿›è¡Œä»£ç å®¡æŸ¥ï¼Œå¿«é€Ÿäº†è§£æ¨¡å—çš„è¾“å…¥è¾“å‡ºå’Œå†…éƒ¨ç»“æ„ã€‚

### 3. æ•™å­¦æ¼”ç¤º
ç”¨äºæ•™å­¦æˆ–æ¼”ç¤ºï¼Œå±•ç¤ºå¤„ç†å™¨å’Œ SoC çš„è®¾è®¡åŸç†ã€‚

### 4. è°ƒè¯•åˆ†æ
ç»“åˆä»¿çœŸæ³¢å½¢ï¼Œä½¿ç”¨å›¾ç¤ºå®šä½é—®é¢˜æ¨¡å—å’Œä¿¡å·è·¯å¾„ã€‚

## å›¾ç¤ºè¯´æ˜ (Diagram Legend)

### å›¾å½¢å…ƒç´ 
- **çŸ©å½¢æ¡†**: é€»è¾‘é—¨ã€å¯„å­˜å™¨ã€æ¨¡å—
- **è±å½¢**: å¤šè·¯é€‰æ‹©å™¨ (MUX)
- **åœ†å½¢**: è¾“å…¥/è¾“å‡ºç«¯å£
- **ç®­å¤´**: ä¿¡å·è¿æ¥æ–¹å‘

### é¢œè‰²ç¼–ç 
- **è“è‰²**: è¾“å…¥ç«¯å£
- **çº¢è‰²**: è¾“å‡ºç«¯å£
- **ç»¿è‰²**: å†…éƒ¨ä¿¡å·
- **é»„è‰²**: çŠ¶æ€å¯„å­˜å™¨

## å‚è€ƒæ–‡æ¡£ (References)

1. **RISC-V è§„èŒƒ**: [RISC-V ISA Specification](https://riscv.org/specifications/)
2. **AMBA AHB åè®®**: ARM AMBA 3 AHB-Lite Protocol Specification
3. **Yosys æ–‡æ¡£**: [Yosys Manual](http://www.clifford.at/yosys/documentation.html)
4. **GraphViz æ–‡æ¡£**: [GraphViz Documentation](https://graphviz.org/documentation/)

## ç‰ˆæœ¬ä¿¡æ¯ (Version Information)

- **ç”Ÿæˆæ—¥æœŸ**: 2025-10-19
- **Yosys ç‰ˆæœ¬**: 0.33
- **GraphViz ç‰ˆæœ¬**: è‡ªåŠ¨æ£€æµ‹
- **å¤„ç†å™¨ç‰ˆæœ¬**: RV32I LibreCore v1.0

---

**æ³¨æ„**: ç”±äº myCPU å®Œæ•´å¤„ç†å™¨çš„å¤æ‚æ€§ï¼Œå…¶å›¾ç¤ºæ–‡ä»¶è¾ƒå¤§ã€‚å»ºè®®ä½¿ç”¨ SVG æ ¼å¼æŸ¥çœ‹ä»¥è·å¾—æœ€ä½³ä½“éªŒã€‚
