`timescale 1ns / 1ps
////////////////////////////////////////////////////////////////////
// Module Name:    sd_test
///////////////////////////////////////////////////////////////////
module sd_test(
					input  clk,     //50Mhz input clock      
					input rst_n,
					
					output SD_clk,	    //10Mhz SD SPIæ—¶é’Ÿ				
					output SD_cs,      //SD SPIç‰‡é??	
					output SD_datain,  //SD SPIæ•°æ®è¾“å…¥	
					input  SD_dataout  //SD SPIæ•°æ®è¾“å‡º	
					
    );

wire SD_datain_i;
wire SD_datain_w;
wire SD_datain_r;
reg SD_datain_o;

wire SD_cs_i;
wire SD_cs_w;
wire SD_cs_r;
reg SD_cs_o;


reg [31:0]read_sec;
reg read_req;

reg [31:0]write_sec;
reg write_req;

wire [7:0]mydata_o/* synthesis keep */;
wire myvalid_o/* synthesis keep */;

wire init_o/* synthesis keep */;             //SD åˆå§‹åŒ–å®Œæˆæ ‡è¯?
wire write_o;                                //SD blcokå†™å®Œæˆæ ‡è¯?
wire read_o;                                 //SD blcokè¯»å®Œæˆæ ‡è¯?

reg [3:0] sd_state;

wire [3:0] initial_state;
wire [3:0] write_state;
wire [3:0] read_state;

wire rx_valid;

parameter STATUS_INITIAL=4'd0;
parameter STATUS_WRITE=4'd1;
parameter STATUS_READ=4'd2;
parameter STATUS_IDLE=4'd3;

assign SD_cs=SD_cs_o;
assign SD_datain=SD_datain_o;

/*******************************/
//SDå¡åˆå§‹åŒ–,blockå†?,blockè¯?	
/*******************************/
always @ ( posedge SD_clk or negedge rst_n )
    if( !rst_n ) begin
			sd_state <= STATUS_INITIAL;
			read_req <= 1'b0;
			read_sec <= 32'd0;
			write_req <= 1'b0;
			write_sec <= 32'd0;			
	 end
	 else 
	     case( sd_state )

	      STATUS_INITIAL:      // ç­‰å¾…sdå¡åˆå§‹åŒ–ç»“æŸ
			if( init_o ) begin sd_state <= STATUS_WRITE; write_sec <= 32'd0; write_req<=1'b1; end
			else begin sd_state <= STATUS_INITIAL; end	
		  
	      STATUS_WRITE:        //ç­‰å¾…sdå¡blockå†™ç»“æ?
			if( write_o ) begin sd_state <= STATUS_READ; read_sec <= 32'd0; read_req<=1'b1; end
			else begin write_req<=1'b0; sd_state <= STATUS_WRITE; end
	
			STATUS_READ:        //ç­‰å¾…sdå¡blockè¯»ç»“æ?
			if( read_o ) begin sd_state <= STATUS_IDLE; end
			else begin read_req<=1'b0; sd_state <= STATUS_READ;  end
			
	      STATUS_IDLE:        //ç©ºé—²çŠ¶æ??
			sd_state <= STATUS_IDLE;
			
			default: sd_state <= STATUS_IDLE;
	      endcase

//SDå¡åˆå§‹åŒ–ç¨‹åº				
sd_initial	sd_initial_inst(					
						.rst_n(rst_n),
						.SD_clk(SD_clk),
						.SD_cs(SD_cs_i),
						.SD_datain(SD_datain_i),
						.SD_dataout(SD_dataout),
						.rx(),
						.init_o(init_o),
						.state(initial_state)

);


//SDå¡blockè¯»ç¨‹åº?, å†?512ä¸?0~255,0~255çš„æ•°æ?			 
sd_write	sd_write_inst(   
						.SD_clk(SD_clk),
						.SD_cs(SD_cs_w),
						.SD_datain(SD_datain_w),
						.SD_dataout(SD_dataout),
						
						.init(init_o),
						.sec(write_sec),
						.write_req(write_req),
						.mystate(write_state),
						.rx_valid(rx_valid),

						.write_o(write_o)			
						
    );

//SDå¡blockè¯»ç¨‹åº?, è¯?512ä¸ªæ•°æ?			 
sd_read	sd_read_inst(   
						.SD_clk(SD_clk),
						.SD_cs(SD_cs_r),
						.SD_datain(SD_datain_r),
						.SD_dataout(SD_dataout),
						
						.init(init_o),
						.sec(read_sec),
						.read_req(read_req),
						
						.mydata_o(mydata_o),
						.myvalid_o(myvalid_o),
		
						.data_come(data_come),
						.mystate(read_state),
						
						.read_o(read_o)
						
    );

//SDå¡SPIä¿¡å·çš„é?‰æ‹©
always @(*)
begin
	 case( sd_state )
	 STATUS_INITIAL: begin SD_cs_o<=SD_cs_i;SD_datain_o<=SD_datain_i; end
	 STATUS_WRITE: begin SD_cs_o<=SD_cs_w;SD_datain_o<=SD_datain_w; end
	 STATUS_READ: begin SD_cs_o<=SD_cs_r;SD_datain_o<=SD_datain_r; end
	 default: begin SD_cs_o<=1'b1;SD_datain_o<=1'b1; end	 
	 endcase
end

//PLLäº§ç”Ÿ10Mhzçš„SDå¡SPIæ—¶é’Ÿ
pll pll_inst(
	.reset(~rst_n),
	.clk_in1(clk),
	.clk_out1(SD_clk),
	.locked()
	);

ila_0 ila_0_inst(
    .clk(clk),
    .probe0(SD_clk),
    .probe1(SD_datain_i),
    .probe2(SD_dataout),
    .probe3(init_o),
    .probe4(sd_state),
    .probe5(myvalid_o),
    .probe6(data_come),
    .probe7(mydata_o),
    .probe8(initial_state)
    );

endmodule
