// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flga2577-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=4.307500,HLS_SYN_LAT=11,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=51,HLS_SYN_FF=6569,HLS_SYN_LUT=24683,HLS_VERSION=2020_1}" *)

module myproject (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_V_ap_vld,
        x_V,
        y_0_V,
        y_0_V_ap_vld,
        y_1_V,
        y_1_V_ap_vld,
        y_2_V,
        y_2_V_ap_vld,
        y_3_V,
        y_3_V_ap_vld,
        y_4_V,
        y_4_V_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   x_V_ap_vld;
input  [143:0] x_V;
output  [8:0] y_0_V;
output   y_0_V_ap_vld;
output  [8:0] y_1_V;
output   y_1_V_ap_vld;
output  [8:0] y_2_V;
output   y_2_V_ap_vld;
output  [8:0] y_3_V;
output   y_3_V_ap_vld;
output  [8:0] y_4_V;
output   y_4_V_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg y_0_V_ap_vld;
reg y_1_V_ap_vld;
reg y_2_V_ap_vld;
reg y_3_V_ap_vld;
reg y_4_V_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_idle_pp0;
reg    x_V_ap_vld_in_sig;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
reg    ap_block_pp0_stage0_11001;
reg   [143:0] x_V_preg;
reg   [143:0] x_V_in_sig;
reg    x_V_ap_vld_preg;
reg    x_V_blk_n;
wire    ap_block_pp0_stage0;
wire  signed [8:0] p_Val2_12_fu_322_p4;
reg  signed [8:0] p_Val2_12_reg_1332;
reg  signed [8:0] p_Val2_12_reg_1332_pp0_iter1_reg;
reg  signed [8:0] p_Val2_12_reg_1332_pp0_iter2_reg;
wire  signed [8:0] p_Val2_s_fu_348_p4;
reg  signed [8:0] p_Val2_s_reg_1339;
reg   [8:0] p_Val2_s_reg_1339_pp0_iter1_reg;
reg  signed [8:0] p_Val2_s_reg_1339_pp0_iter2_reg;
reg  signed [8:0] p_Val2_s_reg_1339_pp0_iter3_reg;
reg  signed [8:0] p_Val2_s_reg_1339_pp0_iter4_reg;
reg  signed [8:0] p_Val2_s_reg_1339_pp0_iter5_reg;
reg  signed [8:0] p_Val2_s_reg_1339_pp0_iter6_reg;
reg  signed [8:0] p_Val2_s_reg_1339_pp0_iter7_reg;
reg  signed [8:0] p_Val2_s_reg_1339_pp0_iter8_reg;
wire  signed [8:0] p_Val2_3_fu_383_p4;
reg  signed [8:0] p_Val2_3_reg_1352;
reg  signed [8:0] p_Val2_3_reg_1352_pp0_iter1_reg;
reg  signed [8:0] p_Val2_3_reg_1352_pp0_iter2_reg;
reg  signed [8:0] p_Val2_3_reg_1352_pp0_iter3_reg;
reg  signed [8:0] p_Val2_3_reg_1352_pp0_iter4_reg;
reg  signed [8:0] p_Val2_3_reg_1352_pp0_iter5_reg;
reg  signed [8:0] p_Val2_3_reg_1352_pp0_iter6_reg;
reg  signed [8:0] p_Val2_3_reg_1352_pp0_iter7_reg;
wire  signed [8:0] tmp_3_fu_397_p4;
reg   [8:0] tmp_3_reg_1357;
reg  signed [8:0] tmp_3_reg_1357_pp0_iter1_reg;
reg  signed [8:0] tmp_3_reg_1357_pp0_iter2_reg;
reg  signed [8:0] tmp_3_reg_1357_pp0_iter3_reg;
reg  signed [8:0] tmp_3_reg_1357_pp0_iter4_reg;
reg  signed [8:0] tmp_3_reg_1357_pp0_iter5_reg;
reg  signed [8:0] tmp_3_reg_1357_pp0_iter6_reg;
reg  signed [8:0] tmp_3_reg_1357_pp0_iter7_reg;
reg  signed [8:0] tmp_3_reg_1357_pp0_iter8_reg;
wire  signed [8:0] p_Val2_4_fu_417_p4;
reg  signed [8:0] p_Val2_4_reg_1363;
reg  signed [8:0] p_Val2_4_reg_1363_pp0_iter1_reg;
reg  signed [8:0] p_Val2_4_reg_1363_pp0_iter2_reg;
reg  signed [8:0] p_Val2_4_reg_1363_pp0_iter3_reg;
reg  signed [8:0] p_Val2_4_reg_1363_pp0_iter4_reg;
reg  signed [8:0] p_Val2_4_reg_1363_pp0_iter5_reg;
reg  signed [8:0] p_Val2_4_reg_1363_pp0_iter6_reg;
reg  signed [8:0] p_Val2_4_reg_1363_pp0_iter7_reg;
reg  signed [8:0] p_Val2_4_reg_1363_pp0_iter8_reg;
reg   [8:0] trunc_ln708_1_reg_1369;
reg   [8:0] trunc_ln708_2_reg_1374;
reg   [8:0] trunc_ln708_4_reg_1379;
reg   [8:0] trunc_ln708_7_reg_1389;
wire  signed [14:0] sext_ln1118_10_fu_615_p1;
reg  signed [14:0] sext_ln1118_10_reg_1394;
wire  signed [20:0] mul_ln1118_fu_1204_p2;
reg  signed [20:0] mul_ln1118_reg_1399;
wire  signed [14:0] mul_ln700_2_fu_1210_p2;
reg  signed [14:0] mul_ln700_2_reg_1404;
reg   [8:0] trunc_ln708_12_reg_1419;
reg   [8:0] trunc_ln708_13_reg_1424;
reg   [8:0] trunc_ln708_8_reg_1429;
wire  signed [14:0] grp_fu_1239_p3;
reg  signed [14:0] add_ln700_reg_1434;
reg   [8:0] trunc_ln708_s_reg_1444;
wire   [4:0] grp_generic_sincos_9_6_s_fu_237_ap_return;
reg  signed [4:0] outsin_V_reg_1459;
wire   [4:0] grp_generic_sincos_9_6_s_fu_242_ap_return;
reg   [4:0] outsin_V_5_reg_1465;
reg   [4:0] outsin_V_5_reg_1465_pp0_iter8_reg;
reg   [4:0] outsin_V_5_reg_1465_pp0_iter9_reg;
wire   [4:0] grp_generic_sincos_9_6_s_fu_247_ap_return;
reg   [4:0] outsin_V_21_reg_1470;
wire   [4:0] grp_generic_sincos_9_6_s_fu_252_ap_return;
reg   [4:0] outsin_V_12_reg_1475;
wire  signed [8:0] grp_fu_1253_p3;
reg  signed [8:0] add_ln1118_reg_1480;
wire   [9:0] add_ln1192_fu_831_p2;
reg  signed [9:0] add_ln1192_reg_1486;
wire   [4:0] grp_generic_sincos_9_6_s_fu_262_ap_return;
reg   [4:0] outsin_V_17_reg_1491;
wire   [4:0] grp_generic_sincos_9_6_s_fu_267_ap_return;
reg  signed [4:0] outsin_V_18_reg_1496;
wire   [4:0] grp_generic_sincos_9_6_s_fu_272_ap_return;
reg   [4:0] outsin_V_19_reg_1501;
wire  signed [9:0] grp_fu_1261_p3;
reg  signed [9:0] ret_V_16_reg_1506;
wire   [6:0] ret_V_19_fu_879_p2;
reg   [6:0] ret_V_19_reg_1511;
wire   [4:0] grp_generic_sincos_9_6_s_fu_292_ap_return;
reg  signed [4:0] outsin_V_15_reg_1516;
reg   [8:0] trunc_ln708_3_reg_1521;
reg   [8:0] trunc_ln708_3_reg_1521_pp0_iter10_reg;
wire  signed [11:0] grp_fu_1280_p3;
reg  signed [11:0] r_V_1_reg_1526;
wire   [4:0] grp_generic_sincos_9_6_s_fu_297_ap_return;
reg  signed [4:0] outsin_V_6_reg_1531;
reg  signed [4:0] outsin_V_6_reg_1531_pp0_iter10_reg;
reg   [8:0] trunc_ln708_9_reg_1537;
reg   [8:0] trunc_ln708_9_reg_1537_pp0_iter10_reg;
wire   [9:0] ret_V_34_fu_1050_p2;
reg   [9:0] ret_V_34_reg_1542;
reg   [8:0] trunc_ln708_14_reg_1547;
reg   [8:0] trunc_ln708_14_reg_1547_pp0_iter10_reg;
wire  signed [18:0] grp_fu_1297_p3;
reg  signed [18:0] r_V_3_reg_1552;
wire   [5:0] add_ln1192_18_fu_1106_p2;
reg   [5:0] add_ln1192_18_reg_1557;
wire   [13:0] ret_V_14_fu_1143_p2;
reg  signed [13:0] ret_V_14_reg_1562;
reg    ap_block_pp0_stage0_subdone;
wire   [8:0] grp_generic_sincos_9_6_s_fu_237_in_V;
reg    grp_generic_sincos_9_6_s_fu_237_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call20;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call20;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call20;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call20;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call20;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call20;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call20;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call20;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call20;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call20;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call20;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call20;
reg    ap_block_pp0_stage0_11001_ignoreCallOp22;
wire   [8:0] grp_generic_sincos_9_6_s_fu_242_in_V;
reg    grp_generic_sincos_9_6_s_fu_242_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call85;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call85;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call85;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call85;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call85;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call85;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call85;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call85;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call85;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call85;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call85;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call85;
reg    ap_block_pp0_stage0_11001_ignoreCallOp55;
wire   [8:0] grp_generic_sincos_9_6_s_fu_247_in_V;
reg    grp_generic_sincos_9_6_s_fu_247_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call174;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call174;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call174;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call174;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call174;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call174;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call174;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call174;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call174;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call174;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call174;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call174;
reg    ap_block_pp0_stage0_11001_ignoreCallOp75;
wire   [8:0] grp_generic_sincos_9_6_s_fu_252_in_V;
reg    grp_generic_sincos_9_6_s_fu_252_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call180;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call180;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call180;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call180;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call180;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call180;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call180;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call180;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call180;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call180;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call180;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call180;
reg    ap_block_pp0_stage0_11001_ignoreCallOp79;
wire   [4:0] grp_generic_sincos_9_6_s_fu_257_ap_return;
reg    grp_generic_sincos_9_6_s_fu_257_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call40;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call40;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call40;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call40;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call40;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call40;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call40;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call40;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call40;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call40;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call40;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call40;
reg    ap_block_pp0_stage0_11001_ignoreCallOp93;
reg    grp_generic_sincos_9_6_s_fu_262_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call59;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call59;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call59;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call59;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call59;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call59;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call59;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call59;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call59;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call59;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call59;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call59;
reg    ap_block_pp0_stage0_11001_ignoreCallOp94;
reg    grp_generic_sincos_9_6_s_fu_267_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call65;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call65;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call65;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call65;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call65;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call65;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call65;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call65;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call65;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call65;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call65;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call65;
reg    ap_block_pp0_stage0_11001_ignoreCallOp95;
reg    grp_generic_sincos_9_6_s_fu_272_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call75;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call75;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call75;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call75;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call75;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call75;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call75;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call75;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call75;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call75;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call75;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call75;
reg    ap_block_pp0_stage0_11001_ignoreCallOp96;
wire   [4:0] grp_generic_sincos_9_6_s_fu_277_ap_return;
reg    grp_generic_sincos_9_6_s_fu_277_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call105;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call105;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call105;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call105;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call105;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call105;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call105;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call105;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call105;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call105;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call105;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call105;
reg    ap_block_pp0_stage0_11001_ignoreCallOp98;
wire   [4:0] grp_generic_sincos_9_6_s_fu_282_ap_return;
reg    grp_generic_sincos_9_6_s_fu_282_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call195;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call195;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call195;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call195;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call195;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call195;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call195;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call195;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call195;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call195;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call195;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call195;
reg    ap_block_pp0_stage0_11001_ignoreCallOp105;
wire   [4:0] grp_generic_sincos_9_6_s_fu_287_ap_return;
reg    grp_generic_sincos_9_6_s_fu_287_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call199;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call199;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call199;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call199;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call199;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call199;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call199;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call199;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call199;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call199;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call199;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call199;
reg    ap_block_pp0_stage0_11001_ignoreCallOp106;
wire   [8:0] grp_generic_sincos_9_6_s_fu_292_in_V;
reg    grp_generic_sincos_9_6_s_fu_292_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call210;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call210;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call210;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call210;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call210;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call210;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call210;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call210;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call210;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call210;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call210;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call210;
reg    ap_block_pp0_stage0_11001_ignoreCallOp108;
reg    grp_generic_sincos_9_6_s_fu_297_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call92;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call92;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call92;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call92;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call92;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call92;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call92;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call92;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call92;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call92;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call92;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call92;
reg    ap_block_pp0_stage0_11001_ignoreCallOp116;
wire   [4:0] grp_generic_sincos_9_6_s_fu_302_ap_return;
reg    grp_generic_sincos_9_6_s_fu_302_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call129;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call129;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call129;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call129;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call129;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call129;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call129;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call129;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call129;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call129;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call129;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call129;
reg    ap_block_pp0_stage0_11001_ignoreCallOp118;
wire   [8:0] grp_generic_sincos_9_6_s_fu_307_in_V;
wire   [4:0] grp_generic_sincos_9_6_s_fu_307_ap_return;
reg    grp_generic_sincos_9_6_s_fu_307_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call137;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call137;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call137;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call137;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call137;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call137;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call137;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call137;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call137;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call137;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call137;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call137;
reg    ap_block_pp0_stage0_11001_ignoreCallOp137;
wire   [4:0] grp_generic_sincos_9_6_s_fu_312_ap_return;
reg    grp_generic_sincos_9_6_s_fu_312_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call145;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call145;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call145;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call145;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call145;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call145;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call145;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call145;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call145;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call145;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call145;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call145;
reg    ap_block_pp0_stage0_11001_ignoreCallOp138;
wire   [8:0] grp_generic_sincos_9_6_s_fu_317_in_V;
wire   [4:0] grp_generic_sincos_9_6_s_fu_317_ap_return;
reg    grp_generic_sincos_9_6_s_fu_317_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call161;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call161;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call161;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call161;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call161;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call161;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call161;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call161;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call161;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call161;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call161;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call161;
reg    ap_block_pp0_stage0_11001_ignoreCallOp140;
reg    ap_block_pp0_stage0_01001;
wire   [10:0] r_V_16_fu_336_p3;
wire  signed [11:0] lhs_V_fu_358_p3;
wire  signed [11:0] sext_ln1118_1_fu_344_p1;
wire   [11:0] ret_V_21_fu_366_p2;
wire  signed [8:0] mul_ln1192_fu_411_p0;
wire  signed [14:0] sext_ln1118_4_fu_393_p1;
wire  signed [8:0] mul_ln1192_fu_411_p1;
wire  signed [14:0] grp_fu_1195_p3;
wire   [9:0] shl_ln1118_3_fu_452_p3;
wire  signed [11:0] sext_ln1192_3_fu_460_p1;
wire   [11:0] lhs_V_2_fu_444_p3;
wire   [9:0] shl_ln1118_5_fu_478_p3;
wire   [11:0] shl_ln1118_4_fu_470_p3;
wire  signed [11:0] sext_ln1192_4_fu_486_p1;
wire   [11:0] sub_ln1192_1_fu_490_p2;
wire   [11:0] sub_ln1192_fu_464_p2;
wire   [11:0] add_ln1192_2_fu_496_p2;
wire   [11:0] ret_V_24_fu_502_p2;
wire  signed [8:0] mul_ln1192_7_fu_522_p0;
wire  signed [11:0] sext_ln1118_5_fu_518_p1;
wire  signed [8:0] mul_ln1192_7_fu_522_p1;
wire   [11:0] mul_ln1192_7_fu_522_p2;
wire   [11:0] add_ln1192_5_fu_528_p2;
wire   [11:0] rhs_V_1_fu_534_p3;
wire   [11:0] sub_ln1192_2_fu_542_p2;
wire   [11:0] ret_V_26_fu_548_p2;
wire   [7:0] tmp_s_fu_564_p4;
wire   [11:0] r_V_s_fu_574_p3;
wire   [11:0] add_ln1192_7_fu_582_p2;
wire   [11:0] ret_V_28_fu_599_p2;
wire   [10:0] shl_ln1118_s_fu_627_p3;
wire  signed [11:0] sext_ln1118_12_fu_623_p1;
wire  signed [11:0] sext_ln1118_13_fu_635_p1;
wire  signed [11:0] sext_ln1118_fu_332_p1;
wire   [11:0] r_V_19_fu_639_p2;
wire   [11:0] r_V_20_fu_645_p2;
wire  signed [12:0] sext_ln703_3_fu_651_p1;
wire  signed [12:0] sext_ln703_4_fu_655_p1;
wire   [12:0] ret_V_31_fu_659_p2;
wire   [12:0] add_ln1192_13_fu_665_p2;
wire  signed [8:0] mul_ln700_1_fu_675_p0;
wire  signed [8:0] mul_ln700_1_fu_675_p1;
wire   [5:0] trunc_ln708_10_fu_681_p4;
wire   [11:0] add_ln1192_25_fu_696_p2;
wire   [11:0] add_ln1192_26_fu_702_p2;
wire  signed [12:0] sext_ln1118_15_fu_719_p1;
wire  signed [12:0] sext_ln1118_11_fu_619_p1;
wire   [12:0] r_V_25_fu_723_p2;
wire   [12:0] add_ln1192_28_fu_729_p2;
wire  signed [20:0] mul_ln1118_4_fu_1216_p2;
wire   [20:0] shl_ln1118_fu_739_p2;
wire   [20:0] shl_ln1118_2_fu_744_p2;
wire   [20:0] r_V_26_fu_749_p2;
wire  signed [11:0] grp_fu_1224_p3;
wire  signed [20:0] r_V_21_fu_1233_p2;
wire  signed [14:0] grp_fu_1245_p3;
wire  signed [9:0] sext_ln1192_2_fu_821_p1;
wire  signed [9:0] sext_ln1192_1_fu_818_p1;
wire   [9:0] ret_V_23_fu_825_p2;
wire  signed [5:0] r_V_10_fu_837_p1;
wire   [5:0] r_V_23_fu_840_p2;
wire  signed [8:0] lhs_V_6_fu_849_p3;
wire  signed [5:0] lhs_V_7_fu_861_p1;
wire  signed [5:0] rhs_V_9_fu_865_p1;
wire   [5:0] ret_V_39_fu_869_p2;
wire  signed [6:0] sext_ln703_13_fu_875_p1;
wire  signed [16:0] shl_ln_fu_885_p3;
wire  signed [14:0] shl_ln1118_1_fu_896_p3;
wire  signed [19:0] rhs_V_fu_910_p3;
wire  signed [23:0] grp_fu_1269_p4;
wire  signed [5:0] sext_ln703_1_fu_933_p1;
wire  signed [5:0] ret_V_2_fu_936_p2;
wire   [9:0] shl_ln1118_8_fu_946_p3;
wire  signed [10:0] sext_ln1118_9_fu_953_p1;
wire   [10:0] r_V_18_fu_957_p2;
wire   [16:0] lhs_V_8_fu_963_p3;
wire   [16:0] rhs_V_2_fu_975_p3;
wire  signed [17:0] sext_ln703_2_fu_971_p1;
wire  signed [17:0] sext_ln728_1_fu_982_p1;
wire  signed [4:0] rhs_V_3_fu_992_p1;
wire   [12:0] rhs_V_3_fu_992_p3;
wire   [17:0] ret_V_29_fu_986_p2;
wire  signed [17:0] sext_ln728_2_fu_1000_p1;
wire   [12:0] rhs_V_4_fu_1010_p3;
wire   [17:0] ret_V_30_fu_1004_p2;
wire  signed [17:0] sext_ln1192_7_fu_1018_p1;
wire   [17:0] add_ln1192_15_fu_1022_p2;
wire   [17:0] ret_V_32_fu_1028_p2;
wire  signed [9:0] lhs_V_4_fu_1044_p1;
wire  signed [9:0] rhs_V_6_fu_1047_p1;
wire  signed [6:0] mul_ln1192_5_fu_1062_p0;
wire  signed [9:0] mul_ln1192_5_fu_1062_p1;
wire  signed [16:0] mul_ln1192_5_fu_1062_p2;
wire  signed [17:0] grp_fu_1288_p3;
wire  signed [5:0] r_V_17_fu_1084_p3;
wire  signed [5:0] sext_ln703_5_fu_1098_p1;
wire  signed [5:0] sext_ln703_6_fu_1102_p1;
wire  signed [12:0] lhs_V_5_fu_1115_p3;
wire   [7:0] rhs_V_8_fu_1126_p3;
wire  signed [13:0] grp_fu_1305_p3;
wire  signed [13:0] sext_ln728_4_fu_1134_p1;
(* use_dsp48 = "no" *) wire   [13:0] ret_V_36_fu_1138_p2;
wire  signed [19:0] grp_fu_1314_p3;
wire   [7:0] tmp_fu_1155_p4;
wire  signed [6:0] sext_ln1192_8_fu_1169_p1;
wire  signed [6:0] add_ln1192_19_fu_1172_p2;
wire  signed [17:0] grp_fu_1323_p3;
wire  signed [14:0] grp_fu_1195_p1;
wire   [14:0] grp_fu_1195_p2;
wire  signed [12:0] mul_ln1118_fu_1204_p0;
wire  signed [20:0] sext_ln1118_14_fu_671_p1;
wire  signed [12:0] mul_ln1118_fu_1204_p1;
wire   [5:0] mul_ln700_2_fu_1210_p0;
wire  signed [14:0] mul_ln700_2_fu_1210_p1;
wire  signed [12:0] mul_ln1118_4_fu_1216_p0;
wire  signed [20:0] sext_ln1118_16_fu_735_p1;
wire  signed [12:0] mul_ln1118_4_fu_1216_p1;
wire  signed [8:0] grp_fu_1224_p0;
wire  signed [8:0] grp_fu_1224_p1;
wire  signed [6:0] grp_fu_1224_p2;
wire   [5:0] r_V_21_fu_1233_p0;
wire   [8:0] grp_fu_1239_p0;
wire  signed [8:0] grp_fu_1239_p1;
wire   [9:0] grp_fu_1245_p0;
wire  signed [4:0] grp_fu_1253_p2;
wire  signed [4:0] grp_fu_1261_p0;
wire  signed [9:0] r_V_12_fu_846_p1;
wire  signed [4:0] grp_fu_1261_p1;
wire  signed [4:0] grp_fu_1280_p0;
wire  signed [12:0] grp_fu_1288_p2;
wire  signed [3:0] grp_fu_1297_p0;
wire  signed [4:0] grp_fu_1305_p0;
wire  signed [9:0] r_V_8_fu_1112_p1;
wire  signed [4:0] grp_fu_1305_p1;
wire  signed [15:0] grp_fu_1314_p2;
wire  signed [12:0] grp_fu_1323_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to10;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 x_V_preg = 144'd0;
#0 x_V_ap_vld_preg = 1'b0;
end

generic_sincos_9_6_s grp_generic_sincos_9_6_s_fu_237(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_9_6_s_fu_237_in_V),
    .ap_return(grp_generic_sincos_9_6_s_fu_237_ap_return),
    .ap_ce(grp_generic_sincos_9_6_s_fu_237_ap_ce)
);

generic_sincos_9_6_s grp_generic_sincos_9_6_s_fu_242(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_9_6_s_fu_242_in_V),
    .ap_return(grp_generic_sincos_9_6_s_fu_242_ap_return),
    .ap_ce(grp_generic_sincos_9_6_s_fu_242_ap_ce)
);

generic_sincos_9_6_s grp_generic_sincos_9_6_s_fu_247(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_9_6_s_fu_247_in_V),
    .ap_return(grp_generic_sincos_9_6_s_fu_247_ap_return),
    .ap_ce(grp_generic_sincos_9_6_s_fu_247_ap_ce)
);

generic_sincos_9_6_s grp_generic_sincos_9_6_s_fu_252(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_9_6_s_fu_252_in_V),
    .ap_return(grp_generic_sincos_9_6_s_fu_252_ap_return),
    .ap_ce(grp_generic_sincos_9_6_s_fu_252_ap_ce)
);

generic_sincos_9_6_s grp_generic_sincos_9_6_s_fu_257(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_1_reg_1369),
    .ap_return(grp_generic_sincos_9_6_s_fu_257_ap_return),
    .ap_ce(grp_generic_sincos_9_6_s_fu_257_ap_ce)
);

generic_sincos_9_6_s grp_generic_sincos_9_6_s_fu_262(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_2_reg_1374),
    .ap_return(grp_generic_sincos_9_6_s_fu_262_ap_return),
    .ap_ce(grp_generic_sincos_9_6_s_fu_262_ap_ce)
);

generic_sincos_9_6_s grp_generic_sincos_9_6_s_fu_267(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(tmp_3_reg_1357),
    .ap_return(grp_generic_sincos_9_6_s_fu_267_ap_return),
    .ap_ce(grp_generic_sincos_9_6_s_fu_267_ap_ce)
);

generic_sincos_9_6_s grp_generic_sincos_9_6_s_fu_272(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_4_reg_1379),
    .ap_return(grp_generic_sincos_9_6_s_fu_272_ap_return),
    .ap_ce(grp_generic_sincos_9_6_s_fu_272_ap_ce)
);

generic_sincos_9_6_s grp_generic_sincos_9_6_s_fu_277(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_7_reg_1389),
    .ap_return(grp_generic_sincos_9_6_s_fu_277_ap_return),
    .ap_ce(grp_generic_sincos_9_6_s_fu_277_ap_ce)
);

generic_sincos_9_6_s grp_generic_sincos_9_6_s_fu_282(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_12_reg_1419),
    .ap_return(grp_generic_sincos_9_6_s_fu_282_ap_return),
    .ap_ce(grp_generic_sincos_9_6_s_fu_282_ap_ce)
);

generic_sincos_9_6_s grp_generic_sincos_9_6_s_fu_287(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_13_reg_1424),
    .ap_return(grp_generic_sincos_9_6_s_fu_287_ap_return),
    .ap_ce(grp_generic_sincos_9_6_s_fu_287_ap_ce)
);

generic_sincos_9_6_s grp_generic_sincos_9_6_s_fu_292(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_9_6_s_fu_292_in_V),
    .ap_return(grp_generic_sincos_9_6_s_fu_292_ap_return),
    .ap_ce(grp_generic_sincos_9_6_s_fu_292_ap_ce)
);

generic_sincos_9_6_s grp_generic_sincos_9_6_s_fu_297(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(p_Val2_s_reg_1339_pp0_iter1_reg),
    .ap_return(grp_generic_sincos_9_6_s_fu_297_ap_return),
    .ap_ce(grp_generic_sincos_9_6_s_fu_297_ap_ce)
);

generic_sincos_9_6_s grp_generic_sincos_9_6_s_fu_302(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_8_reg_1429),
    .ap_return(grp_generic_sincos_9_6_s_fu_302_ap_return),
    .ap_ce(grp_generic_sincos_9_6_s_fu_302_ap_ce)
);

generic_sincos_9_6_s grp_generic_sincos_9_6_s_fu_307(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_9_6_s_fu_307_in_V),
    .ap_return(grp_generic_sincos_9_6_s_fu_307_ap_return),
    .ap_ce(grp_generic_sincos_9_6_s_fu_307_ap_ce)
);

generic_sincos_9_6_s grp_generic_sincos_9_6_s_fu_312(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_s_reg_1444),
    .ap_return(grp_generic_sincos_9_6_s_fu_312_ap_return),
    .ap_ce(grp_generic_sincos_9_6_s_fu_312_ap_ce)
);

generic_sincos_9_6_s grp_generic_sincos_9_6_s_fu_317(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_9_6_s_fu_317_in_V),
    .ap_return(grp_generic_sincos_9_6_s_fu_317_ap_return),
    .ap_ce(grp_generic_sincos_9_6_s_fu_317_ap_ce)
);

myproject_mac_muladd_9s_15s_15ns_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 15 ))
myproject_mac_muladd_9s_15s_15ns_15_1_1_U7(
    .din0(tmp_3_fu_397_p4),
    .din1(grp_fu_1195_p1),
    .din2(grp_fu_1195_p2),
    .dout(grp_fu_1195_p3)
);

myproject_mul_mul_13s_13s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_13s_13s_21_1_1_U8(
    .din0(mul_ln1118_fu_1204_p0),
    .din1(mul_ln1118_fu_1204_p1),
    .dout(mul_ln1118_fu_1204_p2)
);

myproject_mul_mul_6ns_15s_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 15 ))
myproject_mul_mul_6ns_15s_15_1_1_U9(
    .din0(mul_ln700_2_fu_1210_p0),
    .din1(mul_ln700_2_fu_1210_p1),
    .dout(mul_ln700_2_fu_1210_p2)
);

myproject_mul_mul_13s_13s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_13s_13s_21_1_1_U10(
    .din0(mul_ln1118_4_fu_1216_p0),
    .din1(mul_ln1118_4_fu_1216_p1),
    .dout(mul_ln1118_4_fu_1216_p2)
);

myproject_mac_muladd_9s_9s_7s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 7 ),
    .dout_WIDTH( 12 ))
myproject_mac_muladd_9s_9s_7s_12_1_1_U11(
    .din0(grp_fu_1224_p0),
    .din1(grp_fu_1224_p1),
    .din2(grp_fu_1224_p2),
    .dout(grp_fu_1224_p3)
);

myproject_mul_mul_6ns_21s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 21 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6ns_21s_21_1_1_U12(
    .din0(r_V_21_fu_1233_p0),
    .din1(mul_ln1118_reg_1399),
    .dout(r_V_21_fu_1233_p2)
);

myproject_mac_muladd_9ns_9s_15s_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 15 ))
myproject_mac_muladd_9ns_9s_15s_15_1_1_U13(
    .din0(grp_fu_1239_p0),
    .din1(grp_fu_1239_p1),
    .din2(mul_ln700_2_reg_1404),
    .dout(grp_fu_1239_p3)
);

myproject_mac_muladd_10ns_9s_15s_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 15 ))
myproject_mac_muladd_10ns_9s_15s_15_1_1_U14(
    .din0(grp_fu_1245_p0),
    .din1(p_Val2_12_reg_1332_pp0_iter1_reg),
    .din2(add_ln700_reg_1434),
    .dout(grp_fu_1245_p3)
);

myproject_mac_muladd_5s_5s_5s_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 5 ),
    .dout_WIDTH( 9 ))
myproject_mac_muladd_5s_5s_5s_9_1_1_U15(
    .din0(outsin_V_reg_1459),
    .din1(outsin_V_reg_1459),
    .din2(grp_fu_1253_p2),
    .dout(grp_fu_1253_p3)
);

myproject_mac_muladd_5s_5s_9s_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 10 ))
myproject_mac_muladd_5s_5s_9s_10_1_1_U16(
    .din0(grp_fu_1261_p0),
    .din1(grp_fu_1261_p1),
    .din2(lhs_V_6_fu_849_p3),
    .dout(grp_fu_1261_p3)
);

myproject_ama_submul_sub_17s_15s_10s_20s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 10 ),
    .din3_WIDTH( 20 ),
    .dout_WIDTH( 24 ))
myproject_ama_submul_sub_17s_15s_10s_20s_24_1_1_U17(
    .din0(shl_ln_fu_885_p3),
    .din1(shl_ln1118_1_fu_896_p3),
    .din2(add_ln1192_reg_1486),
    .din3(rhs_V_fu_910_p3),
    .dout(grp_fu_1269_p4)
);

myproject_am_addmul_5s_5s_6s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
myproject_am_addmul_5s_5s_6s_12_1_1_U18(
    .din0(grp_fu_1280_p0),
    .din1(outsin_V_18_reg_1496),
    .din2(ret_V_2_fu_936_p2),
    .dout(grp_fu_1280_p3)
);

myproject_mac_muladd_5s_17s_13s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 17 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 18 ))
myproject_mac_muladd_5s_17s_13s_18_1_1_U19(
    .din0(outsin_V_15_reg_1516),
    .din1(mul_ln1192_5_fu_1062_p2),
    .din2(grp_fu_1288_p2),
    .dout(grp_fu_1288_p3)
);

myproject_am_addmul_4s_6s_12s_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 19 ))
myproject_am_addmul_4s_6s_12s_19_1_1_U20(
    .din0(grp_fu_1297_p0),
    .din1(r_V_17_fu_1084_p3),
    .din2(r_V_1_reg_1526),
    .dout(grp_fu_1297_p3)
);

myproject_mac_muladd_5s_5s_13s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
myproject_mac_muladd_5s_5s_13s_14_1_1_U21(
    .din0(grp_fu_1305_p0),
    .din1(grp_fu_1305_p1),
    .din2(lhs_V_5_fu_1115_p3),
    .dout(grp_fu_1305_p3)
);

myproject_mac_muladd_5s_19s_16s_20_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 19 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 20 ))
myproject_mac_muladd_5s_19s_16s_20_1_1_U22(
    .din0(outsin_V_6_reg_1531_pp0_iter10_reg),
    .din1(r_V_3_reg_1552),
    .din2(grp_fu_1314_p2),
    .dout(grp_fu_1314_p3)
);

myproject_mac_muladd_7s_14s_13s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 18 ))
myproject_mac_muladd_7s_14s_13s_18_1_1_U23(
    .din0(add_ln1192_19_fu_1172_p2),
    .din1(ret_V_14_reg_1562),
    .din2(grp_fu_1323_p2),
    .dout(grp_fu_1323_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_ap_vld_preg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            x_V_ap_vld_preg <= 1'b0;
        end else if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_ap_vld_preg <= x_V_ap_vld;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_preg <= 144'd0;
    end else begin
        if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_preg <= x_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        add_ln1118_reg_1480 <= grp_fu_1253_p3;
        ret_V_16_reg_1506 <= grp_fu_1261_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln1192_18_reg_1557 <= add_ln1192_18_fu_1106_p2;
        add_ln1192_reg_1486 <= add_ln1192_fu_831_p2;
        outsin_V_12_reg_1475 <= grp_generic_sincos_9_6_s_fu_252_ap_return;
        outsin_V_15_reg_1516 <= grp_generic_sincos_9_6_s_fu_292_ap_return;
        outsin_V_17_reg_1491 <= grp_generic_sincos_9_6_s_fu_262_ap_return;
        outsin_V_18_reg_1496 <= grp_generic_sincos_9_6_s_fu_267_ap_return;
        outsin_V_19_reg_1501 <= grp_generic_sincos_9_6_s_fu_272_ap_return;
        outsin_V_21_reg_1470 <= grp_generic_sincos_9_6_s_fu_247_ap_return;
        outsin_V_5_reg_1465 <= grp_generic_sincos_9_6_s_fu_242_ap_return;
        outsin_V_5_reg_1465_pp0_iter8_reg <= outsin_V_5_reg_1465;
        outsin_V_5_reg_1465_pp0_iter9_reg <= outsin_V_5_reg_1465_pp0_iter8_reg;
        outsin_V_6_reg_1531 <= grp_generic_sincos_9_6_s_fu_297_ap_return;
        outsin_V_6_reg_1531_pp0_iter10_reg <= outsin_V_6_reg_1531;
        outsin_V_reg_1459 <= grp_generic_sincos_9_6_s_fu_237_ap_return;
        p_Val2_12_reg_1332_pp0_iter2_reg <= p_Val2_12_reg_1332_pp0_iter1_reg;
        p_Val2_3_reg_1352_pp0_iter2_reg <= p_Val2_3_reg_1352_pp0_iter1_reg;
        p_Val2_3_reg_1352_pp0_iter3_reg <= p_Val2_3_reg_1352_pp0_iter2_reg;
        p_Val2_3_reg_1352_pp0_iter4_reg <= p_Val2_3_reg_1352_pp0_iter3_reg;
        p_Val2_3_reg_1352_pp0_iter5_reg <= p_Val2_3_reg_1352_pp0_iter4_reg;
        p_Val2_3_reg_1352_pp0_iter6_reg <= p_Val2_3_reg_1352_pp0_iter5_reg;
        p_Val2_3_reg_1352_pp0_iter7_reg <= p_Val2_3_reg_1352_pp0_iter6_reg;
        p_Val2_4_reg_1363_pp0_iter2_reg <= p_Val2_4_reg_1363_pp0_iter1_reg;
        p_Val2_4_reg_1363_pp0_iter3_reg <= p_Val2_4_reg_1363_pp0_iter2_reg;
        p_Val2_4_reg_1363_pp0_iter4_reg <= p_Val2_4_reg_1363_pp0_iter3_reg;
        p_Val2_4_reg_1363_pp0_iter5_reg <= p_Val2_4_reg_1363_pp0_iter4_reg;
        p_Val2_4_reg_1363_pp0_iter6_reg <= p_Val2_4_reg_1363_pp0_iter5_reg;
        p_Val2_4_reg_1363_pp0_iter7_reg <= p_Val2_4_reg_1363_pp0_iter6_reg;
        p_Val2_4_reg_1363_pp0_iter8_reg <= p_Val2_4_reg_1363_pp0_iter7_reg;
        p_Val2_s_reg_1339_pp0_iter2_reg <= p_Val2_s_reg_1339_pp0_iter1_reg;
        p_Val2_s_reg_1339_pp0_iter3_reg <= p_Val2_s_reg_1339_pp0_iter2_reg;
        p_Val2_s_reg_1339_pp0_iter4_reg <= p_Val2_s_reg_1339_pp0_iter3_reg;
        p_Val2_s_reg_1339_pp0_iter5_reg <= p_Val2_s_reg_1339_pp0_iter4_reg;
        p_Val2_s_reg_1339_pp0_iter6_reg <= p_Val2_s_reg_1339_pp0_iter5_reg;
        p_Val2_s_reg_1339_pp0_iter7_reg <= p_Val2_s_reg_1339_pp0_iter6_reg;
        p_Val2_s_reg_1339_pp0_iter8_reg <= p_Val2_s_reg_1339_pp0_iter7_reg;
        ret_V_14_reg_1562 <= ret_V_14_fu_1143_p2;
        ret_V_19_reg_1511 <= ret_V_19_fu_879_p2;
        ret_V_34_reg_1542 <= ret_V_34_fu_1050_p2;
        tmp_3_reg_1357_pp0_iter2_reg <= tmp_3_reg_1357_pp0_iter1_reg;
        tmp_3_reg_1357_pp0_iter3_reg <= tmp_3_reg_1357_pp0_iter2_reg;
        tmp_3_reg_1357_pp0_iter4_reg <= tmp_3_reg_1357_pp0_iter3_reg;
        tmp_3_reg_1357_pp0_iter5_reg <= tmp_3_reg_1357_pp0_iter4_reg;
        tmp_3_reg_1357_pp0_iter6_reg <= tmp_3_reg_1357_pp0_iter5_reg;
        tmp_3_reg_1357_pp0_iter7_reg <= tmp_3_reg_1357_pp0_iter6_reg;
        tmp_3_reg_1357_pp0_iter8_reg <= tmp_3_reg_1357_pp0_iter7_reg;
        trunc_ln708_14_reg_1547 <= {{grp_fu_1288_p3[17:9]}};
        trunc_ln708_14_reg_1547_pp0_iter10_reg <= trunc_ln708_14_reg_1547;
        trunc_ln708_3_reg_1521 <= {{grp_fu_1269_p4[23:15]}};
        trunc_ln708_3_reg_1521_pp0_iter10_reg <= trunc_ln708_3_reg_1521;
        trunc_ln708_9_reg_1537 <= {{ret_V_32_fu_1028_p2[17:9]}};
        trunc_ln708_9_reg_1537_pp0_iter10_reg <= trunc_ln708_9_reg_1537;
        trunc_ln708_s_reg_1444 <= {{grp_fu_1245_p3[14:6]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln700_reg_1434 <= grp_fu_1239_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_ln1118_reg_1399 <= mul_ln1118_fu_1204_p2;
        mul_ln700_2_reg_1404 <= mul_ln700_2_fu_1210_p2;
        p_Val2_12_reg_1332 <= {{x_V_in_sig[35:27]}};
        p_Val2_12_reg_1332_pp0_iter1_reg <= p_Val2_12_reg_1332;
        p_Val2_3_reg_1352 <= {{x_V_in_sig[44:36]}};
        p_Val2_3_reg_1352_pp0_iter1_reg <= p_Val2_3_reg_1352;
        p_Val2_4_reg_1363 <= {{x_V_in_sig[143:135]}};
        p_Val2_4_reg_1363_pp0_iter1_reg <= p_Val2_4_reg_1363;
        p_Val2_s_reg_1339 <= {{x_V_in_sig[134:126]}};
        p_Val2_s_reg_1339_pp0_iter1_reg <= p_Val2_s_reg_1339;
        sext_ln1118_10_reg_1394 <= sext_ln1118_10_fu_615_p1;
        tmp_3_reg_1357 <= {{x_V_in_sig[26:18]}};
        tmp_3_reg_1357_pp0_iter1_reg <= tmp_3_reg_1357;
        trunc_ln708_12_reg_1419 <= {{r_V_26_fu_749_p2[20:12]}};
        trunc_ln708_13_reg_1424 <= {{grp_fu_1224_p3[11:3]}};
        trunc_ln708_1_reg_1369 <= {{grp_fu_1195_p3[14:6]}};
        trunc_ln708_2_reg_1374 <= {{ret_V_24_fu_502_p2[11:3]}};
        trunc_ln708_4_reg_1379 <= {{ret_V_26_fu_548_p2[11:3]}};
        trunc_ln708_7_reg_1389 <= {{ret_V_28_fu_599_p2[11:3]}};
        trunc_ln708_8_reg_1429 <= {{r_V_21_fu_1233_p2[20:12]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        r_V_1_reg_1526 <= grp_fu_1280_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        r_V_3_reg_1552 <= grp_fu_1297_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to10 = 1'b1;
    end else begin
        ap_idle_pp0_0to10 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to10 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp22) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_9_6_s_fu_237_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_9_6_s_fu_237_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp55) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_9_6_s_fu_242_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_9_6_s_fu_242_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp75) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_9_6_s_fu_247_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_9_6_s_fu_247_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp79) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_9_6_s_fu_252_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_9_6_s_fu_252_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp93) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_9_6_s_fu_257_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_9_6_s_fu_257_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp94) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_9_6_s_fu_262_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_9_6_s_fu_262_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp95) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_9_6_s_fu_267_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_9_6_s_fu_267_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp96) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_9_6_s_fu_272_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_9_6_s_fu_272_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp98) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_9_6_s_fu_277_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_9_6_s_fu_277_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp105) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_9_6_s_fu_282_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_9_6_s_fu_282_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp106) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_9_6_s_fu_287_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_9_6_s_fu_287_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp108) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_9_6_s_fu_292_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_9_6_s_fu_292_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp116) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_9_6_s_fu_297_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_9_6_s_fu_297_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp118) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_9_6_s_fu_302_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_9_6_s_fu_302_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp137) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_9_6_s_fu_307_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_9_6_s_fu_307_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp138) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_9_6_s_fu_312_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_9_6_s_fu_312_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp140) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_9_6_s_fu_317_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_9_6_s_fu_317_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_ap_vld_in_sig = x_V_ap_vld;
    end else begin
        x_V_ap_vld_in_sig = x_V_ap_vld_preg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        x_V_blk_n = x_V_ap_vld;
    end else begin
        x_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_in_sig = x_V;
    end else begin
        x_V_in_sig = x_V_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        y_0_V_ap_vld = 1'b1;
    end else begin
        y_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        y_1_V_ap_vld = 1'b1;
    end else begin
        y_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        y_2_V_ap_vld = 1'b1;
    end else begin
        y_2_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        y_3_V_ap_vld = 1'b1;
    end else begin
        y_3_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        y_4_V_ap_vld = 1'b1;
    end else begin
        y_4_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1192_13_fu_665_p2 = (13'd64 + ret_V_31_fu_659_p2);

assign add_ln1192_15_fu_1022_p2 = ($signed(ret_V_30_fu_1004_p2) + $signed(sext_ln1192_7_fu_1018_p1));

assign add_ln1192_18_fu_1106_p2 = ($signed(sext_ln703_5_fu_1098_p1) + $signed(sext_ln703_6_fu_1102_p1));

assign add_ln1192_19_fu_1172_p2 = ($signed(7'd120) + $signed(sext_ln1192_8_fu_1169_p1));

assign add_ln1192_25_fu_696_p2 = ($signed(12'd3984) + $signed(r_V_s_fu_574_p3));

assign add_ln1192_26_fu_702_p2 = ($signed(lhs_V_fu_358_p3) + $signed(add_ln1192_25_fu_696_p2));

assign add_ln1192_28_fu_729_p2 = (13'd64 + r_V_25_fu_723_p2);

assign add_ln1192_2_fu_496_p2 = (sub_ln1192_1_fu_490_p2 + sub_ln1192_fu_464_p2);

assign add_ln1192_5_fu_528_p2 = (mul_ln1192_7_fu_522_p2 + lhs_V_2_fu_444_p3);

assign add_ln1192_7_fu_582_p2 = ($signed(12'd4080) + $signed(r_V_s_fu_574_p3));

assign add_ln1192_fu_831_p2 = (10'd31 + ret_V_23_fu_825_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp105 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp106 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp108 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp116 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp118 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp137 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp138 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp140 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp22 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp55 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp75 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp79 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp93 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp94 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp95 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp96 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp98 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call105 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call129 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call137 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call145 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call161 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call174 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call180 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call195 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call199 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call210 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call85 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call92 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call105 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call129 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call137 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call145 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call161 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call174 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call180 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call195 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call199 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call210 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call85 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call92 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call105 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call129 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call137 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call145 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call161 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call174 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call180 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call195 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call199 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call210 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call85 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call92 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call105 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call129 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call137 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call145 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call161 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call174 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call180 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call195 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call199 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call20 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call210 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call40 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call59 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call65 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call75 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call85 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call92 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call105 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call129 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call137 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call145 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call161 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call174 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call180 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call195 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call199 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call210 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call85 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call92 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call105 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call129 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call137 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call145 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call161 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call174 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call180 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call195 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call199 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call210 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call85 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call92 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call105 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call129 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call137 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call145 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call161 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call174 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call180 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call195 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call199 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call210 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call85 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call92 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call105 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call129 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call137 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call145 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call161 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call174 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call180 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call195 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call199 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call210 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call85 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call92 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call105 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call129 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call137 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call145 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call161 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call174 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call180 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call195 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call199 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call210 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call85 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call92 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call105 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call129 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call137 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call145 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call161 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call174 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call180 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call195 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call199 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call210 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call85 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call92 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call105 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call129 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call137 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call145 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call161 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call174 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call180 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call195 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call199 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call210 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call85 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call92 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call105 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call129 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call137 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call145 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call161 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call174 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call180 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call195 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call199 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call210 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call85 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call92 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign grp_fu_1195_p1 = ($signed(mul_ln1192_fu_411_p0) * $signed(mul_ln1192_fu_411_p1));

assign grp_fu_1195_p2 = {{p_Val2_4_fu_417_p4}, {6'd0}};

assign grp_fu_1224_p0 = sext_ln1118_fu_332_p1;

assign grp_fu_1224_p1 = sext_ln1118_fu_332_p1;

assign grp_fu_1224_p2 = 12'd4056;

assign grp_fu_1239_p0 = 15'd208;

assign grp_fu_1239_p1 = sext_ln1118_10_reg_1394;

assign grp_fu_1245_p0 = 15'd416;

assign grp_fu_1253_p2 = 9'd496;

assign grp_fu_1261_p0 = r_V_12_fu_846_p1;

assign grp_fu_1261_p1 = r_V_12_fu_846_p1;

assign grp_fu_1280_p0 = 6'd53;

assign grp_fu_1288_p2 = 18'd258560;

assign grp_fu_1297_p0 = 7'd120;

assign grp_fu_1305_p0 = r_V_8_fu_1112_p1;

assign grp_fu_1305_p1 = r_V_8_fu_1112_p1;

assign grp_fu_1314_p2 = 20'd1019904;

assign grp_fu_1323_p2 = 18'd258048;

assign grp_generic_sincos_9_6_s_fu_237_in_V = {{ret_V_21_fu_366_p2[11:3]}};

assign grp_generic_sincos_9_6_s_fu_242_in_V = {{add_ln1192_7_fu_582_p2[11:3]}};

assign grp_generic_sincos_9_6_s_fu_247_in_V = $signed(trunc_ln708_10_fu_681_p4);

assign grp_generic_sincos_9_6_s_fu_252_in_V = {{add_ln1192_26_fu_702_p2[11:3]}};

assign grp_generic_sincos_9_6_s_fu_292_in_V = ($signed(9'd11) + $signed(p_Val2_s_reg_1339));

assign grp_generic_sincos_9_6_s_fu_307_in_V = ($signed(9'd506) + $signed(p_Val2_12_reg_1332_pp0_iter2_reg));

assign grp_generic_sincos_9_6_s_fu_317_in_V = ($signed(p_Val2_4_reg_1363_pp0_iter2_reg) + $signed(p_Val2_12_reg_1332_pp0_iter2_reg));

assign lhs_V_2_fu_444_p3 = {{p_Val2_4_fu_417_p4}, {3'd0}};

assign lhs_V_4_fu_1044_p1 = p_Val2_s_reg_1339_pp0_iter8_reg;

assign lhs_V_5_fu_1115_p3 = {{ret_V_34_reg_1542}, {3'd0}};

assign lhs_V_6_fu_849_p3 = {{r_V_23_fu_840_p2}, {3'd0}};

assign lhs_V_7_fu_861_p1 = $signed(grp_generic_sincos_9_6_s_fu_282_ap_return);

assign lhs_V_8_fu_963_p3 = {{r_V_18_fu_957_p2}, {6'd0}};

assign lhs_V_fu_358_p3 = {{p_Val2_s_fu_348_p4}, {3'd0}};

assign mul_ln1118_4_fu_1216_p0 = sext_ln1118_16_fu_735_p1;

assign mul_ln1118_4_fu_1216_p1 = sext_ln1118_16_fu_735_p1;

assign mul_ln1118_fu_1204_p0 = sext_ln1118_14_fu_671_p1;

assign mul_ln1118_fu_1204_p1 = sext_ln1118_14_fu_671_p1;

assign mul_ln1192_5_fu_1062_p0 = ret_V_19_reg_1511;

assign mul_ln1192_5_fu_1062_p1 = ret_V_16_reg_1506;

assign mul_ln1192_5_fu_1062_p2 = ($signed(mul_ln1192_5_fu_1062_p0) * $signed(mul_ln1192_5_fu_1062_p1));

assign mul_ln1192_7_fu_522_p0 = sext_ln1118_5_fu_518_p1;

assign mul_ln1192_7_fu_522_p1 = sext_ln1118_5_fu_518_p1;

assign mul_ln1192_7_fu_522_p2 = ($signed(mul_ln1192_7_fu_522_p0) * $signed(mul_ln1192_7_fu_522_p1));

assign mul_ln1192_fu_411_p0 = sext_ln1118_4_fu_393_p1;

assign mul_ln1192_fu_411_p1 = sext_ln1118_4_fu_393_p1;

assign mul_ln700_1_fu_675_p0 = sext_ln1118_10_fu_615_p1;

assign mul_ln700_1_fu_675_p1 = sext_ln1118_10_fu_615_p1;

assign mul_ln700_2_fu_1210_p0 = 15'd26;

assign mul_ln700_2_fu_1210_p1 = ($signed(mul_ln700_1_fu_675_p0) * $signed(mul_ln700_1_fu_675_p1));

assign p_Val2_12_fu_322_p4 = {{x_V_in_sig[35:27]}};

assign p_Val2_3_fu_383_p4 = {{x_V_in_sig[44:36]}};

assign p_Val2_4_fu_417_p4 = {{x_V_in_sig[143:135]}};

assign p_Val2_s_fu_348_p4 = {{x_V_in_sig[134:126]}};

assign r_V_10_fu_837_p1 = $signed(outsin_V_21_reg_1470);

assign r_V_12_fu_846_p1 = $signed(outsin_V_12_reg_1475);

assign r_V_16_fu_336_p3 = {{p_Val2_12_fu_322_p4}, {2'd0}};

assign r_V_17_fu_1084_p3 = {{outsin_V_5_reg_1465_pp0_iter9_reg}, {1'd0}};

assign r_V_18_fu_957_p2 = ($signed(11'd0) - $signed(sext_ln1118_9_fu_953_p1));

assign r_V_19_fu_639_p2 = ($signed(sext_ln1118_12_fu_623_p1) + $signed(sext_ln1118_13_fu_635_p1));

assign r_V_20_fu_645_p2 = ($signed(sext_ln1118_fu_332_p1) + $signed(sext_ln1118_1_fu_344_p1));

assign r_V_21_fu_1233_p0 = 21'd19;

assign r_V_23_fu_840_p2 = ($signed(6'd0) - $signed(r_V_10_fu_837_p1));

assign r_V_25_fu_723_p2 = ($signed(sext_ln1118_15_fu_719_p1) - $signed(sext_ln1118_11_fu_619_p1));

assign r_V_26_fu_749_p2 = (shl_ln1118_fu_739_p2 + shl_ln1118_2_fu_744_p2);

assign r_V_8_fu_1112_p1 = outsin_V_6_reg_1531;

assign r_V_s_fu_574_p3 = {{tmp_s_fu_564_p4}, {4'd0}};

assign ret_V_14_fu_1143_p2 = ($signed(14'd16144) + $signed(ret_V_36_fu_1138_p2));

assign ret_V_19_fu_879_p2 = ($signed(7'd1) + $signed(sext_ln703_13_fu_875_p1));

assign ret_V_21_fu_366_p2 = ($signed(lhs_V_fu_358_p3) - $signed(sext_ln1118_1_fu_344_p1));

assign ret_V_23_fu_825_p2 = ($signed(sext_ln1192_2_fu_821_p1) - $signed(sext_ln1192_1_fu_818_p1));

assign ret_V_24_fu_502_p2 = (12'd48 + add_ln1192_2_fu_496_p2);

assign ret_V_26_fu_548_p2 = ($signed(12'd3992) + $signed(sub_ln1192_2_fu_542_p2));

assign ret_V_28_fu_599_p2 = ($signed(12'd4024) + $signed(mul_ln1192_7_fu_522_p2));

assign ret_V_29_fu_986_p2 = ($signed(sext_ln703_2_fu_971_p1) + $signed(sext_ln728_1_fu_982_p1));

assign ret_V_2_fu_936_p2 = ($signed(6'd56) + $signed(sext_ln703_1_fu_933_p1));

assign ret_V_30_fu_1004_p2 = ($signed(ret_V_29_fu_986_p2) + $signed(sext_ln728_2_fu_1000_p1));

assign ret_V_31_fu_659_p2 = ($signed(sext_ln703_3_fu_651_p1) - $signed(sext_ln703_4_fu_655_p1));

assign ret_V_32_fu_1028_p2 = ($signed(18'd259072) + $signed(add_ln1192_15_fu_1022_p2));

assign ret_V_34_fu_1050_p2 = ($signed(lhs_V_4_fu_1044_p1) + $signed(rhs_V_6_fu_1047_p1));

assign ret_V_36_fu_1138_p2 = ($signed(grp_fu_1305_p3) + $signed(sext_ln728_4_fu_1134_p1));

assign ret_V_39_fu_869_p2 = ($signed(lhs_V_7_fu_861_p1) - $signed(rhs_V_9_fu_865_p1));

assign rhs_V_1_fu_534_p3 = {{p_Val2_12_fu_322_p4}, {3'd0}};

assign rhs_V_2_fu_975_p3 = {{tmp_3_reg_1357_pp0_iter8_reg}, {8'd0}};

assign rhs_V_3_fu_992_p1 = grp_generic_sincos_9_6_s_fu_297_ap_return;

assign rhs_V_3_fu_992_p3 = {{rhs_V_3_fu_992_p1}, {8'd0}};

assign rhs_V_4_fu_1010_p3 = {{grp_generic_sincos_9_6_s_fu_302_ap_return}, {8'd0}};

assign rhs_V_6_fu_1047_p1 = p_Val2_4_reg_1363_pp0_iter8_reg;

assign rhs_V_8_fu_1126_p3 = {{grp_generic_sincos_9_6_s_fu_317_ap_return}, {3'd0}};

assign rhs_V_9_fu_865_p1 = $signed(grp_generic_sincos_9_6_s_fu_287_ap_return);

assign rhs_V_fu_910_p3 = {{outsin_V_17_reg_1491}, {15'd0}};

assign sext_ln1118_10_fu_615_p1 = p_Val2_s_fu_348_p4;

assign sext_ln1118_11_fu_619_p1 = p_Val2_s_fu_348_p4;

assign sext_ln1118_12_fu_623_p1 = p_Val2_s_fu_348_p4;

assign sext_ln1118_13_fu_635_p1 = $signed(shl_ln1118_s_fu_627_p3);

assign sext_ln1118_14_fu_671_p1 = $signed(add_ln1192_13_fu_665_p2);

assign sext_ln1118_15_fu_719_p1 = lhs_V_fu_358_p3;

assign sext_ln1118_16_fu_735_p1 = $signed(add_ln1192_28_fu_729_p2);

assign sext_ln1118_1_fu_344_p1 = $signed(r_V_16_fu_336_p3);

assign sext_ln1118_4_fu_393_p1 = p_Val2_3_fu_383_p4;

assign sext_ln1118_5_fu_518_p1 = tmp_3_fu_397_p4;

assign sext_ln1118_9_fu_953_p1 = $signed(shl_ln1118_8_fu_946_p3);

assign sext_ln1118_fu_332_p1 = p_Val2_12_fu_322_p4;

assign sext_ln1192_1_fu_818_p1 = p_Val2_3_reg_1352_pp0_iter7_reg;

assign sext_ln1192_2_fu_821_p1 = $signed(grp_generic_sincos_9_6_s_fu_257_ap_return);

assign sext_ln1192_3_fu_460_p1 = $signed(shl_ln1118_3_fu_452_p3);

assign sext_ln1192_4_fu_486_p1 = $signed(shl_ln1118_5_fu_478_p3);

assign sext_ln1192_7_fu_1018_p1 = $signed(rhs_V_4_fu_1010_p3);

assign sext_ln1192_8_fu_1169_p1 = $signed(add_ln1192_18_reg_1557);

assign sext_ln703_13_fu_875_p1 = $signed(ret_V_39_fu_869_p2);

assign sext_ln703_1_fu_933_p1 = $signed(outsin_V_19_reg_1501);

assign sext_ln703_2_fu_971_p1 = $signed(lhs_V_8_fu_963_p3);

assign sext_ln703_3_fu_651_p1 = $signed(r_V_19_fu_639_p2);

assign sext_ln703_4_fu_655_p1 = $signed(r_V_20_fu_645_p2);

assign sext_ln703_5_fu_1098_p1 = $signed(grp_generic_sincos_9_6_s_fu_307_ap_return);

assign sext_ln703_6_fu_1102_p1 = $signed(grp_generic_sincos_9_6_s_fu_312_ap_return);

assign sext_ln728_1_fu_982_p1 = $signed(rhs_V_2_fu_975_p3);

assign sext_ln728_2_fu_1000_p1 = $signed(rhs_V_3_fu_992_p3);

assign sext_ln728_4_fu_1134_p1 = $signed(rhs_V_8_fu_1126_p3);

assign shl_ln1118_1_fu_896_p3 = {{add_ln1118_reg_1480}, {6'd0}};

assign shl_ln1118_2_fu_744_p2 = mul_ln1118_4_fu_1216_p2 << 21'd2;

assign shl_ln1118_3_fu_452_p3 = {{p_Val2_4_fu_417_p4}, {1'd0}};

assign shl_ln1118_4_fu_470_p3 = {{tmp_3_fu_397_p4}, {3'd0}};

assign shl_ln1118_5_fu_478_p3 = {{tmp_3_fu_397_p4}, {1'd0}};

assign shl_ln1118_8_fu_946_p3 = {{p_Val2_s_reg_1339_pp0_iter8_reg}, {1'd0}};

assign shl_ln1118_fu_739_p2 = mul_ln1118_4_fu_1216_p2 << 21'd5;

assign shl_ln1118_s_fu_627_p3 = {{p_Val2_s_fu_348_p4}, {2'd0}};

assign shl_ln_fu_885_p3 = {{add_ln1118_reg_1480}, {8'd0}};

assign sub_ln1192_1_fu_490_p2 = ($signed(shl_ln1118_4_fu_470_p3) - $signed(sext_ln1192_4_fu_486_p1));

assign sub_ln1192_2_fu_542_p2 = (add_ln1192_5_fu_528_p2 - rhs_V_1_fu_534_p3);

assign sub_ln1192_fu_464_p2 = ($signed(sext_ln1192_3_fu_460_p1) - $signed(lhs_V_2_fu_444_p3));

assign tmp_3_fu_397_p4 = {{x_V_in_sig[26:18]}};

assign tmp_fu_1155_p4 = {{grp_fu_1314_p3[19:12]}};

assign tmp_s_fu_564_p4 = {{x_V_in_sig[34:27]}};

assign trunc_ln708_10_fu_681_p4 = {{x_V_in_sig[143:138]}};

assign y_0_V = trunc_ln708_3_reg_1521_pp0_iter10_reg;

assign y_1_V = $signed(tmp_fu_1155_p4);

assign y_2_V = trunc_ln708_9_reg_1537_pp0_iter10_reg;

assign y_3_V = {{grp_fu_1323_p3[17:9]}};

assign y_4_V = trunc_ln708_14_reg_1547_pp0_iter10_reg;

endmodule //myproject
