OpenROAD v2.0-4818-g4174c3ad8 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect/runs/wurscht/tmp/merged.nom.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect/runs/wurscht/tmp/merged.nom.lef at line 930.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 442 library cells
[INFO ODB-0226] Finished LEF file:  /foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect/runs/wurscht/tmp/merged.nom.lef
[INFO ODB-0127] Reading DEF file: /foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect/runs/wurscht/tmp/routing/17-global.def
[INFO ODB-0128] Design: adc_clkgen_with_edgedetect
[INFO ODB-0130]     Created 37 pins.
[INFO ODB-0131]     Created 1087 components and 4823 component-terminals.
[INFO ODB-0132]     Created 4 special nets and 4106 connections.
[INFO ODB-0133]     Created 302 nets and 717 connections.
[INFO ODB-0134] Finished DEF file: /foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect/runs/wurscht/tmp/routing/17-global.def
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     442
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   adc_clkgen_with_edgedetect
Die area:                 ( 0 0 ) ( 171000 60000 )
Number of track patterns: 12
Number of DEF vias:       3
Number of components:     1087
Number of terminals:      37
Number of snets:          4
Number of nets:           302

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 54.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete FR_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 12009.
[INFO DRT-0033] mcon shape region query size = 16206.
[INFO DRT-0033] met1 shape region query size = 6543.
[INFO DRT-0033] via shape region query size = 680.
[INFO DRT-0033] met2 shape region query size = 416.
[INFO DRT-0033] via2 shape region query size = 544.
[INFO DRT-0033] met3 shape region query size = 435.
[INFO DRT-0033] via3 shape region query size = 544.
[INFO DRT-0033] met4 shape region query size = 162.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 85 pins.
[INFO DRT-0081]   Complete 36 unique inst patterns.
[INFO DRT-0084]   Complete 357 groups.
#scanned instances     = 1087
#unique  instances     = 54
#stdCellGenAp          = 661
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 518
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 633
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 112.18 (MB), peak = 112.18 (MB)

Number of guides:     1736

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 24 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 8 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete FR_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete FR_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 641.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 553.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 291.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 55.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 932 vertical wires in 1 frboxes and 608 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 61 vertical wires in 1 frboxes and 398 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 117.19 (MB), peak = 117.19 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 117.19 (MB), peak = 117.19 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:04, memory = 171.50 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:07, memory = 165.12 (MB).
    Completing 30% with 282 violations.
    elapsed time = 00:00:08, memory = 165.12 (MB).
    Completing 40% with 282 violations.
    elapsed time = 00:00:08, memory = 165.12 (MB).
    Completing 50% with 319 violations.
    elapsed time = 00:00:08, memory = 173.65 (MB).
    Completing 60% with 319 violations.
    elapsed time = 00:00:20, memory = 177.20 (MB).
    Completing 70% with 528 violations.
    elapsed time = 00:00:20, memory = 177.20 (MB).
    Completing 80% with 528 violations.
    elapsed time = 00:00:21, memory = 177.20 (MB).
[INFO DRT-0199]   Number of violations = 586.
Viol/Layer        met1    via   met2   met3
Metal Spacing       99      0     28     11
Recheck             23      0     16      3
Short              375      3     17     11
[INFO DRT-0267] cpu time = 00:00:27, elapsed time = 00:00:21, memory = 494.52 (MB), peak = 506.46 (MB)
Total wire length = 14214 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5684 um.
Total wire length on LAYER met2 = 3194 um.
Total wire length on LAYER met3 = 5329 um.
Total wire length on LAYER met4 = 6 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2328.
Up-via summary (total 2328):.

-----------------------
 FR_MASTERSLICE       0
            li1     718
           met1    1217
           met2     389
           met3       4
           met4       0
-----------------------
                   2328


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 586 violations.
    elapsed time = 00:00:00, memory = 494.52 (MB).
    Completing 20% with 586 violations.
    elapsed time = 00:00:03, memory = 494.52 (MB).
    Completing 30% with 473 violations.
    elapsed time = 00:00:04, memory = 494.52 (MB).
    Completing 40% with 473 violations.
    elapsed time = 00:00:06, memory = 494.52 (MB).
    Completing 50% with 354 violations.
    elapsed time = 00:00:06, memory = 494.52 (MB).
    Completing 60% with 354 violations.
    elapsed time = 00:00:11, memory = 494.52 (MB).
    Completing 70% with 245 violations.
    elapsed time = 00:00:11, memory = 494.52 (MB).
    Completing 80% with 245 violations.
    elapsed time = 00:00:13, memory = 494.52 (MB).
[INFO DRT-0199]   Number of violations = 143.
Viol/Layer        met1   met2   met3
Metal Spacing       21      6      1
Short              104     10      1
[INFO DRT-0267] cpu time = 00:00:15, elapsed time = 00:00:13, memory = 494.71 (MB), peak = 506.49 (MB)
Total wire length = 14052 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5220 um.
Total wire length on LAYER met2 = 3113 um.
Total wire length on LAYER met3 = 5693 um.
Total wire length on LAYER met4 = 25 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2253.
Up-via summary (total 2253):.

-----------------------
 FR_MASTERSLICE       0
            li1     717
           met1    1139
           met2     389
           met3       8
           met4       0
-----------------------
                   2253


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 143 violations.
    elapsed time = 00:00:00, memory = 494.71 (MB).
    Completing 20% with 143 violations.
    elapsed time = 00:00:00, memory = 494.71 (MB).
    Completing 30% with 124 violations.
    elapsed time = 00:00:00, memory = 494.71 (MB).
    Completing 40% with 124 violations.
    elapsed time = 00:00:00, memory = 494.71 (MB).
    Completing 50% with 124 violations.
    elapsed time = 00:00:06, memory = 503.14 (MB).
    Completing 60% with 133 violations.
    elapsed time = 00:00:07, memory = 503.14 (MB).
    Completing 70% with 133 violations.
    elapsed time = 00:00:07, memory = 503.14 (MB).
    Completing 80% with 141 violations.
    elapsed time = 00:00:09, memory = 503.14 (MB).
    Completing 90% with 141 violations.
    elapsed time = 00:00:12, memory = 503.14 (MB).
    Completing 100% with 130 violations.
    elapsed time = 00:00:12, memory = 503.14 (MB).
[INFO DRT-0199]   Number of violations = 130.
Viol/Layer        met1   met2   met3
Metal Spacing       28      1      3
Short               97      1      0
[INFO DRT-0267] cpu time = 00:00:16, elapsed time = 00:00:12, memory = 503.14 (MB), peak = 514.80 (MB)
Total wire length = 14005 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5116 um.
Total wire length on LAYER met2 = 3033 um.
Total wire length on LAYER met3 = 5831 um.
Total wire length on LAYER met4 = 23 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2176.
Up-via summary (total 2176):.

-----------------------
 FR_MASTERSLICE       0
            li1     717
           met1    1081
           met2     372
           met3       6
           met4       0
-----------------------
                   2176


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 130 violations.
    elapsed time = 00:00:02, memory = 513.78 (MB).
    Completing 20% with 130 violations.
    elapsed time = 00:00:04, memory = 507.30 (MB).
    Completing 30% with 60 violations.
    elapsed time = 00:00:04, memory = 507.30 (MB).
    Completing 40% with 60 violations.
    elapsed time = 00:00:04, memory = 507.30 (MB).
    Completing 50% with 56 violations.
    elapsed time = 00:00:04, memory = 507.30 (MB).
    Completing 60% with 56 violations.
    elapsed time = 00:00:07, memory = 507.30 (MB).
    Completing 70% with 10 violations.
    elapsed time = 00:00:07, memory = 507.30 (MB).
    Completing 80% with 10 violations.
    elapsed time = 00:00:07, memory = 507.30 (MB).
[INFO DRT-0199]   Number of violations = 8.
Viol/Layer        met1
Short                8
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:07, memory = 518.96 (MB), peak = 518.96 (MB)
Total wire length = 14065 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4541 um.
Total wire length on LAYER met2 = 3122 um.
Total wire length on LAYER met3 = 6383 um.
Total wire length on LAYER met4 = 18 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2207.
Up-via summary (total 2207):.

-----------------------
 FR_MASTERSLICE       0
            li1     717
           met1    1049
           met2     437
           met3       4
           met4       0
-----------------------
                   2207


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 8 violations.
    elapsed time = 00:00:00, memory = 518.96 (MB).
    Completing 20% with 8 violations.
    elapsed time = 00:00:00, memory = 518.96 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 518.96 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 518.96 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 518.96 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 518.96 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 518.96 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 518.96 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 518.96 (MB), peak = 518.96 (MB)
Total wire length = 14055 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4485 um.
Total wire length on LAYER met2 = 3114 um.
Total wire length on LAYER met3 = 6437 um.
Total wire length on LAYER met4 = 18 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2209.
Up-via summary (total 2209):.

-----------------------
 FR_MASTERSLICE       0
            li1     717
           met1    1045
           met2     443
           met3       4
           met4       0
-----------------------
                   2209


[INFO DRT-0198] Complete detail routing.
Total wire length = 14055 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4485 um.
Total wire length on LAYER met2 = 3114 um.
Total wire length on LAYER met3 = 6437 um.
Total wire length on LAYER met4 = 18 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2209.
Up-via summary (total 2209):.

-----------------------
 FR_MASTERSLICE       0
            li1     717
           met1    1045
           met2     443
           met3       4
           met4       0
-----------------------
                   2209


[INFO DRT-0267] cpu time = 00:01:10, elapsed time = 00:00:57, memory = 518.96 (MB), peak = 518.96 (MB)

[INFO DRT-0180] Post processing.
Saving to /foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect/runs/wurscht/results/routing/adc_clkgen_with_edgedetect.def
