// Seed: 2849906576
module module_0 (
    output supply0 id_0,
    input wand void id_1,
    output wand id_2,
    input wire id_3,
    input wor id_4,
    input wire id_5,
    input tri0 id_6,
    input wire id_7,
    input tri1 id_8,
    input supply1 id_9,
    output tri0 id_10,
    output uwire id_11,
    output wand id_12,
    output wand id_13
);
endmodule
module module_1 (
    output tri0  id_0,
    inout  logic id_1,
    input  tri0  id_2,
    output wand  id_3,
    input  uwire id_4
);
  logic id_6, id_7, id_8 = id_1, id_9;
  module_0(
      id_3, id_2, id_0, id_2, id_4, id_4, id_2, id_2, id_2, id_2, id_3, id_0, id_0, id_0
  );
  always id_9 <= id_7;
endmodule
