#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x11c6076f0 .scope module, "RefModule" "RefModule" 2 2;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
o0x120040010 .functor BUFZ 1, C4<z>; HiZ drive
v0x11c60a3f0_0 .net "clk", 0 0, o0x120040010;  0 drivers
o0x120040040 .functor BUFZ 1, C4<z>; HiZ drive
v0x11c61a380_0 .net "d", 0 0, o0x120040040;  0 drivers
v0x11c61a420_0 .var "q", 0 0;
v0x11c61a4d0_0 .var "qn", 0 0;
v0x11c61a570_0 .var "qp", 0 0;
E_0x11c608290 .event anyedge, v0x11c60a3f0_0, v0x11c61a570_0, v0x11c61a4d0_0;
E_0x11c607ae0 .event negedge, v0x11c60a3f0_0;
E_0x11c607860 .event posedge, v0x11c60a3f0_0;
    .scope S_0x11c6076f0;
T_0 ;
    %wait E_0x11c607860;
    %load/vec4 v0x11c61a380_0;
    %assign/vec4 v0x11c61a570_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x11c6076f0;
T_1 ;
    %wait E_0x11c607ae0;
    %load/vec4 v0x11c61a380_0;
    %assign/vec4 v0x11c61a4d0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x11c6076f0;
T_2 ;
    %wait E_0x11c608290;
    %load/vec4 v0x11c60a3f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.0, 8;
    %load/vec4 v0x11c61a570_0;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %load/vec4 v0x11c61a4d0_0;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %assign/vec4 v0x11c61a420_0, 0;
    %jmp T_2;
    .thread T_2, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "./dataset-timescale-out/Prob078_dualedge_ref.sv";
