// ------------------------------------------------------------------------- 
// High Level Design Compiler for Intel(R) FPGAs Version 20.3 (Release Build #158)
// 
// Legal Notice: Copyright 2020 Intel Corporation.  All rights reserved.
// Your use of  Intel Corporation's design tools,  logic functions and other
// software and  tools, and its AMPP partner logic functions, and any output
// files any  of the foregoing (including  device programming  or simulation
// files), and  any associated  documentation  or information  are expressly
// subject  to the terms and  conditions of the  Intel FPGA Software License
// Agreement, Intel MegaCore Function License Agreement, or other applicable
// license agreement,  including,  without limitation,  that your use is for
// the  sole  purpose of  programming  logic devices  manufactured by  Intel
// and  sold by Intel  or its authorized  distributors. Please refer  to the
// applicable agreement for further details.
// ---------------------------------------------------------------------------

// SystemVerilog created from k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE7000009_41_B1_stall_region
// SystemVerilog created on Thu Nov 18 14:43:43 2021


(* altera_attribute = "-name AUTO_SHIFT_REGISTER_RECOGNITION OFF; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 10037; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 15400; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 12020; -name MESSAGE_DISABLE 12030; -name MESSAGE_DISABLE 12010; -name MESSAGE_DISABLE 12110; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 13410; -name MESSAGE_DISABLE 113007; -name MESSAGE_DISABLE 10958" *)
module k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE7000009_41_B1_stall_region (
    input wire [511:0] in_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4113_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_readdata,
    input wire [0:0] in_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4113_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_writeack,
    input wire [0:0] in_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4113_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_waitrequest,
    input wire [0:0] in_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4113_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_readdatavalid,
    output wire [32:0] out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4113_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_address,
    output wire [0:0] out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4113_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_enable,
    output wire [0:0] out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4113_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_read,
    output wire [0:0] out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4113_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_write,
    output wire [511:0] out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4113_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_writedata,
    output wire [63:0] out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4113_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_byteenable,
    output wire [4:0] out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4113_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_burstcount,
    input wire [63:0] in_arg12,
    input wire [63:0] in_arg8,
    input wire [0:0] in_flush,
    input wire [0:0] in_stall_in,
    output wire [0:0] out_stall_out,
    input wire [63:0] in_acl_global_id_02,
    input wire [31:0] in_acl_hw_wg_id4,
    input wire [63:0] in_memcoalesce_extrValue_1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_fpgaunique_01,
    input wire [63:0] in_sroa_0124_0180,
    input wire [0:0] in_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4110,
    input wire [0:0] in_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_418,
    input wire [0:0] in_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_419,
    input wire [0:0] in_valid_in,
    input wire [511:0] in_lm_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_readdata,
    input wire [0:0] in_lm_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_writeack,
    input wire [0:0] in_lm_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_waitrequest,
    input wire [0:0] in_lm_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_readdatavalid,
    output wire [32:0] out_lm_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_address,
    output wire [0:0] out_lm_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_enable,
    output wire [0:0] out_lm_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_read,
    output wire [0:0] out_lm_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_write,
    output wire [511:0] out_lm_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_writedata,
    output wire [63:0] out_lm_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_byteenable,
    output wire [4:0] out_lm_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_burstcount,
    output wire [63:0] out_acl_global_id_02,
    output wire [31:0] out_acl_hw_wg_id4,
    output wire [63:0] out_memcoalesce_extrValue_1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_fpgaunique_01,
    output wire [0:0] out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4110,
    output wire [63:0] out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4111,
    output wire [0:0] out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4112,
    output wire [0:0] out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_418,
    output wire [0:0] out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_419,
    output wire [0:0] out_valid_out,
    input wire [511:0] in_memdep_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_readdata,
    input wire [0:0] in_memdep_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_writeack,
    input wire [0:0] in_memdep_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_waitrequest,
    input wire [0:0] in_memdep_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_readdatavalid,
    output wire [32:0] out_memdep_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_address,
    output wire [0:0] out_memdep_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_enable,
    output wire [0:0] out_memdep_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_read,
    output wire [0:0] out_memdep_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_write,
    output wire [511:0] out_memdep_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_writedata,
    output wire [63:0] out_memdep_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_byteenable,
    output wire [4:0] out_memdep_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_burstcount,
    input wire [511:0] in_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4117_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_readdata,
    input wire [0:0] in_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4117_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_writeack,
    input wire [0:0] in_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4117_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_waitrequest,
    input wire [0:0] in_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4117_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_readdatavalid,
    output wire [0:0] out_lsu_memdep_o_active,
    input wire [511:0] in_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4121_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_readdata,
    input wire [0:0] in_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4121_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_writeack,
    input wire [0:0] in_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4121_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_waitrequest,
    input wire [0:0] in_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4121_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_readdatavalid,
    output wire [32:0] out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4117_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_address,
    output wire [0:0] out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4117_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_enable,
    output wire [0:0] out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4117_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_read,
    output wire [0:0] out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4117_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_write,
    output wire [511:0] out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4117_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_writedata,
    output wire [63:0] out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4117_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_byteenable,
    output wire [4:0] out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4117_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_burstcount,
    output wire [32:0] out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4121_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_address,
    output wire [0:0] out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4121_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_enable,
    output wire [0:0] out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4121_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_read,
    output wire [0:0] out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4121_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_write,
    output wire [511:0] out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4121_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_writedata,
    output wire [63:0] out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4121_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_byteenable,
    output wire [4:0] out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4121_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_burstcount,
    output wire [0:0] out_lsu_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4121_o_active,
    input wire [63:0] in_arg11_0_tpl,
    input wire [63:0] in_arg15_0_tpl,
    input wire clock,
    input wire resetn
    );

    wire [0:0] GND_q;
    wire [0:0] VCC_q;
    wire [31:0] c_i32_139_q;
    wire [0:0] i_acl_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4116_q;
    wire [0:0] i_guard_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4134_q;
    wire [32:0] i_llvm_fpga_mem_lm_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_out_lm_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_address;
    wire [4:0] i_llvm_fpga_mem_lm_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_out_lm_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_burstcount;
    wire [63:0] i_llvm_fpga_mem_lm_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_out_lm_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_out_lm_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_out_lm_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_out_lm_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_write;
    wire [511:0] i_llvm_fpga_mem_lm_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_out_lm_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_lm_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_lm_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_out_o_valid;
    wire [0:0] i_llvm_fpga_mem_memdep_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_out_lsu_memdep_o_active;
    wire [32:0] i_llvm_fpga_mem_memdep_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_out_memdep_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_address;
    wire [4:0] i_llvm_fpga_mem_memdep_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_out_memdep_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_burstcount;
    wire [63:0] i_llvm_fpga_mem_memdep_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_out_memdep_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_memdep_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_out_memdep_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_enable;
    wire [0:0] i_llvm_fpga_mem_memdep_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_out_memdep_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_read;
    wire [0:0] i_llvm_fpga_mem_memdep_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_out_memdep_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_write;
    wire [511:0] i_llvm_fpga_mem_memdep_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_out_memdep_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_writedata;
    wire [0:0] i_llvm_fpga_mem_memdep_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_memdep_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_out_o_valid;
    wire [0:0] i_llvm_fpga_mem_memdep_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_out_o_writeack;
    wire [31:0] i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_out_o_valid;
    wire [32:0] i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4113_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_address;
    wire [4:0] i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4113_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_burstcount;
    wire [63:0] i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4113_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4113_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_enable;
    wire [0:0] i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4113_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_read;
    wire [0:0] i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4113_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_write;
    wire [511:0] i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4113_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4117_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4122_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4117_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4122_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4117_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4122_out_o_valid;
    wire [32:0] i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4117_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4122_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4117_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_address;
    wire [4:0] i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4117_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4122_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4117_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_burstcount;
    wire [63:0] i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4117_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4122_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4117_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4117_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4122_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4117_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_enable;
    wire [0:0] i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4117_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4122_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4117_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_read;
    wire [0:0] i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4117_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4122_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4117_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_write;
    wire [511:0] i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4117_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4122_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4117_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_writedata;
    wire [0:0] i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4129_out_lsu_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4121_o_active;
    wire [0:0] i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4129_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4129_out_o_valid;
    wire [32:0] i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4129_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4121_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_address;
    wire [4:0] i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4129_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4121_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_burstcount;
    wire [63:0] i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4129_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4121_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4129_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4121_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_enable;
    wire [0:0] i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4129_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4121_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_read;
    wire [0:0] i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4129_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4121_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_write;
    wire [511:0] i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4129_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4121_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_writedata;
    wire [63:0] i_llvm_fpga_sync_buffer_p1024i32_arg12_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4126_out_buffer_out;
    wire [0:0] i_llvm_fpga_sync_buffer_p1024i32_arg12_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4126_out_stall_out;
    wire [0:0] i_llvm_fpga_sync_buffer_p1024i32_arg12_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4126_out_valid_out;
    wire [9:0] i_llvm_fpga_sync_buffer_p1024i32_arg12_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4126_vt_const_9_q;
    wire [63:0] i_llvm_fpga_sync_buffer_p1024i32_arg12_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4126_vt_join_q;
    wire [53:0] i_llvm_fpga_sync_buffer_p1024i32_arg12_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4126_vt_select_63_b;
    wire [63:0] i_llvm_fpga_sync_buffer_p1024i32_arg8_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_417_out_buffer_out;
    wire [0:0] i_llvm_fpga_sync_buffer_p1024i32_arg8_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_417_out_stall_out;
    wire [0:0] i_llvm_fpga_sync_buffer_p1024i32_arg8_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_417_out_valid_out;
    wire [63:0] i_llvm_fpga_sync_buffer_p1024i32_arg8_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_417_vt_join_q;
    wire [53:0] i_llvm_fpga_sync_buffer_p1024i32_arg8_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_417_vt_select_63_b;
    wire [0:0] i_not_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4110_q;
    wire [0:0] i_not_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4117_q;
    wire [0:0] i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4112_q;
    wire [0:0] i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4114_q;
    wire [0:0] i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q;
    wire [0:0] i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q;
    wire [1:0] i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4127_vt_const_1_q;
    wire [63:0] i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4127_vt_join_q;
    wire [61:0] i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4127_vt_select_63_b;
    wire [63:0] i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4128_vt_join_q;
    wire [61:0] i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4128_vt_select_63_b;
    wire [0:0] i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4132_q;
    wire [0:0] i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4135_q;
    wire [63:0] i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_418_vt_join_q;
    wire [61:0] i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_418_vt_select_63_b;
    wire [63:0] i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_vt_join_q;
    wire [61:0] i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_vt_select_63_b;
    wire [0:0] i_xor5_and_i0_not_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4118_q;
    wire [0:0] i_xor_and_i0_not_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4111_q;
    wire [0:0] ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_stall_out;
    wire [0:0] ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_valid_out;
    wire [63:0] ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl;
    wire [0:0] ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_1_tpl;
    wire [63:0] ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_2_tpl;
    wire [0:0] ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_3_tpl;
    wire [0:0] ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_4_tpl;
    wire [63:0] ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl;
    wire [31:0] ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_6_tpl;
    wire [31:0] c_i32_136_recast_x_q;
    wire [0:0] i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x_out_stall_out;
    wire [0:0] i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x_out_valid_out;
    wire [63:0] i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x_out_buffer_out_0_tpl;
    wire [0:0] i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg15_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4124_aunroll_x_out_stall_out;
    wire [0:0] i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg15_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4124_aunroll_x_out_valid_out;
    wire [63:0] i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg15_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4124_aunroll_x_out_buffer_out_0_tpl;
    wire [31:0] i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4120_sel_x_b;
    wire [63:0] i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4123_sel_x_b;
    wire [63:0] i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_414_sel_x_b;
    wire [64:0] dupName_3_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_a;
    wire [64:0] dupName_3_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_b;
    logic [64:0] dupName_3_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_o;
    wire [64:0] dupName_3_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_q;
    wire [61:0] dupName_3_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_narrow_x_b;
    wire [63:0] dupName_3_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_shift_join_x_q;
    wire [63:0] dupName_3_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_dupName_0_trunc_sel_x_b;
    wire [64:0] dupName_4_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_a;
    wire [64:0] dupName_4_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_b;
    logic [64:0] dupName_4_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_o;
    wire [64:0] dupName_4_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_q;
    wire [61:0] dupName_4_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_narrow_x_b;
    wire [63:0] dupName_4_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_shift_join_x_q;
    wire [63:0] dupName_4_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_dupName_0_trunc_sel_x_b;
    wire [64:0] dupName_5_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_a;
    wire [64:0] dupName_5_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_b;
    logic [64:0] dupName_5_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_o;
    wire [64:0] dupName_5_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_q;
    wire [61:0] dupName_5_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_narrow_x_b;
    wire [63:0] dupName_5_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_shift_join_x_q;
    wire [63:0] dupName_5_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_dupName_0_trunc_sel_x_b;
    wire [64:0] dupName_6_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_a;
    wire [64:0] dupName_6_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_b;
    logic [64:0] dupName_6_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_o;
    wire [64:0] dupName_6_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_q;
    wire [61:0] dupName_6_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_narrow_x_b;
    wire [63:0] dupName_6_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_shift_join_x_q;
    wire [63:0] dupName_6_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_dupName_0_trunc_sel_x_b;
    wire [64:0] dupName_7_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_a;
    wire [64:0] dupName_7_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_b;
    logic [64:0] dupName_7_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_o;
    wire [64:0] dupName_7_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_q;
    wire [63:0] dupName_7_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_c_i64_41_x_q;
    wire [63:0] dupName_7_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b;
    wire [1:0] join_for_coalesced_delay_0_q;
    wire [0:0] sel_for_coalesced_delay_0_b;
    wire [0:0] sel_for_coalesced_delay_0_c;
    wire [96:0] join_for_coalesced_delay_1_q;
    wire [63:0] sel_for_coalesced_delay_1_b;
    wire [31:0] sel_for_coalesced_delay_1_c;
    wire [0:0] sel_for_coalesced_delay_1_d;
    wire [1:0] join_for_coalesced_delay_2_q;
    wire [0:0] sel_for_coalesced_delay_2_b;
    wire [0:0] sel_for_coalesced_delay_2_c;
    wire [1:0] join_for_coalesced_delay_3_q;
    wire [0:0] sel_for_coalesced_delay_3_b;
    wire [0:0] sel_for_coalesced_delay_3_c;
    wire [0:0] redist0_dupName_7_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_218_fifo_valid_in;
    wire redist0_dupName_7_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_218_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist0_dupName_7_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_218_fifo_stall_in;
    wire redist0_dupName_7_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_218_fifo_stall_in_bitsignaltemp;
    wire [63:0] redist0_dupName_7_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_218_fifo_data_in;
    wire [0:0] redist0_dupName_7_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_218_fifo_valid_out;
    wire redist0_dupName_7_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_218_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist0_dupName_7_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_218_fifo_stall_out;
    wire redist0_dupName_7_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_218_fifo_stall_out_bitsignaltemp;
    wire [63:0] redist0_dupName_7_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_218_fifo_data_out;
    wire [0:0] redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_valid_in;
    wire redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_stall_in;
    wire redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_stall_in_bitsignaltemp;
    wire [63:0] redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_data_in;
    wire [0:0] redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_valid_out;
    wire redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_stall_out;
    wire redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_stall_out_bitsignaltemp;
    wire [63:0] redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_data_out;
    wire [0:0] redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_valid_in;
    wire redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_stall_in;
    wire redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_stall_in_bitsignaltemp;
    wire [63:0] redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_data_in;
    wire [0:0] redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_valid_out;
    wire redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_stall_out;
    wire redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_stall_out_bitsignaltemp;
    wire [63:0] redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_data_out;
    wire [0:0] redist11_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_628_fifo_valid_in;
    wire redist11_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_628_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist11_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_628_fifo_stall_in;
    wire redist11_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_628_fifo_stall_in_bitsignaltemp;
    wire [63:0] redist11_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_628_fifo_data_in;
    wire [0:0] redist11_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_628_fifo_valid_out;
    wire redist11_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_628_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist11_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_628_fifo_stall_out;
    wire redist11_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_628_fifo_stall_out_bitsignaltemp;
    wire [63:0] redist11_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_628_fifo_data_out;
    wire [0:0] redist13_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_vt_join_q_192_fifo_valid_in;
    wire redist13_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_vt_join_q_192_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist13_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_vt_join_q_192_fifo_stall_in;
    wire redist13_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_vt_join_q_192_fifo_stall_in_bitsignaltemp;
    wire [63:0] redist13_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_vt_join_q_192_fifo_data_in;
    wire [0:0] redist13_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_vt_join_q_192_fifo_valid_out;
    wire redist13_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_vt_join_q_192_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist13_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_vt_join_q_192_fifo_stall_out;
    wire redist13_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_vt_join_q_192_fifo_stall_out_bitsignaltemp;
    wire [63:0] redist13_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_vt_join_q_192_fifo_data_out;
    wire [0:0] redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_valid_in;
    wire redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_stall_in;
    wire redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_data_in;
    wire [0:0] redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_valid_out;
    wire redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_stall_out;
    wire redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_data_out;
    wire [0:0] redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_valid_in;
    wire redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_stall_in;
    wire redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_data_in;
    wire [0:0] redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_valid_out;
    wire redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_stall_out;
    wire redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_data_out;
    wire [0:0] redist16_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_218_fifo_valid_in;
    wire redist16_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_218_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist16_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_218_fifo_stall_in;
    wire redist16_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_218_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist16_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_218_fifo_data_in;
    wire [0:0] redist16_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_218_fifo_valid_out;
    wire redist16_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_218_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist16_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_218_fifo_stall_out;
    wire redist16_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_218_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist16_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_218_fifo_data_out;
    wire [0:0] coalesced_delay_0_fifo_valid_in;
    wire coalesced_delay_0_fifo_valid_in_bitsignaltemp;
    wire [0:0] coalesced_delay_0_fifo_stall_in;
    wire coalesced_delay_0_fifo_stall_in_bitsignaltemp;
    wire [1:0] coalesced_delay_0_fifo_data_in;
    wire [0:0] coalesced_delay_0_fifo_valid_out;
    wire coalesced_delay_0_fifo_valid_out_bitsignaltemp;
    wire [0:0] coalesced_delay_0_fifo_stall_out;
    wire coalesced_delay_0_fifo_stall_out_bitsignaltemp;
    wire [1:0] coalesced_delay_0_fifo_data_out;
    wire [0:0] coalesced_delay_1_fifo_valid_in;
    wire coalesced_delay_1_fifo_valid_in_bitsignaltemp;
    wire [0:0] coalesced_delay_1_fifo_stall_in;
    wire coalesced_delay_1_fifo_stall_in_bitsignaltemp;
    wire [96:0] coalesced_delay_1_fifo_data_in;
    wire [0:0] coalesced_delay_1_fifo_valid_out;
    wire coalesced_delay_1_fifo_valid_out_bitsignaltemp;
    wire [0:0] coalesced_delay_1_fifo_stall_out;
    wire coalesced_delay_1_fifo_stall_out_bitsignaltemp;
    wire [96:0] coalesced_delay_1_fifo_data_out;
    wire [0:0] coalesced_delay_2_fifo_valid_in;
    wire coalesced_delay_2_fifo_valid_in_bitsignaltemp;
    wire [0:0] coalesced_delay_2_fifo_stall_in;
    wire coalesced_delay_2_fifo_stall_in_bitsignaltemp;
    wire [1:0] coalesced_delay_2_fifo_data_in;
    wire [0:0] coalesced_delay_2_fifo_valid_out;
    wire coalesced_delay_2_fifo_valid_out_bitsignaltemp;
    wire [0:0] coalesced_delay_2_fifo_stall_out;
    wire coalesced_delay_2_fifo_stall_out_bitsignaltemp;
    wire [1:0] coalesced_delay_2_fifo_data_out;
    wire [0:0] coalesced_delay_3_fifo_valid_in;
    wire coalesced_delay_3_fifo_valid_in_bitsignaltemp;
    wire [0:0] coalesced_delay_3_fifo_stall_in;
    wire coalesced_delay_3_fifo_stall_in_bitsignaltemp;
    wire [1:0] coalesced_delay_3_fifo_data_in;
    wire [0:0] coalesced_delay_3_fifo_valid_out;
    wire coalesced_delay_3_fifo_valid_out_bitsignaltemp;
    wire [0:0] coalesced_delay_3_fifo_stall_out;
    wire coalesced_delay_3_fifo_stall_out_bitsignaltemp;
    wire [1:0] coalesced_delay_3_fifo_data_out;
    wire [31:0] bubble_join_i_llvm_fpga_mem_lm_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_q;
    wire [31:0] bubble_select_i_llvm_fpga_mem_lm_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_b;
    wire [0:0] bubble_join_i_llvm_fpga_mem_memdep_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_q;
    wire [0:0] bubble_select_i_llvm_fpga_mem_memdep_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_b;
    wire [31:0] bubble_join_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_q;
    wire [31:0] bubble_select_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_b;
    wire [31:0] bubble_join_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4117_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4122_q;
    wire [31:0] bubble_select_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4117_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4122_b;
    wire [63:0] bubble_join_i_llvm_fpga_sync_buffer_p1024i32_arg12_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4126_q;
    wire [63:0] bubble_select_i_llvm_fpga_sync_buffer_p1024i32_arg12_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4126_b;
    wire [63:0] bubble_join_i_llvm_fpga_sync_buffer_p1024i32_arg8_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_417_q;
    wire [63:0] bubble_select_i_llvm_fpga_sync_buffer_p1024i32_arg8_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_417_b;
    wire [226:0] bubble_join_stall_entry_q;
    wire [63:0] bubble_select_stall_entry_b;
    wire [31:0] bubble_select_stall_entry_c;
    wire [63:0] bubble_select_stall_entry_d;
    wire [63:0] bubble_select_stall_entry_e;
    wire [0:0] bubble_select_stall_entry_f;
    wire [0:0] bubble_select_stall_entry_g;
    wire [0:0] bubble_select_stall_entry_h;
    wire [226:0] bubble_join_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_q;
    wire [63:0] bubble_select_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_b;
    wire [0:0] bubble_select_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_c;
    wire [63:0] bubble_select_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_d;
    wire [0:0] bubble_select_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_e;
    wire [0:0] bubble_select_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_f;
    wire [63:0] bubble_select_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_g;
    wire [31:0] bubble_select_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_h;
    wire [63:0] bubble_join_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x_q;
    wire [63:0] bubble_select_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x_b;
    wire [63:0] bubble_join_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg15_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4124_aunroll_x_q;
    wire [63:0] bubble_select_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg15_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4124_aunroll_x_b;
    wire [63:0] bubble_join_redist0_dupName_7_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_218_fifo_q;
    wire [63:0] bubble_select_redist0_dupName_7_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_218_fifo_b;
    wire [63:0] bubble_join_redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_q;
    wire [63:0] bubble_select_redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_b;
    wire [63:0] bubble_join_redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_q;
    wire [63:0] bubble_select_redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_b;
    wire [63:0] bubble_join_redist11_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_628_fifo_q;
    wire [63:0] bubble_select_redist11_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_628_fifo_b;
    wire [63:0] bubble_join_redist13_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_vt_join_q_192_fifo_q;
    wire [63:0] bubble_select_redist13_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_vt_join_q_192_fifo_b;
    wire [0:0] bubble_join_redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_q;
    wire [0:0] bubble_select_redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_b;
    wire [0:0] bubble_join_redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_q;
    wire [0:0] bubble_select_redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_b;
    wire [0:0] bubble_join_redist16_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_218_fifo_q;
    wire [0:0] bubble_select_redist16_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_218_fifo_b;
    wire [1:0] bubble_join_coalesced_delay_0_fifo_q;
    wire [1:0] bubble_select_coalesced_delay_0_fifo_b;
    wire [96:0] bubble_join_coalesced_delay_1_fifo_q;
    wire [96:0] bubble_select_coalesced_delay_1_fifo_b;
    wire [1:0] bubble_join_coalesced_delay_2_fifo_q;
    wire [1:0] bubble_select_coalesced_delay_2_fifo_b;
    wire [1:0] bubble_join_coalesced_delay_3_fifo_q;
    wire [1:0] bubble_select_coalesced_delay_3_fifo_b;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_and0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_and1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_or1;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_V2;
    wire [0:0] SE_i_xor_and_i0_not_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4111_wireValid;
    wire [0:0] SE_i_xor_and_i0_not_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4111_and0;
    wire [0:0] SE_i_xor_and_i0_not_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4111_and1;
    wire [0:0] SE_i_xor_and_i0_not_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4111_backStall;
    wire [0:0] SE_i_xor_and_i0_not_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4111_V0;
    wire [0:0] SE_stall_entry_wireValid;
    wire [0:0] SE_stall_entry_backStall;
    wire [0:0] SE_stall_entry_V0;
    wire [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_wireValid;
    wire [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_wireStall;
    wire [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_StallValid;
    wire [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_toReg0;
    reg [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_fromReg0;
    wire [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_consumed0;
    wire [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_toReg1;
    reg [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_fromReg1;
    wire [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_consumed1;
    wire [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_toReg2;
    reg [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_fromReg2;
    wire [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_consumed2;
    wire [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_toReg3;
    reg [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_fromReg3;
    wire [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_consumed3;
    wire [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_toReg4;
    reg [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_fromReg4;
    wire [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_consumed4;
    wire [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_toReg5;
    reg [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_fromReg5;
    wire [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_consumed5;
    wire [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_toReg6;
    reg [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_fromReg6;
    wire [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_consumed6;
    wire [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_toReg7;
    reg [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_fromReg7;
    wire [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_consumed7;
    wire [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_toReg8;
    reg [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_fromReg8;
    wire [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_consumed8;
    wire [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_or0;
    wire [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_or1;
    wire [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_or2;
    wire [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_or3;
    wire [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_or4;
    wire [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_or5;
    wire [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_or6;
    wire [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_or7;
    wire [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_backStall;
    wire [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_V0;
    wire [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_V1;
    wire [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_V2;
    wire [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_V3;
    wire [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_V4;
    wire [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_V5;
    wire [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_V6;
    wire [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_V7;
    wire [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_V8;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x_and0;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x_and1;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x_or0;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x_V0;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x_V1;
    wire [0:0] SE_out_redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_wireValid;
    wire [0:0] SE_out_redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_wireStall;
    wire [0:0] SE_out_redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_StallValid;
    wire [0:0] SE_out_redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_toReg0;
    reg [0:0] SE_out_redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_fromReg0;
    wire [0:0] SE_out_redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_consumed0;
    wire [0:0] SE_out_redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_toReg1;
    reg [0:0] SE_out_redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_fromReg1;
    wire [0:0] SE_out_redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_consumed1;
    wire [0:0] SE_out_redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_or0;
    wire [0:0] SE_out_redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_backStall;
    wire [0:0] SE_out_redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_V0;
    wire [0:0] SE_out_redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_V1;
    wire [0:0] SE_out_redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_wireValid;
    wire [0:0] SE_out_redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_wireStall;
    wire [0:0] SE_out_redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_StallValid;
    wire [0:0] SE_out_redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_toReg0;
    reg [0:0] SE_out_redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_fromReg0;
    wire [0:0] SE_out_redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_consumed0;
    wire [0:0] SE_out_redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_toReg1;
    reg [0:0] SE_out_redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_fromReg1;
    wire [0:0] SE_out_redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_consumed1;
    wire [0:0] SE_out_redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_or0;
    wire [0:0] SE_out_redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_backStall;
    wire [0:0] SE_out_redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_V0;
    wire [0:0] SE_out_redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_V1;
    wire [0:0] SE_out_redist13_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_vt_join_q_192_fifo_wireValid;
    wire [0:0] SE_out_redist13_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_vt_join_q_192_fifo_and0;
    wire [0:0] SE_out_redist13_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_vt_join_q_192_fifo_and1;
    wire [0:0] SE_out_redist13_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_vt_join_q_192_fifo_backStall;
    wire [0:0] SE_out_redist13_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_vt_join_q_192_fifo_V0;
    wire [0:0] SE_out_redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_wireValid;
    wire [0:0] SE_out_redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_wireStall;
    wire [0:0] SE_out_redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_StallValid;
    wire [0:0] SE_out_redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_toReg0;
    reg [0:0] SE_out_redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_fromReg0;
    wire [0:0] SE_out_redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_consumed0;
    wire [0:0] SE_out_redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_toReg1;
    reg [0:0] SE_out_redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_fromReg1;
    wire [0:0] SE_out_redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_consumed1;
    wire [0:0] SE_out_redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_and0;
    wire [0:0] SE_out_redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_and1;
    wire [0:0] SE_out_redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_or0;
    wire [0:0] SE_out_redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_backStall;
    wire [0:0] SE_out_redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_V0;
    wire [0:0] SE_out_redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_V1;
    wire [0:0] SE_out_redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_wireValid;
    wire [0:0] SE_out_redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_wireStall;
    wire [0:0] SE_out_redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_StallValid;
    wire [0:0] SE_out_redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_toReg0;
    reg [0:0] SE_out_redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_fromReg0;
    wire [0:0] SE_out_redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_consumed0;
    wire [0:0] SE_out_redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_toReg1;
    reg [0:0] SE_out_redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_fromReg1;
    wire [0:0] SE_out_redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_consumed1;
    wire [0:0] SE_out_redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_or0;
    wire [0:0] SE_out_redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_backStall;
    wire [0:0] SE_out_redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_V0;
    wire [0:0] SE_out_redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_V1;
    wire [0:0] SE_out_redist16_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_218_fifo_wireValid;
    wire [0:0] SE_out_redist16_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_218_fifo_and0;
    wire [0:0] SE_out_redist16_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_218_fifo_and1;
    wire [0:0] SE_out_redist16_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_218_fifo_and2;
    wire [0:0] SE_out_redist16_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_218_fifo_backStall;
    wire [0:0] SE_out_redist16_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_218_fifo_V0;
    wire [0:0] SE_out_coalesced_delay_0_fifo_wireValid;
    wire [0:0] SE_out_coalesced_delay_0_fifo_wireStall;
    wire [0:0] SE_out_coalesced_delay_0_fifo_StallValid;
    wire [0:0] SE_out_coalesced_delay_0_fifo_toReg0;
    reg [0:0] SE_out_coalesced_delay_0_fifo_fromReg0;
    wire [0:0] SE_out_coalesced_delay_0_fifo_consumed0;
    wire [0:0] SE_out_coalesced_delay_0_fifo_toReg1;
    reg [0:0] SE_out_coalesced_delay_0_fifo_fromReg1;
    wire [0:0] SE_out_coalesced_delay_0_fifo_consumed1;
    wire [0:0] SE_out_coalesced_delay_0_fifo_or0;
    wire [0:0] SE_out_coalesced_delay_0_fifo_backStall;
    wire [0:0] SE_out_coalesced_delay_0_fifo_V0;
    wire [0:0] SE_out_coalesced_delay_0_fifo_V1;
    wire [0:0] SE_out_coalesced_delay_2_fifo_wireValid;
    wire [0:0] SE_out_coalesced_delay_2_fifo_wireStall;
    wire [0:0] SE_out_coalesced_delay_2_fifo_StallValid;
    wire [0:0] SE_out_coalesced_delay_2_fifo_toReg0;
    reg [0:0] SE_out_coalesced_delay_2_fifo_fromReg0;
    wire [0:0] SE_out_coalesced_delay_2_fifo_consumed0;
    wire [0:0] SE_out_coalesced_delay_2_fifo_toReg1;
    reg [0:0] SE_out_coalesced_delay_2_fifo_fromReg1;
    wire [0:0] SE_out_coalesced_delay_2_fifo_consumed1;
    wire [0:0] SE_out_coalesced_delay_2_fifo_or0;
    wire [0:0] SE_out_coalesced_delay_2_fifo_backStall;
    wire [0:0] SE_out_coalesced_delay_2_fifo_V0;
    wire [0:0] SE_out_coalesced_delay_2_fifo_V1;
    wire [0:0] SE_out_coalesced_delay_3_fifo_wireValid;
    wire [0:0] SE_out_coalesced_delay_3_fifo_and0;
    wire [0:0] SE_out_coalesced_delay_3_fifo_and1;
    wire [0:0] SE_out_coalesced_delay_3_fifo_and2;
    wire [0:0] SE_out_coalesced_delay_3_fifo_and3;
    wire [0:0] SE_out_coalesced_delay_3_fifo_backStall;
    wire [0:0] SE_out_coalesced_delay_3_fifo_V0;
    wire [0:0] SE_out_bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_1_wireValid;
    wire [0:0] SE_out_bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_1_backStall;
    wire [0:0] SE_out_bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_1_V0;
    wire [0:0] SE_out_bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_2_wireValid;
    wire [0:0] SE_out_bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_2_backStall;
    wire [0:0] SE_out_bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_2_V0;
    wire [0:0] SE_out_bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_3_wireValid;
    wire [0:0] SE_out_bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_3_backStall;
    wire [0:0] SE_out_bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_3_V0;
    wire [0:0] SE_out_bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_4_wireValid;
    wire [0:0] SE_out_bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_4_backStall;
    wire [0:0] SE_out_bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_4_V0;
    wire [0:0] bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_1_reg_valid_in;
    wire bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_1_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_1_reg_stall_in;
    wire bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_1_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_1_reg_valid_out;
    wire bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_1_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_1_reg_stall_out;
    wire bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_1_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_2_reg_valid_in;
    wire bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_2_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_2_reg_stall_in;
    wire bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_2_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_2_reg_valid_out;
    wire bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_2_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_2_reg_stall_out;
    wire bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_2_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_3_reg_valid_in;
    wire bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_3_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_3_reg_stall_in;
    wire bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_3_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_3_reg_valid_out;
    wire bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_3_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_3_reg_stall_out;
    wire bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_3_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_4_reg_valid_in;
    wire bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_4_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_4_reg_stall_in;
    wire bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_4_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_4_reg_valid_out;
    wire bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_4_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_4_reg_stall_out;
    wire bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_4_reg_stall_out_bitsignaltemp;


    // join_for_coalesced_delay_1(BITJOIN,158)
    assign join_for_coalesced_delay_1_q = {bubble_select_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_f, bubble_select_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_h, bubble_select_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_d};

    // c_i32_139(CONSTANT,4)
    assign c_i32_139_q = $unsigned(32'b00000000000000000000000000000001);

    // VCC(CONSTANT,1)
    assign VCC_q = $unsigned(1'b1);

    // c_i32_136_recast_x(CONSTANT,85)
    assign c_i32_136_recast_x_q = $unsigned(32'b11111111111111111111111111111111);

    // bubble_join_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411(BITJOIN,185)
    assign bubble_join_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_q = i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411(BITSELECT,186)
    assign bubble_select_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_b = $unsigned(bubble_join_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_q[31:0]);

    // i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412(LOGICAL,29)@193
    assign i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q = $unsigned(bubble_select_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_b != c_i32_136_recast_x_q ? 1'b1 : 1'b0);

    // redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo(STALLFIFO,171)
    assign redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_valid_in = SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_V1;
    assign redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_stall_in = SE_out_redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_backStall;
    assign redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_data_in = i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q;
    assign redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_valid_in_bitsignaltemp = redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_valid_in[0];
    assign redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_stall_in_bitsignaltemp = redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_stall_in[0];
    assign redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_valid_out[0] = redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_valid_out_bitsignaltemp;
    assign redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_stall_out[0] = redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(193),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo (
        .valid_in(redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_valid_in_bitsignaltemp),
        .stall_in(redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_stall_in_bitsignaltemp),
        .data_in(i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q),
        .valid_out(redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_valid_out_bitsignaltemp),
        .stall_out(redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_stall_out_bitsignaltemp),
        .data_out(redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo(BITJOIN,230)
    assign bubble_join_redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_q = redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_data_out;

    // bubble_select_redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo(BITSELECT,231)
    assign bubble_select_redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_b = $unsigned(bubble_join_redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_q[0:0]);

    // SE_out_redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo(STALLENABLE,330)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_fromReg0 <= '0;
            SE_out_redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_fromReg0 <= SE_out_redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_toReg0;
            // Successor 1
            SE_out_redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_fromReg1 <= SE_out_redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_consumed0 = (~ (SE_out_redist13_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_vt_join_q_192_fifo_backStall) & SE_out_redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_wireValid) | SE_out_redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_fromReg0;
    assign SE_out_redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_consumed1 = (~ (redist11_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_628_fifo_stall_out) & SE_out_redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_wireValid) | SE_out_redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_fromReg1;
    // Consuming
    assign SE_out_redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_StallValid = SE_out_redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_backStall & SE_out_redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_wireValid;
    assign SE_out_redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_toReg0 = SE_out_redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_StallValid & SE_out_redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_consumed0;
    assign SE_out_redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_toReg1 = SE_out_redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_StallValid & SE_out_redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_or0 = SE_out_redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_consumed0;
    assign SE_out_redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_wireStall = ~ (SE_out_redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_consumed1 & SE_out_redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_or0);
    assign SE_out_redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_backStall = SE_out_redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_V0 = SE_out_redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_wireValid & ~ (SE_out_redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_fromReg0);
    assign SE_out_redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_V1 = SE_out_redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_wireValid & ~ (SE_out_redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_wireValid = redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_valid_out;

    // SE_out_redist13_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_vt_join_q_192_fifo(STALLENABLE,334)
    // Valid signal propagation
    assign SE_out_redist13_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_vt_join_q_192_fifo_V0 = SE_out_redist13_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_vt_join_q_192_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist13_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_vt_join_q_192_fifo_backStall = i_llvm_fpga_mem_memdep_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_out_o_stall | ~ (SE_out_redist13_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_vt_join_q_192_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist13_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_vt_join_q_192_fifo_and0 = redist13_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_vt_join_q_192_fifo_valid_out;
    assign SE_out_redist13_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_vt_join_q_192_fifo_and1 = SE_out_redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_V0 & SE_out_redist13_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_vt_join_q_192_fifo_and0;
    assign SE_out_redist13_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_vt_join_q_192_fifo_wireValid = SE_out_redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_V0 & SE_out_redist13_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_vt_join_q_192_fifo_and1;

    // redist13_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_vt_join_q_192_fifo(STALLFIFO,170)
    assign redist13_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_vt_join_q_192_fifo_valid_in = SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x_V1;
    assign redist13_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_vt_join_q_192_fifo_stall_in = SE_out_redist13_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_vt_join_q_192_fifo_backStall;
    assign redist13_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_vt_join_q_192_fifo_data_in = i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_vt_join_q;
    assign redist13_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_vt_join_q_192_fifo_valid_in_bitsignaltemp = redist13_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_vt_join_q_192_fifo_valid_in[0];
    assign redist13_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_vt_join_q_192_fifo_stall_in_bitsignaltemp = redist13_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_vt_join_q_192_fifo_stall_in[0];
    assign redist13_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_vt_join_q_192_fifo_valid_out[0] = redist13_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_vt_join_q_192_fifo_valid_out_bitsignaltemp;
    assign redist13_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_vt_join_q_192_fifo_stall_out[0] = redist13_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_vt_join_q_192_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(193),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(64),
        .IMPL("ram")
    ) theredist13_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_vt_join_q_192_fifo (
        .valid_in(redist13_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_vt_join_q_192_fifo_valid_in_bitsignaltemp),
        .stall_in(redist13_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_vt_join_q_192_fifo_stall_in_bitsignaltemp),
        .data_in(i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_vt_join_q),
        .valid_out(redist13_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_vt_join_q_192_fifo_valid_out_bitsignaltemp),
        .stall_out(redist13_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_vt_join_q_192_fifo_stall_out_bitsignaltemp),
        .data_out(redist13_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_vt_join_q_192_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_2(STALLENABLE,388)
    // Valid signal propagation
    assign SE_out_bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_2_V0 = SE_out_bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_2_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_2_backStall = i_llvm_fpga_sync_buffer_p1024i32_arg8_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_417_out_stall_out | ~ (SE_out_bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_2_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_2_wireValid = bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_2_reg_valid_out;

    // GND(CONSTANT,0)
    assign GND_q = $unsigned(1'b0);

    // i_llvm_fpga_sync_buffer_p1024i32_arg8_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_417(BLACKBOX,20)@193
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70000d32cles2_eult_e79_410 thei_llvm_fpga_sync_buffer_p1024i32_arg8_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_417 (
        .in_buffer_in(in_arg8),
        .in_i_dependence(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x_backStall),
        .in_valid_in(SE_out_bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_2_V0),
        .out_buffer_out(i_llvm_fpga_sync_buffer_p1024i32_arg8_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_417_out_buffer_out),
        .out_stall_out(i_llvm_fpga_sync_buffer_p1024i32_arg8_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_417_out_stall_out),
        .out_valid_out(i_llvm_fpga_sync_buffer_p1024i32_arg8_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_417_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_1(STALLENABLE,386)
    // Valid signal propagation
    assign SE_out_bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_1_V0 = SE_out_bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_1_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_1_backStall = i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x_out_stall_out | ~ (SE_out_bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_1_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_1_wireValid = bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_1_reg_valid_out;

    // i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x(BLACKBOX,99)@193
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70000e32cles2_eult_e79_410 thei_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x (
        .in_i_dependence(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x_backStall),
        .in_valid_in(SE_out_bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_1_V0),
        .in_buffer_in_0_tpl(in_arg11_0_tpl),
        .out_stall_out(i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x_out_stall_out),
        .out_valid_out(i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x_out_valid_out),
        .out_buffer_out_0_tpl(i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x_out_buffer_out_0_tpl),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x(STALLENABLE,293)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x_fromReg0 <= '0;
            SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x_fromReg0 <= SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x_fromReg1 <= SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x_consumed0 = (~ (SE_i_xor_and_i0_not_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4111_backStall) & SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x_wireValid) | SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x_fromReg0;
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x_consumed1 = (~ (redist13_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_vt_join_q_192_fifo_stall_out) & SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x_wireValid) | SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x_StallValid = SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x_backStall & SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x_wireValid;
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x_toReg0 = SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x_StallValid & SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x_consumed0;
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x_toReg1 = SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x_StallValid & SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x_or0 = SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x_consumed0;
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x_wireStall = ~ (SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x_consumed1 & SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x_or0);
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x_backStall = SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x_V0 = SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x_wireValid & ~ (SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x_fromReg0);
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x_V1 = SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x_wireValid & ~ (SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x_and0 = i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x_out_valid_out;
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x_and1 = i_llvm_fpga_sync_buffer_p1024i32_arg8_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_417_out_valid_out & SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x_and0;
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x_wireValid = SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_V2 & SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x_and1;

    // bubble_join_coalesced_delay_0_fifo(BITJOIN,239)
    assign bubble_join_coalesced_delay_0_fifo_q = coalesced_delay_0_fifo_data_out;

    // bubble_select_coalesced_delay_0_fifo(BITSELECT,240)
    assign bubble_select_coalesced_delay_0_fifo_b = $unsigned(bubble_join_coalesced_delay_0_fifo_q[1:0]);

    // sel_for_coalesced_delay_0(BITSELECT,156)
    assign sel_for_coalesced_delay_0_b = $unsigned(bubble_select_coalesced_delay_0_fifo_b[0:0]);
    assign sel_for_coalesced_delay_0_c = $unsigned(bubble_select_coalesced_delay_0_fifo_b[1:1]);

    // join_for_coalesced_delay_2(BITJOIN,161)
    assign join_for_coalesced_delay_2_q = {sel_for_coalesced_delay_0_c, sel_for_coalesced_delay_0_b};

    // SE_out_coalesced_delay_2_fifo(STALLENABLE,346)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_coalesced_delay_2_fifo_fromReg0 <= '0;
            SE_out_coalesced_delay_2_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_coalesced_delay_2_fifo_fromReg0 <= SE_out_coalesced_delay_2_fifo_toReg0;
            // Successor 1
            SE_out_coalesced_delay_2_fifo_fromReg1 <= SE_out_coalesced_delay_2_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_coalesced_delay_2_fifo_consumed0 = (~ (SE_out_redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_backStall) & SE_out_coalesced_delay_2_fifo_wireValid) | SE_out_coalesced_delay_2_fifo_fromReg0;
    assign SE_out_coalesced_delay_2_fifo_consumed1 = (~ (coalesced_delay_3_fifo_stall_out) & SE_out_coalesced_delay_2_fifo_wireValid) | SE_out_coalesced_delay_2_fifo_fromReg1;
    // Consuming
    assign SE_out_coalesced_delay_2_fifo_StallValid = SE_out_coalesced_delay_2_fifo_backStall & SE_out_coalesced_delay_2_fifo_wireValid;
    assign SE_out_coalesced_delay_2_fifo_toReg0 = SE_out_coalesced_delay_2_fifo_StallValid & SE_out_coalesced_delay_2_fifo_consumed0;
    assign SE_out_coalesced_delay_2_fifo_toReg1 = SE_out_coalesced_delay_2_fifo_StallValid & SE_out_coalesced_delay_2_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_coalesced_delay_2_fifo_or0 = SE_out_coalesced_delay_2_fifo_consumed0;
    assign SE_out_coalesced_delay_2_fifo_wireStall = ~ (SE_out_coalesced_delay_2_fifo_consumed1 & SE_out_coalesced_delay_2_fifo_or0);
    assign SE_out_coalesced_delay_2_fifo_backStall = SE_out_coalesced_delay_2_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_coalesced_delay_2_fifo_V0 = SE_out_coalesced_delay_2_fifo_wireValid & ~ (SE_out_coalesced_delay_2_fifo_fromReg0);
    assign SE_out_coalesced_delay_2_fifo_V1 = SE_out_coalesced_delay_2_fifo_wireValid & ~ (SE_out_coalesced_delay_2_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_coalesced_delay_2_fifo_wireValid = coalesced_delay_2_fifo_valid_out;

    // coalesced_delay_2_fifo(STALLFIFO,176)
    assign coalesced_delay_2_fifo_valid_in = SE_out_coalesced_delay_0_fifo_V1;
    assign coalesced_delay_2_fifo_stall_in = SE_out_coalesced_delay_2_fifo_backStall;
    assign coalesced_delay_2_fifo_data_in = join_for_coalesced_delay_2_q;
    assign coalesced_delay_2_fifo_valid_in_bitsignaltemp = coalesced_delay_2_fifo_valid_in[0];
    assign coalesced_delay_2_fifo_stall_in_bitsignaltemp = coalesced_delay_2_fifo_stall_in[0];
    assign coalesced_delay_2_fifo_valid_out[0] = coalesced_delay_2_fifo_valid_out_bitsignaltemp;
    assign coalesced_delay_2_fifo_stall_out[0] = coalesced_delay_2_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(193),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(2),
        .IMPL("ram")
    ) thecoalesced_delay_2_fifo (
        .valid_in(coalesced_delay_2_fifo_valid_in_bitsignaltemp),
        .stall_in(coalesced_delay_2_fifo_stall_in_bitsignaltemp),
        .data_in(join_for_coalesced_delay_2_q),
        .valid_out(coalesced_delay_2_fifo_valid_out_bitsignaltemp),
        .stall_out(coalesced_delay_2_fifo_stall_out_bitsignaltemp),
        .data_out(coalesced_delay_2_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_coalesced_delay_0_fifo(STALLENABLE,342)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_coalesced_delay_0_fifo_fromReg0 <= '0;
            SE_out_coalesced_delay_0_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_coalesced_delay_0_fifo_fromReg0 <= SE_out_coalesced_delay_0_fifo_toReg0;
            // Successor 1
            SE_out_coalesced_delay_0_fifo_fromReg1 <= SE_out_coalesced_delay_0_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_coalesced_delay_0_fifo_consumed0 = (~ (SE_i_xor_and_i0_not_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4111_backStall) & SE_out_coalesced_delay_0_fifo_wireValid) | SE_out_coalesced_delay_0_fifo_fromReg0;
    assign SE_out_coalesced_delay_0_fifo_consumed1 = (~ (coalesced_delay_2_fifo_stall_out) & SE_out_coalesced_delay_0_fifo_wireValid) | SE_out_coalesced_delay_0_fifo_fromReg1;
    // Consuming
    assign SE_out_coalesced_delay_0_fifo_StallValid = SE_out_coalesced_delay_0_fifo_backStall & SE_out_coalesced_delay_0_fifo_wireValid;
    assign SE_out_coalesced_delay_0_fifo_toReg0 = SE_out_coalesced_delay_0_fifo_StallValid & SE_out_coalesced_delay_0_fifo_consumed0;
    assign SE_out_coalesced_delay_0_fifo_toReg1 = SE_out_coalesced_delay_0_fifo_StallValid & SE_out_coalesced_delay_0_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_coalesced_delay_0_fifo_or0 = SE_out_coalesced_delay_0_fifo_consumed0;
    assign SE_out_coalesced_delay_0_fifo_wireStall = ~ (SE_out_coalesced_delay_0_fifo_consumed1 & SE_out_coalesced_delay_0_fifo_or0);
    assign SE_out_coalesced_delay_0_fifo_backStall = SE_out_coalesced_delay_0_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_coalesced_delay_0_fifo_V0 = SE_out_coalesced_delay_0_fifo_wireValid & ~ (SE_out_coalesced_delay_0_fifo_fromReg0);
    assign SE_out_coalesced_delay_0_fifo_V1 = SE_out_coalesced_delay_0_fifo_wireValid & ~ (SE_out_coalesced_delay_0_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_coalesced_delay_0_fifo_wireValid = coalesced_delay_0_fifo_valid_out;

    // SE_i_xor_and_i0_not_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4111(STALLENABLE,287)
    // Valid signal propagation
    assign SE_i_xor_and_i0_not_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4111_V0 = SE_i_xor_and_i0_not_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4111_wireValid;
    // Backward Stall generation
    assign SE_i_xor_and_i0_not_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4111_backStall = i_llvm_fpga_mem_lm_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_out_o_stall | ~ (SE_i_xor_and_i0_not_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4111_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_xor_and_i0_not_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4111_and0 = SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_V0;
    assign SE_i_xor_and_i0_not_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4111_and1 = SE_out_coalesced_delay_0_fifo_V0 & SE_i_xor_and_i0_not_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4111_and0;
    assign SE_i_xor_and_i0_not_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4111_wireValid = SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x_V0 & SE_i_xor_and_i0_not_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4111_and1;

    // i_not_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4110(LOGICAL,24)@193
    assign i_not_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4110_q = i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q ^ VCC_q;

    // i_xor_and_i0_not_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4111(LOGICAL,50)@193
    assign i_xor_and_i0_not_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4111_q = sel_for_coalesced_delay_0_c | i_not_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4110_q;

    // i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4112(LOGICAL,26)@193
    assign i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4112_q = sel_for_coalesced_delay_0_b | i_xor_and_i0_not_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4111_q;

    // i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_414_sel_x(BITSELECT,103)@193
    assign i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_414_sel_x_b = $unsigned({{32{bubble_select_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_b[31]}}, bubble_select_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_b[31:0]});

    // dupName_4_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_narrow_x(BITSELECT,114)@193
    assign dupName_4_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_narrow_x_b = i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_414_sel_x_b[61:0];

    // dupName_4_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_shift_join_x(BITJOIN,115)@193
    assign dupName_4_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_shift_join_x_q = {dupName_4_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_narrow_x_b, i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4127_vt_const_1_q};

    // bubble_join_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x(BITJOIN,209)
    assign bubble_join_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x_q = i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x_out_buffer_out_0_tpl;

    // bubble_select_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x(BITSELECT,210)
    assign bubble_select_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x_b = $unsigned(bubble_join_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x_q[63:0]);

    // dupName_3_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_narrow_x(BITSELECT,108)@193
    assign dupName_3_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_narrow_x_b = bubble_select_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x_b[61:0];

    // dupName_3_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_shift_join_x(BITJOIN,109)@193
    assign dupName_3_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_shift_join_x_q = {dupName_3_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_narrow_x_b, i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4127_vt_const_1_q};

    // bubble_join_i_llvm_fpga_sync_buffer_p1024i32_arg8_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_417(BITJOIN,195)
    assign bubble_join_i_llvm_fpga_sync_buffer_p1024i32_arg8_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_417_q = i_llvm_fpga_sync_buffer_p1024i32_arg8_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_417_out_buffer_out;

    // bubble_select_i_llvm_fpga_sync_buffer_p1024i32_arg8_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_417(BITSELECT,196)
    assign bubble_select_i_llvm_fpga_sync_buffer_p1024i32_arg8_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_417_b = $unsigned(bubble_join_i_llvm_fpga_sync_buffer_p1024i32_arg8_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_417_q[63:0]);

    // i_llvm_fpga_sync_buffer_p1024i32_arg8_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_417_vt_select_63(BITSELECT,23)@193
    assign i_llvm_fpga_sync_buffer_p1024i32_arg8_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_417_vt_select_63_b = bubble_select_i_llvm_fpga_sync_buffer_p1024i32_arg8_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_417_b[63:10];

    // i_llvm_fpga_sync_buffer_p1024i32_arg12_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4126_vt_const_9(CONSTANT,17)
    assign i_llvm_fpga_sync_buffer_p1024i32_arg12_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4126_vt_const_9_q = $unsigned(10'b0000000000);

    // i_llvm_fpga_sync_buffer_p1024i32_arg8_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_417_vt_join(BITJOIN,22)@193
    assign i_llvm_fpga_sync_buffer_p1024i32_arg8_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_417_vt_join_q = {i_llvm_fpga_sync_buffer_p1024i32_arg8_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_417_vt_select_63_b, i_llvm_fpga_sync_buffer_p1024i32_arg12_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4126_vt_const_9_q};

    // dupName_3_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x(ADD,106)@193
    assign dupName_3_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_a = {1'b0, i_llvm_fpga_sync_buffer_p1024i32_arg8_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_417_vt_join_q};
    assign dupName_3_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_b = {1'b0, dupName_3_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_shift_join_x_q};
    assign dupName_3_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_o = $unsigned(dupName_3_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_a) + $unsigned(dupName_3_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_b);
    assign dupName_3_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_q = dupName_3_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_o[64:0];

    // dupName_3_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_dupName_0_trunc_sel_x(BITSELECT,111)@193
    assign dupName_3_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_dupName_0_trunc_sel_x_b = dupName_3_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_q[63:0];

    // i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_418_vt_select_63(BITSELECT,45)@193
    assign i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_418_vt_select_63_b = dupName_3_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_dupName_0_trunc_sel_x_b[63:2];

    // i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_418_vt_join(BITJOIN,44)@193
    assign i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_418_vt_join_q = {i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_418_vt_select_63_b, i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4127_vt_const_1_q};

    // dupName_4_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x(ADD,112)@193
    assign dupName_4_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_a = {1'b0, i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_418_vt_join_q};
    assign dupName_4_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_b = {1'b0, dupName_4_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_shift_join_x_q};
    assign dupName_4_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_o = $unsigned(dupName_4_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_a) + $unsigned(dupName_4_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_b);
    assign dupName_4_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_q = dupName_4_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_o[64:0];

    // dupName_4_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_dupName_0_trunc_sel_x(BITSELECT,117)@193
    assign dupName_4_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_dupName_0_trunc_sel_x_b = dupName_4_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_q[63:0];

    // i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_vt_select_63(BITSELECT,48)@193
    assign i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_vt_select_63_b = dupName_4_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_dupName_0_trunc_sel_x_b[63:2];

    // i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4127_vt_const_1(CONSTANT,33)
    assign i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4127_vt_const_1_q = $unsigned(2'b00);

    // i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_vt_join(BITJOIN,47)@193
    assign i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_vt_join_q = {i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_vt_select_63_b, i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4127_vt_const_1_q};

    // i_llvm_fpga_mem_lm_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113(BLACKBOX,11)@193
    // in in_i_stall@20000000
    // out out_lm_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_address@20000000
    // out out_lm_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_burstcount@20000000
    // out out_lm_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_byteenable@20000000
    // out out_lm_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_enable@20000000
    // out out_lm_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_read@20000000
    // out out_lm_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_write@20000000
    // out out_lm_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_writedata@20000000
    // out out_o_readdata@385
    // out out_o_stall@20000000
    // out out_o_valid@385
    k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70000732cles2_eult_e79_410 thei_llvm_fpga_mem_lm_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113 (
        .in_flush(in_flush),
        .in_i_address(i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_vt_join_q),
        .in_i_predicate(i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4112_q),
        .in_i_stall(SE_out_redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_backStall),
        .in_i_valid(SE_i_xor_and_i0_not_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4111_V0),
        .in_lm_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_readdata(in_lm_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_readdata),
        .in_lm_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_readdatavalid(in_lm_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_readdatavalid),
        .in_lm_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_waitrequest(in_lm_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_waitrequest),
        .in_lm_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_writeack(in_lm_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_writeack),
        .out_lm_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_address(i_llvm_fpga_mem_lm_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_out_lm_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_address),
        .out_lm_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_burstcount(i_llvm_fpga_mem_lm_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_out_lm_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_burstcount),
        .out_lm_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_byteenable(i_llvm_fpga_mem_lm_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_out_lm_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_byteenable),
        .out_lm_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_enable(i_llvm_fpga_mem_lm_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_out_lm_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_enable),
        .out_lm_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_read(i_llvm_fpga_mem_lm_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_out_lm_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_read),
        .out_lm_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_write(i_llvm_fpga_mem_lm_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_out_lm_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_write),
        .out_lm_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_writedata(i_llvm_fpga_mem_lm_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_out_lm_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_lm_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_lm_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_mem_lm_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113(BITJOIN,179)
    assign bubble_join_i_llvm_fpga_mem_lm_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_q = i_llvm_fpga_mem_lm_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_lm_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113(BITSELECT,180)
    assign bubble_select_i_llvm_fpga_mem_lm_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_b = $unsigned(bubble_join_i_llvm_fpga_mem_lm_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_q[31:0]);

    // i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4114(LOGICAL,27)@385
    assign i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4114_q = $unsigned(bubble_select_i_llvm_fpga_mem_lm_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_b == c_i32_136_recast_x_q ? 1'b1 : 1'b0);

    // i_acl_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4116(LOGICAL,9)@385
    assign i_acl_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4116_q = i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4114_q & bubble_select_redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_b;

    // i_not_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4117(LOGICAL,25)@385
    assign i_not_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4117_q = i_acl_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4116_q ^ VCC_q;

    // i_xor5_and_i0_not_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4118(LOGICAL,49)@385
    assign i_xor5_and_i0_not_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4118_q = sel_for_coalesced_delay_2_c | i_not_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4117_q;

    // bubble_join_coalesced_delay_2_fifo(BITJOIN,245)
    assign bubble_join_coalesced_delay_2_fifo_q = coalesced_delay_2_fifo_data_out;

    // bubble_select_coalesced_delay_2_fifo(BITSELECT,246)
    assign bubble_select_coalesced_delay_2_fifo_b = $unsigned(bubble_join_coalesced_delay_2_fifo_q[1:0]);

    // sel_for_coalesced_delay_2(BITSELECT,162)
    assign sel_for_coalesced_delay_2_b = $unsigned(bubble_select_coalesced_delay_2_fifo_b[0:0]);
    assign sel_for_coalesced_delay_2_c = $unsigned(bubble_select_coalesced_delay_2_fifo_b[1:1]);

    // i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119(LOGICAL,28)@385
    assign i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q = sel_for_coalesced_delay_2_b | i_xor5_and_i0_not_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4118_q;

    // SE_out_redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo(STALLENABLE,336)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_fromReg0 <= '0;
            SE_out_redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_fromReg0 <= SE_out_redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_toReg0;
            // Successor 1
            SE_out_redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_fromReg1 <= SE_out_redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_consumed0 = (~ (SE_out_redist13_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_vt_join_q_192_fifo_backStall) & SE_out_redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_wireValid) | SE_out_redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_fromReg0;
    assign SE_out_redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_consumed1 = (~ (redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_stall_out) & SE_out_redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_wireValid) | SE_out_redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_fromReg1;
    // Consuming
    assign SE_out_redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_StallValid = SE_out_redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_backStall & SE_out_redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_wireValid;
    assign SE_out_redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_toReg0 = SE_out_redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_StallValid & SE_out_redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_consumed0;
    assign SE_out_redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_toReg1 = SE_out_redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_StallValid & SE_out_redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_or0 = SE_out_redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_consumed0;
    assign SE_out_redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_wireStall = ~ (SE_out_redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_consumed1 & SE_out_redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_or0);
    assign SE_out_redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_backStall = SE_out_redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_V0 = SE_out_redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_wireValid & ~ (SE_out_redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_fromReg0);
    assign SE_out_redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_V1 = SE_out_redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_wireValid & ~ (SE_out_redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_and0 = redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_valid_out;
    assign SE_out_redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_and1 = i_llvm_fpga_mem_lm_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_out_o_valid & SE_out_redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_and0;
    assign SE_out_redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_wireValid = SE_out_coalesced_delay_2_fifo_V0 & SE_out_redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_and1;

    // redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo(STALLFIFO,172)
    assign redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_valid_in = SE_out_redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_V1;
    assign redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_stall_in = SE_out_redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_backStall;
    assign redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_data_in = i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q;
    assign redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_valid_in_bitsignaltemp = redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_valid_in[0];
    assign redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_stall_in_bitsignaltemp = redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_stall_in[0];
    assign redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_valid_out[0] = redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_valid_out_bitsignaltemp;
    assign redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_stall_out[0] = redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(27),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo (
        .valid_in(redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_valid_in_bitsignaltemp),
        .stall_in(redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_stall_in_bitsignaltemp),
        .data_in(i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q),
        .valid_out(redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_valid_out_bitsignaltemp),
        .stall_out(redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_stall_out_bitsignaltemp),
        .data_out(redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo(STALLENABLE,338)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_fromReg0 <= '0;
            SE_out_redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_fromReg0 <= SE_out_redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_toReg0;
            // Successor 1
            SE_out_redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_fromReg1 <= SE_out_redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_consumed0 = (~ (SE_out_i_llvm_fpga_mem_memdep_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_backStall) & SE_out_redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_wireValid) | SE_out_redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_fromReg0;
    assign SE_out_redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_consumed1 = (~ (redist16_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_218_fifo_stall_out) & SE_out_redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_wireValid) | SE_out_redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_fromReg1;
    // Consuming
    assign SE_out_redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_StallValid = SE_out_redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_backStall & SE_out_redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_wireValid;
    assign SE_out_redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_toReg0 = SE_out_redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_StallValid & SE_out_redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_consumed0;
    assign SE_out_redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_toReg1 = SE_out_redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_StallValid & SE_out_redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_or0 = SE_out_redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_consumed0;
    assign SE_out_redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_wireStall = ~ (SE_out_redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_consumed1 & SE_out_redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_or0);
    assign SE_out_redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_backStall = SE_out_redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_V0 = SE_out_redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_wireValid & ~ (SE_out_redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_fromReg0);
    assign SE_out_redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_V1 = SE_out_redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_wireValid & ~ (SE_out_redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_wireValid = redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_valid_out;

    // SE_out_redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo(STALLENABLE,328)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_fromReg0 <= '0;
            SE_out_redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_fromReg0 <= SE_out_redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_toReg0;
            // Successor 1
            SE_out_redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_fromReg1 <= SE_out_redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_consumed0 = (~ (SE_out_i_llvm_fpga_mem_memdep_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_backStall) & SE_out_redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_wireValid) | SE_out_redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_fromReg0;
    assign SE_out_redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_consumed1 = (~ (redist0_dupName_7_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_218_fifo_stall_out) & SE_out_redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_wireValid) | SE_out_redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_fromReg1;
    // Consuming
    assign SE_out_redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_StallValid = SE_out_redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_backStall & SE_out_redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_wireValid;
    assign SE_out_redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_toReg0 = SE_out_redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_StallValid & SE_out_redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_consumed0;
    assign SE_out_redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_toReg1 = SE_out_redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_StallValid & SE_out_redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_or0 = SE_out_redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_consumed0;
    assign SE_out_redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_wireStall = ~ (SE_out_redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_consumed1 & SE_out_redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_or0);
    assign SE_out_redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_backStall = SE_out_redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_V0 = SE_out_redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_wireValid & ~ (SE_out_redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_fromReg0);
    assign SE_out_redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_V1 = SE_out_redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_wireValid & ~ (SE_out_redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_wireValid = redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_valid_out;

    // bubble_join_redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo(BITJOIN,221)
    assign bubble_join_redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_q = redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_data_out;

    // bubble_select_redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo(BITSELECT,222)
    assign bubble_select_redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_b = $unsigned(bubble_join_redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_q[63:0]);

    // i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4120_sel_x(BITSELECT,101)@385
    assign i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4120_sel_x_b = bubble_select_redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_b[31:0];

    // bubble_join_redist13_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_vt_join_q_192_fifo(BITJOIN,227)
    assign bubble_join_redist13_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_vt_join_q_192_fifo_q = redist13_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_vt_join_q_192_fifo_data_out;

    // bubble_select_redist13_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_vt_join_q_192_fifo(BITSELECT,228)
    assign bubble_select_redist13_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_vt_join_q_192_fifo_b = $unsigned(bubble_join_redist13_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_vt_join_q_192_fifo_q[63:0]);

    // i_llvm_fpga_mem_memdep_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121(BLACKBOX,12)@385
    // in in_i_stall@20000000
    // out out_lsu_memdep_o_active@20000000
    // out out_memdep_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_address@20000000
    // out out_memdep_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_burstcount@20000000
    // out out_memdep_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_byteenable@20000000
    // out out_memdep_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_enable@20000000
    // out out_memdep_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_read@20000000
    // out out_memdep_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_write@20000000
    // out out_memdep_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@411
    // out out_o_writeack@411
    k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70000832cles2_eult_e79_410 thei_llvm_fpga_mem_memdep_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121 (
        .in_flush(in_flush),
        .in_i_address(bubble_select_redist13_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_vt_join_q_192_fifo_b),
        .in_i_predicate(i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q),
        .in_i_stall(SE_out_i_llvm_fpga_mem_memdep_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_backStall),
        .in_i_valid(SE_out_redist13_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_vt_join_q_192_fifo_V0),
        .in_i_writedata(i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4120_sel_x_b),
        .in_memdep_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_readdata(in_memdep_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_readdata),
        .in_memdep_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_readdatavalid(in_memdep_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_readdatavalid),
        .in_memdep_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_waitrequest(in_memdep_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_waitrequest),
        .in_memdep_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_writeack(in_memdep_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_writeack),
        .out_lsu_memdep_o_active(i_llvm_fpga_mem_memdep_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_out_lsu_memdep_o_active),
        .out_memdep_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_address(i_llvm_fpga_mem_memdep_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_out_memdep_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_address),
        .out_memdep_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_burstcount(i_llvm_fpga_mem_memdep_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_out_memdep_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_burstcount),
        .out_memdep_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_byteenable(i_llvm_fpga_mem_memdep_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_out_memdep_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_byteenable),
        .out_memdep_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_enable(i_llvm_fpga_mem_memdep_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_out_memdep_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_enable),
        .out_memdep_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_read(i_llvm_fpga_mem_memdep_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_out_memdep_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_read),
        .out_memdep_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_write(i_llvm_fpga_mem_memdep_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_out_memdep_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_write),
        .out_memdep_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_writedata(i_llvm_fpga_mem_memdep_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_out_memdep_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_writedata),
        .out_o_stall(i_llvm_fpga_mem_memdep_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_memdep_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_out_o_valid),
        .out_o_writeack(i_llvm_fpga_mem_memdep_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_out_o_writeack),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_mem_memdep_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121(STALLENABLE,255)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_memdep_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_V0 = SE_out_i_llvm_fpga_mem_memdep_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_memdep_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_backStall = i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4117_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4122_out_o_stall | ~ (SE_out_i_llvm_fpga_mem_memdep_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_memdep_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_and0 = i_llvm_fpga_mem_memdep_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_out_o_valid;
    assign SE_out_i_llvm_fpga_mem_memdep_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_and1 = SE_out_redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_V0 & SE_out_i_llvm_fpga_mem_memdep_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_and0;
    assign SE_out_i_llvm_fpga_mem_memdep_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_wireValid = SE_out_redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_V0 & SE_out_i_llvm_fpga_mem_memdep_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_and1;

    // bubble_join_redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo(BITJOIN,233)
    assign bubble_join_redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_q = redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_data_out;

    // bubble_select_redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo(BITSELECT,234)
    assign bubble_select_redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_b = $unsigned(bubble_join_redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_q[0:0]);

    // bubble_join_i_llvm_fpga_mem_memdep_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121(BITJOIN,182)
    assign bubble_join_i_llvm_fpga_mem_memdep_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_q = i_llvm_fpga_mem_memdep_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_out_o_writeack;

    // bubble_select_i_llvm_fpga_mem_memdep_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121(BITSELECT,183)
    assign bubble_select_i_llvm_fpga_mem_memdep_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_b = $unsigned(bubble_join_i_llvm_fpga_mem_memdep_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_q[0:0]);

    // bubble_join_redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo(BITJOIN,218)
    assign bubble_join_redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_q = redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_data_out;

    // bubble_select_redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo(BITSELECT,219)
    assign bubble_select_redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_b = $unsigned(bubble_join_redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_q[63:0]);

    // i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4117_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4122(BLACKBOX,14)@411
    // in in_i_stall@20000000
    // out out_o_readdata@603
    // out out_o_stall@20000000
    // out out_o_valid@603
    // out out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4117_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_address@20000000
    // out out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4117_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_burstcount@20000000
    // out out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4117_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_byteenable@20000000
    // out out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4117_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_enable@20000000
    // out out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4117_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_read@20000000
    // out out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4117_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_write@20000000
    // out out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4117_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_writedata@20000000
    k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70000a32cles2_eult_e79_410 thei_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4117_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4122 (
        .in_flush(in_flush),
        .in_i_address(bubble_select_redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_b),
        .in_i_dependence(bubble_select_i_llvm_fpga_mem_memdep_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_b),
        .in_i_predicate(bubble_select_redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_b),
        .in_i_stall(SE_out_redist16_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_218_fifo_backStall),
        .in_i_valid(SE_out_i_llvm_fpga_mem_memdep_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_V0),
        .in_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4117_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_readdata(in_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4117_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_readdata),
        .in_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4117_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_readdatavalid(in_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4117_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_readdatavalid),
        .in_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4117_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_waitrequest(in_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4117_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_waitrequest),
        .in_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4117_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_writeack(in_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4117_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_writeack),
        .out_o_readdata(i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4117_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4122_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4117_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4122_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4117_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4122_out_o_valid),
        .out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4117_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_address(i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4117_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4122_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4117_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_address),
        .out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4117_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_burstcount(i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4117_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4122_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4117_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_burstcount),
        .out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4117_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_byteenable(i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4117_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4122_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4117_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_byteenable),
        .out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4117_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_enable(i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4117_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4122_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4117_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_enable),
        .out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4117_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_read(i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4117_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4122_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4117_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_read),
        .out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4117_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_write(i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4117_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4122_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4117_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_write),
        .out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4117_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_writedata(i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4117_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4122_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4117_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_writedata),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_4(STALLENABLE,392)
    // Valid signal propagation
    assign SE_out_bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_4_V0 = SE_out_bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_4_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_4_backStall = i_llvm_fpga_sync_buffer_p1024i32_arg12_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4126_out_stall_out | ~ (SE_out_bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_4_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_4_wireValid = bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_4_reg_valid_out;

    // i_llvm_fpga_sync_buffer_p1024i32_arg12_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4126(BLACKBOX,16)@603
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70000c32cles2_eult_e79_410 thei_llvm_fpga_sync_buffer_p1024i32_arg12_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4126 (
        .in_buffer_in(in_arg12),
        .in_i_dependence(GND_q),
        .in_stall_in(SE_out_redist16_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_218_fifo_backStall),
        .in_valid_in(SE_out_bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_4_V0),
        .out_buffer_out(i_llvm_fpga_sync_buffer_p1024i32_arg12_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4126_out_buffer_out),
        .out_stall_out(i_llvm_fpga_sync_buffer_p1024i32_arg12_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4126_out_stall_out),
        .out_valid_out(i_llvm_fpga_sync_buffer_p1024i32_arg12_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4126_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_3(STALLENABLE,390)
    // Valid signal propagation
    assign SE_out_bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_3_V0 = SE_out_bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_3_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_3_backStall = i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg15_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4124_aunroll_x_out_stall_out | ~ (SE_out_bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_3_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_3_wireValid = bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_3_reg_valid_out;

    // i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg15_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4124_aunroll_x(BLACKBOX,100)@603
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70000f32cles2_eult_e79_410 thei_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg15_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4124_aunroll_x (
        .in_i_dependence(GND_q),
        .in_stall_in(SE_out_redist16_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_218_fifo_backStall),
        .in_valid_in(SE_out_bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_3_V0),
        .in_buffer_in_0_tpl(in_arg15_0_tpl),
        .out_stall_out(i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg15_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4124_aunroll_x_out_stall_out),
        .out_valid_out(i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg15_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4124_aunroll_x_out_valid_out),
        .out_buffer_out_0_tpl(i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg15_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4124_aunroll_x_out_buffer_out_0_tpl),
        .clock(clock),
        .resetn(resetn)
    );

    // redist16_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_218_fifo(STALLFIFO,173)
    assign redist16_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_218_fifo_valid_in = SE_out_redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_V1;
    assign redist16_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_218_fifo_stall_in = SE_out_redist16_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_218_fifo_backStall;
    assign redist16_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_218_fifo_data_in = bubble_select_redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_b;
    assign redist16_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_218_fifo_valid_in_bitsignaltemp = redist16_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_218_fifo_valid_in[0];
    assign redist16_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_218_fifo_stall_in_bitsignaltemp = redist16_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_218_fifo_stall_in[0];
    assign redist16_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_218_fifo_valid_out[0] = redist16_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_218_fifo_valid_out_bitsignaltemp;
    assign redist16_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_218_fifo_stall_out[0] = redist16_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_218_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(193),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist16_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_218_fifo (
        .valid_in(redist16_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_218_fifo_valid_in_bitsignaltemp),
        .stall_in(redist16_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_218_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist15_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_26_fifo_b),
        .valid_out(redist16_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_218_fifo_valid_out_bitsignaltemp),
        .stall_out(redist16_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_218_fifo_stall_out_bitsignaltemp),
        .data_out(redist16_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_218_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist16_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_218_fifo(STALLENABLE,340)
    // Valid signal propagation
    assign SE_out_redist16_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_218_fifo_V0 = SE_out_redist16_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_218_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist16_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_218_fifo_backStall = i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4129_out_o_stall | ~ (SE_out_redist16_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_218_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist16_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_218_fifo_and0 = redist16_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_218_fifo_valid_out;
    assign SE_out_redist16_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_218_fifo_and1 = i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg15_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4124_aunroll_x_out_valid_out & SE_out_redist16_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_218_fifo_and0;
    assign SE_out_redist16_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_218_fifo_and2 = i_llvm_fpga_sync_buffer_p1024i32_arg12_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4126_out_valid_out & SE_out_redist16_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_218_fifo_and1;
    assign SE_out_redist16_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_218_fifo_wireValid = i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4117_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4122_out_o_valid & SE_out_redist16_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_218_fifo_and2;

    // bubble_join_redist16_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_218_fifo(BITJOIN,236)
    assign bubble_join_redist16_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_218_fifo_q = redist16_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_218_fifo_data_out;

    // bubble_select_redist16_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_218_fifo(BITSELECT,237)
    assign bubble_select_redist16_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_218_fifo_b = $unsigned(bubble_join_redist16_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_218_fifo_q[0:0]);

    // bubble_join_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4117_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4122(BITJOIN,188)
    assign bubble_join_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4117_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4122_q = i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4117_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4122_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4117_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4122(BITSELECT,189)
    assign bubble_select_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4117_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4122_b = $unsigned(bubble_join_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4117_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4122_q[31:0]);

    // i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4123_sel_x(BITSELECT,102)@603
    assign i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4123_sel_x_b = $unsigned({{32{bubble_select_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4117_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4122_b[31]}}, bubble_select_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4117_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4122_b[31:0]});

    // dupName_6_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_narrow_x(BITSELECT,126)@603
    assign dupName_6_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_narrow_x_b = i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4123_sel_x_b[61:0];

    // dupName_6_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_shift_join_x(BITJOIN,127)@603
    assign dupName_6_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_shift_join_x_q = {dupName_6_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_narrow_x_b, i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4127_vt_const_1_q};

    // bubble_join_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg15_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4124_aunroll_x(BITJOIN,212)
    assign bubble_join_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg15_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4124_aunroll_x_q = i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg15_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4124_aunroll_x_out_buffer_out_0_tpl;

    // bubble_select_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg15_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4124_aunroll_x(BITSELECT,213)
    assign bubble_select_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg15_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4124_aunroll_x_b = $unsigned(bubble_join_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg15_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4124_aunroll_x_q[63:0]);

    // dupName_5_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_narrow_x(BITSELECT,120)@603
    assign dupName_5_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_narrow_x_b = bubble_select_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg15_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4124_aunroll_x_b[61:0];

    // dupName_5_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_shift_join_x(BITJOIN,121)@603
    assign dupName_5_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_shift_join_x_q = {dupName_5_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_narrow_x_b, i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4127_vt_const_1_q};

    // bubble_join_i_llvm_fpga_sync_buffer_p1024i32_arg12_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4126(BITJOIN,192)
    assign bubble_join_i_llvm_fpga_sync_buffer_p1024i32_arg12_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4126_q = i_llvm_fpga_sync_buffer_p1024i32_arg12_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4126_out_buffer_out;

    // bubble_select_i_llvm_fpga_sync_buffer_p1024i32_arg12_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4126(BITSELECT,193)
    assign bubble_select_i_llvm_fpga_sync_buffer_p1024i32_arg12_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4126_b = $unsigned(bubble_join_i_llvm_fpga_sync_buffer_p1024i32_arg12_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4126_q[63:0]);

    // i_llvm_fpga_sync_buffer_p1024i32_arg12_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4126_vt_select_63(BITSELECT,19)@603
    assign i_llvm_fpga_sync_buffer_p1024i32_arg12_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4126_vt_select_63_b = bubble_select_i_llvm_fpga_sync_buffer_p1024i32_arg12_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4126_b[63:10];

    // i_llvm_fpga_sync_buffer_p1024i32_arg12_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4126_vt_join(BITJOIN,18)@603
    assign i_llvm_fpga_sync_buffer_p1024i32_arg12_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4126_vt_join_q = {i_llvm_fpga_sync_buffer_p1024i32_arg12_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4126_vt_select_63_b, i_llvm_fpga_sync_buffer_p1024i32_arg12_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4126_vt_const_9_q};

    // dupName_5_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x(ADD,118)@603
    assign dupName_5_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_a = {1'b0, i_llvm_fpga_sync_buffer_p1024i32_arg12_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4126_vt_join_q};
    assign dupName_5_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_b = {1'b0, dupName_5_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_shift_join_x_q};
    assign dupName_5_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_o = $unsigned(dupName_5_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_a) + $unsigned(dupName_5_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_b);
    assign dupName_5_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_q = dupName_5_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_o[64:0];

    // dupName_5_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_dupName_0_trunc_sel_x(BITSELECT,123)@603
    assign dupName_5_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_dupName_0_trunc_sel_x_b = dupName_5_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_q[63:0];

    // i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4127_vt_select_63(BITSELECT,35)@603
    assign i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4127_vt_select_63_b = dupName_5_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_dupName_0_trunc_sel_x_b[63:2];

    // i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4127_vt_join(BITJOIN,34)@603
    assign i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4127_vt_join_q = {i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4127_vt_select_63_b, i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4127_vt_const_1_q};

    // dupName_6_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x(ADD,124)@603
    assign dupName_6_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_a = {1'b0, i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4127_vt_join_q};
    assign dupName_6_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_b = {1'b0, dupName_6_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_shift_join_x_q};
    assign dupName_6_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_o = $unsigned(dupName_6_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_a) + $unsigned(dupName_6_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_b);
    assign dupName_6_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_q = dupName_6_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_o[64:0];

    // dupName_6_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_dupName_0_trunc_sel_x(BITSELECT,129)@603
    assign dupName_6_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_dupName_0_trunc_sel_x_b = dupName_6_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_q[63:0];

    // i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4128_vt_select_63(BITSELECT,38)@603
    assign i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4128_vt_select_63_b = dupName_6_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_dupName_0_trunc_sel_x_b[63:2];

    // i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4128_vt_join(BITJOIN,37)@603
    assign i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4128_vt_join_q = {i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4128_vt_select_63_b, i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4127_vt_const_1_q};

    // i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4129(BLACKBOX,15)@603
    // in in_i_stall@20000000
    // out out_lsu_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4121_o_active@20000000
    // out out_o_stall@20000000
    // out out_o_valid@629
    // out out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4121_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_address@20000000
    // out out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4121_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_burstcount@20000000
    // out out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4121_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_byteenable@20000000
    // out out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4121_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_enable@20000000
    // out out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4121_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_read@20000000
    // out out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4121_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_write@20000000
    // out out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4121_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_writedata@20000000
    k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70000b32cles2_eult_e79_410 thei_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4129 (
        .in_flush(in_flush),
        .in_i_address(i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4128_vt_join_q),
        .in_i_predicate(bubble_select_redist16_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_218_fifo_b),
        .in_i_stall(SE_out_coalesced_delay_3_fifo_backStall),
        .in_i_valid(SE_out_redist16_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q_218_fifo_V0),
        .in_i_writedata(c_i32_139_q),
        .in_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4121_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_readdata(in_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4121_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_readdata),
        .in_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4121_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_readdatavalid(in_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4121_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_readdatavalid),
        .in_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4121_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_waitrequest(in_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4121_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_waitrequest),
        .in_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4121_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_writeack(in_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4121_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_writeack),
        .out_lsu_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4121_o_active(i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4129_out_lsu_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4121_o_active),
        .out_o_stall(i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4129_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4129_out_o_valid),
        .out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4121_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_address(i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4129_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4121_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_address),
        .out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4121_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_burstcount(i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4129_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4121_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_burstcount),
        .out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4121_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_byteenable(i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4129_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4121_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_byteenable),
        .out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4121_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_enable(i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4129_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4121_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_enable),
        .out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4121_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_read(i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4129_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4121_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_read),
        .out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4121_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_write(i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4129_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4121_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_write),
        .out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4121_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_writedata(i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4129_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4121_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_writedata),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_7_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_c_i64_41_x(CONSTANT,131)
    assign dupName_7_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_c_i64_41_x_q = $unsigned(64'b0000000000000000000000000000000000000000000000000000000000000100);

    // dupName_7_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x(ADD,130)@411
    assign dupName_7_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_a = {1'b0, bubble_select_redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_b};
    assign dupName_7_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_b = {1'b0, dupName_7_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_c_i64_41_x_q};
    assign dupName_7_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_o = $unsigned(dupName_7_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_a) + $unsigned(dupName_7_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_b);
    assign dupName_7_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_q = dupName_7_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_o[64:0];

    // dupName_7_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x(BITSELECT,133)@411
    assign dupName_7_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b = dupName_7_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_q[63:0];

    // redist0_dupName_7_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_218_fifo(STALLFIFO,166)
    assign redist0_dupName_7_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_218_fifo_valid_in = SE_out_redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_V1;
    assign redist0_dupName_7_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_218_fifo_stall_in = SE_out_coalesced_delay_3_fifo_backStall;
    assign redist0_dupName_7_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_218_fifo_data_in = dupName_7_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b;
    assign redist0_dupName_7_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_218_fifo_valid_in_bitsignaltemp = redist0_dupName_7_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_218_fifo_valid_in[0];
    assign redist0_dupName_7_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_218_fifo_stall_in_bitsignaltemp = redist0_dupName_7_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_218_fifo_stall_in[0];
    assign redist0_dupName_7_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_218_fifo_valid_out[0] = redist0_dupName_7_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_218_fifo_valid_out_bitsignaltemp;
    assign redist0_dupName_7_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_218_fifo_stall_out[0] = redist0_dupName_7_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_218_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(219),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(64),
        .IMPL("ram")
    ) theredist0_dupName_7_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_218_fifo (
        .valid_in(redist0_dupName_7_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_218_fifo_valid_in_bitsignaltemp),
        .stall_in(redist0_dupName_7_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_218_fifo_stall_in_bitsignaltemp),
        .data_in(dupName_7_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b),
        .valid_out(redist0_dupName_7_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_218_fifo_valid_out_bitsignaltemp),
        .stall_out(redist0_dupName_7_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_218_fifo_stall_out_bitsignaltemp),
        .data_out(redist0_dupName_7_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_218_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // redist11_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_628_fifo(STALLFIFO,169)
    assign redist11_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_628_fifo_valid_in = SE_out_redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_V1;
    assign redist11_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_628_fifo_stall_in = SE_out_coalesced_delay_3_fifo_backStall;
    assign redist11_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_628_fifo_data_in = bubble_select_redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_b;
    assign redist11_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_628_fifo_valid_in_bitsignaltemp = redist11_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_628_fifo_valid_in[0];
    assign redist11_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_628_fifo_stall_in_bitsignaltemp = redist11_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_628_fifo_stall_in[0];
    assign redist11_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_628_fifo_valid_out[0] = redist11_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_628_fifo_valid_out_bitsignaltemp;
    assign redist11_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_628_fifo_stall_out[0] = redist11_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_628_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(245),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(64),
        .IMPL("ram")
    ) theredist11_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_628_fifo (
        .valid_in(redist11_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_628_fifo_valid_in_bitsignaltemp),
        .stall_in(redist11_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_628_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_b),
        .valid_out(redist11_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_628_fifo_valid_out_bitsignaltemp),
        .stall_out(redist11_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_628_fifo_stall_out_bitsignaltemp),
        .data_out(redist11_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_628_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // join_for_coalesced_delay_3(BITJOIN,164)
    assign join_for_coalesced_delay_3_q = {sel_for_coalesced_delay_2_c, sel_for_coalesced_delay_2_b};

    // coalesced_delay_3_fifo(STALLFIFO,177)
    assign coalesced_delay_3_fifo_valid_in = SE_out_coalesced_delay_2_fifo_V1;
    assign coalesced_delay_3_fifo_stall_in = SE_out_coalesced_delay_3_fifo_backStall;
    assign coalesced_delay_3_fifo_data_in = join_for_coalesced_delay_3_q;
    assign coalesced_delay_3_fifo_valid_in_bitsignaltemp = coalesced_delay_3_fifo_valid_in[0];
    assign coalesced_delay_3_fifo_stall_in_bitsignaltemp = coalesced_delay_3_fifo_stall_in[0];
    assign coalesced_delay_3_fifo_valid_out[0] = coalesced_delay_3_fifo_valid_out_bitsignaltemp;
    assign coalesced_delay_3_fifo_stall_out[0] = coalesced_delay_3_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(245),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(2),
        .IMPL("ram")
    ) thecoalesced_delay_3_fifo (
        .valid_in(coalesced_delay_3_fifo_valid_in_bitsignaltemp),
        .stall_in(coalesced_delay_3_fifo_stall_in_bitsignaltemp),
        .data_in(join_for_coalesced_delay_3_q),
        .valid_out(coalesced_delay_3_fifo_valid_out_bitsignaltemp),
        .stall_out(coalesced_delay_3_fifo_stall_out_bitsignaltemp),
        .data_out(coalesced_delay_3_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_coalesced_delay_3_fifo(STALLENABLE,348)
    // Valid signal propagation
    assign SE_out_coalesced_delay_3_fifo_V0 = SE_out_coalesced_delay_3_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_coalesced_delay_3_fifo_backStall = in_stall_in | ~ (SE_out_coalesced_delay_3_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_coalesced_delay_3_fifo_and0 = coalesced_delay_3_fifo_valid_out;
    assign SE_out_coalesced_delay_3_fifo_and1 = coalesced_delay_1_fifo_valid_out & SE_out_coalesced_delay_3_fifo_and0;
    assign SE_out_coalesced_delay_3_fifo_and2 = redist11_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_628_fifo_valid_out & SE_out_coalesced_delay_3_fifo_and1;
    assign SE_out_coalesced_delay_3_fifo_and3 = redist0_dupName_7_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_218_fifo_valid_out & SE_out_coalesced_delay_3_fifo_and2;
    assign SE_out_coalesced_delay_3_fifo_wireValid = i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4129_out_o_valid & SE_out_coalesced_delay_3_fifo_and3;

    // coalesced_delay_1_fifo(STALLFIFO,175)
    assign coalesced_delay_1_fifo_valid_in = SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_V8;
    assign coalesced_delay_1_fifo_stall_in = SE_out_coalesced_delay_3_fifo_backStall;
    assign coalesced_delay_1_fifo_data_in = join_for_coalesced_delay_1_q;
    assign coalesced_delay_1_fifo_valid_in_bitsignaltemp = coalesced_delay_1_fifo_valid_in[0];
    assign coalesced_delay_1_fifo_stall_in_bitsignaltemp = coalesced_delay_1_fifo_stall_in[0];
    assign coalesced_delay_1_fifo_valid_out[0] = coalesced_delay_1_fifo_valid_out_bitsignaltemp;
    assign coalesced_delay_1_fifo_stall_out[0] = coalesced_delay_1_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(629),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(97),
        .IMPL("ram")
    ) thecoalesced_delay_1_fifo (
        .valid_in(coalesced_delay_1_fifo_valid_in_bitsignaltemp),
        .stall_in(coalesced_delay_1_fifo_stall_in_bitsignaltemp),
        .data_in(join_for_coalesced_delay_1_q),
        .valid_out(coalesced_delay_1_fifo_valid_out_bitsignaltemp),
        .stall_out(coalesced_delay_1_fifo_stall_out_bitsignaltemp),
        .data_out(coalesced_delay_1_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // join_for_coalesced_delay_0(BITJOIN,155)
    assign join_for_coalesced_delay_0_q = {bubble_select_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_e, bubble_select_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_c};

    // coalesced_delay_0_fifo(STALLFIFO,174)
    assign coalesced_delay_0_fifo_valid_in = SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_V7;
    assign coalesced_delay_0_fifo_stall_in = SE_out_coalesced_delay_0_fifo_backStall;
    assign coalesced_delay_0_fifo_data_in = join_for_coalesced_delay_0_q;
    assign coalesced_delay_0_fifo_valid_in_bitsignaltemp = coalesced_delay_0_fifo_valid_in[0];
    assign coalesced_delay_0_fifo_stall_in_bitsignaltemp = coalesced_delay_0_fifo_stall_in[0];
    assign coalesced_delay_0_fifo_valid_out[0] = coalesced_delay_0_fifo_valid_out_bitsignaltemp;
    assign coalesced_delay_0_fifo_stall_out[0] = coalesced_delay_0_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(193),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(2),
        .IMPL("ram")
    ) thecoalesced_delay_0_fifo (
        .valid_in(coalesced_delay_0_fifo_valid_in_bitsignaltemp),
        .stall_in(coalesced_delay_0_fifo_stall_in_bitsignaltemp),
        .data_in(join_for_coalesced_delay_0_q),
        .valid_out(coalesced_delay_0_fifo_valid_out_bitsignaltemp),
        .stall_out(coalesced_delay_0_fifo_stall_out_bitsignaltemp),
        .data_out(coalesced_delay_0_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo(STALLFIFO,168)
    assign redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_valid_in = SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_V6;
    assign redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_stall_in = SE_out_redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_backStall;
    assign redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_data_in = bubble_select_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_g;
    assign redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_valid_in_bitsignaltemp = redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_valid_in[0];
    assign redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_stall_in_bitsignaltemp = redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_stall_in[0];
    assign redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_valid_out[0] = redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_valid_out_bitsignaltemp;
    assign redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_stall_out[0] = redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(385),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(64),
        .IMPL("ram")
    ) theredist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo (
        .valid_in(redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_valid_in_bitsignaltemp),
        .stall_in(redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_g),
        .valid_out(redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_valid_out_bitsignaltemp),
        .stall_out(redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_stall_out_bitsignaltemp),
        .data_out(redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo(STALLFIFO,167)
    assign redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_valid_in = SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_V5;
    assign redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_stall_in = SE_out_redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_backStall;
    assign redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_data_in = bubble_select_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_b;
    assign redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_valid_in_bitsignaltemp = redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_valid_in[0];
    assign redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_stall_in_bitsignaltemp = redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_stall_in[0];
    assign redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_valid_out[0] = redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_valid_out_bitsignaltemp;
    assign redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_stall_out[0] = redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(411),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(64),
        .IMPL("ram")
    ) theredist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo (
        .valid_in(redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_valid_in_bitsignaltemp),
        .stall_in(redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_b),
        .valid_out(redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_valid_out_bitsignaltemp),
        .stall_out(redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_stall_out_bitsignaltemp),
        .data_out(redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_4_reg(STALLFIFO,452)
    assign bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_4_reg_valid_in = SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_V3;
    assign bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_4_reg_stall_in = SE_out_bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_4_backStall;
    assign bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_4_reg_valid_in_bitsignaltemp = bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_4_reg_valid_in[0];
    assign bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_4_reg_stall_in_bitsignaltemp = bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_4_reg_stall_in[0];
    assign bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_4_reg_valid_out[0] = bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_4_reg_valid_out_bitsignaltemp;
    assign bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_4_reg_stall_out[0] = bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_4_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(603),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_4_reg (
        .valid_in(bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_4_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_4_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_4_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_4_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_3_reg(STALLFIFO,451)
    assign bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_3_reg_valid_in = SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_V2;
    assign bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_3_reg_stall_in = SE_out_bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_3_backStall;
    assign bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_3_reg_valid_in_bitsignaltemp = bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_3_reg_valid_in[0];
    assign bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_3_reg_stall_in_bitsignaltemp = bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_3_reg_stall_in[0];
    assign bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_3_reg_valid_out[0] = bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_3_reg_valid_out_bitsignaltemp;
    assign bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_3_reg_stall_out[0] = bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_3_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(603),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_3_reg (
        .valid_in(bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_3_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_3_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_3_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_3_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_2_reg(STALLFIFO,450)
    assign bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_2_reg_valid_in = SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_V1;
    assign bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_2_reg_stall_in = SE_out_bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_2_backStall;
    assign bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_2_reg_valid_in_bitsignaltemp = bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_2_reg_valid_in[0];
    assign bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_2_reg_stall_in_bitsignaltemp = bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_2_reg_stall_in[0];
    assign bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_2_reg_valid_out[0] = bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_2_reg_valid_out_bitsignaltemp;
    assign bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_2_reg_stall_out[0] = bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_2_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(193),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_2_reg (
        .valid_in(bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_2_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_2_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_2_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_2_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_1_reg(STALLFIFO,449)
    assign bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_1_reg_valid_in = SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_V0;
    assign bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_1_reg_stall_in = SE_out_bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_1_backStall;
    assign bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_1_reg_valid_in_bitsignaltemp = bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_1_reg_valid_in[0];
    assign bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_1_reg_stall_in_bitsignaltemp = bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_1_reg_stall_in[0];
    assign bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_1_reg_valid_out[0] = bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_1_reg_valid_out_bitsignaltemp;
    assign bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_1_reg_stall_out[0] = bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_1_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(193),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_1_reg (
        .valid_in(bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_1_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_1_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_1_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_1_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_stall_entry(BITJOIN,198)
    assign bubble_join_stall_entry_q = {in_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_419, in_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_418, in_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4110, in_sroa_0124_0180, in_memcoalesce_extrValue_1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_fpgaunique_01, in_acl_hw_wg_id4, in_acl_global_id_02};

    // bubble_select_stall_entry(BITSELECT,199)
    assign bubble_select_stall_entry_b = $unsigned(bubble_join_stall_entry_q[63:0]);
    assign bubble_select_stall_entry_c = $unsigned(bubble_join_stall_entry_q[95:64]);
    assign bubble_select_stall_entry_d = $unsigned(bubble_join_stall_entry_q[159:96]);
    assign bubble_select_stall_entry_e = $unsigned(bubble_join_stall_entry_q[223:160]);
    assign bubble_select_stall_entry_f = $unsigned(bubble_join_stall_entry_q[224:224]);
    assign bubble_select_stall_entry_g = $unsigned(bubble_join_stall_entry_q[225:225]);
    assign bubble_select_stall_entry_h = $unsigned(bubble_join_stall_entry_q[226:226]);

    // SE_stall_entry(STALLENABLE,288)
    // Valid signal propagation
    assign SE_stall_entry_V0 = SE_stall_entry_wireValid;
    // Backward Stall generation
    assign SE_stall_entry_backStall = ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_stall_out | ~ (SE_stall_entry_wireValid);
    // Computing multiple Valid(s)
    assign SE_stall_entry_wireValid = in_valid_in;

    // ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x(BLACKBOX,84)@0
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    // out out_valid_out@1
    // out out_data_out_0_tpl@1
    // out out_data_out_1_tpl@1
    // out out_data_out_2_tpl@1
    // out out_data_out_3_tpl@1
    // out out_data_out_4_tpl@1
    // out out_data_out_5_tpl@1
    // out out_data_out_6_tpl@1
    k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE700000_E79_41_B1_merge_reg theZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x (
        .in_stall_in(SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_backStall),
        .in_valid_in(SE_stall_entry_V0),
        .in_data_in_0_tpl(bubble_select_stall_entry_e),
        .in_data_in_1_tpl(bubble_select_stall_entry_g),
        .in_data_in_2_tpl(bubble_select_stall_entry_d),
        .in_data_in_3_tpl(bubble_select_stall_entry_h),
        .in_data_in_4_tpl(bubble_select_stall_entry_f),
        .in_data_in_5_tpl(bubble_select_stall_entry_b),
        .in_data_in_6_tpl(bubble_select_stall_entry_c),
        .out_stall_out(ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_stall_out),
        .out_valid_out(ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_valid_out),
        .out_data_out_0_tpl(ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl),
        .out_data_out_1_tpl(ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_1_tpl),
        .out_data_out_2_tpl(ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_2_tpl),
        .out_data_out_3_tpl(ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_3_tpl),
        .out_data_out_4_tpl(ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_4_tpl),
        .out_data_out_5_tpl(ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl),
        .out_data_out_6_tpl(ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_6_tpl),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x(STALLENABLE,291)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_fromReg0 <= '0;
            SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_fromReg1 <= '0;
            SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_fromReg2 <= '0;
            SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_fromReg3 <= '0;
            SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_fromReg4 <= '0;
            SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_fromReg5 <= '0;
            SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_fromReg6 <= '0;
            SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_fromReg7 <= '0;
            SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_fromReg8 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_fromReg0 <= SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_toReg0;
            // Successor 1
            SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_fromReg1 <= SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_toReg1;
            // Successor 2
            SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_fromReg2 <= SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_toReg2;
            // Successor 3
            SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_fromReg3 <= SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_toReg3;
            // Successor 4
            SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_fromReg4 <= SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_toReg4;
            // Successor 5
            SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_fromReg5 <= SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_toReg5;
            // Successor 6
            SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_fromReg6 <= SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_toReg6;
            // Successor 7
            SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_fromReg7 <= SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_toReg7;
            // Successor 8
            SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_fromReg8 <= SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_toReg8;
        end
    end
    // Input Stall processing
    assign SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_consumed0 = (~ (bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_1_reg_stall_out) & SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_wireValid) | SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_fromReg0;
    assign SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_consumed1 = (~ (bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_2_reg_stall_out) & SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_wireValid) | SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_fromReg1;
    assign SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_consumed2 = (~ (bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_3_reg_stall_out) & SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_wireValid) | SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_fromReg2;
    assign SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_consumed3 = (~ (bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_4_reg_stall_out) & SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_wireValid) | SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_fromReg3;
    assign SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_consumed4 = (~ (i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_out_o_stall) & SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_wireValid) | SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_fromReg4;
    assign SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_consumed5 = (~ (redist1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl_410_fifo_stall_out) & SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_wireValid) | SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_fromReg5;
    assign SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_consumed6 = (~ (redist10_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_384_fifo_stall_out) & SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_wireValid) | SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_fromReg6;
    assign SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_consumed7 = (~ (coalesced_delay_0_fifo_stall_out) & SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_wireValid) | SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_fromReg7;
    assign SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_consumed8 = (~ (coalesced_delay_1_fifo_stall_out) & SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_wireValid) | SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_fromReg8;
    // Consuming
    assign SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_StallValid = SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_backStall & SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_wireValid;
    assign SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_toReg0 = SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_StallValid & SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_consumed0;
    assign SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_toReg1 = SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_StallValid & SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_consumed1;
    assign SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_toReg2 = SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_StallValid & SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_consumed2;
    assign SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_toReg3 = SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_StallValid & SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_consumed3;
    assign SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_toReg4 = SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_StallValid & SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_consumed4;
    assign SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_toReg5 = SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_StallValid & SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_consumed5;
    assign SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_toReg6 = SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_StallValid & SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_consumed6;
    assign SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_toReg7 = SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_StallValid & SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_consumed7;
    assign SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_toReg8 = SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_StallValid & SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_consumed8;
    // Backward Stall generation
    assign SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_or0 = SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_consumed0;
    assign SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_or1 = SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_consumed1 & SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_or0;
    assign SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_or2 = SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_consumed2 & SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_or1;
    assign SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_or3 = SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_consumed3 & SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_or2;
    assign SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_or4 = SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_consumed4 & SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_or3;
    assign SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_or5 = SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_consumed5 & SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_or4;
    assign SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_or6 = SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_consumed6 & SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_or5;
    assign SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_or7 = SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_consumed7 & SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_or6;
    assign SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_wireStall = ~ (SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_consumed8 & SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_or7);
    assign SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_backStall = SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_wireStall;
    // Valid signal propagation
    assign SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_V0 = SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_wireValid & ~ (SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_fromReg0);
    assign SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_V1 = SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_wireValid & ~ (SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_fromReg1);
    assign SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_V2 = SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_wireValid & ~ (SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_fromReg2);
    assign SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_V3 = SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_wireValid & ~ (SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_fromReg3);
    assign SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_V4 = SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_wireValid & ~ (SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_fromReg4);
    assign SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_V5 = SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_wireValid & ~ (SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_fromReg5);
    assign SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_V6 = SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_wireValid & ~ (SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_fromReg6);
    assign SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_V7 = SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_wireValid & ~ (SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_fromReg7);
    assign SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_V8 = SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_wireValid & ~ (SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_fromReg8);
    // Computing multiple Valid(s)
    assign SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_wireValid = ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_valid_out;

    // SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411(STALLENABLE,257)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_fromReg1 <= '0;
            SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_fromReg0 <= SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_fromReg1 <= SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_fromReg2 <= SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_consumed0 = (~ (SE_i_xor_and_i0_not_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4111_backStall) & SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_wireValid) | SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_fromReg0;
    assign SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_consumed1 = (~ (redist14_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q_192_fifo_stall_out) & SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_wireValid) | SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_fromReg1;
    assign SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_consumed2 = (~ (SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg11_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_415_aunroll_x_backStall) & SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_wireValid) | SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_fromReg2;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_StallValid = SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_backStall & SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_wireValid;
    assign SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_toReg0 = SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_StallValid & SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_consumed0;
    assign SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_toReg1 = SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_StallValid & SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_consumed1;
    assign SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_toReg2 = SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_StallValid & SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_consumed2;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_or0 = SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_consumed0;
    assign SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_or1 = SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_consumed1 & SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_or0;
    assign SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_wireStall = ~ (SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_consumed2 & SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_or1);
    assign SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_backStall = SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_V0 = SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_wireValid & ~ (SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_fromReg0);
    assign SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_V1 = SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_wireValid & ~ (SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_fromReg1);
    assign SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_V2 = SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_wireValid & ~ (SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_wireValid = i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_out_o_valid;

    // bubble_join_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x(BITJOIN,202)
    assign bubble_join_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_q = {ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_6_tpl, ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl, ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_4_tpl, ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_3_tpl, ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_2_tpl, ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_1_tpl, ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_0_tpl};

    // bubble_select_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x(BITSELECT,203)
    assign bubble_select_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_b = $unsigned(bubble_join_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_q[63:0]);
    assign bubble_select_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_c = $unsigned(bubble_join_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_q[64:64]);
    assign bubble_select_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_d = $unsigned(bubble_join_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_q[128:65]);
    assign bubble_select_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_e = $unsigned(bubble_join_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_q[129:129]);
    assign bubble_select_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_f = $unsigned(bubble_join_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_q[130:130]);
    assign bubble_select_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_g = $unsigned(bubble_join_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_q[194:131]);
    assign bubble_select_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_h = $unsigned(bubble_join_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_q[226:195]);

    // i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411(BLACKBOX,13)@1
    // in in_i_stall@20000000
    // out out_o_readdata@193
    // out out_o_stall@20000000
    // out out_o_valid@193
    // out out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4113_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_address@20000000
    // out out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4113_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_burstcount@20000000
    // out out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4113_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_byteenable@20000000
    // out out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4113_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_enable@20000000
    // out out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4113_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_read@20000000
    // out out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4113_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_write@20000000
    // out out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4113_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_writedata@20000000
    k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70000932cles2_eult_e79_410 thei_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411 (
        .in_flush(in_flush),
        .in_i_address(bubble_select_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_b),
        .in_i_predicate(bubble_select_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_f),
        .in_i_stall(SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_backStall),
        .in_i_valid(SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_V4),
        .in_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4113_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_readdata(in_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4113_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_readdata),
        .in_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4113_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_readdatavalid(in_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4113_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_readdatavalid),
        .in_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4113_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_waitrequest(in_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4113_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_waitrequest),
        .in_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4113_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_writeack(in_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4113_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_writeack),
        .out_o_readdata(i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_out_o_valid),
        .out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4113_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_address(i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4113_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_address),
        .out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4113_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_burstcount(i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4113_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_burstcount),
        .out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4113_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_byteenable(i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4113_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_byteenable),
        .out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4113_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_enable(i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4113_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_enable),
        .out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4113_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_read(i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4113_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_read),
        .out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4113_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_write(i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4113_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_write),
        .out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4113_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_writedata(i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4113_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_writedata),
        .clock(clock),
        .resetn(resetn)
    );

    // ext_sig_sync_out(GPOUT,8)
    assign out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4113_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_address = i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4113_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_address;
    assign out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4113_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_enable = i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4113_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_enable;
    assign out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4113_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_read = i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4113_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_read;
    assign out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4113_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_write = i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4113_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_write;
    assign out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4113_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_writedata = i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4113_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_writedata;
    assign out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4113_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_byteenable = i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4113_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_byteenable;
    assign out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4113_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_burstcount = i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_411_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4113_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_burstcount;

    // sync_out(GPOUT,82)@0
    assign out_stall_out = SE_stall_entry_backStall;

    // dupName_0_ext_sig_sync_out_x(GPOUT,87)
    assign out_lm_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_address = i_llvm_fpga_mem_lm_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_out_lm_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_address;
    assign out_lm_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_enable = i_llvm_fpga_mem_lm_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_out_lm_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_enable;
    assign out_lm_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_read = i_llvm_fpga_mem_lm_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_out_lm_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_read;
    assign out_lm_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_write = i_llvm_fpga_mem_lm_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_out_lm_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_write;
    assign out_lm_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_writedata = i_llvm_fpga_mem_lm_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_out_lm_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_writedata;
    assign out_lm_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_byteenable = i_llvm_fpga_mem_lm_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_out_lm_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_byteenable;
    assign out_lm_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_burstcount = i_llvm_fpga_mem_lm_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_out_lm_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_burstcount;

    // bubble_join_coalesced_delay_3_fifo(BITJOIN,248)
    assign bubble_join_coalesced_delay_3_fifo_q = coalesced_delay_3_fifo_data_out;

    // bubble_select_coalesced_delay_3_fifo(BITSELECT,249)
    assign bubble_select_coalesced_delay_3_fifo_b = $unsigned(bubble_join_coalesced_delay_3_fifo_q[1:0]);

    // sel_for_coalesced_delay_3(BITSELECT,165)
    assign sel_for_coalesced_delay_3_b = $unsigned(bubble_select_coalesced_delay_3_fifo_b[0:0]);
    assign sel_for_coalesced_delay_3_c = $unsigned(bubble_select_coalesced_delay_3_fifo_b[1:1]);

    // i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4132(LOGICAL,39)@629
    assign i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4132_q = $unsigned(sel_for_coalesced_delay_1_b == bubble_select_redist0_dupName_7_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_218_fifo_b ? 1'b1 : 1'b0);

    // i_guard_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4134(LOGICAL,10)@629
    assign i_guard_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4134_q = i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4132_q | sel_for_coalesced_delay_3_c;

    // i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4135(LOGICAL,40)@629
    assign i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4135_q = sel_for_coalesced_delay_3_b | i_guard_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4134_q;

    // bubble_join_redist0_dupName_7_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_218_fifo(BITJOIN,215)
    assign bubble_join_redist0_dupName_7_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_218_fifo_q = redist0_dupName_7_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_218_fifo_data_out;

    // bubble_select_redist0_dupName_7_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_218_fifo(BITSELECT,216)
    assign bubble_select_redist0_dupName_7_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_218_fifo_b = $unsigned(bubble_join_redist0_dupName_7_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_218_fifo_q[63:0]);

    // bubble_join_coalesced_delay_1_fifo(BITJOIN,242)
    assign bubble_join_coalesced_delay_1_fifo_q = coalesced_delay_1_fifo_data_out;

    // bubble_select_coalesced_delay_1_fifo(BITSELECT,243)
    assign bubble_select_coalesced_delay_1_fifo_b = $unsigned(bubble_join_coalesced_delay_1_fifo_q[96:0]);

    // sel_for_coalesced_delay_1(BITSELECT,159)
    assign sel_for_coalesced_delay_1_b = $unsigned(bubble_select_coalesced_delay_1_fifo_b[63:0]);
    assign sel_for_coalesced_delay_1_c = $unsigned(bubble_select_coalesced_delay_1_fifo_b[95:64]);
    assign sel_for_coalesced_delay_1_d = $unsigned(bubble_select_coalesced_delay_1_fifo_b[96:96]);

    // bubble_join_redist11_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_628_fifo(BITJOIN,224)
    assign bubble_join_redist11_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_628_fifo_q = redist11_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_628_fifo_data_out;

    // bubble_select_redist11_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_628_fifo(BITSELECT,225)
    assign bubble_select_redist11_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_628_fifo_b = $unsigned(bubble_join_redist11_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_628_fifo_q[63:0]);

    // dupName_0_sync_out_x(GPOUT,89)@629
    assign out_acl_global_id_02 = bubble_select_redist11_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B1_merge_reg_aunroll_x_out_data_out_5_tpl_628_fifo_b;
    assign out_acl_hw_wg_id4 = sel_for_coalesced_delay_1_c;
    assign out_memcoalesce_extrValue_1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_fpgaunique_01 = sel_for_coalesced_delay_1_b;
    assign out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4110 = sel_for_coalesced_delay_1_d;
    assign out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4111 = bubble_select_redist0_dupName_7_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_218_fifo_b;
    assign out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4112 = i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4135_q;
    assign out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_418 = sel_for_coalesced_delay_3_b;
    assign out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_419 = sel_for_coalesced_delay_3_c;
    assign out_valid_out = SE_out_coalesced_delay_3_fifo_V0;

    // dupName_1_ext_sig_sync_out_x(GPOUT,92)
    assign out_memdep_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_address = i_llvm_fpga_mem_memdep_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_out_memdep_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_address;
    assign out_memdep_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_enable = i_llvm_fpga_mem_memdep_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_out_memdep_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_enable;
    assign out_memdep_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_read = i_llvm_fpga_mem_memdep_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_out_memdep_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_read;
    assign out_memdep_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_write = i_llvm_fpga_mem_memdep_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_out_memdep_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_write;
    assign out_memdep_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_writedata = i_llvm_fpga_mem_memdep_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_out_memdep_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_writedata;
    assign out_memdep_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_byteenable = i_llvm_fpga_mem_memdep_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_out_memdep_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_byteenable;
    assign out_memdep_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_burstcount = i_llvm_fpga_mem_memdep_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_out_memdep_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_burstcount;

    // dupName_2_ext_sig_sync_out_x(GPOUT,94)
    assign out_lsu_memdep_o_active = i_llvm_fpga_mem_memdep_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_out_lsu_memdep_o_active;

    // dupName_3_ext_sig_sync_out_x(GPOUT,96)
    assign out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4117_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_address = i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4117_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4122_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4117_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_address;
    assign out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4117_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_enable = i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4117_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4122_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4117_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_enable;
    assign out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4117_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_read = i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4117_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4122_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4117_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_read;
    assign out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4117_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_write = i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4117_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4122_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4117_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_write;
    assign out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4117_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_writedata = i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4117_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4122_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4117_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_writedata;
    assign out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4117_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_byteenable = i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4117_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4122_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4117_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_byteenable;
    assign out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4117_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_burstcount = i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4117_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4122_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4117_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_burstcount;

    // dupName_4_ext_sig_sync_out_x(GPOUT,97)
    assign out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4121_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_address = i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4129_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4121_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_address;
    assign out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4121_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_enable = i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4129_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4121_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_enable;
    assign out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4121_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_read = i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4129_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4121_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_read;
    assign out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4121_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_write = i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4129_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4121_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_write;
    assign out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4121_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_writedata = i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4129_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4121_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_writedata;
    assign out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4121_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_byteenable = i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4129_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4121_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_byteenable;
    assign out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4121_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_burstcount = i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4129_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4121_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_burstcount;

    // dupName_5_ext_sig_sync_out_x(GPOUT,98)
    assign out_lsu_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4121_o_active = i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4121_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4129_out_lsu_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_4121_o_active;

endmodule
