[2025-09-18 04:51:09] START suite=qualcomm_srv trace=srv533_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv533_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2795887 heartbeat IPC: 3.577 cumulative IPC: 3.577 (Simulation time: 00 hr 00 min 40 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5363402 cumulative IPC: 3.729 (Simulation time: 00 hr 01 min 17 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5363402 cumulative IPC: 3.729 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 5363403 heartbeat IPC: 3.895 cumulative IPC: 5 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 30000009 cycles: 14825099 heartbeat IPC: 1.057 cumulative IPC: 1.057 (Simulation time: 00 hr 02 min 30 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 24332816 heartbeat IPC: 1.052 cumulative IPC: 1.054 (Simulation time: 00 hr 03 min 39 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 33659760 heartbeat IPC: 1.072 cumulative IPC: 1.06 (Simulation time: 00 hr 04 min 49 sec)
Heartbeat CPU 0 instructions: 60000013 cycles: 42892570 heartbeat IPC: 1.083 cumulative IPC: 1.066 (Simulation time: 00 hr 05 min 59 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 52128736 heartbeat IPC: 1.083 cumulative IPC: 1.069 (Simulation time: 00 hr 07 min 12 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 61354770 heartbeat IPC: 1.084 cumulative IPC: 1.072 (Simulation time: 00 hr 08 min 25 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv533_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000014 cycles: 70740754 heartbeat IPC: 1.065 cumulative IPC: 1.071 (Simulation time: 00 hr 09 min 36 sec)
Heartbeat CPU 0 instructions: 100000016 cycles: 80020801 heartbeat IPC: 1.078 cumulative IPC: 1.072 (Simulation time: 00 hr 10 min 45 sec)
Heartbeat CPU 0 instructions: 110000019 cycles: 89223247 heartbeat IPC: 1.087 cumulative IPC: 1.073 (Simulation time: 00 hr 11 min 55 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 93181416 cumulative IPC: 1.073 (Simulation time: 00 hr 13 min 08 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 93181416 cumulative IPC: 1.073 (Simulation time: 00 hr 13 min 08 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv533_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.073 instructions: 100000000 cycles: 93181416
CPU 0 Branch Prediction Accuracy: 92.53% MPKI: 13.5 Average ROB Occupancy at Mispredict: 29.77
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.05593
BRANCH_INDIRECT: 0.34
BRANCH_CONDITIONAL: 11.89
BRANCH_DIRECT_CALL: 0.3656
BRANCH_INDIRECT_CALL: 0.4868
BRANCH_RETURN: 0.3592


====Backend Stall Breakdown====
ROB_STALL: 225182
LQ_STALL: 0
SQ_STALL: 957593


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 165.31865
REPLAY_LOAD: 66.858925
NON_REPLAY_LOAD: 21.631994

== Total ==
ADDR_TRANS: 63813
REPLAY_LOAD: 32226
NON_REPLAY_LOAD: 129143

== Counts ==
ADDR_TRANS: 386
REPLAY_LOAD: 482
NON_REPLAY_LOAD: 5970

cpu0->cpu0_STLB TOTAL        ACCESS:    2046877 HIT:    2018800 MISS:      28077 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2046877 HIT:    2018800 MISS:      28077 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 199.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9998283 HIT:    8780699 MISS:    1217584 MSHR_MERGE:      64067
cpu0->cpu0_L2C LOAD         ACCESS:    7661544 HIT:    6748119 MISS:     913425 MSHR_MERGE:       5412
cpu0->cpu0_L2C RFO          ACCESS:     595521 HIT:     465641 MISS:     129880 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     527617 HIT:     422483 MISS:     105134 MSHR_MERGE:      58655
cpu0->cpu0_L2C WRITE        ACCESS:    1148556 HIT:    1131663 MISS:      16893 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      65045 HIT:      12793 MISS:      52252 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     816885 ISSUED:     281062 USEFUL:       4976 USELESS:       9910
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 37.48 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14858348 HIT:    7497618 MISS:    7360730 MSHR_MERGE:    1819098
cpu0->cpu0_L1I LOAD         ACCESS:   14858348 HIT:    7497618 MISS:    7360730 MSHR_MERGE:    1819098
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.54 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30219791 HIT:   25146701 MISS:    5073090 MSHR_MERGE:    1948656
cpu0->cpu0_L1D LOAD         ACCESS:   16433378 HIT:   13714801 MISS:    2718577 MSHR_MERGE:     598666
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     721854 HIT:     224514 MISS:     497340 MSHR_MERGE:     153389
cpu0->cpu0_L1D WRITE        ACCESS:   12994437 HIT:   11202490 MISS:    1791947 MSHR_MERGE:    1196420
cpu0->cpu0_L1D TRANSLATION  ACCESS:      70122 HIT:       4896 MISS:      65226 MSHR_MERGE:        181
cpu0->cpu0_L1D PREFETCH REQUESTED:     927162 ISSUED:     721854 USEFUL:     100713 USELESS:      51643
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 20.44 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12225586 HIT:   10171528 MISS:    2054058 MSHR_MERGE:    1034435
cpu0->cpu0_ITLB LOAD         ACCESS:   12225586 HIT:   10171528 MISS:    2054058 MSHR_MERGE:    1034435
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.392 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28059077 HIT:   26662968 MISS:    1396109 MSHR_MERGE:     368855
cpu0->cpu0_DTLB LOAD         ACCESS:   28059077 HIT:   26662968 MISS:    1396109 MSHR_MERGE:     368855
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 10.01 cycles
cpu0->LLC TOTAL        ACCESS:    1344647 HIT:    1236404 MISS:     108243 MSHR_MERGE:       4018
cpu0->LLC LOAD         ACCESS:     908013 HIT:     847991 MISS:      60022 MSHR_MERGE:        173
cpu0->LLC RFO          ACCESS:     129880 HIT:     120303 MISS:       9577 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      46479 HIT:      27643 MISS:      18836 MSHR_MERGE:       3845
cpu0->LLC WRITE        ACCESS:     208023 HIT:     207463 MISS:        560 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      52252 HIT:      33004 MISS:      19248 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 100.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2514
  ROW_BUFFER_MISS:     101151
  AVG DBUS CONGESTED CYCLE: 4.189
Channel 0 WQ ROW_BUFFER_HIT:       1081
  ROW_BUFFER_MISS:       8572
  FULL:          0
Channel 0 REFRESHES ISSUED:       7766

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       479389       560292       100039         9284
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            6         1658         3805         2113
  STLB miss resolved @ L2C                0          537         3182         6289         4127
  STLB miss resolved @ LLC                0          298         5392        17430        12503
  STLB miss resolved @ MEM                0            1         2111         9991        14988

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             188158        47296      1349423       156078          702
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          530          735          119
  STLB miss resolved @ L2C                0          175         1992         1627           60
  STLB miss resolved @ LLC                0           20         2056         2850          146
  STLB miss resolved @ MEM                0            0          563          768          360
[2025-09-18 05:04:17] END   suite=qualcomm_srv trace=srv533_ap (rc=0)
