


ARM Macro Assembler    Page 1 


    1 00000000         ;*******************************************************
                       *************************************************
    2 00000000         ;                                                uC/CPU
    3 00000000         ;                                    CPU CONFIGURATION &
                        PORT LAYER
    4 00000000         ;
    5 00000000         ;                         (c) Copyright 2004-2018; Silic
                       on Laboratories Inc.,
    6 00000000         ;                                400 W. Cesar Chavez, Au
                       stin, TX 78701
    7 00000000         ;
    8 00000000         ;                   All rights reserved. Protected by in
                       ternational copyright laws.
    9 00000000         ;
   10 00000000         ;                  Your use of this software is subject 
                       to your acceptance of the terms
   11 00000000         ;                  of a Silicon Labs Micrium software li
                       cense, which can be obtained by
   12 00000000         ;                  contacting info@micrium.com. If you d
                       o not agree to the terms of this
   13 00000000         ;                  license, you may not use this softwar
                       e.
   14 00000000         ;
   15 00000000         ;                  Please help us continue to provide th
                       e Embedded community with the finest
   16 00000000         ;                  software available. Your honesty is g
                       reatly appreciated.
   17 00000000         ;
   18 00000000         ;                    You can find our product's document
                       ation at: doc.micrium.com
   19 00000000         ;
   20 00000000         ;                          For more information visit us
                        at: www.micrium.com
   21 00000000         ;*******************************************************
                       *************************************************
   22 00000000         
   23 00000000         ;*******************************************************
                       *************************************************
   24 00000000         ;
   25 00000000         ;                                            CPU PORT FI
                       LE
   26 00000000         ;
   27 00000000         ;                                               ARMv7-M
   28 00000000         ;                                           MDK C Compil
                       er
   29 00000000         ;
   30 00000000         ; Filename : cpu_a.asm
   31 00000000         ; Version  : V1.31.04
   32 00000000         ;*******************************************************
                       *************************************************
   33 00000000         ; Note(s)  : This port supports the ARM Cortex-M3, Corte
                       x-M4 and Cortex-M7 architectures.
   34 00000000         ;*******************************************************
                       *************************************************
   35 00000000         
   36 00000000         
   37 00000000         ;*******************************************************
                       *************************************************
   38 00000000         ;                                           PUBLIC FUNCT



ARM Macro Assembler    Page 2 


                       IONS
   39 00000000         ;*******************************************************
                       *************************************************
   40 00000000         
   41 00000000                 EXPORT           CPU_IntDis
   42 00000000                 EXPORT           CPU_IntEn
   43 00000000         
   44 00000000                 EXPORT           CPU_SR_Save
   45 00000000                 EXPORT           CPU_SR_Restore
   46 00000000         
   47 00000000                 EXPORT           CPU_WaitForInt
   48 00000000                 EXPORT           CPU_WaitForExcept
   49 00000000         
   50 00000000         
   51 00000000                 EXPORT           CPU_CntLeadZeros
   52 00000000                 EXPORT           CPU_CntTrailZeros
   53 00000000                 EXPORT           CPU_RevBits
   54 00000000         
   55 00000000         
   56 00000000         ;*******************************************************
                       *************************************************
   57 00000000         ;                                      CODE GENERATION D
                       IRECTIVES
   58 00000000         ;*******************************************************
                       *************************************************
   59 00000000         
   60 00000000                 AREA             |.text|, CODE, READONLY, ALIGN=
2
   61 00000000                 THUMB
   62 00000000                 REQUIRE8
   63 00000000                 PRESERVE8
   64 00000000         
   65 00000000         
   66 00000000         ;*******************************************************
                       *************************************************
   67 00000000         ;                                    DISABLE and ENABLE 
                       INTERRUPTS
   68 00000000         ;
   69 00000000         ; Description : Disable/Enable interrupts.
   70 00000000         ;
   71 00000000         ; Prototypes  : void  CPU_IntDis(void);
   72 00000000         ;               void  CPU_IntEn (void);
   73 00000000         ;*******************************************************
                       *************************************************
   74 00000000         
   75 00000000         CPU_IntDis
   76 00000000 B672            CPSID            I
   77 00000002 4770            BX               LR
   78 00000004         
   79 00000004         
   80 00000004         CPU_IntEn
   81 00000004 B662            CPSIE            I
   82 00000006 4770            BX               LR
   83 00000008         
   84 00000008         
   85 00000008         ;*******************************************************
                       *************************************************
   86 00000008         ;                                      CRITICAL SECTION 
                       FUNCTIONS



ARM Macro Assembler    Page 3 


   87 00000008         ;
   88 00000008         ; Description : Disable/Enable Kernel aware interrupts b
                       y preserving the state of BASEPRI.  Generally speaking,
   89 00000008         ;               the state of the BASEPRI interrupt excep
                       tion processing is stored in the local variable
   90 00000008         ;               'cpu_sr' & Kernel Aware interrupts are t
                       hen disabled ('cpu_sr' is allocated in all functions
   91 00000008         ;               that need to disable Kernel aware interr
                       upts). The previous BASEPRI interrupt state is restored
   92 00000008         ;               by copying 'cpu_sr' into the BASEPRI reg
                       ister.
   93 00000008         ;
   94 00000008         ; Prototypes  : CPU_SR  CPU_SR_Save   (CPU_SR  new_basep
                       ri);
   95 00000008         ;               void    CPU_SR_Restore(CPU_SR  cpu_sr);
   96 00000008         ;
   97 00000008         ; Note(s)     : (1) These functions are used in general 
                       like this :
   98 00000008         ;
   99 00000008         ;                       void  Task (void  *p_arg)
  100 00000008         ;                       {
  101 00000008         ;                           CPU_SR_ALLOC();             
                               /* Allocate storage for CPU status register */
  102 00000008         ;                               :
  103 00000008         ;                               :
  104 00000008         ;                           CPU_CRITICAL_ENTER();       
                               /* cpu_sr = CPU_SR_Save();                  */
  105 00000008         ;                               :
  106 00000008         ;                               :
  107 00000008         ;                           CPU_CRITICAL_EXIT();        
                               /* CPU_SR_Restore(cpu_sr);                  */
  108 00000008         ;                               :
  109 00000008         ;                       }
  110 00000008         ;
  111 00000008         ;               (2) Increasing priority using a write to
                        BASEPRI does not take effect immediately.
  112 00000008         ;                   (a) IMPLICATION  This erratum means 
                       that the instruction after an MSR to boost BASEPRI
  113 00000008         ;                       might incorrectly be preempted b
                       y an insufficient high priority exception.
  114 00000008         ;
  115 00000008         ;                   (b) WORKAROUND  The MSR to boost BAS
                       EPRI can be replaced by the following code sequence:
  116 00000008         ;
  117 00000008         ;                       CPSID i
  118 00000008         ;                       MSR to BASEPRI
  119 00000008         ;                       DSB
  120 00000008         ;                       ISB
  121 00000008         ;                       CPSIE i
  122 00000008         ;*******************************************************
                       *************************************************
  123 00000008         
  124 00000008         CPU_SR_Save
  125 00000008 B672            CPSID            I           ; Cortex-M7 errata 
                                                            notice. See Note #2
                                                            
  126 0000000A B402            PUSH             {R1}
  127 0000000C F3EF 8111       MRS              R1, BASEPRI
  128 00000010 F380 8811       MSR              BASEPRI, R0



ARM Macro Assembler    Page 4 


  129 00000014 F3BF 8F4F       DSB
  130 00000018 F3BF 8F6F       ISB
  131 0000001C 4608            MOV              R0, R1
  132 0000001E BC02            POP              {R1}
  133 00000020 B662            CPSIE            I
  134 00000022 4770            BX               LR
  135 00000024         
  136 00000024         
  137 00000024         CPU_SR_Restore
  138 00000024 B672            CPSID            I           ; Cortex-M7 errata 
                                                            notice. See Note #2
                                                            
  139 00000026 F380 8811       MSR              BASEPRI, R0
  140 0000002A F3BF 8F4F       DSB
  141 0000002E F3BF 8F6F       ISB
  142 00000032 B662            CPSIE            I
  143 00000034 4770            BX               LR
  144 00000036         
  145 00000036         
  146 00000036         ;*******************************************************
                       *************************************************
  147 00000036         ;                                         WAIT FOR INTER
                       RUPT
  148 00000036         ;
  149 00000036         ; Description : Enters sleep state, which will be exited
                        when an interrupt is received.
  150 00000036         ;
  151 00000036         ; Prototypes  : void  CPU_WaitForInt (void)
  152 00000036         ;
  153 00000036         ; Argument(s) : none.
  154 00000036         ;*******************************************************
                       *************************************************
  155 00000036         
  156 00000036         CPU_WaitForInt
  157 00000036 BF30            WFI                          ; Wait for interrup
                                                            t
  158 00000038 4770            BX               LR
  159 0000003A         
  160 0000003A         
  161 0000003A         ;*******************************************************
                       *************************************************
  162 0000003A         ;                                         WAIT FOR EXCEP
                       TION
  163 0000003A         ;
  164 0000003A         ; Description : Enters sleep state, which will be exited
                        when an exception is received.
  165 0000003A         ;
  166 0000003A         ; Prototypes  : void  CPU_WaitForExcept (void)
  167 0000003A         ;
  168 0000003A         ; Argument(s) : none.
  169 0000003A         ;*******************************************************
                       *************************************************
  170 0000003A         
  171 0000003A         CPU_WaitForExcept
  172 0000003A BF20            WFE                          ; Wait for exceptio
                                                            n
  173 0000003C 4770            BX               LR
  174 0000003E         
  175 0000003E         



ARM Macro Assembler    Page 5 


  176 0000003E         ;*******************************************************
                       *************************************************
  177 0000003E         ;                                         CPU_CntLeadZer
                       os()
  178 0000003E         ;                                        COUNT LEADING Z
                       EROS
  179 0000003E         ;
  180 0000003E         ; Description : Counts the number of contiguous, most-si
                       gnificant, leading zero bits before the
  181 0000003E         ;                   first binary one bit in a data value
                       .
  182 0000003E         ;
  183 0000003E         ; Prototype   : CPU_DATA  CPU_CntLeadZeros(CPU_DATA  val
                       );
  184 0000003E         ;
  185 0000003E         ; Argument(s) : val         Data value to count leading 
                       zero bits.
  186 0000003E         ;
  187 0000003E         ; Return(s)   : Number of contiguous, most-significant, 
                       leading zero bits in 'val'.
  188 0000003E         ;
  189 0000003E         ; Note(s)     : (1) (a) Supports 32-bit data value size 
                       as configured by 'CPU_DATA' (see 'cpu.h
  190 0000003E         ;                       CPU WORD CONFIGURATION  Note #1'
                       ).
  191 0000003E         ;
  192 0000003E         ;                   (b) For 32-bit values :
  193 0000003E         ;
  194 0000003E         ;                             b31  b30  b29  ...  b04  b
                       03  b02  b01  b00    # Leading Zeros
  195 0000003E         ;                             ---  ---  ---       ---  -
                       --  ---  ---  ---    ---------------
  196 0000003E         ;                              1    x    x         x    
                       x    x    x    x            0
  197 0000003E         ;                              0    1    x         x    
                       x    x    x    x            1
  198 0000003E         ;                              0    0    1         x    
                       x    x    x    x            2
  199 0000003E         ;                              :    :    :         :    
                       :    :    :    :            :
  200 0000003E         ;                              :    :    :         :    
                       :    :    :    :            :
  201 0000003E         ;                              0    0    0         1    
                       x    x    x    x           27
  202 0000003E         ;                              0    0    0         0    
                       1    x    x    x           28
  203 0000003E         ;                              0    0    0         0    
                       0    1    x    x           29
  204 0000003E         ;                              0    0    0         0    
                       0    0    1    x           30
  205 0000003E         ;                              0    0    0         0    
                       0    0    0    1           31
  206 0000003E         ;                              0    0    0         0    
                       0    0    0    0           32
  207 0000003E         ;
  208 0000003E         ;
  209 0000003E         ;               (2) MUST be defined in 'cpu_a.asm' (or '
                       cpu_c.c') if CPU_CFG_LEAD_ZEROS_ASM_PRESENT is
  210 0000003E         ;                   #define'd in 'cpu_cfg.h' or 'cpu.h'.



ARM Macro Assembler    Page 6 


                       
  211 0000003E         ;*******************************************************
                       *************************************************
  212 0000003E         
  213 0000003E         CPU_CntLeadZeros
  214 0000003E FAB0 F080       CLZ              R0, R0      ; Count leading zer
                                                            os
  215 00000042 4770            BX               LR
  216 00000044         
  217 00000044         
  218 00000044         ;*******************************************************
                       *************************************************
  219 00000044         ;                                         CPU_CntTrailZe
                       ros()
  220 00000044         ;                                        COUNT TRAILING 
                       ZEROS
  221 00000044         ;
  222 00000044         ; Description : Counts the number of contiguous, least-s
                       ignificant, trailing zero bits before the
  223 00000044         ;                   first binary one bit in a data value
                       .
  224 00000044         ;
  225 00000044         ; Prototype   : CPU_DATA  CPU_CntTrailZeros(CPU_DATA  va
                       l);
  226 00000044         ;
  227 00000044         ; Argument(s) : val         Data value to count trailing
                        zero bits.
  228 00000044         ;
  229 00000044         ; Return(s)   : Number of contiguous, least-significant,
                        trailing zero bits in 'val'.
  230 00000044         ;
  231 00000044         ; Note(s)     : (1) (a) Supports 32-bit data value size 
                       as configured by 'CPU_DATA' (see 'cpu.h
  232 00000044         ;                       CPU WORD CONFIGURATION  Note #1'
                       ).
  233 00000044         ;
  234 00000044         ;                   (b) For 32-bit values :
  235 00000044         ;
  236 00000044         ;                             b31  b30  b29  b28  b27  .
                       ..  b02  b01  b00    # Trailing Zeros
  237 00000044         ;                             ---  ---  ---  ---  ---   
                           ---  ---  ---    ----------------
  238 00000044         ;                              x    x    x    x    x    
                            x    x    1            0
  239 00000044         ;                              x    x    x    x    x    
                            x    1    0            1
  240 00000044         ;                              x    x    x    x    x    
                            1    0    0            2
  241 00000044         ;                              :    :    :    :    :    
                            :    :    :            :
  242 00000044         ;                              :    :    :    :    :    
                            :    :    :            :
  243 00000044         ;                              x    x    x    x    1    
                            0    0    0           27
  244 00000044         ;                              x    x    x    1    0    
                            0    0    0           28
  245 00000044         ;                              x    x    1    0    0    
                            0    0    0           29
  246 00000044         ;                              x    1    0    0    0    



ARM Macro Assembler    Page 7 


                            0    0    0           30
  247 00000044         ;                              1    0    0    0    0    
                            0    0    0           31
  248 00000044         ;                              0    0    0    0    0    
                            0    0    0           32
  249 00000044         ;
  250 00000044         ;
  251 00000044         ;               (2) MUST be defined in 'cpu_a.asm' (or '
                       cpu_c.c') if CPU_CFG_TRAIL_ZEROS_ASM_PRESENT is
  252 00000044         ;                   #define'd in 'cpu_cfg.h' or 'cpu.h'.
                       
  253 00000044         ;*******************************************************
                       *************************************************
  254 00000044         
  255 00000044         CPU_CntTrailZeros
  256 00000044 FA90 F0A0       RBIT             R0, R0      ; Reverse bits
  257 00000048 FAB0 F080       CLZ              R0, R0      ; Count trailing ze
                                                            ros
  258 0000004C 4770            BX               LR
  259 0000004E         
  260 0000004E         
  261 0000004E         ;*******************************************************
                       *************************************************
  262 0000004E         ;                                            CPU_RevBits
                       ()
  263 0000004E         ;                                            REVERSE BIT
                       S
  264 0000004E         ;
  265 0000004E         ; Description : Reverses the bits in a data value.
  266 0000004E         ;
  267 0000004E         ; Prototypes  : CPU_DATA  CPU_RevBits(CPU_DATA  val);
  268 0000004E         ;
  269 0000004E         ; Argument(s) : val         Data value to reverse bits.
  270 0000004E         ;
  271 0000004E         ; Return(s)   : Value with all bits in 'val' reversed (s
                       ee Note #1).
  272 0000004E         ;
  273 0000004E         ; Note(s)     : (1) The final, reversed data value for '
                       val' is such that :
  274 0000004E         ;
  275 0000004E         ;                       'val's final bit  0       =  'va
                       l's original bit  N
  276 0000004E         ;                       'val's final bit  1       =  'va
                       l's original bit (N - 1)
  277 0000004E         ;                       'val's final bit  2       =  'va
                       l's original bit (N - 2)
  278 0000004E         ;
  279 0000004E         ;                               ...                     
                             ...
  280 0000004E         ;
  281 0000004E         ;                       'val's final bit (N - 2)  =  'va
                       l's original bit  2
  282 0000004E         ;                       'val's final bit (N - 1)  =  'va
                       l's original bit  1
  283 0000004E         ;                       'val's final bit  N       =  'va
                       l's original bit  0
  284 0000004E         ;*******************************************************
                       *************************************************
  285 0000004E         



ARM Macro Assembler    Page 8 


  286 0000004E         CPU_RevBits
  287 0000004E FA90 F0A0       RBIT             R0, R0      ; Reverse bits
  288 00000052 4770            BX               LR
  289 00000054         
  290 00000054         
  291 00000054         ;*******************************************************
                       *************************************************
  292 00000054         ;                                     CPU ASSEMBLY PORT 
                       FILE END
  293 00000054         ;*******************************************************
                       *************************************************
  294 00000054         
  295 00000054                 END
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M7.fp.dp --depen
d=.\objects\cpu_a.d -o.\objects\cpu_a.o -IC:\Keil_v5\ARM\PACK\Keil\STM32H7xx_DF
P\2.7.0\Drivers\CMSIS\Device\ST\STM32H7xx\Include -IC:\Keil_v5\ARM\CMSIS\Includ
e --predefine="__MICROLIB SETA 1" --predefine="__UVISION_VERSION SETA 533" --pr
edefine="STM32H743xx SETA 1" --list=.\listings\cpu_a.lst ..\..\uCOS-III\uC-CPU\
ARM-Cortex-M\ARMv7-M\RealView\cpu_a.asm



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.text 00000000

Symbol: .text
   Definitions
      At line 60 in file ..\..\uCOS-III\uC-CPU\ARM-Cortex-M\ARMv7-M\RealView\cp
u_a.asm
   Uses
      None
Comment: .text unused
CPU_CntLeadZeros 0000003E

Symbol: CPU_CntLeadZeros
   Definitions
      At line 213 in file ..\..\uCOS-III\uC-CPU\ARM-Cortex-M\ARMv7-M\RealView\c
pu_a.asm
   Uses
      At line 51 in file ..\..\uCOS-III\uC-CPU\ARM-Cortex-M\ARMv7-M\RealView\cp
u_a.asm
Comment: CPU_CntLeadZeros used once
CPU_CntTrailZeros 00000044

Symbol: CPU_CntTrailZeros
   Definitions
      At line 255 in file ..\..\uCOS-III\uC-CPU\ARM-Cortex-M\ARMv7-M\RealView\c
pu_a.asm
   Uses
      At line 52 in file ..\..\uCOS-III\uC-CPU\ARM-Cortex-M\ARMv7-M\RealView\cp
u_a.asm
Comment: CPU_CntTrailZeros used once
CPU_IntDis 00000000

Symbol: CPU_IntDis
   Definitions
      At line 75 in file ..\..\uCOS-III\uC-CPU\ARM-Cortex-M\ARMv7-M\RealView\cp
u_a.asm
   Uses
      At line 41 in file ..\..\uCOS-III\uC-CPU\ARM-Cortex-M\ARMv7-M\RealView\cp
u_a.asm
Comment: CPU_IntDis used once
CPU_IntEn 00000004

Symbol: CPU_IntEn
   Definitions
      At line 80 in file ..\..\uCOS-III\uC-CPU\ARM-Cortex-M\ARMv7-M\RealView\cp
u_a.asm
   Uses
      At line 42 in file ..\..\uCOS-III\uC-CPU\ARM-Cortex-M\ARMv7-M\RealView\cp
u_a.asm
Comment: CPU_IntEn used once
CPU_RevBits 0000004E

Symbol: CPU_RevBits
   Definitions
      At line 286 in file ..\..\uCOS-III\uC-CPU\ARM-Cortex-M\ARMv7-M\RealView\c
pu_a.asm
   Uses
      At line 53 in file ..\..\uCOS-III\uC-CPU\ARM-Cortex-M\ARMv7-M\RealView\cp
u_a.asm
Comment: CPU_RevBits used once



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Relocatable symbols

CPU_SR_Restore 00000024

Symbol: CPU_SR_Restore
   Definitions
      At line 137 in file ..\..\uCOS-III\uC-CPU\ARM-Cortex-M\ARMv7-M\RealView\c
pu_a.asm
   Uses
      At line 45 in file ..\..\uCOS-III\uC-CPU\ARM-Cortex-M\ARMv7-M\RealView\cp
u_a.asm
Comment: CPU_SR_Restore used once
CPU_SR_Save 00000008

Symbol: CPU_SR_Save
   Definitions
      At line 124 in file ..\..\uCOS-III\uC-CPU\ARM-Cortex-M\ARMv7-M\RealView\c
pu_a.asm
   Uses
      At line 44 in file ..\..\uCOS-III\uC-CPU\ARM-Cortex-M\ARMv7-M\RealView\cp
u_a.asm
Comment: CPU_SR_Save used once
CPU_WaitForExcept 0000003A

Symbol: CPU_WaitForExcept
   Definitions
      At line 171 in file ..\..\uCOS-III\uC-CPU\ARM-Cortex-M\ARMv7-M\RealView\c
pu_a.asm
   Uses
      At line 48 in file ..\..\uCOS-III\uC-CPU\ARM-Cortex-M\ARMv7-M\RealView\cp
u_a.asm
Comment: CPU_WaitForExcept used once
CPU_WaitForInt 00000036

Symbol: CPU_WaitForInt
   Definitions
      At line 156 in file ..\..\uCOS-III\uC-CPU\ARM-Cortex-M\ARMv7-M\RealView\c
pu_a.asm
   Uses
      At line 47 in file ..\..\uCOS-III\uC-CPU\ARM-Cortex-M\ARMv7-M\RealView\cp
u_a.asm
Comment: CPU_WaitForInt used once
10 symbols
344 symbols in table
