Analysis & Synthesis report for TopDE
Fri Nov 09 20:19:25 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Post-Synthesis Netlist Statistics for Top Partition
 10. Elapsed Time Per Partition
 11. Analysis & Synthesis Messages
 12. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Nov 09 20:19:25 2018       ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                   ; TopDE                                       ;
; Top-level Entity Name           ; Control_UNI                                 ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 0                                           ;
; Total pins                      ; 58                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; Control_UNI        ; TopDE              ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                               ; Off                ;                    ;
; Verilog Version                                                                 ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                     ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                       ; Library ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------------------+---------+
; TopDE.v                          ; yes             ; User Verilog HDL File  ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v           ;         ;
; Parametros.v                     ; yes             ; User Verilog HDL File  ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Parametros.v      ;         ;
; CPU/Control_UNI.v                ; yes             ; User Verilog HDL File  ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/Control_UNI.v ;         ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------------------+---------+


+---------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                   ;
+---------------------------------------------+-----------------+
; Resource                                    ; Usage           ;
+---------------------------------------------+-----------------+
; Estimate of Logic utilization (ALMs needed) ; 41              ;
;                                             ;                 ;
; Combinational ALUT usage for logic          ; 62              ;
;     -- 7 input functions                    ; 1               ;
;     -- 6 input functions                    ; 18              ;
;     -- 5 input functions                    ; 16              ;
;     -- 4 input functions                    ; 17              ;
;     -- <=3 input functions                  ; 10              ;
;                                             ;                 ;
; Dedicated logic registers                   ; 0               ;
;                                             ;                 ;
; I/O pins                                    ; 58              ;
;                                             ;                 ;
; Total DSP Blocks                            ; 0               ;
;                                             ;                 ;
; Maximum fan-out node                        ; iInstr[2]~input ;
; Maximum fan-out                             ; 20              ;
; Total fan-out                               ; 369             ;
; Average fan-out                             ; 2.07            ;
+---------------------------------------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                    ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; |Control_UNI               ; 62 (62)             ; 0 (0)                     ; 0                 ; 0          ; 58   ; 0            ; |Control_UNI        ; Control_UNI ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_lcell_comb     ; 63                          ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 62                          ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 6                           ;
;         3 data inputs ; 4                           ;
;         4 data inputs ; 17                          ;
;         5 data inputs ; 16                          ;
;         6 data inputs ; 18                          ;
; boundary_port         ; 58                          ;
;                       ;                             ;
; Max LUT depth         ; 3.00                        ;
; Average LUT depth     ; 2.64                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Fri Nov 09 20:19:04 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RISC-V -c TopDE
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 3 design units, including 3 entities, in source file cpu/sqrt_s.v
    Info (12023): Found entity 1: sqrt_s_alt_sqrt_block_ocb File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/sqrt_s.v Line: 50
    Info (12023): Found entity 2: sqrt_s_altfp_sqrt_i9e File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/sqrt_s.v Line: 1081
    Info (12023): Found entity 3: sqrt_s File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/sqrt_s.v Line: 1837
Info (12021): Found 2 design units, including 2 entities, in source file cpu/mul_s.v
    Info (12023): Found entity 1: mul_s_altfp_mult_maq File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/mul_s.v Line: 46
    Info (12023): Found entity 2: mul_s File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/mul_s.v Line: 554
Info (12021): Found 3 design units, including 3 entities, in source file cpu/div_s.v
    Info (12023): Found entity 1: div_s_altfp_div_pst_b2h File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/div_s.v Line: 50
    Info (12023): Found entity 2: div_s_altfp_div_3rj File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/div_s.v Line: 1025
    Info (12023): Found entity 3: div_s File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/div_s.v Line: 1079
Info (12021): Found 3 design units, including 3 entities, in source file cpu/cvt_w_s.v
    Info (12023): Found entity 1: cvt_w_s_altbarrel_shift_kof File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_w_s.v Line: 50
    Info (12023): Found entity 2: cvt_w_s_altfp_convert_e1p File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_w_s.v Line: 143
    Info (12023): Found entity 3: cvt_w_s File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_w_s.v Line: 939
Info (12021): Found 12 design units, including 12 entities, in source file cpu/cvt_s_w.v
    Info (12023): Found entity 1: cvt_s_w_altbarrel_shift_fof File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_w.v Line: 50
    Info (12023): Found entity 2: cvt_s_w_altpriority_encoder_3e8 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_w.v Line: 155
    Info (12023): Found entity 3: cvt_s_w_altpriority_encoder_6e8 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_w.v Line: 174
    Info (12023): Found entity 4: cvt_s_w_altpriority_encoder_be8 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_w.v Line: 207
    Info (12023): Found entity 5: cvt_s_w_altpriority_encoder_rf8 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_w.v Line: 240
    Info (12023): Found entity 6: cvt_s_w_altpriority_encoder_3v7 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_w.v Line: 289
    Info (12023): Found entity 7: cvt_s_w_altpriority_encoder_6v7 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_w.v Line: 305
    Info (12023): Found entity 8: cvt_s_w_altpriority_encoder_bv7 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_w.v Line: 333
    Info (12023): Found entity 9: cvt_s_w_altpriority_encoder_r08 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_w.v Line: 361
    Info (12023): Found entity 10: cvt_s_w_altpriority_encoder_qb6 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_w.v Line: 389
    Info (12023): Found entity 11: cvt_s_w_altfp_convert_7qm File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_w.v Line: 417
    Info (12023): Found entity 12: cvt_s_w File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_w.v Line: 828
Info (12021): Found 2 design units, including 2 entities, in source file cpu/c_comp.v
    Info (12023): Found entity 1: c_comp_altfp_compare_mob File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/c_comp.v Line: 46
    Info (12023): Found entity 2: c_comp File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/c_comp.v Line: 351
Info (12021): Found 2 design units, including 2 entities, in source file cpu/abs_s.v
    Info (12023): Found entity 1: abs_s_altfp_abs_lcg File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/abs_s.v Line: 46
    Info (12023): Found entity 2: abs_s File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/abs_s.v Line: 97
Info (12021): Found 1 design units, including 1 entities, in source file cpu/fpalu.v
    Info (12023): Found entity 1: FPALU File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/FPALU.v Line: 5
Info (12021): Found 22 design units, including 22 entities, in source file cpu/add_sub.v
    Info (12023): Found entity 1: add_sub_altbarrel_shift_ltd File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 50
    Info (12023): Found entity 2: add_sub_altbarrel_shift_aeb File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 115
    Info (12023): Found entity 3: add_sub_altpriority_encoder_3e8 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 165
    Info (12023): Found entity 4: add_sub_altpriority_encoder_6e8 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 184
    Info (12023): Found entity 5: add_sub_altpriority_encoder_be8 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 217
    Info (12023): Found entity 6: add_sub_altpriority_encoder_3v7 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 262
    Info (12023): Found entity 7: add_sub_altpriority_encoder_6v7 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 278
    Info (12023): Found entity 8: add_sub_altpriority_encoder_bv7 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 306
    Info (12023): Found entity 9: add_sub_altpriority_encoder_r08 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 334
    Info (12023): Found entity 10: add_sub_altpriority_encoder_rf8 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 366
    Info (12023): Found entity 11: add_sub_altpriority_encoder_qb6 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 399
    Info (12023): Found entity 12: add_sub_altpriority_encoder_nh8 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 447
    Info (12023): Found entity 13: add_sub_altpriority_encoder_qh8 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 466
    Info (12023): Found entity 14: add_sub_altpriority_encoder_vh8 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 499
    Info (12023): Found entity 15: add_sub_altpriority_encoder_fj8 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 532
    Info (12023): Found entity 16: add_sub_altpriority_encoder_n28 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 581
    Info (12023): Found entity 17: add_sub_altpriority_encoder_q28 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 597
    Info (12023): Found entity 18: add_sub_altpriority_encoder_v28 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 625
    Info (12023): Found entity 19: add_sub_altpriority_encoder_f48 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 653
    Info (12023): Found entity 20: add_sub_altpriority_encoder_e48 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 681
    Info (12023): Found entity 21: add_sub_altfp_add_sub_dsm File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 709
    Info (12023): Found entity 22: add_sub File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 2724
Info (12021): Found 1 design units, including 1 entities, in source file topde.v
    Info (12023): Found entity 1: TopDE File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 36
Info (12021): Found 0 design units, including 0 entities, in source file parametros.v
Info (12021): Found 1 design units, including 1 entities, in source file cpu/cpu.v
    Info (12023): Found entity 1: CPU File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/CPU.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file cpu/datapath_uni.v
    Info (12023): Found entity 1: Datapath_UNI File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/Datapath_UNI.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file cpu/datapath_multi.v
    Info (12023): Found entity 1: Datapath_MULTI File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/Datapath_MULTI.v Line: 12
Info (12021): Found 0 design units, including 0 entities, in source file cpu/datapath_pipem.v
Info (12021): Found 1 design units, including 1 entities, in source file cpu/control_uni.v
    Info (12023): Found entity 1: Control_UNI File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/Control_UNI.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file cpu/control_multi.v
    Info (12023): Found entity 1: Control_MULTI File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/Control_MULTI.v Line: 9
Info (12021): Found 0 design units, including 0 entities, in source file cpu/control_pipem.v
Info (12021): Found 1 design units, including 1 entities, in source file cpu/alu.v
    Info (12023): Found entity 1: ALU File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/ALU.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file cpu/registers.v
    Info (12023): Found entity 1: Registers File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/Registers.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file cpu/branchcontrol.v
    Info (12023): Found entity 1: BranchControl File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/BranchControl.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file cpu/immgen.v
    Info (12023): Found entity 1: ImmGen File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/ImmGen.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file cpu/hazardunitm.v
    Info (12023): Found entity 1: HazardUnitM File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/HazardUnitM.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file cpu/forwardunitm.v
    Info (12023): Found entity 1: ForwardUnitM File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/ForwardUnitM.v Line: 21
Info (12021): Found 0 design units, including 0 entities, in source file cpu/branch_pipem.v
Info (12021): Found 1 design units, including 1 entities, in source file tempo/clock_interface.v
    Info (12023): Found entity 1: CLOCK_Interface File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Tempo/CLOCK_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tempo/break_interface.v
    Info (12023): Found entity 1: Break_Interface File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Tempo/Break_Interface.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file tempo/oneshot.v
    Info (12023): Found entity 1: oneshot File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Tempo/oneshot.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tempo/mono.v
    Info (12023): Found entity 1: mono File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Tempo/mono.v Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file tempo/breaker.v
    Info (12023): Found entity 1: breaker_lpm_constant_kva File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Tempo/breaker.v Line: 46
    Info (12023): Found entity 2: breaker File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Tempo/breaker.v Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file tempo/reset_delay.v
    Info (12023): Found entity 1: Reset_Delay File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Tempo/reset_delay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tempo/pll_main.v
    Info (12023): Found entity 1: PLL_Main File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Tempo/PLL_Main.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file tempo/pll_main/pll_main_0002.v
    Info (12023): Found entity 1: PLL_Main_0002 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Tempo/PLL_Main/PLL_Main_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file memoria/codememory_interface.v
    Info (12023): Found entity 1: CodeMemory_Interface File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Memoria/CodeMemory_Interface.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file memoria/datamemory_interface.v
    Info (12023): Found entity 1: DataMemory_Interface File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Memoria/DataMemory_Interface.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file memoria/memory_interface.v
    Info (12023): Found entity 1: Memory_Interface File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Memoria/Memory_Interface.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file memoria/memstore.v
    Info (12023): Found entity 1: MemStore File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Memoria/MemStore.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file memoria/memload.v
    Info (12023): Found entity 1: MemLoad File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Memoria/MemLoad.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file memoria/userdatablock.v
    Info (12023): Found entity 1: UserDataBlock File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Memoria/UserDataBlock.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file memoria/usercodeblock.v
    Info (12023): Found entity 1: UserCodeBlock File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Memoria/UserCodeBlock.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file stopwatch/stopwatch_interface.v
    Info (12023): Found entity 1: STOPWATCH_Interface File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/stopwatch/STOPWATCH_Interface.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file stopwatch/stopwatch_divider_clk.v
    Info (12023): Found entity 1: Stopwatch_divider_clk File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/stopwatch/Stopwatch_divider_clk.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/sintetizador_interface.v
    Info (12023): Found entity 1: Sintetizador_Interface File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Sintetizador/Sintetizador_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/syscallsynthcontrol.sv
    Info (12023): Found entity 1: SyscallSynthControl File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Sintetizador/SyscallSynthControl.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file sintetizador/synthesizer.sv
    Info (12023): Found entity 1: SampleSynthesizer File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Sintetizador/Synthesizer.sv Line: 3
    Info (12023): Found entity 2: PolyphonicSynthesizer File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Sintetizador/Synthesizer.sv Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/synthcontrol.v
    Info (12023): Found entity 1: SynthControl File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Sintetizador/SynthControl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/sintetizador.v
    Info (12023): Found entity 1: Sintetizador File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Sintetizador/Sintetizador.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/sinetable.v
    Info (12023): Found entity 1: SineTable File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Sintetizador/SineTable.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/sinecalculator.sv
    Info (12023): Found entity 1: SineCalculator File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Sintetizador/SineCalculator.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file sintetizador/oscillator.sv
    Info (12022): Found design unit 1: OscillatorSine (SystemVerilog) File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Sintetizador/Oscillator.sv Line: 40
    Info (12023): Found entity 1: Oscillator File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Sintetizador/Oscillator.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/notetable.v
    Info (12023): Found entity 1: NoteTable File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Sintetizador/NoteTable.v Line: 39
Info (12021): Found 2 design units, including 2 entities, in source file sintetizador/note.sv
    Info (12023): Found entity 1: NoteController File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Sintetizador/Note.sv Line: 3
    Info (12023): Found entity 2: NoteInfoDatabase File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Sintetizador/Note.sv Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file sintetizador/filter.sv
    Info (12022): Found design unit 1: DigitalFilterSine (SystemVerilog) File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Sintetizador/Filter.sv Line: 59
    Info (12023): Found entity 1: DigitalFilter File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Sintetizador/Filter.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/envelope.sv
    Info (12023): Found entity 1: Envelope File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Sintetizador/Envelope.sv Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file sintetizador/channel.sv
    Info (12023): Found entity 1: ChannelBank File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Sintetizador/Channel.sv Line: 3
    Info (12023): Found entity 2: Mixer File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Sintetizador/Channel.sv Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file ps2/tecladops2_interface.v
    Info (12023): Found entity 1: TecladoPS2_Interface File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/PS2/TecladoPS2_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2/mouseps2_interface.v
    Info (12023): Found entity 1: MousePS2_Interface File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/PS2/MousePS2_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2/tecladops2.v
    Info (12023): Found entity 1: tecladoPS2 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/PS2/tecladoPS2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2/scan2ascii.v
    Info (12023): Found entity 1: scan2ascii File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/PS2/scan2ascii.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2/ps2_controller.v
    Info (12023): Found entity 1: PS2_Controller File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/PS2/PS2_Controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file ps2/mouse_hugo.v
    Info (12023): Found entity 1: mouse_hugo File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/PS2/mouse_hugo.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2/keyscan.v
    Info (12023): Found entity 1: keyscan File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/PS2/keyscan.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2/keyboard.v
    Info (12023): Found entity 1: keyboard File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/PS2/keyboard.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2/altera_up_ps2_data_in.v
    Info (12023): Found entity 1: Altera_UP_PS2_Data_In File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/PS2/Altera_UP_PS2_Data_In.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file ps2/altera_up_ps2_command_out.v
    Info (12023): Found entity 1: Altera_UP_PS2_Command_Out File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/PS2/Altera_UP_PS2_Command_Out.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file lfsr/lfsr_interface.v
    Info (12023): Found entity 1: LFSR_interface File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/lfsr/lfsr_interface.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file lfsr/lfsr_word.v
    Info (12023): Found entity 1: LFSR_word File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/lfsr/LFSR_word.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file irda/irda_interface.v
    Info (12023): Found entity 1: IrDA_Interface File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/IrDA/IrDA_Interface.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file irda/irda_transmitter.v
    Info (12023): Found entity 1: IrDA_transmitter File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/IrDA/IrDA_transmitter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file irda/irda_receiver.v
    Info (12023): Found entity 1: IrDA_receiver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/IrDA/IrDA_receiver.v Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file irda/irda_parameters.v
Info (12021): Found 1 design units, including 1 entities, in source file irda/irda_decoder.v
    Info (12023): Found entity 1: IrDA_decoder File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/IrDA/IrDA_decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file irda/irda_clk.v
    Info (12023): Found entity 1: IrDA_clk File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/IrDA/IrDA_clk.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file display7/display7_interface.v
    Info (12023): Found entity 1: Display7_Interface File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Display7/Display7_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file display7/decoder7.v
    Info (12023): Found entity 1: Decoder7 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Display7/decoder7.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file audiocodec/audiocodec_interface.v
    Info (12023): Found entity 1: AudioCODEC_Interface File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/AudioCODEC/AudioCODEC_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audiocodec/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/AudioCODEC/I2C_Controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file audiocodec/i2c_av_config.v
    Info (12023): Found entity 1: I2C_AV_Config File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/AudioCODEC/I2C_AV_Config.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audiocodec/audiovideo_pll.v
    Info (12023): Found entity 1: AudioVideo_PLL File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/AudioCODEC/AudioVideo_PLL.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file audiocodec/audio_converter.v
    Info (12023): Found entity 1: audio_converter File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/AudioCODEC/audio_converter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audiocodec/audio_clock.v
    Info (12023): Found entity 1: audio_clock File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/AudioCODEC/audio_clock.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/vga_interface.v
    Info (12023): Found entity 1: VGA_Interface File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/VGA/VGA_Interface.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file vga/vgapll.v
    Info (12023): Found entity 1: VgaPll File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/VGA/VgaPll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file vga/vgapll/vgapll_0002.v
    Info (12023): Found entity 1: VgaPll_0002 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/VGA/VgaPll/VgaPll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file vga/vgaadapter.v
    Info (12023): Found entity 1: VgaAdapter File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/VGA/VgaAdapter.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file vga/vga_audio_pll.v
    Info (12023): Found entity 1: VGA_Audio_PLL File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/VGA/VGA_Audio_PLL.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file vga/regdisplay.v
    Info (12023): Found entity 1: RegDisplay File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/VGA/RegDisplay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/hexfont.v
    Info (12023): Found entity 1: HexFont File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/VGA/HexFont.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/memoryvga.v
    Info (12023): Found entity 1: MemoryVGA File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/VGA/MemoryVGA.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file cpu/cvt_wu_s.v
    Info (12023): Found entity 1: cvt_wu_s File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_wu_s.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file cpu/cvt_wu_s/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (cvt_wu_s) File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_wu_s/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file cpu/cvt_wu_s/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_wu_s/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_wu_s/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_wu_s/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_wu_s/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_wu_s/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_wu_s/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 1 entities, in source file cpu/cvt_wu_s/cvt_wu_s_0002.vhd
    Info (12022): Found design unit 1: cvt_wu_s_0002-normal File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_wu_s/cvt_wu_s_0002.vhd Line: 45
    Info (12023): Found entity 1: cvt_wu_s_0002 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_wu_s/cvt_wu_s_0002.vhd Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file cpu/cvt_s_wu.v
    Info (12023): Found entity 1: cvt_s_wu File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_wu.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file cpu/cvt_s_wu/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (cvt_s_wu) File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_wu/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file cpu/cvt_s_wu/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_wu/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_wu/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_wu/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_wu/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_wu/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_wu/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 1 entities, in source file cpu/cvt_s_wu/cvt_s_wu_0002.vhd
    Info (12022): Found design unit 1: cvt_s_wu_0002-normal File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_wu/cvt_s_wu_0002.vhd Line: 45
    Info (12023): Found entity 1: cvt_s_wu_0002 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_wu/cvt_s_wu_0002.vhd Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file fmax.v
    Info (12023): Found entity 1: fmax File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/fmax.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file fmax/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (fmax) File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/fmax/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file fmax/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/fmax/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/fmax/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/fmax/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/fmax/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/fmax/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/fmax/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 1 entities, in source file fmax/fmax_0002.vhd
    Info (12022): Found design unit 1: fmax_0002-normal File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/fmax/fmax_0002.vhd Line: 46
    Info (12023): Found entity 1: fmax_0002 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/fmax/fmax_0002.vhd Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file fmin.v
    Info (12023): Found entity 1: fmin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/fmin.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file fmin/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (fmin) File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/fmin/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file fmin/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/fmin/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/fmin/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/fmin/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/fmin/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/fmin/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/fmin/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 1 entities, in source file fmin/fmin_0002.vhd
    Info (12022): Found design unit 1: fmin_0002-normal File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/fmin/fmin_0002.vhd Line: 46
    Info (12023): Found entity 1: fmin_0002 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/fmin/fmin_0002.vhd Line: 36
Warning (10236): Verilog HDL Implicit Net warning at Datapath_UNI.v(181): created implicit net for "ICLK" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/Datapath_UNI.v Line: 181
Info (12127): Elaborating entity "Control_UNI" for the top level hierarchy
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "oFPFloatToInt[1]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/Control_UNI.v Line: 19
    Warning (13410): Pin "oFPWriteSrc[1]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/Control_UNI.v Line: 21
Info (286030): Timing-Driven Synthesis is running
Warning (20013): Ignored 13 assignments for entity "PLL_Main" -- entity does not exist in design
Warning (20013): Ignored 318 assignments for entity "PLL_Main_0002" -- entity does not exist in design
Warning (20013): Ignored 13 assignments for entity "VgaPll" -- entity does not exist in design
Warning (20013): Ignored 317 assignments for entity "VgaPll_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "cvt_s_wu" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity cvt_s_wu -sip CPU/cvt_s_wu.sip -library lib_cvt_s_wu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.0 -entity cvt_s_wu -sip CPU/cvt_s_wu.sip -library lib_cvt_s_wu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity cvt_s_wu -sip CPU/cvt_s_wu.sip -library lib_cvt_s_wu was ignored
Warning (20013): Ignored 65 assignments for entity "cvt_s_wu_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "cvt_wu_s" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity cvt_wu_s -sip CPU/cvt_wu_s.sip -library lib_cvt_wu_s was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.0 -entity cvt_wu_s -sip CPU/cvt_wu_s.sip -library lib_cvt_wu_s was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity cvt_wu_s -sip CPU/cvt_wu_s.sip -library lib_cvt_wu_s was ignored
Warning (20013): Ignored 65 assignments for entity "cvt_wu_s_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "fmax" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity fmax -sip fmax.sip -library lib_fmax was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.0 -entity fmax -sip fmax.sip -library lib_fmax was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fmax -sip fmax.sip -library lib_fmax was ignored
Warning (20013): Ignored 65 assignments for entity "fmax_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "fmin" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity fmin -sip fmin.sip -library lib_fmin was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.0 -entity fmin -sip fmin.sip -library lib_fmin was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fmin -sip fmin.sip -library lib_fmin was ignored
Warning (20013): Ignored 65 assignments for entity "fmin_0002" -- entity does not exist in design
Info (144001): Generated suppressed messages file C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/output_files/TopDE.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (15752): Ignored 370 Virtual Pin logic option assignments
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura1[16]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura2[11]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Escrita[16]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura2[14]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDisp[1]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_DadoLeitura[17]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_DadoEscrita[12]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_DadoLeitura[23]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_DadoEscrita[27]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDisp[6]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_Endereco[30]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDisp[10]".
    Warning (15751): Ignored Virtual Pin assignment to "Instrucao[8]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispSelect[4]".
    Warning (15751): Ignored Virtual Pin assignment to "Instrucao[10]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura1[28]".
    Warning (15751): Ignored Virtual Pin assignment to "Estado[1]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura2[4]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura1[11]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_Endereco[11]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_DadoEscrita[2]".
    Warning (15751): Ignored Virtual Pin assignment to "Instrucao[18]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_DadoLeitura[27]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_DadoLeitura[20]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_Endereco[22]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDisp[2]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura2[31]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_ULA[29]".
    Warning (15751): Ignored Virtual Pin assignment to "Debug[29]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Escrita[19]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura1[31]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura1[0]".
    Warning (15751): Ignored Virtual Pin assignment to "Debug[6]".
    Warning (15751): Ignored Virtual Pin assignment to "Estado[5]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDisp[12]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_DadoEscrita[24]".
    Warning (15751): Ignored Virtual Pin assignment to "PC[24]".
    Warning (15751): Ignored Virtual Pin assignment to "Instrucao[28]".
    Warning (15751): Ignored Virtual Pin assignment to "PC[2]".
    Warning (15751): Ignored Virtual Pin assignment to "PC[14]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_DadoLeitura[22]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_Endereco[20]".
    Warning (15751): Ignored Virtual Pin assignment to "Instrucao[31]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_ULA[23]".
    Warning (15751): Ignored Virtual Pin assignment to "Instrucao[9]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Escrita[11]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura2[27]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura1[23]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura2[24]".
    Warning (15751): Ignored Virtual Pin assignment to "Instrucao[13]".
    Warning (15751): Ignored Virtual Pin assignment to "Debug[25]".
    Warning (15751): Ignored Virtual Pin assignment to "PC[29]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDisp[3]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_ByteEnable[2]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_DadoLeitura[1]".
    Warning (15751): Ignored Virtual Pin assignment to "PC[31]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_ULA[3]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_Endereco[31]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_DadoLeitura[7]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_DadoEscrita[14]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_ULA[1]".
    Warning (15751): Ignored Virtual Pin assignment to "Debug[9]".
    Warning (15751): Ignored Virtual Pin assignment to "Debug[19]".
    Warning (15751): Ignored Virtual Pin assignment to "Debug[5]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura2[30]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Escrita[6]".
    Warning (15751): Ignored Virtual Pin assignment to "Instrucao[3]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura1[26]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_ULA[14]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_ULA[24]".
    Warning (15751): Ignored Virtual Pin assignment to "PC[22]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_Endereco[6]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_DadoLeitura[18]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDisp[25]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_DadoLeitura[10]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_DadoEscrita[16]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_DadoLeitura[2]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura2[2]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura2[21]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Escrita[1]".
    Warning (15751): Ignored Virtual Pin assignment to "Debug[2]".
    Warning (15751): Ignored Virtual Pin assignment to "Debug[31]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Escrita[31]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_DadoLeitura[30]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDisp[31]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_ULA[18]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_DadoLeitura[3]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_DadoLeitura[31]".
    Warning (15751): Ignored Virtual Pin assignment to "PC[20]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDisp[4]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_DadoEscrita[22]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_DadoLeitura[14]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura2[6]".
    Warning (15751): Ignored Virtual Pin assignment to "Instrucao[4]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura2[10]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Escrita[13]".
    Warning (15751): Ignored Virtual Pin assignment to "Debug[14]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura1[13]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_ULA[22]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDisp[22]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_DadoEscrita[21]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_DadoLeitura[12]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_ULA[28]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_DadoLeitura[21]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_Endereco[4]".
    Warning (15751): Ignored Virtual Pin assignment to "PC[30]".
    Warning (15751): Ignored Virtual Pin assignment to "PC[19]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_DadoEscrita[3]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_DadoEscrita[17]".
    Warning (15751): Ignored Virtual Pin assignment to "Debug[3]".
    Warning (15751): Ignored Virtual Pin assignment to "Debug[16]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Escrita[28]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura1[6]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispSelect[0]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_ULA[0]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_Endereco[10]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_Endereco[3]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_ULA[6]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_Endereco[2]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_ULA[10]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_ULA[16]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_DadoEscrita[18]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_DadoLeitura[4]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura2[9]".
    Warning (15751): Ignored Virtual Pin assignment to "Debug[24]".
    Warning (15751): Ignored Virtual Pin assignment to "Debug[13]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Escrita[24]".
    Warning (15751): Ignored Virtual Pin assignment to "Estado[2]".
    Warning (15751): Ignored Virtual Pin assignment to "PC[27]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDisp[14]".
    Warning (15751): Ignored Virtual Pin assignment to "Instrucao[27]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_Endereco[23]".
    Warning (15751): Ignored Virtual Pin assignment to "PC[10]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_Endereco[16]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDisp[30]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_ULA[25]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_DadoEscrita[25]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_DadoEscrita[31]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura2[5]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura2[3]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Escrita[7]".
    Warning (15751): Ignored Virtual Pin assignment to "Instrucao[16]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Escrita[23]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura2[13]".
    Warning (15751): Ignored Virtual Pin assignment to "Debug[26]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDisp[18]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_DadoLeitura[9]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispSelect[3]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_DadoLeitura[8]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_Endereco[27]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_DadoEscrita[13]".
    Warning (15751): Ignored Virtual Pin assignment to "PC[8]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_DadoLeitura[25]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura2[16]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Escrita[25]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura2[17]".
    Warning (15751): Ignored Virtual Pin assignment to "Instrucao[11]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Escrita[4]".
    Warning (15751): Ignored Virtual Pin assignment to "Instrucao[1]".
    Warning (15751): Ignored Virtual Pin assignment to "Instrucao[17]".
    Warning (15751): Ignored Virtual Pin assignment to "PC[13]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispSelect[2]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_Endereco[29]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_DadoLeitura[11]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDisp[20]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_Endereco[13]".
    Warning (15751): Ignored Virtual Pin assignment to "PC[0]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_DadoLeitura[26]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura2[26]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura2[25]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Escrita[21]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Escrita[27]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_Endereco[26]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Escrita[17]".
    Warning (15751): Ignored Virtual Pin assignment to "Debug[22]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Escrita[30]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_ULA[27]".
    Warning (15751): Ignored Virtual Pin assignment to "PC[15]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_ULA[12]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_Endereco[24]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_DadoEscrita[26]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDispSelect[1]".
    Warning (15751): Ignored Virtual Pin assignment to "PC[3]".
    Warning (15751): Ignored Virtual Pin assignment to "Debug[11]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura2[1]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_Endereco[15]".
    Warning (15751): Ignored Virtual Pin assignment to "Debug[17]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Escrita[9]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura1[25]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDisp[27]".
    Warning (15751): Ignored Virtual Pin assignment to "PC[12]".
    Warning (15751): Ignored Virtual Pin assignment to "Instrucao[29]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_ULA[5]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_ULA[19]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_DadoLeitura[6]".
    Warning (15751): Ignored Virtual Pin assignment to "Instrucao[24]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Escrita[0]".
    Warning (15751): Ignored Virtual Pin assignment to "Estado[3]".
    Warning (15751): Ignored Virtual Pin assignment to "Debug[21]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura1[14]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_DadoLeitura[16]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_ByteEnable[1]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura1[10]".
    Warning (15751): Ignored Virtual Pin assignment to "PC[26]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_DadoEscrita[23]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_ULA[20]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDisp[29]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDisp[0]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_DadoEscrita[30]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura1[19]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_Endereco[8]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Escrita[12]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura2[0]".
    Warning (15751): Ignored Virtual Pin assignment to "Instrucao[14]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_Endereco[18]".
    Warning (15751): Ignored Virtual Pin assignment to "Debug[10]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura2[23]".
    Warning (15751): Ignored Virtual Pin assignment to "Instrucao[23]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_Endereco[14]".
    Warning (15751): Ignored Virtual Pin assignment to "PC[9]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDisp[15]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDisp[9]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura1[21]".
    Warning (15751): Ignored Virtual Pin assignment to "PC[6]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDisp[24]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_DadoEscrita[7]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_DadoLeitura[24]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura1[29]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura1[8]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Escrita[29]".
    Warning (15751): Ignored Virtual Pin assignment to "Instrucao[21]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_Endereco[7]".
    Warning (15751): Ignored Virtual Pin assignment to "Debug[28]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_DadoLeitura[29]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_ULA[11]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_Endereco[19]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_ULA[17]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_ULA[9]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_ULA[2]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura2[28]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_DadoEscrita[6]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura1[17]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Escrita[18]".
    Warning (15751): Ignored Virtual Pin assignment to "Debug[30]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_DadoEscrita[9]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Escrita[2]".
    Warning (15751): Ignored Virtual Pin assignment to "Instrucao[7]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_DadoEscrita[5]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_DadoEscrita[10]".
    Warning (15751): Ignored Virtual Pin assignment to "PC[11]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_ByteEnable[3]".
    Warning (15751): Ignored Virtual Pin assignment to "PC[25]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_ULA[8]".
    Warning (15751): Ignored Virtual Pin assignment to "Estado[0]".
    Warning (15751): Ignored Virtual Pin assignment to "MClock2".
    Warning (15751): Ignored Virtual Pin assignment to "Debug[18]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura1[3]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura1[1]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_ByteEnable[0]".
    Warning (15751): Ignored Virtual Pin assignment to "Instrucao[26]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Escrita[14]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura1[7]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_DadoEscrita[0]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDisp[23]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_DadoEscrita[4]".
    Warning (15751): Ignored Virtual Pin assignment to "PC[1]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDisp[26]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_ULA[4]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDisp[16]".
    Warning (15751): Ignored Virtual Pin assignment to "Debug[15]".
    Warning (15751): Ignored Virtual Pin assignment to "Instrucao[0]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura1[15]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura2[18]".
    Warning (15751): Ignored Virtual Pin assignment to "PC[4]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Escrita[5]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura1[27]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_Endereco[17]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_ULA[15]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_DadoEscrita[19]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Escrita[22]".
    Warning (15751): Ignored Virtual Pin assignment to "Instrucao[22]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDisp[8]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_Endereco[5]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura1[22]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDisp[17]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura2[22]".
    Warning (15751): Ignored Virtual Pin assignment to "Instrucao[6]".
    Warning (15751): Ignored Virtual Pin assignment to "Debug[20]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura1[2]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_Endereco[1]".
    Warning (15751): Ignored Virtual Pin assignment to "PC[5]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura2[19]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_DadoLeitura[19]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDisp[13]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_DadoEscrita[1]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDisp[7]".
    Warning (15751): Ignored Virtual Pin assignment to "Instrucao[19]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura2[29]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDisp[11]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_ULA[13]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Escrita[8]".
    Warning (15751): Ignored Virtual Pin assignment to "Debug[27]".
    Warning (15751): Ignored Virtual Pin assignment to "Instrucao[15]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura1[18]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura2[8]".
    Warning (15751): Ignored Virtual Pin assignment to "Instrucao[25]".
    Warning (15751): Ignored Virtual Pin assignment to "PC[16]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_DadoLeitura[28]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_DadoEscrita[20]".
    Warning (15751): Ignored Virtual Pin assignment to "Instrucao[20]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Escrita[3]".
    Warning (15751): Ignored Virtual Pin assignment to "PC[7]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_ULA[30]".
    Warning (15751): Ignored Virtual Pin assignment to "Debug[1]".
    Warning (15751): Ignored Virtual Pin assignment to "Debug[7]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura2[15]".
    Warning (15751): Ignored Virtual Pin assignment to "Instrucao[2]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_DadoEscrita[11]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_Endereco[21]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_DadoLeitura[13]".
    Warning (15751): Ignored Virtual Pin assignment to "PC[21]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDisp[21]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_DadoLeitura[0]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDisp[28]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_DadoEscrita[15]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_ULA[21]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Escrita[26]".
    Warning (15751): Ignored Virtual Pin assignment to "Debug[4]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Escrita[15]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura1[5]".
    Warning (15751): Ignored Virtual Pin assignment to "Instrucao[12]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura2[20]".
    Warning (15751): Ignored Virtual Pin assignment to "Debug[23]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_Endereco[28]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_DadoEscrita[8]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_DadoLeitura[15]".
    Warning (15751): Ignored Virtual Pin assignment to "PC[28]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_Endereco[9]".
    Warning (15751): Ignored Virtual Pin assignment to "PC[23]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_DadoLeitura[5]".
    Warning (15751): Ignored Virtual Pin assignment to "PC[17]".
    Warning (15751): Ignored Virtual Pin assignment to "EscreveMem2".
    Warning (15751): Ignored Virtual Pin assignment to "Debug[8]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_ULA[31]".
    Warning (15751): Ignored Virtual Pin assignment to "Debug[12]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura1[20]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Escrita[10]".
    Warning (15751): Ignored Virtual Pin assignment to "Instrucao[5]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura1[24]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_Endereco[0]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_Endereco[25]".
    Warning (15751): Ignored Virtual Pin assignment to "LeMem2".
    Warning (15751): Ignored Virtual Pin assignment to "PC[18]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDisp[19]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura1[4]".
    Warning (15751): Ignored Virtual Pin assignment to "Estado[4]".
    Warning (15751): Ignored Virtual Pin assignment to "Debug[0]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura2[7]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Escrita[20]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura1[30]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura1[9]".
    Warning (15751): Ignored Virtual Pin assignment to "RegDisp[5]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_DadoEscrita[28]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_Endereco[12]".
    Warning (15751): Ignored Virtual Pin assignment to "MemD_DadoEscrita[29]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_ULA[26]".
    Warning (15751): Ignored Virtual Pin assignment to "Instrucao[30]".
    Warning (15751): Ignored Virtual Pin assignment to "Saida_ULA[7]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura2[12]".
    Warning (15751): Ignored Virtual Pin assignment to "BR_Leitura1[12]".
Warning (21074): Design contains 10 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "iInstr[7]" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/Control_UNI.v Line: 11
    Warning (15610): No output dependent on input pin "iInstr[8]" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/Control_UNI.v Line: 11
    Warning (15610): No output dependent on input pin "iInstr[9]" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/Control_UNI.v Line: 11
    Warning (15610): No output dependent on input pin "iInstr[10]" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/Control_UNI.v Line: 11
    Warning (15610): No output dependent on input pin "iInstr[11]" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/Control_UNI.v Line: 11
    Warning (15610): No output dependent on input pin "iInstr[15]" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/Control_UNI.v Line: 11
    Warning (15610): No output dependent on input pin "iInstr[16]" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/Control_UNI.v Line: 11
    Warning (15610): No output dependent on input pin "iInstr[17]" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/Control_UNI.v Line: 11
    Warning (15610): No output dependent on input pin "iInstr[18]" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/Control_UNI.v Line: 11
    Warning (15610): No output dependent on input pin "iInstr[19]" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/Control_UNI.v Line: 11
Info (21057): Implemented 120 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 32 input pins
    Info (21059): Implemented 26 output pins
    Info (21061): Implemented 62 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 411 warnings
    Info: Peak virtual memory: 4875 megabytes
    Info: Processing ended: Fri Nov 09 20:19:25 2018
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:35


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/output_files/TopDE.map.smsg.


