// Seed: 558376045
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output tri id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_7 = id_4;
  wire id_9, id_10;
  assign id_8 = id_10 == id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  input logic [7:0] id_3;
  input wire id_2;
  output wire id_1;
  logic id_6 = id_3[-1];
  assign id_6 = -1;
  module_0 modCall_1 (
      id_5,
      id_1,
      id_4,
      id_6,
      id_6,
      id_6,
      id_5,
      id_5
  );
endmodule
