begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/* CPU data for mep.  THIS FILE IS MACHINE GENERATED WITH CGEN.  Copyright 1996-2005 Free Software Foundation, Inc.  This file is part of the GNU Binutils and/or GDB, the GNU debugger.  This program is free software; you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation; either version 2, or (at your option) any later version.  This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for more details.  You should have received a copy of the GNU General Public License along with this program; if not, write to the Free Software Foundation, Inc., 51 Franklin Street - Fifth Floor, Boston, MA 02110-1301, USA.  */
end_comment

begin_include
include|#
directive|include
file|"sysdep.h"
end_include

begin_include
include|#
directive|include
file|<stdio.h>
end_include

begin_include
include|#
directive|include
file|<stdarg.h>
end_include

begin_include
include|#
directive|include
file|"ansidecl.h"
end_include

begin_include
include|#
directive|include
file|"bfd.h"
end_include

begin_include
include|#
directive|include
file|"symcat.h"
end_include

begin_include
include|#
directive|include
file|"mep-desc.h"
end_include

begin_include
include|#
directive|include
file|"mep-opc.h"
end_include

begin_include
include|#
directive|include
file|"opintl.h"
end_include

begin_include
include|#
directive|include
file|"libiberty.h"
end_include

begin_include
include|#
directive|include
file|"xregex.h"
end_include

begin_comment
comment|/* Attributes.  */
end_comment

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_ATTR_ENTRY
name|bool_attr
index|[]
init|=
block|{
block|{
literal|"#f"
block|,
literal|0
block|}
block|,
block|{
literal|"#t"
block|,
literal|1
block|}
block|,
block|{
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_ATTR_ENTRY
name|MACH_attr
index|[]
name|ATTRIBUTE_UNUSED
init|=
block|{
block|{
literal|"base"
block|,
name|MACH_BASE
block|}
block|,
block|{
literal|"mep"
block|,
name|MACH_MEP
block|}
block|,
block|{
literal|"h1"
block|,
name|MACH_H1
block|}
block|,
block|{
literal|"max"
block|,
name|MACH_MAX
block|}
block|,
block|{
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_ATTR_ENTRY
name|ISA_attr
index|[]
name|ATTRIBUTE_UNUSED
init|=
block|{
block|{
literal|"mep"
block|,
name|ISA_MEP
block|}
block|,
block|{
literal|"ext_core1"
block|,
name|ISA_EXT_CORE1
block|}
block|,
block|{
literal|"ext_core2"
block|,
name|ISA_EXT_CORE2
block|}
block|,
block|{
literal|"ext_cop2_16"
block|,
name|ISA_EXT_COP2_16
block|}
block|,
block|{
literal|"ext_cop2_32"
block|,
name|ISA_EXT_COP2_32
block|}
block|,
block|{
literal|"ext_cop2_48"
block|,
name|ISA_EXT_COP2_48
block|}
block|,
block|{
literal|"ext_cop2_64"
block|,
name|ISA_EXT_COP2_64
block|}
block|,
block|{
literal|"max"
block|,
name|ISA_MAX
block|}
block|,
block|{
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_ATTR_ENTRY
name|CDATA_attr
index|[]
name|ATTRIBUTE_UNUSED
init|=
block|{
block|{
literal|"LABEL"
block|,
name|CDATA_LABEL
block|}
block|,
block|{
literal|"REGNUM"
block|,
name|CDATA_REGNUM
block|}
block|,
block|{
literal|"FMAX_FLOAT"
block|,
name|CDATA_FMAX_FLOAT
block|}
block|,
block|{
literal|"FMAX_INT"
block|,
name|CDATA_FMAX_INT
block|}
block|,
block|{
literal|"POINTER"
block|,
name|CDATA_POINTER
block|}
block|,
block|{
literal|"LONG"
block|,
name|CDATA_LONG
block|}
block|,
block|{
literal|"ULONG"
block|,
name|CDATA_ULONG
block|}
block|,
block|{
literal|"SHORT"
block|,
name|CDATA_SHORT
block|}
block|,
block|{
literal|"USHORT"
block|,
name|CDATA_USHORT
block|}
block|,
block|{
literal|"CHAR"
block|,
name|CDATA_CHAR
block|}
block|,
block|{
literal|"UCHAR"
block|,
name|CDATA_UCHAR
block|}
block|,
block|{
literal|"CP_DATA_BUS_INT"
block|,
name|CDATA_CP_DATA_BUS_INT
block|}
block|,
block|{
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_ATTR_ENTRY
name|ALIGN_attr
index|[]
name|ATTRIBUTE_UNUSED
init|=
block|{
block|{
literal|"integer"
block|,
literal|1
block|}
block|,
block|{
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_ATTR_ENTRY
name|LATENCY_attr
index|[]
name|ATTRIBUTE_UNUSED
init|=
block|{
block|{
literal|"integer"
block|,
literal|0
block|}
block|,
block|{
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_ATTR_ENTRY
name|CONFIG_attr
index|[]
name|ATTRIBUTE_UNUSED
init|=
block|{
block|{
literal|"NONE"
block|,
name|CONFIG_NONE
block|}
block|,
block|{
literal|"simple"
block|,
name|CONFIG_SIMPLE
block|}
block|,
block|{
literal|"fmax"
block|,
name|CONFIG_FMAX
block|}
block|,
block|{
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|CGEN_ATTR_TABLE
name|mep_cgen_ifield_attr_table
index|[]
init|=
block|{
block|{
literal|"MACH"
block|,
operator|&
name|MACH_attr
index|[
literal|0
index|]
block|,
operator|&
name|MACH_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"ISA"
block|,
operator|&
name|ISA_attr
index|[
literal|0
index|]
block|,
operator|&
name|ISA_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"VIRTUAL"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"PCREL-ADDR"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"ABS-ADDR"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"RESERVED"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"SIGN-OPT"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"SIGNED"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|CGEN_ATTR_TABLE
name|mep_cgen_hardware_attr_table
index|[]
init|=
block|{
block|{
literal|"MACH"
block|,
operator|&
name|MACH_attr
index|[
literal|0
index|]
block|,
operator|&
name|MACH_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"ISA"
block|,
operator|&
name|ISA_attr
index|[
literal|0
index|]
block|,
operator|&
name|ISA_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"VIRTUAL"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"CACHE-ADDR"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"PC"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"PROFILE"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"IS_FLOAT"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|CGEN_ATTR_TABLE
name|mep_cgen_operand_attr_table
index|[]
init|=
block|{
block|{
literal|"MACH"
block|,
operator|&
name|MACH_attr
index|[
literal|0
index|]
block|,
operator|&
name|MACH_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"ISA"
block|,
operator|&
name|ISA_attr
index|[
literal|0
index|]
block|,
operator|&
name|ISA_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"CDATA"
block|,
operator|&
name|CDATA_attr
index|[
literal|0
index|]
block|,
operator|&
name|CDATA_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"ALIGN"
block|,
operator|&
name|ALIGN_attr
index|[
literal|0
index|]
block|,
operator|&
name|ALIGN_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"VIRTUAL"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"PCREL-ADDR"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"ABS-ADDR"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"SIGN-OPT"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"SIGNED"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"NEGATIVE"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"RELAX"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"SEM-ONLY"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"RELOC_IMPLIES_OVERFLOW"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|CGEN_ATTR_TABLE
name|mep_cgen_insn_attr_table
index|[]
init|=
block|{
block|{
literal|"MACH"
block|,
operator|&
name|MACH_attr
index|[
literal|0
index|]
block|,
operator|&
name|MACH_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"ISA"
block|,
operator|&
name|ISA_attr
index|[
literal|0
index|]
block|,
operator|&
name|ISA_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"LATENCY"
block|,
operator|&
name|LATENCY_attr
index|[
literal|0
index|]
block|,
operator|&
name|LATENCY_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"CONFIG"
block|,
operator|&
name|CONFIG_attr
index|[
literal|0
index|]
block|,
operator|&
name|CONFIG_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"ALIAS"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"VIRTUAL"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"UNCOND-CTI"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"COND-CTI"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"SKIP-CTI"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"DELAY-SLOT"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"RELAXABLE"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"RELAXED"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"NO-DIS"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"PBB"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"OPTIONAL_BIT_INSN"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"OPTIONAL_MUL_INSN"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"OPTIONAL_DIV_INSN"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"OPTIONAL_DEBUG_INSN"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"OPTIONAL_LDZ_INSN"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"OPTIONAL_ABS_INSN"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"OPTIONAL_AVE_INSN"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"OPTIONAL_MINMAX_INSN"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"OPTIONAL_CLIP_INSN"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"OPTIONAL_SAT_INSN"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"OPTIONAL_UCI_INSN"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"OPTIONAL_DSP_INSN"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"OPTIONAL_CP_INSN"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"OPTIONAL_CP64_INSN"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"OPTIONAL_VLIW64"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"MAY_TRAP"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"VLIW_ALONE"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"VLIW_NO_CORE_NOP"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"VLIW_NO_COP_NOP"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"VLIW64_NO_MATCHING_NOP"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"VLIW32_NO_MATCHING_NOP"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"VOLATILE"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* Instruction set variants.  */
end_comment

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_ISA
name|mep_cgen_isa_table
index|[]
init|=
block|{
block|{
literal|"mep"
block|,
literal|32
block|,
literal|32
block|,
literal|16
block|,
literal|32
block|}
block|,
block|{
literal|"ext_core1"
block|,
literal|32
block|,
literal|32
block|,
literal|16
block|,
literal|32
block|}
block|,
block|{
literal|"ext_core2"
block|,
literal|32
block|,
literal|32
block|,
literal|16
block|,
literal|32
block|}
block|,
block|{
literal|"ext_cop2_16"
block|,
literal|32
block|,
literal|32
block|,
literal|65535
block|,
literal|0
block|}
block|,
block|{
literal|"ext_cop2_32"
block|,
literal|32
block|,
literal|32
block|,
literal|65535
block|,
literal|0
block|}
block|,
block|{
literal|"ext_cop2_48"
block|,
literal|32
block|,
literal|32
block|,
literal|65535
block|,
literal|0
block|}
block|,
block|{
literal|"ext_cop2_64"
block|,
literal|32
block|,
literal|32
block|,
literal|65535
block|,
literal|0
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* Machine variants.  */
end_comment

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_MACH
name|mep_cgen_mach_table
index|[]
init|=
block|{
block|{
literal|"mep"
block|,
literal|"mep"
block|,
name|MACH_MEP
block|,
literal|16
block|}
block|,
block|{
literal|"h1"
block|,
literal|"h1"
block|,
name|MACH_H1
block|,
literal|16
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|CGEN_KEYWORD_ENTRY
name|mep_cgen_opval_h_gpr_entries
index|[]
init|=
block|{
block|{
literal|"$0"
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$1"
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$2"
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$3"
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$4"
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$5"
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$6"
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$7"
block|,
literal|7
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$8"
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$9"
block|,
literal|9
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$10"
block|,
literal|10
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$11"
block|,
literal|11
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$fp"
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$tp"
block|,
literal|13
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$gp"
block|,
literal|14
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$sp"
block|,
literal|15
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$12"
block|,
literal|12
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$13"
block|,
literal|13
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$14"
block|,
literal|14
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$15"
block|,
literal|15
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|CGEN_KEYWORD
name|mep_cgen_opval_h_gpr
init|=
block|{
operator|&
name|mep_cgen_opval_h_gpr_entries
index|[
literal|0
index|]
block|,
literal|20
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|""
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|CGEN_KEYWORD_ENTRY
name|mep_cgen_opval_h_csr_entries
index|[]
init|=
block|{
block|{
literal|"$pc"
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$lp"
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$sar"
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$rpb"
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$rpe"
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$rpc"
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$hi"
block|,
literal|7
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$lo"
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$mb0"
block|,
literal|12
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$me0"
block|,
literal|13
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$mb1"
block|,
literal|14
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$me1"
block|,
literal|15
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$psw"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$id"
block|,
literal|17
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$tmp"
block|,
literal|18
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$epc"
block|,
literal|19
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$exc"
block|,
literal|20
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$cfg"
block|,
literal|21
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$npc"
block|,
literal|23
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$dbg"
block|,
literal|24
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$depc"
block|,
literal|25
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$opt"
block|,
literal|26
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$rcfg"
block|,
literal|27
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$ccfg"
block|,
literal|28
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|CGEN_KEYWORD
name|mep_cgen_opval_h_csr
init|=
block|{
operator|&
name|mep_cgen_opval_h_csr_entries
index|[
literal|0
index|]
block|,
literal|24
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|""
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|CGEN_KEYWORD_ENTRY
name|mep_cgen_opval_h_cr64_entries
index|[]
init|=
block|{
block|{
literal|"$c0"
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c1"
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c2"
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c3"
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c4"
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c5"
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c6"
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c7"
block|,
literal|7
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c8"
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c9"
block|,
literal|9
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c10"
block|,
literal|10
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c11"
block|,
literal|11
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c12"
block|,
literal|12
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c13"
block|,
literal|13
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c14"
block|,
literal|14
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c15"
block|,
literal|15
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c16"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c17"
block|,
literal|17
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c18"
block|,
literal|18
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c19"
block|,
literal|19
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c20"
block|,
literal|20
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c21"
block|,
literal|21
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c22"
block|,
literal|22
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c23"
block|,
literal|23
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c24"
block|,
literal|24
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c25"
block|,
literal|25
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c26"
block|,
literal|26
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c27"
block|,
literal|27
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c28"
block|,
literal|28
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c29"
block|,
literal|29
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c30"
block|,
literal|30
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c31"
block|,
literal|31
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|CGEN_KEYWORD
name|mep_cgen_opval_h_cr64
init|=
block|{
operator|&
name|mep_cgen_opval_h_cr64_entries
index|[
literal|0
index|]
block|,
literal|32
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|""
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|CGEN_KEYWORD_ENTRY
name|mep_cgen_opval_h_cr_entries
index|[]
init|=
block|{
block|{
literal|"$c0"
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c1"
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c2"
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c3"
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c4"
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c5"
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c6"
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c7"
block|,
literal|7
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c8"
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c9"
block|,
literal|9
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c10"
block|,
literal|10
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c11"
block|,
literal|11
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c12"
block|,
literal|12
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c13"
block|,
literal|13
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c14"
block|,
literal|14
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c15"
block|,
literal|15
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c16"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c17"
block|,
literal|17
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c18"
block|,
literal|18
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c19"
block|,
literal|19
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c20"
block|,
literal|20
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c21"
block|,
literal|21
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c22"
block|,
literal|22
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c23"
block|,
literal|23
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c24"
block|,
literal|24
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c25"
block|,
literal|25
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c26"
block|,
literal|26
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c27"
block|,
literal|27
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c28"
block|,
literal|28
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c29"
block|,
literal|29
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c30"
block|,
literal|30
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c31"
block|,
literal|31
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|CGEN_KEYWORD
name|mep_cgen_opval_h_cr
init|=
block|{
operator|&
name|mep_cgen_opval_h_cr_entries
index|[
literal|0
index|]
block|,
literal|32
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|""
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|CGEN_KEYWORD_ENTRY
name|mep_cgen_opval_h_ccr_entries
index|[]
init|=
block|{
block|{
literal|"$ccr0"
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$ccr1"
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$ccr2"
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$ccr3"
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$ccr4"
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$ccr5"
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$ccr6"
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$ccr7"
block|,
literal|7
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$ccr8"
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$ccr9"
block|,
literal|9
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$ccr10"
block|,
literal|10
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$ccr11"
block|,
literal|11
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$ccr12"
block|,
literal|12
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$ccr13"
block|,
literal|13
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$ccr14"
block|,
literal|14
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$ccr15"
block|,
literal|15
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$ccr16"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$ccr17"
block|,
literal|17
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$ccr18"
block|,
literal|18
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$ccr19"
block|,
literal|19
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$ccr20"
block|,
literal|20
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$ccr21"
block|,
literal|21
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$ccr22"
block|,
literal|22
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$ccr23"
block|,
literal|23
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$ccr24"
block|,
literal|24
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$ccr25"
block|,
literal|25
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$ccr26"
block|,
literal|26
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$ccr27"
block|,
literal|27
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$ccr28"
block|,
literal|28
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$ccr29"
block|,
literal|29
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$ccr30"
block|,
literal|30
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$ccr31"
block|,
literal|31
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$ccr32"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$ccr33"
block|,
literal|33
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$ccr34"
block|,
literal|34
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$ccr35"
block|,
literal|35
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$ccr36"
block|,
literal|36
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$ccr37"
block|,
literal|37
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$ccr38"
block|,
literal|38
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$ccr39"
block|,
literal|39
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$ccr40"
block|,
literal|40
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$ccr41"
block|,
literal|41
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$ccr42"
block|,
literal|42
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$ccr43"
block|,
literal|43
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$ccr44"
block|,
literal|44
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$ccr45"
block|,
literal|45
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$ccr46"
block|,
literal|46
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$ccr47"
block|,
literal|47
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$ccr48"
block|,
literal|48
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$ccr49"
block|,
literal|49
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$ccr50"
block|,
literal|50
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$ccr51"
block|,
literal|51
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$ccr52"
block|,
literal|52
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$ccr53"
block|,
literal|53
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$ccr54"
block|,
literal|54
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$ccr55"
block|,
literal|55
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$ccr56"
block|,
literal|56
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$ccr57"
block|,
literal|57
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$ccr58"
block|,
literal|58
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$ccr59"
block|,
literal|59
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$ccr60"
block|,
literal|60
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$ccr61"
block|,
literal|61
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$ccr62"
block|,
literal|62
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$ccr63"
block|,
literal|63
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|CGEN_KEYWORD
name|mep_cgen_opval_h_ccr
init|=
block|{
operator|&
name|mep_cgen_opval_h_ccr_entries
index|[
literal|0
index|]
block|,
literal|64
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|""
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|CGEN_KEYWORD_ENTRY
name|mep_cgen_opval_h_cr_fmax_entries
index|[]
init|=
block|{
block|{
literal|"$fr0"
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$fr1"
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$fr2"
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$fr3"
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$fr4"
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$fr5"
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$fr6"
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$fr7"
block|,
literal|7
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$fr8"
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$fr9"
block|,
literal|9
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$fr10"
block|,
literal|10
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$fr11"
block|,
literal|11
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$fr12"
block|,
literal|12
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$fr13"
block|,
literal|13
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$fr14"
block|,
literal|14
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$fr15"
block|,
literal|15
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$fr16"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$fr17"
block|,
literal|17
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$fr18"
block|,
literal|18
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$fr19"
block|,
literal|19
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$fr20"
block|,
literal|20
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$fr21"
block|,
literal|21
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$fr22"
block|,
literal|22
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$fr23"
block|,
literal|23
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$fr24"
block|,
literal|24
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$fr25"
block|,
literal|25
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$fr26"
block|,
literal|26
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$fr27"
block|,
literal|27
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$fr28"
block|,
literal|28
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$fr29"
block|,
literal|29
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$fr30"
block|,
literal|30
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$fr31"
block|,
literal|31
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c0"
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c1"
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c2"
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c3"
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c4"
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c5"
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c6"
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c7"
block|,
literal|7
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c8"
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c9"
block|,
literal|9
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c10"
block|,
literal|10
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c11"
block|,
literal|11
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c12"
block|,
literal|12
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c13"
block|,
literal|13
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c14"
block|,
literal|14
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c15"
block|,
literal|15
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c16"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c17"
block|,
literal|17
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c18"
block|,
literal|18
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c19"
block|,
literal|19
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c20"
block|,
literal|20
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c21"
block|,
literal|21
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c22"
block|,
literal|22
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c23"
block|,
literal|23
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c24"
block|,
literal|24
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c25"
block|,
literal|25
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c26"
block|,
literal|26
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c27"
block|,
literal|27
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c28"
block|,
literal|28
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c29"
block|,
literal|29
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c30"
block|,
literal|30
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$c31"
block|,
literal|31
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|CGEN_KEYWORD
name|mep_cgen_opval_h_cr_fmax
init|=
block|{
operator|&
name|mep_cgen_opval_h_cr_fmax_entries
index|[
literal|0
index|]
block|,
literal|64
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|""
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|CGEN_KEYWORD_ENTRY
name|mep_cgen_opval_h_ccr_fmax_entries
index|[]
init|=
block|{
block|{
literal|"$cirr"
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$fcr0"
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$ccr0"
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$cbcr"
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$fcr1"
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$ccr1"
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$cerr"
block|,
literal|15
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$fcr15"
block|,
literal|15
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"$ccr15"
block|,
literal|15
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|CGEN_KEYWORD
name|mep_cgen_opval_h_ccr_fmax
init|=
block|{
operator|&
name|mep_cgen_opval_h_ccr_fmax_entries
index|[
literal|0
index|]
block|,
literal|9
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|""
block|}
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* The hardware table.  */
end_comment

begin_if
if|#
directive|if
name|defined
argument_list|(
name|__STDC__
argument_list|)
operator|||
name|defined
argument_list|(
name|ALMOST_STDC
argument_list|)
operator|||
name|defined
argument_list|(
name|HAVE_STRINGIZE
argument_list|)
end_if

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_HW_##a)
end_define

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_HW_
comment|/**/
value|a)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_decl_stmt
specifier|const
name|CGEN_HW_ENTRY
name|mep_cgen_hw_table
index|[]
init|=
block|{
block|{
literal|"h-memory"
block|,
name|HW_H_MEMORY
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xfe"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-sint"
block|,
name|HW_H_SINT
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xfe"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-uint"
block|,
name|HW_H_UINT
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xfe"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-addr"
block|,
name|HW_H_ADDR
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xfe"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-iaddr"
block|,
name|HW_H_IADDR
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xfe"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-pc"
block|,
name|HW_H_PC
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|PROFILE
argument_list|)
operator||
name|A
argument_list|(
name|PC
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xfe"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-gpr"
block|,
name|HW_H_GPR
block|,
name|CGEN_ASM_KEYWORD
block|,
operator|(
name|PTR
operator|)
operator|&
name|mep_cgen_opval_h_gpr
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|PROFILE
argument_list|)
operator||
name|A
argument_list|(
name|CACHE_ADDR
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xfe"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-csr"
block|,
name|HW_H_CSR
block|,
name|CGEN_ASM_KEYWORD
block|,
operator|(
name|PTR
operator|)
operator|&
name|mep_cgen_opval_h_csr
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|PROFILE
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xfe"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-cr64"
block|,
name|HW_H_CR64
block|,
name|CGEN_ASM_KEYWORD
block|,
operator|(
name|PTR
operator|)
operator|&
name|mep_cgen_opval_h_cr64
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xfe"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-cr"
block|,
name|HW_H_CR
block|,
name|CGEN_ASM_KEYWORD
block|,
operator|(
name|PTR
operator|)
operator|&
name|mep_cgen_opval_h_cr
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|VIRTUAL
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xfe"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-ccr"
block|,
name|HW_H_CCR
block|,
name|CGEN_ASM_KEYWORD
block|,
operator|(
name|PTR
operator|)
operator|&
name|mep_cgen_opval_h_ccr
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xfe"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-cr-fmax"
block|,
name|HW_H_CR_FMAX
block|,
name|CGEN_ASM_KEYWORD
block|,
operator|(
name|PTR
operator|)
operator|&
name|mep_cgen_opval_h_cr_fmax
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|IS_FLOAT
argument_list|)
operator||
name|A
argument_list|(
name|VIRTUAL
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\x20"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-ccr-fmax"
block|,
name|HW_H_CCR_FMAX
block|,
name|CGEN_ASM_KEYWORD
block|,
operator|(
name|PTR
operator|)
operator|&
name|mep_cgen_opval_h_ccr_fmax
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|VIRTUAL
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\x20"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-fmax-compare-i-p"
block|,
name|HW_H_FMAX_COMPARE_I_P
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\x20"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\x80"
block|}
block|}
block|}
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_undef
undef|#
directive|undef
name|A
end_undef

begin_comment
comment|/* The instruction field table.  */
end_comment

begin_if
if|#
directive|if
name|defined
argument_list|(
name|__STDC__
argument_list|)
operator|||
name|defined
argument_list|(
name|ALMOST_STDC
argument_list|)
operator|||
name|defined
argument_list|(
name|HAVE_STRINGIZE
argument_list|)
end_if

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_IFLD_##a)
end_define

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_IFLD_
comment|/**/
value|a)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_decl_stmt
specifier|const
name|CGEN_IFLD
name|mep_cgen_ifld_table
index|[]
init|=
block|{
block|{
name|MEP_F_NIL
block|,
literal|"f-nil"
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\x80"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_ANYOF
block|,
literal|"f-anyof"
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\x80"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_MAJOR
block|,
literal|"f-major"
block|,
literal|0
block|,
literal|32
block|,
literal|0
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_RN
block|,
literal|"f-rn"
block|,
literal|0
block|,
literal|32
block|,
literal|4
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_RN3
block|,
literal|"f-rn3"
block|,
literal|0
block|,
literal|32
block|,
literal|5
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_RM
block|,
literal|"f-rm"
block|,
literal|0
block|,
literal|32
block|,
literal|8
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_RL
block|,
literal|"f-rl"
block|,
literal|0
block|,
literal|32
block|,
literal|12
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_SUB2
block|,
literal|"f-sub2"
block|,
literal|0
block|,
literal|32
block|,
literal|14
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_SUB3
block|,
literal|"f-sub3"
block|,
literal|0
block|,
literal|32
block|,
literal|13
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_SUB4
block|,
literal|"f-sub4"
block|,
literal|0
block|,
literal|32
block|,
literal|12
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_EXT
block|,
literal|"f-ext"
block|,
literal|0
block|,
literal|32
block|,
literal|16
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_CRN
block|,
literal|"f-crn"
block|,
literal|0
block|,
literal|32
block|,
literal|4
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_CSRN_HI
block|,
literal|"f-csrn-hi"
block|,
literal|0
block|,
literal|32
block|,
literal|15
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_CSRN_LO
block|,
literal|"f-csrn-lo"
block|,
literal|0
block|,
literal|32
block|,
literal|8
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_CSRN
block|,
literal|"f-csrn"
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|VIRTUAL
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_CRNX_HI
block|,
literal|"f-crnx-hi"
block|,
literal|0
block|,
literal|32
block|,
literal|28
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_CRNX_LO
block|,
literal|"f-crnx-lo"
block|,
literal|0
block|,
literal|32
block|,
literal|4
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_CRNX
block|,
literal|"f-crnx"
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|VIRTUAL
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_0
block|,
literal|"f-0"
block|,
literal|0
block|,
literal|32
block|,
literal|0
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xfe"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_1
block|,
literal|"f-1"
block|,
literal|0
block|,
literal|32
block|,
literal|1
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xfe"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_2
block|,
literal|"f-2"
block|,
literal|0
block|,
literal|32
block|,
literal|2
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xfe"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_3
block|,
literal|"f-3"
block|,
literal|0
block|,
literal|32
block|,
literal|3
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xfe"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_4
block|,
literal|"f-4"
block|,
literal|0
block|,
literal|32
block|,
literal|4
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xfe"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_5
block|,
literal|"f-5"
block|,
literal|0
block|,
literal|32
block|,
literal|5
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xfe"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_6
block|,
literal|"f-6"
block|,
literal|0
block|,
literal|32
block|,
literal|6
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xfe"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_7
block|,
literal|"f-7"
block|,
literal|0
block|,
literal|32
block|,
literal|7
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xfe"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_8
block|,
literal|"f-8"
block|,
literal|0
block|,
literal|32
block|,
literal|8
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xfe"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_9
block|,
literal|"f-9"
block|,
literal|0
block|,
literal|32
block|,
literal|9
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xfe"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_10
block|,
literal|"f-10"
block|,
literal|0
block|,
literal|32
block|,
literal|10
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xfe"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_11
block|,
literal|"f-11"
block|,
literal|0
block|,
literal|32
block|,
literal|11
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xfe"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_12
block|,
literal|"f-12"
block|,
literal|0
block|,
literal|32
block|,
literal|12
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xfe"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_13
block|,
literal|"f-13"
block|,
literal|0
block|,
literal|32
block|,
literal|13
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xfe"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_14
block|,
literal|"f-14"
block|,
literal|0
block|,
literal|32
block|,
literal|14
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xfe"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_15
block|,
literal|"f-15"
block|,
literal|0
block|,
literal|32
block|,
literal|15
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xfe"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_16
block|,
literal|"f-16"
block|,
literal|0
block|,
literal|32
block|,
literal|16
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xfe"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_17
block|,
literal|"f-17"
block|,
literal|0
block|,
literal|32
block|,
literal|17
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xfe"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_18
block|,
literal|"f-18"
block|,
literal|0
block|,
literal|32
block|,
literal|18
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xfe"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_19
block|,
literal|"f-19"
block|,
literal|0
block|,
literal|32
block|,
literal|19
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xfe"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_20
block|,
literal|"f-20"
block|,
literal|0
block|,
literal|32
block|,
literal|20
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xfe"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_21
block|,
literal|"f-21"
block|,
literal|0
block|,
literal|32
block|,
literal|21
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xfe"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_22
block|,
literal|"f-22"
block|,
literal|0
block|,
literal|32
block|,
literal|22
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xfe"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_23
block|,
literal|"f-23"
block|,
literal|0
block|,
literal|32
block|,
literal|23
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xfe"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_24
block|,
literal|"f-24"
block|,
literal|0
block|,
literal|32
block|,
literal|24
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xfe"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_25
block|,
literal|"f-25"
block|,
literal|0
block|,
literal|32
block|,
literal|25
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xfe"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_26
block|,
literal|"f-26"
block|,
literal|0
block|,
literal|32
block|,
literal|26
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xfe"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_27
block|,
literal|"f-27"
block|,
literal|0
block|,
literal|32
block|,
literal|27
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xfe"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_28
block|,
literal|"f-28"
block|,
literal|0
block|,
literal|32
block|,
literal|28
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xfe"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_29
block|,
literal|"f-29"
block|,
literal|0
block|,
literal|32
block|,
literal|29
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xfe"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_30
block|,
literal|"f-30"
block|,
literal|0
block|,
literal|32
block|,
literal|30
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xfe"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_31
block|,
literal|"f-31"
block|,
literal|0
block|,
literal|32
block|,
literal|31
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xfe"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_8S8A2
block|,
literal|"f-8s8a2"
block|,
literal|0
block|,
literal|32
block|,
literal|8
block|,
literal|7
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|PCREL_ADDR
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_12S4A2
block|,
literal|"f-12s4a2"
block|,
literal|0
block|,
literal|32
block|,
literal|4
block|,
literal|11
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|PCREL_ADDR
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_17S16A2
block|,
literal|"f-17s16a2"
block|,
literal|0
block|,
literal|32
block|,
literal|16
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|PCREL_ADDR
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_24S5A2N_HI
block|,
literal|"f-24s5a2n-hi"
block|,
literal|0
block|,
literal|32
block|,
literal|16
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|PCREL_ADDR
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_24S5A2N_LO
block|,
literal|"f-24s5a2n-lo"
block|,
literal|0
block|,
literal|32
block|,
literal|5
block|,
literal|7
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|PCREL_ADDR
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_24S5A2N
block|,
literal|"f-24s5a2n"
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|PCREL_ADDR
argument_list|)
operator||
name|A
argument_list|(
name|VIRTUAL
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_24U5A2N_HI
block|,
literal|"f-24u5a2n-hi"
block|,
literal|0
block|,
literal|32
block|,
literal|16
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_24U5A2N_LO
block|,
literal|"f-24u5a2n-lo"
block|,
literal|0
block|,
literal|32
block|,
literal|5
block|,
literal|7
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_24U5A2N
block|,
literal|"f-24u5a2n"
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|ABS_ADDR
argument_list|)
operator||
name|A
argument_list|(
name|VIRTUAL
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_2U6
block|,
literal|"f-2u6"
block|,
literal|0
block|,
literal|32
block|,
literal|6
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_7U9
block|,
literal|"f-7u9"
block|,
literal|0
block|,
literal|32
block|,
literal|9
block|,
literal|7
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_7U9A2
block|,
literal|"f-7u9a2"
block|,
literal|0
block|,
literal|32
block|,
literal|9
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_7U9A4
block|,
literal|"f-7u9a4"
block|,
literal|0
block|,
literal|32
block|,
literal|9
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_16S16
block|,
literal|"f-16s16"
block|,
literal|0
block|,
literal|32
block|,
literal|16
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_2U10
block|,
literal|"f-2u10"
block|,
literal|0
block|,
literal|32
block|,
literal|10
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_3U5
block|,
literal|"f-3u5"
block|,
literal|0
block|,
literal|32
block|,
literal|5
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_4U8
block|,
literal|"f-4u8"
block|,
literal|0
block|,
literal|32
block|,
literal|8
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_5U8
block|,
literal|"f-5u8"
block|,
literal|0
block|,
literal|32
block|,
literal|8
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_5U24
block|,
literal|"f-5u24"
block|,
literal|0
block|,
literal|32
block|,
literal|24
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_6S8
block|,
literal|"f-6s8"
block|,
literal|0
block|,
literal|32
block|,
literal|8
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_8S8
block|,
literal|"f-8s8"
block|,
literal|0
block|,
literal|32
block|,
literal|8
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_16U16
block|,
literal|"f-16u16"
block|,
literal|0
block|,
literal|32
block|,
literal|16
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_12U16
block|,
literal|"f-12u16"
block|,
literal|0
block|,
literal|32
block|,
literal|16
block|,
literal|12
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_3U29
block|,
literal|"f-3u29"
block|,
literal|0
block|,
literal|32
block|,
literal|29
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_8S24
block|,
literal|"f-8s24"
block|,
literal|0
block|,
literal|32
block|,
literal|24
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_8S24A2
block|,
literal|"f-8s24a2"
block|,
literal|0
block|,
literal|32
block|,
literal|24
block|,
literal|7
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_8S24A4
block|,
literal|"f-8s24a4"
block|,
literal|0
block|,
literal|32
block|,
literal|24
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_8S24A8
block|,
literal|"f-8s24a8"
block|,
literal|0
block|,
literal|32
block|,
literal|24
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_24U8A4N_HI
block|,
literal|"f-24u8a4n-hi"
block|,
literal|0
block|,
literal|32
block|,
literal|16
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_24U8A4N_LO
block|,
literal|"f-24u8a4n-lo"
block|,
literal|0
block|,
literal|32
block|,
literal|8
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_24U8A4N
block|,
literal|"f-24u8a4n"
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|VIRTUAL
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_24U8N_HI
block|,
literal|"f-24u8n-hi"
block|,
literal|0
block|,
literal|32
block|,
literal|16
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_24U8N_LO
block|,
literal|"f-24u8n-lo"
block|,
literal|0
block|,
literal|32
block|,
literal|8
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_24U8N
block|,
literal|"f-24u8n"
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|VIRTUAL
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_24U4N_HI
block|,
literal|"f-24u4n-hi"
block|,
literal|0
block|,
literal|32
block|,
literal|4
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_24U4N_LO
block|,
literal|"f-24u4n-lo"
block|,
literal|0
block|,
literal|32
block|,
literal|16
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_24U4N
block|,
literal|"f-24u4n"
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|VIRTUAL
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_CALLNUM
block|,
literal|"f-callnum"
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|VIRTUAL
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_CCRN_HI
block|,
literal|"f-ccrn-hi"
block|,
literal|0
block|,
literal|32
block|,
literal|28
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_CCRN_LO
block|,
literal|"f-ccrn-lo"
block|,
literal|0
block|,
literal|32
block|,
literal|4
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_CCRN
block|,
literal|"f-ccrn"
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|VIRTUAL
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_FMAX_0_4
block|,
literal|"f-fmax-0-4"
block|,
literal|0
block|,
literal|32
block|,
literal|0
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\x20"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_FMAX_4_4
block|,
literal|"f-fmax-4-4"
block|,
literal|0
block|,
literal|32
block|,
literal|4
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\x20"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_FMAX_8_4
block|,
literal|"f-fmax-8-4"
block|,
literal|0
block|,
literal|32
block|,
literal|8
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\x20"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_FMAX_12_4
block|,
literal|"f-fmax-12-4"
block|,
literal|0
block|,
literal|32
block|,
literal|12
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\x20"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_FMAX_16_4
block|,
literal|"f-fmax-16-4"
block|,
literal|0
block|,
literal|32
block|,
literal|16
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\x20"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_FMAX_20_4
block|,
literal|"f-fmax-20-4"
block|,
literal|0
block|,
literal|32
block|,
literal|20
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\x20"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_FMAX_24_4
block|,
literal|"f-fmax-24-4"
block|,
literal|0
block|,
literal|32
block|,
literal|24
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\x20"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_FMAX_28_1
block|,
literal|"f-fmax-28-1"
block|,
literal|0
block|,
literal|32
block|,
literal|28
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\x20"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_FMAX_29_1
block|,
literal|"f-fmax-29-1"
block|,
literal|0
block|,
literal|32
block|,
literal|29
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\x20"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_FMAX_30_1
block|,
literal|"f-fmax-30-1"
block|,
literal|0
block|,
literal|32
block|,
literal|30
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\x20"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_FMAX_31_1
block|,
literal|"f-fmax-31-1"
block|,
literal|0
block|,
literal|32
block|,
literal|31
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\x20"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_FMAX_FRD
block|,
literal|"f-fmax-frd"
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|VIRTUAL
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\x20"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_FMAX_FRN
block|,
literal|"f-fmax-frn"
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|VIRTUAL
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\x20"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_FMAX_FRM
block|,
literal|"f-fmax-frm"
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|VIRTUAL
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\x20"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MEP_F_FMAX_RM
block|,
literal|"f-fmax-rm"
block|,
literal|0
block|,
literal|32
block|,
literal|8
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\x20"
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\x80"
block|}
block|}
block|}
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_undef
undef|#
directive|undef
name|A
end_undef

begin_comment
comment|/* multi ifield declarations */
end_comment

begin_decl_stmt
specifier|const
name|CGEN_MAYBE_MULTI_IFLD
name|MEP_F_CSRN_MULTI_IFIELD
index|[]
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|CGEN_MAYBE_MULTI_IFLD
name|MEP_F_CRNX_MULTI_IFIELD
index|[]
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|CGEN_MAYBE_MULTI_IFLD
name|MEP_F_24S5A2N_MULTI_IFIELD
index|[]
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|CGEN_MAYBE_MULTI_IFLD
name|MEP_F_24U5A2N_MULTI_IFIELD
index|[]
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|CGEN_MAYBE_MULTI_IFLD
name|MEP_F_24U8A4N_MULTI_IFIELD
index|[]
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|CGEN_MAYBE_MULTI_IFLD
name|MEP_F_24U8N_MULTI_IFIELD
index|[]
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|CGEN_MAYBE_MULTI_IFLD
name|MEP_F_24U4N_MULTI_IFIELD
index|[]
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|CGEN_MAYBE_MULTI_IFLD
name|MEP_F_CALLNUM_MULTI_IFIELD
index|[]
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|CGEN_MAYBE_MULTI_IFLD
name|MEP_F_CCRN_MULTI_IFIELD
index|[]
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|CGEN_MAYBE_MULTI_IFLD
name|MEP_F_FMAX_FRD_MULTI_IFIELD
index|[]
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|CGEN_MAYBE_MULTI_IFLD
name|MEP_F_FMAX_FRN_MULTI_IFIELD
index|[]
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|CGEN_MAYBE_MULTI_IFLD
name|MEP_F_FMAX_FRM_MULTI_IFIELD
index|[]
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* multi ifield definitions */
end_comment

begin_decl_stmt
specifier|const
name|CGEN_MAYBE_MULTI_IFLD
name|MEP_F_CSRN_MULTI_IFIELD
index|[]
init|=
block|{
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mep_cgen_ifld_table
index|[
name|MEP_F_CSRN_HI
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mep_cgen_ifld_table
index|[
name|MEP_F_CSRN_LO
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|CGEN_MAYBE_MULTI_IFLD
name|MEP_F_CRNX_MULTI_IFIELD
index|[]
init|=
block|{
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mep_cgen_ifld_table
index|[
name|MEP_F_CRNX_HI
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mep_cgen_ifld_table
index|[
name|MEP_F_CRNX_LO
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|CGEN_MAYBE_MULTI_IFLD
name|MEP_F_24S5A2N_MULTI_IFIELD
index|[]
init|=
block|{
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mep_cgen_ifld_table
index|[
name|MEP_F_24S5A2N_HI
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mep_cgen_ifld_table
index|[
name|MEP_F_24S5A2N_LO
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|CGEN_MAYBE_MULTI_IFLD
name|MEP_F_24U5A2N_MULTI_IFIELD
index|[]
init|=
block|{
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mep_cgen_ifld_table
index|[
name|MEP_F_24U5A2N_HI
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mep_cgen_ifld_table
index|[
name|MEP_F_24U5A2N_LO
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|CGEN_MAYBE_MULTI_IFLD
name|MEP_F_24U8A4N_MULTI_IFIELD
index|[]
init|=
block|{
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mep_cgen_ifld_table
index|[
name|MEP_F_24U8A4N_HI
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mep_cgen_ifld_table
index|[
name|MEP_F_24U8A4N_LO
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|CGEN_MAYBE_MULTI_IFLD
name|MEP_F_24U8N_MULTI_IFIELD
index|[]
init|=
block|{
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mep_cgen_ifld_table
index|[
name|MEP_F_24U8N_HI
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mep_cgen_ifld_table
index|[
name|MEP_F_24U8N_LO
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|CGEN_MAYBE_MULTI_IFLD
name|MEP_F_24U4N_MULTI_IFIELD
index|[]
init|=
block|{
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mep_cgen_ifld_table
index|[
name|MEP_F_24U4N_HI
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mep_cgen_ifld_table
index|[
name|MEP_F_24U4N_LO
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|CGEN_MAYBE_MULTI_IFLD
name|MEP_F_CALLNUM_MULTI_IFIELD
index|[]
init|=
block|{
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mep_cgen_ifld_table
index|[
name|MEP_F_5
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mep_cgen_ifld_table
index|[
name|MEP_F_6
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mep_cgen_ifld_table
index|[
name|MEP_F_7
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mep_cgen_ifld_table
index|[
name|MEP_F_11
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|CGEN_MAYBE_MULTI_IFLD
name|MEP_F_CCRN_MULTI_IFIELD
index|[]
init|=
block|{
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mep_cgen_ifld_table
index|[
name|MEP_F_CCRN_HI
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mep_cgen_ifld_table
index|[
name|MEP_F_CCRN_LO
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|CGEN_MAYBE_MULTI_IFLD
name|MEP_F_FMAX_FRD_MULTI_IFIELD
index|[]
init|=
block|{
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mep_cgen_ifld_table
index|[
name|MEP_F_FMAX_28_1
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mep_cgen_ifld_table
index|[
name|MEP_F_FMAX_4_4
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|CGEN_MAYBE_MULTI_IFLD
name|MEP_F_FMAX_FRN_MULTI_IFIELD
index|[]
init|=
block|{
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mep_cgen_ifld_table
index|[
name|MEP_F_FMAX_29_1
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mep_cgen_ifld_table
index|[
name|MEP_F_FMAX_20_4
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|CGEN_MAYBE_MULTI_IFLD
name|MEP_F_FMAX_FRM_MULTI_IFIELD
index|[]
init|=
block|{
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mep_cgen_ifld_table
index|[
name|MEP_F_FMAX_30_1
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mep_cgen_ifld_table
index|[
name|MEP_F_FMAX_24_4
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* The operand table.  */
end_comment

begin_if
if|#
directive|if
name|defined
argument_list|(
name|__STDC__
argument_list|)
operator|||
name|defined
argument_list|(
name|ALMOST_STDC
argument_list|)
operator|||
name|defined
argument_list|(
name|HAVE_STRINGIZE
argument_list|)
end_if

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_OPERAND_##a)
end_define

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_OPERAND_
comment|/**/
value|a)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
name|defined
argument_list|(
name|__STDC__
argument_list|)
operator|||
name|defined
argument_list|(
name|ALMOST_STDC
argument_list|)
operator|||
name|defined
argument_list|(
name|HAVE_STRINGIZE
argument_list|)
end_if

begin_define
define|#
directive|define
name|OPERAND
parameter_list|(
name|op
parameter_list|)
value|MEP_OPERAND_##op
end_define

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|OPERAND
parameter_list|(
name|op
parameter_list|)
value|MEP_OPERAND_
comment|/**/
value|op
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_decl_stmt
specifier|const
name|CGEN_OPERAND
name|mep_cgen_operand_table
index|[]
init|=
block|{
comment|/* pc: program counter */
block|{
literal|"pc"
block|,
name|MEP_OPERAND_PC
block|,
name|HW_H_PC
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mep_cgen_ifld_table
index|[
name|MEP_F_NIL
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SEM_ONLY
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\x80"
block|}
block|}
block|,
block|{
block|{
name|CDATA_LONG
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* r0: register 0 */
block|{
literal|"r0"
block|,
name|MEP_OPERAND_R0
block|,
name|HW_H_GPR
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_LONG
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* rn: register Rn */
block|{
literal|"rn"
block|,
name|MEP_OPERAND_RN
block|,
name|HW_H_GPR
block|,
literal|4
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mep_cgen_ifld_table
index|[
name|MEP_F_RN
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_LONG
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* rm: register Rm */
block|{
literal|"rm"
block|,
name|MEP_OPERAND_RM
block|,
name|HW_H_GPR
block|,
literal|8
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mep_cgen_ifld_table
index|[
name|MEP_F_RM
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_LONG
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* rl: register Rl */
block|{
literal|"rl"
block|,
name|MEP_OPERAND_RL
block|,
name|HW_H_GPR
block|,
literal|12
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mep_cgen_ifld_table
index|[
name|MEP_F_RL
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_LONG
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* rn3: register 0-7 */
block|{
literal|"rn3"
block|,
name|MEP_OPERAND_RN3
block|,
name|HW_H_GPR
block|,
literal|5
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mep_cgen_ifld_table
index|[
name|MEP_F_RN3
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_LONG
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* rma: register Rm holding pointer */
block|{
literal|"rma"
block|,
name|MEP_OPERAND_RMA
block|,
name|HW_H_GPR
block|,
literal|8
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mep_cgen_ifld_table
index|[
name|MEP_F_RM
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_POINTER
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* rnc: register Rn holding char */
block|{
literal|"rnc"
block|,
name|MEP_OPERAND_RNC
block|,
name|HW_H_GPR
block|,
literal|4
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mep_cgen_ifld_table
index|[
name|MEP_F_RN
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_CHAR
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* rnuc: register Rn holding unsigned char */
block|{
literal|"rnuc"
block|,
name|MEP_OPERAND_RNUC
block|,
name|HW_H_GPR
block|,
literal|4
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mep_cgen_ifld_table
index|[
name|MEP_F_RN
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_UCHAR
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* rns: register Rn holding short */
block|{
literal|"rns"
block|,
name|MEP_OPERAND_RNS
block|,
name|HW_H_GPR
block|,
literal|4
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mep_cgen_ifld_table
index|[
name|MEP_F_RN
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_SHORT
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* rnus: register Rn holding unsigned short */
block|{
literal|"rnus"
block|,
name|MEP_OPERAND_RNUS
block|,
name|HW_H_GPR
block|,
literal|4
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mep_cgen_ifld_table
index|[
name|MEP_F_RN
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_USHORT
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* rnl: register Rn holding long */
block|{
literal|"rnl"
block|,
name|MEP_OPERAND_RNL
block|,
name|HW_H_GPR
block|,
literal|4
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mep_cgen_ifld_table
index|[
name|MEP_F_RN
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_LONG
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* rnul: register Rn holding unsigned  long */
block|{
literal|"rnul"
block|,
name|MEP_OPERAND_RNUL
block|,
name|HW_H_GPR
block|,
literal|4
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mep_cgen_ifld_table
index|[
name|MEP_F_RN
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_ULONG
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* rn3c: register 0-7 holding unsigned char */
block|{
literal|"rn3c"
block|,
name|MEP_OPERAND_RN3C
block|,
name|HW_H_GPR
block|,
literal|5
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mep_cgen_ifld_table
index|[
name|MEP_F_RN3
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_CHAR
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* rn3uc: register 0-7 holding byte */
block|{
literal|"rn3uc"
block|,
name|MEP_OPERAND_RN3UC
block|,
name|HW_H_GPR
block|,
literal|5
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mep_cgen_ifld_table
index|[
name|MEP_F_RN3
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_UCHAR
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* rn3s: register 0-7 holding unsigned short */
block|{
literal|"rn3s"
block|,
name|MEP_OPERAND_RN3S
block|,
name|HW_H_GPR
block|,
literal|5
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mep_cgen_ifld_table
index|[
name|MEP_F_RN3
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_SHORT
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* rn3us: register 0-7 holding short */
block|{
literal|"rn3us"
block|,
name|MEP_OPERAND_RN3US
block|,
name|HW_H_GPR
block|,
literal|5
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mep_cgen_ifld_table
index|[
name|MEP_F_RN3
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_USHORT
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* rn3l: register 0-7 holding unsigned long */
block|{
literal|"rn3l"
block|,
name|MEP_OPERAND_RN3L
block|,
name|HW_H_GPR
block|,
literal|5
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mep_cgen_ifld_table
index|[
name|MEP_F_RN3
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_LONG
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* rn3ul: register 0-7 holding long */
block|{
literal|"rn3ul"
block|,
name|MEP_OPERAND_RN3UL
block|,
name|HW_H_GPR
block|,
literal|5
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mep_cgen_ifld_table
index|[
name|MEP_F_RN3
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_ULONG
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* lp: link pointer */
block|{
literal|"lp"
block|,
name|MEP_OPERAND_LP
block|,
name|HW_H_CSR
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_LONG
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sar: shift amount register */
block|{
literal|"sar"
block|,
name|MEP_OPERAND_SAR
block|,
name|HW_H_CSR
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_LONG
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* hi: high result */
block|{
literal|"hi"
block|,
name|MEP_OPERAND_HI
block|,
name|HW_H_CSR
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_LONG
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* lo: low result */
block|{
literal|"lo"
block|,
name|MEP_OPERAND_LO
block|,
name|HW_H_CSR
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_LONG
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mb0: modulo begin register 0 */
block|{
literal|"mb0"
block|,
name|MEP_OPERAND_MB0
block|,
name|HW_H_CSR
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_LONG
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* me0: modulo end register 0 */
block|{
literal|"me0"
block|,
name|MEP_OPERAND_ME0
block|,
name|HW_H_CSR
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_LONG
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mb1: modulo begin register 1 */
block|{
literal|"mb1"
block|,
name|MEP_OPERAND_MB1
block|,
name|HW_H_CSR
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_LONG
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* me1: modulo end register 1 */
block|{
literal|"me1"
block|,
name|MEP_OPERAND_ME1
block|,
name|HW_H_CSR
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_LONG
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* psw: program status word */
block|{
literal|"psw"
block|,
name|MEP_OPERAND_PSW
block|,
name|HW_H_CSR
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_LONG
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* epc: exception prog counter */
block|{
literal|"epc"
block|,
name|MEP_OPERAND_EPC
block|,
name|HW_H_CSR
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_LONG
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* exc: exception cause */
block|{
literal|"exc"
block|,
name|MEP_OPERAND_EXC
block|,
name|HW_H_CSR
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_LONG
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* npc: nmi program counter */
block|{
literal|"npc"
block|,
name|MEP_OPERAND_NPC
block|,
name|HW_H_CSR
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_LONG
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* dbg: debug register */
block|{
literal|"dbg"
block|,
name|MEP_OPERAND_DBG
block|,
name|HW_H_CSR
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_LONG
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* depc: debug exception pc */
block|{
literal|"depc"
block|,
name|MEP_OPERAND_DEPC
block|,
name|HW_H_CSR
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_LONG
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* opt: option register */
block|{
literal|"opt"
block|,
name|MEP_OPERAND_OPT
block|,
name|HW_H_CSR
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_LONG
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* r1: register 1 */
block|{
literal|"r1"
block|,
name|MEP_OPERAND_R1
block|,
name|HW_H_GPR
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_LONG
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* tp: tiny data area pointer */
block|{
literal|"tp"
block|,
name|MEP_OPERAND_TP
block|,
name|HW_H_GPR
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_LONG
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sp: stack pointer */
block|{
literal|"sp"
block|,
name|MEP_OPERAND_SP
block|,
name|HW_H_GPR
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_LONG
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* tpr: comment */
block|{
literal|"tpr"
block|,
name|MEP_OPERAND_TPR
block|,
name|HW_H_GPR
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_LONG
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* spr: comment */
block|{
literal|"spr"
block|,
name|MEP_OPERAND_SPR
block|,
name|HW_H_GPR
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_LONG
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* csrn: control/special register */
block|{
literal|"csrn"
block|,
name|MEP_OPERAND_CSRN
block|,
name|HW_H_CSR
block|,
literal|8
block|,
literal|5
block|,
block|{
literal|2
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|MEP_F_CSRN_MULTI_IFIELD
index|[
literal|0
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|VIRTUAL
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_REGNUM
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* csrn-idx: control/special reg idx */
block|{
literal|"csrn-idx"
block|,
name|MEP_OPERAND_CSRN_IDX
block|,
name|HW_H_UINT
block|,
literal|8
block|,
literal|5
block|,
block|{
literal|2
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|MEP_F_CSRN_MULTI_IFIELD
index|[
literal|0
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|VIRTUAL
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_LONG
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* crn64: copro Rn (64-bit) */
block|{
literal|"crn64"
block|,
name|MEP_OPERAND_CRN64
block|,
name|HW_H_CR64
block|,
literal|4
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mep_cgen_ifld_table
index|[
name|MEP_F_CRN
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_CP_DATA_BUS_INT
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* crn: copro Rn (32-bit) */
block|{
literal|"crn"
block|,
name|MEP_OPERAND_CRN
block|,
name|HW_H_CR
block|,
literal|4
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mep_cgen_ifld_table
index|[
name|MEP_F_CRN
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_CP_DATA_BUS_INT
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* crnx64: copro Rn (0-31, 64-bit) */
block|{
literal|"crnx64"
block|,
name|MEP_OPERAND_CRNX64
block|,
name|HW_H_CR64
block|,
literal|4
block|,
literal|5
block|,
block|{
literal|2
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|MEP_F_CRNX_MULTI_IFIELD
index|[
literal|0
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|VIRTUAL
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_CP_DATA_BUS_INT
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* crnx: copro Rn (0-31, 32-bit) */
block|{
literal|"crnx"
block|,
name|MEP_OPERAND_CRNX
block|,
name|HW_H_CR
block|,
literal|4
block|,
literal|5
block|,
block|{
literal|2
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|MEP_F_CRNX_MULTI_IFIELD
index|[
literal|0
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|VIRTUAL
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_CP_DATA_BUS_INT
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* ccrn: copro control reg CCRn */
block|{
literal|"ccrn"
block|,
name|MEP_OPERAND_CCRN
block|,
name|HW_H_CCR
block|,
literal|4
block|,
literal|6
block|,
block|{
literal|2
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|MEP_F_CCRN_MULTI_IFIELD
index|[
literal|0
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|VIRTUAL
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_REGNUM
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cccc: copro flags */
block|{
literal|"cccc"
block|,
name|MEP_OPERAND_CCCC
block|,
name|HW_H_UINT
block|,
literal|8
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mep_cgen_ifld_table
index|[
name|MEP_F_RM
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_LONG
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* pcrel8a2: comment */
block|{
literal|"pcrel8a2"
block|,
name|MEP_OPERAND_PCREL8A2
block|,
name|HW_H_SINT
block|,
literal|8
block|,
literal|7
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mep_cgen_ifld_table
index|[
name|MEP_F_8S8A2
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RELAX
argument_list|)
operator||
name|A
argument_list|(
name|PCREL_ADDR
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_LABEL
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* pcrel12a2: comment */
block|{
literal|"pcrel12a2"
block|,
name|MEP_OPERAND_PCREL12A2
block|,
name|HW_H_SINT
block|,
literal|4
block|,
literal|11
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mep_cgen_ifld_table
index|[
name|MEP_F_12S4A2
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RELAX
argument_list|)
operator||
name|A
argument_list|(
name|PCREL_ADDR
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_LABEL
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* pcrel17a2: comment */
block|{
literal|"pcrel17a2"
block|,
name|MEP_OPERAND_PCREL17A2
block|,
name|HW_H_SINT
block|,
literal|16
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mep_cgen_ifld_table
index|[
name|MEP_F_17S16A2
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RELAX
argument_list|)
operator||
name|A
argument_list|(
name|PCREL_ADDR
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_LABEL
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* pcrel24a2: comment */
block|{
literal|"pcrel24a2"
block|,
name|MEP_OPERAND_PCREL24A2
block|,
name|HW_H_SINT
block|,
literal|5
block|,
literal|23
block|,
block|{
literal|2
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|MEP_F_24S5A2N_MULTI_IFIELD
index|[
literal|0
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|PCREL_ADDR
argument_list|)
operator||
name|A
argument_list|(
name|VIRTUAL
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_LABEL
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* pcabs24a2: comment */
block|{
literal|"pcabs24a2"
block|,
name|MEP_OPERAND_PCABS24A2
block|,
name|HW_H_UINT
block|,
literal|5
block|,
literal|23
block|,
block|{
literal|2
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|MEP_F_24U5A2N_MULTI_IFIELD
index|[
literal|0
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|ABS_ADDR
argument_list|)
operator||
name|A
argument_list|(
name|VIRTUAL
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_LABEL
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sdisp16: comment */
block|{
literal|"sdisp16"
block|,
name|MEP_OPERAND_SDISP16
block|,
name|HW_H_SINT
block|,
literal|16
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mep_cgen_ifld_table
index|[
name|MEP_F_16S16
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_LONG
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* simm16: comment */
block|{
literal|"simm16"
block|,
name|MEP_OPERAND_SIMM16
block|,
name|HW_H_SINT
block|,
literal|16
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mep_cgen_ifld_table
index|[
name|MEP_F_16S16
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_LONG
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* uimm16: comment */
block|{
literal|"uimm16"
block|,
name|MEP_OPERAND_UIMM16
block|,
name|HW_H_UINT
block|,
literal|16
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mep_cgen_ifld_table
index|[
name|MEP_F_16U16
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_LONG
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* code16: uci/dsp code (16 bits) */
block|{
literal|"code16"
block|,
name|MEP_OPERAND_CODE16
block|,
name|HW_H_UINT
block|,
literal|16
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mep_cgen_ifld_table
index|[
name|MEP_F_16U16
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_LONG
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* udisp2: SSARB addend (2 bits) */
block|{
literal|"udisp2"
block|,
name|MEP_OPERAND_UDISP2
block|,
name|HW_H_SINT
block|,
literal|6
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mep_cgen_ifld_table
index|[
name|MEP_F_2U6
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_LONG
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* uimm2: interrupt (2 bits) */
block|{
literal|"uimm2"
block|,
name|MEP_OPERAND_UIMM2
block|,
name|HW_H_UINT
block|,
literal|10
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mep_cgen_ifld_table
index|[
name|MEP_F_2U10
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_LONG
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* simm6: add const (6 bits) */
block|{
literal|"simm6"
block|,
name|MEP_OPERAND_SIMM6
block|,
name|HW_H_SINT
block|,
literal|8
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mep_cgen_ifld_table
index|[
name|MEP_F_6S8
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_LONG
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* simm8: mov const (8 bits) */
block|{
literal|"simm8"
block|,
name|MEP_OPERAND_SIMM8
block|,
name|HW_H_SINT
block|,
literal|8
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mep_cgen_ifld_table
index|[
name|MEP_F_8S8
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RELOC_IMPLIES_OVERFLOW
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_LONG
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* addr24a4: comment */
block|{
literal|"addr24a4"
block|,
name|MEP_OPERAND_ADDR24A4
block|,
name|HW_H_UINT
block|,
literal|8
block|,
literal|22
block|,
block|{
literal|2
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|MEP_F_24U8A4N_MULTI_IFIELD
index|[
literal|0
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|VIRTUAL
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_LONG
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|4
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* code24: coprocessor code */
block|{
literal|"code24"
block|,
name|MEP_OPERAND_CODE24
block|,
name|HW_H_UINT
block|,
literal|4
block|,
literal|24
block|,
block|{
literal|2
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|MEP_F_24U4N_MULTI_IFIELD
index|[
literal|0
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|VIRTUAL
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_LONG
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* callnum: system call number */
block|{
literal|"callnum"
block|,
name|MEP_OPERAND_CALLNUM
block|,
name|HW_H_UINT
block|,
literal|5
block|,
literal|4
block|,
block|{
literal|4
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|MEP_F_CALLNUM_MULTI_IFIELD
index|[
literal|0
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|VIRTUAL
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_LONG
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* uimm3: bit immediate (3 bits) */
block|{
literal|"uimm3"
block|,
name|MEP_OPERAND_UIMM3
block|,
name|HW_H_UINT
block|,
literal|5
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mep_cgen_ifld_table
index|[
name|MEP_F_3U5
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_LONG
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* uimm4: bCC const (4 bits) */
block|{
literal|"uimm4"
block|,
name|MEP_OPERAND_UIMM4
block|,
name|HW_H_UINT
block|,
literal|8
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mep_cgen_ifld_table
index|[
name|MEP_F_4U8
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_LONG
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* uimm5: bit/shift val (5 bits) */
block|{
literal|"uimm5"
block|,
name|MEP_OPERAND_UIMM5
block|,
name|HW_H_UINT
block|,
literal|8
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mep_cgen_ifld_table
index|[
name|MEP_F_5U8
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_LONG
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* udisp7: comment */
block|{
literal|"udisp7"
block|,
name|MEP_OPERAND_UDISP7
block|,
name|HW_H_UINT
block|,
literal|9
block|,
literal|7
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mep_cgen_ifld_table
index|[
name|MEP_F_7U9
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_LONG
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* udisp7a2: comment */
block|{
literal|"udisp7a2"
block|,
name|MEP_OPERAND_UDISP7A2
block|,
name|HW_H_UINT
block|,
literal|9
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mep_cgen_ifld_table
index|[
name|MEP_F_7U9A2
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_LONG
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|2
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* udisp7a4: comment */
block|{
literal|"udisp7a4"
block|,
name|MEP_OPERAND_UDISP7A4
block|,
name|HW_H_UINT
block|,
literal|9
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mep_cgen_ifld_table
index|[
name|MEP_F_7U9A4
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_LONG
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|4
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* uimm7a4: comment */
block|{
literal|"uimm7a4"
block|,
name|MEP_OPERAND_UIMM7A4
block|,
name|HW_H_UINT
block|,
literal|9
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mep_cgen_ifld_table
index|[
name|MEP_F_7U9A4
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_LONG
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|4
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* uimm24: immediate (24 bits) */
block|{
literal|"uimm24"
block|,
name|MEP_OPERAND_UIMM24
block|,
name|HW_H_UINT
block|,
literal|8
block|,
literal|24
block|,
block|{
literal|2
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|MEP_F_24U8N_MULTI_IFIELD
index|[
literal|0
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|VIRTUAL
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_LONG
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cimm4: cache immed'te (4 bits) */
block|{
literal|"cimm4"
block|,
name|MEP_OPERAND_CIMM4
block|,
name|HW_H_UINT
block|,
literal|4
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mep_cgen_ifld_table
index|[
name|MEP_F_RN
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_LONG
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cimm5: clip immediate (5 bits) */
block|{
literal|"cimm5"
block|,
name|MEP_OPERAND_CIMM5
block|,
name|HW_H_UINT
block|,
literal|24
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mep_cgen_ifld_table
index|[
name|MEP_F_5U24
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_LONG
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cdisp8: copro addend (8 bits) */
block|{
literal|"cdisp8"
block|,
name|MEP_OPERAND_CDISP8
block|,
name|HW_H_SINT
block|,
literal|24
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mep_cgen_ifld_table
index|[
name|MEP_F_8S24
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_LONG
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cdisp8a2: comment */
block|{
literal|"cdisp8a2"
block|,
name|MEP_OPERAND_CDISP8A2
block|,
name|HW_H_SINT
block|,
literal|24
block|,
literal|7
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mep_cgen_ifld_table
index|[
name|MEP_F_8S24A2
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_LONG
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|2
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cdisp8a4: comment */
block|{
literal|"cdisp8a4"
block|,
name|MEP_OPERAND_CDISP8A4
block|,
name|HW_H_SINT
block|,
literal|24
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mep_cgen_ifld_table
index|[
name|MEP_F_8S24A4
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_LONG
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|4
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cdisp8a8: comment */
block|{
literal|"cdisp8a8"
block|,
name|MEP_OPERAND_CDISP8A8
block|,
name|HW_H_SINT
block|,
literal|24
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mep_cgen_ifld_table
index|[
name|MEP_F_8S24A8
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_LONG
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|8
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* zero: Zero operand */
block|{
literal|"zero"
block|,
name|MEP_OPERAND_ZERO
block|,
name|HW_H_SINT
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
name|CDATA_LONG
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cp_flag: branch condition register */
block|{
literal|"cp_flag"
block|,
name|MEP_OPERAND_CP_FLAG
block|,
name|HW_H_CCR
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xfe"
block|}
block|}
block|,
block|{
block|{
name|CDATA_LONG
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* fmax-FRd: FRd */
block|{
literal|"fmax-FRd"
block|,
name|MEP_OPERAND_FMAX_FRD
block|,
name|HW_H_CR
block|,
literal|4
block|,
literal|5
block|,
block|{
literal|2
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|MEP_F_FMAX_FRD_MULTI_IFIELD
index|[
literal|0
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|VIRTUAL
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\x20"
block|}
block|}
block|,
block|{
block|{
name|CDATA_FMAX_FLOAT
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* fmax-FRn: FRn */
block|{
literal|"fmax-FRn"
block|,
name|MEP_OPERAND_FMAX_FRN
block|,
name|HW_H_CR
block|,
literal|20
block|,
literal|5
block|,
block|{
literal|2
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|MEP_F_FMAX_FRN_MULTI_IFIELD
index|[
literal|0
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|VIRTUAL
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\x20"
block|}
block|}
block|,
block|{
block|{
name|CDATA_FMAX_FLOAT
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* fmax-FRm: FRm */
block|{
literal|"fmax-FRm"
block|,
name|MEP_OPERAND_FMAX_FRM
block|,
name|HW_H_CR
block|,
literal|24
block|,
literal|5
block|,
block|{
literal|2
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|MEP_F_FMAX_FRM_MULTI_IFIELD
index|[
literal|0
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|VIRTUAL
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\x20"
block|}
block|}
block|,
block|{
block|{
name|CDATA_FMAX_FLOAT
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* fmax-FRd-int: FRd as an integer */
block|{
literal|"fmax-FRd-int"
block|,
name|MEP_OPERAND_FMAX_FRD_INT
block|,
name|HW_H_CR
block|,
literal|4
block|,
literal|5
block|,
block|{
literal|2
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|MEP_F_FMAX_FRD_MULTI_IFIELD
index|[
literal|0
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|VIRTUAL
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\x20"
block|}
block|}
block|,
block|{
block|{
name|CDATA_FMAX_INT
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* fmax-FRn-int: FRn as an integer */
block|{
literal|"fmax-FRn-int"
block|,
name|MEP_OPERAND_FMAX_FRN_INT
block|,
name|HW_H_CR
block|,
literal|20
block|,
literal|5
block|,
block|{
literal|2
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|MEP_F_FMAX_FRN_MULTI_IFIELD
index|[
literal|0
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|VIRTUAL
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\x20"
block|}
block|}
block|,
block|{
block|{
name|CDATA_FMAX_INT
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* fmax-CCRn: CCRn */
block|{
literal|"fmax-CCRn"
block|,
name|MEP_OPERAND_FMAX_CCRN
block|,
name|HW_H_CCR
block|,
literal|4
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mep_cgen_ifld_table
index|[
name|MEP_F_FMAX_4_4
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\x20"
block|}
block|}
block|,
block|{
block|{
name|CDATA_REGNUM
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* fmax-CIRR: CIRR */
block|{
literal|"fmax-CIRR"
block|,
name|MEP_OPERAND_FMAX_CIRR
block|,
name|HW_H_CCR
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SEM_ONLY
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\x20"
block|}
block|}
block|,
block|{
block|{
name|CDATA_LONG
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* fmax-CBCR: CBCR */
block|{
literal|"fmax-CBCR"
block|,
name|MEP_OPERAND_FMAX_CBCR
block|,
name|HW_H_CCR
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SEM_ONLY
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\x20"
block|}
block|}
block|,
block|{
block|{
name|CDATA_LONG
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* fmax-CERR: CERR */
block|{
literal|"fmax-CERR"
block|,
name|MEP_OPERAND_FMAX_CERR
block|,
name|HW_H_CCR
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SEM_ONLY
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\x20"
block|}
block|}
block|,
block|{
block|{
name|CDATA_LONG
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* fmax-Rm: Rm */
block|{
literal|"fmax-Rm"
block|,
name|MEP_OPERAND_FMAX_RM
block|,
name|HW_H_GPR
block|,
literal|8
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mep_cgen_ifld_table
index|[
name|MEP_F_FMAX_RM
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\x20"
block|}
block|}
block|,
block|{
block|{
name|CDATA_LONG
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* fmax-Compare-i-p: flag */
block|{
literal|"fmax-Compare-i-p"
block|,
name|MEP_OPERAND_FMAX_COMPARE_I_P
block|,
name|HW_H_FMAX_COMPARE_I_P
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SEM_ONLY
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\x20"
block|}
block|}
block|,
block|{
block|{
name|CDATA_LONG
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sentinel */
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\x80"
block|}
block|}
block|,
block|{
block|{
name|CDATA_LONG
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_undef
undef|#
directive|undef
name|A
end_undef

begin_comment
comment|/* The instruction table.  */
end_comment

begin_define
define|#
directive|define
name|OP
parameter_list|(
name|field
parameter_list|)
value|CGEN_SYNTAX_MAKE_FIELD (OPERAND (field))
end_define

begin_if
if|#
directive|if
name|defined
argument_list|(
name|__STDC__
argument_list|)
operator|||
name|defined
argument_list|(
name|ALMOST_STDC
argument_list|)
operator|||
name|defined
argument_list|(
name|HAVE_STRINGIZE
argument_list|)
end_if

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_INSN_##a)
end_define

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_INSN_
comment|/**/
value|a)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IBASE
name|mep_cgen_insn_table
index|[
name|MAX_INSNS
index|]
init|=
block|{
comment|/* Special null first entry.      A `num' value of zero is thus invalid.      Also, the special `invalid' insn resides here.  */
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\x80"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sb $rnc,($rma) */
block|{
name|MEP_INSN_SB
block|,
literal|"sb"
block|,
literal|"sb"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sh $rns,($rma) */
block|{
name|MEP_INSN_SH
block|,
literal|"sh"
block|,
literal|"sh"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sw $rnl,($rma) */
block|{
name|MEP_INSN_SW
block|,
literal|"sw"
block|,
literal|"sw"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* lb $rnc,($rma) */
block|{
name|MEP_INSN_LB
block|,
literal|"lb"
block|,
literal|"lb"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|2
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* lh $rns,($rma) */
block|{
name|MEP_INSN_LH
block|,
literal|"lh"
block|,
literal|"lh"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|2
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* lw $rnl,($rma) */
block|{
name|MEP_INSN_LW
block|,
literal|"lw"
block|,
literal|"lw"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|2
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* lbu $rnuc,($rma) */
block|{
name|MEP_INSN_LBU
block|,
literal|"lbu"
block|,
literal|"lbu"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|2
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* lhu $rnus,($rma) */
block|{
name|MEP_INSN_LHU
block|,
literal|"lhu"
block|,
literal|"lhu"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|2
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sw $rnl,$udisp7a4($spr) */
block|{
name|MEP_INSN_SW_SP
block|,
literal|"sw-sp"
block|,
literal|"sw"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* lw $rnl,$udisp7a4($spr) */
block|{
name|MEP_INSN_LW_SP
block|,
literal|"lw-sp"
block|,
literal|"lw"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|2
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sb $rn3c,$udisp7($tpr) */
block|{
name|MEP_INSN_SB_TP
block|,
literal|"sb-tp"
block|,
literal|"sb"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sh $rn3s,$udisp7a2($tpr) */
block|{
name|MEP_INSN_SH_TP
block|,
literal|"sh-tp"
block|,
literal|"sh"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sw $rn3l,$udisp7a4($tpr) */
block|{
name|MEP_INSN_SW_TP
block|,
literal|"sw-tp"
block|,
literal|"sw"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* lb $rn3c,$udisp7($tpr) */
block|{
name|MEP_INSN_LB_TP
block|,
literal|"lb-tp"
block|,
literal|"lb"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|2
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* lh $rn3s,$udisp7a2($tpr) */
block|{
name|MEP_INSN_LH_TP
block|,
literal|"lh-tp"
block|,
literal|"lh"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|2
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* lw $rn3l,$udisp7a4($tpr) */
block|{
name|MEP_INSN_LW_TP
block|,
literal|"lw-tp"
block|,
literal|"lw"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|2
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* lbu $rn3uc,$udisp7($tpr) */
block|{
name|MEP_INSN_LBU_TP
block|,
literal|"lbu-tp"
block|,
literal|"lbu"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|2
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* lhu $rn3us,$udisp7a2($tpr) */
block|{
name|MEP_INSN_LHU_TP
block|,
literal|"lhu-tp"
block|,
literal|"lhu"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|2
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sb $rnc,$sdisp16($rma) */
block|{
name|MEP_INSN_SB16
block|,
literal|"sb16"
block|,
literal|"sb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sh $rns,$sdisp16($rma) */
block|{
name|MEP_INSN_SH16
block|,
literal|"sh16"
block|,
literal|"sh"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sw $rnl,$sdisp16($rma) */
block|{
name|MEP_INSN_SW16
block|,
literal|"sw16"
block|,
literal|"sw"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* lb $rnc,$sdisp16($rma) */
block|{
name|MEP_INSN_LB16
block|,
literal|"lb16"
block|,
literal|"lb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|2
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* lh $rns,$sdisp16($rma) */
block|{
name|MEP_INSN_LH16
block|,
literal|"lh16"
block|,
literal|"lh"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|2
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* lw $rnl,$sdisp16($rma) */
block|{
name|MEP_INSN_LW16
block|,
literal|"lw16"
block|,
literal|"lw"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|2
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* lbu $rnuc,$sdisp16($rma) */
block|{
name|MEP_INSN_LBU16
block|,
literal|"lbu16"
block|,
literal|"lbu"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|2
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* lhu $rnus,$sdisp16($rma) */
block|{
name|MEP_INSN_LHU16
block|,
literal|"lhu16"
block|,
literal|"lhu"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|2
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sw $rnl,($addr24a4) */
block|{
name|MEP_INSN_SW24
block|,
literal|"sw24"
block|,
literal|"sw"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* lw $rnl,($addr24a4) */
block|{
name|MEP_INSN_LW24
block|,
literal|"lw24"
block|,
literal|"lw"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|2
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* extb $rn */
block|{
name|MEP_INSN_EXTB
block|,
literal|"extb"
block|,
literal|"extb"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* exth $rn */
block|{
name|MEP_INSN_EXTH
block|,
literal|"exth"
block|,
literal|"exth"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* extub $rn */
block|{
name|MEP_INSN_EXTUB
block|,
literal|"extub"
block|,
literal|"extub"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* extuh $rn */
block|{
name|MEP_INSN_EXTUH
block|,
literal|"extuh"
block|,
literal|"extuh"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* ssarb $udisp2($rm) */
block|{
name|MEP_INSN_SSARB
block|,
literal|"ssarb"
block|,
literal|"ssarb"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mov $rn,$rm */
block|{
name|MEP_INSN_MOV
block|,
literal|"mov"
block|,
literal|"mov"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mov $rn,$simm8 */
block|{
name|MEP_INSN_MOVI8
block|,
literal|"movi8"
block|,
literal|"mov"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mov $rn,$simm16 */
block|{
name|MEP_INSN_MOVI16
block|,
literal|"movi16"
block|,
literal|"mov"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* movu $rn3,$uimm24 */
block|{
name|MEP_INSN_MOVU24
block|,
literal|"movu24"
block|,
literal|"movu"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* movu $rn,$uimm16 */
block|{
name|MEP_INSN_MOVU16
block|,
literal|"movu16"
block|,
literal|"movu"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* movh $rn,$uimm16 */
block|{
name|MEP_INSN_MOVH
block|,
literal|"movh"
block|,
literal|"movh"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* add3 $rl,$rn,$rm */
block|{
name|MEP_INSN_ADD3
block|,
literal|"add3"
block|,
literal|"add3"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* add $rn,$simm6 */
block|{
name|MEP_INSN_ADD
block|,
literal|"add"
block|,
literal|"add"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* add3 $rn,$spr,$uimm7a4 */
block|{
name|MEP_INSN_ADD3I
block|,
literal|"add3i"
block|,
literal|"add3"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* advck3 \$0,$rn,$rm */
block|{
name|MEP_INSN_ADVCK3
block|,
literal|"advck3"
block|,
literal|"advck3"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sub $rn,$rm */
block|{
name|MEP_INSN_SUB
block|,
literal|"sub"
block|,
literal|"sub"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sbvck3 \$0,$rn,$rm */
block|{
name|MEP_INSN_SBVCK3
block|,
literal|"sbvck3"
block|,
literal|"sbvck3"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* neg $rn,$rm */
block|{
name|MEP_INSN_NEG
block|,
literal|"neg"
block|,
literal|"neg"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* slt3 \$0,$rn,$rm */
block|{
name|MEP_INSN_SLT3
block|,
literal|"slt3"
block|,
literal|"slt3"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sltu3 \$0,$rn,$rm */
block|{
name|MEP_INSN_SLTU3
block|,
literal|"sltu3"
block|,
literal|"sltu3"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* slt3 \$0,$rn,$uimm5 */
block|{
name|MEP_INSN_SLT3I
block|,
literal|"slt3i"
block|,
literal|"slt3"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sltu3 \$0,$rn,$uimm5 */
block|{
name|MEP_INSN_SLTU3I
block|,
literal|"sltu3i"
block|,
literal|"sltu3"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sl1ad3 \$0,$rn,$rm */
block|{
name|MEP_INSN_SL1AD3
block|,
literal|"sl1ad3"
block|,
literal|"sl1ad3"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sl2ad3 \$0,$rn,$rm */
block|{
name|MEP_INSN_SL2AD3
block|,
literal|"sl2ad3"
block|,
literal|"sl2ad3"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* add3 $rn,$rm,$simm16 */
block|{
name|MEP_INSN_ADD3X
block|,
literal|"add3x"
block|,
literal|"add3"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* slt3 $rn,$rm,$simm16 */
block|{
name|MEP_INSN_SLT3X
block|,
literal|"slt3x"
block|,
literal|"slt3"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sltu3 $rn,$rm,$uimm16 */
block|{
name|MEP_INSN_SLTU3X
block|,
literal|"sltu3x"
block|,
literal|"sltu3"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* or $rn,$rm */
block|{
name|MEP_INSN_OR
block|,
literal|"or"
block|,
literal|"or"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* and $rn,$rm */
block|{
name|MEP_INSN_AND
block|,
literal|"and"
block|,
literal|"and"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* xor $rn,$rm */
block|{
name|MEP_INSN_XOR
block|,
literal|"xor"
block|,
literal|"xor"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* nor $rn,$rm */
block|{
name|MEP_INSN_NOR
block|,
literal|"nor"
block|,
literal|"nor"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* or3 $rn,$rm,$uimm16 */
block|{
name|MEP_INSN_OR3
block|,
literal|"or3"
block|,
literal|"or3"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* and3 $rn,$rm,$uimm16 */
block|{
name|MEP_INSN_AND3
block|,
literal|"and3"
block|,
literal|"and3"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* xor3 $rn,$rm,$uimm16 */
block|{
name|MEP_INSN_XOR3
block|,
literal|"xor3"
block|,
literal|"xor3"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sra $rn,$rm */
block|{
name|MEP_INSN_SRA
block|,
literal|"sra"
block|,
literal|"sra"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* srl $rn,$rm */
block|{
name|MEP_INSN_SRL
block|,
literal|"srl"
block|,
literal|"srl"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sll $rn,$rm */
block|{
name|MEP_INSN_SLL
block|,
literal|"sll"
block|,
literal|"sll"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sra $rn,$uimm5 */
block|{
name|MEP_INSN_SRAI
block|,
literal|"srai"
block|,
literal|"sra"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* srl $rn,$uimm5 */
block|{
name|MEP_INSN_SRLI
block|,
literal|"srli"
block|,
literal|"srl"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sll $rn,$uimm5 */
block|{
name|MEP_INSN_SLLI
block|,
literal|"slli"
block|,
literal|"sll"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sll3 \$0,$rn,$uimm5 */
block|{
name|MEP_INSN_SLL3
block|,
literal|"sll3"
block|,
literal|"sll3"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* fsft $rn,$rm */
block|{
name|MEP_INSN_FSFT
block|,
literal|"fsft"
block|,
literal|"fsft"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bra $pcrel12a2 */
block|{
name|MEP_INSN_BRA
block|,
literal|"bra"
block|,
literal|"bra"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RELAXABLE
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* beqz $rn,$pcrel8a2 */
block|{
name|MEP_INSN_BEQZ
block|,
literal|"beqz"
block|,
literal|"beqz"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RELAXABLE
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bnez $rn,$pcrel8a2 */
block|{
name|MEP_INSN_BNEZ
block|,
literal|"bnez"
block|,
literal|"bnez"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RELAXABLE
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* beqi $rn,$uimm4,$pcrel17a2 */
block|{
name|MEP_INSN_BEQI
block|,
literal|"beqi"
block|,
literal|"beqi"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RELAXABLE
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bnei $rn,$uimm4,$pcrel17a2 */
block|{
name|MEP_INSN_BNEI
block|,
literal|"bnei"
block|,
literal|"bnei"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RELAXABLE
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* blti $rn,$uimm4,$pcrel17a2 */
block|{
name|MEP_INSN_BLTI
block|,
literal|"blti"
block|,
literal|"blti"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RELAXABLE
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bgei $rn,$uimm4,$pcrel17a2 */
block|{
name|MEP_INSN_BGEI
block|,
literal|"bgei"
block|,
literal|"bgei"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RELAXABLE
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* beq $rn,$rm,$pcrel17a2 */
block|{
name|MEP_INSN_BEQ
block|,
literal|"beq"
block|,
literal|"beq"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bne $rn,$rm,$pcrel17a2 */
block|{
name|MEP_INSN_BNE
block|,
literal|"bne"
block|,
literal|"bne"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bsr $pcrel12a2 */
block|{
name|MEP_INSN_BSR12
block|,
literal|"bsr12"
block|,
literal|"bsr"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RELAXABLE
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bsr $pcrel24a2 */
block|{
name|MEP_INSN_BSR24
block|,
literal|"bsr24"
block|,
literal|"bsr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* jmp $rm */
block|{
name|MEP_INSN_JMP
block|,
literal|"jmp"
block|,
literal|"jmp"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* jmp $pcabs24a2 */
block|{
name|MEP_INSN_JMP24
block|,
literal|"jmp24"
block|,
literal|"jmp"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* jsr $rm */
block|{
name|MEP_INSN_JSR
block|,
literal|"jsr"
block|,
literal|"jsr"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* ret */
block|{
name|MEP_INSN_RET
block|,
literal|"ret"
block|,
literal|"ret"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* repeat $rn,$pcrel17a2 */
block|{
name|MEP_INSN_REPEAT
block|,
literal|"repeat"
block|,
literal|"repeat"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* erepeat $pcrel17a2 */
block|{
name|MEP_INSN_EREPEAT
block|,
literal|"erepeat"
block|,
literal|"erepeat"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* stc $rn,\$lp */
block|{
name|MEP_INSN_STC_LP
block|,
literal|"stc_lp"
block|,
literal|"stc"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* stc $rn,\$hi */
block|{
name|MEP_INSN_STC_HI
block|,
literal|"stc_hi"
block|,
literal|"stc"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* stc $rn,\$lo */
block|{
name|MEP_INSN_STC_LO
block|,
literal|"stc_lo"
block|,
literal|"stc"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* stc $rn,$csrn */
block|{
name|MEP_INSN_STC
block|,
literal|"stc"
block|,
literal|"stc"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|VOLATILE
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* ldc $rn,\$lp */
block|{
name|MEP_INSN_LDC_LP
block|,
literal|"ldc_lp"
block|,
literal|"ldc"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* ldc $rn,\$hi */
block|{
name|MEP_INSN_LDC_HI
block|,
literal|"ldc_hi"
block|,
literal|"ldc"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* ldc $rn,\$lo */
block|{
name|MEP_INSN_LDC_LO
block|,
literal|"ldc_lo"
block|,
literal|"ldc"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* ldc $rn,$csrn */
block|{
name|MEP_INSN_LDC
block|,
literal|"ldc"
block|,
literal|"ldc"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|VOLATILE
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|2
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* di */
block|{
name|MEP_INSN_DI
block|,
literal|"di"
block|,
literal|"di"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|VOLATILE
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* ei */
block|{
name|MEP_INSN_EI
block|,
literal|"ei"
block|,
literal|"ei"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|VOLATILE
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* reti */
block|{
name|MEP_INSN_RETI
block|,
literal|"reti"
block|,
literal|"reti"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* halt */
block|{
name|MEP_INSN_HALT
block|,
literal|"halt"
block|,
literal|"halt"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|VOLATILE
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sleep */
block|{
name|MEP_INSN_SLEEP
block|,
literal|"sleep"
block|,
literal|"sleep"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|VOLATILE
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* swi $uimm2 */
block|{
name|MEP_INSN_SWI
block|,
literal|"swi"
block|,
literal|"swi"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|VOLATILE
argument_list|)
operator||
name|A
argument_list|(
name|MAY_TRAP
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* break */
block|{
name|MEP_INSN_BREAK
block|,
literal|"break"
block|,
literal|"break"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|VOLATILE
argument_list|)
operator||
name|A
argument_list|(
name|MAY_TRAP
argument_list|)
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* syncm */
block|{
name|MEP_INSN_SYNCM
block|,
literal|"syncm"
block|,
literal|"syncm"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|VOLATILE
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* stcb $rn,$uimm16 */
block|{
name|MEP_INSN_STCB
block|,
literal|"stcb"
block|,
literal|"stcb"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|VOLATILE
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* ldcb $rn,$uimm16 */
block|{
name|MEP_INSN_LDCB
block|,
literal|"ldcb"
block|,
literal|"ldcb"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|VOLATILE
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|3
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bsetm ($rma),$uimm3 */
block|{
name|MEP_INSN_BSETM
block|,
literal|"bsetm"
block|,
literal|"bsetm"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|OPTIONAL_BIT_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bclrm ($rma),$uimm3 */
block|{
name|MEP_INSN_BCLRM
block|,
literal|"bclrm"
block|,
literal|"bclrm"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|OPTIONAL_BIT_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bnotm ($rma),$uimm3 */
block|{
name|MEP_INSN_BNOTM
block|,
literal|"bnotm"
block|,
literal|"bnotm"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|OPTIONAL_BIT_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* btstm \$0,($rma),$uimm3 */
block|{
name|MEP_INSN_BTSTM
block|,
literal|"btstm"
block|,
literal|"btstm"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|OPTIONAL_BIT_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* tas $rn,($rma) */
block|{
name|MEP_INSN_TAS
block|,
literal|"tas"
block|,
literal|"tas"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|OPTIONAL_BIT_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cache $cimm4,($rma) */
block|{
name|MEP_INSN_CACHE
block|,
literal|"cache"
block|,
literal|"cache"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|VOLATILE
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mul $rn,$rm */
block|{
name|MEP_INSN_MUL
block|,
literal|"mul"
block|,
literal|"mul"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|OPTIONAL_MUL_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mulu $rn,$rm */
block|{
name|MEP_INSN_MULU
block|,
literal|"mulu"
block|,
literal|"mulu"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|OPTIONAL_MUL_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mulr $rn,$rm */
block|{
name|MEP_INSN_MULR
block|,
literal|"mulr"
block|,
literal|"mulr"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|OPTIONAL_MUL_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|3
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mulru $rn,$rm */
block|{
name|MEP_INSN_MULRU
block|,
literal|"mulru"
block|,
literal|"mulru"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|OPTIONAL_MUL_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|3
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* madd $rn,$rm */
block|{
name|MEP_INSN_MADD
block|,
literal|"madd"
block|,
literal|"madd"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|OPTIONAL_MUL_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* maddu $rn,$rm */
block|{
name|MEP_INSN_MADDU
block|,
literal|"maddu"
block|,
literal|"maddu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|OPTIONAL_MUL_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* maddr $rn,$rm */
block|{
name|MEP_INSN_MADDR
block|,
literal|"maddr"
block|,
literal|"maddr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|OPTIONAL_MUL_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|3
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* maddru $rn,$rm */
block|{
name|MEP_INSN_MADDRU
block|,
literal|"maddru"
block|,
literal|"maddru"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|OPTIONAL_MUL_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|3
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* div $rn,$rm */
block|{
name|MEP_INSN_DIV
block|,
literal|"div"
block|,
literal|"div"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|MAY_TRAP
argument_list|)
operator||
name|A
argument_list|(
name|OPTIONAL_DIV_INSN
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|34
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* divu $rn,$rm */
block|{
name|MEP_INSN_DIVU
block|,
literal|"divu"
block|,
literal|"divu"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|MAY_TRAP
argument_list|)
operator||
name|A
argument_list|(
name|OPTIONAL_DIV_INSN
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|34
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* dret */
block|{
name|MEP_INSN_DRET
block|,
literal|"dret"
block|,
literal|"dret"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|OPTIONAL_DEBUG_INSN
argument_list|)
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* dbreak */
block|{
name|MEP_INSN_DBREAK
block|,
literal|"dbreak"
block|,
literal|"dbreak"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|VOLATILE
argument_list|)
operator||
name|A
argument_list|(
name|MAY_TRAP
argument_list|)
operator||
name|A
argument_list|(
name|OPTIONAL_DEBUG_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* ldz $rn,$rm */
block|{
name|MEP_INSN_LDZ
block|,
literal|"ldz"
block|,
literal|"ldz"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|OPTIONAL_LDZ_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* abs $rn,$rm */
block|{
name|MEP_INSN_ABS
block|,
literal|"abs"
block|,
literal|"abs"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|OPTIONAL_ABS_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* ave $rn,$rm */
block|{
name|MEP_INSN_AVE
block|,
literal|"ave"
block|,
literal|"ave"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|OPTIONAL_AVE_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* min $rn,$rm */
block|{
name|MEP_INSN_MIN
block|,
literal|"min"
block|,
literal|"min"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|OPTIONAL_MINMAX_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* max $rn,$rm */
block|{
name|MEP_INSN_MAX
block|,
literal|"max"
block|,
literal|"max"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|OPTIONAL_MINMAX_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* minu $rn,$rm */
block|{
name|MEP_INSN_MINU
block|,
literal|"minu"
block|,
literal|"minu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|OPTIONAL_MINMAX_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* maxu $rn,$rm */
block|{
name|MEP_INSN_MAXU
block|,
literal|"maxu"
block|,
literal|"maxu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|OPTIONAL_MINMAX_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* clip $rn,$cimm5 */
block|{
name|MEP_INSN_CLIP
block|,
literal|"clip"
block|,
literal|"clip"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|OPTIONAL_CLIP_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* clipu $rn,$cimm5 */
block|{
name|MEP_INSN_CLIPU
block|,
literal|"clipu"
block|,
literal|"clipu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|OPTIONAL_CLIP_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sadd $rn,$rm */
block|{
name|MEP_INSN_SADD
block|,
literal|"sadd"
block|,
literal|"sadd"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|OPTIONAL_SAT_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* ssub $rn,$rm */
block|{
name|MEP_INSN_SSUB
block|,
literal|"ssub"
block|,
literal|"ssub"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|OPTIONAL_SAT_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* saddu $rn,$rm */
block|{
name|MEP_INSN_SADDU
block|,
literal|"saddu"
block|,
literal|"saddu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|OPTIONAL_SAT_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* ssubu $rn,$rm */
block|{
name|MEP_INSN_SSUBU
block|,
literal|"ssubu"
block|,
literal|"ssubu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|OPTIONAL_SAT_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* swcp $crn,($rma) */
block|{
name|MEP_INSN_SWCP
block|,
literal|"swcp"
block|,
literal|"swcp"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|OPTIONAL_CP_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* lwcp $crn,($rma) */
block|{
name|MEP_INSN_LWCP
block|,
literal|"lwcp"
block|,
literal|"lwcp"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|OPTIONAL_CP_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* smcp $crn64,($rma) */
block|{
name|MEP_INSN_SMCP
block|,
literal|"smcp"
block|,
literal|"smcp"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|OPTIONAL_CP64_INSN
argument_list|)
operator||
name|A
argument_list|(
name|OPTIONAL_CP_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* lmcp $crn64,($rma) */
block|{
name|MEP_INSN_LMCP
block|,
literal|"lmcp"
block|,
literal|"lmcp"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|OPTIONAL_CP64_INSN
argument_list|)
operator||
name|A
argument_list|(
name|OPTIONAL_CP_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* swcpi $crn,($rma+) */
block|{
name|MEP_INSN_SWCPI
block|,
literal|"swcpi"
block|,
literal|"swcpi"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|OPTIONAL_CP_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* lwcpi $crn,($rma+) */
block|{
name|MEP_INSN_LWCPI
block|,
literal|"lwcpi"
block|,
literal|"lwcpi"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|OPTIONAL_CP_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* smcpi $crn64,($rma+) */
block|{
name|MEP_INSN_SMCPI
block|,
literal|"smcpi"
block|,
literal|"smcpi"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|OPTIONAL_CP64_INSN
argument_list|)
operator||
name|A
argument_list|(
name|OPTIONAL_CP_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* lmcpi $crn64,($rma+) */
block|{
name|MEP_INSN_LMCPI
block|,
literal|"lmcpi"
block|,
literal|"lmcpi"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|OPTIONAL_CP64_INSN
argument_list|)
operator||
name|A
argument_list|(
name|OPTIONAL_CP_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* swcp $crn,$sdisp16($rma) */
block|{
name|MEP_INSN_SWCP16
block|,
literal|"swcp16"
block|,
literal|"swcp"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|OPTIONAL_CP_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* lwcp $crn,$sdisp16($rma) */
block|{
name|MEP_INSN_LWCP16
block|,
literal|"lwcp16"
block|,
literal|"lwcp"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|OPTIONAL_CP_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* smcp $crn64,$sdisp16($rma) */
block|{
name|MEP_INSN_SMCP16
block|,
literal|"smcp16"
block|,
literal|"smcp"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|OPTIONAL_CP64_INSN
argument_list|)
operator||
name|A
argument_list|(
name|OPTIONAL_CP_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* lmcp $crn64,$sdisp16($rma) */
block|{
name|MEP_INSN_LMCP16
block|,
literal|"lmcp16"
block|,
literal|"lmcp"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|OPTIONAL_CP64_INSN
argument_list|)
operator||
name|A
argument_list|(
name|OPTIONAL_CP_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sbcpa $crn,($rma+),$cdisp8 */
block|{
name|MEP_INSN_SBCPA
block|,
literal|"sbcpa"
block|,
literal|"sbcpa"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|OPTIONAL_CP_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* lbcpa $crn,($rma+),$cdisp8 */
block|{
name|MEP_INSN_LBCPA
block|,
literal|"lbcpa"
block|,
literal|"lbcpa"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|OPTIONAL_CP_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* shcpa $crn,($rma+),$cdisp8a2 */
block|{
name|MEP_INSN_SHCPA
block|,
literal|"shcpa"
block|,
literal|"shcpa"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|OPTIONAL_CP_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* lhcpa $crn,($rma+),$cdisp8a2 */
block|{
name|MEP_INSN_LHCPA
block|,
literal|"lhcpa"
block|,
literal|"lhcpa"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|OPTIONAL_CP_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* swcpa $crn,($rma+),$cdisp8a4 */
block|{
name|MEP_INSN_SWCPA
block|,
literal|"swcpa"
block|,
literal|"swcpa"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|OPTIONAL_CP_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* lwcpa $crn,($rma+),$cdisp8a4 */
block|{
name|MEP_INSN_LWCPA
block|,
literal|"lwcpa"
block|,
literal|"lwcpa"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|OPTIONAL_CP_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* smcpa $crn64,($rma+),$cdisp8a8 */
block|{
name|MEP_INSN_SMCPA
block|,
literal|"smcpa"
block|,
literal|"smcpa"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|OPTIONAL_CP64_INSN
argument_list|)
operator||
name|A
argument_list|(
name|OPTIONAL_CP_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* lmcpa $crn64,($rma+),$cdisp8a8 */
block|{
name|MEP_INSN_LMCPA
block|,
literal|"lmcpa"
block|,
literal|"lmcpa"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|OPTIONAL_CP64_INSN
argument_list|)
operator||
name|A
argument_list|(
name|OPTIONAL_CP_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sbcpm0 $crn,($rma+),$cdisp8 */
block|{
name|MEP_INSN_SBCPM0
block|,
literal|"sbcpm0"
block|,
literal|"sbcpm0"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|OPTIONAL_CP_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* lbcpm0 $crn,($rma+),$cdisp8 */
block|{
name|MEP_INSN_LBCPM0
block|,
literal|"lbcpm0"
block|,
literal|"lbcpm0"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|OPTIONAL_CP_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* shcpm0 $crn,($rma+),$cdisp8a2 */
block|{
name|MEP_INSN_SHCPM0
block|,
literal|"shcpm0"
block|,
literal|"shcpm0"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|OPTIONAL_CP_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* lhcpm0 $crn,($rma+),$cdisp8a2 */
block|{
name|MEP_INSN_LHCPM0
block|,
literal|"lhcpm0"
block|,
literal|"lhcpm0"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|OPTIONAL_CP_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* swcpm0 $crn,($rma+),$cdisp8a4 */
block|{
name|MEP_INSN_SWCPM0
block|,
literal|"swcpm0"
block|,
literal|"swcpm0"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|OPTIONAL_CP_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* lwcpm0 $crn,($rma+),$cdisp8a4 */
block|{
name|MEP_INSN_LWCPM0
block|,
literal|"lwcpm0"
block|,
literal|"lwcpm0"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|OPTIONAL_CP_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* smcpm0 $crn64,($rma+),$cdisp8a8 */
block|{
name|MEP_INSN_SMCPM0
block|,
literal|"smcpm0"
block|,
literal|"smcpm0"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|OPTIONAL_CP64_INSN
argument_list|)
operator||
name|A
argument_list|(
name|OPTIONAL_CP_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* lmcpm0 $crn64,($rma+),$cdisp8a8 */
block|{
name|MEP_INSN_LMCPM0
block|,
literal|"lmcpm0"
block|,
literal|"lmcpm0"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|OPTIONAL_CP64_INSN
argument_list|)
operator||
name|A
argument_list|(
name|OPTIONAL_CP_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sbcpm1 $crn,($rma+),$cdisp8 */
block|{
name|MEP_INSN_SBCPM1
block|,
literal|"sbcpm1"
block|,
literal|"sbcpm1"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|OPTIONAL_CP_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* lbcpm1 $crn,($rma+),$cdisp8 */
block|{
name|MEP_INSN_LBCPM1
block|,
literal|"lbcpm1"
block|,
literal|"lbcpm1"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|OPTIONAL_CP_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* shcpm1 $crn,($rma+),$cdisp8a2 */
block|{
name|MEP_INSN_SHCPM1
block|,
literal|"shcpm1"
block|,
literal|"shcpm1"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|OPTIONAL_CP_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* lhcpm1 $crn,($rma+),$cdisp8a2 */
block|{
name|MEP_INSN_LHCPM1
block|,
literal|"lhcpm1"
block|,
literal|"lhcpm1"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|OPTIONAL_CP_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* swcpm1 $crn,($rma+),$cdisp8a4 */
block|{
name|MEP_INSN_SWCPM1
block|,
literal|"swcpm1"
block|,
literal|"swcpm1"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|OPTIONAL_CP_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* lwcpm1 $crn,($rma+),$cdisp8a4 */
block|{
name|MEP_INSN_LWCPM1
block|,
literal|"lwcpm1"
block|,
literal|"lwcpm1"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|OPTIONAL_CP_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* smcpm1 $crn64,($rma+),$cdisp8a8 */
block|{
name|MEP_INSN_SMCPM1
block|,
literal|"smcpm1"
block|,
literal|"smcpm1"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|OPTIONAL_CP64_INSN
argument_list|)
operator||
name|A
argument_list|(
name|OPTIONAL_CP_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* lmcpm1 $crn64,($rma+),$cdisp8a8 */
block|{
name|MEP_INSN_LMCPM1
block|,
literal|"lmcpm1"
block|,
literal|"lmcpm1"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|OPTIONAL_CP64_INSN
argument_list|)
operator||
name|A
argument_list|(
name|OPTIONAL_CP_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bcpeq $cccc,$pcrel17a2 */
block|{
name|MEP_INSN_BCPEQ
block|,
literal|"bcpeq"
block|,
literal|"bcpeq"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RELAXABLE
argument_list|)
operator||
name|A
argument_list|(
name|OPTIONAL_CP_INSN
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bcpne $cccc,$pcrel17a2 */
block|{
name|MEP_INSN_BCPNE
block|,
literal|"bcpne"
block|,
literal|"bcpne"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RELAXABLE
argument_list|)
operator||
name|A
argument_list|(
name|OPTIONAL_CP_INSN
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bcpat $cccc,$pcrel17a2 */
block|{
name|MEP_INSN_BCPAT
block|,
literal|"bcpat"
block|,
literal|"bcpat"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RELAXABLE
argument_list|)
operator||
name|A
argument_list|(
name|OPTIONAL_CP_INSN
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bcpaf $cccc,$pcrel17a2 */
block|{
name|MEP_INSN_BCPAF
block|,
literal|"bcpaf"
block|,
literal|"bcpaf"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RELAXABLE
argument_list|)
operator||
name|A
argument_list|(
name|OPTIONAL_CP_INSN
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* synccp */
block|{
name|MEP_INSN_SYNCCP
block|,
literal|"synccp"
block|,
literal|"synccp"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|OPTIONAL_CP_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* jsrv $rm */
block|{
name|MEP_INSN_JSRV
block|,
literal|"jsrv"
block|,
literal|"jsrv"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|OPTIONAL_CP_INSN
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bsrv $pcrel24a2 */
block|{
name|MEP_INSN_BSRV
block|,
literal|"bsrv"
block|,
literal|"bsrv"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|OPTIONAL_CP_INSN
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* --unused-- */
block|{
name|MEP_INSN_SIM_SYSCALL
block|,
literal|"sim-syscall"
block|,
literal|"--unused--"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* --reserved-- */
block|{
name|MEP_INSN_RI_0
block|,
literal|"ri-0"
block|,
literal|"--reserved--"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* --reserved-- */
block|{
name|MEP_INSN_RI_1
block|,
literal|"ri-1"
block|,
literal|"--reserved--"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* --reserved-- */
block|{
name|MEP_INSN_RI_2
block|,
literal|"ri-2"
block|,
literal|"--reserved--"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* --reserved-- */
block|{
name|MEP_INSN_RI_3
block|,
literal|"ri-3"
block|,
literal|"--reserved--"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* --reserved-- */
block|{
name|MEP_INSN_RI_4
block|,
literal|"ri-4"
block|,
literal|"--reserved--"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* --reserved-- */
block|{
name|MEP_INSN_RI_5
block|,
literal|"ri-5"
block|,
literal|"--reserved--"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* --reserved-- */
block|{
name|MEP_INSN_RI_6
block|,
literal|"ri-6"
block|,
literal|"--reserved--"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* --reserved-- */
block|{
name|MEP_INSN_RI_7
block|,
literal|"ri-7"
block|,
literal|"--reserved--"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* --reserved-- */
block|{
name|MEP_INSN_RI_8
block|,
literal|"ri-8"
block|,
literal|"--reserved--"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* --reserved-- */
block|{
name|MEP_INSN_RI_9
block|,
literal|"ri-9"
block|,
literal|"--reserved--"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* --reserved-- */
block|{
name|MEP_INSN_RI_10
block|,
literal|"ri-10"
block|,
literal|"--reserved--"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* --reserved-- */
block|{
name|MEP_INSN_RI_11
block|,
literal|"ri-11"
block|,
literal|"--reserved--"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* --reserved-- */
block|{
name|MEP_INSN_RI_12
block|,
literal|"ri-12"
block|,
literal|"--reserved--"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* --reserved-- */
block|{
name|MEP_INSN_RI_13
block|,
literal|"ri-13"
block|,
literal|"--reserved--"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* --reserved-- */
block|{
name|MEP_INSN_RI_14
block|,
literal|"ri-14"
block|,
literal|"--reserved--"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* --reserved-- */
block|{
name|MEP_INSN_RI_15
block|,
literal|"ri-15"
block|,
literal|"--reserved--"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* --reserved-- */
block|{
name|MEP_INSN_RI_17
block|,
literal|"ri-17"
block|,
literal|"--reserved--"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* --reserved-- */
block|{
name|MEP_INSN_RI_20
block|,
literal|"ri-20"
block|,
literal|"--reserved--"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* --reserved-- */
block|{
name|MEP_INSN_RI_21
block|,
literal|"ri-21"
block|,
literal|"--reserved--"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* --reserved-- */
block|{
name|MEP_INSN_RI_22
block|,
literal|"ri-22"
block|,
literal|"--reserved--"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* --reserved-- */
block|{
name|MEP_INSN_RI_23
block|,
literal|"ri-23"
block|,
literal|"--reserved--"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* --reserved-- */
block|{
name|MEP_INSN_RI_24
block|,
literal|"ri-24"
block|,
literal|"--reserved--"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* --reserved-- */
block|{
name|MEP_INSN_RI_25
block|,
literal|"ri-25"
block|,
literal|"--reserved--"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* --reserved-- */
block|{
name|MEP_INSN_RI_26
block|,
literal|"ri-26"
block|,
literal|"--reserved--"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* --reserved-- */
block|{
name|MEP_INSN_RI_16
block|,
literal|"ri-16"
block|,
literal|"--reserved--"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* --reserved-- */
block|{
name|MEP_INSN_RI_18
block|,
literal|"ri-18"
block|,
literal|"--reserved--"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* --reserved-- */
block|{
name|MEP_INSN_RI_19
block|,
literal|"ri-19"
block|,
literal|"--reserved--"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\xe0"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* fadds ${fmax-FRd},${fmax-FRn},${fmax-FRm} */
block|{
name|MEP_INSN_FADDS
block|,
literal|"fadds"
block|,
literal|"fadds"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|MAY_TRAP
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\x20"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* fsubs ${fmax-FRd},${fmax-FRn},${fmax-FRm} */
block|{
name|MEP_INSN_FSUBS
block|,
literal|"fsubs"
block|,
literal|"fsubs"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|MAY_TRAP
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\x20"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* fmuls ${fmax-FRd},${fmax-FRn},${fmax-FRm} */
block|{
name|MEP_INSN_FMULS
block|,
literal|"fmuls"
block|,
literal|"fmuls"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|MAY_TRAP
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\x20"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* fdivs ${fmax-FRd},${fmax-FRn},${fmax-FRm} */
block|{
name|MEP_INSN_FDIVS
block|,
literal|"fdivs"
block|,
literal|"fdivs"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|MAY_TRAP
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\x20"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* fsqrts ${fmax-FRd},${fmax-FRn} */
block|{
name|MEP_INSN_FSQRTS
block|,
literal|"fsqrts"
block|,
literal|"fsqrts"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|MAY_TRAP
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\x20"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* fabss ${fmax-FRd},${fmax-FRn} */
block|{
name|MEP_INSN_FABSS
block|,
literal|"fabss"
block|,
literal|"fabss"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|MAY_TRAP
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\x20"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* fnegs ${fmax-FRd},${fmax-FRn} */
block|{
name|MEP_INSN_FNEGS
block|,
literal|"fnegs"
block|,
literal|"fnegs"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|MAY_TRAP
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\x20"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* fmovs ${fmax-FRd},${fmax-FRn} */
block|{
name|MEP_INSN_FMOVS
block|,
literal|"fmovs"
block|,
literal|"fmovs"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|MAY_TRAP
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\x20"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* froundws ${fmax-FRd-int},${fmax-FRn} */
block|{
name|MEP_INSN_FROUNDWS
block|,
literal|"froundws"
block|,
literal|"froundws"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|MAY_TRAP
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\x20"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* ftruncws ${fmax-FRd-int},${fmax-FRn} */
block|{
name|MEP_INSN_FTRUNCWS
block|,
literal|"ftruncws"
block|,
literal|"ftruncws"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|MAY_TRAP
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\x20"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* fceilws ${fmax-FRd-int},${fmax-FRn} */
block|{
name|MEP_INSN_FCEILWS
block|,
literal|"fceilws"
block|,
literal|"fceilws"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|MAY_TRAP
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\x20"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* ffloorws ${fmax-FRd-int},${fmax-FRn} */
block|{
name|MEP_INSN_FFLOORWS
block|,
literal|"ffloorws"
block|,
literal|"ffloorws"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|MAY_TRAP
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\x20"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* fcvtws ${fmax-FRd-int},${fmax-FRn} */
block|{
name|MEP_INSN_FCVTWS
block|,
literal|"fcvtws"
block|,
literal|"fcvtws"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|MAY_TRAP
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\x20"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* fcvtsw ${fmax-FRd},${fmax-FRn-int} */
block|{
name|MEP_INSN_FCVTSW
block|,
literal|"fcvtsw"
block|,
literal|"fcvtsw"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|MAY_TRAP
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\x20"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* fcmpfs ${fmax-FRn},${fmax-FRm} */
block|{
name|MEP_INSN_FCMPFS
block|,
literal|"fcmpfs"
block|,
literal|"fcmpfs"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|MAY_TRAP
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\x20"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* fcmpus ${fmax-FRn},${fmax-FRm} */
block|{
name|MEP_INSN_FCMPUS
block|,
literal|"fcmpus"
block|,
literal|"fcmpus"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|MAY_TRAP
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\x20"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* fcmpes ${fmax-FRn},${fmax-FRm} */
block|{
name|MEP_INSN_FCMPES
block|,
literal|"fcmpes"
block|,
literal|"fcmpes"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|MAY_TRAP
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\x20"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* fcmpues ${fmax-FRn},${fmax-FRm} */
block|{
name|MEP_INSN_FCMPUES
block|,
literal|"fcmpues"
block|,
literal|"fcmpues"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|MAY_TRAP
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\x20"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* fcmpls ${fmax-FRn},${fmax-FRm} */
block|{
name|MEP_INSN_FCMPLS
block|,
literal|"fcmpls"
block|,
literal|"fcmpls"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|MAY_TRAP
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\x20"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* fcmpuls ${fmax-FRn},${fmax-FRm} */
block|{
name|MEP_INSN_FCMPULS
block|,
literal|"fcmpuls"
block|,
literal|"fcmpuls"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|MAY_TRAP
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\x20"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* fcmples ${fmax-FRn},${fmax-FRm} */
block|{
name|MEP_INSN_FCMPLES
block|,
literal|"fcmples"
block|,
literal|"fcmples"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|MAY_TRAP
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\x20"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* fcmpules ${fmax-FRn},${fmax-FRm} */
block|{
name|MEP_INSN_FCMPULES
block|,
literal|"fcmpules"
block|,
literal|"fcmpules"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|MAY_TRAP
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\x20"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* fcmpfis ${fmax-FRn},${fmax-FRm} */
block|{
name|MEP_INSN_FCMPFIS
block|,
literal|"fcmpfis"
block|,
literal|"fcmpfis"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|MAY_TRAP
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\x20"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* fcmpuis ${fmax-FRn},${fmax-FRm} */
block|{
name|MEP_INSN_FCMPUIS
block|,
literal|"fcmpuis"
block|,
literal|"fcmpuis"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|MAY_TRAP
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\x20"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* fcmpeis ${fmax-FRn},${fmax-FRm} */
block|{
name|MEP_INSN_FCMPEIS
block|,
literal|"fcmpeis"
block|,
literal|"fcmpeis"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|MAY_TRAP
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\x20"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* fcmpueis ${fmax-FRn},${fmax-FRm} */
block|{
name|MEP_INSN_FCMPUEIS
block|,
literal|"fcmpueis"
block|,
literal|"fcmpueis"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|MAY_TRAP
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\x20"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* fcmplis ${fmax-FRn},${fmax-FRm} */
block|{
name|MEP_INSN_FCMPLIS
block|,
literal|"fcmplis"
block|,
literal|"fcmplis"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|MAY_TRAP
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\x20"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* fcmpulis ${fmax-FRn},${fmax-FRm} */
block|{
name|MEP_INSN_FCMPULIS
block|,
literal|"fcmpulis"
block|,
literal|"fcmpulis"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|MAY_TRAP
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\x20"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* fcmpleis ${fmax-FRn},${fmax-FRm} */
block|{
name|MEP_INSN_FCMPLEIS
block|,
literal|"fcmpleis"
block|,
literal|"fcmpleis"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|MAY_TRAP
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\x20"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* fcmpuleis ${fmax-FRn},${fmax-FRm} */
block|{
name|MEP_INSN_FCMPULEIS
block|,
literal|"fcmpuleis"
block|,
literal|"fcmpuleis"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|MAY_TRAP
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\x20"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cmov ${fmax-FRd-int},${fmax-Rm} */
block|{
name|MEP_INSN_CMOV_FRN_RM
block|,
literal|"cmov-frn-rm"
block|,
literal|"cmov"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\x20"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cmov ${fmax-Rm},${fmax-FRd-int} */
block|{
name|MEP_INSN_CMOV_RM_FRN
block|,
literal|"cmov-rm-frn"
block|,
literal|"cmov"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\x20"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cmovc ${fmax-CCRn},${fmax-Rm} */
block|{
name|MEP_INSN_CMOVC_CCRN_RM
block|,
literal|"cmovc-ccrn-rm"
block|,
literal|"cmovc"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\x20"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cmovc ${fmax-Rm},${fmax-CCRn} */
block|{
name|MEP_INSN_CMOVC_RM_CCRN
block|,
literal|"cmovc-rm-ccrn"
block|,
literal|"cmovc"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
literal|1
block|,
literal|"\x20"
block|}
block|}
block|,
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
block|{
name|CONFIG_NONE
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|, }
decl_stmt|;
end_decl_stmt

begin_undef
undef|#
directive|undef
name|OP
end_undef

begin_undef
undef|#
directive|undef
name|A
end_undef

begin_comment
comment|/* Initialize anything needed to be done once, before any cpu_open call.  */
end_comment

begin_function
specifier|static
name|void
name|init_tables
parameter_list|(
name|void
parameter_list|)
block|{ }
end_function

begin_function_decl
specifier|static
specifier|const
name|CGEN_MACH
modifier|*
name|lookup_mach_via_bfd_name
parameter_list|(
specifier|const
name|CGEN_MACH
modifier|*
parameter_list|,
specifier|const
name|char
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|void
name|build_hw_table
parameter_list|(
name|CGEN_CPU_TABLE
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|void
name|build_ifield_table
parameter_list|(
name|CGEN_CPU_TABLE
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|void
name|build_operand_table
parameter_list|(
name|CGEN_CPU_TABLE
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|void
name|build_insn_table
parameter_list|(
name|CGEN_CPU_TABLE
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|void
name|mep_cgen_rebuild_tables
parameter_list|(
name|CGEN_CPU_TABLE
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_comment
comment|/* Subroutine of mep_cgen_cpu_open to look up a mach via its bfd name.  */
end_comment

begin_function
specifier|static
specifier|const
name|CGEN_MACH
modifier|*
name|lookup_mach_via_bfd_name
parameter_list|(
specifier|const
name|CGEN_MACH
modifier|*
name|table
parameter_list|,
specifier|const
name|char
modifier|*
name|name
parameter_list|)
block|{
while|while
condition|(
name|table
operator|->
name|name
condition|)
block|{
if|if
condition|(
name|strcmp
argument_list|(
name|name
argument_list|,
name|table
operator|->
name|bfd_name
argument_list|)
operator|==
literal|0
condition|)
return|return
name|table
return|;
operator|++
name|table
expr_stmt|;
block|}
name|abort
argument_list|()
expr_stmt|;
block|}
end_function

begin_comment
comment|/* Subroutine of mep_cgen_cpu_open to build the hardware table.  */
end_comment

begin_function
specifier|static
name|void
name|build_hw_table
parameter_list|(
name|CGEN_CPU_TABLE
modifier|*
name|cd
parameter_list|)
block|{
name|int
name|i
decl_stmt|;
name|int
name|machs
init|=
name|cd
operator|->
name|machs
decl_stmt|;
specifier|const
name|CGEN_HW_ENTRY
modifier|*
name|init
init|=
operator|&
name|mep_cgen_hw_table
index|[
literal|0
index|]
decl_stmt|;
comment|/* MAX_HW is only an upper bound on the number of selected entries.      However each entry is indexed by it's enum so there can be holes in      the table.  */
specifier|const
name|CGEN_HW_ENTRY
modifier|*
modifier|*
name|selected
init|=
operator|(
specifier|const
name|CGEN_HW_ENTRY
operator|*
operator|*
operator|)
name|xmalloc
argument_list|(
name|MAX_HW
operator|*
sizeof|sizeof
argument_list|(
name|CGEN_HW_ENTRY
operator|*
argument_list|)
argument_list|)
decl_stmt|;
name|cd
operator|->
name|hw_table
operator|.
name|init_entries
operator|=
name|init
expr_stmt|;
name|cd
operator|->
name|hw_table
operator|.
name|entry_size
operator|=
sizeof|sizeof
argument_list|(
name|CGEN_HW_ENTRY
argument_list|)
expr_stmt|;
name|memset
argument_list|(
name|selected
argument_list|,
literal|0
argument_list|,
name|MAX_HW
operator|*
sizeof|sizeof
argument_list|(
name|CGEN_HW_ENTRY
operator|*
argument_list|)
argument_list|)
expr_stmt|;
comment|/* ??? For now we just use machs to determine which ones we want.  */
for|for
control|(
name|i
operator|=
literal|0
init|;
name|init
index|[
name|i
index|]
operator|.
name|name
operator|!=
name|NULL
condition|;
operator|++
name|i
control|)
if|if
condition|(
name|CGEN_HW_ATTR_VALUE
argument_list|(
operator|&
name|init
index|[
name|i
index|]
argument_list|,
name|CGEN_HW_MACH
argument_list|)
operator|&
name|machs
condition|)
name|selected
index|[
name|init
index|[
name|i
index|]
operator|.
name|type
index|]
operator|=
operator|&
name|init
index|[
name|i
index|]
expr_stmt|;
name|cd
operator|->
name|hw_table
operator|.
name|entries
operator|=
name|selected
expr_stmt|;
name|cd
operator|->
name|hw_table
operator|.
name|num_entries
operator|=
name|MAX_HW
expr_stmt|;
block|}
end_function

begin_comment
comment|/* Subroutine of mep_cgen_cpu_open to build the hardware table.  */
end_comment

begin_function
specifier|static
name|void
name|build_ifield_table
parameter_list|(
name|CGEN_CPU_TABLE
modifier|*
name|cd
parameter_list|)
block|{
name|cd
operator|->
name|ifld_table
operator|=
operator|&
name|mep_cgen_ifld_table
index|[
literal|0
index|]
expr_stmt|;
block|}
end_function

begin_comment
comment|/* Subroutine of mep_cgen_cpu_open to build the hardware table.  */
end_comment

begin_function
specifier|static
name|void
name|build_operand_table
parameter_list|(
name|CGEN_CPU_TABLE
modifier|*
name|cd
parameter_list|)
block|{
name|int
name|i
decl_stmt|;
name|int
name|machs
init|=
name|cd
operator|->
name|machs
decl_stmt|;
specifier|const
name|CGEN_OPERAND
modifier|*
name|init
init|=
operator|&
name|mep_cgen_operand_table
index|[
literal|0
index|]
decl_stmt|;
comment|/* MAX_OPERANDS is only an upper bound on the number of selected entries.      However each entry is indexed by it's enum so there can be holes in      the table.  */
specifier|const
name|CGEN_OPERAND
modifier|*
modifier|*
name|selected
init|=
name|xmalloc
argument_list|(
name|MAX_OPERANDS
operator|*
sizeof|sizeof
argument_list|(
operator|*
name|selected
argument_list|)
argument_list|)
decl_stmt|;
name|cd
operator|->
name|operand_table
operator|.
name|init_entries
operator|=
name|init
expr_stmt|;
name|cd
operator|->
name|operand_table
operator|.
name|entry_size
operator|=
sizeof|sizeof
argument_list|(
name|CGEN_OPERAND
argument_list|)
expr_stmt|;
name|memset
argument_list|(
name|selected
argument_list|,
literal|0
argument_list|,
name|MAX_OPERANDS
operator|*
sizeof|sizeof
argument_list|(
name|CGEN_OPERAND
operator|*
argument_list|)
argument_list|)
expr_stmt|;
comment|/* ??? For now we just use mach to determine which ones we want.  */
for|for
control|(
name|i
operator|=
literal|0
init|;
name|init
index|[
name|i
index|]
operator|.
name|name
operator|!=
name|NULL
condition|;
operator|++
name|i
control|)
if|if
condition|(
name|CGEN_OPERAND_ATTR_VALUE
argument_list|(
operator|&
name|init
index|[
name|i
index|]
argument_list|,
name|CGEN_OPERAND_MACH
argument_list|)
operator|&
name|machs
condition|)
name|selected
index|[
name|init
index|[
name|i
index|]
operator|.
name|type
index|]
operator|=
operator|&
name|init
index|[
name|i
index|]
expr_stmt|;
name|cd
operator|->
name|operand_table
operator|.
name|entries
operator|=
name|selected
expr_stmt|;
name|cd
operator|->
name|operand_table
operator|.
name|num_entries
operator|=
name|MAX_OPERANDS
expr_stmt|;
block|}
end_function

begin_comment
comment|/* Subroutine of mep_cgen_cpu_open to build the hardware table.    ??? This could leave out insns not supported by the specified mach/isa,    but that would cause errors like "foo only supported by bar" to become    "unknown insn", so for now we include all insns and require the app to    do the checking later.    ??? On the other hand, parsing of such insns may require their hardware or    operand elements to be in the table [which they mightn't be].  */
end_comment

begin_function
specifier|static
name|void
name|build_insn_table
parameter_list|(
name|CGEN_CPU_TABLE
modifier|*
name|cd
parameter_list|)
block|{
name|int
name|i
decl_stmt|;
specifier|const
name|CGEN_IBASE
modifier|*
name|ib
init|=
operator|&
name|mep_cgen_insn_table
index|[
literal|0
index|]
decl_stmt|;
name|CGEN_INSN
modifier|*
name|insns
init|=
name|xmalloc
argument_list|(
name|MAX_INSNS
operator|*
sizeof|sizeof
argument_list|(
name|CGEN_INSN
argument_list|)
argument_list|)
decl_stmt|;
name|memset
argument_list|(
name|insns
argument_list|,
literal|0
argument_list|,
name|MAX_INSNS
operator|*
sizeof|sizeof
argument_list|(
name|CGEN_INSN
argument_list|)
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|MAX_INSNS
condition|;
operator|++
name|i
control|)
name|insns
index|[
name|i
index|]
operator|.
name|base
operator|=
operator|&
name|ib
index|[
name|i
index|]
expr_stmt|;
name|cd
operator|->
name|insn_table
operator|.
name|init_entries
operator|=
name|insns
expr_stmt|;
name|cd
operator|->
name|insn_table
operator|.
name|entry_size
operator|=
sizeof|sizeof
argument_list|(
name|CGEN_IBASE
argument_list|)
expr_stmt|;
name|cd
operator|->
name|insn_table
operator|.
name|num_init_entries
operator|=
name|MAX_INSNS
expr_stmt|;
block|}
end_function

begin_comment
comment|/* Subroutine of mep_cgen_cpu_open to rebuild the tables.  */
end_comment

begin_function
specifier|static
name|void
name|mep_cgen_rebuild_tables
parameter_list|(
name|CGEN_CPU_TABLE
modifier|*
name|cd
parameter_list|)
block|{
name|int
name|i
decl_stmt|;
name|CGEN_BITSET
modifier|*
name|isas
init|=
name|cd
operator|->
name|isas
decl_stmt|;
name|unsigned
name|int
name|machs
init|=
name|cd
operator|->
name|machs
decl_stmt|;
name|cd
operator|->
name|int_insn_p
operator|=
name|CGEN_INT_INSN_P
expr_stmt|;
comment|/* Data derived from the isa spec.  */
define|#
directive|define
name|UNSET
value|(CGEN_SIZE_UNKNOWN + 1)
name|cd
operator|->
name|default_insn_bitsize
operator|=
name|UNSET
expr_stmt|;
name|cd
operator|->
name|base_insn_bitsize
operator|=
name|UNSET
expr_stmt|;
name|cd
operator|->
name|min_insn_bitsize
operator|=
literal|65535
expr_stmt|;
comment|/* Some ridiculously big number.  */
name|cd
operator|->
name|max_insn_bitsize
operator|=
literal|0
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|MAX_ISAS
condition|;
operator|++
name|i
control|)
if|if
condition|(
name|cgen_bitset_contains
argument_list|(
name|isas
argument_list|,
name|i
argument_list|)
condition|)
block|{
specifier|const
name|CGEN_ISA
modifier|*
name|isa
init|=
operator|&
name|mep_cgen_isa_table
index|[
name|i
index|]
decl_stmt|;
comment|/* Default insn sizes of all selected isas must be 	   equal or we set the result to 0, meaning "unknown".  */
if|if
condition|(
name|cd
operator|->
name|default_insn_bitsize
operator|==
name|UNSET
condition|)
name|cd
operator|->
name|default_insn_bitsize
operator|=
name|isa
operator|->
name|default_insn_bitsize
expr_stmt|;
elseif|else
if|if
condition|(
name|isa
operator|->
name|default_insn_bitsize
operator|==
name|cd
operator|->
name|default_insn_bitsize
condition|)
empty_stmt|;
comment|/* This is ok.  */
else|else
name|cd
operator|->
name|default_insn_bitsize
operator|=
name|CGEN_SIZE_UNKNOWN
expr_stmt|;
comment|/* Base insn sizes of all selected isas must be equal 	   or we set the result to 0, meaning "unknown".  */
if|if
condition|(
name|cd
operator|->
name|base_insn_bitsize
operator|==
name|UNSET
condition|)
name|cd
operator|->
name|base_insn_bitsize
operator|=
name|isa
operator|->
name|base_insn_bitsize
expr_stmt|;
elseif|else
if|if
condition|(
name|isa
operator|->
name|base_insn_bitsize
operator|==
name|cd
operator|->
name|base_insn_bitsize
condition|)
empty_stmt|;
comment|/* This is ok.  */
else|else
name|cd
operator|->
name|base_insn_bitsize
operator|=
name|CGEN_SIZE_UNKNOWN
expr_stmt|;
comment|/* Set min,max insn sizes.  */
if|if
condition|(
name|isa
operator|->
name|min_insn_bitsize
operator|<
name|cd
operator|->
name|min_insn_bitsize
condition|)
name|cd
operator|->
name|min_insn_bitsize
operator|=
name|isa
operator|->
name|min_insn_bitsize
expr_stmt|;
if|if
condition|(
name|isa
operator|->
name|max_insn_bitsize
operator|>
name|cd
operator|->
name|max_insn_bitsize
condition|)
name|cd
operator|->
name|max_insn_bitsize
operator|=
name|isa
operator|->
name|max_insn_bitsize
expr_stmt|;
block|}
comment|/* Data derived from the mach spec.  */
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|MAX_MACHS
condition|;
operator|++
name|i
control|)
if|if
condition|(
operator|(
operator|(
literal|1
operator|<<
name|i
operator|)
operator|&
name|machs
operator|)
operator|!=
literal|0
condition|)
block|{
specifier|const
name|CGEN_MACH
modifier|*
name|mach
init|=
operator|&
name|mep_cgen_mach_table
index|[
name|i
index|]
decl_stmt|;
if|if
condition|(
name|mach
operator|->
name|insn_chunk_bitsize
operator|!=
literal|0
condition|)
block|{
if|if
condition|(
name|cd
operator|->
name|insn_chunk_bitsize
operator|!=
literal|0
operator|&&
name|cd
operator|->
name|insn_chunk_bitsize
operator|!=
name|mach
operator|->
name|insn_chunk_bitsize
condition|)
block|{
name|fprintf
argument_list|(
name|stderr
argument_list|,
literal|"mep_cgen_rebuild_tables: conflicting insn-chunk-bitsize values: `%d' vs. `%d'\n"
argument_list|,
name|cd
operator|->
name|insn_chunk_bitsize
argument_list|,
name|mach
operator|->
name|insn_chunk_bitsize
argument_list|)
expr_stmt|;
name|abort
argument_list|()
expr_stmt|;
block|}
name|cd
operator|->
name|insn_chunk_bitsize
operator|=
name|mach
operator|->
name|insn_chunk_bitsize
expr_stmt|;
block|}
block|}
comment|/* Determine which hw elements are used by MACH.  */
name|build_hw_table
argument_list|(
name|cd
argument_list|)
expr_stmt|;
comment|/* Build the ifield table.  */
name|build_ifield_table
argument_list|(
name|cd
argument_list|)
expr_stmt|;
comment|/* Determine which operands are used by MACH/ISA.  */
name|build_operand_table
argument_list|(
name|cd
argument_list|)
expr_stmt|;
comment|/* Build the instruction table.  */
name|build_insn_table
argument_list|(
name|cd
argument_list|)
expr_stmt|;
block|}
end_function

begin_comment
comment|/* Initialize a cpu table and return a descriptor.    It's much like opening a file, and must be the first function called.    The arguments are a set of (type/value) pairs, terminated with    CGEN_CPU_OPEN_END.     Currently supported values:    CGEN_CPU_OPEN_ISAS:    bitmap of values in enum isa_attr    CGEN_CPU_OPEN_MACHS:   bitmap of values in enum mach_attr    CGEN_CPU_OPEN_BFDMACH: specify 1 mach using bfd name    CGEN_CPU_OPEN_ENDIAN:  specify endian choice    CGEN_CPU_OPEN_END:     terminates arguments     ??? Simultaneous multiple isas might not make sense, but it's not (yet)    precluded.     ??? We only support ISO C stdargs here, not K&R.    Laziness, plus experiment to see if anything requires K&R - eventually    K&R will no longer be supported - e.g. GDB is currently trying this.  */
end_comment

begin_function
name|CGEN_CPU_DESC
name|mep_cgen_cpu_open
parameter_list|(
name|enum
name|cgen_cpu_open_arg
name|arg_type
parameter_list|,
modifier|...
parameter_list|)
block|{
name|CGEN_CPU_TABLE
modifier|*
name|cd
init|=
operator|(
name|CGEN_CPU_TABLE
operator|*
operator|)
name|xmalloc
argument_list|(
sizeof|sizeof
argument_list|(
name|CGEN_CPU_TABLE
argument_list|)
argument_list|)
decl_stmt|;
specifier|static
name|int
name|init_p
decl_stmt|;
name|CGEN_BITSET
modifier|*
name|isas
init|=
literal|0
decl_stmt|;
comment|/* 0 = "unspecified" */
name|unsigned
name|int
name|machs
init|=
literal|0
decl_stmt|;
comment|/* 0 = "unspecified" */
name|enum
name|cgen_endian
name|endian
init|=
name|CGEN_ENDIAN_UNKNOWN
decl_stmt|;
name|va_list
name|ap
decl_stmt|;
if|if
condition|(
operator|!
name|init_p
condition|)
block|{
name|init_tables
argument_list|()
expr_stmt|;
name|init_p
operator|=
literal|1
expr_stmt|;
block|}
name|memset
argument_list|(
name|cd
argument_list|,
literal|0
argument_list|,
sizeof|sizeof
argument_list|(
operator|*
name|cd
argument_list|)
argument_list|)
expr_stmt|;
name|va_start
argument_list|(
name|ap
argument_list|,
name|arg_type
argument_list|)
expr_stmt|;
while|while
condition|(
name|arg_type
operator|!=
name|CGEN_CPU_OPEN_END
condition|)
block|{
switch|switch
condition|(
name|arg_type
condition|)
block|{
case|case
name|CGEN_CPU_OPEN_ISAS
case|:
name|isas
operator|=
name|va_arg
argument_list|(
name|ap
argument_list|,
name|CGEN_BITSET
operator|*
argument_list|)
expr_stmt|;
break|break;
case|case
name|CGEN_CPU_OPEN_MACHS
case|:
name|machs
operator|=
name|va_arg
argument_list|(
argument|ap
argument_list|,
argument|unsigned int
argument_list|)
expr_stmt|;
break|break;
case|case
name|CGEN_CPU_OPEN_BFDMACH
case|:
block|{
specifier|const
name|char
modifier|*
name|name
init|=
name|va_arg
argument_list|(
name|ap
argument_list|,
specifier|const
name|char
operator|*
argument_list|)
decl_stmt|;
specifier|const
name|CGEN_MACH
modifier|*
name|mach
init|=
name|lookup_mach_via_bfd_name
argument_list|(
name|mep_cgen_mach_table
argument_list|,
name|name
argument_list|)
decl_stmt|;
name|machs
operator||=
literal|1
operator|<<
name|mach
operator|->
name|num
expr_stmt|;
break|break;
block|}
case|case
name|CGEN_CPU_OPEN_ENDIAN
case|:
name|endian
operator|=
name|va_arg
argument_list|(
name|ap
argument_list|,
expr|enum
name|cgen_endian
argument_list|)
expr_stmt|;
break|break;
default|default :
name|fprintf
argument_list|(
name|stderr
argument_list|,
literal|"mep_cgen_cpu_open: unsupported argument `%d'\n"
argument_list|,
name|arg_type
argument_list|)
expr_stmt|;
name|abort
argument_list|()
expr_stmt|;
comment|/* ??? return NULL? */
block|}
name|arg_type
operator|=
name|va_arg
argument_list|(
name|ap
argument_list|,
expr|enum
name|cgen_cpu_open_arg
argument_list|)
expr_stmt|;
block|}
name|va_end
argument_list|(
name|ap
argument_list|)
expr_stmt|;
comment|/* Mach unspecified means "all".  */
if|if
condition|(
name|machs
operator|==
literal|0
condition|)
name|machs
operator|=
operator|(
literal|1
operator|<<
name|MAX_MACHS
operator|)
operator|-
literal|1
expr_stmt|;
comment|/* Base mach is always selected.  */
name|machs
operator||=
literal|1
expr_stmt|;
if|if
condition|(
name|endian
operator|==
name|CGEN_ENDIAN_UNKNOWN
condition|)
block|{
comment|/* ??? If target has only one, could have a default.  */
name|fprintf
argument_list|(
name|stderr
argument_list|,
literal|"mep_cgen_cpu_open: no endianness specified\n"
argument_list|)
expr_stmt|;
name|abort
argument_list|()
expr_stmt|;
block|}
name|cd
operator|->
name|isas
operator|=
name|cgen_bitset_copy
argument_list|(
name|isas
argument_list|)
expr_stmt|;
name|cd
operator|->
name|machs
operator|=
name|machs
expr_stmt|;
name|cd
operator|->
name|endian
operator|=
name|endian
expr_stmt|;
comment|/* FIXME: for the sparc case we can determine insn-endianness statically.      The worry here is where both data and insn endian can be independently      chosen, in which case this function will need another argument.      Actually, will want to allow for more arguments in the future anyway.  */
name|cd
operator|->
name|insn_endian
operator|=
name|endian
expr_stmt|;
comment|/* Table (re)builder.  */
name|cd
operator|->
name|rebuild_tables
operator|=
name|mep_cgen_rebuild_tables
expr_stmt|;
name|mep_cgen_rebuild_tables
argument_list|(
name|cd
argument_list|)
expr_stmt|;
comment|/* Default to not allowing signed overflow.  */
name|cd
operator|->
name|signed_overflow_ok_p
operator|=
literal|0
expr_stmt|;
return|return
operator|(
name|CGEN_CPU_DESC
operator|)
name|cd
return|;
block|}
end_function

begin_comment
comment|/* Cover fn to mep_cgen_cpu_open to handle the simple case of 1 isa, 1 mach.    MACH_NAME is the bfd name of the mach.  */
end_comment

begin_function
name|CGEN_CPU_DESC
name|mep_cgen_cpu_open_1
parameter_list|(
specifier|const
name|char
modifier|*
name|mach_name
parameter_list|,
name|enum
name|cgen_endian
name|endian
parameter_list|)
block|{
return|return
name|mep_cgen_cpu_open
argument_list|(
name|CGEN_CPU_OPEN_BFDMACH
argument_list|,
name|mach_name
argument_list|,
name|CGEN_CPU_OPEN_ENDIAN
argument_list|,
name|endian
argument_list|,
name|CGEN_CPU_OPEN_END
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/* Close a cpu table.    ??? This can live in a machine independent file, but there's currently    no place to put this file (there's no libcgen).  libopcodes is the wrong    place as some simulator ports use this but they don't use libopcodes.  */
end_comment

begin_function
name|void
name|mep_cgen_cpu_close
parameter_list|(
name|CGEN_CPU_DESC
name|cd
parameter_list|)
block|{
name|unsigned
name|int
name|i
decl_stmt|;
specifier|const
name|CGEN_INSN
modifier|*
name|insns
decl_stmt|;
if|if
condition|(
name|cd
operator|->
name|macro_insn_table
operator|.
name|init_entries
condition|)
block|{
name|insns
operator|=
name|cd
operator|->
name|macro_insn_table
operator|.
name|init_entries
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|cd
operator|->
name|macro_insn_table
operator|.
name|num_init_entries
condition|;
operator|++
name|i
operator|,
operator|++
name|insns
control|)
if|if
condition|(
name|CGEN_INSN_RX
argument_list|(
operator|(
name|insns
operator|)
argument_list|)
condition|)
name|regfree
argument_list|(
name|CGEN_INSN_RX
argument_list|(
name|insns
argument_list|)
argument_list|)
expr_stmt|;
block|}
if|if
condition|(
name|cd
operator|->
name|insn_table
operator|.
name|init_entries
condition|)
block|{
name|insns
operator|=
name|cd
operator|->
name|insn_table
operator|.
name|init_entries
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|cd
operator|->
name|insn_table
operator|.
name|num_init_entries
condition|;
operator|++
name|i
operator|,
operator|++
name|insns
control|)
if|if
condition|(
name|CGEN_INSN_RX
argument_list|(
name|insns
argument_list|)
condition|)
name|regfree
argument_list|(
name|CGEN_INSN_RX
argument_list|(
name|insns
argument_list|)
argument_list|)
expr_stmt|;
block|}
if|if
condition|(
name|cd
operator|->
name|macro_insn_table
operator|.
name|init_entries
condition|)
name|free
argument_list|(
operator|(
name|CGEN_INSN
operator|*
operator|)
name|cd
operator|->
name|macro_insn_table
operator|.
name|init_entries
argument_list|)
expr_stmt|;
if|if
condition|(
name|cd
operator|->
name|insn_table
operator|.
name|init_entries
condition|)
name|free
argument_list|(
operator|(
name|CGEN_INSN
operator|*
operator|)
name|cd
operator|->
name|insn_table
operator|.
name|init_entries
argument_list|)
expr_stmt|;
if|if
condition|(
name|cd
operator|->
name|hw_table
operator|.
name|entries
condition|)
name|free
argument_list|(
operator|(
name|CGEN_HW_ENTRY
operator|*
operator|)
name|cd
operator|->
name|hw_table
operator|.
name|entries
argument_list|)
expr_stmt|;
if|if
condition|(
name|cd
operator|->
name|operand_table
operator|.
name|entries
condition|)
name|free
argument_list|(
operator|(
name|CGEN_HW_ENTRY
operator|*
operator|)
name|cd
operator|->
name|operand_table
operator|.
name|entries
argument_list|)
expr_stmt|;
name|free
argument_list|(
name|cd
argument_list|)
expr_stmt|;
block|}
end_function

end_unit

