iciaict isbn effici hardwar design implement encrypt mip processor kirat pal singh centr develop advanc comput dac mohali punjab india kirat_addiw dilip kumar centr develop advanc comput dac mohali punjab india abstract paper describ design hardwar implement bit encrypt mip processor base mip pipelin architectur organ pipelin stage pipelin clock high frequenc encrypt decrypt block data encrypt standard des cryptosystem depend explain detail help block diagram order increas processor function perform secur applic includ three instruct bit lklw lkuw crypt design synthes process technolog target xilinx virtex devic encrypt mip pipelin processor work synthesi level simul level keyword processor alu regist file pipelin des throughput introduct mip simpli million instruct second best risc reduc instruct set comput processor design high speed mip processor possess pipelin architectur speed process increas frequenc perform processor mip base risc processor describ patterson consist basic stage pipelin instruct fetch instruct decod instruct execut memori access write pipelin stage generat clock cycl process delay hazard oper zulkifli pipelin hazard elimin insert nop oper perform instruct generat delay proper execut instruct patterson pipelin hazard three data structur control hazard hazard handl mip processor implement forward unit pre fetch hazard detect unit branch jump predict unit zulkifli forward unit prevent data hazard detect depend forward requir data run instruct depend instruct pejman lotfi stall occur pipelin architectur consecut instruct operand instruct requir clock cycl execut reduc perform overcom situat instruct pre fetch unit reduc stall improv perform control hazard occur branch predict mistaken general system mechan handl control hazard pejman lotfi control hazard handl mechan flush mechan delay jump mechan branch jump predict unit mechan prevent control hazard flush mechan run instruct branch flush pipe mispredict pejman lotfi frequent flush increas clock cycl reduc perform delay jump mechan handl control hazard fill pipe jump instruct specif number pejman lotfi branch jump predict unit placement pipelin architectur affect critic longest path detect longest path improv hardwar minimum clock period standard method increas perform processor mip architectur employ wide rang applic architectur remain mip base processor implement differ gautham propos design featur bit asymmetr symmetr cryptographi system secur applic bit rsa cryptographi mip cryptosystem design zulkifli small effici hardwar design implement encrypt mip processor intern confer innov advanc communic technolog adjust minor improv mip pipelin architectur design protect data transmiss insecur medium authent devic data encrypt standard des advanc encrypt standard pravin ghewari cryptograph devic ident key receiv side sender side design includ symmetr cryptosystem mip pipelin stage suitabl encrypt larg amount data high speed system architectur global architectur convent pipelin processor employ basic pipelin stage instruct fetch instruct decod instruct execut exe memori access mem write pipelin stage oper concurr synchron signal clock reset mip architectur employ three instruct format type instruct type instruct type instruct pravin ghewari simpl mip processor block insid pipelin stage figur instruct fetch unit program counter instruct memori function instruct fetch unit instruct instruct memori current increment instruct regist instruct decod unit instruct decod regist file sign extend control unit function unit bit instruct regist regist file regist data unit sign extend bit instruct bit instruct data written regist file proper address write stage control unit send control signal pipelin stage execut unit arithmet logic unit alu perform arithmet logic oper determin alu oper signal control unit memori access unit data memori load store instruct data figur pipelin mip processor architectur encrypt mip processor general base mip architectur pipelin mip architectur modifi execut encrypt instruct figur block diagram encrypt mip processor modifi mip processor encrypt insert cryptographi modul data encrypt standard des tripl data encrypt standard des advanc encrypt standard pipelin stage singl cryptograph modul hardwar implement instruct fetch unit encrypt mip program counter instruct memori decrypt core mux instruct memori read address store instruct address point instruct memori send encrypt instruct mux decrypt core decrypt core decrypt instruct send mux output mux fed regist mux control signal control unit effici hardwar design implement encrypt mip processor intern confer innov advanc communic technolog instruct decod unit regist file key regist key regist store key data encrypt decrypt core key address key data write stage key data store regist file will remain program instruct execut control unit control signal stage execut unit execut regist file output data perform oper determin alu alu output data send exe regist memori access unit encrypt core decrypt core data memori mux demux second regist data regist file fed encrypt core mux crypt signal enabl disabl encrypt oper read write signal data memori describ read write oper output data memori pass demux output decrypt core mem regist unencrypt memori data decrypt data temporarili store mem regist mem output fed write data mux control signal output mux regist file figur modifi encrypt mip processor hardwar implement mip instruct set mip instruct set straightforward risc design mip load store architectur load store instruct access memori instruct oper valu regist rashmi keot general mip instruct broken three class memori refer instruct arithmet logic instruct branch instruct three instruct format mip architectur type instruct type instruct type instruct figur figur mip instruct type effici hardwar design implement encrypt mip processor intern confer innov advanc communic technolog mip instruct field describ tabl three instruct support encrypt oper instruct load key upper word lkuw load key lower word lklw encrypt mode crypt instruct random opcod hardwar implement lklw lkuw type instruct variant load word instruct destin address assembl code crypt instruct type instruct address singl argument boolean assign indic enabl disabl encrypt process nonzero enabl encrypt process disabl encrypt process tabl mip instruct field field descript bit oper code bit sourc regist specifi bit target sourc destin regist branch condit bit immidi branch displac address displac target bit jump target address bit destin regist specifi shamt bit shift amount funct bit function field implement methodolog complet hardwar implement design process fig des crypto core support encrypt decrypt saeid taherkhani des core bit plaintext input bit key input start signal encrypt decrypt enabl signal bit cipher text output bit encrypt processor pack bit mip instruct singl bit instruct block des encrypt decrypt process breakout individu instruct hardwar processor unencrypt instruct store data memori pad bit word program counter increment load bit instruct data instruct memori read bit instruct time figur design methodolog encrypt mip processor effici hardwar design implement encrypt mip processor intern confer innov advanc communic technolog fetch encrypt instruct key load memori depend instruct take place hazard overcom depend nop instruct deactiv control signal current instruct forward unit modifi load key instruct suffici insert load key crypt instruct explain exampl addi lklw addi lkuw nop nop crypt addi add addi addi loop add add add add add addi slt loop exit figur pseudo code encrypt mip processor figur exampl encrypt mip pipelin processor assembl instruct load base address key second instruct load lower word key regist upper instruct third instruct increment base address key fourth instruct load upper word key instruct nop indic delay clock cycl key load crypt instruct enabl encrypt process instruct simpl mip program instruct output data store memori locat mip instruct crypt encrypt instruct implement complet pipelin processor stage model vhdl syntax rtl design check xilinx tool function verif design mip processor model hardwar descript languag design verifi block level top level test case block level generat vhdl direct random tabl correspond symbol architectur bodi rtl view top level verif assembl program written correspond hex code assembl fed rtl design model checker modul captur compar signal model display messag form mismatch digit valu complet design time constraint area util optim option describ synthesi report design synthes target tripl oxid process technolog xilinx fpga virtex devic virtex famili latest fastest fpga aim provid lower dynam static power improv perform previous generat obvious trade maximum clock frequenc area util number slice basic programm fpga slice lut tabl flip flop slice distribut ram effici hardwar design implement encrypt mip processor intern confer innov advanc communic technolog simul figur default input encrypt instruct memori content imemcont insid instruct memori encrypt imemcont valu alloc start address memori locat figur encrypt instruct insid instruct memori figur default input decrypt data memori content dmemcont insid data memori alloc memori address locat bit unencrypt key kiratp string ascii charact term hex insid data memori start address locat figur decrypt instruct key valu insid data memori figur result waveform generat bit encrypt mip processor input clock time period activ high reset initi processor subunit clock period activ low reset encrypt instruct load execut input clock activ low reset result encrypt output cipher data effici hardwar design implement encrypt mip processor intern confer innov advanc communic technolog figur resul waveform encrypt instruct figur output regist valu execut encrypt instruct instruct memori plain text input data store regist gautham parthasarathi figur output regist valu figur output cipher data store memori locat address decim memori locat empti figur result figur lower byte encrypt cipher data store memori locat decim upper byte store decim total bit cipher data effici hardwar design implement encrypt mip processor intern confer innov advanc communic technolog figur output cipher data store insid memori address decim encrypt mip processor correct sum array store regist gautham parthasarathi input plain text key output cipher text verif synthesi design verifi block level top level system verif execut encrypt mip program des encrypt test case block level generat vhdl direct random tabl sow correspond symbol architectur bodi rtl view tabl subunit encrypt mip processor stage subunit instructionmemori des decrypt instructiondecod control regfil signextend exe alu mem des encrypt datamemori des decrypt writeback forward forwardingunit hazard hazarddetectionunit synthesi map result encrypt mip pipelin processor design summar tabl speed perform processor hardwar clock rate instruct set compil time report encrypt mip processor clock period synthesi level clock period simul level effici hardwar design implement encrypt mip processor intern confer innov advanc communic technolog tabl fpga implement encrypt mip processor target fpga devic virtex process technolog optim goal speed max oper frequenc hardwar synthesi level max oper frequenc softwar simul level number slice regist number slice number fulli lut flip flop pair number bond instruct throughput conclus propos effici hardwar architectur design implement bit encrypt mip processor execut encrypt instruct read decrypt encrypt data memori unit write encrypt data memori processor symmetr block cipher process data block length bit plain text bit key bit cipher data design model vhdl function verif polici adopt optim synthesi design carri latest fastest fpga viretx devic improv perform program instruct test vector provid mip conclud system implement reach maximum frequenc synthes process technolog simul level refer patterson hennessi comput organ design hardwar softwar kaufmann zulkifli yudhanto soetharyo adinono reduc stall mip architectur pre fetch acceler intern confer electr engin informat ieee isbn pejman lotfi ali asghar salehpour amir mohammad rahmani ali afzali kusha zainalabedin navabi dynam power reduct stall pipelin architectur processor intern journal design analysi tool circuit sytem gautham parthasarathi karthi balasubramanian low power pipelin mip processor design intern symposium integr circuit isic pravin ghewari jaymala patil amit chougul effici hardwar design implement cryptosystem intern journal engin scienc technolog rashmi keot design fpga base instruct fetch decod modul bit risc mip processor intern confer communic system network technolog ieee isbn saeid taherkhani enver orhan gemikonak implement pipelin pipelin data encrypt standard des xilinx virtex technolog ieee intern confer comput technolog cit 