# Introduction
Here I upload the assignments , codes and home works that are given for _Architecture Lab_ at [Shiraz University](http://shirazu.ac.ir/en).


# Table of Contents
1. [A reminder of Verilog syntax](https://github.com/hosseindehghanipour1998/Architecture-Lab/tree/master/HW%201)
2. [Pipeline ALU](https://github.com/hosseindehghanipour1998/Architecture-Lab/tree/master/HW%202)
