#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Oct 31 17:43:36 2025
# Process ID: 10880
# Current directory: C:/Users/manis/Desktop/RISC-V/motor/dual_motor/dual_motor.runs/synth_1
# Command line: vivado.exe -log dual_control.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source dual_control.tcl
# Log file: C:/Users/manis/Desktop/RISC-V/motor/dual_motor/dual_motor.runs/synth_1/dual_control.vds
# Journal file: C:/Users/manis/Desktop/RISC-V/motor/dual_motor/dual_motor.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source dual_control.tcl -notrace
Command: synth_design -top dual_control -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10976 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 357.227 ; gain = 102.180
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dual_control' [C:/Users/manis/Desktop/RISC-V/motor/dual_motor/dual_motor.srcs/sources_1/new/motor_control.v:22]
INFO: [Synth 8-6155] done synthesizing module 'dual_control' (1#1) [C:/Users/manis/Desktop/RISC-V/motor/dual_motor/dual_motor.srcs/sources_1/new/motor_control.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 412.758 ; gain = 157.711
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 412.758 ; gain = 157.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 412.758 ; gain = 157.711
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/manis/Desktop/RISC-V/motor/dual_motor/dual_motor.srcs/constrs_1/new/control.xdc]
Finished Parsing XDC File [C:/Users/manis/Desktop/RISC-V/motor/dual_motor/dual_motor.srcs/constrs_1/new/control.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/manis/Desktop/RISC-V/motor/dual_motor/dual_motor.srcs/constrs_1/new/control.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/dual_control_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/dual_control_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 749.613 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 749.613 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 749.613 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 749.613 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 749.613 ; gain = 494.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 749.613 ; gain = 494.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 749.613 ; gain = 494.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 749.613 ; gain = 494.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module dual_control 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'pulseLengthA_reg[0]' (FDR) to 'pulseLengthA_reg[1]'
INFO: [Synth 8-3886] merging instance 'pulseLengthA_reg[1]' (FDR) to 'pulseLengthA_reg[2]'
INFO: [Synth 8-3886] merging instance 'pulseLengthA_reg[2]' (FDR) to 'pulseLengthA_reg[3]'
INFO: [Synth 8-3886] merging instance 'pulseLengthA_reg[3]' (FDR) to 'pulseLengthA_reg[4]'
INFO: [Synth 8-3886] merging instance 'pulseLengthA_reg[4]' (FDR) to 'pulseLengthA_reg[14]'
INFO: [Synth 8-3886] merging instance 'pulseLengthA_reg[5]' (FDR) to 'pulseLengthA_reg[7]'
INFO: [Synth 8-3886] merging instance 'pulseLengthA_reg[6]' (FDS) to 'pulseLengthA_reg[10]'
INFO: [Synth 8-3886] merging instance 'pulseLengthA_reg[7]' (FDR) to 'pulseLengthA_reg[9]'
INFO: [Synth 8-3886] merging instance 'pulseLengthA_reg[8]' (FDS) to 'pulseLengthA_reg[11]'
INFO: [Synth 8-3886] merging instance 'pulseLengthA_reg[9]' (FDR) to 'pulseLengthA_reg[12]'
INFO: [Synth 8-3886] merging instance 'pulseLengthA_reg[10]' (FDS) to 'pulseLengthA_reg[17]'
INFO: [Synth 8-3886] merging instance 'pulseLengthA_reg[11]' (FDS) to 'pulseLengthA_reg[16]'
INFO: [Synth 8-3886] merging instance 'pulseLengthA_reg[12]' (FDR) to 'pulseLengthA_reg[13]'
INFO: [Synth 8-3886] merging instance 'pulseLengthA_reg[13]' (FDR) to 'pulseLengthA_reg[15]'
INFO: [Synth 8-3886] merging instance 'pulseLengthA_reg[14]' (FDR) to 'pulseLengthA_reg[20]'
INFO: [Synth 8-3886] merging instance 'pulseLengthA_reg[15]' (FDR) to 'pulseLengthA_reg[18]'
INFO: [Synth 8-3886] merging instance 'pulseLengthA_reg[16]' (FDS) to 'pulseLengthB_reg[8]'
INFO: [Synth 8-3886] merging instance 'pulseLengthA_reg[18]' (FDR) to 'pulseLengthA_reg[19]'
INFO: [Synth 8-3886] merging instance 'pulseLengthA_reg[20]' (FDR) to 'pulseLengthA_reg[21]'
INFO: [Synth 8-3886] merging instance 'pulseLengthA_reg[21]' (FDR) to 'pulseLengthA_reg[22]'
INFO: [Synth 8-3886] merging instance 'pulseLengthA_reg[22]' (FDR) to 'pulseLengthA_reg[23]'
INFO: [Synth 8-3886] merging instance 'pulseLengthA_reg[23]' (FDR) to 'pulseLengthA_reg[24]'
INFO: [Synth 8-3886] merging instance 'pulseLengthA_reg[24]' (FDR) to 'pulseLengthA_reg[25]'
INFO: [Synth 8-3886] merging instance 'pulseLengthA_reg[25]' (FDR) to 'pulseLengthA_reg[26]'
INFO: [Synth 8-3886] merging instance 'pulseLengthA_reg[26]' (FDR) to 'pulseLengthA_reg[27]'
INFO: [Synth 8-3886] merging instance 'pulseLengthA_reg[27]' (FDR) to 'pulseLengthA_reg[28]'
INFO: [Synth 8-3886] merging instance 'pulseLengthA_reg[28]' (FDR) to 'pulseLengthA_reg[29]'
INFO: [Synth 8-3886] merging instance 'pulseLengthA_reg[29]' (FDR) to 'pulseLengthA_reg[30]'
INFO: [Synth 8-3886] merging instance 'pulseLengthA_reg[30]' (FDR) to 'pulseLengthA_reg[31]'
INFO: [Synth 8-3886] merging instance 'pulseLengthA_reg[31]' (FDR) to 'pulseLengthB_reg[0]'
INFO: [Synth 8-3886] merging instance 'pulseLengthB_reg[0]' (FDR) to 'pulseLengthB_reg[1]'
INFO: [Synth 8-3886] merging instance 'pulseLengthB_reg[1]' (FDR) to 'pulseLengthB_reg[2]'
INFO: [Synth 8-3886] merging instance 'pulseLengthB_reg[2]' (FDR) to 'pulseLengthB_reg[3]'
INFO: [Synth 8-3886] merging instance 'pulseLengthB_reg[3]' (FDR) to 'pulseLengthB_reg[4]'
INFO: [Synth 8-3886] merging instance 'pulseLengthB_reg[4]' (FDR) to 'pulseLengthB_reg[14]'
INFO: [Synth 8-3886] merging instance 'pulseLengthB_reg[5]' (FDR) to 'pulseLengthB_reg[19]'
INFO: [Synth 8-3886] merging instance 'pulseLengthB_reg[6]' (FDS) to 'pulseLengthB_reg[17]'
INFO: [Synth 8-3886] merging instance 'pulseLengthB_reg[7]' (FDR) to 'pulseLengthB_reg[19]'
INFO: [Synth 8-3886] merging instance 'pulseLengthB_reg[8]' (FDS) to 'pulseLengthB_reg[11]'
INFO: [Synth 8-3886] merging instance 'pulseLengthB_reg[9]' (FDR) to 'pulseLengthB_reg[19]'
INFO: [Synth 8-3886] merging instance 'pulseLengthB_reg[10]' (FDS) to 'pulseLengthB_reg[17]'
INFO: [Synth 8-3886] merging instance 'pulseLengthB_reg[11]' (FDS) to 'pulseLengthB_reg[16]'
INFO: [Synth 8-3886] merging instance 'pulseLengthB_reg[12]' (FDR) to 'pulseLengthB_reg[19]'
INFO: [Synth 8-3886] merging instance 'pulseLengthB_reg[13]' (FDR) to 'pulseLengthB_reg[19]'
INFO: [Synth 8-3886] merging instance 'pulseLengthB_reg[14]' (FDR) to 'pulseLengthB_reg[20]'
INFO: [Synth 8-3886] merging instance 'pulseLengthB_reg[15]' (FDR) to 'pulseLengthB_reg[19]'
INFO: [Synth 8-3886] merging instance 'pulseLengthB_reg[18]' (FDR) to 'pulseLengthB_reg[19]'
INFO: [Synth 8-3886] merging instance 'pulseLengthB_reg[20]' (FDR) to 'pulseLengthB_reg[21]'
INFO: [Synth 8-3886] merging instance 'pulseLengthB_reg[21]' (FDR) to 'pulseLengthB_reg[22]'
INFO: [Synth 8-3886] merging instance 'pulseLengthB_reg[22]' (FDR) to 'pulseLengthB_reg[23]'
INFO: [Synth 8-3886] merging instance 'pulseLengthB_reg[23]' (FDR) to 'pulseLengthB_reg[24]'
INFO: [Synth 8-3886] merging instance 'pulseLengthB_reg[24]' (FDR) to 'pulseLengthB_reg[25]'
INFO: [Synth 8-3886] merging instance 'pulseLengthB_reg[25]' (FDR) to 'pulseLengthB_reg[26]'
INFO: [Synth 8-3886] merging instance 'pulseLengthB_reg[26]' (FDR) to 'pulseLengthB_reg[27]'
INFO: [Synth 8-3886] merging instance 'pulseLengthB_reg[27]' (FDR) to 'pulseLengthB_reg[28]'
INFO: [Synth 8-3886] merging instance 'pulseLengthB_reg[28]' (FDR) to 'pulseLengthB_reg[29]'
INFO: [Synth 8-3886] merging instance 'pulseLengthB_reg[29]' (FDR) to 'pulseLengthB_reg[30]'
INFO: [Synth 8-3886] merging instance 'pulseLengthB_reg[30]' (FDR) to 'pulseLengthB_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pulseLengthB_reg[31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 749.613 ; gain = 494.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 763.273 ; gain = 508.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 763.348 ; gain = 508.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 773.426 ; gain = 518.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 773.426 ; gain = 518.379
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 773.426 ; gain = 518.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 773.426 ; gain = 518.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 773.426 ; gain = 518.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 773.426 ; gain = 518.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 773.426 ; gain = 518.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    20|
|3     |LUT1   |     8|
|4     |LUT2   |    33|
|5     |LUT3   |    12|
|6     |LUT4   |    16|
|7     |FDRE   |    43|
|8     |IBUF   |     7|
|9     |OBUF   |     6|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   146|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 773.426 ; gain = 518.379
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 773.426 ; gain = 181.523
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 773.426 ; gain = 518.379
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 784.766 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
73 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 784.766 ; gain = 537.523
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 784.766 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/manis/Desktop/RISC-V/motor/dual_motor/dual_motor.runs/synth_1/dual_control.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file dual_control_utilization_synth.rpt -pb dual_control_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 31 17:44:07 2025...
