[NAME]
"VT DPN test02"

[PLACES]
VTst -> IntD
p2 -> MI
p2 -> WT
p2 -> TT

s_p1 -> sync1

p3 -> IntD_c1
p2_c1 -> MI_c1
p2_c1 -> WT_c1
p2_c1 -> TT_c1

s_p2 -> sync2

p3_c1 -> IntD_c2
p2_c2 -> MI_c2
p2_c2 -> WT_c2
p2_c2 -> TT_c2

[TRANSITIONS]
IntD -> p2

MI -> s_p1
WT -> s_p1
TT -> s_p1
sync1 -> p3

IntD_c1 -> p2_c1

MI_c1 -> s_p2
WT_c1 -> s_p2
TT_c1 -> s_p2
sync2 -> p3_c1

IntD_c2 -> p2_c2
MI_c2 -> p3_c2
WT_c2 -> p3_c2
TT_c2 -> p3_c2

[VARIABLES]
type [LITERAL]
type_c1 [LITERAL]
type_c2 [LITERAL]

[WRITES]
IntD [type]
IntD_c1 [type_c1]
IntD_c2 [type_c2]

[GUARDS]
IntD ["type==\"mech\" || type==\"anticoag\" || type==\"thromb\""]
MI ["type==\"mech\""]
WT ["type==\"anticoag\""]
TT ["type==\"thromb\""]
IntD_c1 ["type_c1==\"mech\" || type_c1==\"anticoag\" || type_c1==\"thromb\""]
MI_c1 ["type_c1==\"mech\""]
WT_c1 ["type_c1==\"anticoag\""]
TT_c1 ["type_c1==\"thromb\""]
IntD_c2 ["type_c2==\"mech\" || type_c2==\"anticoag\" || type_c2==\"thromb\""]
MI_c2 ["type_c2==\"mech\""]
WT_c2 ["type_c2==\"anticoag\""]
TT_c2 ["type_c2==\"thromb\""]

[INITIAL]
VTst [1]

[FINAL]
p3_c2 [1]