@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":553:8:553:9|Removing sequential instance top_sb_0.CORERESETP_0.POWER_ON_RESET_N_q1 because it is equivalent to instance top_sb_0.CORERESETP_0.sm1_areset_n_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":781:8:781:9|Removing sequential instance top_sb_0.CORERESETP_0.sm1_areset_n_clk_base because it is equivalent to instance top_sb_0.CORERESETP_0.POWER_ON_RESET_N_clk_base. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_reset_sync.vhd":59:6:59:7|Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_RST_H.reset_sync_2 because it is equivalent to instance top_sb_0.COREAHBLTOAXI_0.U_RST_A.reset_sync_2. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_reset_sync.vhd":59:6:59:7|Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_RST_H.reset_sync_1 because it is equivalent to instance top_sb_0.COREAHBLTOAXI_0.U_RST_A.reset_sync_1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FA239 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_rdmatrix_4mto1s.v":1810:6:1810:9|ROM SLAVE_SELECT_RADDRCH_M_cnst[16:12] (in view: COREAXI_LIB.axi_rdmatrix_4Mto1S_Z14_layer1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_rdmatrix_4mto1s.v":1810:6:1810:9|ROM SLAVE_SELECT_RADDRCH_M_cnst[16:12] (in view: COREAXI_LIB.axi_rdmatrix_4Mto1S_Z14_layer1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":394:12:394:15|ROM ras_shift_8[5:0] (in view: coresdr_axi_lib.openbank_2_14_3(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":394:12:394:15|ROM ras_shift_8[5:0] (in view: coresdr_axi_lib.openbank_2_14_3(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":394:12:394:15|ROM ras_shift_8[5:0] (in view: coresdr_axi_lib.openbank_2_14_2(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":394:12:394:15|ROM ras_shift_8[5:0] (in view: coresdr_axi_lib.openbank_2_14_2(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":394:12:394:15|ROM ras_shift_8[5:0] (in view: coresdr_axi_lib.openbank_2_14_1(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":394:12:394:15|ROM ras_shift_8[5:0] (in view: coresdr_axi_lib.openbank_2_14_1(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":394:12:394:15|ROM ras_shift_8[5:0] (in view: coresdr_axi_lib.openbank_2_14_0(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":394:12:394:15|ROM ras_shift_8[5:0] (in view: coresdr_axi_lib.openbank_2_14_0(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\synchronizer_ahbtoaxi.vhd":78:6:78:7|Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_AHBtoAXI_sync.synchronizer_2[1:0] because it is equivalent to instance top_sb_0.COREAHBLTOAXI_0.U_AHBtoAXI_sync.synchronizer_1[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_rdmatrix_16sto1m.v":611:3:611:8|Register bit COREAXI_0.genblk2\.u_interconnect_ntom.inst_matrix_m0.inst_rd_channel.inst_rdmatrix_16Sto1M.curr_state[4] (in view view:work.top_sb(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_rdmatrix_16sto1m.v":611:3:611:8|Register bit COREAXI_0.genblk2\.u_interconnect_ntom.inst_matrix_m0.inst_rd_channel.inst_rdmatrix_16Sto1M.curr_state[3] (in view view:work.top_sb(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_rdmatrix_16sto1m.v":611:3:611:8|Register bit COREAXI_0.genblk2\.u_interconnect_ntom.inst_matrix_m0.inst_rd_channel.inst_rdmatrix_16Sto1M.curr_state[2] (in view view:work.top_sb(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_rdmatrix_16sto1m.v":611:3:611:8|Register bit COREAXI_0.genblk2\.u_interconnect_ntom.inst_matrix_m0.inst_rd_channel.inst_rdmatrix_16Sto1M.curr_state[1] (in view view:work.top_sb(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_master_stage.v":1296:9:1296:14|Register bit COREAXI_0.genblk3\.master_stage0.genblk4\.ARLOCK_M_INPFF1[0] (in view view:work.top_sb(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_master_stage.v":1296:9:1296:14|Register bit COREAXI_0.genblk3\.master_stage0.genblk4\.AWLOCK_M_INPFF1[0] (in view view:work.top_sb(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahblite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":315:8:315:9|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[16] (in view view:work.top_sb(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahblite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":240:8:240:9|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHSIZE[2] (in view view:work.top_sb(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_master_stage.v":1647:9:1647:14|Register bit COREAXI_0.genblk3\.master_stage0.genblk4\.BRESP_M_pulse[1] (in view view:work.top_sb(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO129 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_master_stage.v":2236:9:2236:14|Sequential instance top_sb_0.COREAXI_0.genblk3.master_stage0.genblk8.BRESP_M[1] is reduced to a combinational gate by constant propagation.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_master_stage.v":1296:9:1296:14|Removing instance top_sb_0.COREAXI_0.genblk3.master_stage0.genblk4.ARLEN_M_INPFF1[1] because it is equivalent to instance top_sb_0.COREAXI_0.genblk3.master_stage0.genblk4.ARLEN_M_INPFF1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahblite\5.5.101\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Register bit arbRegSMCurrentState[3] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_0_1(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahblite\5.5.101\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Register bit arbRegSMCurrentState[7] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_0_1(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahblite\5.5.101\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Register bit arbRegSMCurrentState[11] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_0_1(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: FX107 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_wrch_ram.vhd":87:10:87:13|RAM U_WRCH_RAM.mem2[63:32] (in view: work.CoreAHBLtoAXI_WRCHANNELFIFOHX_32_64_32(translated)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_wrch_ram.vhd":86:10:86:13|RAM U_WRCH_RAM.mem1[31:0] (in view: work.CoreAHBLtoAXI_WRCHANNELFIFOHX_32_64_32(translated)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_rdch_ram.vhd":84:10:84:13|RAM U_RDCH_RAM.mem1[31:0] (in view: work.CoreAHBLtoAXI_RDCHANNELFIFOHX_32_64_32(translated)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_wa_arbiter.v":266:4:266:9|Removing instance top_sb_0.COREAXI_0.genblk2.u_interconnect_ntom.genblk20.inst_matrix_S16.inst_wa_channel.genblk1.inst_wrmatrix_4Mto1S.UWA_ARBITER.wr_owner_r[3] because it is equivalent to instance top_sb_0.COREAXI_0.genblk2.u_interconnect_ntom.genblk20.inst_matrix_S16.inst_wa_channel.genblk1.inst_wrmatrix_4Mto1S.UWA_ARBITER.wr_owner_r[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_wa_arbiter.v":266:4:266:9|Removing instance top_sb_0.COREAXI_0.genblk2.u_interconnect_ntom.genblk20.inst_matrix_S16.inst_wa_channel.genblk1.inst_wrmatrix_4Mto1S.UWA_ARBITER.wr_owner_r[2] because it is equivalent to instance top_sb_0.COREAXI_0.genblk2.u_interconnect_ntom.genblk20.inst_matrix_S16.inst_wa_channel.genblk1.inst_wrmatrix_4Mto1S.UWA_ARBITER.wr_owner_r[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO129 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_ra_arbiter.v":258:3:258:8|Sequential instance top_sb_0.COREAXI_0.genblk2.u_interconnect_ntom.genblk20.inst_matrix_S16.inst_ra_channel.genblk1.inst_rdmatrix_4Mto1S.URA_ARBITER0.rd_curr_state[7] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_ra_arbiter.v":258:3:258:8|Sequential instance top_sb_0.COREAXI_0.genblk2.u_interconnect_ntom.genblk20.inst_matrix_S16.inst_ra_channel.genblk1.inst_rdmatrix_4Mto1S.URA_ARBITER0.rd_curr_state[8] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_ra_arbiter.v":258:3:258:8|Sequential instance top_sb_0.COREAXI_0.genblk2.u_interconnect_ntom.genblk20.inst_matrix_S16.inst_ra_channel.genblk1.inst_rdmatrix_4Mto1S.URA_ARBITER0.rd_curr_state[9] is reduced to a combinational gate by constant propagation.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_ra_arbiter.v":222:7:222:12|Removing instance top_sb_0.COREAXI_0.genblk2.u_interconnect_ntom.genblk20.inst_matrix_S16.inst_ra_channel.genblk1.inst_rdmatrix_4Mto1S.URA_ARBITER0.genblk1.AR_MASGNT_MI[3] because it is equivalent to instance top_sb_0.COREAXI_0.genblk2.u_interconnect_ntom.genblk20.inst_matrix_S16.inst_ra_channel.genblk1.inst_rdmatrix_4Mto1S.URA_ARBITER0.genblk1.AR_MASGNT_MI[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_ra_arbiter.v":222:7:222:12|Removing instance top_sb_0.COREAXI_0.genblk2.u_interconnect_ntom.genblk20.inst_matrix_S16.inst_ra_channel.genblk1.inst_rdmatrix_4Mto1S.URA_ARBITER0.genblk1.AR_MASGNT_MI[2] because it is equivalent to instance top_sb_0.COREAXI_0.genblk2.u_interconnect_ntom.genblk20.inst_matrix_S16.inst_ra_channel.genblk1.inst_rdmatrix_4Mto1S.URA_ARBITER0.genblk1.AR_MASGNT_MI[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":1343:6:1343:7|Register bit B_SIZE_reg[3] (in view view:coresdr_axi_lib.CORESDR_AXI_19_3_10_13_2_4_16_5_2_2_2_8_8_2_2_2_10000_390_0_0(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastinit.vhd":246:4:246:5|Register bit p_shift[9] (in view view:coresdr_axi_lib.fastinit_31_3_10_13_2_4(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastinit.vhd":246:4:246:5|Register bit p_shift[8] (in view view:coresdr_axi_lib.fastinit_31_3_10_13_2_4(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastinit.vhd":246:4:246:5|Register bit p_shift[7] (in view view:coresdr_axi_lib.fastinit_31_3_10_13_2_4(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastinit.vhd":246:4:246:5|Register bit p_shift[6] (in view view:coresdr_axi_lib.fastinit_31_3_10_13_2_4(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastinit.vhd":246:4:246:5|Register bit p_shift[5] (in view view:coresdr_axi_lib.fastinit_31_3_10_13_2_4(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastinit.vhd":246:4:246:5|Register bit p_shift[4] (in view view:coresdr_axi_lib.fastinit_31_3_10_13_2_4(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastinit.vhd":246:4:246:5|Register bit p_shift[3] (in view view:coresdr_axi_lib.fastinit_31_3_10_13_2_4(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastinit.vhd":246:4:246:5|Register bit p_shift[2] (in view view:coresdr_axi_lib.fastinit_31_3_10_13_2_4(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastinit.vhd":246:4:246:5|Register bit p_shift[1] (in view view:coresdr_axi_lib.fastinit_31_3_10_13_2_4(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastinit.vhd":246:4:246:5|Removing instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.p_shift[0] because it is equivalent to instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.m_shift[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastinit.vhd":246:4:246:5|Removing instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.p_req because it is equivalent to instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.m_shift[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastsdram.vhd":606:4:606:5|Removing instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.psa[5] because it is equivalent to instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.psa[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastsdram.vhd":606:4:606:5|Removing instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.psa[1] because it is equivalent to instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.psa[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":95:4:95:5|Register bit line[13] (in view view:coresdr_axi_lib.openbank_2_14(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO171 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":390:4:390:5|Sequential instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.3.openbank_r1_i.ras_shift[4] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":390:4:390:5|Sequential instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.0.openbank_r1_i.ras_shift[4] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":390:4:390:5|Sequential instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.1.openbank_r1_i.ras_shift[4] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":390:4:390:5|Sequential instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.2.openbank_r1_i.ras_shift[4] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":390:4:390:5|Sequential instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.3.openbank_r1_i.ras_shift[3] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":390:4:390:5|Sequential instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.0.openbank_r1_i.ras_shift[3] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":390:4:390:5|Sequential instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.1.openbank_r1_i.ras_shift[3] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":390:4:390:5|Sequential instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.2.openbank_r1_i.ras_shift[3] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":390:4:390:5|Sequential instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.3.openbank_r1_i.ras_shift[2] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":390:4:390:5|Sequential instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.0.openbank_r1_i.ras_shift[2] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":390:4:390:5|Sequential instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.1.openbank_r1_i.ras_shift[2] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":390:4:390:5|Sequential instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.2.openbank_r1_i.ras_shift[2] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":390:4:390:5|Sequential instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.3.openbank_r1_i.ras_shift[1] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":390:4:390:5|Sequential instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.0.openbank_r1_i.ras_shift[1] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":390:4:390:5|Sequential instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.1.openbank_r1_i.ras_shift[1] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":390:4:390:5|Sequential instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.2.openbank_r1_i.ras_shift[1] is reduced to a combinational gate by constant propagation. 
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":238:4:238:5|Removing instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.3.openbank_r1_i.rc_shift[8] because it is equivalent to instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.cke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":238:4:238:5|Removing instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.0.openbank_r1_i.rc_shift[8] because it is equivalent to instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.cke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":238:4:238:5|Removing instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.1.openbank_r1_i.rc_shift[8] because it is equivalent to instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.cke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":238:4:238:5|Removing instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.2.openbank_r1_i.rc_shift[8] because it is equivalent to instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.cke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_rdmatrix_4mto1s.v":621:9:621:14|Removing instance top_sb_0.COREAXI_0.genblk2.u_interconnect_ntom.genblk20.inst_matrix_S16.inst_ra_channel.genblk1.inst_rdmatrix_4Mto1S.genblk1.ARLEN_IS_int[1] because it is equivalent to instance top_sb_0.COREAXI_0.genblk2.u_interconnect_ntom.genblk20.inst_matrix_S16.inst_ra_channel.genblk1.inst_rdmatrix_4Mto1S.genblk1.ARLEN_IS_int[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_rdmatrix_4mto1s.v":556:3:556:8|Removing instance top_sb_0.COREAXI_0.genblk2.u_interconnect_ntom.genblk20.inst_matrix_S16.inst_ra_channel.genblk1.inst_rdmatrix_4Mto1S.ARLEN_IS[1] because it is equivalent to instance top_sb_0.COREAXI_0.genblk2.u_interconnect_ntom.genblk20.inst_matrix_S16.inst_ra_channel.genblk1.inst_rdmatrix_4Mto1S.ARLEN_IS[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_slave_stage.v":499:9:499:14|Removing instance top_sb_0.COREAXI_0.genblk23.slave_stage16.genblk1.ARLEN_S[1] because it is equivalent to instance top_sb_0.COREAXI_0.genblk23.slave_stage16.genblk1.ARLEN_S[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_wresp_channel.v":600:3:600:8|Removing instance top_sb_0.COREAXI_0.genblk2.u_interconnect_ntom.inst_matrix_m0.inst_wresp_channel.BRESP_IM[0] because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahblite\5.5.101\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState[8] because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahblite\5.5.101\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState[4] because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahblite\5.5.101\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState[9] because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahblite\5.5.101\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState[5] because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahblite\5.5.101\rtl\vhdl\core\coreahblite_slavestage.vhd":127:8:127:9|Removing instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.masterDataInProg[3] because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.masterDataInProg[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahblite\5.5.101\rtl\vhdl\core\coreahblite_slavestage.vhd":127:8:127:9|Removing instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.masterDataInProg[2] because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.masterDataInProg[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastsdram.vhd":880:4:880:5|Removing instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.wshift[7] because it is equivalent to instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.rshift[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahblite\5.5.101\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState[10] because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN137 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":506:6:506:9|Found combinational loop during mapping at net top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_RNIG6UE
@W: BN137 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":506:6:506:9|Found combinational loop during mapping at net top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_RNIG6UE
@W: MT246 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\work\top_sb\osc_0\top_sb_osc_0_osc.vhd":36:4:36:11|Blackbox XTLOSC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\work\top_sb\ccc_0\top_sb_ccc_0_fccc.vhd":106:4:106:11|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock top_sb_CCC_0_FCCC|GL2_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_sb_0.CCC_0.GL2_net.
