

================================================================
== Vitis HLS Report for 'operator_1'
================================================================
* Date:           Wed Feb  9 16:08:41 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban_s3
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.207 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        4|       12|  40.000 ns|  0.120 us|    4|   12|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     600|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     487|    -|
|Register         |        -|     -|     616|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     616|    1087|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |c_p_1_fu_742_p2          |         +|   0|  0|  39|          32|           3|
    |c_p_2_fu_696_p2          |         +|   0|  0|  39|          32|           2|
    |diff_p_fu_571_p2         |         -|   0|  0|  39|          32|          32|
    |and_ln27_1_fu_378_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln27_2_fu_425_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln27_3_fu_471_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln27_4_fu_477_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln27_5_fu_559_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln27_fu_331_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln32_fu_649_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln35_fu_690_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln43_fu_736_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln85_1_fu_518_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln85_fu_565_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln27_10_fu_541_p2   |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln27_11_fu_547_p2   |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln27_1_fu_313_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln27_2_fu_319_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln27_3_fu_360_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln27_4_fu_431_p2    |      icmp|   0|  0|  20|          32|           1|
    |icmp_ln27_5_fu_366_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln27_6_fu_407_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln27_7_fu_413_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln27_8_fu_453_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln27_9_fu_459_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln27_fu_284_p2      |      icmp|   0|  0|  20|          32|           1|
    |icmp_ln32_2_fu_637_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln32_fu_631_p2      |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln35_2_fu_678_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln35_fu_672_p2      |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln43_2_fu_724_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln43_fu_718_p2      |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln58_fu_608_p2      |      icmp|   0|  0|  20|          32|           3|
    |icmp_ln85_1_fu_506_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln85_fu_500_p2      |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln91_fu_575_p2      |      icmp|   0|  0|  20|          32|           2|
    |icmp_ln94_fu_581_p2      |      icmp|   0|  0|  20|          32|           3|
    |ap_condition_347         |        or|   0|  0|   2|           1|           1|
    |ap_condition_364         |        or|   0|  0|   2|           1|           1|
    |or_ln27_1_fu_372_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln27_2_fu_419_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln27_3_fu_465_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln27_4_fu_553_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln27_fu_325_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln32_fu_643_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln35_fu_684_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln43_fu_730_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln85_fu_512_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln43_4_fu_754_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln43_5_fu_762_p3  |    select|   0|  0|  32|           1|           1|
    |select_ln43_fu_747_p3    |    select|   0|  0|  32|           1|          32|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 600|         560|         161|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------+-----+-----------+-----+-----------+
    |                        Name                       | LUT | Input Size| Bits| Total Bits|
    +---------------------------------------------------+-----+-----------+-----+-----------+
    |agg_result_1_1_0_reg_110                           |    9|          2|   32|         64|
    |ap_NS_fsm                                          |  145|         30|    1|         30|
    |ap_phi_mux_this_num_0_write_assign_phi_fu_122_p20  |   14|          3|   32|         96|
    |ap_phi_mux_this_num_1_write_assign_phi_fu_147_p20  |   14|          3|   32|         96|
    |ap_phi_mux_this_num_2_write_assign_phi_fu_174_p20  |   14|          3|   32|         96|
    |ap_phi_mux_this_p_write_assign_phi_fu_200_p20      |   14|          3|   32|         96|
    |ap_return_0                                        |    9|          2|   32|         64|
    |ap_return_1                                        |    9|          2|   32|         64|
    |ap_return_2                                        |    9|          2|   32|         64|
    |ap_return_3                                        |    9|          2|   32|         64|
    |bitcast_ln61_pn_reg_222                            |    9|          2|   32|         64|
    |grp_fu_232_p0                                      |   26|          5|   32|        160|
    |grp_fu_232_p1                                      |   20|          4|   32|        128|
    |grp_fu_242_p0                                      |   49|          9|   32|        288|
    |this_num_0_write_assign_reg_119                    |   37|          7|   32|        224|
    |this_num_1_write_assign_reg_144                    |   43|          8|   32|        256|
    |this_num_2_write_assign_reg_170                    |   37|          7|   32|        224|
    |this_p_write_assign_reg_197                        |   20|          4|   32|        128|
    +---------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                              |  487|         98|  545|       2206|
    +---------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add17_i1_reg_980                 |  32|   0|   32|          0|
    |add22_i1_reg_988                 |  32|   0|   32|          0|
    |add27_i1_reg_997                 |  32|   0|   32|          0|
    |agg_result_1_1_0_reg_110         |  32|   0|   32|          0|
    |and_ln27_1_reg_905               |   1|   0|    1|          0|
    |and_ln27_2_reg_914               |   1|   0|    1|          0|
    |and_ln27_4_reg_918               |   1|   0|    1|          0|
    |and_ln27_reg_896                 |   1|   0|    1|          0|
    |and_ln32_reg_1007                |   1|   0|    1|          0|
    |and_ln35_reg_1011                |   1|   0|    1|          0|
    |and_ln85_reg_922                 |   1|   0|    1|          0|
    |ap_CS_fsm                        |  29|   0|   29|          0|
    |ap_return_0_preg                 |  32|   0|   32|          0|
    |ap_return_1_preg                 |  32|   0|   32|          0|
    |ap_return_2_preg                 |  32|   0|   32|          0|
    |ap_return_3_preg                 |  32|   0|   32|          0|
    |bitcast_ln56_1_reg_956           |  32|   0|   32|          0|
    |bitcast_ln56_reg_950             |  32|   0|   32|          0|
    |bitcast_ln61_pn_reg_222          |  32|   0|   32|          0|
    |bitcast_ln69_reg_942             |  32|   0|   32|          0|
    |c_p_reg_875                      |  32|   0|   32|          0|
    |diff_p_reg_926                   |  32|   0|   32|          0|
    |icmp_ln27_reg_887                |   1|   0|    1|          0|
    |icmp_ln91_reg_930                |   1|   0|    1|          0|
    |icmp_ln94_reg_934                |   1|   0|    1|          0|
    |this_num_0_write_assign_reg_119  |  32|   0|   32|          0|
    |this_num_1_write_assign_reg_144  |  32|   0|   32|          0|
    |this_num_2_write_assign_reg_170  |  32|   0|   32|          0|
    |this_p_write_assign_reg_197      |  32|   0|   32|          0|
    |tmp_11_reg_938                   |   1|   0|    1|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 616|   0|  616|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|   operator+.1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|   operator+.1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|   operator+.1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|   operator+.1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|   operator+.1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|   operator+.1|  return value|
|ap_return_0          |  out|   32|  ap_ctrl_hs|   operator+.1|  return value|
|ap_return_1          |  out|   32|  ap_ctrl_hs|   operator+.1|  return value|
|ap_return_2          |  out|   32|  ap_ctrl_hs|   operator+.1|  return value|
|ap_return_3          |  out|   32|  ap_ctrl_hs|   operator+.1|  return value|
|grp_fu_526_p_din0    |  out|   32|  ap_ctrl_hs|   operator+.1|  return value|
|grp_fu_526_p_din1    |  out|   32|  ap_ctrl_hs|   operator+.1|  return value|
|grp_fu_526_p_opcode  |  out|    2|  ap_ctrl_hs|   operator+.1|  return value|
|grp_fu_526_p_dout0   |   in|   32|  ap_ctrl_hs|   operator+.1|  return value|
|grp_fu_526_p_ce      |  out|    1|  ap_ctrl_hs|   operator+.1|  return value|
|grp_fu_530_p_din0    |  out|   32|  ap_ctrl_hs|   operator+.1|  return value|
|grp_fu_530_p_din1    |  out|   32|  ap_ctrl_hs|   operator+.1|  return value|
|grp_fu_530_p_opcode  |  out|    2|  ap_ctrl_hs|   operator+.1|  return value|
|grp_fu_530_p_dout0   |   in|   32|  ap_ctrl_hs|   operator+.1|  return value|
|grp_fu_530_p_ce      |  out|    1|  ap_ctrl_hs|   operator+.1|  return value|
|grp_fu_582_p_din0    |  out|   32|  ap_ctrl_hs|   operator+.1|  return value|
|grp_fu_582_p_din1    |  out|   32|  ap_ctrl_hs|   operator+.1|  return value|
|grp_fu_582_p_opcode  |  out|    5|  ap_ctrl_hs|   operator+.1|  return value|
|grp_fu_582_p_dout0   |   in|    1|  ap_ctrl_hs|   operator+.1|  return value|
|grp_fu_582_p_ce      |  out|    1|  ap_ctrl_hs|   operator+.1|  return value|
|grp_fu_587_p_din0    |  out|   32|  ap_ctrl_hs|   operator+.1|  return value|
|grp_fu_587_p_din1    |  out|   32|  ap_ctrl_hs|   operator+.1|  return value|
|grp_fu_587_p_opcode  |  out|    5|  ap_ctrl_hs|   operator+.1|  return value|
|grp_fu_587_p_dout0   |   in|    1|  ap_ctrl_hs|   operator+.1|  return value|
|grp_fu_587_p_ce      |  out|    1|  ap_ctrl_hs|   operator+.1|  return value|
|p_read14             |   in|  128|     ap_none|      p_read14|        scalar|
|b_p_read             |   in|   32|     ap_none|      b_p_read|        scalar|
|p_read8              |   in|   32|     ap_none|       p_read8|        scalar|
|p_read9              |   in|   32|     ap_none|       p_read9|        scalar|
|p_read10             |   in|   32|     ap_none|      p_read10|        scalar|
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 4 
4 --> 5 21 
5 --> 6 
6 --> 29 28 21 7 11 15 22 25 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 21 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 21 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 21 
20 --> 21 
21 --> 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 21 
28 --> 21 
29 --> 21 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.78>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read10" [../src/ban_s3.cpp:79]   --->   Operation 30 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_read_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read9" [../src/ban_s3.cpp:79]   --->   Operation 31 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_read_2 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read8" [../src/ban_s3.cpp:79]   --->   Operation 32 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%b_p_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %b_p_read" [../src/ban_s3.cpp:79]   --->   Operation 33 'read' 'b_p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_read_3 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read14" [../src/ban_s3.cpp:79]   --->   Operation 34 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%c_p = trunc i128 %p_read_3" [../src/ban_s3.cpp:27]   --->   Operation 35 'trunc' 'c_p' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.99ns)   --->   "%icmp_ln27 = icmp_eq  i32 %c_p, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 36 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %_ZNK3BaneqEf.exit.thread, void" [../src/ban_s3.cpp:27]   --->   Operation 37 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln27_s = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_3, i32 32, i32 63" [../src/ban_s3.cpp:27]   --->   Operation 38 'partselect' 'trunc_ln27_s' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%bitcast_ln27 = bitcast i32 %trunc_ln27_s" [../src/ban_s3.cpp:27]   --->   Operation 39 'bitcast' 'bitcast_ln27' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (2.78ns)   --->   "%tmp_s = fcmp_oeq  i32 %bitcast_ln27, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 40 'fcmp' 'tmp_s' <Predicate = (icmp_ln27)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.06>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_3, i32 55, i32 62" [../src/ban_s3.cpp:27]   --->   Operation 41 'partselect' 'tmp' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln27_1 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %p_read_3, i32 32, i32 54" [../src/ban_s3.cpp:27]   --->   Operation 42 'partselect' 'trunc_ln27_1' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.84ns)   --->   "%icmp_ln27_1 = icmp_ne  i8 %tmp, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 43 'icmp' 'icmp_ln27_1' <Predicate = (icmp_ln27)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.05ns)   --->   "%icmp_ln27_2 = icmp_eq  i23 %trunc_ln27_1, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 44 'icmp' 'icmp_ln27_2' <Predicate = (icmp_ln27)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node and_ln27)   --->   "%or_ln27 = or i1 %icmp_ln27_2, i1 %icmp_ln27_1" [../src/ban_s3.cpp:27]   --->   Operation 45 'or' 'or_ln27' <Predicate = (icmp_ln27)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/2] (2.78ns)   --->   "%tmp_s = fcmp_oeq  i32 %bitcast_ln27, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 46 'fcmp' 'tmp_s' <Predicate = (icmp_ln27)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln27 = and i1 %or_ln27, i1 %tmp_s" [../src/ban_s3.cpp:27]   --->   Operation 47 'and' 'and_ln27' <Predicate = (icmp_ln27)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %and_ln27, void %_ZNK3BaneqEf.exit.thread, void" [../src/ban_s3.cpp:27]   --->   Operation 48 'br' 'br_ln27' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln82 = br void %_ZNK3BaneqEf.exit.thread10" [../src/ban_s3.cpp:82]   --->   Operation 49 'br' 'br_ln82' <Predicate = (!and_ln27) | (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln27_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_3, i32 64, i32 95" [../src/ban_s3.cpp:27]   --->   Operation 50 'partselect' 'trunc_ln27_2' <Predicate = (icmp_ln27 & and_ln27)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%bitcast_ln27_1 = bitcast i32 %trunc_ln27_2" [../src/ban_s3.cpp:27]   --->   Operation 51 'bitcast' 'bitcast_ln27_1' <Predicate = (icmp_ln27 & and_ln27)> <Delay = 0.00>
ST_2 : Operation 52 [2/2] (2.78ns)   --->   "%tmp_1 = fcmp_oeq  i32 %bitcast_ln27_1, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 52 'fcmp' 'tmp_1' <Predicate = (icmp_ln27 & and_ln27)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.06>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_3, i32 87, i32 94" [../src/ban_s3.cpp:27]   --->   Operation 53 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln27_3 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %p_read_3, i32 64, i32 86" [../src/ban_s3.cpp:27]   --->   Operation 54 'partselect' 'trunc_ln27_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.84ns)   --->   "%icmp_ln27_3 = icmp_ne  i8 %tmp_9, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 55 'icmp' 'icmp_ln27_3' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (1.05ns)   --->   "%icmp_ln27_5 = icmp_eq  i23 %trunc_ln27_3, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 56 'icmp' 'icmp_ln27_5' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_1)   --->   "%or_ln27_1 = or i1 %icmp_ln27_5, i1 %icmp_ln27_3" [../src/ban_s3.cpp:27]   --->   Operation 57 'or' 'or_ln27_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/2] (2.78ns)   --->   "%tmp_1 = fcmp_oeq  i32 %bitcast_ln27_1, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 58 'fcmp' 'tmp_1' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln27_1 = and i1 %or_ln27_1, i1 %tmp_1" [../src/ban_s3.cpp:27]   --->   Operation 59 'and' 'and_ln27_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %and_ln27_1, void %_ZNK3BaneqEf.exit.thread10, void %_ZNK3BaneqEf.exit" [../src/ban_s3.cpp:27]   --->   Operation 60 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln27_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_3, i32 96, i32 127" [../src/ban_s3.cpp:27]   --->   Operation 61 'partselect' 'trunc_ln27_4' <Predicate = (and_ln27_1)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%bitcast_ln27_2 = bitcast i32 %trunc_ln27_4" [../src/ban_s3.cpp:27]   --->   Operation 62 'bitcast' 'bitcast_ln27_2' <Predicate = (and_ln27_1)> <Delay = 0.00>
ST_3 : Operation 63 [2/2] (2.78ns)   --->   "%tmp_3 = fcmp_oeq  i32 %bitcast_ln27_2, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 63 'fcmp' 'tmp_3' <Predicate = (and_ln27_1)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.83>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_3, i32 119, i32 126" [../src/ban_s3.cpp:27]   --->   Operation 64 'partselect' 'tmp_2' <Predicate = (icmp_ln27 & and_ln27 & and_ln27_1)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln27_5 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %p_read_3, i32 96, i32 118" [../src/ban_s3.cpp:27]   --->   Operation 65 'partselect' 'trunc_ln27_5' <Predicate = (icmp_ln27 & and_ln27 & and_ln27_1)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.84ns)   --->   "%icmp_ln27_6 = icmp_ne  i8 %tmp_2, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 66 'icmp' 'icmp_ln27_6' <Predicate = (icmp_ln27 & and_ln27 & and_ln27_1)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (1.05ns)   --->   "%icmp_ln27_7 = icmp_eq  i23 %trunc_ln27_5, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 67 'icmp' 'icmp_ln27_7' <Predicate = (icmp_ln27 & and_ln27 & and_ln27_1)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_2)   --->   "%or_ln27_2 = or i1 %icmp_ln27_7, i1 %icmp_ln27_6" [../src/ban_s3.cpp:27]   --->   Operation 68 'or' 'or_ln27_2' <Predicate = (icmp_ln27 & and_ln27 & and_ln27_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/2] (2.78ns)   --->   "%tmp_3 = fcmp_oeq  i32 %bitcast_ln27_2, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 69 'fcmp' 'tmp_3' <Predicate = (icmp_ln27 & and_ln27 & and_ln27_1)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln27_2 = and i1 %or_ln27_2, i1 %tmp_3" [../src/ban_s3.cpp:27]   --->   Operation 70 'and' 'and_ln27_2' <Predicate = (icmp_ln27 & and_ln27 & and_ln27_1)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.77ns)   --->   "%br_ln82 = br i1 %and_ln27_2, void %_ZNK3BaneqEf.exit.thread10, void %_ZN3Ban4_sumERKS_S1_i.6.43.exit" [../src/ban_s3.cpp:82]   --->   Operation 71 'br' 'br_ln82' <Predicate = (icmp_ln27 & and_ln27 & and_ln27_1)> <Delay = 0.77>
ST_4 : Operation 72 [2/2] (2.78ns)   --->   "%tmp_5 = fcmp_oeq  i32 %p_read_2, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 72 'fcmp' 'tmp_5' <Predicate = (!and_ln27_2) | (!and_ln27_1) | (!and_ln27) | (!icmp_ln27)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.06>
ST_5 : Operation 73 [1/1] (0.99ns)   --->   "%icmp_ln27_4 = icmp_eq  i32 %b_p_read_1, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 73 'icmp' 'icmp_ln27_4' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%bitcast_ln27_3 = bitcast i32 %p_read_2" [../src/ban_s3.cpp:27]   --->   Operation 74 'bitcast' 'bitcast_ln27_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln27_3, i32 23, i32 30" [../src/ban_s3.cpp:27]   --->   Operation 75 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln27_6 = trunc i32 %bitcast_ln27_3" [../src/ban_s3.cpp:27]   --->   Operation 76 'trunc' 'trunc_ln27_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.84ns)   --->   "%icmp_ln27_8 = icmp_ne  i8 %tmp_4, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 77 'icmp' 'icmp_ln27_8' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (1.05ns)   --->   "%icmp_ln27_9 = icmp_eq  i23 %trunc_ln27_6, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 78 'icmp' 'icmp_ln27_9' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_4)   --->   "%or_ln27_3 = or i1 %icmp_ln27_9, i1 %icmp_ln27_8" [../src/ban_s3.cpp:27]   --->   Operation 79 'or' 'or_ln27_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/2] (2.78ns)   --->   "%tmp_5 = fcmp_oeq  i32 %p_read_2, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 80 'fcmp' 'tmp_5' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_4)   --->   "%and_ln27_3 = and i1 %or_ln27_3, i1 %tmp_5" [../src/ban_s3.cpp:27]   --->   Operation 81 'and' 'and_ln27_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln27_4 = and i1 %and_ln27_3, i1 %icmp_ln27_4" [../src/ban_s3.cpp:27]   --->   Operation 82 'and' 'and_ln27_4' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %and_ln27_4, void %_ZNK3BaneqEf.12.exit.thread19, void" [../src/ban_s3.cpp:27]   --->   Operation 83 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [2/2] (2.78ns)   --->   "%tmp_7 = fcmp_oeq  i32 %p_read_1, i32 0" [../src/ban_s3.cpp:85]   --->   Operation 84 'fcmp' 'tmp_7' <Predicate = (and_ln27_4)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [2/2] (2.78ns)   --->   "%tmp_10 = fcmp_oeq  i32 %p_read, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 85 'fcmp' 'tmp_10' <Predicate = (and_ln27_4)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.84>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%bitcast_ln85 = bitcast i32 %p_read_1" [../src/ban_s3.cpp:85]   --->   Operation 86 'bitcast' 'bitcast_ln85' <Predicate = (and_ln27_4)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln85, i32 23, i32 30" [../src/ban_s3.cpp:85]   --->   Operation 87 'partselect' 'tmp_6' <Predicate = (and_ln27_4)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln85 = trunc i32 %bitcast_ln85" [../src/ban_s3.cpp:85]   --->   Operation 88 'trunc' 'trunc_ln85' <Predicate = (and_ln27_4)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.84ns)   --->   "%icmp_ln85 = icmp_ne  i8 %tmp_6, i8 255" [../src/ban_s3.cpp:85]   --->   Operation 89 'icmp' 'icmp_ln85' <Predicate = (and_ln27_4)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (1.05ns)   --->   "%icmp_ln85_1 = icmp_eq  i23 %trunc_ln85, i23 0" [../src/ban_s3.cpp:85]   --->   Operation 90 'icmp' 'icmp_ln85_1' <Predicate = (and_ln27_4)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node and_ln85)   --->   "%or_ln85 = or i1 %icmp_ln85_1, i1 %icmp_ln85" [../src/ban_s3.cpp:85]   --->   Operation 91 'or' 'or_ln85' <Predicate = (and_ln27_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/2] (2.78ns)   --->   "%tmp_7 = fcmp_oeq  i32 %p_read_1, i32 0" [../src/ban_s3.cpp:85]   --->   Operation 92 'fcmp' 'tmp_7' <Predicate = (and_ln27_4)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node and_ln85)   --->   "%and_ln85_1 = and i1 %or_ln85, i1 %tmp_7" [../src/ban_s3.cpp:85]   --->   Operation 93 'and' 'and_ln85_1' <Predicate = (and_ln27_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%bitcast_ln27_4 = bitcast i32 %p_read" [../src/ban_s3.cpp:27]   --->   Operation 94 'bitcast' 'bitcast_ln27_4' <Predicate = (and_ln27_4)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln27_4, i32 23, i32 30" [../src/ban_s3.cpp:27]   --->   Operation 95 'partselect' 'tmp_8' <Predicate = (and_ln27_4)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln27_7 = trunc i32 %bitcast_ln27_4" [../src/ban_s3.cpp:27]   --->   Operation 96 'trunc' 'trunc_ln27_7' <Predicate = (and_ln27_4)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.84ns)   --->   "%icmp_ln27_10 = icmp_ne  i8 %tmp_8, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 97 'icmp' 'icmp_ln27_10' <Predicate = (and_ln27_4)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (1.05ns)   --->   "%icmp_ln27_11 = icmp_eq  i23 %trunc_ln27_7, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 98 'icmp' 'icmp_ln27_11' <Predicate = (and_ln27_4)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node and_ln85)   --->   "%or_ln27_4 = or i1 %icmp_ln27_11, i1 %icmp_ln27_10" [../src/ban_s3.cpp:27]   --->   Operation 99 'or' 'or_ln27_4' <Predicate = (and_ln27_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/2] (2.78ns)   --->   "%tmp_10 = fcmp_oeq  i32 %p_read, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 100 'fcmp' 'tmp_10' <Predicate = (and_ln27_4)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node and_ln85)   --->   "%and_ln27_5 = and i1 %or_ln27_4, i1 %tmp_10" [../src/ban_s3.cpp:27]   --->   Operation 101 'and' 'and_ln27_5' <Predicate = (and_ln27_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 102 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln85 = and i1 %and_ln85_1, i1 %and_ln27_5" [../src/ban_s3.cpp:85]   --->   Operation 102 'and' 'and_ln85' <Predicate = (and_ln27_4)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %and_ln85, void %_ZNK3BaneqEf.12.exit.thread19, void" [../src/ban_s3.cpp:27]   --->   Operation 103 'br' 'br_ln27' <Predicate = (and_ln27_4)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (1.01ns)   --->   "%diff_p = sub i32 %c_p, i32 %b_p_read_1" [../src/ban_s3.cpp:88]   --->   Operation 104 'sub' 'diff_p' <Predicate = (!and_ln85) | (!and_ln27_4)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.99ns)   --->   "%icmp_ln91 = icmp_sgt  i32 %diff_p, i32 2" [../src/ban_s3.cpp:91]   --->   Operation 105 'icmp' 'icmp_ln91' <Predicate = (!and_ln85) | (!and_ln27_4)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void, void" [../src/ban_s3.cpp:91]   --->   Operation 106 'br' 'br_ln91' <Predicate = (!and_ln85) | (!and_ln27_4)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.99ns)   --->   "%icmp_ln94 = icmp_slt  i32 %diff_p, i32 4294967294" [../src/ban_s3.cpp:94]   --->   Operation 107 'icmp' 'icmp_ln94' <Predicate = (!and_ln85 & !icmp_ln91) | (!and_ln27_4 & !icmp_ln91)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (0.77ns)   --->   "%br_ln94 = br i1 %icmp_ln94, void, void %_ZN3Ban4_sumERKS_S1_i.6.43.exit" [../src/ban_s3.cpp:94]   --->   Operation 108 'br' 'br_ln94' <Predicate = (!and_ln85 & !icmp_ln91) | (!and_ln27_4 & !icmp_ln91)> <Delay = 0.77>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %diff_p, i32 31" [../src/ban_s3.cpp:98]   --->   Operation 109 'bitselect' 'tmp_11' <Predicate = (!and_ln85 & !icmp_ln91 & !icmp_ln94) | (!and_ln27_4 & !icmp_ln91 & !icmp_ln94)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_3, i32 32, i32 63" [../src/ban_s3.cpp:69]   --->   Operation 110 'partselect' 'trunc_ln8' <Predicate = (!and_ln85 & !icmp_ln91 & !icmp_ln94) | (!and_ln27_4 & !icmp_ln91 & !icmp_ln94)> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%bitcast_ln69 = bitcast i32 %trunc_ln8" [../src/ban_s3.cpp:69]   --->   Operation 111 'bitcast' 'bitcast_ln69' <Predicate = (!and_ln85 & !icmp_ln91 & !icmp_ln94) | (!and_ln27_4 & !icmp_ln91 & !icmp_ln94)> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln98 = br i1 %tmp_11, void, void" [../src/ban_s3.cpp:98]   --->   Operation 112 'br' 'br_ln98' <Predicate = (!and_ln85 & !icmp_ln91 & !icmp_ln94) | (!and_ln27_4 & !icmp_ln91 & !icmp_ln94)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_3, i32 64, i32 95" [../src/ban_s3.cpp:56]   --->   Operation 113 'partselect' 'trunc_ln9' <Predicate = (!and_ln85 & !icmp_ln91 & !icmp_ln94 & !tmp_11) | (!and_ln27_4 & !icmp_ln91 & !icmp_ln94 & !tmp_11)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%bitcast_ln56 = bitcast i32 %trunc_ln9" [../src/ban_s3.cpp:56]   --->   Operation 114 'bitcast' 'bitcast_ln56' <Predicate = (!and_ln85 & !icmp_ln91 & !icmp_ln94 & !tmp_11) | (!and_ln27_4 & !icmp_ln91 & !icmp_ln94 & !tmp_11)> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln56_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_3, i32 96, i32 127" [../src/ban_s3.cpp:56]   --->   Operation 115 'partselect' 'trunc_ln56_1' <Predicate = (!and_ln85 & !icmp_ln91 & !icmp_ln94 & !tmp_11) | (!and_ln27_4 & !icmp_ln91 & !icmp_ln94 & !tmp_11)> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%bitcast_ln56_1 = bitcast i32 %trunc_ln56_1" [../src/ban_s3.cpp:56]   --->   Operation 116 'bitcast' 'bitcast_ln56_1' <Predicate = (!and_ln85 & !icmp_ln91 & !icmp_ln94 & !tmp_11) | (!and_ln27_4 & !icmp_ln91 & !icmp_ln94 & !tmp_11)> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.58ns)   --->   "%switch_ln58 = switch i32 %diff_p, void, i32 1, void, i32 2, void" [../src/ban_s3.cpp:58]   --->   Operation 117 'switch' 'switch_ln58' <Predicate = (!and_ln85 & !icmp_ln91 & !icmp_ln94 & !tmp_11) | (!and_ln27_4 & !icmp_ln91 & !icmp_ln94 & !tmp_11)> <Delay = 0.58>
ST_6 : Operation 118 [4/4] (6.84ns)   --->   "%add17_i1 = fadd i32 %bitcast_ln69, i32 %p_read_2" [../src/ban_s3.cpp:69]   --->   Operation 118 'fadd' 'add17_i1' <Predicate = (!and_ln85 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2) | (!and_ln27_4 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2)> <Delay = 6.84> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (0.99ns)   --->   "%icmp_ln58 = icmp_eq  i32 %diff_p, i32 4294967294" [../src/ban_s3.cpp:58]   --->   Operation 119 'icmp' 'icmp_ln58' <Predicate = (!and_ln85 & !icmp_ln91 & !icmp_ln94 & tmp_11) | (!and_ln27_4 & !icmp_ln91 & !icmp_ln94 & tmp_11)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (0.42ns)   --->   "%br_ln58 = br i1 %icmp_ln58, void, void %_ZN3Ban4_sumERKS_S1_i.9.46.exit" [../src/ban_s3.cpp:58]   --->   Operation 120 'br' 'br_ln58' <Predicate = (!and_ln85 & !icmp_ln91 & !icmp_ln94 & tmp_11) | (!and_ln27_4 & !icmp_ln91 & !icmp_ln94 & tmp_11)> <Delay = 0.42>
ST_6 : Operation 121 [4/4] (6.84ns)   --->   "%add_i = fadd i32 %bitcast_ln69, i32 %p_read_1" [../src/ban_s3.cpp:60]   --->   Operation 121 'fadd' 'add_i' <Predicate = (!and_ln85 & !icmp_ln91 & !icmp_ln94 & tmp_11 & !icmp_ln58) | (!and_ln27_4 & !icmp_ln91 & !icmp_ln94 & tmp_11 & !icmp_ln58)> <Delay = 6.84> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 8> <Delay = 6.84>
ST_7 : Operation 122 [4/4] (6.84ns)   --->   "%add12_i1 = fadd i32 %bitcast_ln56_1, i32 %p_read_2" [../src/ban_s3.cpp:65]   --->   Operation 122 'fadd' 'add12_i1' <Predicate = true> <Delay = 6.84> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 9> <Delay = 6.43>
ST_8 : Operation 123 [3/4] (6.43ns)   --->   "%add12_i1 = fadd i32 %bitcast_ln56_1, i32 %p_read_2" [../src/ban_s3.cpp:65]   --->   Operation 123 'fadd' 'add12_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 10> <Delay = 6.43>
ST_9 : Operation 124 [2/4] (6.43ns)   --->   "%add12_i1 = fadd i32 %bitcast_ln56_1, i32 %p_read_2" [../src/ban_s3.cpp:65]   --->   Operation 124 'fadd' 'add12_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 11> <Delay = 6.43>
ST_10 : Operation 125 [1/4] (6.43ns)   --->   "%add12_i1 = fadd i32 %bitcast_ln56_1, i32 %p_read_2" [../src/ban_s3.cpp:65]   --->   Operation 125 'fadd' 'add12_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 126 [1/1] (0.77ns)   --->   "%br_ln66 = br void %_ZN3Ban4_sumERKS_S1_i.6.43.exit" [../src/ban_s3.cpp:66]   --->   Operation 126 'br' 'br_ln66' <Predicate = true> <Delay = 0.77>

State 11 <SV = 8> <Delay = 6.84>
ST_11 : Operation 127 [4/4] (6.84ns)   --->   "%add_i1 = fadd i32 %bitcast_ln56, i32 %p_read_2" [../src/ban_s3.cpp:60]   --->   Operation 127 'fadd' 'add_i1' <Predicate = true> <Delay = 6.84> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 128 [4/4] (6.43ns)   --->   "%add7_i1 = fadd i32 %bitcast_ln56_1, i32 %p_read_1" [../src/ban_s3.cpp:61]   --->   Operation 128 'fadd' 'add7_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 9> <Delay = 6.43>
ST_12 : Operation 129 [3/4] (6.43ns)   --->   "%add_i1 = fadd i32 %bitcast_ln56, i32 %p_read_2" [../src/ban_s3.cpp:60]   --->   Operation 129 'fadd' 'add_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 130 [3/4] (6.43ns)   --->   "%add7_i1 = fadd i32 %bitcast_ln56_1, i32 %p_read_1" [../src/ban_s3.cpp:61]   --->   Operation 130 'fadd' 'add7_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 10> <Delay = 6.43>
ST_13 : Operation 131 [2/4] (6.43ns)   --->   "%add_i1 = fadd i32 %bitcast_ln56, i32 %p_read_2" [../src/ban_s3.cpp:60]   --->   Operation 131 'fadd' 'add_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 132 [2/4] (6.43ns)   --->   "%add7_i1 = fadd i32 %bitcast_ln56_1, i32 %p_read_1" [../src/ban_s3.cpp:61]   --->   Operation 132 'fadd' 'add7_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 11> <Delay = 6.43>
ST_14 : Operation 133 [1/4] (6.43ns)   --->   "%add_i1 = fadd i32 %bitcast_ln56, i32 %p_read_2" [../src/ban_s3.cpp:60]   --->   Operation 133 'fadd' 'add_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 134 [1/4] (6.43ns)   --->   "%add7_i1 = fadd i32 %bitcast_ln56_1, i32 %p_read_1" [../src/ban_s3.cpp:61]   --->   Operation 134 'fadd' 'add7_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 135 [1/1] (0.77ns)   --->   "%br_ln62 = br void %_ZN3Ban4_sumERKS_S1_i.6.43.exit" [../src/ban_s3.cpp:62]   --->   Operation 135 'br' 'br_ln62' <Predicate = true> <Delay = 0.77>

State 15 <SV = 6> <Delay = 6.84>
ST_15 : Operation 136 [3/4] (6.43ns)   --->   "%add17_i1 = fadd i32 %bitcast_ln69, i32 %p_read_2" [../src/ban_s3.cpp:69]   --->   Operation 136 'fadd' 'add17_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 137 [4/4] (6.84ns)   --->   "%add22_i1 = fadd i32 %bitcast_ln56, i32 %p_read_1" [../src/ban_s3.cpp:70]   --->   Operation 137 'fadd' 'add22_i1' <Predicate = true> <Delay = 6.84> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 7> <Delay = 6.84>
ST_16 : Operation 138 [2/4] (6.43ns)   --->   "%add17_i1 = fadd i32 %bitcast_ln69, i32 %p_read_2" [../src/ban_s3.cpp:69]   --->   Operation 138 'fadd' 'add17_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 139 [3/4] (6.43ns)   --->   "%add22_i1 = fadd i32 %bitcast_ln56, i32 %p_read_1" [../src/ban_s3.cpp:70]   --->   Operation 139 'fadd' 'add22_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 140 [4/4] (6.84ns)   --->   "%add27_i1 = fadd i32 %bitcast_ln56_1, i32 %p_read" [../src/ban_s3.cpp:71]   --->   Operation 140 'fadd' 'add27_i1' <Predicate = true> <Delay = 6.84> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 8> <Delay = 6.43>
ST_17 : Operation 141 [1/4] (6.43ns)   --->   "%add17_i1 = fadd i32 %bitcast_ln69, i32 %p_read_2" [../src/ban_s3.cpp:69]   --->   Operation 141 'fadd' 'add17_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 142 [2/4] (6.43ns)   --->   "%add22_i1 = fadd i32 %bitcast_ln56, i32 %p_read_1" [../src/ban_s3.cpp:70]   --->   Operation 142 'fadd' 'add22_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 143 [3/4] (6.43ns)   --->   "%add27_i1 = fadd i32 %bitcast_ln56_1, i32 %p_read" [../src/ban_s3.cpp:71]   --->   Operation 143 'fadd' 'add27_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 9> <Delay = 6.43>
ST_18 : Operation 144 [1/4] (6.43ns)   --->   "%add22_i1 = fadd i32 %bitcast_ln56, i32 %p_read_1" [../src/ban_s3.cpp:70]   --->   Operation 144 'fadd' 'add22_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 145 [2/4] (6.43ns)   --->   "%add27_i1 = fadd i32 %bitcast_ln56_1, i32 %p_read" [../src/ban_s3.cpp:71]   --->   Operation 145 'fadd' 'add27_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 146 [2/2] (2.78ns)   --->   "%tmp_13 = fcmp_oeq  i32 %add17_i1, i32 0" [../src/ban_s3.cpp:32]   --->   Operation 146 'fcmp' 'tmp_13' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 10> <Delay = 6.43>
ST_19 : Operation 147 [1/4] (6.43ns)   --->   "%add27_i1 = fadd i32 %bitcast_ln56_1, i32 %p_read" [../src/ban_s3.cpp:71]   --->   Operation 147 'fadd' 'add27_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 148 [1/1] (0.00ns)   --->   "%bitcast_ln32 = bitcast i32 %add17_i1" [../src/ban_s3.cpp:32]   --->   Operation 148 'bitcast' 'bitcast_ln32' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln32, i32 23, i32 30" [../src/ban_s3.cpp:32]   --->   Operation 149 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i32 %bitcast_ln32" [../src/ban_s3.cpp:32]   --->   Operation 150 'trunc' 'trunc_ln32' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 151 [1/1] (0.84ns)   --->   "%icmp_ln32 = icmp_ne  i8 %tmp_12, i8 255" [../src/ban_s3.cpp:32]   --->   Operation 151 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 152 [1/1] (1.05ns)   --->   "%icmp_ln32_2 = icmp_eq  i23 %trunc_ln32, i23 0" [../src/ban_s3.cpp:32]   --->   Operation 152 'icmp' 'icmp_ln32_2' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node and_ln32)   --->   "%or_ln32 = or i1 %icmp_ln32_2, i1 %icmp_ln32" [../src/ban_s3.cpp:32]   --->   Operation 153 'or' 'or_ln32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 154 [1/2] (2.78ns)   --->   "%tmp_13 = fcmp_oeq  i32 %add17_i1, i32 0" [../src/ban_s3.cpp:32]   --->   Operation 154 'fcmp' 'tmp_13' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 155 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln32 = and i1 %or_ln32, i1 %tmp_13" [../src/ban_s3.cpp:32]   --->   Operation 155 'and' 'and_ln32' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 156 [1/1] (0.77ns)   --->   "%br_ln32 = br i1 %and_ln32, void %_ZN3Ban4_sumERKS_S1_i.6.43.exit, void" [../src/ban_s3.cpp:32]   --->   Operation 156 'br' 'br_ln32' <Predicate = true> <Delay = 0.77>
ST_19 : Operation 157 [2/2] (2.78ns)   --->   "%tmp_15 = fcmp_oeq  i32 %add22_i1, i32 0" [../src/ban_s3.cpp:35]   --->   Operation 157 'fcmp' 'tmp_15' <Predicate = (and_ln32)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 11> <Delay = 3.06>
ST_20 : Operation 158 [1/1] (0.00ns)   --->   "%bitcast_ln35 = bitcast i32 %add22_i1" [../src/ban_s3.cpp:35]   --->   Operation 158 'bitcast' 'bitcast_ln35' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35, i32 23, i32 30" [../src/ban_s3.cpp:35]   --->   Operation 159 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i32 %bitcast_ln35" [../src/ban_s3.cpp:35]   --->   Operation 160 'trunc' 'trunc_ln35' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 161 [1/1] (0.84ns)   --->   "%icmp_ln35 = icmp_ne  i8 %tmp_14, i8 255" [../src/ban_s3.cpp:35]   --->   Operation 161 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 162 [1/1] (1.05ns)   --->   "%icmp_ln35_2 = icmp_eq  i23 %trunc_ln35, i23 0" [../src/ban_s3.cpp:35]   --->   Operation 162 'icmp' 'icmp_ln35_2' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node and_ln35)   --->   "%or_ln35 = or i1 %icmp_ln35_2, i1 %icmp_ln35" [../src/ban_s3.cpp:35]   --->   Operation 163 'or' 'or_ln35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 164 [1/2] (2.78ns)   --->   "%tmp_15 = fcmp_oeq  i32 %add22_i1, i32 0" [../src/ban_s3.cpp:35]   --->   Operation 164 'fcmp' 'tmp_15' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 165 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln35 = and i1 %or_ln35, i1 %tmp_15" [../src/ban_s3.cpp:35]   --->   Operation 165 'and' 'and_ln35' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %and_ln35, void, void" [../src/ban_s3.cpp:35]   --->   Operation 166 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 167 [1/1] (1.01ns)   --->   "%c_p_2 = add i32 %c_p, i32 4294967295" [../src/ban_s3.cpp:39]   --->   Operation 167 'add' 'c_p_2' <Predicate = (!and_ln35)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 168 [1/1] (0.77ns)   --->   "%br_ln40 = br void %_ZN3Ban4_sumERKS_S1_i.6.43.exit" [../src/ban_s3.cpp:40]   --->   Operation 168 'br' 'br_ln40' <Predicate = (!and_ln35)> <Delay = 0.77>
ST_20 : Operation 169 [2/2] (2.78ns)   --->   "%tmp_17 = fcmp_oeq  i32 %add27_i1, i32 0" [../src/ban_s3.cpp:43]   --->   Operation 169 'fcmp' 'tmp_17' <Predicate = (and_ln35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 12> <Delay = 7.20>
ST_21 : Operation 170 [1/1] (0.00ns)   --->   "%bitcast_ln43 = bitcast i32 %add27_i1" [../src/ban_s3.cpp:43]   --->   Operation 170 'bitcast' 'bitcast_ln43' <Predicate = (!and_ln27_2 & !and_ln85 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!and_ln27_2 & !and_ln27_4 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!and_ln27_1 & !and_ln85 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!and_ln27_1 & !and_ln27_4 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!and_ln27 & !and_ln85 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!and_ln27 & !and_ln27_4 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!icmp_ln27 & !and_ln85 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!icmp_ln27 & !and_ln27_4 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35)> <Delay = 0.00>
ST_21 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln43, i32 23, i32 30" [../src/ban_s3.cpp:43]   --->   Operation 171 'partselect' 'tmp_16' <Predicate = (!and_ln27_2 & !and_ln85 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!and_ln27_2 & !and_ln27_4 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!and_ln27_1 & !and_ln85 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!and_ln27_1 & !and_ln27_4 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!and_ln27 & !and_ln85 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!and_ln27 & !and_ln27_4 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!icmp_ln27 & !and_ln85 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!icmp_ln27 & !and_ln27_4 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35)> <Delay = 0.00>
ST_21 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i32 %bitcast_ln43" [../src/ban_s3.cpp:43]   --->   Operation 172 'trunc' 'trunc_ln43' <Predicate = (!and_ln27_2 & !and_ln85 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!and_ln27_2 & !and_ln27_4 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!and_ln27_1 & !and_ln85 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!and_ln27_1 & !and_ln27_4 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!and_ln27 & !and_ln85 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!and_ln27 & !and_ln27_4 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!icmp_ln27 & !and_ln85 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!icmp_ln27 & !and_ln27_4 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35)> <Delay = 0.00>
ST_21 : Operation 173 [1/1] (0.84ns)   --->   "%icmp_ln43 = icmp_ne  i8 %tmp_16, i8 255" [../src/ban_s3.cpp:43]   --->   Operation 173 'icmp' 'icmp_ln43' <Predicate = (!and_ln27_2 & !and_ln85 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!and_ln27_2 & !and_ln27_4 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!and_ln27_1 & !and_ln85 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!and_ln27_1 & !and_ln27_4 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!and_ln27 & !and_ln85 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!and_ln27 & !and_ln27_4 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!icmp_ln27 & !and_ln85 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!icmp_ln27 & !and_ln27_4 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 174 [1/1] (1.05ns)   --->   "%icmp_ln43_2 = icmp_eq  i23 %trunc_ln43, i23 0" [../src/ban_s3.cpp:43]   --->   Operation 174 'icmp' 'icmp_ln43_2' <Predicate = (!and_ln27_2 & !and_ln85 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!and_ln27_2 & !and_ln27_4 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!and_ln27_1 & !and_ln85 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!and_ln27_1 & !and_ln27_4 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!and_ln27 & !and_ln85 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!and_ln27 & !and_ln27_4 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!icmp_ln27 & !and_ln85 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!icmp_ln27 & !and_ln27_4 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node and_ln43)   --->   "%or_ln43 = or i1 %icmp_ln43_2, i1 %icmp_ln43" [../src/ban_s3.cpp:43]   --->   Operation 175 'or' 'or_ln43' <Predicate = (!and_ln27_2 & !and_ln85 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!and_ln27_2 & !and_ln27_4 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!and_ln27_1 & !and_ln85 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!and_ln27_1 & !and_ln27_4 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!and_ln27 & !and_ln85 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!and_ln27 & !and_ln27_4 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!icmp_ln27 & !and_ln85 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!icmp_ln27 & !and_ln27_4 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 176 [1/2] (2.78ns)   --->   "%tmp_17 = fcmp_oeq  i32 %add27_i1, i32 0" [../src/ban_s3.cpp:43]   --->   Operation 176 'fcmp' 'tmp_17' <Predicate = (!and_ln27_2 & !and_ln85 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!and_ln27_2 & !and_ln27_4 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!and_ln27_1 & !and_ln85 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!and_ln27_1 & !and_ln27_4 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!and_ln27 & !and_ln85 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!and_ln27 & !and_ln27_4 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!icmp_ln27 & !and_ln85 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!icmp_ln27 & !and_ln27_4 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 177 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln43 = and i1 %or_ln43, i1 %tmp_17" [../src/ban_s3.cpp:43]   --->   Operation 177 'and' 'and_ln43' <Predicate = (!and_ln27_2 & !and_ln85 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!and_ln27_2 & !and_ln27_4 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!and_ln27_1 & !and_ln85 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!and_ln27_1 & !and_ln27_4 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!and_ln27 & !and_ln85 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!and_ln27 & !and_ln27_4 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!icmp_ln27 & !and_ln85 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!icmp_ln27 & !and_ln27_4 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 178 [1/1] (1.01ns)   --->   "%c_p_1 = add i32 %c_p, i32 4294967294" [../src/ban_s3.cpp:46]   --->   Operation 178 'add' 'c_p_1' <Predicate = (!and_ln27_2 & !and_ln85 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!and_ln27_2 & !and_ln27_4 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!and_ln27_1 & !and_ln85 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!and_ln27_1 & !and_ln27_4 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!and_ln27 & !and_ln85 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!and_ln27 & !and_ln27_4 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!icmp_ln27 & !and_ln85 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!icmp_ln27 & !and_ln27_4 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 179 [1/1] (0.44ns)   --->   "%select_ln43 = select i1 %and_ln43, i32 %add17_i1, i32 %add27_i1" [../src/ban_s3.cpp:43]   --->   Operation 179 'select' 'select_ln43' <Predicate = (!and_ln27_2 & !and_ln85 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!and_ln27_2 & !and_ln27_4 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!and_ln27_1 & !and_ln85 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!and_ln27_1 & !and_ln27_4 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!and_ln27 & !and_ln85 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!and_ln27 & !and_ln27_4 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!icmp_ln27 & !and_ln85 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!icmp_ln27 & !and_ln27_4 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 180 [1/1] (0.44ns)   --->   "%select_ln43_4 = select i1 %and_ln43, i32 %add27_i1, i32 0" [../src/ban_s3.cpp:43]   --->   Operation 180 'select' 'select_ln43_4' <Predicate = (!and_ln27_2 & !and_ln85 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!and_ln27_2 & !and_ln27_4 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!and_ln27_1 & !and_ln85 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!and_ln27_1 & !and_ln27_4 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!and_ln27 & !and_ln85 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!and_ln27 & !and_ln27_4 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!icmp_ln27 & !and_ln85 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!icmp_ln27 & !and_ln27_4 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 181 [1/1] (0.44ns)   --->   "%select_ln43_5 = select i1 %and_ln43, i32 0, i32 %c_p_1" [../src/ban_s3.cpp:43]   --->   Operation 181 'select' 'select_ln43_5' <Predicate = (!and_ln27_2 & !and_ln85 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!and_ln27_2 & !and_ln27_4 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!and_ln27_1 & !and_ln85 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!and_ln27_1 & !and_ln27_4 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!and_ln27 & !and_ln85 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!and_ln27 & !and_ln27_4 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!icmp_ln27 & !and_ln85 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!icmp_ln27 & !and_ln27_4 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 182 [1/1] (0.77ns)   --->   "%br_ln43 = br void %_ZN3Ban4_sumERKS_S1_i.6.43.exit" [../src/ban_s3.cpp:43]   --->   Operation 182 'br' 'br_ln43' <Predicate = (!and_ln27_2 & !and_ln85 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!and_ln27_2 & !and_ln27_4 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!and_ln27_1 & !and_ln85 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!and_ln27_1 & !and_ln27_4 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!and_ln27 & !and_ln85 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!and_ln27 & !and_ln27_4 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!icmp_ln27 & !and_ln85 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35) | (!icmp_ln27 & !and_ln27_4 & !icmp_ln91 & !icmp_ln94 & !tmp_11 & diff_p != 1 & diff_p != 2 & and_ln32 & and_ln35)> <Delay = 0.77>
ST_21 : Operation 183 [1/1] (0.00ns)   --->   "%agg_result_1_1_0 = phi i32 %p_read_1, void, i32 %add_i, void" [../src/ban_s3.cpp:79]   --->   Operation 183 'phi' 'agg_result_1_1_0' <Predicate = (!and_ln27_2 & !and_ln85 & !icmp_ln91 & !icmp_ln94 & tmp_11) | (!and_ln27_2 & !and_ln27_4 & !icmp_ln91 & !icmp_ln94 & tmp_11) | (!and_ln27_1 & !and_ln85 & !icmp_ln91 & !icmp_ln94 & tmp_11) | (!and_ln27_1 & !and_ln27_4 & !icmp_ln91 & !icmp_ln94 & tmp_11) | (!and_ln27 & !and_ln85 & !icmp_ln91 & !icmp_ln94 & tmp_11) | (!and_ln27 & !and_ln27_4 & !icmp_ln91 & !icmp_ln94 & tmp_11) | (!icmp_ln27 & !and_ln85 & !icmp_ln91 & !icmp_ln94 & tmp_11) | (!icmp_ln27 & !and_ln27_4 & !icmp_ln91 & !icmp_ln94 & tmp_11)> <Delay = 0.00>
ST_21 : Operation 184 [1/4] (6.43ns)   --->   "%storemerge = fadd i32 %bitcast_ln61_pn, i32 %p_read" [../src/ban_s3.cpp:65]   --->   Operation 184 'fadd' 'storemerge' <Predicate = (!and_ln27_2 & !and_ln85 & !icmp_ln91 & !icmp_ln94 & tmp_11) | (!and_ln27_2 & !and_ln27_4 & !icmp_ln91 & !icmp_ln94 & tmp_11) | (!and_ln27_1 & !and_ln85 & !icmp_ln91 & !icmp_ln94 & tmp_11) | (!and_ln27_1 & !and_ln27_4 & !icmp_ln91 & !icmp_ln94 & tmp_11) | (!and_ln27 & !and_ln85 & !icmp_ln91 & !icmp_ln94 & tmp_11) | (!and_ln27 & !and_ln27_4 & !icmp_ln91 & !icmp_ln94 & tmp_11) | (!icmp_ln27 & !and_ln85 & !icmp_ln91 & !icmp_ln94 & tmp_11) | (!icmp_ln27 & !and_ln27_4 & !icmp_ln91 & !icmp_ln94 & tmp_11)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 185 [1/1] (0.77ns)   --->   "%br_ln99 = br void %_ZN3Ban4_sumERKS_S1_i.6.43.exit" [../src/ban_s3.cpp:99]   --->   Operation 185 'br' 'br_ln99' <Predicate = (!and_ln27_2 & !and_ln85 & !icmp_ln91 & !icmp_ln94 & tmp_11) | (!and_ln27_2 & !and_ln27_4 & !icmp_ln91 & !icmp_ln94 & tmp_11) | (!and_ln27_1 & !and_ln85 & !icmp_ln91 & !icmp_ln94 & tmp_11) | (!and_ln27_1 & !and_ln27_4 & !icmp_ln91 & !icmp_ln94 & tmp_11) | (!and_ln27 & !and_ln85 & !icmp_ln91 & !icmp_ln94 & tmp_11) | (!and_ln27 & !and_ln27_4 & !icmp_ln91 & !icmp_ln94 & tmp_11) | (!icmp_ln27 & !and_ln85 & !icmp_ln91 & !icmp_ln94 & tmp_11) | (!icmp_ln27 & !and_ln27_4 & !icmp_ln91 & !icmp_ln94 & tmp_11)> <Delay = 0.77>
ST_21 : Operation 186 [1/1] (0.00ns)   --->   "%this_num_0_write_assign = phi i32 %bitcast_ln92, void, i32 %p_read_2, void %_ZN3Ban4_sumERKS_S1_i.9.46.exit, i32 %add17_i1, void, i32 %add22_i1, void, i32 %bitcast_ln69, void, i32 %bitcast_ln69, void, i32 %bitcast_ln86, void, i32 %p_read_2, void %_ZNK3BaneqEf.exit, i32 %p_read_2, void, i32 %select_ln43, void" [../src/ban_s3.cpp:92]   --->   Operation 186 'phi' 'this_num_0_write_assign' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 187 [1/1] (0.00ns)   --->   "%this_num_1_write_assign = phi i32 %bitcast_ln92_1, void, i32 %agg_result_1_1_0, void %_ZN3Ban4_sumERKS_S1_i.9.46.exit, i32 %add22_i1, void, i32 %add27_i1, void, i32 %bitcast_ln56, void, i32 %add_i1, void, i32 %bitcast_ln86_1, void, i32 %p_read_1, void %_ZNK3BaneqEf.exit, i32 %p_read_1, void, i32 %add22_i1, void" [../src/ban_s3.cpp:92]   --->   Operation 187 'phi' 'this_num_1_write_assign' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 188 [1/1] (0.00ns)   --->   "%this_num_2_write_assign = phi i32 %bitcast_ln92_2, void, i32 %storemerge, void %_ZN3Ban4_sumERKS_S1_i.9.46.exit, i32 %add27_i1, void, i32 0, void, i32 %add12_i1, void, i32 %add7_i1, void, i32 %bitcast_ln86_2, void, i32 %p_read, void %_ZNK3BaneqEf.exit, i32 %p_read, void, i32 %select_ln43_4, void" [../src/ban_s3.cpp:92]   --->   Operation 188 'phi' 'this_num_2_write_assign' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 189 [1/1] (0.00ns)   --->   "%this_p_write_assign = phi i32 %c_p, void, i32 %b_p_read_1, void %_ZN3Ban4_sumERKS_S1_i.9.46.exit, i32 %c_p, void, i32 %c_p_2, void, i32 %c_p, void, i32 %c_p, void, i32 %c_p, void, i32 %b_p_read_1, void %_ZNK3BaneqEf.exit, i32 %b_p_read_1, void, i32 %select_ln43_5, void"   --->   Operation 189 'phi' 'this_p_write_assign' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 190 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128 <undef>, i32 %this_p_write_assign" [../src/ban_s3.cpp:102]   --->   Operation 190 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 191 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i32 %this_num_0_write_assign" [../src/ban_s3.cpp:102]   --->   Operation 191 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 192 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i128 %mrv_1, i32 %this_num_1_write_assign" [../src/ban_s3.cpp:102]   --->   Operation 192 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 193 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i128 %mrv_2, i32 %this_num_2_write_assign" [../src/ban_s3.cpp:102]   --->   Operation 193 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 194 [1/1] (0.00ns)   --->   "%ret_ln102 = ret i128 %mrv_3" [../src/ban_s3.cpp:102]   --->   Operation 194 'ret' 'ret_ln102' <Predicate = true> <Delay = 0.00>

State 22 <SV = 6> <Delay = 6.43>
ST_22 : Operation 195 [3/4] (6.43ns)   --->   "%add_i = fadd i32 %bitcast_ln69, i32 %p_read_1" [../src/ban_s3.cpp:60]   --->   Operation 195 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 7> <Delay = 6.43>
ST_23 : Operation 196 [2/4] (6.43ns)   --->   "%add_i = fadd i32 %bitcast_ln69, i32 %p_read_1" [../src/ban_s3.cpp:60]   --->   Operation 196 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 8> <Delay = 6.43>
ST_24 : Operation 197 [1/4] (6.43ns)   --->   "%add_i = fadd i32 %bitcast_ln69, i32 %p_read_1" [../src/ban_s3.cpp:60]   --->   Operation 197 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_3, i32 64, i32 95" [../src/ban_s3.cpp:61]   --->   Operation 198 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 199 [1/1] (0.00ns)   --->   "%bitcast_ln61 = bitcast i32 %trunc_ln" [../src/ban_s3.cpp:61]   --->   Operation 199 'bitcast' 'bitcast_ln61' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 200 [1/1] (0.42ns)   --->   "%br_ln62 = br void %_ZN3Ban4_sumERKS_S1_i.9.46.exit" [../src/ban_s3.cpp:62]   --->   Operation 200 'br' 'br_ln62' <Predicate = true> <Delay = 0.42>

State 25 <SV = 9> <Delay = 6.84>
ST_25 : Operation 201 [1/1] (0.00ns)   --->   "%bitcast_ln61_pn = phi i32 %bitcast_ln69, void, i32 %bitcast_ln61, void" [../src/ban_s3.cpp:69]   --->   Operation 201 'phi' 'bitcast_ln61_pn' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 202 [4/4] (6.84ns)   --->   "%storemerge = fadd i32 %bitcast_ln61_pn, i32 %p_read" [../src/ban_s3.cpp:65]   --->   Operation 202 'fadd' 'storemerge' <Predicate = true> <Delay = 6.84> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 10> <Delay = 6.43>
ST_26 : Operation 203 [3/4] (6.43ns)   --->   "%storemerge = fadd i32 %bitcast_ln61_pn, i32 %p_read" [../src/ban_s3.cpp:65]   --->   Operation 203 'fadd' 'storemerge' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 11> <Delay = 6.43>
ST_27 : Operation 204 [2/4] (6.43ns)   --->   "%storemerge = fadd i32 %bitcast_ln61_pn, i32 %p_read" [../src/ban_s3.cpp:65]   --->   Operation 204 'fadd' 'storemerge' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 11> <Delay = 0.77>
ST_28 : Operation 205 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_3, i32 32, i32 63" [../src/ban_s3.cpp:92]   --->   Operation 205 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 206 [1/1] (0.00ns)   --->   "%bitcast_ln92 = bitcast i32 %trunc_ln7" [../src/ban_s3.cpp:92]   --->   Operation 206 'bitcast' 'bitcast_ln92' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 207 [1/1] (0.00ns)   --->   "%trunc_ln92_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_3, i32 64, i32 95" [../src/ban_s3.cpp:92]   --->   Operation 207 'partselect' 'trunc_ln92_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 208 [1/1] (0.00ns)   --->   "%bitcast_ln92_1 = bitcast i32 %trunc_ln92_1" [../src/ban_s3.cpp:92]   --->   Operation 208 'bitcast' 'bitcast_ln92_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 209 [1/1] (0.00ns)   --->   "%trunc_ln92_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_3, i32 96, i32 127" [../src/ban_s3.cpp:92]   --->   Operation 209 'partselect' 'trunc_ln92_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 210 [1/1] (0.00ns)   --->   "%bitcast_ln92_2 = bitcast i32 %trunc_ln92_2" [../src/ban_s3.cpp:92]   --->   Operation 210 'bitcast' 'bitcast_ln92_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 211 [1/1] (0.77ns)   --->   "%br_ln92 = br void %_ZN3Ban4_sumERKS_S1_i.6.43.exit" [../src/ban_s3.cpp:92]   --->   Operation 211 'br' 'br_ln92' <Predicate = true> <Delay = 0.77>

State 29 <SV = 11> <Delay = 0.77>
ST_29 : Operation 212 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_3, i32 32, i32 63" [../src/ban_s3.cpp:86]   --->   Operation 212 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 213 [1/1] (0.00ns)   --->   "%bitcast_ln86 = bitcast i32 %trunc_ln6" [../src/ban_s3.cpp:86]   --->   Operation 213 'bitcast' 'bitcast_ln86' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln86_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_3, i32 64, i32 95" [../src/ban_s3.cpp:86]   --->   Operation 214 'partselect' 'trunc_ln86_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 215 [1/1] (0.00ns)   --->   "%bitcast_ln86_1 = bitcast i32 %trunc_ln86_1" [../src/ban_s3.cpp:86]   --->   Operation 215 'bitcast' 'bitcast_ln86_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln86_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_3, i32 96, i32 127" [../src/ban_s3.cpp:86]   --->   Operation 216 'partselect' 'trunc_ln86_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 217 [1/1] (0.00ns)   --->   "%bitcast_ln86_2 = bitcast i32 %trunc_ln86_2" [../src/ban_s3.cpp:86]   --->   Operation 217 'bitcast' 'bitcast_ln86_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 218 [1/1] (0.77ns)   --->   "%br_ln86 = br void %_ZN3Ban4_sumERKS_S1_i.6.43.exit" [../src/ban_s3.cpp:86]   --->   Operation 218 'br' 'br_ln86' <Predicate = true> <Delay = 0.77>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read                  (read       ) [ 001111111111111111111111111111]
p_read_1                (read       ) [ 001111111111111111111111111111]
p_read_2                (read       ) [ 001111111111111111111111111111]
b_p_read_1              (read       ) [ 001111111111111111111111111111]
p_read_3                (read       ) [ 001111100000000000000011100011]
c_p                     (trunc      ) [ 001111111111111111111111111111]
icmp_ln27               (icmp       ) [ 011111111111111111111111111111]
br_ln27                 (br         ) [ 000000000000000000000000000000]
trunc_ln27_s            (partselect ) [ 000000000000000000000000000000]
bitcast_ln27            (bitcast    ) [ 001000000000000000000000000000]
tmp                     (partselect ) [ 000000000000000000000000000000]
trunc_ln27_1            (partselect ) [ 000000000000000000000000000000]
icmp_ln27_1             (icmp       ) [ 000000000000000000000000000000]
icmp_ln27_2             (icmp       ) [ 000000000000000000000000000000]
or_ln27                 (or         ) [ 000000000000000000000000000000]
tmp_s                   (fcmp       ) [ 000000000000000000000000000000]
and_ln27                (and        ) [ 001111111111111111111111111111]
br_ln27                 (br         ) [ 000000000000000000000000000000]
br_ln82                 (br         ) [ 000000000000000000000000000000]
trunc_ln27_2            (partselect ) [ 000000000000000000000000000000]
bitcast_ln27_1          (bitcast    ) [ 000100000000000000000000000000]
tmp_9                   (partselect ) [ 000000000000000000000000000000]
trunc_ln27_3            (partselect ) [ 000000000000000000000000000000]
icmp_ln27_3             (icmp       ) [ 000000000000000000000000000000]
icmp_ln27_5             (icmp       ) [ 000000000000000000000000000000]
or_ln27_1               (or         ) [ 000000000000000000000000000000]
tmp_1                   (fcmp       ) [ 000000000000000000000000000000]
and_ln27_1              (and        ) [ 000111111111111111111111111111]
br_ln27                 (br         ) [ 000000000000000000000000000000]
trunc_ln27_4            (partselect ) [ 000000000000000000000000000000]
bitcast_ln27_2          (bitcast    ) [ 000010000000000000000000000000]
tmp_2                   (partselect ) [ 000000000000000000000000000000]
trunc_ln27_5            (partselect ) [ 000000000000000000000000000000]
icmp_ln27_6             (icmp       ) [ 000000000000000000000000000000]
icmp_ln27_7             (icmp       ) [ 000000000000000000000000000000]
or_ln27_2               (or         ) [ 000000000000000000000000000000]
tmp_3                   (fcmp       ) [ 000000000000000000000000000000]
and_ln27_2              (and        ) [ 000011111111111111111111111111]
br_ln82                 (br         ) [ 000011111111111111111111111111]
icmp_ln27_4             (icmp       ) [ 000000000000000000000000000000]
bitcast_ln27_3          (bitcast    ) [ 000000000000000000000000000000]
tmp_4                   (partselect ) [ 000000000000000000000000000000]
trunc_ln27_6            (trunc      ) [ 000000000000000000000000000000]
icmp_ln27_8             (icmp       ) [ 000000000000000000000000000000]
icmp_ln27_9             (icmp       ) [ 000000000000000000000000000000]
or_ln27_3               (or         ) [ 000000000000000000000000000000]
tmp_5                   (fcmp       ) [ 000000000000000000000000000000]
and_ln27_3              (and        ) [ 000000000000000000000000000000]
and_ln27_4              (and        ) [ 000001111111111111111111111111]
br_ln27                 (br         ) [ 000000000000000000000000000000]
bitcast_ln85            (bitcast    ) [ 000000000000000000000000000000]
tmp_6                   (partselect ) [ 000000000000000000000000000000]
trunc_ln85              (trunc      ) [ 000000000000000000000000000000]
icmp_ln85               (icmp       ) [ 000000000000000000000000000000]
icmp_ln85_1             (icmp       ) [ 000000000000000000000000000000]
or_ln85                 (or         ) [ 000000000000000000000000000000]
tmp_7                   (fcmp       ) [ 000000000000000000000000000000]
and_ln85_1              (and        ) [ 000000000000000000000000000000]
bitcast_ln27_4          (bitcast    ) [ 000000000000000000000000000000]
tmp_8                   (partselect ) [ 000000000000000000000000000000]
trunc_ln27_7            (trunc      ) [ 000000000000000000000000000000]
icmp_ln27_10            (icmp       ) [ 000000000000000000000000000000]
icmp_ln27_11            (icmp       ) [ 000000000000000000000000000000]
or_ln27_4               (or         ) [ 000000000000000000000000000000]
tmp_10                  (fcmp       ) [ 000000000000000000000000000000]
and_ln27_5              (and        ) [ 000000000000000000000000000000]
and_ln85                (and        ) [ 000000111111111111111111111111]
br_ln27                 (br         ) [ 000000000000000000000000000000]
diff_p                  (sub        ) [ 000000111111111111111111111111]
icmp_ln91               (icmp       ) [ 000000111111111111111111111111]
br_ln91                 (br         ) [ 000000000000000000000000000000]
icmp_ln94               (icmp       ) [ 000000111111111111111111111111]
br_ln94                 (br         ) [ 000010111111111111111111111111]
tmp_11                  (bitselect  ) [ 000000111111111111111111111111]
trunc_ln8               (partselect ) [ 000000000000000000000000000000]
bitcast_ln69            (bitcast    ) [ 000010111111111111111111111111]
br_ln98                 (br         ) [ 000000000000000000000000000000]
trunc_ln9               (partselect ) [ 000000000000000000000000000000]
bitcast_ln56            (bitcast    ) [ 000010111111111111111111111111]
trunc_ln56_1            (partselect ) [ 000000000000000000000000000000]
bitcast_ln56_1          (bitcast    ) [ 000000011111111111110000000000]
switch_ln58             (switch     ) [ 000000000000000000000000000000]
icmp_ln58               (icmp       ) [ 000000100000000000000000000000]
br_ln58                 (br         ) [ 000000111111111111111111111111]
add12_i1                (fadd       ) [ 000010100010001000011100000011]
br_ln66                 (br         ) [ 000010100010001000011100000011]
add_i1                  (fadd       ) [ 000010100010001000011100000011]
add7_i1                 (fadd       ) [ 000010100010001000011100000011]
br_ln62                 (br         ) [ 000010100010001000011100000011]
add17_i1                (fadd       ) [ 000010100010001000111100000011]
add22_i1                (fadd       ) [ 000010100010001000011100000011]
add27_i1                (fadd       ) [ 000010100010001000011100000011]
bitcast_ln32            (bitcast    ) [ 000000000000000000000000000000]
tmp_12                  (partselect ) [ 000000000000000000000000000000]
trunc_ln32              (trunc      ) [ 000000000000000000000000000000]
icmp_ln32               (icmp       ) [ 000000000000000000000000000000]
icmp_ln32_2             (icmp       ) [ 000000000000000000000000000000]
or_ln32                 (or         ) [ 000000000000000000000000000000]
tmp_13                  (fcmp       ) [ 000000000000000000000000000000]
and_ln32                (and        ) [ 000000000000000000011100000000]
br_ln32                 (br         ) [ 000010100010001000011100000011]
bitcast_ln35            (bitcast    ) [ 000000000000000000000000000000]
tmp_14                  (partselect ) [ 000000000000000000000000000000]
trunc_ln35              (trunc      ) [ 000000000000000000000000000000]
icmp_ln35               (icmp       ) [ 000000000000000000000000000000]
icmp_ln35_2             (icmp       ) [ 000000000000000000000000000000]
or_ln35                 (or         ) [ 000000000000000000000000000000]
tmp_15                  (fcmp       ) [ 000000000000000000000000000000]
and_ln35                (and        ) [ 000000000000000000001100000000]
br_ln35                 (br         ) [ 000000000000000000000000000000]
c_p_2                   (add        ) [ 000010100010001000011100000011]
br_ln40                 (br         ) [ 000010100010001000011100000011]
bitcast_ln43            (bitcast    ) [ 000000000000000000000000000000]
tmp_16                  (partselect ) [ 000000000000000000000000000000]
trunc_ln43              (trunc      ) [ 000000000000000000000000000000]
icmp_ln43               (icmp       ) [ 000000000000000000000000000000]
icmp_ln43_2             (icmp       ) [ 000000000000000000000000000000]
or_ln43                 (or         ) [ 000000000000000000000000000000]
tmp_17                  (fcmp       ) [ 000000000000000000000000000000]
and_ln43                (and        ) [ 000000000000000000000000000000]
c_p_1                   (add        ) [ 000000000000000000000000000000]
select_ln43             (select     ) [ 000000000000000000000000000000]
select_ln43_4           (select     ) [ 000000000000000000000000000000]
select_ln43_5           (select     ) [ 000000000000000000000000000000]
br_ln43                 (br         ) [ 000000000000000000000000000000]
agg_result_1_1_0        (phi        ) [ 000000000000000000000100000000]
storemerge              (fadd       ) [ 000000000000000000000000000000]
br_ln99                 (br         ) [ 000000000000000000000000000000]
this_num_0_write_assign (phi        ) [ 000000000000000000000100000000]
this_num_1_write_assign (phi        ) [ 000000000000000000000100000000]
this_num_2_write_assign (phi        ) [ 000000000000000000000100000000]
this_p_write_assign     (phi        ) [ 000000000000000000000100000000]
mrv                     (insertvalue) [ 000000000000000000000000000000]
mrv_1                   (insertvalue) [ 000000000000000000000000000000]
mrv_2                   (insertvalue) [ 000000000000000000000000000000]
mrv_3                   (insertvalue) [ 000000000000000000000000000000]
ret_ln102               (ret        ) [ 000000000000000000000000000000]
add_i                   (fadd       ) [ 000000100000000000000100111100]
trunc_ln                (partselect ) [ 000000000000000000000000000000]
bitcast_ln61            (bitcast    ) [ 000000100000000000000000110000]
br_ln62                 (br         ) [ 000000100000000000000100111100]
bitcast_ln61_pn         (phi        ) [ 000000011111111111111100011111]
trunc_ln7               (partselect ) [ 000000000000000000000000000000]
bitcast_ln92            (bitcast    ) [ 000010100010001000011100000011]
trunc_ln92_1            (partselect ) [ 000000000000000000000000000000]
bitcast_ln92_1          (bitcast    ) [ 000010100010001000011100000011]
trunc_ln92_2            (partselect ) [ 000000000000000000000000000000]
bitcast_ln92_2          (bitcast    ) [ 000010100010001000011100000011]
br_ln92                 (br         ) [ 000010100010001000011100000011]
trunc_ln6               (partselect ) [ 000000000000000000000000000000]
bitcast_ln86            (bitcast    ) [ 000010100010001000011100000011]
trunc_ln86_1            (partselect ) [ 000000000000000000000000000000]
bitcast_ln86_1          (bitcast    ) [ 000010100010001000011100000011]
trunc_ln86_2            (partselect ) [ 000000000000000000000000000000]
bitcast_ln86_2          (bitcast    ) [ 000010100010001000011100000011]
br_ln86                 (br         ) [ 000010100010001000011100000011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read14">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read14"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b_p_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_p_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read8">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read8"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read9">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read9"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read10">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read10"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i128"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="p_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="p_read_1_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="p_read_2_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="b_p_read_1_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_p_read_1/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="p_read_3_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="128" slack="0"/>
<pin id="106" dir="0" index="1" bw="128" slack="0"/>
<pin id="107" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="110" class="1005" name="agg_result_1_1_0_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="112" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_1_1_0 (phireg) "/>
</bind>
</comp>

<comp id="113" class="1004" name="agg_result_1_1_0_phi_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="12"/>
<pin id="115" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="32" slack="4"/>
<pin id="117" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_1_1_0/21 "/>
</bind>
</comp>

<comp id="119" class="1005" name="this_num_0_write_assign_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="121" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="this_num_0_write_assign (phireg) "/>
</bind>
</comp>

<comp id="122" class="1004" name="this_num_0_write_assign_phi_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="1"/>
<pin id="124" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="32" slack="12"/>
<pin id="126" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="4" bw="32" slack="4"/>
<pin id="128" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="6" bw="32" slack="3"/>
<pin id="130" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="8" bw="32" slack="7"/>
<pin id="132" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="10" bw="32" slack="7"/>
<pin id="134" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="12" bw="32" slack="1"/>
<pin id="136" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="14" bw="32" slack="12"/>
<pin id="138" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="16" bw="32" slack="12"/>
<pin id="140" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="18" bw="32" slack="0"/>
<pin id="142" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="20" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="this_num_0_write_assign/21 "/>
</bind>
</comp>

<comp id="144" class="1005" name="this_num_1_write_assign_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="146" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="this_num_1_write_assign (phireg) "/>
</bind>
</comp>

<comp id="147" class="1004" name="this_num_1_write_assign_phi_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="1"/>
<pin id="149" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="32" slack="0"/>
<pin id="151" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="4" bw="32" slack="3"/>
<pin id="153" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="6" bw="32" slack="2"/>
<pin id="155" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="8" bw="32" slack="7"/>
<pin id="157" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="10" bw="32" slack="1"/>
<pin id="159" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="12" bw="32" slack="1"/>
<pin id="161" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="162" dir="0" index="14" bw="32" slack="12"/>
<pin id="163" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="16" bw="32" slack="12"/>
<pin id="165" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="166" dir="0" index="18" bw="32" slack="3"/>
<pin id="167" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="20" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="this_num_1_write_assign/21 "/>
</bind>
</comp>

<comp id="170" class="1005" name="this_num_2_write_assign_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="1"/>
<pin id="172" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="this_num_2_write_assign (phireg) "/>
</bind>
</comp>

<comp id="174" class="1004" name="this_num_2_write_assign_phi_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="1"/>
<pin id="176" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="32" slack="0"/>
<pin id="178" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="4" bw="32" slack="2"/>
<pin id="180" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="6" bw="32" slack="1"/>
<pin id="182" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="8" bw="32" slack="1"/>
<pin id="184" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="10" bw="32" slack="1"/>
<pin id="186" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="12" bw="32" slack="1"/>
<pin id="188" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="14" bw="32" slack="12"/>
<pin id="190" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="16" bw="32" slack="12"/>
<pin id="192" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="18" bw="32" slack="0"/>
<pin id="194" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="20" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="this_num_2_write_assign/21 "/>
</bind>
</comp>

<comp id="197" class="1005" name="this_p_write_assign_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="199" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="this_p_write_assign (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="this_p_write_assign_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="12"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="32" slack="12"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="4" bw="32" slack="12"/>
<pin id="206" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="6" bw="32" slack="1"/>
<pin id="208" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="8" bw="32" slack="12"/>
<pin id="210" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="10" bw="32" slack="12"/>
<pin id="212" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="213" dir="0" index="12" bw="32" slack="12"/>
<pin id="214" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="14" bw="32" slack="12"/>
<pin id="216" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="16" bw="32" slack="12"/>
<pin id="218" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="219" dir="0" index="18" bw="32" slack="0"/>
<pin id="220" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="20" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="this_p_write_assign/21 "/>
</bind>
</comp>

<comp id="222" class="1005" name="bitcast_ln61_pn_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="1"/>
<pin id="224" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="bitcast_ln61_pn (phireg) "/>
</bind>
</comp>

<comp id="225" class="1004" name="bitcast_ln61_pn_phi_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="4"/>
<pin id="227" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="32" slack="1"/>
<pin id="229" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bitcast_ln61_pn/25 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="5"/>
<pin id="235" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add17_i1/6 add_i/6 add12_i1/7 add_i1/11 add22_i1/15 add27_i1/16 storemerge/25 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="3"/>
<pin id="238" dir="0" index="1" bw="32" slack="8"/>
<pin id="239" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add7_i1/11 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_s/1 tmp_1/2 tmp_3/3 tmp_5/4 tmp_7/5 tmp_13/18 tmp_15/19 tmp_17/20 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="4"/>
<pin id="249" dir="0" index="1" bw="32" slack="0"/>
<pin id="250" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="128" slack="0"/>
<pin id="255" dir="0" index="2" bw="7" slack="0"/>
<pin id="256" dir="0" index="3" bw="7" slack="0"/>
<pin id="257" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln27_s/1 trunc_ln8/6 trunc_ln7/28 trunc_ln6/29 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="128" slack="1"/>
<pin id="265" dir="0" index="2" bw="8" slack="0"/>
<pin id="266" dir="0" index="3" bw="8" slack="0"/>
<pin id="267" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln27_2/2 trunc_ln9/6 trunc_ln/24 trunc_ln92_1/28 trunc_ln86_1/29 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="0" index="1" bw="128" slack="2"/>
<pin id="274" dir="0" index="2" bw="8" slack="0"/>
<pin id="275" dir="0" index="3" bw="8" slack="0"/>
<pin id="276" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln27_4/3 trunc_ln56_1/6 trunc_ln92_2/28 trunc_ln86_2/29 "/>
</bind>
</comp>

<comp id="280" class="1004" name="c_p_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="128" slack="0"/>
<pin id="282" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="c_p/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="icmp_ln27_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="bitcast_ln27_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="0"/>
<pin id="297" dir="0" index="1" bw="128" slack="1"/>
<pin id="298" dir="0" index="2" bw="7" slack="0"/>
<pin id="299" dir="0" index="3" bw="7" slack="0"/>
<pin id="300" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="trunc_ln27_1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="23" slack="0"/>
<pin id="306" dir="0" index="1" bw="128" slack="1"/>
<pin id="307" dir="0" index="2" bw="7" slack="0"/>
<pin id="308" dir="0" index="3" bw="7" slack="0"/>
<pin id="309" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln27_1/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="icmp_ln27_1_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="8" slack="0"/>
<pin id="315" dir="0" index="1" bw="8" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_1/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="icmp_ln27_2_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="23" slack="0"/>
<pin id="321" dir="0" index="1" bw="23" slack="0"/>
<pin id="322" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_2/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="or_ln27_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="and_ln27_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln27/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="bitcast_ln27_1_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="0"/>
<pin id="339" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_1/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_9_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="0"/>
<pin id="344" dir="0" index="1" bw="128" slack="2"/>
<pin id="345" dir="0" index="2" bw="8" slack="0"/>
<pin id="346" dir="0" index="3" bw="8" slack="0"/>
<pin id="347" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="trunc_ln27_3_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="23" slack="0"/>
<pin id="353" dir="0" index="1" bw="128" slack="2"/>
<pin id="354" dir="0" index="2" bw="8" slack="0"/>
<pin id="355" dir="0" index="3" bw="8" slack="0"/>
<pin id="356" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln27_3/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="icmp_ln27_3_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="8" slack="0"/>
<pin id="362" dir="0" index="1" bw="8" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_3/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="icmp_ln27_5_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="23" slack="0"/>
<pin id="368" dir="0" index="1" bw="23" slack="0"/>
<pin id="369" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_5/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="or_ln27_1_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27_1/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="and_ln27_1_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln27_1/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="bitcast_ln27_2_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="0"/>
<pin id="386" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_2/3 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_2_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="8" slack="0"/>
<pin id="391" dir="0" index="1" bw="128" slack="3"/>
<pin id="392" dir="0" index="2" bw="8" slack="0"/>
<pin id="393" dir="0" index="3" bw="8" slack="0"/>
<pin id="394" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="398" class="1004" name="trunc_ln27_5_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="23" slack="0"/>
<pin id="400" dir="0" index="1" bw="128" slack="3"/>
<pin id="401" dir="0" index="2" bw="8" slack="0"/>
<pin id="402" dir="0" index="3" bw="8" slack="0"/>
<pin id="403" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln27_5/4 "/>
</bind>
</comp>

<comp id="407" class="1004" name="icmp_ln27_6_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="8" slack="0"/>
<pin id="409" dir="0" index="1" bw="8" slack="0"/>
<pin id="410" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_6/4 "/>
</bind>
</comp>

<comp id="413" class="1004" name="icmp_ln27_7_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="23" slack="0"/>
<pin id="415" dir="0" index="1" bw="23" slack="0"/>
<pin id="416" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_7/4 "/>
</bind>
</comp>

<comp id="419" class="1004" name="or_ln27_2_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27_2/4 "/>
</bind>
</comp>

<comp id="425" class="1004" name="and_ln27_2_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln27_2/4 "/>
</bind>
</comp>

<comp id="431" class="1004" name="icmp_ln27_4_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="4"/>
<pin id="433" dir="0" index="1" bw="32" slack="0"/>
<pin id="434" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_4/5 "/>
</bind>
</comp>

<comp id="436" class="1004" name="bitcast_ln27_3_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="4"/>
<pin id="438" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_3/5 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_4_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="8" slack="0"/>
<pin id="441" dir="0" index="1" bw="32" slack="0"/>
<pin id="442" dir="0" index="2" bw="6" slack="0"/>
<pin id="443" dir="0" index="3" bw="6" slack="0"/>
<pin id="444" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="449" class="1004" name="trunc_ln27_6_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="0"/>
<pin id="451" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27_6/5 "/>
</bind>
</comp>

<comp id="453" class="1004" name="icmp_ln27_8_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="8" slack="0"/>
<pin id="455" dir="0" index="1" bw="8" slack="0"/>
<pin id="456" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_8/5 "/>
</bind>
</comp>

<comp id="459" class="1004" name="icmp_ln27_9_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="23" slack="0"/>
<pin id="461" dir="0" index="1" bw="23" slack="0"/>
<pin id="462" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_9/5 "/>
</bind>
</comp>

<comp id="465" class="1004" name="or_ln27_3_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27_3/5 "/>
</bind>
</comp>

<comp id="471" class="1004" name="and_ln27_3_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="0"/>
<pin id="473" dir="0" index="1" bw="1" slack="0"/>
<pin id="474" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln27_3/5 "/>
</bind>
</comp>

<comp id="477" class="1004" name="and_ln27_4_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="0"/>
<pin id="479" dir="0" index="1" bw="1" slack="0"/>
<pin id="480" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln27_4/5 "/>
</bind>
</comp>

<comp id="483" class="1004" name="bitcast_ln85_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="5"/>
<pin id="485" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln85/6 "/>
</bind>
</comp>

<comp id="486" class="1004" name="tmp_6_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="8" slack="0"/>
<pin id="488" dir="0" index="1" bw="32" slack="0"/>
<pin id="489" dir="0" index="2" bw="6" slack="0"/>
<pin id="490" dir="0" index="3" bw="6" slack="0"/>
<pin id="491" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="496" class="1004" name="trunc_ln85_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="0"/>
<pin id="498" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln85/6 "/>
</bind>
</comp>

<comp id="500" class="1004" name="icmp_ln85_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="8" slack="0"/>
<pin id="502" dir="0" index="1" bw="8" slack="0"/>
<pin id="503" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85/6 "/>
</bind>
</comp>

<comp id="506" class="1004" name="icmp_ln85_1_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="23" slack="0"/>
<pin id="508" dir="0" index="1" bw="23" slack="0"/>
<pin id="509" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85_1/6 "/>
</bind>
</comp>

<comp id="512" class="1004" name="or_ln85_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="0" index="1" bw="1" slack="0"/>
<pin id="515" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln85/6 "/>
</bind>
</comp>

<comp id="518" class="1004" name="and_ln85_1_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="0" index="1" bw="1" slack="0"/>
<pin id="521" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln85_1/6 "/>
</bind>
</comp>

<comp id="524" class="1004" name="bitcast_ln27_4_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="5"/>
<pin id="526" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_4/6 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_8_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="8" slack="0"/>
<pin id="529" dir="0" index="1" bw="32" slack="0"/>
<pin id="530" dir="0" index="2" bw="6" slack="0"/>
<pin id="531" dir="0" index="3" bw="6" slack="0"/>
<pin id="532" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/6 "/>
</bind>
</comp>

<comp id="537" class="1004" name="trunc_ln27_7_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="0"/>
<pin id="539" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27_7/6 "/>
</bind>
</comp>

<comp id="541" class="1004" name="icmp_ln27_10_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="8" slack="0"/>
<pin id="543" dir="0" index="1" bw="8" slack="0"/>
<pin id="544" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_10/6 "/>
</bind>
</comp>

<comp id="547" class="1004" name="icmp_ln27_11_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="23" slack="0"/>
<pin id="549" dir="0" index="1" bw="23" slack="0"/>
<pin id="550" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_11/6 "/>
</bind>
</comp>

<comp id="553" class="1004" name="or_ln27_4_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="1" slack="0"/>
<pin id="556" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27_4/6 "/>
</bind>
</comp>

<comp id="559" class="1004" name="and_ln27_5_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="0"/>
<pin id="561" dir="0" index="1" bw="1" slack="0"/>
<pin id="562" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln27_5/6 "/>
</bind>
</comp>

<comp id="565" class="1004" name="and_ln85_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="0"/>
<pin id="567" dir="0" index="1" bw="1" slack="0"/>
<pin id="568" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln85/6 "/>
</bind>
</comp>

<comp id="571" class="1004" name="diff_p_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="5"/>
<pin id="573" dir="0" index="1" bw="32" slack="5"/>
<pin id="574" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="diff_p/6 "/>
</bind>
</comp>

<comp id="575" class="1004" name="icmp_ln91_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="0"/>
<pin id="577" dir="0" index="1" bw="32" slack="0"/>
<pin id="578" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln91/6 "/>
</bind>
</comp>

<comp id="581" class="1004" name="icmp_ln94_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="0"/>
<pin id="583" dir="0" index="1" bw="32" slack="0"/>
<pin id="584" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln94/6 "/>
</bind>
</comp>

<comp id="587" class="1004" name="tmp_11_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="0"/>
<pin id="589" dir="0" index="1" bw="32" slack="0"/>
<pin id="590" dir="0" index="2" bw="6" slack="0"/>
<pin id="591" dir="1" index="3" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/6 "/>
</bind>
</comp>

<comp id="595" class="1004" name="bitcast_ln69_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="0"/>
<pin id="597" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln69/6 "/>
</bind>
</comp>

<comp id="600" class="1004" name="bitcast_ln56_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="0"/>
<pin id="602" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln56/6 "/>
</bind>
</comp>

<comp id="604" class="1004" name="bitcast_ln56_1_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="0"/>
<pin id="606" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln56_1/6 "/>
</bind>
</comp>

<comp id="608" class="1004" name="icmp_ln58_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="0"/>
<pin id="610" dir="0" index="1" bw="32" slack="0"/>
<pin id="611" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58/6 "/>
</bind>
</comp>

<comp id="614" class="1004" name="bitcast_ln32_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="2"/>
<pin id="616" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32/19 "/>
</bind>
</comp>

<comp id="617" class="1004" name="tmp_12_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="8" slack="0"/>
<pin id="619" dir="0" index="1" bw="32" slack="0"/>
<pin id="620" dir="0" index="2" bw="6" slack="0"/>
<pin id="621" dir="0" index="3" bw="6" slack="0"/>
<pin id="622" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/19 "/>
</bind>
</comp>

<comp id="627" class="1004" name="trunc_ln32_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="32" slack="0"/>
<pin id="629" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln32/19 "/>
</bind>
</comp>

<comp id="631" class="1004" name="icmp_ln32_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="8" slack="0"/>
<pin id="633" dir="0" index="1" bw="8" slack="0"/>
<pin id="634" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/19 "/>
</bind>
</comp>

<comp id="637" class="1004" name="icmp_ln32_2_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="23" slack="0"/>
<pin id="639" dir="0" index="1" bw="23" slack="0"/>
<pin id="640" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_2/19 "/>
</bind>
</comp>

<comp id="643" class="1004" name="or_ln32_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="1" slack="0"/>
<pin id="645" dir="0" index="1" bw="1" slack="0"/>
<pin id="646" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln32/19 "/>
</bind>
</comp>

<comp id="649" class="1004" name="and_ln32_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="0"/>
<pin id="651" dir="0" index="1" bw="1" slack="0"/>
<pin id="652" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln32/19 "/>
</bind>
</comp>

<comp id="655" class="1004" name="bitcast_ln35_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="32" slack="2"/>
<pin id="657" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln35/20 "/>
</bind>
</comp>

<comp id="658" class="1004" name="tmp_14_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="8" slack="0"/>
<pin id="660" dir="0" index="1" bw="32" slack="0"/>
<pin id="661" dir="0" index="2" bw="6" slack="0"/>
<pin id="662" dir="0" index="3" bw="6" slack="0"/>
<pin id="663" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/20 "/>
</bind>
</comp>

<comp id="668" class="1004" name="trunc_ln35_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="0"/>
<pin id="670" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln35/20 "/>
</bind>
</comp>

<comp id="672" class="1004" name="icmp_ln35_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="8" slack="0"/>
<pin id="674" dir="0" index="1" bw="8" slack="0"/>
<pin id="675" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/20 "/>
</bind>
</comp>

<comp id="678" class="1004" name="icmp_ln35_2_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="23" slack="0"/>
<pin id="680" dir="0" index="1" bw="23" slack="0"/>
<pin id="681" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35_2/20 "/>
</bind>
</comp>

<comp id="684" class="1004" name="or_ln35_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="0"/>
<pin id="686" dir="0" index="1" bw="1" slack="0"/>
<pin id="687" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35/20 "/>
</bind>
</comp>

<comp id="690" class="1004" name="and_ln35_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1" slack="0"/>
<pin id="692" dir="0" index="1" bw="1" slack="0"/>
<pin id="693" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35/20 "/>
</bind>
</comp>

<comp id="696" class="1004" name="c_p_2_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="32" slack="11"/>
<pin id="698" dir="0" index="1" bw="1" slack="0"/>
<pin id="699" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_p_2/20 "/>
</bind>
</comp>

<comp id="701" class="1004" name="bitcast_ln43_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="32" slack="2"/>
<pin id="703" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln43/21 "/>
</bind>
</comp>

<comp id="704" class="1004" name="tmp_16_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="8" slack="0"/>
<pin id="706" dir="0" index="1" bw="32" slack="0"/>
<pin id="707" dir="0" index="2" bw="6" slack="0"/>
<pin id="708" dir="0" index="3" bw="6" slack="0"/>
<pin id="709" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/21 "/>
</bind>
</comp>

<comp id="714" class="1004" name="trunc_ln43_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="0"/>
<pin id="716" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43/21 "/>
</bind>
</comp>

<comp id="718" class="1004" name="icmp_ln43_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="8" slack="0"/>
<pin id="720" dir="0" index="1" bw="8" slack="0"/>
<pin id="721" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/21 "/>
</bind>
</comp>

<comp id="724" class="1004" name="icmp_ln43_2_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="23" slack="0"/>
<pin id="726" dir="0" index="1" bw="23" slack="0"/>
<pin id="727" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43_2/21 "/>
</bind>
</comp>

<comp id="730" class="1004" name="or_ln43_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="1" slack="0"/>
<pin id="732" dir="0" index="1" bw="1" slack="0"/>
<pin id="733" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln43/21 "/>
</bind>
</comp>

<comp id="736" class="1004" name="and_ln43_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="1" slack="0"/>
<pin id="738" dir="0" index="1" bw="1" slack="0"/>
<pin id="739" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln43/21 "/>
</bind>
</comp>

<comp id="742" class="1004" name="c_p_1_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="12"/>
<pin id="744" dir="0" index="1" bw="2" slack="0"/>
<pin id="745" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_p_1/21 "/>
</bind>
</comp>

<comp id="747" class="1004" name="select_ln43_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="1" slack="0"/>
<pin id="749" dir="0" index="1" bw="32" slack="4"/>
<pin id="750" dir="0" index="2" bw="32" slack="2"/>
<pin id="751" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43/21 "/>
</bind>
</comp>

<comp id="754" class="1004" name="select_ln43_4_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="1" slack="0"/>
<pin id="756" dir="0" index="1" bw="32" slack="2"/>
<pin id="757" dir="0" index="2" bw="32" slack="0"/>
<pin id="758" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43_4/21 "/>
</bind>
</comp>

<comp id="762" class="1004" name="select_ln43_5_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="0"/>
<pin id="764" dir="0" index="1" bw="32" slack="0"/>
<pin id="765" dir="0" index="2" bw="32" slack="0"/>
<pin id="766" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43_5/21 "/>
</bind>
</comp>

<comp id="771" class="1004" name="mrv_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="128" slack="0"/>
<pin id="773" dir="0" index="1" bw="32" slack="0"/>
<pin id="774" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/21 "/>
</bind>
</comp>

<comp id="777" class="1004" name="mrv_1_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="128" slack="0"/>
<pin id="779" dir="0" index="1" bw="32" slack="0"/>
<pin id="780" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/21 "/>
</bind>
</comp>

<comp id="783" class="1004" name="mrv_2_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="128" slack="0"/>
<pin id="785" dir="0" index="1" bw="32" slack="0"/>
<pin id="786" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/21 "/>
</bind>
</comp>

<comp id="789" class="1004" name="mrv_3_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="128" slack="0"/>
<pin id="791" dir="0" index="1" bw="32" slack="0"/>
<pin id="792" dir="1" index="2" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/21 "/>
</bind>
</comp>

<comp id="795" class="1004" name="bitcast_ln61_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="32" slack="0"/>
<pin id="797" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln61/24 "/>
</bind>
</comp>

<comp id="799" class="1004" name="bitcast_ln92_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="32" slack="0"/>
<pin id="801" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln92/28 "/>
</bind>
</comp>

<comp id="803" class="1004" name="bitcast_ln92_1_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="32" slack="0"/>
<pin id="805" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln92_1/28 "/>
</bind>
</comp>

<comp id="807" class="1004" name="bitcast_ln92_2_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="32" slack="0"/>
<pin id="809" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln92_2/28 "/>
</bind>
</comp>

<comp id="811" class="1004" name="bitcast_ln86_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="32" slack="0"/>
<pin id="813" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln86/29 "/>
</bind>
</comp>

<comp id="815" class="1004" name="bitcast_ln86_1_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="32" slack="0"/>
<pin id="817" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln86_1/29 "/>
</bind>
</comp>

<comp id="819" class="1004" name="bitcast_ln86_2_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="32" slack="0"/>
<pin id="821" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln86_2/29 "/>
</bind>
</comp>

<comp id="823" class="1005" name="p_read_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="32" slack="4"/>
<pin id="825" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="p_read "/>
</bind>
</comp>

<comp id="832" class="1005" name="p_read_1_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="32" slack="4"/>
<pin id="834" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="843" class="1005" name="p_read_2_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="32" slack="3"/>
<pin id="845" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="p_read_2 "/>
</bind>
</comp>

<comp id="853" class="1005" name="b_p_read_1_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="32" slack="4"/>
<pin id="855" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="b_p_read_1 "/>
</bind>
</comp>

<comp id="862" class="1005" name="p_read_3_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="128" slack="1"/>
<pin id="864" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="p_read_3 "/>
</bind>
</comp>

<comp id="875" class="1005" name="c_p_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="32" slack="5"/>
<pin id="877" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="c_p "/>
</bind>
</comp>

<comp id="887" class="1005" name="icmp_ln27_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="1" slack="1"/>
<pin id="889" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln27 "/>
</bind>
</comp>

<comp id="891" class="1005" name="bitcast_ln27_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="32" slack="1"/>
<pin id="893" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln27 "/>
</bind>
</comp>

<comp id="896" class="1005" name="and_ln27_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="1" slack="2"/>
<pin id="898" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln27 "/>
</bind>
</comp>

<comp id="900" class="1005" name="bitcast_ln27_1_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="32" slack="1"/>
<pin id="902" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln27_1 "/>
</bind>
</comp>

<comp id="905" class="1005" name="and_ln27_1_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="1" slack="1"/>
<pin id="907" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln27_1 "/>
</bind>
</comp>

<comp id="909" class="1005" name="bitcast_ln27_2_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="32" slack="1"/>
<pin id="911" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln27_2 "/>
</bind>
</comp>

<comp id="914" class="1005" name="and_ln27_2_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="1" slack="9"/>
<pin id="916" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln27_2 "/>
</bind>
</comp>

<comp id="918" class="1005" name="and_ln27_4_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="1" slack="1"/>
<pin id="920" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln27_4 "/>
</bind>
</comp>

<comp id="922" class="1005" name="and_ln85_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="1" slack="7"/>
<pin id="924" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln85 "/>
</bind>
</comp>

<comp id="926" class="1005" name="diff_p_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="32" slack="7"/>
<pin id="928" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="diff_p "/>
</bind>
</comp>

<comp id="930" class="1005" name="icmp_ln91_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="1" slack="7"/>
<pin id="932" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln91 "/>
</bind>
</comp>

<comp id="934" class="1005" name="icmp_ln94_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="1" slack="7"/>
<pin id="936" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln94 "/>
</bind>
</comp>

<comp id="938" class="1005" name="tmp_11_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="1" slack="7"/>
<pin id="940" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="942" class="1005" name="bitcast_ln69_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="32" slack="1"/>
<pin id="944" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln69 "/>
</bind>
</comp>

<comp id="950" class="1005" name="bitcast_ln56_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="32" slack="1"/>
<pin id="952" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln56 "/>
</bind>
</comp>

<comp id="956" class="1005" name="bitcast_ln56_1_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="32" slack="2"/>
<pin id="958" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="bitcast_ln56_1 "/>
</bind>
</comp>

<comp id="965" class="1005" name="add12_i1_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="32" slack="1"/>
<pin id="967" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add12_i1 "/>
</bind>
</comp>

<comp id="970" class="1005" name="add_i1_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="32" slack="1"/>
<pin id="972" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_i1 "/>
</bind>
</comp>

<comp id="975" class="1005" name="add7_i1_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="32" slack="1"/>
<pin id="977" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add7_i1 "/>
</bind>
</comp>

<comp id="980" class="1005" name="add17_i1_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="32" slack="1"/>
<pin id="982" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add17_i1 "/>
</bind>
</comp>

<comp id="988" class="1005" name="add22_i1_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="32" slack="1"/>
<pin id="990" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add22_i1 "/>
</bind>
</comp>

<comp id="997" class="1005" name="add27_i1_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="32" slack="1"/>
<pin id="999" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add27_i1 "/>
</bind>
</comp>

<comp id="1007" class="1005" name="and_ln32_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="1" slack="2"/>
<pin id="1009" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln32 "/>
</bind>
</comp>

<comp id="1011" class="1005" name="and_ln35_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="1" slack="1"/>
<pin id="1013" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln35 "/>
</bind>
</comp>

<comp id="1015" class="1005" name="c_p_2_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="32" slack="1"/>
<pin id="1017" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_p_2 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="add_i_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="32" slack="4"/>
<pin id="1022" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="add_i "/>
</bind>
</comp>

<comp id="1025" class="1005" name="bitcast_ln61_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="32" slack="1"/>
<pin id="1027" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln61 "/>
</bind>
</comp>

<comp id="1030" class="1005" name="bitcast_ln92_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="32" slack="1"/>
<pin id="1032" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln92 "/>
</bind>
</comp>

<comp id="1035" class="1005" name="bitcast_ln92_1_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="32" slack="1"/>
<pin id="1037" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln92_1 "/>
</bind>
</comp>

<comp id="1040" class="1005" name="bitcast_ln92_2_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="32" slack="1"/>
<pin id="1042" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln92_2 "/>
</bind>
</comp>

<comp id="1045" class="1005" name="bitcast_ln86_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="32" slack="1"/>
<pin id="1047" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln86 "/>
</bind>
</comp>

<comp id="1050" class="1005" name="bitcast_ln86_1_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="32" slack="1"/>
<pin id="1052" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln86_1 "/>
</bind>
</comp>

<comp id="1055" class="1005" name="bitcast_ln86_2_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="32" slack="1"/>
<pin id="1057" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln86_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="84"><net_src comp="10" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="10" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="10" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="12" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="14" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="169"><net_src comp="113" pin="4"/><net_sink comp="147" pin=2"/></net>

<net id="173"><net_src comp="24" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="196"><net_src comp="170" pin="1"/><net_sink comp="174" pin=6"/></net>

<net id="231"><net_src comp="225" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="240"><net_src comp="232" pin="2"/><net_sink comp="174" pin=2"/></net>

<net id="241"><net_src comp="225" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="246"><net_src comp="24" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="251"><net_src comp="24" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="258"><net_src comp="18" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="104" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="260"><net_src comp="20" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="261"><net_src comp="22" pin="0"/><net_sink comp="252" pin=3"/></net>

<net id="268"><net_src comp="18" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="40" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="270"><net_src comp="42" pin="0"/><net_sink comp="262" pin=3"/></net>

<net id="277"><net_src comp="18" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="50" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="279"><net_src comp="52" pin="0"/><net_sink comp="271" pin=3"/></net>

<net id="283"><net_src comp="104" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="288"><net_src comp="280" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="16" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="293"><net_src comp="252" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="301"><net_src comp="26" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="302"><net_src comp="28" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="303"><net_src comp="30" pin="0"/><net_sink comp="295" pin=3"/></net>

<net id="310"><net_src comp="32" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="20" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="312"><net_src comp="34" pin="0"/><net_sink comp="304" pin=3"/></net>

<net id="317"><net_src comp="295" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="36" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="304" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="38" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="319" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="313" pin="2"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="325" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="242" pin="2"/><net_sink comp="331" pin=1"/></net>

<net id="340"><net_src comp="262" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="348"><net_src comp="26" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="44" pin="0"/><net_sink comp="342" pin=2"/></net>

<net id="350"><net_src comp="46" pin="0"/><net_sink comp="342" pin=3"/></net>

<net id="357"><net_src comp="32" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="40" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="359"><net_src comp="48" pin="0"/><net_sink comp="351" pin=3"/></net>

<net id="364"><net_src comp="342" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="36" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="351" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="38" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="366" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="360" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="372" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="242" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="387"><net_src comp="271" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="395"><net_src comp="26" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="54" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="397"><net_src comp="56" pin="0"/><net_sink comp="389" pin=3"/></net>

<net id="404"><net_src comp="32" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="50" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="406"><net_src comp="58" pin="0"/><net_sink comp="398" pin=3"/></net>

<net id="411"><net_src comp="389" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="36" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="398" pin="4"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="38" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="413" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="407" pin="2"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="419" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="242" pin="2"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="16" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="445"><net_src comp="60" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="446"><net_src comp="436" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="447"><net_src comp="62" pin="0"/><net_sink comp="439" pin=2"/></net>

<net id="448"><net_src comp="64" pin="0"/><net_sink comp="439" pin=3"/></net>

<net id="452"><net_src comp="436" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="457"><net_src comp="439" pin="4"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="36" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="449" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="38" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="469"><net_src comp="459" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="453" pin="2"/><net_sink comp="465" pin=1"/></net>

<net id="475"><net_src comp="465" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="242" pin="2"/><net_sink comp="471" pin=1"/></net>

<net id="481"><net_src comp="471" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="431" pin="2"/><net_sink comp="477" pin=1"/></net>

<net id="492"><net_src comp="60" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="493"><net_src comp="483" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="494"><net_src comp="62" pin="0"/><net_sink comp="486" pin=2"/></net>

<net id="495"><net_src comp="64" pin="0"/><net_sink comp="486" pin=3"/></net>

<net id="499"><net_src comp="483" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="504"><net_src comp="486" pin="4"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="36" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="496" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="38" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="506" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="500" pin="2"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="512" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="242" pin="2"/><net_sink comp="518" pin=1"/></net>

<net id="533"><net_src comp="60" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="534"><net_src comp="524" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="535"><net_src comp="62" pin="0"/><net_sink comp="527" pin=2"/></net>

<net id="536"><net_src comp="64" pin="0"/><net_sink comp="527" pin=3"/></net>

<net id="540"><net_src comp="524" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="545"><net_src comp="527" pin="4"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="36" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="551"><net_src comp="537" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="38" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="557"><net_src comp="547" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="541" pin="2"/><net_sink comp="553" pin=1"/></net>

<net id="563"><net_src comp="553" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="247" pin="2"/><net_sink comp="559" pin=1"/></net>

<net id="569"><net_src comp="518" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="559" pin="2"/><net_sink comp="565" pin=1"/></net>

<net id="579"><net_src comp="571" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="66" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="585"><net_src comp="571" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="68" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="592"><net_src comp="70" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="593"><net_src comp="571" pin="2"/><net_sink comp="587" pin=1"/></net>

<net id="594"><net_src comp="72" pin="0"/><net_sink comp="587" pin=2"/></net>

<net id="598"><net_src comp="252" pin="4"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="603"><net_src comp="262" pin="4"/><net_sink comp="600" pin=0"/></net>

<net id="607"><net_src comp="271" pin="4"/><net_sink comp="604" pin=0"/></net>

<net id="612"><net_src comp="571" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="68" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="623"><net_src comp="60" pin="0"/><net_sink comp="617" pin=0"/></net>

<net id="624"><net_src comp="614" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="625"><net_src comp="62" pin="0"/><net_sink comp="617" pin=2"/></net>

<net id="626"><net_src comp="64" pin="0"/><net_sink comp="617" pin=3"/></net>

<net id="630"><net_src comp="614" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="635"><net_src comp="617" pin="4"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="36" pin="0"/><net_sink comp="631" pin=1"/></net>

<net id="641"><net_src comp="627" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="38" pin="0"/><net_sink comp="637" pin=1"/></net>

<net id="647"><net_src comp="637" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="631" pin="2"/><net_sink comp="643" pin=1"/></net>

<net id="653"><net_src comp="643" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="242" pin="2"/><net_sink comp="649" pin=1"/></net>

<net id="664"><net_src comp="60" pin="0"/><net_sink comp="658" pin=0"/></net>

<net id="665"><net_src comp="655" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="666"><net_src comp="62" pin="0"/><net_sink comp="658" pin=2"/></net>

<net id="667"><net_src comp="64" pin="0"/><net_sink comp="658" pin=3"/></net>

<net id="671"><net_src comp="655" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="676"><net_src comp="658" pin="4"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="36" pin="0"/><net_sink comp="672" pin=1"/></net>

<net id="682"><net_src comp="668" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="683"><net_src comp="38" pin="0"/><net_sink comp="678" pin=1"/></net>

<net id="688"><net_src comp="678" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="672" pin="2"/><net_sink comp="684" pin=1"/></net>

<net id="694"><net_src comp="684" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="242" pin="2"/><net_sink comp="690" pin=1"/></net>

<net id="700"><net_src comp="76" pin="0"/><net_sink comp="696" pin=1"/></net>

<net id="710"><net_src comp="60" pin="0"/><net_sink comp="704" pin=0"/></net>

<net id="711"><net_src comp="701" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="712"><net_src comp="62" pin="0"/><net_sink comp="704" pin=2"/></net>

<net id="713"><net_src comp="64" pin="0"/><net_sink comp="704" pin=3"/></net>

<net id="717"><net_src comp="701" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="722"><net_src comp="704" pin="4"/><net_sink comp="718" pin=0"/></net>

<net id="723"><net_src comp="36" pin="0"/><net_sink comp="718" pin=1"/></net>

<net id="728"><net_src comp="714" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="38" pin="0"/><net_sink comp="724" pin=1"/></net>

<net id="734"><net_src comp="724" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="735"><net_src comp="718" pin="2"/><net_sink comp="730" pin=1"/></net>

<net id="740"><net_src comp="730" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="741"><net_src comp="242" pin="2"/><net_sink comp="736" pin=1"/></net>

<net id="746"><net_src comp="68" pin="0"/><net_sink comp="742" pin=1"/></net>

<net id="752"><net_src comp="736" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="753"><net_src comp="747" pin="3"/><net_sink comp="122" pin=18"/></net>

<net id="759"><net_src comp="736" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="760"><net_src comp="24" pin="0"/><net_sink comp="754" pin=2"/></net>

<net id="761"><net_src comp="754" pin="3"/><net_sink comp="174" pin=18"/></net>

<net id="767"><net_src comp="736" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="768"><net_src comp="16" pin="0"/><net_sink comp="762" pin=1"/></net>

<net id="769"><net_src comp="742" pin="2"/><net_sink comp="762" pin=2"/></net>

<net id="770"><net_src comp="762" pin="3"/><net_sink comp="200" pin=18"/></net>

<net id="775"><net_src comp="78" pin="0"/><net_sink comp="771" pin=0"/></net>

<net id="776"><net_src comp="200" pin="20"/><net_sink comp="771" pin=1"/></net>

<net id="781"><net_src comp="771" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="782"><net_src comp="122" pin="20"/><net_sink comp="777" pin=1"/></net>

<net id="787"><net_src comp="777" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="788"><net_src comp="147" pin="20"/><net_sink comp="783" pin=1"/></net>

<net id="793"><net_src comp="783" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="794"><net_src comp="174" pin="20"/><net_sink comp="789" pin=1"/></net>

<net id="798"><net_src comp="262" pin="4"/><net_sink comp="795" pin=0"/></net>

<net id="802"><net_src comp="252" pin="4"/><net_sink comp="799" pin=0"/></net>

<net id="806"><net_src comp="262" pin="4"/><net_sink comp="803" pin=0"/></net>

<net id="810"><net_src comp="271" pin="4"/><net_sink comp="807" pin=0"/></net>

<net id="814"><net_src comp="252" pin="4"/><net_sink comp="811" pin=0"/></net>

<net id="818"><net_src comp="262" pin="4"/><net_sink comp="815" pin=0"/></net>

<net id="822"><net_src comp="271" pin="4"/><net_sink comp="819" pin=0"/></net>

<net id="826"><net_src comp="80" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="828"><net_src comp="823" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="829"><net_src comp="823" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="830"><net_src comp="823" pin="1"/><net_sink comp="174" pin=14"/></net>

<net id="831"><net_src comp="823" pin="1"/><net_sink comp="174" pin=16"/></net>

<net id="835"><net_src comp="86" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="837"><net_src comp="832" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="838"><net_src comp="832" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="839"><net_src comp="832" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="840"><net_src comp="832" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="841"><net_src comp="832" pin="1"/><net_sink comp="147" pin=14"/></net>

<net id="842"><net_src comp="832" pin="1"/><net_sink comp="147" pin=16"/></net>

<net id="846"><net_src comp="92" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="848"><net_src comp="843" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="849"><net_src comp="843" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="850"><net_src comp="843" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="851"><net_src comp="843" pin="1"/><net_sink comp="122" pin=14"/></net>

<net id="852"><net_src comp="843" pin="1"/><net_sink comp="122" pin=16"/></net>

<net id="856"><net_src comp="98" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="858"><net_src comp="853" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="859"><net_src comp="853" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="860"><net_src comp="853" pin="1"/><net_sink comp="200" pin=14"/></net>

<net id="861"><net_src comp="853" pin="1"/><net_sink comp="200" pin=16"/></net>

<net id="865"><net_src comp="104" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="867"><net_src comp="862" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="868"><net_src comp="862" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="869"><net_src comp="862" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="870"><net_src comp="862" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="871"><net_src comp="862" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="872"><net_src comp="862" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="873"><net_src comp="862" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="874"><net_src comp="862" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="878"><net_src comp="280" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="880"><net_src comp="875" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="881"><net_src comp="875" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="882"><net_src comp="875" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="883"><net_src comp="875" pin="1"/><net_sink comp="200" pin=4"/></net>

<net id="884"><net_src comp="875" pin="1"/><net_sink comp="200" pin=8"/></net>

<net id="885"><net_src comp="875" pin="1"/><net_sink comp="200" pin=10"/></net>

<net id="886"><net_src comp="875" pin="1"/><net_sink comp="200" pin=12"/></net>

<net id="890"><net_src comp="284" pin="2"/><net_sink comp="887" pin=0"/></net>

<net id="894"><net_src comp="290" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="899"><net_src comp="331" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="903"><net_src comp="337" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="908"><net_src comp="378" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="912"><net_src comp="384" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="917"><net_src comp="425" pin="2"/><net_sink comp="914" pin=0"/></net>

<net id="921"><net_src comp="477" pin="2"/><net_sink comp="918" pin=0"/></net>

<net id="925"><net_src comp="565" pin="2"/><net_sink comp="922" pin=0"/></net>

<net id="929"><net_src comp="571" pin="2"/><net_sink comp="926" pin=0"/></net>

<net id="933"><net_src comp="575" pin="2"/><net_sink comp="930" pin=0"/></net>

<net id="937"><net_src comp="581" pin="2"/><net_sink comp="934" pin=0"/></net>

<net id="941"><net_src comp="587" pin="3"/><net_sink comp="938" pin=0"/></net>

<net id="945"><net_src comp="595" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="947"><net_src comp="942" pin="1"/><net_sink comp="122" pin=8"/></net>

<net id="948"><net_src comp="942" pin="1"/><net_sink comp="122" pin=10"/></net>

<net id="949"><net_src comp="942" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="953"><net_src comp="600" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="955"><net_src comp="950" pin="1"/><net_sink comp="147" pin=8"/></net>

<net id="959"><net_src comp="604" pin="1"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="961"><net_src comp="956" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="968"><net_src comp="232" pin="2"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="174" pin=8"/></net>

<net id="973"><net_src comp="232" pin="2"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="147" pin=10"/></net>

<net id="978"><net_src comp="236" pin="2"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="174" pin=10"/></net>

<net id="983"><net_src comp="232" pin="2"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="985"><net_src comp="980" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="986"><net_src comp="980" pin="1"/><net_sink comp="747" pin=1"/></net>

<net id="987"><net_src comp="980" pin="1"/><net_sink comp="122" pin=4"/></net>

<net id="991"><net_src comp="232" pin="2"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="993"><net_src comp="988" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="994"><net_src comp="988" pin="1"/><net_sink comp="122" pin=6"/></net>

<net id="995"><net_src comp="988" pin="1"/><net_sink comp="147" pin=4"/></net>

<net id="996"><net_src comp="988" pin="1"/><net_sink comp="147" pin=18"/></net>

<net id="1000"><net_src comp="232" pin="2"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="1002"><net_src comp="997" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="1003"><net_src comp="997" pin="1"/><net_sink comp="747" pin=2"/></net>

<net id="1004"><net_src comp="997" pin="1"/><net_sink comp="754" pin=1"/></net>

<net id="1005"><net_src comp="997" pin="1"/><net_sink comp="147" pin=6"/></net>

<net id="1006"><net_src comp="997" pin="1"/><net_sink comp="174" pin=4"/></net>

<net id="1010"><net_src comp="649" pin="2"/><net_sink comp="1007" pin=0"/></net>

<net id="1014"><net_src comp="690" pin="2"/><net_sink comp="1011" pin=0"/></net>

<net id="1018"><net_src comp="696" pin="2"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="200" pin=6"/></net>

<net id="1023"><net_src comp="232" pin="2"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="1028"><net_src comp="795" pin="1"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="1033"><net_src comp="799" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="1038"><net_src comp="803" pin="1"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="1043"><net_src comp="807" pin="1"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="1048"><net_src comp="811" pin="1"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="122" pin=12"/></net>

<net id="1053"><net_src comp="815" pin="1"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="147" pin=12"/></net>

<net id="1058"><net_src comp="819" pin="1"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="174" pin=12"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: operator+.1 : p_read14 | {1 }
	Port: operator+.1 : b_p_read | {1 }
	Port: operator+.1 : p_read8 | {1 }
	Port: operator+.1 : p_read9 | {1 }
	Port: operator+.1 : p_read10 | {1 }
  - Chain level:
	State 1
		icmp_ln27 : 1
		br_ln27 : 2
		bitcast_ln27 : 1
		tmp_s : 2
	State 2
		icmp_ln27_1 : 1
		icmp_ln27_2 : 1
		or_ln27 : 2
		and_ln27 : 2
		br_ln27 : 2
		bitcast_ln27_1 : 1
		tmp_1 : 2
	State 3
		icmp_ln27_3 : 1
		icmp_ln27_5 : 1
		or_ln27_1 : 2
		and_ln27_1 : 2
		br_ln27 : 2
		bitcast_ln27_2 : 1
		tmp_3 : 2
	State 4
		icmp_ln27_6 : 1
		icmp_ln27_7 : 1
		or_ln27_2 : 2
		and_ln27_2 : 2
		br_ln82 : 2
	State 5
		tmp_4 : 1
		trunc_ln27_6 : 1
		icmp_ln27_8 : 2
		icmp_ln27_9 : 2
		or_ln27_3 : 3
		and_ln27_3 : 3
		and_ln27_4 : 3
		br_ln27 : 3
	State 6
		tmp_6 : 1
		trunc_ln85 : 1
		icmp_ln85 : 2
		icmp_ln85_1 : 2
		or_ln85 : 3
		and_ln85_1 : 3
		tmp_8 : 1
		trunc_ln27_7 : 1
		icmp_ln27_10 : 2
		icmp_ln27_11 : 2
		or_ln27_4 : 3
		and_ln27_5 : 3
		and_ln85 : 3
		br_ln27 : 3
		icmp_ln91 : 1
		br_ln91 : 2
		icmp_ln94 : 1
		br_ln94 : 2
		tmp_11 : 1
		bitcast_ln69 : 1
		br_ln98 : 2
		bitcast_ln56 : 1
		bitcast_ln56_1 : 1
		switch_ln58 : 1
		add17_i1 : 2
		icmp_ln58 : 1
		br_ln58 : 2
		add_i : 2
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		tmp_12 : 1
		trunc_ln32 : 1
		icmp_ln32 : 2
		icmp_ln32_2 : 2
		or_ln32 : 3
		and_ln32 : 3
		br_ln32 : 3
	State 20
		tmp_14 : 1
		trunc_ln35 : 1
		icmp_ln35 : 2
		icmp_ln35_2 : 2
		or_ln35 : 3
		and_ln35 : 3
		br_ln35 : 3
	State 21
		tmp_16 : 1
		trunc_ln43 : 1
		icmp_ln43 : 2
		icmp_ln43_2 : 2
		or_ln43 : 3
		and_ln43 : 3
		select_ln43 : 3
		select_ln43_4 : 3
		select_ln43_5 : 3
		this_num_0_write_assign : 4
		this_num_1_write_assign : 1
		this_num_2_write_assign : 4
		this_p_write_assign : 4
		mrv : 5
		mrv_1 : 6
		mrv_2 : 7
		mrv_3 : 8
		ret_ln102 : 9
	State 22
	State 23
	State 24
		bitcast_ln61 : 1
	State 25
		storemerge : 1
	State 26
	State 27
	State 28
		bitcast_ln92 : 1
		bitcast_ln92_1 : 1
		bitcast_ln92_2 : 1
	State 29
		bitcast_ln86 : 1
		bitcast_ln86_1 : 1
		bitcast_ln86_2 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   fadd   |       grp_fu_232      |    2    |   227   |   214   |
|          |       grp_fu_236      |    2    |   227   |   214   |
|----------|-----------------------|---------|---------|---------|
|          |    icmp_ln27_fu_284   |    0    |    0    |    20   |
|          |   icmp_ln27_1_fu_313  |    0    |    0    |    11   |
|          |   icmp_ln27_2_fu_319  |    0    |    0    |    16   |
|          |   icmp_ln27_3_fu_360  |    0    |    0    |    11   |
|          |   icmp_ln27_5_fu_366  |    0    |    0    |    16   |
|          |   icmp_ln27_6_fu_407  |    0    |    0    |    11   |
|          |   icmp_ln27_7_fu_413  |    0    |    0    |    16   |
|          |   icmp_ln27_4_fu_431  |    0    |    0    |    20   |
|          |   icmp_ln27_8_fu_453  |    0    |    0    |    11   |
|          |   icmp_ln27_9_fu_459  |    0    |    0    |    16   |
|          |    icmp_ln85_fu_500   |    0    |    0    |    11   |
|   icmp   |   icmp_ln85_1_fu_506  |    0    |    0    |    16   |
|          |  icmp_ln27_10_fu_541  |    0    |    0    |    11   |
|          |  icmp_ln27_11_fu_547  |    0    |    0    |    16   |
|          |    icmp_ln91_fu_575   |    0    |    0    |    20   |
|          |    icmp_ln94_fu_581   |    0    |    0    |    20   |
|          |    icmp_ln58_fu_608   |    0    |    0    |    20   |
|          |    icmp_ln32_fu_631   |    0    |    0    |    11   |
|          |   icmp_ln32_2_fu_637  |    0    |    0    |    16   |
|          |    icmp_ln35_fu_672   |    0    |    0    |    11   |
|          |   icmp_ln35_2_fu_678  |    0    |    0    |    16   |
|          |    icmp_ln43_fu_718   |    0    |    0    |    11   |
|          |   icmp_ln43_2_fu_724  |    0    |    0    |    16   |
|----------|-----------------------|---------|---------|---------|
|          |   select_ln43_fu_747  |    0    |    0    |    32   |
|  select  |  select_ln43_4_fu_754 |    0    |    0    |    32   |
|          |  select_ln43_5_fu_762 |    0    |    0    |    32   |
|----------|-----------------------|---------|---------|---------|
|    add   |      c_p_2_fu_696     |    0    |    0    |    39   |
|          |      c_p_1_fu_742     |    0    |    0    |    39   |
|----------|-----------------------|---------|---------|---------|
|    sub   |     diff_p_fu_571     |    0    |    0    |    39   |
|----------|-----------------------|---------|---------|---------|
|          |    and_ln27_fu_331    |    0    |    0    |    2    |
|          |   and_ln27_1_fu_378   |    0    |    0    |    2    |
|          |   and_ln27_2_fu_425   |    0    |    0    |    2    |
|          |   and_ln27_3_fu_471   |    0    |    0    |    2    |
|          |   and_ln27_4_fu_477   |    0    |    0    |    2    |
|    and   |   and_ln85_1_fu_518   |    0    |    0    |    2    |
|          |   and_ln27_5_fu_559   |    0    |    0    |    2    |
|          |    and_ln85_fu_565    |    0    |    0    |    2    |
|          |    and_ln32_fu_649    |    0    |    0    |    2    |
|          |    and_ln35_fu_690    |    0    |    0    |    2    |
|          |    and_ln43_fu_736    |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|          |     or_ln27_fu_325    |    0    |    0    |    2    |
|          |    or_ln27_1_fu_372   |    0    |    0    |    2    |
|          |    or_ln27_2_fu_419   |    0    |    0    |    2    |
|          |    or_ln27_3_fu_465   |    0    |    0    |    2    |
|    or    |     or_ln85_fu_512    |    0    |    0    |    2    |
|          |    or_ln27_4_fu_553   |    0    |    0    |    2    |
|          |     or_ln32_fu_643    |    0    |    0    |    2    |
|          |     or_ln35_fu_684    |    0    |    0    |    2    |
|          |     or_ln43_fu_730    |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|          |   p_read_read_fu_80   |    0    |    0    |    0    |
|          |  p_read_1_read_fu_86  |    0    |    0    |    0    |
|   read   |  p_read_2_read_fu_92  |    0    |    0    |    0    |
|          | b_p_read_1_read_fu_98 |    0    |    0    |    0    |
|          |  p_read_3_read_fu_104 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   fcmp   |       grp_fu_242      |    0    |    0    |    0    |
|          |       grp_fu_247      |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |       grp_fu_252      |    0    |    0    |    0    |
|          |       grp_fu_262      |    0    |    0    |    0    |
|          |       grp_fu_271      |    0    |    0    |    0    |
|          |       tmp_fu_295      |    0    |    0    |    0    |
|          |  trunc_ln27_1_fu_304  |    0    |    0    |    0    |
|          |      tmp_9_fu_342     |    0    |    0    |    0    |
|          |  trunc_ln27_3_fu_351  |    0    |    0    |    0    |
|partselect|      tmp_2_fu_389     |    0    |    0    |    0    |
|          |  trunc_ln27_5_fu_398  |    0    |    0    |    0    |
|          |      tmp_4_fu_439     |    0    |    0    |    0    |
|          |      tmp_6_fu_486     |    0    |    0    |    0    |
|          |      tmp_8_fu_527     |    0    |    0    |    0    |
|          |     tmp_12_fu_617     |    0    |    0    |    0    |
|          |     tmp_14_fu_658     |    0    |    0    |    0    |
|          |     tmp_16_fu_704     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |       c_p_fu_280      |    0    |    0    |    0    |
|          |  trunc_ln27_6_fu_449  |    0    |    0    |    0    |
|          |   trunc_ln85_fu_496   |    0    |    0    |    0    |
|   trunc  |  trunc_ln27_7_fu_537  |    0    |    0    |    0    |
|          |   trunc_ln32_fu_627   |    0    |    0    |    0    |
|          |   trunc_ln35_fu_668   |    0    |    0    |    0    |
|          |   trunc_ln43_fu_714   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
| bitselect|     tmp_11_fu_587     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |       mrv_fu_771      |    0    |    0    |    0    |
|insertvalue|      mrv_1_fu_777     |    0    |    0    |    0    |
|          |      mrv_2_fu_783     |    0    |    0    |    0    |
|          |      mrv_3_fu_789     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    4    |   454   |   1024  |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|        add12_i1_reg_965       |   32   |
|        add17_i1_reg_980       |   32   |
|        add22_i1_reg_988       |   32   |
|        add27_i1_reg_997       |   32   |
|        add7_i1_reg_975        |   32   |
|         add_i1_reg_970        |   32   |
|         add_i_reg_1020        |   32   |
|    agg_result_1_1_0_reg_110   |   32   |
|       and_ln27_1_reg_905      |    1   |
|       and_ln27_2_reg_914      |    1   |
|       and_ln27_4_reg_918      |    1   |
|        and_ln27_reg_896       |    1   |
|       and_ln32_reg_1007       |    1   |
|       and_ln35_reg_1011       |    1   |
|        and_ln85_reg_922       |    1   |
|       b_p_read_1_reg_853      |   32   |
|     bitcast_ln27_1_reg_900    |   32   |
|     bitcast_ln27_2_reg_909    |   32   |
|      bitcast_ln27_reg_891     |   32   |
|     bitcast_ln56_1_reg_956    |   32   |
|      bitcast_ln56_reg_950     |   32   |
|    bitcast_ln61_pn_reg_222    |   32   |
|     bitcast_ln61_reg_1025     |   32   |
|      bitcast_ln69_reg_942     |   32   |
|    bitcast_ln86_1_reg_1050    |   32   |
|    bitcast_ln86_2_reg_1055    |   32   |
|     bitcast_ln86_reg_1045     |   32   |
|    bitcast_ln92_1_reg_1035    |   32   |
|    bitcast_ln92_2_reg_1040    |   32   |
|     bitcast_ln92_reg_1030     |   32   |
|         c_p_2_reg_1015        |   32   |
|          c_p_reg_875          |   32   |
|         diff_p_reg_926        |   32   |
|       icmp_ln27_reg_887       |    1   |
|       icmp_ln91_reg_930       |    1   |
|       icmp_ln94_reg_934       |    1   |
|        p_read_1_reg_832       |   32   |
|        p_read_2_reg_843       |   32   |
|        p_read_3_reg_862       |   128  |
|         p_read_reg_823        |   32   |
|this_num_0_write_assign_reg_119|   32   |
|this_num_1_write_assign_reg_144|   32   |
|this_num_2_write_assign_reg_170|   32   |
|  this_p_write_assign_reg_197  |   32   |
|         tmp_11_reg_938        |    1   |
+-------------------------------+--------+
|             Total             |  1195  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_232 |  p0  |   5  |  32  |   160  ||    26   |
| grp_fu_232 |  p1  |   3  |  32  |   96   ||    14   |
| grp_fu_242 |  p0  |  11  |  32  |   352  ||    59   |
| grp_fu_252 |  p1  |   2  |  128 |   256  ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   864  || 2.21567 ||   108   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |   454  |  1024  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   108  |
|  Register |    -   |    -   |  1195  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    2   |  1649  |  1132  |
+-----------+--------+--------+--------+--------+
