
<div align="center">

<h1>CPU With Structural Modeling In Verilog</h1>
</div>


**1. Structural Blocks** 

- Counter:

![image](https://github.com/trong420/CPU-structural/assets/90754954/1805994d-7cc9-4b21-b133-580a3d6c404a)


Result

![wave](https://github.com/trong420/CPU-structural/assets/90754954/909cdafe-b0e2-4362-bda1-d2d07a307dad)


- Register: PIPO register DFF with enable pin


![image](https://github.com/trong420/CPU-structural/assets/90754954/461f6a33-f902-4953-aef2-baa8f6f0324b)

Result

![wave](https://github.com/trong420/CPU-structural/assets/90754954/a1e1b264-570e-4694-9af4-ae34e5f26695)

- Multiplexer: 

Require



![require](https://github.com/trong420/CPU-structural/assets/90754954/46701d9c-0322-4114-a6e4-42f441ed219f)

Schematic



![schematic](https://github.com/trong420/CPU-structural/assets/90754954/0a249ce2-c57c-42c9-a2d1-e322c16d1734)

Result

![image](https://github.com/trong420/CPU-structural/assets/90754954/5e8662fa-b410-4a4c-91e5-a5ca17a19194)



- ALU:

Require

![require](https://github.com/trong420/CPU-structural/assets/90754954/3e20f5e9-f2b5-4385-8bd6-24c037fb27b1)


Schematic

![schematic](https://github.com/trong420/CPU-structural/assets/90754954/188a5dec-88b9-414b-9b47-4b391fa3711d)


Result

![wave_official](https://github.com/trong420/CPU-structural/assets/90754954/66ef1cca-1d93-43a2-a34b-3dbdd006ab28)


*The functionality of the control unit is described in RTL code*

**2. Simulation of CPU** 

Schematic

![cpu](https://github.com/trong420/CPU-structural/assets/90754954/05391e5c-6a53-4ab7-9c11-8128d699c092)

Result

![image](https://github.com/trong420/CPU-structural/assets/90754954/4d8334d6-7510-4d9a-b65b-a7aebad684b1)


**3. Design Compiler NXT Workshop** 

- Report LAB1: [Design Setup](https://github.com/trong420/CPU-structural/blob/main/lab1/LAB1_report.pdf)

---

EDA Playground link: [CPU](https://edaplayground.com/x/8r2a)


