// Seed: 4221990501
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  inout wire id_17;
  output wire id_16;
  input wire id_15;
  input wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    output supply0 id_0,
    output supply0 id_1,
    input wire id_2,
    input tri1 id_3,
    output wor id_4,
    input wand id_5,
    output supply0 id_6,
    output uwire id_7,
    output wire id_8,
    input tri id_9,
    input wor id_10,
    output supply0 id_11,
    input wand id_12,
    output tri id_13
);
  assign id_13 = id_2;
  genvar id_15;
  wire id_16;
  module_0(
      id_16,
      id_15,
      id_15,
      id_16,
      id_15,
      id_16,
      id_15,
      id_16,
      id_15,
      id_16,
      id_16,
      id_15,
      id_16,
      id_16,
      id_16,
      id_15,
      id_16
  );
endmodule
