--------------------------------------------------------------------------------
Release 12.4 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml cldInterface.twx cldInterface.ncd -o cldInterface.twr
cldInterface.pcf -ucf test.ucf

Design file:              cldInterface.ncd
Physical constraint file: cldInterface.pcf
Device,package,speed:     xc3s1600e,fg320,-4 (PRODUCTION 1.27 2010-11-18)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;

 2812 paths analyzed, 550 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.519ns.
--------------------------------------------------------------------------------

Paths for end point Inst_lcd/Inst_lcd_init_fsm/cnt4p1ms_16 (SLICE_X113Y92.SR), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_lcd/Inst_lcd_init_fsm/cnt4p1ms_5 (FF)
  Destination:          Inst_lcd/Inst_lcd_init_fsm/cnt4p1ms_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.512ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.124 - 0.131)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_lcd/Inst_lcd_init_fsm/cnt4p1ms_5 to Inst_lcd/Inst_lcd_init_fsm/cnt4p1ms_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y86.YQ     Tcko                  0.587   Inst_lcd/Inst_lcd_init_fsm/cnt4p1ms<4>
                                                       Inst_lcd/Inst_lcd_init_fsm/cnt4p1ms_5
    SLICE_X115Y88.F1     net (fanout=2)        0.950   Inst_lcd/Inst_lcd_init_fsm/cnt4p1ms<5>
    SLICE_X115Y88.COUT   Topcyf                1.162   Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0001_wg_cy<1>
                                                       Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0001_wg_lut<0>
                                                       Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0001_wg_cy<0>
                                                       Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0001_wg_cy<1>
    SLICE_X115Y89.CIN    net (fanout=1)        0.000   Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0001_wg_cy<1>
    SLICE_X115Y89.COUT   Tbyp                  0.118   Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0001_wg_cy<3>
                                                       Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0001_wg_cy<2>
                                                       Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0001_wg_cy<3>
    SLICE_X115Y90.CIN    net (fanout=1)        0.000   Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0001_wg_cy<3>
    SLICE_X115Y90.XB     Tcinxb                0.404   Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0001
                                                       Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0001_wg_cy<4>
    SLICE_X112Y81.G1     net (fanout=3)        1.098   Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0001
    SLICE_X112Y81.Y      Tilo                  0.759   Inst_lcd/Inst_lcd_tx_fsm/cnt230ns_or0000
                                                       Inst_lcd/Inst_lcd_init_fsm/cnt4p1ms_or00001
    SLICE_X113Y92.SR     net (fanout=9)        1.524   Inst_lcd/Inst_lcd_init_fsm/cnt4p1ms_or0000
    SLICE_X113Y92.CLK    Tsrck                 0.910   Inst_lcd/Inst_lcd_init_fsm/cnt4p1ms<16>
                                                       Inst_lcd/Inst_lcd_init_fsm/cnt4p1ms_16
    -------------------------------------------------  ---------------------------
    Total                                      7.512ns (3.940ns logic, 3.572ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.636ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_lcd/Inst_lcd_init_fsm/cnt4p1ms_6 (FF)
  Destination:          Inst_lcd/Inst_lcd_init_fsm/cnt4p1ms_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.357ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.124 - 0.131)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_lcd/Inst_lcd_init_fsm/cnt4p1ms_6 to Inst_lcd/Inst_lcd_init_fsm/cnt4p1ms_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y87.XQ     Tcko                  0.591   Inst_lcd/Inst_lcd_init_fsm/cnt4p1ms<6>
                                                       Inst_lcd/Inst_lcd_init_fsm/cnt4p1ms_6
    SLICE_X115Y88.G4     net (fanout=2)        0.952   Inst_lcd/Inst_lcd_init_fsm/cnt4p1ms<6>
    SLICE_X115Y88.COUT   Topcyg                1.001   Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0001_wg_cy<1>
                                                       Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0001_wg_lut<1>
                                                       Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0001_wg_cy<1>
    SLICE_X115Y89.CIN    net (fanout=1)        0.000   Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0001_wg_cy<1>
    SLICE_X115Y89.COUT   Tbyp                  0.118   Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0001_wg_cy<3>
                                                       Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0001_wg_cy<2>
                                                       Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0001_wg_cy<3>
    SLICE_X115Y90.CIN    net (fanout=1)        0.000   Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0001_wg_cy<3>
    SLICE_X115Y90.XB     Tcinxb                0.404   Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0001
                                                       Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0001_wg_cy<4>
    SLICE_X112Y81.G1     net (fanout=3)        1.098   Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0001
    SLICE_X112Y81.Y      Tilo                  0.759   Inst_lcd/Inst_lcd_tx_fsm/cnt230ns_or0000
                                                       Inst_lcd/Inst_lcd_init_fsm/cnt4p1ms_or00001
    SLICE_X113Y92.SR     net (fanout=9)        1.524   Inst_lcd/Inst_lcd_init_fsm/cnt4p1ms_or0000
    SLICE_X113Y92.CLK    Tsrck                 0.910   Inst_lcd/Inst_lcd_init_fsm/cnt4p1ms<16>
                                                       Inst_lcd/Inst_lcd_init_fsm/cnt4p1ms_16
    -------------------------------------------------  ---------------------------
    Total                                      7.357ns (3.783ns logic, 3.574ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.695ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_lcd/Inst_lcd_init_fsm/cnt4p1ms_11 (FF)
  Destination:          Inst_lcd/Inst_lcd_init_fsm/cnt4p1ms_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.302ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.124 - 0.127)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_lcd/Inst_lcd_init_fsm/cnt4p1ms_11 to Inst_lcd/Inst_lcd_init_fsm/cnt4p1ms_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y89.YQ     Tcko                  0.587   Inst_lcd/Inst_lcd_init_fsm/cnt4p1ms<10>
                                                       Inst_lcd/Inst_lcd_init_fsm/cnt4p1ms_11
    SLICE_X115Y89.F1     net (fanout=2)        0.858   Inst_lcd/Inst_lcd_init_fsm/cnt4p1ms<11>
    SLICE_X115Y89.COUT   Topcyf                1.162   Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0001_wg_cy<3>
                                                       Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0001_wg_lut<2>
                                                       Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0001_wg_cy<2>
                                                       Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0001_wg_cy<3>
    SLICE_X115Y90.CIN    net (fanout=1)        0.000   Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0001_wg_cy<3>
    SLICE_X115Y90.XB     Tcinxb                0.404   Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0001
                                                       Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0001_wg_cy<4>
    SLICE_X112Y81.G1     net (fanout=3)        1.098   Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0001
    SLICE_X112Y81.Y      Tilo                  0.759   Inst_lcd/Inst_lcd_tx_fsm/cnt230ns_or0000
                                                       Inst_lcd/Inst_lcd_init_fsm/cnt4p1ms_or00001
    SLICE_X113Y92.SR     net (fanout=9)        1.524   Inst_lcd/Inst_lcd_init_fsm/cnt4p1ms_or0000
    SLICE_X113Y92.CLK    Tsrck                 0.910   Inst_lcd/Inst_lcd_init_fsm/cnt4p1ms<16>
                                                       Inst_lcd/Inst_lcd_init_fsm/cnt4p1ms_16
    -------------------------------------------------  ---------------------------
    Total                                      7.302ns (3.822ns logic, 3.480ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_lcd/Inst_lcd_init_fsm/cnt4p1ms_17 (SLICE_X113Y92.SR), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_lcd/Inst_lcd_init_fsm/cnt4p1ms_5 (FF)
  Destination:          Inst_lcd/Inst_lcd_init_fsm/cnt4p1ms_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.512ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.124 - 0.131)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_lcd/Inst_lcd_init_fsm/cnt4p1ms_5 to Inst_lcd/Inst_lcd_init_fsm/cnt4p1ms_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y86.YQ     Tcko                  0.587   Inst_lcd/Inst_lcd_init_fsm/cnt4p1ms<4>
                                                       Inst_lcd/Inst_lcd_init_fsm/cnt4p1ms_5
    SLICE_X115Y88.F1     net (fanout=2)        0.950   Inst_lcd/Inst_lcd_init_fsm/cnt4p1ms<5>
    SLICE_X115Y88.COUT   Topcyf                1.162   Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0001_wg_cy<1>
                                                       Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0001_wg_lut<0>
                                                       Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0001_wg_cy<0>
                                                       Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0001_wg_cy<1>
    SLICE_X115Y89.CIN    net (fanout=1)        0.000   Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0001_wg_cy<1>
    SLICE_X115Y89.COUT   Tbyp                  0.118   Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0001_wg_cy<3>
                                                       Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0001_wg_cy<2>
                                                       Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0001_wg_cy<3>
    SLICE_X115Y90.CIN    net (fanout=1)        0.000   Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0001_wg_cy<3>
    SLICE_X115Y90.XB     Tcinxb                0.404   Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0001
                                                       Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0001_wg_cy<4>
    SLICE_X112Y81.G1     net (fanout=3)        1.098   Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0001
    SLICE_X112Y81.Y      Tilo                  0.759   Inst_lcd/Inst_lcd_tx_fsm/cnt230ns_or0000
                                                       Inst_lcd/Inst_lcd_init_fsm/cnt4p1ms_or00001
    SLICE_X113Y92.SR     net (fanout=9)        1.524   Inst_lcd/Inst_lcd_init_fsm/cnt4p1ms_or0000
    SLICE_X113Y92.CLK    Tsrck                 0.910   Inst_lcd/Inst_lcd_init_fsm/cnt4p1ms<16>
                                                       Inst_lcd/Inst_lcd_init_fsm/cnt4p1ms_17
    -------------------------------------------------  ---------------------------
    Total                                      7.512ns (3.940ns logic, 3.572ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.636ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_lcd/Inst_lcd_init_fsm/cnt4p1ms_6 (FF)
  Destination:          Inst_lcd/Inst_lcd_init_fsm/cnt4p1ms_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.357ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.124 - 0.131)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_lcd/Inst_lcd_init_fsm/cnt4p1ms_6 to Inst_lcd/Inst_lcd_init_fsm/cnt4p1ms_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y87.XQ     Tcko                  0.591   Inst_lcd/Inst_lcd_init_fsm/cnt4p1ms<6>
                                                       Inst_lcd/Inst_lcd_init_fsm/cnt4p1ms_6
    SLICE_X115Y88.G4     net (fanout=2)        0.952   Inst_lcd/Inst_lcd_init_fsm/cnt4p1ms<6>
    SLICE_X115Y88.COUT   Topcyg                1.001   Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0001_wg_cy<1>
                                                       Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0001_wg_lut<1>
                                                       Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0001_wg_cy<1>
    SLICE_X115Y89.CIN    net (fanout=1)        0.000   Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0001_wg_cy<1>
    SLICE_X115Y89.COUT   Tbyp                  0.118   Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0001_wg_cy<3>
                                                       Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0001_wg_cy<2>
                                                       Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0001_wg_cy<3>
    SLICE_X115Y90.CIN    net (fanout=1)        0.000   Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0001_wg_cy<3>
    SLICE_X115Y90.XB     Tcinxb                0.404   Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0001
                                                       Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0001_wg_cy<4>
    SLICE_X112Y81.G1     net (fanout=3)        1.098   Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0001
    SLICE_X112Y81.Y      Tilo                  0.759   Inst_lcd/Inst_lcd_tx_fsm/cnt230ns_or0000
                                                       Inst_lcd/Inst_lcd_init_fsm/cnt4p1ms_or00001
    SLICE_X113Y92.SR     net (fanout=9)        1.524   Inst_lcd/Inst_lcd_init_fsm/cnt4p1ms_or0000
    SLICE_X113Y92.CLK    Tsrck                 0.910   Inst_lcd/Inst_lcd_init_fsm/cnt4p1ms<16>
                                                       Inst_lcd/Inst_lcd_init_fsm/cnt4p1ms_17
    -------------------------------------------------  ---------------------------
    Total                                      7.357ns (3.783ns logic, 3.574ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.695ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_lcd/Inst_lcd_init_fsm/cnt4p1ms_11 (FF)
  Destination:          Inst_lcd/Inst_lcd_init_fsm/cnt4p1ms_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.302ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.124 - 0.127)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_lcd/Inst_lcd_init_fsm/cnt4p1ms_11 to Inst_lcd/Inst_lcd_init_fsm/cnt4p1ms_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y89.YQ     Tcko                  0.587   Inst_lcd/Inst_lcd_init_fsm/cnt4p1ms<10>
                                                       Inst_lcd/Inst_lcd_init_fsm/cnt4p1ms_11
    SLICE_X115Y89.F1     net (fanout=2)        0.858   Inst_lcd/Inst_lcd_init_fsm/cnt4p1ms<11>
    SLICE_X115Y89.COUT   Topcyf                1.162   Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0001_wg_cy<3>
                                                       Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0001_wg_lut<2>
                                                       Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0001_wg_cy<2>
                                                       Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0001_wg_cy<3>
    SLICE_X115Y90.CIN    net (fanout=1)        0.000   Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0001_wg_cy<3>
    SLICE_X115Y90.XB     Tcinxb                0.404   Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0001
                                                       Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0001_wg_cy<4>
    SLICE_X112Y81.G1     net (fanout=3)        1.098   Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0001
    SLICE_X112Y81.Y      Tilo                  0.759   Inst_lcd/Inst_lcd_tx_fsm/cnt230ns_or0000
                                                       Inst_lcd/Inst_lcd_init_fsm/cnt4p1ms_or00001
    SLICE_X113Y92.SR     net (fanout=9)        1.524   Inst_lcd/Inst_lcd_init_fsm/cnt4p1ms_or0000
    SLICE_X113Y92.CLK    Tsrck                 0.910   Inst_lcd/Inst_lcd_init_fsm/cnt4p1ms<16>
                                                       Inst_lcd/Inst_lcd_init_fsm/cnt4p1ms_17
    -------------------------------------------------  ---------------------------
    Total                                      7.302ns (3.822ns logic, 3.480ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_lcd/Inst_lcd_init_fsm/cnt15ms_18 (SLICE_X101Y104.SR), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_lcd/Inst_lcd_init_fsm/cnt15ms_3 (FF)
  Destination:          Inst_lcd/Inst_lcd_init_fsm/cnt15ms_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.509ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_lcd/Inst_lcd_init_fsm/cnt15ms_3 to Inst_lcd/Inst_lcd_init_fsm/cnt15ms_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y96.YQ     Tcko                  0.587   Inst_lcd/Inst_lcd_init_fsm/cnt15ms<2>
                                                       Inst_lcd/Inst_lcd_init_fsm/cnt15ms_3
    SLICE_X99Y99.G1      net (fanout=2)        1.127   Inst_lcd/Inst_lcd_init_fsm/cnt15ms<3>
    SLICE_X99Y99.COUT    Topcyg                1.001   Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0000_wg_cy<1>
                                                       Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0000_wg_lut<1>
                                                       Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0000_wg_cy<1>
    SLICE_X99Y100.CIN    net (fanout=1)        0.000   Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0000_wg_cy<1>
    SLICE_X99Y100.COUT   Tbyp                  0.118   Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0000_wg_cy<3>
                                                       Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0000_wg_cy<2>
                                                       Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0000_wg_cy<3>
    SLICE_X99Y101.CIN    net (fanout=1)        0.000   Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0000_wg_cy<3>
    SLICE_X99Y101.XB     Tcinxb                0.404   Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0000
                                                       Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0000_wg_cy<4>
    SLICE_X100Y85.F1     net (fanout=3)        1.099   Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0000
    SLICE_X100Y85.X      Tilo                  0.759   Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_FSM_FFd13
                                                       Inst_lcd/Inst_lcd_init_fsm/cnt15ms_or00001
    SLICE_X101Y104.SR    net (fanout=10)       1.504   Inst_lcd/Inst_lcd_init_fsm/cnt15ms_or0000
    SLICE_X101Y104.CLK   Tsrck                 0.910   Inst_lcd/Inst_lcd_init_fsm/cnt15ms<18>
                                                       Inst_lcd/Inst_lcd_init_fsm/cnt15ms_18
    -------------------------------------------------  ---------------------------
    Total                                      7.509ns (3.779ns logic, 3.730ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_lcd/Inst_lcd_init_fsm/cnt15ms_1 (FF)
  Destination:          Inst_lcd/Inst_lcd_init_fsm/cnt15ms_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.393ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_lcd/Inst_lcd_init_fsm/cnt15ms_1 to Inst_lcd/Inst_lcd_init_fsm/cnt15ms_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y95.YQ     Tcko                  0.587   Inst_lcd/Inst_lcd_init_fsm/cnt15ms<0>
                                                       Inst_lcd/Inst_lcd_init_fsm/cnt15ms_1
    SLICE_X99Y100.F4     net (fanout=2)        0.968   Inst_lcd/Inst_lcd_init_fsm/cnt15ms<1>
    SLICE_X99Y100.COUT   Topcyf                1.162   Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0000_wg_cy<3>
                                                       Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0000_wg_lut<2>
                                                       Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0000_wg_cy<2>
                                                       Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0000_wg_cy<3>
    SLICE_X99Y101.CIN    net (fanout=1)        0.000   Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0000_wg_cy<3>
    SLICE_X99Y101.XB     Tcinxb                0.404   Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0000
                                                       Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0000_wg_cy<4>
    SLICE_X100Y85.F1     net (fanout=3)        1.099   Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0000
    SLICE_X100Y85.X      Tilo                  0.759   Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_FSM_FFd13
                                                       Inst_lcd/Inst_lcd_init_fsm/cnt15ms_or00001
    SLICE_X101Y104.SR    net (fanout=10)       1.504   Inst_lcd/Inst_lcd_init_fsm/cnt15ms_or0000
    SLICE_X101Y104.CLK   Tsrck                 0.910   Inst_lcd/Inst_lcd_init_fsm/cnt15ms<18>
                                                       Inst_lcd/Inst_lcd_init_fsm/cnt15ms_18
    -------------------------------------------------  ---------------------------
    Total                                      7.393ns (3.822ns logic, 3.571ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.669ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_lcd/Inst_lcd_init_fsm/cnt15ms_6 (FF)
  Destination:          Inst_lcd/Inst_lcd_init_fsm/cnt15ms_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.331ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_lcd/Inst_lcd_init_fsm/cnt15ms_6 to Inst_lcd/Inst_lcd_init_fsm/cnt15ms_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y98.XQ     Tcko                  0.591   Inst_lcd/Inst_lcd_init_fsm/cnt15ms<6>
                                                       Inst_lcd/Inst_lcd_init_fsm/cnt15ms_6
    SLICE_X99Y99.F2      net (fanout=2)        0.784   Inst_lcd/Inst_lcd_init_fsm/cnt15ms<6>
    SLICE_X99Y99.COUT    Topcyf                1.162   Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0000_wg_cy<1>
                                                       Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0000_wg_lut<0>
                                                       Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0000_wg_cy<0>
                                                       Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0000_wg_cy<1>
    SLICE_X99Y100.CIN    net (fanout=1)        0.000   Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0000_wg_cy<1>
    SLICE_X99Y100.COUT   Tbyp                  0.118   Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0000_wg_cy<3>
                                                       Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0000_wg_cy<2>
                                                       Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0000_wg_cy<3>
    SLICE_X99Y101.CIN    net (fanout=1)        0.000   Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0000_wg_cy<3>
    SLICE_X99Y101.XB     Tcinxb                0.404   Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0000
                                                       Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0000_wg_cy<4>
    SLICE_X100Y85.F1     net (fanout=3)        1.099   Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_cmp_eq0000
    SLICE_X100Y85.X      Tilo                  0.759   Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_FSM_FFd13
                                                       Inst_lcd/Inst_lcd_init_fsm/cnt15ms_or00001
    SLICE_X101Y104.SR    net (fanout=10)       1.504   Inst_lcd/Inst_lcd_init_fsm/cnt15ms_or0000
    SLICE_X101Y104.CLK   Tsrck                 0.910   Inst_lcd/Inst_lcd_init_fsm/cnt15ms<18>
                                                       Inst_lcd/Inst_lcd_init_fsm/cnt15ms_18
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (3.944ns logic, 3.387ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_LcdCtrFsm/LcdBRam/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp36x36.ram.B (RAMB16_X1Y5.ADDRB5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.895ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_LcdCtrFsm/counter_0 (FF)
  Destination:          Inst_LcdCtrFsm/LcdBRam/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp36x36.ram.B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.909ns (Levels of Logic = 0)
  Clock Path Skew:      0.014ns (0.119 - 0.105)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_LcdCtrFsm/counter_0 to Inst_LcdCtrFsm/LcdBRam/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp36x36.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y44.XQ     Tcko                  0.473   Inst_LcdCtrFsm/counter<0>
                                                       Inst_LcdCtrFsm/counter_0
    RAMB16_X1Y5.ADDRB5   net (fanout=7)        0.567   Inst_LcdCtrFsm/counter<0>
    RAMB16_X1Y5.CLKB     Tbcka       (-Th)     0.131   Inst_LcdCtrFsm/LcdBRam/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp36x36.ram
                                                       Inst_LcdCtrFsm/LcdBRam/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp36x36.ram.B
    -------------------------------------------------  ---------------------------
    Total                                      0.909ns (0.342ns logic, 0.567ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_lcd/Inst_lcd_tx_fsm/lcd_tx_curr_state_FSM_FFd4 (SLICE_X103Y73.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.011ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_lcd/Inst_lcd_tx_fsm/lcd_tx_curr_state_FSM_FFd5 (FF)
  Destination:          Inst_lcd/Inst_lcd_tx_fsm/lcd_tx_curr_state_FSM_FFd4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.012ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.018 - 0.017)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_lcd/Inst_lcd_tx_fsm/lcd_tx_curr_state_FSM_FFd5 to Inst_lcd/Inst_lcd_tx_fsm/lcd_tx_curr_state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y70.YQ     Tcko                  0.522   Inst_lcd/Inst_lcd_tx_fsm/lcd_tx_curr_state_FSM_FFd5
                                                       Inst_lcd/Inst_lcd_tx_fsm/lcd_tx_curr_state_FSM_FFd5
    SLICE_X103Y73.BY     net (fanout=1)        0.355   Inst_lcd/Inst_lcd_tx_fsm/lcd_tx_curr_state_FSM_FFd5
    SLICE_X103Y73.CLK    Tckdi       (-Th)    -0.135   Inst_lcd/Inst_lcd_tx_fsm/lcd_tx_curr_state_FSM_FFd4
                                                       Inst_lcd/Inst_lcd_tx_fsm/lcd_tx_curr_state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      1.012ns (0.657ns logic, 0.355ns route)
                                                       (64.9% logic, 35.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_lcd/Inst_lcd_init_fsm/cnt40us_2 (SLICE_X89Y54.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_FSM_FFd8 (FF)
  Destination:          Inst_lcd/Inst_lcd_init_fsm/cnt40us_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.105ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.008 - 0.011)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_FSM_FFd8 to Inst_lcd/Inst_lcd_init_fsm/cnt40us_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y53.YQ      Tcko                  0.522   Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_FSM_FFd8
                                                       Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_FSM_FFd8
    SLICE_X89Y54.CE      net (fanout=9)        0.514   Inst_lcd/Inst_lcd_init_fsm/lcd_init_curr_state_FSM_FFd8
    SLICE_X89Y54.CLK     Tckce       (-Th)    -0.069   Inst_lcd/Inst_lcd_init_fsm/cnt40us<2>
                                                       Inst_lcd/Inst_lcd_init_fsm/cnt40us_2
    -------------------------------------------------  ---------------------------
    Total                                      1.105ns (0.591ns logic, 0.514ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: Inst_LcdCtrFsm/LcdBRam/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp36x36.ram/CLKA
  Logical resource: Inst_LcdCtrFsm/LcdBRam/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp36x36.ram.A/CLKA
  Location pin: RAMB16_X1Y5.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: Inst_LcdCtrFsm/LcdBRam/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp36x36.ram/CLKA
  Logical resource: Inst_LcdCtrFsm/LcdBRam/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp36x36.ram.A/CLKA
  Location pin: RAMB16_X1Y5.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.176ns (314.861MHz) (Tbp)
  Physical resource: Inst_LcdCtrFsm/LcdBRam/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp36x36.ram/CLKA
  Logical resource: Inst_LcdCtrFsm/LcdBRam/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp36x36.ram.A/CLKA
  Location pin: RAMB16_X1Y5.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.519|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2812 paths, 0 nets, and 654 connections

Design statistics:
   Minimum period:   7.519ns{1}   (Maximum frequency: 132.996MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov 10 16:39:35 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 128 MB



