Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Nov 10 16:40:44 2017
| Host         : DESKTOP-MH2MRKQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 2 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.532        0.000                      0                 3239        0.118        0.000                      0                 3239        3.000        0.000                       0                   757  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         
  clkfbout   {0.000 5.000}      10.000          100.000         
  clkout0    {0.000 5.000}      10.000          100.000         
  clkout3    {0.000 40.000}     80.000          12.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     3.000        0.000                       0                     1  
  clkfbout                                                                                                                                                      7.845        0.000                       0                     3  
  clkout0           5.729        0.000                      0                  130        0.237        0.000                      0                  130        4.500        0.000                       0                    60  
  clkout3          53.562        0.000                      0                 3108        0.118        0.000                      0                 3108       38.750        0.000                       0                   693  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout3       clkout0             3.532        0.000                      0                   32        0.485        0.000                      0                   32  
clkout0       clkout3             5.770        0.000                      0                    1        0.910        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockdv/mmcm/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clockdv/mmcm/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockdv/mmcm/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockdv/mmcm/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockdv/mmcm/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockdv/mmcm/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clockdv/mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y19   clockdv/bufclkfb/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockdv/mmcm/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockdv/mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clockdv/mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clockdv/mmcm/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        5.729ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.729ns  (required time - arrival time)
  Source:                 clockdv/start_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdv/buf100/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.252ns  (logic 0.715ns (31.748%)  route 1.537ns (68.252%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.112ns = ( 6.888 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clockdv/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockdv/clkout0_BUFG_inst/O
                         net (fo=3, routed)           1.610    -0.930    clockdv/clkout0_BUFG
    SLICE_X52Y100        FDRE                                         r  clockdv/start_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.419    -0.511 r  clockdv/start_cnt_reg[2]/Q
                         net (fo=4, routed)           0.697     0.186    clockdv/p_0_in
    SLICE_X52Y100        LUT2 (Prop_lut2_I1_O)        0.296     0.482 f  clockdv/I1_i_1/O
                         net (fo=4, routed)           0.840     1.322    clockdv/not_clock_enable
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  clockdv/buf100/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  clockdv/buf100/I0
                         clock pessimism              0.395     7.284    
                         clock uncertainty           -0.074     7.210    
    BUFGCTRL_X0Y17       BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159     7.051    clockdv/buf100
  -------------------------------------------------------------------
                         required time                          7.051    
                         arrival time                          -1.322    
  -------------------------------------------------------------------
                         slack                                  5.729    

Slack (MET) :             5.751ns  (required time - arrival time)
  Source:                 sound/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.799ns  (logic 1.209ns (31.824%)  route 2.590ns (68.176%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 8.575 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf100/O
                         net (fo=54, routed)          1.715    -0.825    sound/clk100
    SLICE_X86Y72         FDRE                                         r  sound/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  sound/count_reg[15]/Q
                         net (fo=5, routed)           1.431     1.062    sound/out[15]
    SLICE_X87Y71         LUT4 (Prop_lut4_I0_O)        0.124     1.186 r  sound/count0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     1.186    sound/count0_carry__0_i_5_n_0
    SLICE_X87Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.587 r  sound/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.587    sound/count0_carry__0_n_0
    SLICE_X87Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.701 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.701    sound/count0_carry__1_n_0
    SLICE_X87Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.815 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.159     2.974    sound/clear
    SLICE_X86Y75         FDRE                                         r  sound/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=54, routed)          1.595     8.575    sound/clk100
    SLICE_X86Y75         FDRE                                         r  sound/count_reg[24]/C
                         clock pessimism              0.559     9.134    
                         clock uncertainty           -0.074     9.061    
    SLICE_X86Y75         FDRE (Setup_fdre_C_R)       -0.335     8.726    sound/count_reg[24]
  -------------------------------------------------------------------
                         required time                          8.726    
                         arrival time                          -2.974    
  -------------------------------------------------------------------
                         slack                                  5.751    

Slack (MET) :             5.751ns  (required time - arrival time)
  Source:                 sound/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.799ns  (logic 1.209ns (31.824%)  route 2.590ns (68.176%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 8.575 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf100/O
                         net (fo=54, routed)          1.715    -0.825    sound/clk100
    SLICE_X86Y72         FDRE                                         r  sound/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  sound/count_reg[15]/Q
                         net (fo=5, routed)           1.431     1.062    sound/out[15]
    SLICE_X87Y71         LUT4 (Prop_lut4_I0_O)        0.124     1.186 r  sound/count0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     1.186    sound/count0_carry__0_i_5_n_0
    SLICE_X87Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.587 r  sound/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.587    sound/count0_carry__0_n_0
    SLICE_X87Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.701 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.701    sound/count0_carry__1_n_0
    SLICE_X87Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.815 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.159     2.974    sound/clear
    SLICE_X86Y75         FDRE                                         r  sound/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=54, routed)          1.595     8.575    sound/clk100
    SLICE_X86Y75         FDRE                                         r  sound/count_reg[25]/C
                         clock pessimism              0.559     9.134    
                         clock uncertainty           -0.074     9.061    
    SLICE_X86Y75         FDRE (Setup_fdre_C_R)       -0.335     8.726    sound/count_reg[25]
  -------------------------------------------------------------------
                         required time                          8.726    
                         arrival time                          -2.974    
  -------------------------------------------------------------------
                         slack                                  5.751    

Slack (MET) :             5.751ns  (required time - arrival time)
  Source:                 sound/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.799ns  (logic 1.209ns (31.824%)  route 2.590ns (68.176%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 8.575 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf100/O
                         net (fo=54, routed)          1.715    -0.825    sound/clk100
    SLICE_X86Y72         FDRE                                         r  sound/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  sound/count_reg[15]/Q
                         net (fo=5, routed)           1.431     1.062    sound/out[15]
    SLICE_X87Y71         LUT4 (Prop_lut4_I0_O)        0.124     1.186 r  sound/count0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     1.186    sound/count0_carry__0_i_5_n_0
    SLICE_X87Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.587 r  sound/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.587    sound/count0_carry__0_n_0
    SLICE_X87Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.701 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.701    sound/count0_carry__1_n_0
    SLICE_X87Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.815 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.159     2.974    sound/clear
    SLICE_X86Y75         FDRE                                         r  sound/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=54, routed)          1.595     8.575    sound/clk100
    SLICE_X86Y75         FDRE                                         r  sound/count_reg[26]/C
                         clock pessimism              0.559     9.134    
                         clock uncertainty           -0.074     9.061    
    SLICE_X86Y75         FDRE (Setup_fdre_C_R)       -0.335     8.726    sound/count_reg[26]
  -------------------------------------------------------------------
                         required time                          8.726    
                         arrival time                          -2.974    
  -------------------------------------------------------------------
                         slack                                  5.751    

Slack (MET) :             5.751ns  (required time - arrival time)
  Source:                 sound/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.799ns  (logic 1.209ns (31.824%)  route 2.590ns (68.176%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 8.575 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf100/O
                         net (fo=54, routed)          1.715    -0.825    sound/clk100
    SLICE_X86Y72         FDRE                                         r  sound/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  sound/count_reg[15]/Q
                         net (fo=5, routed)           1.431     1.062    sound/out[15]
    SLICE_X87Y71         LUT4 (Prop_lut4_I0_O)        0.124     1.186 r  sound/count0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     1.186    sound/count0_carry__0_i_5_n_0
    SLICE_X87Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.587 r  sound/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.587    sound/count0_carry__0_n_0
    SLICE_X87Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.701 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.701    sound/count0_carry__1_n_0
    SLICE_X87Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.815 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.159     2.974    sound/clear
    SLICE_X86Y75         FDRE                                         r  sound/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=54, routed)          1.595     8.575    sound/clk100
    SLICE_X86Y75         FDRE                                         r  sound/count_reg[27]/C
                         clock pessimism              0.559     9.134    
                         clock uncertainty           -0.074     9.061    
    SLICE_X86Y75         FDRE (Setup_fdre_C_R)       -0.335     8.726    sound/count_reg[27]
  -------------------------------------------------------------------
                         required time                          8.726    
                         arrival time                          -2.974    
  -------------------------------------------------------------------
                         slack                                  5.751    

Slack (MET) :             5.901ns  (required time - arrival time)
  Source:                 sound/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 1.209ns (33.109%)  route 2.443ns (66.891%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 8.577 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf100/O
                         net (fo=54, routed)          1.715    -0.825    sound/clk100
    SLICE_X86Y72         FDRE                                         r  sound/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  sound/count_reg[15]/Q
                         net (fo=5, routed)           1.431     1.062    sound/out[15]
    SLICE_X87Y71         LUT4 (Prop_lut4_I0_O)        0.124     1.186 r  sound/count0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     1.186    sound/count0_carry__0_i_5_n_0
    SLICE_X87Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.587 r  sound/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.587    sound/count0_carry__0_n_0
    SLICE_X87Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.701 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.701    sound/count0_carry__1_n_0
    SLICE_X87Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.815 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.011     2.827    sound/clear
    SLICE_X86Y76         FDRE                                         r  sound/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=54, routed)          1.597     8.577    sound/clk100
    SLICE_X86Y76         FDRE                                         r  sound/count_reg[28]/C
                         clock pessimism              0.559     9.136    
                         clock uncertainty           -0.074     9.063    
    SLICE_X86Y76         FDRE (Setup_fdre_C_R)       -0.335     8.728    sound/count_reg[28]
  -------------------------------------------------------------------
                         required time                          8.728    
                         arrival time                          -2.827    
  -------------------------------------------------------------------
                         slack                                  5.901    

Slack (MET) :             5.901ns  (required time - arrival time)
  Source:                 sound/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 1.209ns (33.109%)  route 2.443ns (66.891%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 8.577 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf100/O
                         net (fo=54, routed)          1.715    -0.825    sound/clk100
    SLICE_X86Y72         FDRE                                         r  sound/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  sound/count_reg[15]/Q
                         net (fo=5, routed)           1.431     1.062    sound/out[15]
    SLICE_X87Y71         LUT4 (Prop_lut4_I0_O)        0.124     1.186 r  sound/count0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     1.186    sound/count0_carry__0_i_5_n_0
    SLICE_X87Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.587 r  sound/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.587    sound/count0_carry__0_n_0
    SLICE_X87Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.701 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.701    sound/count0_carry__1_n_0
    SLICE_X87Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.815 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.011     2.827    sound/clear
    SLICE_X86Y76         FDRE                                         r  sound/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=54, routed)          1.597     8.577    sound/clk100
    SLICE_X86Y76         FDRE                                         r  sound/count_reg[29]/C
                         clock pessimism              0.559     9.136    
                         clock uncertainty           -0.074     9.063    
    SLICE_X86Y76         FDRE (Setup_fdre_C_R)       -0.335     8.728    sound/count_reg[29]
  -------------------------------------------------------------------
                         required time                          8.728    
                         arrival time                          -2.827    
  -------------------------------------------------------------------
                         slack                                  5.901    

Slack (MET) :             5.901ns  (required time - arrival time)
  Source:                 sound/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 1.209ns (33.109%)  route 2.443ns (66.891%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 8.577 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf100/O
                         net (fo=54, routed)          1.715    -0.825    sound/clk100
    SLICE_X86Y72         FDRE                                         r  sound/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  sound/count_reg[15]/Q
                         net (fo=5, routed)           1.431     1.062    sound/out[15]
    SLICE_X87Y71         LUT4 (Prop_lut4_I0_O)        0.124     1.186 r  sound/count0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     1.186    sound/count0_carry__0_i_5_n_0
    SLICE_X87Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.587 r  sound/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.587    sound/count0_carry__0_n_0
    SLICE_X87Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.701 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.701    sound/count0_carry__1_n_0
    SLICE_X87Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.815 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.011     2.827    sound/clear
    SLICE_X86Y76         FDRE                                         r  sound/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=54, routed)          1.597     8.577    sound/clk100
    SLICE_X86Y76         FDRE                                         r  sound/count_reg[30]/C
                         clock pessimism              0.559     9.136    
                         clock uncertainty           -0.074     9.063    
    SLICE_X86Y76         FDRE (Setup_fdre_C_R)       -0.335     8.728    sound/count_reg[30]
  -------------------------------------------------------------------
                         required time                          8.728    
                         arrival time                          -2.827    
  -------------------------------------------------------------------
                         slack                                  5.901    

Slack (MET) :             5.901ns  (required time - arrival time)
  Source:                 sound/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 1.209ns (33.109%)  route 2.443ns (66.891%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 8.577 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf100/O
                         net (fo=54, routed)          1.715    -0.825    sound/clk100
    SLICE_X86Y72         FDRE                                         r  sound/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  sound/count_reg[15]/Q
                         net (fo=5, routed)           1.431     1.062    sound/out[15]
    SLICE_X87Y71         LUT4 (Prop_lut4_I0_O)        0.124     1.186 r  sound/count0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     1.186    sound/count0_carry__0_i_5_n_0
    SLICE_X87Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.587 r  sound/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.587    sound/count0_carry__0_n_0
    SLICE_X87Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.701 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.701    sound/count0_carry__1_n_0
    SLICE_X87Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.815 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.011     2.827    sound/clear
    SLICE_X86Y76         FDRE                                         r  sound/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=54, routed)          1.597     8.577    sound/clk100
    SLICE_X86Y76         FDRE                                         r  sound/count_reg[31]/C
                         clock pessimism              0.559     9.136    
                         clock uncertainty           -0.074     9.063    
    SLICE_X86Y76         FDRE (Setup_fdre_C_R)       -0.335     8.728    sound/count_reg[31]
  -------------------------------------------------------------------
                         required time                          8.728    
                         arrival time                          -2.827    
  -------------------------------------------------------------------
                         slack                                  5.901    

Slack (MET) :             5.941ns  (required time - arrival time)
  Source:                 sound/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.627ns  (logic 1.209ns (33.332%)  route 2.418ns (66.668%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 8.577 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf100/O
                         net (fo=54, routed)          1.715    -0.825    sound/clk100
    SLICE_X86Y72         FDRE                                         r  sound/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  sound/count_reg[15]/Q
                         net (fo=5, routed)           1.431     1.062    sound/out[15]
    SLICE_X87Y71         LUT4 (Prop_lut4_I0_O)        0.124     1.186 r  sound/count0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     1.186    sound/count0_carry__0_i_5_n_0
    SLICE_X87Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.587 r  sound/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.587    sound/count0_carry__0_n_0
    SLICE_X87Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.701 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.701    sound/count0_carry__1_n_0
    SLICE_X87Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.815 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          0.987     2.802    sound/clear
    SLICE_X86Y73         FDRE                                         r  sound/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=54, routed)          1.597     8.577    sound/clk100
    SLICE_X86Y73         FDRE                                         r  sound/count_reg[16]/C
                         clock pessimism              0.575     9.152    
                         clock uncertainty           -0.074     9.079    
    SLICE_X86Y73         FDRE (Setup_fdre_C_R)       -0.335     8.744    sound/count_reg[16]
  -------------------------------------------------------------------
                         required time                          8.744    
                         arrival time                          -2.802    
  -------------------------------------------------------------------
                         slack                                  5.941    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 display/vga/xy/x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/x_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.329%)  route 0.156ns (45.671%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf100/O
                         net (fo=54, routed)          0.603    -0.561    display/vga/xy/clk100
    SLICE_X87Y85         FDRE                                         r  display/vga/xy/x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  display/vga/xy/x_reg[5]/Q
                         net (fo=83, routed)          0.156    -0.264    display/vga/xy/Q[1]
    SLICE_X86Y85         LUT6 (Prop_lut6_I2_O)        0.045    -0.219 r  display/vga/xy/x[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.219    display/vga/xy/p_0_in[9]
    SLICE_X86Y85         FDRE                                         r  display/vga/xy/x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf100/O
                         net (fo=54, routed)          0.874    -0.799    display/vga/xy/clk100
    SLICE_X86Y85         FDRE                                         r  display/vga/xy/x_reg[9]/C
                         clock pessimism              0.251    -0.548    
    SLICE_X86Y85         FDRE (Hold_fdre_C_D)         0.092    -0.456    display/vga/xy/x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 display/vga/xy/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.012%)  route 0.146ns (43.988%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf100/O
                         net (fo=54, routed)          0.603    -0.561    display/vga/xy/clk100
    SLICE_X87Y85         FDRE                                         r  display/vga/xy/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  display/vga/xy/x_reg[0]/Q
                         net (fo=7, routed)           0.146    -0.274    display/vga/xy/x[0]
    SLICE_X87Y85         LUT6 (Prop_lut6_I2_O)        0.045    -0.229 r  display/vga/xy/x[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    display/vga/xy/p_0_in[5]
    SLICE_X87Y85         FDRE                                         r  display/vga/xy/x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf100/O
                         net (fo=54, routed)          0.874    -0.799    display/vga/xy/clk100
    SLICE_X87Y85         FDRE                                         r  display/vga/xy/x_reg[5]/C
                         clock pessimism              0.238    -0.561    
    SLICE_X87Y85         FDRE (Hold_fdre_C_D)         0.092    -0.469    display/vga/xy/x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 display/vga/xy/y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.210%)  route 0.164ns (46.790%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf100/O
                         net (fo=54, routed)          0.602    -0.562    display/vga/xy/clk100
    SLICE_X82Y86         FDRE                                         r  display/vga/xy/y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  display/vga/xy/y_reg[3]/Q
                         net (fo=7, routed)           0.164    -0.258    display/vga/xy/y[3]
    SLICE_X82Y85         LUT6 (Prop_lut6_I1_O)        0.045    -0.213 r  display/vga/xy/y[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    display/vga/xy/p_0_in__0[5]
    SLICE_X82Y85         FDRE                                         r  display/vga/xy/y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf100/O
                         net (fo=54, routed)          0.873    -0.800    display/vga/xy/clk100
    SLICE_X82Y85         FDRE                                         r  display/vga/xy/y_reg[5]/C
                         clock pessimism              0.253    -0.547    
    SLICE_X82Y85         FDRE (Hold_fdre_C_D)         0.092    -0.455    display/vga/xy/y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 clockdv/start_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdv/start_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.190ns (54.061%)  route 0.161ns (45.939%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clockdv/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockdv/clkout0_BUFG_inst/O
                         net (fo=3, routed)           0.559    -0.605    clockdv/clkout0_BUFG
    SLICE_X52Y100        FDRE                                         r  clockdv/start_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  clockdv/start_cnt_reg[1]/Q
                         net (fo=2, routed)           0.161    -0.303    clockdv/start_cnt_reg_n_0_[1]
    SLICE_X52Y100        LUT4 (Prop_lut4_I1_O)        0.049    -0.254 r  clockdv/start_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    clockdv/start_cnt[2]_i_1_n_0
    SLICE_X52Y100        FDRE                                         r  clockdv/start_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockdv/clkout0_BUFG_inst/O
                         net (fo=3, routed)           0.828    -0.844    clockdv/clkout0_BUFG
    SLICE_X52Y100        FDRE                                         r  clockdv/start_cnt_reg[2]/C
                         clock pessimism              0.239    -0.605    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.107    -0.498    clockdv/start_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 display/vga/xy/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/x_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.226ns (66.352%)  route 0.115ns (33.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf100/O
                         net (fo=54, routed)          0.603    -0.561    display/vga/xy/clk100
    SLICE_X87Y85         FDRE                                         r  display/vga/xy/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y85         FDRE (Prop_fdre_C_Q)         0.128    -0.433 r  display/vga/xy/x_reg[3]/Q
                         net (fo=4, routed)           0.115    -0.319    display/vga/xy/x[3]
    SLICE_X87Y85         LUT5 (Prop_lut5_I0_O)        0.098    -0.221 r  display/vga/xy/x[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    display/vga/xy/p_0_in[4]
    SLICE_X87Y85         FDRE                                         r  display/vga/xy/x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf100/O
                         net (fo=54, routed)          0.874    -0.799    display/vga/xy/clk100
    SLICE_X87Y85         FDRE                                         r  display/vga/xy/x_reg[4]/C
                         clock pessimism              0.238    -0.561    
    SLICE_X87Y85         FDRE (Hold_fdre_C_D)         0.092    -0.469    display/vga/xy/x_reg[4]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 display/vga/xy/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/x_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.678%)  route 0.178ns (49.322%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf100/O
                         net (fo=54, routed)          0.603    -0.561    display/vga/xy/clk100
    SLICE_X87Y85         FDRE                                         r  display/vga/xy/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  display/vga/xy/x_reg[0]/Q
                         net (fo=7, routed)           0.178    -0.242    display/vga/xy/x[0]
    SLICE_X87Y85         LUT2 (Prop_lut2_I0_O)        0.042    -0.200 r  display/vga/xy/x[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    display/vga/xy/p_0_in[1]
    SLICE_X87Y85         FDRE                                         r  display/vga/xy/x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf100/O
                         net (fo=54, routed)          0.874    -0.799    display/vga/xy/clk100
    SLICE_X87Y85         FDRE                                         r  display/vga/xy/x_reg[1]/C
                         clock pessimism              0.238    -0.561    
    SLICE_X87Y85         FDRE (Hold_fdre_C_D)         0.107    -0.454    display/vga/xy/x_reg[1]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 display/vga/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/clk_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf100/O
                         net (fo=54, routed)          0.602    -0.562    display/vga/clk100
    SLICE_X85Y85         FDRE                                         r  display/vga/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  display/vga/clk_count_reg[0]/Q
                         net (fo=6, routed)           0.179    -0.242    display/vga/clk_count[0]
    SLICE_X85Y85         LUT2 (Prop_lut2_I0_O)        0.042    -0.200 r  display/vga/clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    display/vga/p_0_in_0[1]
    SLICE_X85Y85         FDRE                                         r  display/vga/clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf100/O
                         net (fo=54, routed)          0.873    -0.800    display/vga/clk100
    SLICE_X85Y85         FDRE                                         r  display/vga/clk_count_reg[1]/C
                         clock pessimism              0.238    -0.562    
    SLICE_X85Y85         FDRE (Hold_fdre_C_D)         0.107    -0.455    display/vga/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 clockdv/start_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdv/start_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.532%)  route 0.161ns (46.468%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clockdv/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockdv/clkout0_BUFG_inst/O
                         net (fo=3, routed)           0.559    -0.605    clockdv/clkout0_BUFG
    SLICE_X52Y100        FDRE                                         r  clockdv/start_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  clockdv/start_cnt_reg[1]/Q
                         net (fo=2, routed)           0.161    -0.303    clockdv/start_cnt_reg_n_0_[1]
    SLICE_X52Y100        LUT4 (Prop_lut4_I3_O)        0.045    -0.258 r  clockdv/start_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    clockdv/start_cnt[1]_i_1_n_0
    SLICE_X52Y100        FDRE                                         r  clockdv/start_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockdv/clkout0_BUFG_inst/O
                         net (fo=3, routed)           0.828    -0.844    clockdv/clkout0_BUFG
    SLICE_X52Y100        FDRE                                         r  clockdv/start_cnt_reg[1]/C
                         clock pessimism              0.239    -0.605    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.092    -0.513    clockdv/start_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display/vga/xy/y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.425%)  route 0.176ns (48.575%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf100/O
                         net (fo=54, routed)          0.602    -0.562    display/vga/xy/clk100
    SLICE_X83Y86         FDRE                                         r  display/vga/xy/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  display/vga/xy/y_reg[2]/Q
                         net (fo=8, routed)           0.176    -0.246    display/vga/xy/y[2]
    SLICE_X82Y85         LUT6 (Prop_lut6_I1_O)        0.045    -0.201 r  display/vga/xy/y[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    display/vga/xy/p_0_in__0[6]
    SLICE_X82Y85         FDRE                                         r  display/vga/xy/y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf100/O
                         net (fo=54, routed)          0.873    -0.800    display/vga/xy/clk100
    SLICE_X82Y85         FDRE                                         r  display/vga/xy/y_reg[6]/C
                         clock pessimism              0.253    -0.547    
    SLICE_X82Y85         FDRE (Hold_fdre_C_D)         0.091    -0.456    display/vga/xy/y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 display/vga/xy/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.184ns (50.535%)  route 0.180ns (49.465%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf100/O
                         net (fo=54, routed)          0.603    -0.561    display/vga/xy/clk100
    SLICE_X87Y85         FDRE                                         r  display/vga/xy/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  display/vga/xy/x_reg[0]/Q
                         net (fo=7, routed)           0.180    -0.240    display/vga/xy/x[0]
    SLICE_X87Y85         LUT4 (Prop_lut4_I2_O)        0.043    -0.197 r  display/vga/xy/x[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.197    display/vga/xy/p_0_in[3]
    SLICE_X87Y85         FDRE                                         r  display/vga/xy/x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf100/O
                         net (fo=54, routed)          0.874    -0.799    display/vga/xy/clk100
    SLICE_X87Y85         FDRE                                         r  display/vga/xy/x_reg[3]/C
                         clock pessimism              0.238    -0.561    
    SLICE_X87Y85         FDRE (Hold_fdre_C_D)         0.107    -0.454    display/vga/xy/x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.257    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clockdv/mmcm/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clockdv/buf100/I0
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clockdv/clkout0_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockdv/mmcm/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X86Y69     sound/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X86Y71     sound/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X86Y71     sound/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X86Y72     sound/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X86Y72     sound/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X86Y72     sound/count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X86Y72     sound/count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clockdv/mmcm/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y69     sound/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y72     sound/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y72     sound/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y72     sound/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y72     sound/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y73     sound/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y73     sound/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y73     sound/count_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y73     sound/count_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y69     sound/count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y72     sound/count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y72     sound/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y72     sound/count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y72     sound/count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y72     sound/count_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y72     sound/count_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y72     sound/count_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y72     sound/count_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y73     sound/count_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y73     sound/count_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       53.562ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       38.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             53.562ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pcm/Q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        26.334ns  (logic 4.754ns (18.053%)  route 21.580ns (81.947%))
  Logic Levels:           24  (CARRY4=3 LUT2=2 LUT4=1 LUT5=3 LUT6=14 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 78.572 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=691, routed)         1.704    -0.836    mips/dp/pcm/clk12
    SLICE_X76Y70         FDCE                                         r  mips/dp/pcm/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y70         FDCE (Prop_fdce_C_Q)         0.518    -0.318 r  mips/dp/pcm/Q_reg[3]/Q
                         net (fo=61, routed)          2.627     2.309    mips/dp/pcm/pc[3]
    SLICE_X83Y70         LUT6 (Prop_lut6_I1_O)        0.124     2.433 r  mips/dp/pcm/g1_b31/O
                         net (fo=1, routed)           0.000     2.433    imem/Q_reg[2]_58
    SLICE_X83Y70         MUXF7 (Prop_muxf7_I1_O)      0.217     2.650 r  imem/rf_reg_r1_0_31_0_5_i_18/O
                         net (fo=58, routed)          2.302     4.952    mips/dp/pcm/instr[30]
    SLICE_X75Y70         LUT6 (Prop_lut6_I3_O)        0.299     5.251 r  mips/dp/pcm/mem_reg_0_15_0_0_i_36/O
                         net (fo=6, routed)           0.760     6.011    mips/dp/pcm/mem_reg_0_15_0_0_i_36_n_0
    SLICE_X76Y73         LUT6 (Prop_lut6_I5_O)        0.124     6.135 f  mips/dp/pcm/mem_reg_0_15_0_0_i_43/O
                         net (fo=109, routed)         2.741     8.876    mips/dp/pcm/mem_reg_0_15_0_0_i_43_n_0
    SLICE_X69Y78         LUT2 (Prop_lut2_I0_O)        0.124     9.000 r  mips/dp/pcm/mem_reg_0_15_0_0_i_61/O
                         net (fo=13, routed)          0.981     9.981    mips/dp/pcm/mem_reg_0_15_0_0_i_61_n_0
    SLICE_X69Y75         LUT2 (Prop_lut2_I1_O)        0.152    10.133 f  mips/dp/pcm/mem_reg_0_15_0_0_i_54/O
                         net (fo=9, routed)           0.817    10.950    mips/dp/pcm/mem_reg_0_15_0_0_i_54_n_0
    SLICE_X68Y74         LUT4 (Prop_lut4_I0_O)        0.326    11.276 f  mips/dp/pcm/mem_reg_0_15_0_0_i_74/O
                         net (fo=1, routed)           0.667    11.943    mips/dp/pcm/mem_reg_0_15_0_0_i_74_n_0
    SLICE_X68Y74         LUT6 (Prop_lut6_I5_O)        0.124    12.067 f  mips/dp/pcm/mem_reg_0_15_0_0_i_71/O
                         net (fo=2, routed)           0.436    12.503    mips/dp/pcm/mem_reg_0_15_0_0_i_71_n_0
    SLICE_X71Y72         LUT6 (Prop_lut6_I1_O)        0.124    12.627 f  mips/dp/pcm/mem_reg_0_127_0_0_i_28/O
                         net (fo=1, routed)           0.433    13.060    mips/dp/pcm/mem_reg_0_127_0_0_i_28_n_0
    SLICE_X71Y72         LUT6 (Prop_lut6_I5_O)        0.124    13.184 r  mips/dp/pcm/mem_reg_0_127_0_0_i_22/O
                         net (fo=1, routed)           0.813    13.997    mips/dp/pcm/mem_reg_0_127_0_0_i_22_n_0
    SLICE_X75Y72         LUT6 (Prop_lut6_I5_O)        0.124    14.121 r  mips/dp/pcm/mem_reg_0_127_0_0_i_16/O
                         net (fo=1, routed)           0.264    14.385    mips/dp/pcm/mem_reg_0_127_0_0_i_16_n_0
    SLICE_X75Y72         LUT6 (Prop_lut6_I5_O)        0.124    14.509 r  mips/dp/pcm/mem_reg_0_127_0_0_i_4/O
                         net (fo=228, routed)         2.129    16.638    mips/dp/pcm/Q_reg[7]_4
    SLICE_X88Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.762 r  mips/dp/pcm/BT_carry_i_12/O
                         net (fo=1, routed)           0.294    17.056    mips/dp/pcm/BT_carry_i_12_n_0
    SLICE_X86Y79         LUT6 (Prop_lut6_I3_O)        0.124    17.180 r  mips/dp/pcm/BT_carry_i_11/O
                         net (fo=1, routed)           0.895    18.076    mips/dp/pcm/BT_carry_i_11_n_0
    SLICE_X81Y76         LUT6 (Prop_lut6_I3_O)        0.124    18.200 r  mips/dp/pcm/BT_carry_i_10/O
                         net (fo=1, routed)           0.542    18.742    mips/dp/pcm/BT_carry_i_10_n_0
    SLICE_X81Y78         LUT6 (Prop_lut6_I3_O)        0.124    18.866 r  mips/dp/pcm/BT_carry_i_9/O
                         net (fo=1, routed)           0.574    19.439    mips/dp/pcm/BT_carry_i_9_n_0
    SLICE_X81Y81         LUT5 (Prop_lut5_I2_O)        0.124    19.563 r  mips/dp/pcm/BT_carry_i_8/O
                         net (fo=1, routed)           0.815    20.378    mips/dp/pcm/BT_carry_i_8_n_0
    SLICE_X79Y81         LUT6 (Prop_lut6_I3_O)        0.124    20.502 r  mips/dp/pcm/BT_carry_i_6/O
                         net (fo=1, routed)           1.178    21.679    mips/dp/pcm/BT_carry_i_6_n_0
    SLICE_X79Y72         LUT5 (Prop_lut5_I0_O)        0.124    21.803 r  mips/dp/pcm/BT_carry_i_5/O
                         net (fo=31, routed)          0.682    22.485    mips/dp/pcm/BT_carry_i_5_n_0
    SLICE_X81Y79         LUT5 (Prop_lut5_I0_O)        0.124    22.609 r  mips/dp/pcm/BT_carry__3_i_1/O
                         net (fo=13, routed)          0.889    23.498    mips/dp/p_0_in[17]
    SLICE_X82Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.005 r  mips/dp/BT_carry__3/CO[3]
                         net (fo=1, routed)           0.000    24.005    mips/dp/BT_carry__3_n_0
    SLICE_X82Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.119 r  mips/dp/BT_carry__4/CO[3]
                         net (fo=1, routed)           0.000    24.119    mips/dp/BT_carry__4_n_0
    SLICE_X82Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.453 r  mips/dp/BT_carry__5/O[1]
                         net (fo=1, routed)           0.742    25.195    mips/dp/pcm/newPC1[25]
    SLICE_X81Y79         LUT6 (Prop_lut6_I5_O)        0.303    25.498 r  mips/dp/pcm/Q[26]_i_1/O
                         net (fo=1, routed)           0.000    25.498    mips/dp/pcm/newPC[26]
    SLICE_X81Y79         FDCE                                         r  mips/dp/pcm/Q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clockdv/buf12/O
                         net (fo=691, routed)         1.592    78.572    mips/dp/pcm/clk12
    SLICE_X81Y79         FDCE                                         r  mips/dp/pcm/Q_reg[26]/C
                         clock pessimism              0.559    79.131    
                         clock uncertainty           -0.102    79.029    
    SLICE_X81Y79         FDCE (Setup_fdce_C_D)        0.031    79.060    mips/dp/pcm/Q_reg[26]
  -------------------------------------------------------------------
                         required time                         79.060    
                         arrival time                         -25.498    
  -------------------------------------------------------------------
                         slack                                 53.562    

Slack (MET) :             53.566ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pcm/Q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        26.337ns  (logic 4.868ns (18.484%)  route 21.469ns (81.516%))
  Logic Levels:           25  (CARRY4=4 LUT2=2 LUT4=1 LUT5=3 LUT6=14 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 78.579 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=691, routed)         1.704    -0.836    mips/dp/pcm/clk12
    SLICE_X76Y70         FDCE                                         r  mips/dp/pcm/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y70         FDCE (Prop_fdce_C_Q)         0.518    -0.318 r  mips/dp/pcm/Q_reg[3]/Q
                         net (fo=61, routed)          2.627     2.309    mips/dp/pcm/pc[3]
    SLICE_X83Y70         LUT6 (Prop_lut6_I1_O)        0.124     2.433 r  mips/dp/pcm/g1_b31/O
                         net (fo=1, routed)           0.000     2.433    imem/Q_reg[2]_58
    SLICE_X83Y70         MUXF7 (Prop_muxf7_I1_O)      0.217     2.650 r  imem/rf_reg_r1_0_31_0_5_i_18/O
                         net (fo=58, routed)          2.302     4.952    mips/dp/pcm/instr[30]
    SLICE_X75Y70         LUT6 (Prop_lut6_I3_O)        0.299     5.251 r  mips/dp/pcm/mem_reg_0_15_0_0_i_36/O
                         net (fo=6, routed)           0.760     6.011    mips/dp/pcm/mem_reg_0_15_0_0_i_36_n_0
    SLICE_X76Y73         LUT6 (Prop_lut6_I5_O)        0.124     6.135 f  mips/dp/pcm/mem_reg_0_15_0_0_i_43/O
                         net (fo=109, routed)         2.741     8.876    mips/dp/pcm/mem_reg_0_15_0_0_i_43_n_0
    SLICE_X69Y78         LUT2 (Prop_lut2_I0_O)        0.124     9.000 r  mips/dp/pcm/mem_reg_0_15_0_0_i_61/O
                         net (fo=13, routed)          0.981     9.981    mips/dp/pcm/mem_reg_0_15_0_0_i_61_n_0
    SLICE_X69Y75         LUT2 (Prop_lut2_I1_O)        0.152    10.133 f  mips/dp/pcm/mem_reg_0_15_0_0_i_54/O
                         net (fo=9, routed)           0.817    10.950    mips/dp/pcm/mem_reg_0_15_0_0_i_54_n_0
    SLICE_X68Y74         LUT4 (Prop_lut4_I0_O)        0.326    11.276 f  mips/dp/pcm/mem_reg_0_15_0_0_i_74/O
                         net (fo=1, routed)           0.667    11.943    mips/dp/pcm/mem_reg_0_15_0_0_i_74_n_0
    SLICE_X68Y74         LUT6 (Prop_lut6_I5_O)        0.124    12.067 f  mips/dp/pcm/mem_reg_0_15_0_0_i_71/O
                         net (fo=2, routed)           0.436    12.503    mips/dp/pcm/mem_reg_0_15_0_0_i_71_n_0
    SLICE_X71Y72         LUT6 (Prop_lut6_I1_O)        0.124    12.627 f  mips/dp/pcm/mem_reg_0_127_0_0_i_28/O
                         net (fo=1, routed)           0.433    13.060    mips/dp/pcm/mem_reg_0_127_0_0_i_28_n_0
    SLICE_X71Y72         LUT6 (Prop_lut6_I5_O)        0.124    13.184 r  mips/dp/pcm/mem_reg_0_127_0_0_i_22/O
                         net (fo=1, routed)           0.813    13.997    mips/dp/pcm/mem_reg_0_127_0_0_i_22_n_0
    SLICE_X75Y72         LUT6 (Prop_lut6_I5_O)        0.124    14.121 r  mips/dp/pcm/mem_reg_0_127_0_0_i_16/O
                         net (fo=1, routed)           0.264    14.385    mips/dp/pcm/mem_reg_0_127_0_0_i_16_n_0
    SLICE_X75Y72         LUT6 (Prop_lut6_I5_O)        0.124    14.509 r  mips/dp/pcm/mem_reg_0_127_0_0_i_4/O
                         net (fo=228, routed)         2.129    16.638    mips/dp/pcm/Q_reg[7]_4
    SLICE_X88Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.762 r  mips/dp/pcm/BT_carry_i_12/O
                         net (fo=1, routed)           0.294    17.056    mips/dp/pcm/BT_carry_i_12_n_0
    SLICE_X86Y79         LUT6 (Prop_lut6_I3_O)        0.124    17.180 r  mips/dp/pcm/BT_carry_i_11/O
                         net (fo=1, routed)           0.895    18.076    mips/dp/pcm/BT_carry_i_11_n_0
    SLICE_X81Y76         LUT6 (Prop_lut6_I3_O)        0.124    18.200 r  mips/dp/pcm/BT_carry_i_10/O
                         net (fo=1, routed)           0.542    18.742    mips/dp/pcm/BT_carry_i_10_n_0
    SLICE_X81Y78         LUT6 (Prop_lut6_I3_O)        0.124    18.866 r  mips/dp/pcm/BT_carry_i_9/O
                         net (fo=1, routed)           0.574    19.439    mips/dp/pcm/BT_carry_i_9_n_0
    SLICE_X81Y81         LUT5 (Prop_lut5_I2_O)        0.124    19.563 r  mips/dp/pcm/BT_carry_i_8/O
                         net (fo=1, routed)           0.815    20.378    mips/dp/pcm/BT_carry_i_8_n_0
    SLICE_X79Y81         LUT6 (Prop_lut6_I3_O)        0.124    20.502 r  mips/dp/pcm/BT_carry_i_6/O
                         net (fo=1, routed)           1.178    21.679    mips/dp/pcm/BT_carry_i_6_n_0
    SLICE_X79Y72         LUT5 (Prop_lut5_I0_O)        0.124    21.803 r  mips/dp/pcm/BT_carry_i_5/O
                         net (fo=31, routed)          0.682    22.485    mips/dp/pcm/BT_carry_i_5_n_0
    SLICE_X81Y79         LUT5 (Prop_lut5_I0_O)        0.124    22.609 r  mips/dp/pcm/BT_carry__3_i_1/O
                         net (fo=13, routed)          0.889    23.498    mips/dp/p_0_in[17]
    SLICE_X82Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.005 r  mips/dp/BT_carry__3/CO[3]
                         net (fo=1, routed)           0.000    24.005    mips/dp/BT_carry__3_n_0
    SLICE_X82Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.119 r  mips/dp/BT_carry__4/CO[3]
                         net (fo=1, routed)           0.000    24.119    mips/dp/BT_carry__4_n_0
    SLICE_X82Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.233 r  mips/dp/BT_carry__5/CO[3]
                         net (fo=1, routed)           0.000    24.233    mips/dp/BT_carry__5_n_0
    SLICE_X82Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.567 r  mips/dp/BT_carry__6/O[1]
                         net (fo=1, routed)           0.631    25.198    mips/dp/pcm/newPC1[29]
    SLICE_X83Y80         LUT6 (Prop_lut6_I5_O)        0.303    25.501 r  mips/dp/pcm/Q[30]_i_1/O
                         net (fo=1, routed)           0.000    25.501    mips/dp/pcm/newPC[30]
    SLICE_X83Y80         FDCE                                         r  mips/dp/pcm/Q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clockdv/buf12/O
                         net (fo=691, routed)         1.599    78.579    mips/dp/pcm/clk12
    SLICE_X83Y80         FDCE                                         r  mips/dp/pcm/Q_reg[30]/C
                         clock pessimism              0.559    79.138    
                         clock uncertainty           -0.102    79.036    
    SLICE_X83Y80         FDCE (Setup_fdce_C_D)        0.031    79.067    mips/dp/pcm/Q_reg[30]
  -------------------------------------------------------------------
                         required time                         79.067    
                         arrival time                         -25.501    
  -------------------------------------------------------------------
                         slack                                 53.566    

Slack (MET) :             53.732ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pcm/Q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        26.171ns  (logic 4.736ns (18.096%)  route 21.435ns (81.904%))
  Logic Levels:           24  (CARRY4=3 LUT2=2 LUT4=1 LUT5=3 LUT6=14 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 78.581 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=691, routed)         1.704    -0.836    mips/dp/pcm/clk12
    SLICE_X76Y70         FDCE                                         r  mips/dp/pcm/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y70         FDCE (Prop_fdce_C_Q)         0.518    -0.318 r  mips/dp/pcm/Q_reg[3]/Q
                         net (fo=61, routed)          2.627     2.309    mips/dp/pcm/pc[3]
    SLICE_X83Y70         LUT6 (Prop_lut6_I1_O)        0.124     2.433 r  mips/dp/pcm/g1_b31/O
                         net (fo=1, routed)           0.000     2.433    imem/Q_reg[2]_58
    SLICE_X83Y70         MUXF7 (Prop_muxf7_I1_O)      0.217     2.650 r  imem/rf_reg_r1_0_31_0_5_i_18/O
                         net (fo=58, routed)          2.302     4.952    mips/dp/pcm/instr[30]
    SLICE_X75Y70         LUT6 (Prop_lut6_I3_O)        0.299     5.251 r  mips/dp/pcm/mem_reg_0_15_0_0_i_36/O
                         net (fo=6, routed)           0.760     6.011    mips/dp/pcm/mem_reg_0_15_0_0_i_36_n_0
    SLICE_X76Y73         LUT6 (Prop_lut6_I5_O)        0.124     6.135 f  mips/dp/pcm/mem_reg_0_15_0_0_i_43/O
                         net (fo=109, routed)         2.741     8.876    mips/dp/pcm/mem_reg_0_15_0_0_i_43_n_0
    SLICE_X69Y78         LUT2 (Prop_lut2_I0_O)        0.124     9.000 r  mips/dp/pcm/mem_reg_0_15_0_0_i_61/O
                         net (fo=13, routed)          0.981     9.981    mips/dp/pcm/mem_reg_0_15_0_0_i_61_n_0
    SLICE_X69Y75         LUT2 (Prop_lut2_I1_O)        0.152    10.133 f  mips/dp/pcm/mem_reg_0_15_0_0_i_54/O
                         net (fo=9, routed)           0.817    10.950    mips/dp/pcm/mem_reg_0_15_0_0_i_54_n_0
    SLICE_X68Y74         LUT4 (Prop_lut4_I0_O)        0.326    11.276 f  mips/dp/pcm/mem_reg_0_15_0_0_i_74/O
                         net (fo=1, routed)           0.667    11.943    mips/dp/pcm/mem_reg_0_15_0_0_i_74_n_0
    SLICE_X68Y74         LUT6 (Prop_lut6_I5_O)        0.124    12.067 f  mips/dp/pcm/mem_reg_0_15_0_0_i_71/O
                         net (fo=2, routed)           0.436    12.503    mips/dp/pcm/mem_reg_0_15_0_0_i_71_n_0
    SLICE_X71Y72         LUT6 (Prop_lut6_I1_O)        0.124    12.627 f  mips/dp/pcm/mem_reg_0_127_0_0_i_28/O
                         net (fo=1, routed)           0.433    13.060    mips/dp/pcm/mem_reg_0_127_0_0_i_28_n_0
    SLICE_X71Y72         LUT6 (Prop_lut6_I5_O)        0.124    13.184 r  mips/dp/pcm/mem_reg_0_127_0_0_i_22/O
                         net (fo=1, routed)           0.813    13.997    mips/dp/pcm/mem_reg_0_127_0_0_i_22_n_0
    SLICE_X75Y72         LUT6 (Prop_lut6_I5_O)        0.124    14.121 r  mips/dp/pcm/mem_reg_0_127_0_0_i_16/O
                         net (fo=1, routed)           0.264    14.385    mips/dp/pcm/mem_reg_0_127_0_0_i_16_n_0
    SLICE_X75Y72         LUT6 (Prop_lut6_I5_O)        0.124    14.509 r  mips/dp/pcm/mem_reg_0_127_0_0_i_4/O
                         net (fo=228, routed)         2.129    16.638    mips/dp/pcm/Q_reg[7]_4
    SLICE_X88Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.762 r  mips/dp/pcm/BT_carry_i_12/O
                         net (fo=1, routed)           0.294    17.056    mips/dp/pcm/BT_carry_i_12_n_0
    SLICE_X86Y79         LUT6 (Prop_lut6_I3_O)        0.124    17.180 r  mips/dp/pcm/BT_carry_i_11/O
                         net (fo=1, routed)           0.895    18.076    mips/dp/pcm/BT_carry_i_11_n_0
    SLICE_X81Y76         LUT6 (Prop_lut6_I3_O)        0.124    18.200 r  mips/dp/pcm/BT_carry_i_10/O
                         net (fo=1, routed)           0.542    18.742    mips/dp/pcm/BT_carry_i_10_n_0
    SLICE_X81Y78         LUT6 (Prop_lut6_I3_O)        0.124    18.866 r  mips/dp/pcm/BT_carry_i_9/O
                         net (fo=1, routed)           0.574    19.439    mips/dp/pcm/BT_carry_i_9_n_0
    SLICE_X81Y81         LUT5 (Prop_lut5_I2_O)        0.124    19.563 r  mips/dp/pcm/BT_carry_i_8/O
                         net (fo=1, routed)           0.815    20.378    mips/dp/pcm/BT_carry_i_8_n_0
    SLICE_X79Y81         LUT6 (Prop_lut6_I3_O)        0.124    20.502 r  mips/dp/pcm/BT_carry_i_6/O
                         net (fo=1, routed)           1.178    21.679    mips/dp/pcm/BT_carry_i_6_n_0
    SLICE_X79Y72         LUT5 (Prop_lut5_I0_O)        0.124    21.803 r  mips/dp/pcm/BT_carry_i_5/O
                         net (fo=31, routed)          0.682    22.485    mips/dp/pcm/BT_carry_i_5_n_0
    SLICE_X81Y79         LUT5 (Prop_lut5_I0_O)        0.124    22.609 r  mips/dp/pcm/BT_carry__3_i_1/O
                         net (fo=13, routed)          0.889    23.498    mips/dp/p_0_in[17]
    SLICE_X82Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.005 r  mips/dp/BT_carry__3/CO[3]
                         net (fo=1, routed)           0.000    24.005    mips/dp/BT_carry__3_n_0
    SLICE_X82Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.119 r  mips/dp/BT_carry__4/CO[3]
                         net (fo=1, routed)           0.000    24.119    mips/dp/BT_carry__4_n_0
    SLICE_X82Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.432 r  mips/dp/BT_carry__5/O[3]
                         net (fo=1, routed)           0.597    25.029    mips/dp/pcm/newPC1[27]
    SLICE_X87Y80         LUT6 (Prop_lut6_I5_O)        0.306    25.335 r  mips/dp/pcm/Q[28]_i_1/O
                         net (fo=1, routed)           0.000    25.335    mips/dp/pcm/newPC[28]
    SLICE_X87Y80         FDCE                                         r  mips/dp/pcm/Q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clockdv/buf12/O
                         net (fo=691, routed)         1.601    78.581    mips/dp/pcm/clk12
    SLICE_X87Y80         FDCE                                         r  mips/dp/pcm/Q_reg[28]/C
                         clock pessimism              0.559    79.140    
                         clock uncertainty           -0.102    79.038    
    SLICE_X87Y80         FDCE (Setup_fdce_C_D)        0.029    79.067    mips/dp/pcm/Q_reg[28]
  -------------------------------------------------------------------
                         required time                         79.067    
                         arrival time                         -25.335    
  -------------------------------------------------------------------
                         slack                                 53.732    

Slack (MET) :             53.742ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pcm/Q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        26.156ns  (logic 4.524ns (17.296%)  route 21.632ns (82.704%))
  Logic Levels:           23  (CARRY4=2 LUT2=2 LUT4=1 LUT5=3 LUT6=14 MUXF7=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 78.576 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=691, routed)         1.704    -0.836    mips/dp/pcm/clk12
    SLICE_X76Y70         FDCE                                         r  mips/dp/pcm/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y70         FDCE (Prop_fdce_C_Q)         0.518    -0.318 r  mips/dp/pcm/Q_reg[3]/Q
                         net (fo=61, routed)          2.627     2.309    mips/dp/pcm/pc[3]
    SLICE_X83Y70         LUT6 (Prop_lut6_I1_O)        0.124     2.433 r  mips/dp/pcm/g1_b31/O
                         net (fo=1, routed)           0.000     2.433    imem/Q_reg[2]_58
    SLICE_X83Y70         MUXF7 (Prop_muxf7_I1_O)      0.217     2.650 r  imem/rf_reg_r1_0_31_0_5_i_18/O
                         net (fo=58, routed)          2.302     4.952    mips/dp/pcm/instr[30]
    SLICE_X75Y70         LUT6 (Prop_lut6_I3_O)        0.299     5.251 r  mips/dp/pcm/mem_reg_0_15_0_0_i_36/O
                         net (fo=6, routed)           0.760     6.011    mips/dp/pcm/mem_reg_0_15_0_0_i_36_n_0
    SLICE_X76Y73         LUT6 (Prop_lut6_I5_O)        0.124     6.135 f  mips/dp/pcm/mem_reg_0_15_0_0_i_43/O
                         net (fo=109, routed)         2.741     8.876    mips/dp/pcm/mem_reg_0_15_0_0_i_43_n_0
    SLICE_X69Y78         LUT2 (Prop_lut2_I0_O)        0.124     9.000 r  mips/dp/pcm/mem_reg_0_15_0_0_i_61/O
                         net (fo=13, routed)          0.981     9.981    mips/dp/pcm/mem_reg_0_15_0_0_i_61_n_0
    SLICE_X69Y75         LUT2 (Prop_lut2_I1_O)        0.152    10.133 f  mips/dp/pcm/mem_reg_0_15_0_0_i_54/O
                         net (fo=9, routed)           0.817    10.950    mips/dp/pcm/mem_reg_0_15_0_0_i_54_n_0
    SLICE_X68Y74         LUT4 (Prop_lut4_I0_O)        0.326    11.276 f  mips/dp/pcm/mem_reg_0_15_0_0_i_74/O
                         net (fo=1, routed)           0.667    11.943    mips/dp/pcm/mem_reg_0_15_0_0_i_74_n_0
    SLICE_X68Y74         LUT6 (Prop_lut6_I5_O)        0.124    12.067 f  mips/dp/pcm/mem_reg_0_15_0_0_i_71/O
                         net (fo=2, routed)           0.436    12.503    mips/dp/pcm/mem_reg_0_15_0_0_i_71_n_0
    SLICE_X71Y72         LUT6 (Prop_lut6_I1_O)        0.124    12.627 f  mips/dp/pcm/mem_reg_0_127_0_0_i_28/O
                         net (fo=1, routed)           0.433    13.060    mips/dp/pcm/mem_reg_0_127_0_0_i_28_n_0
    SLICE_X71Y72         LUT6 (Prop_lut6_I5_O)        0.124    13.184 r  mips/dp/pcm/mem_reg_0_127_0_0_i_22/O
                         net (fo=1, routed)           0.813    13.997    mips/dp/pcm/mem_reg_0_127_0_0_i_22_n_0
    SLICE_X75Y72         LUT6 (Prop_lut6_I5_O)        0.124    14.121 r  mips/dp/pcm/mem_reg_0_127_0_0_i_16/O
                         net (fo=1, routed)           0.264    14.385    mips/dp/pcm/mem_reg_0_127_0_0_i_16_n_0
    SLICE_X75Y72         LUT6 (Prop_lut6_I5_O)        0.124    14.509 r  mips/dp/pcm/mem_reg_0_127_0_0_i_4/O
                         net (fo=228, routed)         2.129    16.638    mips/dp/pcm/Q_reg[7]_4
    SLICE_X88Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.762 r  mips/dp/pcm/BT_carry_i_12/O
                         net (fo=1, routed)           0.294    17.056    mips/dp/pcm/BT_carry_i_12_n_0
    SLICE_X86Y79         LUT6 (Prop_lut6_I3_O)        0.124    17.180 r  mips/dp/pcm/BT_carry_i_11/O
                         net (fo=1, routed)           0.895    18.076    mips/dp/pcm/BT_carry_i_11_n_0
    SLICE_X81Y76         LUT6 (Prop_lut6_I3_O)        0.124    18.200 r  mips/dp/pcm/BT_carry_i_10/O
                         net (fo=1, routed)           0.542    18.742    mips/dp/pcm/BT_carry_i_10_n_0
    SLICE_X81Y78         LUT6 (Prop_lut6_I3_O)        0.124    18.866 r  mips/dp/pcm/BT_carry_i_9/O
                         net (fo=1, routed)           0.574    19.439    mips/dp/pcm/BT_carry_i_9_n_0
    SLICE_X81Y81         LUT5 (Prop_lut5_I2_O)        0.124    19.563 r  mips/dp/pcm/BT_carry_i_8/O
                         net (fo=1, routed)           0.815    20.378    mips/dp/pcm/BT_carry_i_8_n_0
    SLICE_X79Y81         LUT6 (Prop_lut6_I3_O)        0.124    20.502 r  mips/dp/pcm/BT_carry_i_6/O
                         net (fo=1, routed)           1.178    21.679    mips/dp/pcm/BT_carry_i_6_n_0
    SLICE_X79Y72         LUT5 (Prop_lut5_I0_O)        0.124    21.803 r  mips/dp/pcm/BT_carry_i_5/O
                         net (fo=31, routed)          0.682    22.485    mips/dp/pcm/BT_carry_i_5_n_0
    SLICE_X81Y79         LUT5 (Prop_lut5_I0_O)        0.124    22.609 r  mips/dp/pcm/BT_carry__3_i_1/O
                         net (fo=13, routed)          0.889    23.498    mips/dp/p_0_in[17]
    SLICE_X82Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.005 r  mips/dp/BT_carry__3/CO[3]
                         net (fo=1, routed)           0.000    24.005    mips/dp/BT_carry__3_n_0
    SLICE_X82Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.227 r  mips/dp/BT_carry__4/O[0]
                         net (fo=1, routed)           0.794    25.021    mips/dp/pcm/newPC1[20]
    SLICE_X85Y77         LUT6 (Prop_lut6_I5_O)        0.299    25.320 r  mips/dp/pcm/Q[21]_i_1/O
                         net (fo=1, routed)           0.000    25.320    mips/dp/pcm/newPC[21]
    SLICE_X85Y77         FDCE                                         r  mips/dp/pcm/Q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clockdv/buf12/O
                         net (fo=691, routed)         1.596    78.576    mips/dp/pcm/clk12
    SLICE_X85Y77         FDCE                                         r  mips/dp/pcm/Q_reg[21]/C
                         clock pessimism              0.559    79.135    
                         clock uncertainty           -0.102    79.033    
    SLICE_X85Y77         FDCE (Setup_fdce_C_D)        0.029    79.062    mips/dp/pcm/Q_reg[21]
  -------------------------------------------------------------------
                         required time                         79.062    
                         arrival time                         -25.320    
  -------------------------------------------------------------------
                         slack                                 53.742    

Slack (MET) :             53.778ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pcm/Q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        26.110ns  (logic 4.622ns (17.702%)  route 21.488ns (82.298%))
  Logic Levels:           23  (CARRY4=2 LUT2=2 LUT4=1 LUT5=3 LUT6=14 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 78.566 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=691, routed)         1.704    -0.836    mips/dp/pcm/clk12
    SLICE_X76Y70         FDCE                                         r  mips/dp/pcm/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y70         FDCE (Prop_fdce_C_Q)         0.518    -0.318 r  mips/dp/pcm/Q_reg[3]/Q
                         net (fo=61, routed)          2.627     2.309    mips/dp/pcm/pc[3]
    SLICE_X83Y70         LUT6 (Prop_lut6_I1_O)        0.124     2.433 r  mips/dp/pcm/g1_b31/O
                         net (fo=1, routed)           0.000     2.433    imem/Q_reg[2]_58
    SLICE_X83Y70         MUXF7 (Prop_muxf7_I1_O)      0.217     2.650 r  imem/rf_reg_r1_0_31_0_5_i_18/O
                         net (fo=58, routed)          2.302     4.952    mips/dp/pcm/instr[30]
    SLICE_X75Y70         LUT6 (Prop_lut6_I3_O)        0.299     5.251 r  mips/dp/pcm/mem_reg_0_15_0_0_i_36/O
                         net (fo=6, routed)           0.760     6.011    mips/dp/pcm/mem_reg_0_15_0_0_i_36_n_0
    SLICE_X76Y73         LUT6 (Prop_lut6_I5_O)        0.124     6.135 f  mips/dp/pcm/mem_reg_0_15_0_0_i_43/O
                         net (fo=109, routed)         2.741     8.876    mips/dp/pcm/mem_reg_0_15_0_0_i_43_n_0
    SLICE_X69Y78         LUT2 (Prop_lut2_I0_O)        0.124     9.000 r  mips/dp/pcm/mem_reg_0_15_0_0_i_61/O
                         net (fo=13, routed)          0.981     9.981    mips/dp/pcm/mem_reg_0_15_0_0_i_61_n_0
    SLICE_X69Y75         LUT2 (Prop_lut2_I1_O)        0.152    10.133 f  mips/dp/pcm/mem_reg_0_15_0_0_i_54/O
                         net (fo=9, routed)           0.817    10.950    mips/dp/pcm/mem_reg_0_15_0_0_i_54_n_0
    SLICE_X68Y74         LUT4 (Prop_lut4_I0_O)        0.326    11.276 f  mips/dp/pcm/mem_reg_0_15_0_0_i_74/O
                         net (fo=1, routed)           0.667    11.943    mips/dp/pcm/mem_reg_0_15_0_0_i_74_n_0
    SLICE_X68Y74         LUT6 (Prop_lut6_I5_O)        0.124    12.067 f  mips/dp/pcm/mem_reg_0_15_0_0_i_71/O
                         net (fo=2, routed)           0.436    12.503    mips/dp/pcm/mem_reg_0_15_0_0_i_71_n_0
    SLICE_X71Y72         LUT6 (Prop_lut6_I1_O)        0.124    12.627 f  mips/dp/pcm/mem_reg_0_127_0_0_i_28/O
                         net (fo=1, routed)           0.433    13.060    mips/dp/pcm/mem_reg_0_127_0_0_i_28_n_0
    SLICE_X71Y72         LUT6 (Prop_lut6_I5_O)        0.124    13.184 r  mips/dp/pcm/mem_reg_0_127_0_0_i_22/O
                         net (fo=1, routed)           0.813    13.997    mips/dp/pcm/mem_reg_0_127_0_0_i_22_n_0
    SLICE_X75Y72         LUT6 (Prop_lut6_I5_O)        0.124    14.121 r  mips/dp/pcm/mem_reg_0_127_0_0_i_16/O
                         net (fo=1, routed)           0.264    14.385    mips/dp/pcm/mem_reg_0_127_0_0_i_16_n_0
    SLICE_X75Y72         LUT6 (Prop_lut6_I5_O)        0.124    14.509 r  mips/dp/pcm/mem_reg_0_127_0_0_i_4/O
                         net (fo=228, routed)         2.129    16.638    mips/dp/pcm/Q_reg[7]_4
    SLICE_X88Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.762 r  mips/dp/pcm/BT_carry_i_12/O
                         net (fo=1, routed)           0.294    17.056    mips/dp/pcm/BT_carry_i_12_n_0
    SLICE_X86Y79         LUT6 (Prop_lut6_I3_O)        0.124    17.180 r  mips/dp/pcm/BT_carry_i_11/O
                         net (fo=1, routed)           0.895    18.076    mips/dp/pcm/BT_carry_i_11_n_0
    SLICE_X81Y76         LUT6 (Prop_lut6_I3_O)        0.124    18.200 r  mips/dp/pcm/BT_carry_i_10/O
                         net (fo=1, routed)           0.542    18.742    mips/dp/pcm/BT_carry_i_10_n_0
    SLICE_X81Y78         LUT6 (Prop_lut6_I3_O)        0.124    18.866 r  mips/dp/pcm/BT_carry_i_9/O
                         net (fo=1, routed)           0.574    19.439    mips/dp/pcm/BT_carry_i_9_n_0
    SLICE_X81Y81         LUT5 (Prop_lut5_I2_O)        0.124    19.563 r  mips/dp/pcm/BT_carry_i_8/O
                         net (fo=1, routed)           0.815    20.378    mips/dp/pcm/BT_carry_i_8_n_0
    SLICE_X79Y81         LUT6 (Prop_lut6_I3_O)        0.124    20.502 r  mips/dp/pcm/BT_carry_i_6/O
                         net (fo=1, routed)           1.178    21.679    mips/dp/pcm/BT_carry_i_6_n_0
    SLICE_X79Y72         LUT5 (Prop_lut5_I0_O)        0.124    21.803 r  mips/dp/pcm/BT_carry_i_5/O
                         net (fo=31, routed)          0.682    22.485    mips/dp/pcm/BT_carry_i_5_n_0
    SLICE_X81Y79         LUT5 (Prop_lut5_I0_O)        0.124    22.609 r  mips/dp/pcm/BT_carry__3_i_1/O
                         net (fo=13, routed)          0.889    23.498    mips/dp/p_0_in[17]
    SLICE_X82Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.005 r  mips/dp/BT_carry__3/CO[3]
                         net (fo=1, routed)           0.000    24.005    mips/dp/BT_carry__3_n_0
    SLICE_X82Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.318 r  mips/dp/BT_carry__4/O[3]
                         net (fo=1, routed)           0.650    24.968    mips/dp/pcm/newPC1[23]
    SLICE_X79Y77         LUT6 (Prop_lut6_I5_O)        0.306    25.274 r  mips/dp/pcm/Q[24]_i_1/O
                         net (fo=1, routed)           0.000    25.274    mips/dp/pcm/newPC[24]
    SLICE_X79Y77         FDCE                                         r  mips/dp/pcm/Q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clockdv/buf12/O
                         net (fo=691, routed)         1.586    78.566    mips/dp/pcm/clk12
    SLICE_X79Y77         FDCE                                         r  mips/dp/pcm/Q_reg[24]/C
                         clock pessimism              0.559    79.125    
                         clock uncertainty           -0.102    79.023    
    SLICE_X79Y77         FDCE (Setup_fdce_C_D)        0.029    79.052    mips/dp/pcm/Q_reg[24]
  -------------------------------------------------------------------
                         required time                         79.052    
                         arrival time                         -25.274    
  -------------------------------------------------------------------
                         slack                                 53.778    

Slack (MET) :             53.788ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pcm/Q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        26.106ns  (logic 4.638ns (17.766%)  route 21.468ns (82.234%))
  Logic Levels:           24  (CARRY4=3 LUT2=2 LUT4=1 LUT5=3 LUT6=14 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 78.572 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=691, routed)         1.704    -0.836    mips/dp/pcm/clk12
    SLICE_X76Y70         FDCE                                         r  mips/dp/pcm/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y70         FDCE (Prop_fdce_C_Q)         0.518    -0.318 r  mips/dp/pcm/Q_reg[3]/Q
                         net (fo=61, routed)          2.627     2.309    mips/dp/pcm/pc[3]
    SLICE_X83Y70         LUT6 (Prop_lut6_I1_O)        0.124     2.433 r  mips/dp/pcm/g1_b31/O
                         net (fo=1, routed)           0.000     2.433    imem/Q_reg[2]_58
    SLICE_X83Y70         MUXF7 (Prop_muxf7_I1_O)      0.217     2.650 r  imem/rf_reg_r1_0_31_0_5_i_18/O
                         net (fo=58, routed)          2.302     4.952    mips/dp/pcm/instr[30]
    SLICE_X75Y70         LUT6 (Prop_lut6_I3_O)        0.299     5.251 r  mips/dp/pcm/mem_reg_0_15_0_0_i_36/O
                         net (fo=6, routed)           0.760     6.011    mips/dp/pcm/mem_reg_0_15_0_0_i_36_n_0
    SLICE_X76Y73         LUT6 (Prop_lut6_I5_O)        0.124     6.135 f  mips/dp/pcm/mem_reg_0_15_0_0_i_43/O
                         net (fo=109, routed)         2.741     8.876    mips/dp/pcm/mem_reg_0_15_0_0_i_43_n_0
    SLICE_X69Y78         LUT2 (Prop_lut2_I0_O)        0.124     9.000 r  mips/dp/pcm/mem_reg_0_15_0_0_i_61/O
                         net (fo=13, routed)          0.981     9.981    mips/dp/pcm/mem_reg_0_15_0_0_i_61_n_0
    SLICE_X69Y75         LUT2 (Prop_lut2_I1_O)        0.152    10.133 f  mips/dp/pcm/mem_reg_0_15_0_0_i_54/O
                         net (fo=9, routed)           0.817    10.950    mips/dp/pcm/mem_reg_0_15_0_0_i_54_n_0
    SLICE_X68Y74         LUT4 (Prop_lut4_I0_O)        0.326    11.276 f  mips/dp/pcm/mem_reg_0_15_0_0_i_74/O
                         net (fo=1, routed)           0.667    11.943    mips/dp/pcm/mem_reg_0_15_0_0_i_74_n_0
    SLICE_X68Y74         LUT6 (Prop_lut6_I5_O)        0.124    12.067 f  mips/dp/pcm/mem_reg_0_15_0_0_i_71/O
                         net (fo=2, routed)           0.436    12.503    mips/dp/pcm/mem_reg_0_15_0_0_i_71_n_0
    SLICE_X71Y72         LUT6 (Prop_lut6_I1_O)        0.124    12.627 f  mips/dp/pcm/mem_reg_0_127_0_0_i_28/O
                         net (fo=1, routed)           0.433    13.060    mips/dp/pcm/mem_reg_0_127_0_0_i_28_n_0
    SLICE_X71Y72         LUT6 (Prop_lut6_I5_O)        0.124    13.184 r  mips/dp/pcm/mem_reg_0_127_0_0_i_22/O
                         net (fo=1, routed)           0.813    13.997    mips/dp/pcm/mem_reg_0_127_0_0_i_22_n_0
    SLICE_X75Y72         LUT6 (Prop_lut6_I5_O)        0.124    14.121 r  mips/dp/pcm/mem_reg_0_127_0_0_i_16/O
                         net (fo=1, routed)           0.264    14.385    mips/dp/pcm/mem_reg_0_127_0_0_i_16_n_0
    SLICE_X75Y72         LUT6 (Prop_lut6_I5_O)        0.124    14.509 r  mips/dp/pcm/mem_reg_0_127_0_0_i_4/O
                         net (fo=228, routed)         2.129    16.638    mips/dp/pcm/Q_reg[7]_4
    SLICE_X88Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.762 r  mips/dp/pcm/BT_carry_i_12/O
                         net (fo=1, routed)           0.294    17.056    mips/dp/pcm/BT_carry_i_12_n_0
    SLICE_X86Y79         LUT6 (Prop_lut6_I3_O)        0.124    17.180 r  mips/dp/pcm/BT_carry_i_11/O
                         net (fo=1, routed)           0.895    18.076    mips/dp/pcm/BT_carry_i_11_n_0
    SLICE_X81Y76         LUT6 (Prop_lut6_I3_O)        0.124    18.200 r  mips/dp/pcm/BT_carry_i_10/O
                         net (fo=1, routed)           0.542    18.742    mips/dp/pcm/BT_carry_i_10_n_0
    SLICE_X81Y78         LUT6 (Prop_lut6_I3_O)        0.124    18.866 r  mips/dp/pcm/BT_carry_i_9/O
                         net (fo=1, routed)           0.574    19.439    mips/dp/pcm/BT_carry_i_9_n_0
    SLICE_X81Y81         LUT5 (Prop_lut5_I2_O)        0.124    19.563 r  mips/dp/pcm/BT_carry_i_8/O
                         net (fo=1, routed)           0.815    20.378    mips/dp/pcm/BT_carry_i_8_n_0
    SLICE_X79Y81         LUT6 (Prop_lut6_I3_O)        0.124    20.502 r  mips/dp/pcm/BT_carry_i_6/O
                         net (fo=1, routed)           1.178    21.679    mips/dp/pcm/BT_carry_i_6_n_0
    SLICE_X79Y72         LUT5 (Prop_lut5_I0_O)        0.124    21.803 r  mips/dp/pcm/BT_carry_i_5/O
                         net (fo=31, routed)          0.682    22.485    mips/dp/pcm/BT_carry_i_5_n_0
    SLICE_X81Y79         LUT5 (Prop_lut5_I0_O)        0.124    22.609 r  mips/dp/pcm/BT_carry__3_i_1/O
                         net (fo=13, routed)          0.889    23.498    mips/dp/p_0_in[17]
    SLICE_X82Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.005 r  mips/dp/BT_carry__3/CO[3]
                         net (fo=1, routed)           0.000    24.005    mips/dp/BT_carry__3_n_0
    SLICE_X82Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.119 r  mips/dp/BT_carry__4/CO[3]
                         net (fo=1, routed)           0.000    24.119    mips/dp/BT_carry__4_n_0
    SLICE_X82Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.341 r  mips/dp/BT_carry__5/O[0]
                         net (fo=1, routed)           0.630    24.971    mips/dp/pcm/newPC1[24]
    SLICE_X81Y79         LUT6 (Prop_lut6_I5_O)        0.299    25.270 r  mips/dp/pcm/Q[25]_i_1/O
                         net (fo=1, routed)           0.000    25.270    mips/dp/pcm/newPC[25]
    SLICE_X81Y79         FDCE                                         r  mips/dp/pcm/Q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clockdv/buf12/O
                         net (fo=691, routed)         1.592    78.572    mips/dp/pcm/clk12
    SLICE_X81Y79         FDCE                                         r  mips/dp/pcm/Q_reg[25]/C
                         clock pessimism              0.559    79.131    
                         clock uncertainty           -0.102    79.029    
    SLICE_X81Y79         FDCE (Setup_fdce_C_D)        0.029    79.058    mips/dp/pcm/Q_reg[25]
  -------------------------------------------------------------------
                         required time                         79.058    
                         arrival time                         -25.270    
  -------------------------------------------------------------------
                         slack                                 53.788    

Slack (MET) :             53.862ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pcm/Q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        26.041ns  (logic 4.772ns (18.325%)  route 21.269ns (81.675%))
  Logic Levels:           25  (CARRY4=4 LUT2=2 LUT4=1 LUT5=3 LUT6=14 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 78.579 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=691, routed)         1.704    -0.836    mips/dp/pcm/clk12
    SLICE_X76Y70         FDCE                                         r  mips/dp/pcm/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y70         FDCE (Prop_fdce_C_Q)         0.518    -0.318 r  mips/dp/pcm/Q_reg[3]/Q
                         net (fo=61, routed)          2.627     2.309    mips/dp/pcm/pc[3]
    SLICE_X83Y70         LUT6 (Prop_lut6_I1_O)        0.124     2.433 r  mips/dp/pcm/g1_b31/O
                         net (fo=1, routed)           0.000     2.433    imem/Q_reg[2]_58
    SLICE_X83Y70         MUXF7 (Prop_muxf7_I1_O)      0.217     2.650 r  imem/rf_reg_r1_0_31_0_5_i_18/O
                         net (fo=58, routed)          2.302     4.952    mips/dp/pcm/instr[30]
    SLICE_X75Y70         LUT6 (Prop_lut6_I3_O)        0.299     5.251 r  mips/dp/pcm/mem_reg_0_15_0_0_i_36/O
                         net (fo=6, routed)           0.760     6.011    mips/dp/pcm/mem_reg_0_15_0_0_i_36_n_0
    SLICE_X76Y73         LUT6 (Prop_lut6_I5_O)        0.124     6.135 f  mips/dp/pcm/mem_reg_0_15_0_0_i_43/O
                         net (fo=109, routed)         2.741     8.876    mips/dp/pcm/mem_reg_0_15_0_0_i_43_n_0
    SLICE_X69Y78         LUT2 (Prop_lut2_I0_O)        0.124     9.000 r  mips/dp/pcm/mem_reg_0_15_0_0_i_61/O
                         net (fo=13, routed)          0.981     9.981    mips/dp/pcm/mem_reg_0_15_0_0_i_61_n_0
    SLICE_X69Y75         LUT2 (Prop_lut2_I1_O)        0.152    10.133 f  mips/dp/pcm/mem_reg_0_15_0_0_i_54/O
                         net (fo=9, routed)           0.817    10.950    mips/dp/pcm/mem_reg_0_15_0_0_i_54_n_0
    SLICE_X68Y74         LUT4 (Prop_lut4_I0_O)        0.326    11.276 f  mips/dp/pcm/mem_reg_0_15_0_0_i_74/O
                         net (fo=1, routed)           0.667    11.943    mips/dp/pcm/mem_reg_0_15_0_0_i_74_n_0
    SLICE_X68Y74         LUT6 (Prop_lut6_I5_O)        0.124    12.067 f  mips/dp/pcm/mem_reg_0_15_0_0_i_71/O
                         net (fo=2, routed)           0.436    12.503    mips/dp/pcm/mem_reg_0_15_0_0_i_71_n_0
    SLICE_X71Y72         LUT6 (Prop_lut6_I1_O)        0.124    12.627 f  mips/dp/pcm/mem_reg_0_127_0_0_i_28/O
                         net (fo=1, routed)           0.433    13.060    mips/dp/pcm/mem_reg_0_127_0_0_i_28_n_0
    SLICE_X71Y72         LUT6 (Prop_lut6_I5_O)        0.124    13.184 r  mips/dp/pcm/mem_reg_0_127_0_0_i_22/O
                         net (fo=1, routed)           0.813    13.997    mips/dp/pcm/mem_reg_0_127_0_0_i_22_n_0
    SLICE_X75Y72         LUT6 (Prop_lut6_I5_O)        0.124    14.121 r  mips/dp/pcm/mem_reg_0_127_0_0_i_16/O
                         net (fo=1, routed)           0.264    14.385    mips/dp/pcm/mem_reg_0_127_0_0_i_16_n_0
    SLICE_X75Y72         LUT6 (Prop_lut6_I5_O)        0.124    14.509 r  mips/dp/pcm/mem_reg_0_127_0_0_i_4/O
                         net (fo=228, routed)         2.129    16.638    mips/dp/pcm/Q_reg[7]_4
    SLICE_X88Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.762 r  mips/dp/pcm/BT_carry_i_12/O
                         net (fo=1, routed)           0.294    17.056    mips/dp/pcm/BT_carry_i_12_n_0
    SLICE_X86Y79         LUT6 (Prop_lut6_I3_O)        0.124    17.180 r  mips/dp/pcm/BT_carry_i_11/O
                         net (fo=1, routed)           0.895    18.076    mips/dp/pcm/BT_carry_i_11_n_0
    SLICE_X81Y76         LUT6 (Prop_lut6_I3_O)        0.124    18.200 r  mips/dp/pcm/BT_carry_i_10/O
                         net (fo=1, routed)           0.542    18.742    mips/dp/pcm/BT_carry_i_10_n_0
    SLICE_X81Y78         LUT6 (Prop_lut6_I3_O)        0.124    18.866 r  mips/dp/pcm/BT_carry_i_9/O
                         net (fo=1, routed)           0.574    19.439    mips/dp/pcm/BT_carry_i_9_n_0
    SLICE_X81Y81         LUT5 (Prop_lut5_I2_O)        0.124    19.563 r  mips/dp/pcm/BT_carry_i_8/O
                         net (fo=1, routed)           0.815    20.378    mips/dp/pcm/BT_carry_i_8_n_0
    SLICE_X79Y81         LUT6 (Prop_lut6_I3_O)        0.124    20.502 r  mips/dp/pcm/BT_carry_i_6/O
                         net (fo=1, routed)           1.178    21.679    mips/dp/pcm/BT_carry_i_6_n_0
    SLICE_X79Y72         LUT5 (Prop_lut5_I0_O)        0.124    21.803 r  mips/dp/pcm/BT_carry_i_5/O
                         net (fo=31, routed)          0.682    22.485    mips/dp/pcm/BT_carry_i_5_n_0
    SLICE_X81Y79         LUT5 (Prop_lut5_I0_O)        0.124    22.609 r  mips/dp/pcm/BT_carry__3_i_1/O
                         net (fo=13, routed)          0.889    23.498    mips/dp/p_0_in[17]
    SLICE_X82Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.005 r  mips/dp/BT_carry__3/CO[3]
                         net (fo=1, routed)           0.000    24.005    mips/dp/BT_carry__3_n_0
    SLICE_X82Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.119 r  mips/dp/BT_carry__4/CO[3]
                         net (fo=1, routed)           0.000    24.119    mips/dp/BT_carry__4_n_0
    SLICE_X82Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.233 r  mips/dp/BT_carry__5/CO[3]
                         net (fo=1, routed)           0.000    24.233    mips/dp/BT_carry__5_n_0
    SLICE_X82Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.472 r  mips/dp/BT_carry__6/O[2]
                         net (fo=1, routed)           0.431    24.903    mips/dp/pcm/newPC1[30]
    SLICE_X83Y80         LUT6 (Prop_lut6_I5_O)        0.302    25.205 r  mips/dp/pcm/Q[31]_i_1/O
                         net (fo=1, routed)           0.000    25.205    mips/dp/pcm/newPC[31]
    SLICE_X83Y80         FDCE                                         r  mips/dp/pcm/Q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clockdv/buf12/O
                         net (fo=691, routed)         1.599    78.579    mips/dp/pcm/clk12
    SLICE_X83Y80         FDCE                                         r  mips/dp/pcm/Q_reg[31]/C
                         clock pessimism              0.559    79.138    
                         clock uncertainty           -0.102    79.036    
    SLICE_X83Y80         FDCE (Setup_fdce_C_D)        0.031    79.067    mips/dp/pcm/Q_reg[31]
  -------------------------------------------------------------------
                         required time                         79.067    
                         arrival time                         -25.205    
  -------------------------------------------------------------------
                         slack                                 53.862    

Slack (MET) :             53.868ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pcm/Q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        26.028ns  (logic 4.658ns (17.896%)  route 21.370ns (82.104%))
  Logic Levels:           24  (CARRY4=3 LUT2=2 LUT4=1 LUT5=3 LUT6=14 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 78.572 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=691, routed)         1.704    -0.836    mips/dp/pcm/clk12
    SLICE_X76Y70         FDCE                                         r  mips/dp/pcm/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y70         FDCE (Prop_fdce_C_Q)         0.518    -0.318 r  mips/dp/pcm/Q_reg[3]/Q
                         net (fo=61, routed)          2.627     2.309    mips/dp/pcm/pc[3]
    SLICE_X83Y70         LUT6 (Prop_lut6_I1_O)        0.124     2.433 r  mips/dp/pcm/g1_b31/O
                         net (fo=1, routed)           0.000     2.433    imem/Q_reg[2]_58
    SLICE_X83Y70         MUXF7 (Prop_muxf7_I1_O)      0.217     2.650 r  imem/rf_reg_r1_0_31_0_5_i_18/O
                         net (fo=58, routed)          2.302     4.952    mips/dp/pcm/instr[30]
    SLICE_X75Y70         LUT6 (Prop_lut6_I3_O)        0.299     5.251 r  mips/dp/pcm/mem_reg_0_15_0_0_i_36/O
                         net (fo=6, routed)           0.760     6.011    mips/dp/pcm/mem_reg_0_15_0_0_i_36_n_0
    SLICE_X76Y73         LUT6 (Prop_lut6_I5_O)        0.124     6.135 f  mips/dp/pcm/mem_reg_0_15_0_0_i_43/O
                         net (fo=109, routed)         2.741     8.876    mips/dp/pcm/mem_reg_0_15_0_0_i_43_n_0
    SLICE_X69Y78         LUT2 (Prop_lut2_I0_O)        0.124     9.000 r  mips/dp/pcm/mem_reg_0_15_0_0_i_61/O
                         net (fo=13, routed)          0.981     9.981    mips/dp/pcm/mem_reg_0_15_0_0_i_61_n_0
    SLICE_X69Y75         LUT2 (Prop_lut2_I1_O)        0.152    10.133 f  mips/dp/pcm/mem_reg_0_15_0_0_i_54/O
                         net (fo=9, routed)           0.817    10.950    mips/dp/pcm/mem_reg_0_15_0_0_i_54_n_0
    SLICE_X68Y74         LUT4 (Prop_lut4_I0_O)        0.326    11.276 f  mips/dp/pcm/mem_reg_0_15_0_0_i_74/O
                         net (fo=1, routed)           0.667    11.943    mips/dp/pcm/mem_reg_0_15_0_0_i_74_n_0
    SLICE_X68Y74         LUT6 (Prop_lut6_I5_O)        0.124    12.067 f  mips/dp/pcm/mem_reg_0_15_0_0_i_71/O
                         net (fo=2, routed)           0.436    12.503    mips/dp/pcm/mem_reg_0_15_0_0_i_71_n_0
    SLICE_X71Y72         LUT6 (Prop_lut6_I1_O)        0.124    12.627 f  mips/dp/pcm/mem_reg_0_127_0_0_i_28/O
                         net (fo=1, routed)           0.433    13.060    mips/dp/pcm/mem_reg_0_127_0_0_i_28_n_0
    SLICE_X71Y72         LUT6 (Prop_lut6_I5_O)        0.124    13.184 r  mips/dp/pcm/mem_reg_0_127_0_0_i_22/O
                         net (fo=1, routed)           0.813    13.997    mips/dp/pcm/mem_reg_0_127_0_0_i_22_n_0
    SLICE_X75Y72         LUT6 (Prop_lut6_I5_O)        0.124    14.121 r  mips/dp/pcm/mem_reg_0_127_0_0_i_16/O
                         net (fo=1, routed)           0.264    14.385    mips/dp/pcm/mem_reg_0_127_0_0_i_16_n_0
    SLICE_X75Y72         LUT6 (Prop_lut6_I5_O)        0.124    14.509 r  mips/dp/pcm/mem_reg_0_127_0_0_i_4/O
                         net (fo=228, routed)         2.129    16.638    mips/dp/pcm/Q_reg[7]_4
    SLICE_X88Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.762 r  mips/dp/pcm/BT_carry_i_12/O
                         net (fo=1, routed)           0.294    17.056    mips/dp/pcm/BT_carry_i_12_n_0
    SLICE_X86Y79         LUT6 (Prop_lut6_I3_O)        0.124    17.180 r  mips/dp/pcm/BT_carry_i_11/O
                         net (fo=1, routed)           0.895    18.076    mips/dp/pcm/BT_carry_i_11_n_0
    SLICE_X81Y76         LUT6 (Prop_lut6_I3_O)        0.124    18.200 r  mips/dp/pcm/BT_carry_i_10/O
                         net (fo=1, routed)           0.542    18.742    mips/dp/pcm/BT_carry_i_10_n_0
    SLICE_X81Y78         LUT6 (Prop_lut6_I3_O)        0.124    18.866 r  mips/dp/pcm/BT_carry_i_9/O
                         net (fo=1, routed)           0.574    19.439    mips/dp/pcm/BT_carry_i_9_n_0
    SLICE_X81Y81         LUT5 (Prop_lut5_I2_O)        0.124    19.563 r  mips/dp/pcm/BT_carry_i_8/O
                         net (fo=1, routed)           0.815    20.378    mips/dp/pcm/BT_carry_i_8_n_0
    SLICE_X79Y81         LUT6 (Prop_lut6_I3_O)        0.124    20.502 r  mips/dp/pcm/BT_carry_i_6/O
                         net (fo=1, routed)           1.178    21.679    mips/dp/pcm/BT_carry_i_6_n_0
    SLICE_X79Y72         LUT5 (Prop_lut5_I0_O)        0.124    21.803 r  mips/dp/pcm/BT_carry_i_5/O
                         net (fo=31, routed)          0.682    22.485    mips/dp/pcm/BT_carry_i_5_n_0
    SLICE_X81Y79         LUT5 (Prop_lut5_I0_O)        0.124    22.609 r  mips/dp/pcm/BT_carry__3_i_1/O
                         net (fo=13, routed)          0.889    23.498    mips/dp/p_0_in[17]
    SLICE_X82Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.005 r  mips/dp/BT_carry__3/CO[3]
                         net (fo=1, routed)           0.000    24.005    mips/dp/BT_carry__3_n_0
    SLICE_X82Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.119 r  mips/dp/BT_carry__4/CO[3]
                         net (fo=1, routed)           0.000    24.119    mips/dp/BT_carry__4_n_0
    SLICE_X82Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.358 r  mips/dp/BT_carry__5/O[2]
                         net (fo=1, routed)           0.532    24.890    mips/dp/pcm/newPC1[26]
    SLICE_X81Y79         LUT6 (Prop_lut6_I5_O)        0.302    25.192 r  mips/dp/pcm/Q[27]_i_1/O
                         net (fo=1, routed)           0.000    25.192    mips/dp/pcm/newPC[27]
    SLICE_X81Y79         FDCE                                         r  mips/dp/pcm/Q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clockdv/buf12/O
                         net (fo=691, routed)         1.592    78.572    mips/dp/pcm/clk12
    SLICE_X81Y79         FDCE                                         r  mips/dp/pcm/Q_reg[27]/C
                         clock pessimism              0.559    79.131    
                         clock uncertainty           -0.102    79.029    
    SLICE_X81Y79         FDCE (Setup_fdce_C_D)        0.031    79.060    mips/dp/pcm/Q_reg[27]
  -------------------------------------------------------------------
                         required time                         79.060    
                         arrival time                         -25.192    
  -------------------------------------------------------------------
                         slack                                 53.868    

Slack (MET) :             54.008ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pcm/Q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        25.883ns  (logic 4.544ns (17.556%)  route 21.339ns (82.444%))
  Logic Levels:           23  (CARRY4=2 LUT2=2 LUT4=1 LUT5=3 LUT6=14 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 78.569 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=691, routed)         1.704    -0.836    mips/dp/pcm/clk12
    SLICE_X76Y70         FDCE                                         r  mips/dp/pcm/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y70         FDCE (Prop_fdce_C_Q)         0.518    -0.318 r  mips/dp/pcm/Q_reg[3]/Q
                         net (fo=61, routed)          2.627     2.309    mips/dp/pcm/pc[3]
    SLICE_X83Y70         LUT6 (Prop_lut6_I1_O)        0.124     2.433 r  mips/dp/pcm/g1_b31/O
                         net (fo=1, routed)           0.000     2.433    imem/Q_reg[2]_58
    SLICE_X83Y70         MUXF7 (Prop_muxf7_I1_O)      0.217     2.650 r  imem/rf_reg_r1_0_31_0_5_i_18/O
                         net (fo=58, routed)          2.302     4.952    mips/dp/pcm/instr[30]
    SLICE_X75Y70         LUT6 (Prop_lut6_I3_O)        0.299     5.251 r  mips/dp/pcm/mem_reg_0_15_0_0_i_36/O
                         net (fo=6, routed)           0.760     6.011    mips/dp/pcm/mem_reg_0_15_0_0_i_36_n_0
    SLICE_X76Y73         LUT6 (Prop_lut6_I5_O)        0.124     6.135 f  mips/dp/pcm/mem_reg_0_15_0_0_i_43/O
                         net (fo=109, routed)         2.741     8.876    mips/dp/pcm/mem_reg_0_15_0_0_i_43_n_0
    SLICE_X69Y78         LUT2 (Prop_lut2_I0_O)        0.124     9.000 r  mips/dp/pcm/mem_reg_0_15_0_0_i_61/O
                         net (fo=13, routed)          0.981     9.981    mips/dp/pcm/mem_reg_0_15_0_0_i_61_n_0
    SLICE_X69Y75         LUT2 (Prop_lut2_I1_O)        0.152    10.133 f  mips/dp/pcm/mem_reg_0_15_0_0_i_54/O
                         net (fo=9, routed)           0.817    10.950    mips/dp/pcm/mem_reg_0_15_0_0_i_54_n_0
    SLICE_X68Y74         LUT4 (Prop_lut4_I0_O)        0.326    11.276 f  mips/dp/pcm/mem_reg_0_15_0_0_i_74/O
                         net (fo=1, routed)           0.667    11.943    mips/dp/pcm/mem_reg_0_15_0_0_i_74_n_0
    SLICE_X68Y74         LUT6 (Prop_lut6_I5_O)        0.124    12.067 f  mips/dp/pcm/mem_reg_0_15_0_0_i_71/O
                         net (fo=2, routed)           0.436    12.503    mips/dp/pcm/mem_reg_0_15_0_0_i_71_n_0
    SLICE_X71Y72         LUT6 (Prop_lut6_I1_O)        0.124    12.627 f  mips/dp/pcm/mem_reg_0_127_0_0_i_28/O
                         net (fo=1, routed)           0.433    13.060    mips/dp/pcm/mem_reg_0_127_0_0_i_28_n_0
    SLICE_X71Y72         LUT6 (Prop_lut6_I5_O)        0.124    13.184 r  mips/dp/pcm/mem_reg_0_127_0_0_i_22/O
                         net (fo=1, routed)           0.813    13.997    mips/dp/pcm/mem_reg_0_127_0_0_i_22_n_0
    SLICE_X75Y72         LUT6 (Prop_lut6_I5_O)        0.124    14.121 r  mips/dp/pcm/mem_reg_0_127_0_0_i_16/O
                         net (fo=1, routed)           0.264    14.385    mips/dp/pcm/mem_reg_0_127_0_0_i_16_n_0
    SLICE_X75Y72         LUT6 (Prop_lut6_I5_O)        0.124    14.509 r  mips/dp/pcm/mem_reg_0_127_0_0_i_4/O
                         net (fo=228, routed)         2.129    16.638    mips/dp/pcm/Q_reg[7]_4
    SLICE_X88Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.762 r  mips/dp/pcm/BT_carry_i_12/O
                         net (fo=1, routed)           0.294    17.056    mips/dp/pcm/BT_carry_i_12_n_0
    SLICE_X86Y79         LUT6 (Prop_lut6_I3_O)        0.124    17.180 r  mips/dp/pcm/BT_carry_i_11/O
                         net (fo=1, routed)           0.895    18.076    mips/dp/pcm/BT_carry_i_11_n_0
    SLICE_X81Y76         LUT6 (Prop_lut6_I3_O)        0.124    18.200 r  mips/dp/pcm/BT_carry_i_10/O
                         net (fo=1, routed)           0.542    18.742    mips/dp/pcm/BT_carry_i_10_n_0
    SLICE_X81Y78         LUT6 (Prop_lut6_I3_O)        0.124    18.866 r  mips/dp/pcm/BT_carry_i_9/O
                         net (fo=1, routed)           0.574    19.439    mips/dp/pcm/BT_carry_i_9_n_0
    SLICE_X81Y81         LUT5 (Prop_lut5_I2_O)        0.124    19.563 r  mips/dp/pcm/BT_carry_i_8/O
                         net (fo=1, routed)           0.815    20.378    mips/dp/pcm/BT_carry_i_8_n_0
    SLICE_X79Y81         LUT6 (Prop_lut6_I3_O)        0.124    20.502 r  mips/dp/pcm/BT_carry_i_6/O
                         net (fo=1, routed)           1.178    21.679    mips/dp/pcm/BT_carry_i_6_n_0
    SLICE_X79Y72         LUT5 (Prop_lut5_I0_O)        0.124    21.803 r  mips/dp/pcm/BT_carry_i_5/O
                         net (fo=31, routed)          0.682    22.485    mips/dp/pcm/BT_carry_i_5_n_0
    SLICE_X81Y79         LUT5 (Prop_lut5_I0_O)        0.124    22.609 r  mips/dp/pcm/BT_carry__3_i_1/O
                         net (fo=13, routed)          0.889    23.498    mips/dp/p_0_in[17]
    SLICE_X82Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.005 r  mips/dp/BT_carry__3/CO[3]
                         net (fo=1, routed)           0.000    24.005    mips/dp/BT_carry__3_n_0
    SLICE_X82Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.244 r  mips/dp/BT_carry__4/O[2]
                         net (fo=1, routed)           0.501    24.745    mips/dp/pcm/newPC1[22]
    SLICE_X81Y77         LUT6 (Prop_lut6_I5_O)        0.302    25.047 r  mips/dp/pcm/Q[23]_i_1/O
                         net (fo=1, routed)           0.000    25.047    mips/dp/pcm/newPC[23]
    SLICE_X81Y77         FDCE                                         r  mips/dp/pcm/Q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clockdv/buf12/O
                         net (fo=691, routed)         1.589    78.569    mips/dp/pcm/clk12
    SLICE_X81Y77         FDCE                                         r  mips/dp/pcm/Q_reg[23]/C
                         clock pessimism              0.559    79.128    
                         clock uncertainty           -0.102    79.026    
    SLICE_X81Y77         FDCE (Setup_fdce_C_D)        0.029    79.055    mips/dp/pcm/Q_reg[23]
  -------------------------------------------------------------------
                         required time                         79.055    
                         arrival time                         -25.047    
  -------------------------------------------------------------------
                         slack                                 54.008    

Slack (MET) :             54.011ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pcm/Q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        25.881ns  (logic 4.398ns (16.993%)  route 21.483ns (83.007%))
  Logic Levels:           22  (CARRY4=1 LUT2=2 LUT4=1 LUT5=3 LUT6=14 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 78.568 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=691, routed)         1.704    -0.836    mips/dp/pcm/clk12
    SLICE_X76Y70         FDCE                                         r  mips/dp/pcm/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y70         FDCE (Prop_fdce_C_Q)         0.518    -0.318 r  mips/dp/pcm/Q_reg[3]/Q
                         net (fo=61, routed)          2.627     2.309    mips/dp/pcm/pc[3]
    SLICE_X83Y70         LUT6 (Prop_lut6_I1_O)        0.124     2.433 r  mips/dp/pcm/g1_b31/O
                         net (fo=1, routed)           0.000     2.433    imem/Q_reg[2]_58
    SLICE_X83Y70         MUXF7 (Prop_muxf7_I1_O)      0.217     2.650 r  imem/rf_reg_r1_0_31_0_5_i_18/O
                         net (fo=58, routed)          2.302     4.952    mips/dp/pcm/instr[30]
    SLICE_X75Y70         LUT6 (Prop_lut6_I3_O)        0.299     5.251 r  mips/dp/pcm/mem_reg_0_15_0_0_i_36/O
                         net (fo=6, routed)           0.760     6.011    mips/dp/pcm/mem_reg_0_15_0_0_i_36_n_0
    SLICE_X76Y73         LUT6 (Prop_lut6_I5_O)        0.124     6.135 f  mips/dp/pcm/mem_reg_0_15_0_0_i_43/O
                         net (fo=109, routed)         2.741     8.876    mips/dp/pcm/mem_reg_0_15_0_0_i_43_n_0
    SLICE_X69Y78         LUT2 (Prop_lut2_I0_O)        0.124     9.000 r  mips/dp/pcm/mem_reg_0_15_0_0_i_61/O
                         net (fo=13, routed)          0.981     9.981    mips/dp/pcm/mem_reg_0_15_0_0_i_61_n_0
    SLICE_X69Y75         LUT2 (Prop_lut2_I1_O)        0.152    10.133 f  mips/dp/pcm/mem_reg_0_15_0_0_i_54/O
                         net (fo=9, routed)           0.817    10.950    mips/dp/pcm/mem_reg_0_15_0_0_i_54_n_0
    SLICE_X68Y74         LUT4 (Prop_lut4_I0_O)        0.326    11.276 f  mips/dp/pcm/mem_reg_0_15_0_0_i_74/O
                         net (fo=1, routed)           0.667    11.943    mips/dp/pcm/mem_reg_0_15_0_0_i_74_n_0
    SLICE_X68Y74         LUT6 (Prop_lut6_I5_O)        0.124    12.067 f  mips/dp/pcm/mem_reg_0_15_0_0_i_71/O
                         net (fo=2, routed)           0.436    12.503    mips/dp/pcm/mem_reg_0_15_0_0_i_71_n_0
    SLICE_X71Y72         LUT6 (Prop_lut6_I1_O)        0.124    12.627 f  mips/dp/pcm/mem_reg_0_127_0_0_i_28/O
                         net (fo=1, routed)           0.433    13.060    mips/dp/pcm/mem_reg_0_127_0_0_i_28_n_0
    SLICE_X71Y72         LUT6 (Prop_lut6_I5_O)        0.124    13.184 r  mips/dp/pcm/mem_reg_0_127_0_0_i_22/O
                         net (fo=1, routed)           0.813    13.997    mips/dp/pcm/mem_reg_0_127_0_0_i_22_n_0
    SLICE_X75Y72         LUT6 (Prop_lut6_I5_O)        0.124    14.121 r  mips/dp/pcm/mem_reg_0_127_0_0_i_16/O
                         net (fo=1, routed)           0.264    14.385    mips/dp/pcm/mem_reg_0_127_0_0_i_16_n_0
    SLICE_X75Y72         LUT6 (Prop_lut6_I5_O)        0.124    14.509 r  mips/dp/pcm/mem_reg_0_127_0_0_i_4/O
                         net (fo=228, routed)         2.129    16.638    mips/dp/pcm/Q_reg[7]_4
    SLICE_X88Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.762 r  mips/dp/pcm/BT_carry_i_12/O
                         net (fo=1, routed)           0.294    17.056    mips/dp/pcm/BT_carry_i_12_n_0
    SLICE_X86Y79         LUT6 (Prop_lut6_I3_O)        0.124    17.180 r  mips/dp/pcm/BT_carry_i_11/O
                         net (fo=1, routed)           0.895    18.076    mips/dp/pcm/BT_carry_i_11_n_0
    SLICE_X81Y76         LUT6 (Prop_lut6_I3_O)        0.124    18.200 r  mips/dp/pcm/BT_carry_i_10/O
                         net (fo=1, routed)           0.542    18.742    mips/dp/pcm/BT_carry_i_10_n_0
    SLICE_X81Y78         LUT6 (Prop_lut6_I3_O)        0.124    18.866 r  mips/dp/pcm/BT_carry_i_9/O
                         net (fo=1, routed)           0.574    19.439    mips/dp/pcm/BT_carry_i_9_n_0
    SLICE_X81Y81         LUT5 (Prop_lut5_I2_O)        0.124    19.563 r  mips/dp/pcm/BT_carry_i_8/O
                         net (fo=1, routed)           0.815    20.378    mips/dp/pcm/BT_carry_i_8_n_0
    SLICE_X79Y81         LUT6 (Prop_lut6_I3_O)        0.124    20.502 r  mips/dp/pcm/BT_carry_i_6/O
                         net (fo=1, routed)           1.178    21.679    mips/dp/pcm/BT_carry_i_6_n_0
    SLICE_X79Y72         LUT5 (Prop_lut5_I0_O)        0.124    21.803 r  mips/dp/pcm/BT_carry_i_5/O
                         net (fo=31, routed)          0.682    22.485    mips/dp/pcm/BT_carry_i_5_n_0
    SLICE_X81Y79         LUT5 (Prop_lut5_I0_O)        0.124    22.609 r  mips/dp/pcm/BT_carry__3_i_1/O
                         net (fo=13, routed)          0.889    23.498    mips/dp/p_0_in[17]
    SLICE_X82Y76         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    24.094 r  mips/dp/BT_carry__3/O[3]
                         net (fo=1, routed)           0.645    24.739    mips/dp/pcm/newPC1[19]
    SLICE_X81Y76         LUT6 (Prop_lut6_I5_O)        0.306    25.045 r  mips/dp/pcm/Q[20]_i_1/O
                         net (fo=1, routed)           0.000    25.045    mips/dp/pcm/newPC[20]
    SLICE_X81Y76         FDCE                                         r  mips/dp/pcm/Q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clockdv/buf12/O
                         net (fo=691, routed)         1.588    78.568    mips/dp/pcm/clk12
    SLICE_X81Y76         FDCE                                         r  mips/dp/pcm/Q_reg[20]/C
                         clock pessimism              0.559    79.127    
                         clock uncertainty           -0.102    79.025    
    SLICE_X81Y76         FDCE (Setup_fdce_C_D)        0.031    79.056    mips/dp/pcm/Q_reg[20]
  -------------------------------------------------------------------
                         required time                         79.056    
                         arrival time                         -25.045    
  -------------------------------------------------------------------
                         slack                                 54.011    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/Data_Reg_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            accel/accel/ADXL_Control/Data_Reg_reg[3][7]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.349%)  route 0.128ns (47.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=691, routed)         0.562    -0.602    accel/accel/ADXL_Control/clk12
    SLICE_X65Y67         FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  accel/accel/ADXL_Control/Data_Reg_reg[0][7]/Q
                         net (fo=4, routed)           0.128    -0.333    accel/accel/ADXL_Control/Adxl_Conf_Err
    SLICE_X62Y66         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][7]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf12/O
                         net (fo=691, routed)         0.832    -0.841    accel/accel/ADXL_Control/clk12
    SLICE_X62Y66         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][7]_srl3/CLK
                         clock pessimism              0.275    -0.566    
    SLICE_X62Y66         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.451    accel/accel/ADXL_Control/Data_Reg_reg[3][7]_srl3
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 accel/accel/cnt_acc_reset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            accel/accel/cnt_acc_reset_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.426%)  route 0.078ns (29.574%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=691, routed)         0.556    -0.608    accel/accel/clk12
    SLICE_X59Y72         FDRE                                         r  accel/accel/cnt_acc_reset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  accel/accel/cnt_acc_reset_reg[5]/Q
                         net (fo=6, routed)           0.078    -0.389    accel/accel/cnt_acc_reset[5]
    SLICE_X58Y72         LUT3 (Prop_lut3_I0_O)        0.045    -0.344 r  accel/accel/cnt_acc_reset[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.344    accel/accel/cnt_acc_reset_9[6]
    SLICE_X58Y72         FDRE                                         r  accel/accel/cnt_acc_reset_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf12/O
                         net (fo=691, routed)         0.824    -0.849    accel/accel/clk12
    SLICE_X58Y72         FDRE                                         r  accel/accel/cnt_acc_reset_reg[6]/C
                         clock pessimism              0.254    -0.595    
    SLICE_X58Y72         FDRE (Hold_fdre_C_D)         0.120    -0.475    accel/accel/cnt_acc_reset_reg[6]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/SPI_Interface/Dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            accel/accel/ADXL_Control/Data_Reg_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.749%)  route 0.091ns (39.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=691, routed)         0.561    -0.603    accel/accel/ADXL_Control/SPI_Interface/clk12
    SLICE_X67Y68         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[0]/Q
                         net (fo=1, routed)           0.091    -0.371    accel/accel/ADXL_Control/Dout[0]
    SLICE_X66Y68         FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf12/O
                         net (fo=691, routed)         0.831    -0.842    accel/accel/ADXL_Control/clk12
    SLICE_X66Y68         FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[0][0]/C
                         clock pessimism              0.252    -0.590    
    SLICE_X66Y68         FDRE (Hold_fdre_C_D)         0.085    -0.505    accel/accel/ADXL_Control/Data_Reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/D_Send_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=691, routed)         0.564    -0.600    accel/accel/ADXL_Control/clk12
    SLICE_X67Y63         FDRE                                         r  accel/accel/ADXL_Control/D_Send_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  accel/accel/ADXL_Control/D_Send_reg[0]/Q
                         net (fo=1, routed)           0.091    -0.368    accel/accel/ADXL_Control/SPI_Interface/Q[0]
    SLICE_X66Y63         LUT6 (Prop_lut6_I5_O)        0.045    -0.323 r  accel/accel/ADXL_Control/SPI_Interface/MOSI_REG[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    accel/accel/ADXL_Control/SPI_Interface/MOSI_REG[0]_i_1_n_0
    SLICE_X66Y63         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf12/O
                         net (fo=691, routed)         0.835    -0.838    accel/accel/ADXL_Control/SPI_Interface/clk12
    SLICE_X66Y63         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[0]/C
                         clock pessimism              0.251    -0.587    
    SLICE_X66Y63         FDRE (Hold_fdre_C_D)         0.121    -0.466    accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[0]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/Cmd_Reg_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            accel/accel/ADXL_Control/Cmd_Reg_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=691, routed)         0.564    -0.600    accel/accel/ADXL_Control/clk12
    SLICE_X66Y65         FDRE                                         r  accel/accel/ADXL_Control/Cmd_Reg_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  accel/accel/ADXL_Control/Cmd_Reg_reg[0][4]/Q
                         net (fo=1, routed)           0.051    -0.385    accel/accel/ADXL_Control/Cmd_Reg_reg[0]_1[4]
    SLICE_X67Y65         LUT5 (Prop_lut5_I4_O)        0.045    -0.340 r  accel/accel/ADXL_Control/Cmd_Reg[1][4]_i_1/O
                         net (fo=1, routed)           0.000    -0.340    accel/accel/ADXL_Control/Cmd_Reg[1][4]_i_1_n_0
    SLICE_X67Y65         FDRE                                         r  accel/accel/ADXL_Control/Cmd_Reg_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf12/O
                         net (fo=691, routed)         0.834    -0.839    accel/accel/ADXL_Control/clk12
    SLICE_X67Y65         FDRE                                         r  accel/accel/ADXL_Control/Cmd_Reg_reg[1][4]/C
                         clock pessimism              0.252    -0.587    
    SLICE_X67Y65         FDRE (Hold_fdre_C_D)         0.091    -0.496    accel/accel/ADXL_Control/Cmd_Reg_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/ACCEL_X_SUM_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            accel/accel/ADXL_Control/ACCEL_X_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.373%)  route 0.123ns (46.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=691, routed)         0.561    -0.603    accel/accel/ADXL_Control/clk12
    SLICE_X63Y68         FDRE                                         r  accel/accel/ADXL_Control/ACCEL_X_SUM_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  accel/accel/ADXL_Control/ACCEL_X_SUM_reg[8]/Q
                         net (fo=2, routed)           0.123    -0.339    accel/accel/ADXL_Control/ACCEL_X_SUM_reg[8]
    SLICE_X65Y68         FDRE                                         r  accel/accel/ADXL_Control/ACCEL_X_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf12/O
                         net (fo=691, routed)         0.831    -0.842    accel/accel/ADXL_Control/clk12
    SLICE_X65Y68         FDRE                                         r  accel/accel/ADXL_Control/ACCEL_X_reg[4]/C
                         clock pessimism              0.275    -0.567    
    SLICE_X65Y68         FDRE (Hold_fdre_C_D)         0.047    -0.520    accel/accel/ADXL_Control/ACCEL_X_reg[4]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/D_Send_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.661%)  route 0.106ns (36.339%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=691, routed)         0.564    -0.600    accel/accel/ADXL_Control/clk12
    SLICE_X67Y63         FDRE                                         r  accel/accel/ADXL_Control/D_Send_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  accel/accel/ADXL_Control/D_Send_reg[1]/Q
                         net (fo=1, routed)           0.106    -0.353    accel/accel/ADXL_Control/SPI_Interface/Q[1]
    SLICE_X67Y62         LUT4 (Prop_lut4_I3_O)        0.045    -0.308 r  accel/accel/ADXL_Control/SPI_Interface/MOSI_REG[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.308    accel/accel/ADXL_Control/SPI_Interface/p_1_in[1]
    SLICE_X67Y62         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf12/O
                         net (fo=691, routed)         0.836    -0.837    accel/accel/ADXL_Control/SPI_Interface/clk12
    SLICE_X67Y62         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[1]/C
                         clock pessimism              0.253    -0.584    
    SLICE_X67Y62         FDRE (Hold_fdre_C_D)         0.092    -0.492    accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[1]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/Cmd_Reg_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            accel/accel/ADXL_Control/D_Send_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.164ns (63.507%)  route 0.094ns (36.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=691, routed)         0.564    -0.600    accel/accel/ADXL_Control/clk12
    SLICE_X66Y63         FDRE                                         r  accel/accel/ADXL_Control/Cmd_Reg_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  accel/accel/ADXL_Control/Cmd_Reg_reg[2][0]/Q
                         net (fo=2, routed)           0.094    -0.342    accel/accel/ADXL_Control/Cmd_Reg_reg[2]_3[0]
    SLICE_X67Y63         FDRE                                         r  accel/accel/ADXL_Control/D_Send_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf12/O
                         net (fo=691, routed)         0.835    -0.838    accel/accel/ADXL_Control/clk12
    SLICE_X67Y63         FDRE                                         r  accel/accel/ADXL_Control/D_Send_reg[0]/C
                         clock pessimism              0.251    -0.587    
    SLICE_X67Y63         FDRE (Hold_fdre_C_D)         0.057    -0.530    accel/accel/ADXL_Control/D_Send_reg[0]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/Cmd_Reg_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            accel/accel/ADXL_Control/D_Send_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.845%)  route 0.124ns (49.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=691, routed)         0.564    -0.600    accel/accel/ADXL_Control/clk12
    SLICE_X68Y63         FDRE                                         r  accel/accel/ADXL_Control/Cmd_Reg_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y63         FDRE (Prop_fdre_C_Q)         0.128    -0.472 r  accel/accel/ADXL_Control/Cmd_Reg_reg[2][6]/Q
                         net (fo=1, routed)           0.124    -0.349    accel/accel/ADXL_Control/Cmd_Reg_reg[2]_3[6]
    SLICE_X67Y63         FDRE                                         r  accel/accel/ADXL_Control/D_Send_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf12/O
                         net (fo=691, routed)         0.835    -0.838    accel/accel/ADXL_Control/clk12
    SLICE_X67Y63         FDRE                                         r  accel/accel/ADXL_Control/D_Send_reg[6]/C
                         clock pessimism              0.275    -0.563    
    SLICE_X67Y63         FDRE (Hold_fdre_C_D)         0.023    -0.540    accel/accel/ADXL_Control/D_Send_reg[6]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/Cmd_Reg_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            accel/accel/ADXL_Control/D_Send_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.811%)  route 0.119ns (48.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=691, routed)         0.564    -0.600    accel/accel/ADXL_Control/clk12
    SLICE_X68Y63         FDRE                                         r  accel/accel/ADXL_Control/Cmd_Reg_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y63         FDRE (Prop_fdre_C_Q)         0.128    -0.472 r  accel/accel/ADXL_Control/Cmd_Reg_reg[2][5]/Q
                         net (fo=1, routed)           0.119    -0.353    accel/accel/ADXL_Control/Cmd_Reg_reg[2]_3[5]
    SLICE_X67Y63         FDRE                                         r  accel/accel/ADXL_Control/D_Send_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf12/O
                         net (fo=691, routed)         0.835    -0.838    accel/accel/ADXL_Control/clk12
    SLICE_X67Y63         FDRE                                         r  accel/accel/ADXL_Control/D_Send_reg[5]/C
                         clock pessimism              0.275    -0.563    
    SLICE_X67Y63         FDRE (Hold_fdre_C_D)         0.017    -0.546    accel/accel/ADXL_Control/D_Send_reg[5]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { clockdv/mmcm/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         80.000      77.845     BUFGCTRL_X0Y16   clockdv/buf12/I0
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         80.000      78.751     MMCME2_ADV_X1Y2  clockdv/mmcm/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X66Y63     accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X67Y62     accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X67Y62     accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X67Y62     accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X67Y62     accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X68Y62     accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X68Y62     accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X68Y62     accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       80.000      133.360    MMCME2_ADV_X1Y2  clockdv/mmcm/CLKOUT3
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X78Y71     mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X78Y71     mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X78Y71     mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X78Y78     mips/dp/rf/rf_reg_r2_0_31_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X78Y78     mips/dp/rf/rf_reg_r2_0_31_18_23/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X78Y78     mips/dp/rf/rf_reg_r2_0_31_18_23/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X78Y78     mips/dp/rf/rf_reg_r2_0_31_18_23/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X78Y71     mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X78Y71     mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X78Y71     mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         40.000      38.750     SLICE_X84Y72     memIO/dmem/mem_reg_0_15_4_4/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         40.000      38.750     SLICE_X84Y72     memIO/dmem/mem_reg_0_15_4_4/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         40.000      38.750     SLICE_X84Y72     memIO/dmem/mem_reg_0_15_5_5/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         40.000      38.750     SLICE_X84Y72     memIO/dmem/mem_reg_0_15_5_5/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         40.000      38.750     SLICE_X84Y73     memIO/dmem/mem_reg_0_15_6_6/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         40.000      38.750     SLICE_X84Y73     memIO/dmem/mem_reg_0_15_7_7/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         40.000      38.750     SLICE_X84Y73     memIO/dmem/mem_reg_0_15_8_8/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         40.000      38.750     SLICE_X84Y73     memIO/dmem/mem_reg_0_15_9_9/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X84Y76     memIO/smem/mem_reg_1024_1151_3_3/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X84Y76     memIO/smem/mem_reg_1024_1151_3_3/DP.LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        3.532ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.485ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.532ns  (required time - arrival time)
  Source:                 memIO/sound_reg/period_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.704ns  (logic 2.757ns (48.333%)  route 2.947ns (51.667%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 8.575 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=691, routed)         1.716    -0.824    memIO/sound_reg/clk12
    SLICE_X85Y71         FDRE                                         r  memIO/sound_reg/period_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.368 f  memIO/sound_reg/period_reg[2]/Q
                         net (fo=4, routed)           0.763     0.395    memIO/sound_reg/period[2]
    SLICE_X88Y69         LUT1 (Prop_lut1_I0_O)        0.124     0.519 r  memIO/sound_reg/count1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.519    sound/period_reg[4][1]
    SLICE_X88Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.052 r  sound/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.052    sound/count1_carry_n_0
    SLICE_X88Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.169 r  sound/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.169    sound/count1_carry__0_n_0
    SLICE_X88Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.286 r  sound/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.286    sound/count1_carry__1_n_0
    SLICE_X88Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.403 r  sound/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.403    sound/count1_carry__2_n_0
    SLICE_X88Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.726 r  sound/count1_carry__3/O[1]
                         net (fo=2, routed)           1.026     2.752    sound/count1[18]
    SLICE_X87Y72         LUT4 (Prop_lut4_I3_O)        0.306     3.058 r  sound/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000     3.058    sound/count0_carry__1_i_7_n_0
    SLICE_X87Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.608 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.608    sound/count0_carry__1_n_0
    SLICE_X87Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.722 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.159     4.880    sound/clear
    SLICE_X86Y75         FDRE                                         r  sound/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=54, routed)          1.595     8.575    sound/clk100
    SLICE_X86Y75         FDRE                                         r  sound/count_reg[24]/C
                         clock pessimism              0.395     8.970    
                         clock uncertainty           -0.222     8.748    
    SLICE_X86Y75         FDRE (Setup_fdre_C_R)       -0.335     8.413    sound/count_reg[24]
  -------------------------------------------------------------------
                         required time                          8.413    
                         arrival time                          -4.880    
  -------------------------------------------------------------------
                         slack                                  3.532    

Slack (MET) :             3.532ns  (required time - arrival time)
  Source:                 memIO/sound_reg/period_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.704ns  (logic 2.757ns (48.333%)  route 2.947ns (51.667%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 8.575 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=691, routed)         1.716    -0.824    memIO/sound_reg/clk12
    SLICE_X85Y71         FDRE                                         r  memIO/sound_reg/period_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.368 f  memIO/sound_reg/period_reg[2]/Q
                         net (fo=4, routed)           0.763     0.395    memIO/sound_reg/period[2]
    SLICE_X88Y69         LUT1 (Prop_lut1_I0_O)        0.124     0.519 r  memIO/sound_reg/count1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.519    sound/period_reg[4][1]
    SLICE_X88Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.052 r  sound/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.052    sound/count1_carry_n_0
    SLICE_X88Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.169 r  sound/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.169    sound/count1_carry__0_n_0
    SLICE_X88Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.286 r  sound/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.286    sound/count1_carry__1_n_0
    SLICE_X88Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.403 r  sound/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.403    sound/count1_carry__2_n_0
    SLICE_X88Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.726 r  sound/count1_carry__3/O[1]
                         net (fo=2, routed)           1.026     2.752    sound/count1[18]
    SLICE_X87Y72         LUT4 (Prop_lut4_I3_O)        0.306     3.058 r  sound/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000     3.058    sound/count0_carry__1_i_7_n_0
    SLICE_X87Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.608 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.608    sound/count0_carry__1_n_0
    SLICE_X87Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.722 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.159     4.880    sound/clear
    SLICE_X86Y75         FDRE                                         r  sound/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=54, routed)          1.595     8.575    sound/clk100
    SLICE_X86Y75         FDRE                                         r  sound/count_reg[25]/C
                         clock pessimism              0.395     8.970    
                         clock uncertainty           -0.222     8.748    
    SLICE_X86Y75         FDRE (Setup_fdre_C_R)       -0.335     8.413    sound/count_reg[25]
  -------------------------------------------------------------------
                         required time                          8.413    
                         arrival time                          -4.880    
  -------------------------------------------------------------------
                         slack                                  3.532    

Slack (MET) :             3.532ns  (required time - arrival time)
  Source:                 memIO/sound_reg/period_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.704ns  (logic 2.757ns (48.333%)  route 2.947ns (51.667%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 8.575 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=691, routed)         1.716    -0.824    memIO/sound_reg/clk12
    SLICE_X85Y71         FDRE                                         r  memIO/sound_reg/period_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.368 f  memIO/sound_reg/period_reg[2]/Q
                         net (fo=4, routed)           0.763     0.395    memIO/sound_reg/period[2]
    SLICE_X88Y69         LUT1 (Prop_lut1_I0_O)        0.124     0.519 r  memIO/sound_reg/count1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.519    sound/period_reg[4][1]
    SLICE_X88Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.052 r  sound/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.052    sound/count1_carry_n_0
    SLICE_X88Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.169 r  sound/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.169    sound/count1_carry__0_n_0
    SLICE_X88Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.286 r  sound/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.286    sound/count1_carry__1_n_0
    SLICE_X88Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.403 r  sound/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.403    sound/count1_carry__2_n_0
    SLICE_X88Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.726 r  sound/count1_carry__3/O[1]
                         net (fo=2, routed)           1.026     2.752    sound/count1[18]
    SLICE_X87Y72         LUT4 (Prop_lut4_I3_O)        0.306     3.058 r  sound/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000     3.058    sound/count0_carry__1_i_7_n_0
    SLICE_X87Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.608 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.608    sound/count0_carry__1_n_0
    SLICE_X87Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.722 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.159     4.880    sound/clear
    SLICE_X86Y75         FDRE                                         r  sound/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=54, routed)          1.595     8.575    sound/clk100
    SLICE_X86Y75         FDRE                                         r  sound/count_reg[26]/C
                         clock pessimism              0.395     8.970    
                         clock uncertainty           -0.222     8.748    
    SLICE_X86Y75         FDRE (Setup_fdre_C_R)       -0.335     8.413    sound/count_reg[26]
  -------------------------------------------------------------------
                         required time                          8.413    
                         arrival time                          -4.880    
  -------------------------------------------------------------------
                         slack                                  3.532    

Slack (MET) :             3.532ns  (required time - arrival time)
  Source:                 memIO/sound_reg/period_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.704ns  (logic 2.757ns (48.333%)  route 2.947ns (51.667%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 8.575 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=691, routed)         1.716    -0.824    memIO/sound_reg/clk12
    SLICE_X85Y71         FDRE                                         r  memIO/sound_reg/period_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.368 f  memIO/sound_reg/period_reg[2]/Q
                         net (fo=4, routed)           0.763     0.395    memIO/sound_reg/period[2]
    SLICE_X88Y69         LUT1 (Prop_lut1_I0_O)        0.124     0.519 r  memIO/sound_reg/count1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.519    sound/period_reg[4][1]
    SLICE_X88Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.052 r  sound/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.052    sound/count1_carry_n_0
    SLICE_X88Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.169 r  sound/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.169    sound/count1_carry__0_n_0
    SLICE_X88Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.286 r  sound/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.286    sound/count1_carry__1_n_0
    SLICE_X88Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.403 r  sound/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.403    sound/count1_carry__2_n_0
    SLICE_X88Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.726 r  sound/count1_carry__3/O[1]
                         net (fo=2, routed)           1.026     2.752    sound/count1[18]
    SLICE_X87Y72         LUT4 (Prop_lut4_I3_O)        0.306     3.058 r  sound/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000     3.058    sound/count0_carry__1_i_7_n_0
    SLICE_X87Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.608 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.608    sound/count0_carry__1_n_0
    SLICE_X87Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.722 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.159     4.880    sound/clear
    SLICE_X86Y75         FDRE                                         r  sound/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=54, routed)          1.595     8.575    sound/clk100
    SLICE_X86Y75         FDRE                                         r  sound/count_reg[27]/C
                         clock pessimism              0.395     8.970    
                         clock uncertainty           -0.222     8.748    
    SLICE_X86Y75         FDRE (Setup_fdre_C_R)       -0.335     8.413    sound/count_reg[27]
  -------------------------------------------------------------------
                         required time                          8.413    
                         arrival time                          -4.880    
  -------------------------------------------------------------------
                         slack                                  3.532    

Slack (MET) :             3.682ns  (required time - arrival time)
  Source:                 memIO/sound_reg/period_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.557ns  (logic 2.757ns (49.616%)  route 2.800ns (50.384%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 8.577 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=691, routed)         1.716    -0.824    memIO/sound_reg/clk12
    SLICE_X85Y71         FDRE                                         r  memIO/sound_reg/period_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.368 f  memIO/sound_reg/period_reg[2]/Q
                         net (fo=4, routed)           0.763     0.395    memIO/sound_reg/period[2]
    SLICE_X88Y69         LUT1 (Prop_lut1_I0_O)        0.124     0.519 r  memIO/sound_reg/count1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.519    sound/period_reg[4][1]
    SLICE_X88Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.052 r  sound/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.052    sound/count1_carry_n_0
    SLICE_X88Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.169 r  sound/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.169    sound/count1_carry__0_n_0
    SLICE_X88Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.286 r  sound/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.286    sound/count1_carry__1_n_0
    SLICE_X88Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.403 r  sound/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.403    sound/count1_carry__2_n_0
    SLICE_X88Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.726 r  sound/count1_carry__3/O[1]
                         net (fo=2, routed)           1.026     2.752    sound/count1[18]
    SLICE_X87Y72         LUT4 (Prop_lut4_I3_O)        0.306     3.058 r  sound/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000     3.058    sound/count0_carry__1_i_7_n_0
    SLICE_X87Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.608 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.608    sound/count0_carry__1_n_0
    SLICE_X87Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.722 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.011     4.733    sound/clear
    SLICE_X86Y76         FDRE                                         r  sound/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=54, routed)          1.597     8.577    sound/clk100
    SLICE_X86Y76         FDRE                                         r  sound/count_reg[28]/C
                         clock pessimism              0.395     8.972    
                         clock uncertainty           -0.222     8.750    
    SLICE_X86Y76         FDRE (Setup_fdre_C_R)       -0.335     8.415    sound/count_reg[28]
  -------------------------------------------------------------------
                         required time                          8.415    
                         arrival time                          -4.733    
  -------------------------------------------------------------------
                         slack                                  3.682    

Slack (MET) :             3.682ns  (required time - arrival time)
  Source:                 memIO/sound_reg/period_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.557ns  (logic 2.757ns (49.616%)  route 2.800ns (50.384%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 8.577 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=691, routed)         1.716    -0.824    memIO/sound_reg/clk12
    SLICE_X85Y71         FDRE                                         r  memIO/sound_reg/period_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.368 f  memIO/sound_reg/period_reg[2]/Q
                         net (fo=4, routed)           0.763     0.395    memIO/sound_reg/period[2]
    SLICE_X88Y69         LUT1 (Prop_lut1_I0_O)        0.124     0.519 r  memIO/sound_reg/count1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.519    sound/period_reg[4][1]
    SLICE_X88Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.052 r  sound/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.052    sound/count1_carry_n_0
    SLICE_X88Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.169 r  sound/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.169    sound/count1_carry__0_n_0
    SLICE_X88Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.286 r  sound/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.286    sound/count1_carry__1_n_0
    SLICE_X88Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.403 r  sound/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.403    sound/count1_carry__2_n_0
    SLICE_X88Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.726 r  sound/count1_carry__3/O[1]
                         net (fo=2, routed)           1.026     2.752    sound/count1[18]
    SLICE_X87Y72         LUT4 (Prop_lut4_I3_O)        0.306     3.058 r  sound/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000     3.058    sound/count0_carry__1_i_7_n_0
    SLICE_X87Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.608 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.608    sound/count0_carry__1_n_0
    SLICE_X87Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.722 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.011     4.733    sound/clear
    SLICE_X86Y76         FDRE                                         r  sound/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=54, routed)          1.597     8.577    sound/clk100
    SLICE_X86Y76         FDRE                                         r  sound/count_reg[29]/C
                         clock pessimism              0.395     8.972    
                         clock uncertainty           -0.222     8.750    
    SLICE_X86Y76         FDRE (Setup_fdre_C_R)       -0.335     8.415    sound/count_reg[29]
  -------------------------------------------------------------------
                         required time                          8.415    
                         arrival time                          -4.733    
  -------------------------------------------------------------------
                         slack                                  3.682    

Slack (MET) :             3.682ns  (required time - arrival time)
  Source:                 memIO/sound_reg/period_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.557ns  (logic 2.757ns (49.616%)  route 2.800ns (50.384%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 8.577 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=691, routed)         1.716    -0.824    memIO/sound_reg/clk12
    SLICE_X85Y71         FDRE                                         r  memIO/sound_reg/period_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.368 f  memIO/sound_reg/period_reg[2]/Q
                         net (fo=4, routed)           0.763     0.395    memIO/sound_reg/period[2]
    SLICE_X88Y69         LUT1 (Prop_lut1_I0_O)        0.124     0.519 r  memIO/sound_reg/count1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.519    sound/period_reg[4][1]
    SLICE_X88Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.052 r  sound/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.052    sound/count1_carry_n_0
    SLICE_X88Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.169 r  sound/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.169    sound/count1_carry__0_n_0
    SLICE_X88Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.286 r  sound/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.286    sound/count1_carry__1_n_0
    SLICE_X88Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.403 r  sound/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.403    sound/count1_carry__2_n_0
    SLICE_X88Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.726 r  sound/count1_carry__3/O[1]
                         net (fo=2, routed)           1.026     2.752    sound/count1[18]
    SLICE_X87Y72         LUT4 (Prop_lut4_I3_O)        0.306     3.058 r  sound/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000     3.058    sound/count0_carry__1_i_7_n_0
    SLICE_X87Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.608 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.608    sound/count0_carry__1_n_0
    SLICE_X87Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.722 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.011     4.733    sound/clear
    SLICE_X86Y76         FDRE                                         r  sound/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=54, routed)          1.597     8.577    sound/clk100
    SLICE_X86Y76         FDRE                                         r  sound/count_reg[30]/C
                         clock pessimism              0.395     8.972    
                         clock uncertainty           -0.222     8.750    
    SLICE_X86Y76         FDRE (Setup_fdre_C_R)       -0.335     8.415    sound/count_reg[30]
  -------------------------------------------------------------------
                         required time                          8.415    
                         arrival time                          -4.733    
  -------------------------------------------------------------------
                         slack                                  3.682    

Slack (MET) :             3.682ns  (required time - arrival time)
  Source:                 memIO/sound_reg/period_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.557ns  (logic 2.757ns (49.616%)  route 2.800ns (50.384%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 8.577 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=691, routed)         1.716    -0.824    memIO/sound_reg/clk12
    SLICE_X85Y71         FDRE                                         r  memIO/sound_reg/period_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.368 f  memIO/sound_reg/period_reg[2]/Q
                         net (fo=4, routed)           0.763     0.395    memIO/sound_reg/period[2]
    SLICE_X88Y69         LUT1 (Prop_lut1_I0_O)        0.124     0.519 r  memIO/sound_reg/count1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.519    sound/period_reg[4][1]
    SLICE_X88Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.052 r  sound/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.052    sound/count1_carry_n_0
    SLICE_X88Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.169 r  sound/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.169    sound/count1_carry__0_n_0
    SLICE_X88Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.286 r  sound/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.286    sound/count1_carry__1_n_0
    SLICE_X88Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.403 r  sound/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.403    sound/count1_carry__2_n_0
    SLICE_X88Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.726 r  sound/count1_carry__3/O[1]
                         net (fo=2, routed)           1.026     2.752    sound/count1[18]
    SLICE_X87Y72         LUT4 (Prop_lut4_I3_O)        0.306     3.058 r  sound/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000     3.058    sound/count0_carry__1_i_7_n_0
    SLICE_X87Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.608 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.608    sound/count0_carry__1_n_0
    SLICE_X87Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.722 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.011     4.733    sound/clear
    SLICE_X86Y76         FDRE                                         r  sound/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=54, routed)          1.597     8.577    sound/clk100
    SLICE_X86Y76         FDRE                                         r  sound/count_reg[31]/C
                         clock pessimism              0.395     8.972    
                         clock uncertainty           -0.222     8.750    
    SLICE_X86Y76         FDRE (Setup_fdre_C_R)       -0.335     8.415    sound/count_reg[31]
  -------------------------------------------------------------------
                         required time                          8.415    
                         arrival time                          -4.733    
  -------------------------------------------------------------------
                         slack                                  3.682    

Slack (MET) :             3.706ns  (required time - arrival time)
  Source:                 memIO/sound_reg/period_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.532ns  (logic 2.757ns (49.835%)  route 2.775ns (50.165%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 8.577 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=691, routed)         1.716    -0.824    memIO/sound_reg/clk12
    SLICE_X85Y71         FDRE                                         r  memIO/sound_reg/period_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.368 f  memIO/sound_reg/period_reg[2]/Q
                         net (fo=4, routed)           0.763     0.395    memIO/sound_reg/period[2]
    SLICE_X88Y69         LUT1 (Prop_lut1_I0_O)        0.124     0.519 r  memIO/sound_reg/count1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.519    sound/period_reg[4][1]
    SLICE_X88Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.052 r  sound/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.052    sound/count1_carry_n_0
    SLICE_X88Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.169 r  sound/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.169    sound/count1_carry__0_n_0
    SLICE_X88Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.286 r  sound/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.286    sound/count1_carry__1_n_0
    SLICE_X88Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.403 r  sound/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.403    sound/count1_carry__2_n_0
    SLICE_X88Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.726 r  sound/count1_carry__3/O[1]
                         net (fo=2, routed)           1.026     2.752    sound/count1[18]
    SLICE_X87Y72         LUT4 (Prop_lut4_I3_O)        0.306     3.058 r  sound/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000     3.058    sound/count0_carry__1_i_7_n_0
    SLICE_X87Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.608 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.608    sound/count0_carry__1_n_0
    SLICE_X87Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.722 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          0.987     4.709    sound/clear
    SLICE_X86Y73         FDRE                                         r  sound/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=54, routed)          1.597     8.577    sound/clk100
    SLICE_X86Y73         FDRE                                         r  sound/count_reg[16]/C
                         clock pessimism              0.395     8.972    
                         clock uncertainty           -0.222     8.750    
    SLICE_X86Y73         FDRE (Setup_fdre_C_R)       -0.335     8.415    sound/count_reg[16]
  -------------------------------------------------------------------
                         required time                          8.415    
                         arrival time                          -4.709    
  -------------------------------------------------------------------
                         slack                                  3.706    

Slack (MET) :             3.706ns  (required time - arrival time)
  Source:                 memIO/sound_reg/period_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.532ns  (logic 2.757ns (49.835%)  route 2.775ns (50.165%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 8.577 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=691, routed)         1.716    -0.824    memIO/sound_reg/clk12
    SLICE_X85Y71         FDRE                                         r  memIO/sound_reg/period_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.368 f  memIO/sound_reg/period_reg[2]/Q
                         net (fo=4, routed)           0.763     0.395    memIO/sound_reg/period[2]
    SLICE_X88Y69         LUT1 (Prop_lut1_I0_O)        0.124     0.519 r  memIO/sound_reg/count1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.519    sound/period_reg[4][1]
    SLICE_X88Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.052 r  sound/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.052    sound/count1_carry_n_0
    SLICE_X88Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.169 r  sound/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.169    sound/count1_carry__0_n_0
    SLICE_X88Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.286 r  sound/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.286    sound/count1_carry__1_n_0
    SLICE_X88Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.403 r  sound/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.403    sound/count1_carry__2_n_0
    SLICE_X88Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.726 r  sound/count1_carry__3/O[1]
                         net (fo=2, routed)           1.026     2.752    sound/count1[18]
    SLICE_X87Y72         LUT4 (Prop_lut4_I3_O)        0.306     3.058 r  sound/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000     3.058    sound/count0_carry__1_i_7_n_0
    SLICE_X87Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.608 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.608    sound/count0_carry__1_n_0
    SLICE_X87Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.722 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          0.987     4.709    sound/clear
    SLICE_X86Y73         FDRE                                         r  sound/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=54, routed)          1.597     8.577    sound/clk100
    SLICE_X86Y73         FDRE                                         r  sound/count_reg[17]/C
                         clock pessimism              0.395     8.972    
                         clock uncertainty           -0.222     8.750    
    SLICE_X86Y73         FDRE (Setup_fdre_C_R)       -0.335     8.415    sound/count_reg[17]
  -------------------------------------------------------------------
                         required time                          8.415    
                         arrival time                          -4.709    
  -------------------------------------------------------------------
                         slack                                  3.706    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 memIO/sound_reg/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.459ns (44.363%)  route 0.576ns (55.637%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=691, routed)         0.597    -0.567    memIO/sound_reg/clk12
    SLICE_X88Y71         FDRE                                         r  memIO/sound_reg/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  memIO/sound_reg/period_reg[0]/Q
                         net (fo=3, routed)           0.305    -0.098    sound/period[0]
    SLICE_X87Y70         LUT4 (Prop_lut4_I3_O)        0.046    -0.052 r  sound/count0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.052    sound/count0_carry_i_4_n_0
    SLICE_X87Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     0.080 r  sound/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.080    sound/count0_carry_n_0
    SLICE_X87Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.119 r  sound/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.119    sound/count0_carry__0_n_0
    SLICE_X87Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.158 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.158    sound/count0_carry__1_n_0
    SLICE_X87Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.197 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          0.270     0.467    sound/clear
    SLICE_X86Y72         FDRE                                         r  sound/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf100/O
                         net (fo=54, routed)          0.866    -0.807    sound/clk100
    SLICE_X86Y72         FDRE                                         r  sound/count_reg[12]/C
                         clock pessimism              0.557    -0.251    
                         clock uncertainty            0.222    -0.028    
    SLICE_X86Y72         FDRE (Hold_fdre_C_R)         0.011    -0.017    sound/count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.467    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 memIO/sound_reg/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.459ns (44.363%)  route 0.576ns (55.637%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=691, routed)         0.597    -0.567    memIO/sound_reg/clk12
    SLICE_X88Y71         FDRE                                         r  memIO/sound_reg/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  memIO/sound_reg/period_reg[0]/Q
                         net (fo=3, routed)           0.305    -0.098    sound/period[0]
    SLICE_X87Y70         LUT4 (Prop_lut4_I3_O)        0.046    -0.052 r  sound/count0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.052    sound/count0_carry_i_4_n_0
    SLICE_X87Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     0.080 r  sound/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.080    sound/count0_carry_n_0
    SLICE_X87Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.119 r  sound/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.119    sound/count0_carry__0_n_0
    SLICE_X87Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.158 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.158    sound/count0_carry__1_n_0
    SLICE_X87Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.197 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          0.270     0.467    sound/clear
    SLICE_X86Y72         FDRE                                         r  sound/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf100/O
                         net (fo=54, routed)          0.866    -0.807    sound/clk100
    SLICE_X86Y72         FDRE                                         r  sound/count_reg[13]/C
                         clock pessimism              0.557    -0.251    
                         clock uncertainty            0.222    -0.028    
    SLICE_X86Y72         FDRE (Hold_fdre_C_R)         0.011    -0.017    sound/count_reg[13]
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.467    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 memIO/sound_reg/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.459ns (44.363%)  route 0.576ns (55.637%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=691, routed)         0.597    -0.567    memIO/sound_reg/clk12
    SLICE_X88Y71         FDRE                                         r  memIO/sound_reg/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  memIO/sound_reg/period_reg[0]/Q
                         net (fo=3, routed)           0.305    -0.098    sound/period[0]
    SLICE_X87Y70         LUT4 (Prop_lut4_I3_O)        0.046    -0.052 r  sound/count0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.052    sound/count0_carry_i_4_n_0
    SLICE_X87Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     0.080 r  sound/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.080    sound/count0_carry_n_0
    SLICE_X87Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.119 r  sound/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.119    sound/count0_carry__0_n_0
    SLICE_X87Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.158 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.158    sound/count0_carry__1_n_0
    SLICE_X87Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.197 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          0.270     0.467    sound/clear
    SLICE_X86Y72         FDRE                                         r  sound/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf100/O
                         net (fo=54, routed)          0.866    -0.807    sound/clk100
    SLICE_X86Y72         FDRE                                         r  sound/count_reg[14]/C
                         clock pessimism              0.557    -0.251    
                         clock uncertainty            0.222    -0.028    
    SLICE_X86Y72         FDRE (Hold_fdre_C_R)         0.011    -0.017    sound/count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.467    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 memIO/sound_reg/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.459ns (44.363%)  route 0.576ns (55.637%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=691, routed)         0.597    -0.567    memIO/sound_reg/clk12
    SLICE_X88Y71         FDRE                                         r  memIO/sound_reg/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  memIO/sound_reg/period_reg[0]/Q
                         net (fo=3, routed)           0.305    -0.098    sound/period[0]
    SLICE_X87Y70         LUT4 (Prop_lut4_I3_O)        0.046    -0.052 r  sound/count0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.052    sound/count0_carry_i_4_n_0
    SLICE_X87Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     0.080 r  sound/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.080    sound/count0_carry_n_0
    SLICE_X87Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.119 r  sound/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.119    sound/count0_carry__0_n_0
    SLICE_X87Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.158 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.158    sound/count0_carry__1_n_0
    SLICE_X87Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.197 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          0.270     0.467    sound/clear
    SLICE_X86Y72         FDRE                                         r  sound/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf100/O
                         net (fo=54, routed)          0.866    -0.807    sound/clk100
    SLICE_X86Y72         FDRE                                         r  sound/count_reg[15]/C
                         clock pessimism              0.557    -0.251    
                         clock uncertainty            0.222    -0.028    
    SLICE_X86Y72         FDRE (Hold_fdre_C_R)         0.011    -0.017    sound/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.467    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 memIO/sound_reg/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.076ns  (logic 0.459ns (42.666%)  route 0.617ns (57.334%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=691, routed)         0.597    -0.567    memIO/sound_reg/clk12
    SLICE_X88Y71         FDRE                                         r  memIO/sound_reg/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  memIO/sound_reg/period_reg[0]/Q
                         net (fo=3, routed)           0.305    -0.098    sound/period[0]
    SLICE_X87Y70         LUT4 (Prop_lut4_I3_O)        0.046    -0.052 r  sound/count0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.052    sound/count0_carry_i_4_n_0
    SLICE_X87Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     0.080 r  sound/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.080    sound/count0_carry_n_0
    SLICE_X87Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.119 r  sound/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.119    sound/count0_carry__0_n_0
    SLICE_X87Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.158 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.158    sound/count0_carry__1_n_0
    SLICE_X87Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.197 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          0.312     0.509    sound/clear
    SLICE_X86Y74         FDRE                                         r  sound/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf100/O
                         net (fo=54, routed)          0.863    -0.810    sound/clk100
    SLICE_X86Y74         FDRE                                         r  sound/count_reg[20]/C
                         clock pessimism              0.557    -0.254    
                         clock uncertainty            0.222    -0.031    
    SLICE_X86Y74         FDRE (Hold_fdre_C_R)         0.011    -0.020    sound/count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.509    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 memIO/sound_reg/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.076ns  (logic 0.459ns (42.666%)  route 0.617ns (57.334%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=691, routed)         0.597    -0.567    memIO/sound_reg/clk12
    SLICE_X88Y71         FDRE                                         r  memIO/sound_reg/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  memIO/sound_reg/period_reg[0]/Q
                         net (fo=3, routed)           0.305    -0.098    sound/period[0]
    SLICE_X87Y70         LUT4 (Prop_lut4_I3_O)        0.046    -0.052 r  sound/count0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.052    sound/count0_carry_i_4_n_0
    SLICE_X87Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     0.080 r  sound/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.080    sound/count0_carry_n_0
    SLICE_X87Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.119 r  sound/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.119    sound/count0_carry__0_n_0
    SLICE_X87Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.158 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.158    sound/count0_carry__1_n_0
    SLICE_X87Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.197 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          0.312     0.509    sound/clear
    SLICE_X86Y74         FDRE                                         r  sound/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf100/O
                         net (fo=54, routed)          0.863    -0.810    sound/clk100
    SLICE_X86Y74         FDRE                                         r  sound/count_reg[21]/C
                         clock pessimism              0.557    -0.254    
                         clock uncertainty            0.222    -0.031    
    SLICE_X86Y74         FDRE (Hold_fdre_C_R)         0.011    -0.020    sound/count_reg[21]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.509    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 memIO/sound_reg/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.076ns  (logic 0.459ns (42.666%)  route 0.617ns (57.334%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=691, routed)         0.597    -0.567    memIO/sound_reg/clk12
    SLICE_X88Y71         FDRE                                         r  memIO/sound_reg/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  memIO/sound_reg/period_reg[0]/Q
                         net (fo=3, routed)           0.305    -0.098    sound/period[0]
    SLICE_X87Y70         LUT4 (Prop_lut4_I3_O)        0.046    -0.052 r  sound/count0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.052    sound/count0_carry_i_4_n_0
    SLICE_X87Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     0.080 r  sound/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.080    sound/count0_carry_n_0
    SLICE_X87Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.119 r  sound/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.119    sound/count0_carry__0_n_0
    SLICE_X87Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.158 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.158    sound/count0_carry__1_n_0
    SLICE_X87Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.197 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          0.312     0.509    sound/clear
    SLICE_X86Y74         FDRE                                         r  sound/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf100/O
                         net (fo=54, routed)          0.863    -0.810    sound/clk100
    SLICE_X86Y74         FDRE                                         r  sound/count_reg[22]/C
                         clock pessimism              0.557    -0.254    
                         clock uncertainty            0.222    -0.031    
    SLICE_X86Y74         FDRE (Hold_fdre_C_R)         0.011    -0.020    sound/count_reg[22]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.509    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 memIO/sound_reg/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.076ns  (logic 0.459ns (42.666%)  route 0.617ns (57.334%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=691, routed)         0.597    -0.567    memIO/sound_reg/clk12
    SLICE_X88Y71         FDRE                                         r  memIO/sound_reg/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  memIO/sound_reg/period_reg[0]/Q
                         net (fo=3, routed)           0.305    -0.098    sound/period[0]
    SLICE_X87Y70         LUT4 (Prop_lut4_I3_O)        0.046    -0.052 r  sound/count0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.052    sound/count0_carry_i_4_n_0
    SLICE_X87Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     0.080 r  sound/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.080    sound/count0_carry_n_0
    SLICE_X87Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.119 r  sound/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.119    sound/count0_carry__0_n_0
    SLICE_X87Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.158 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.158    sound/count0_carry__1_n_0
    SLICE_X87Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.197 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          0.312     0.509    sound/clear
    SLICE_X86Y74         FDRE                                         r  sound/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf100/O
                         net (fo=54, routed)          0.863    -0.810    sound/clk100
    SLICE_X86Y74         FDRE                                         r  sound/count_reg[23]/C
                         clock pessimism              0.557    -0.254    
                         clock uncertainty            0.222    -0.031    
    SLICE_X86Y74         FDRE (Hold_fdre_C_R)         0.011    -0.020    sound/count_reg[23]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.509    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 memIO/sound_reg/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.459ns (41.923%)  route 0.636ns (58.077%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=691, routed)         0.597    -0.567    memIO/sound_reg/clk12
    SLICE_X88Y71         FDRE                                         r  memIO/sound_reg/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  memIO/sound_reg/period_reg[0]/Q
                         net (fo=3, routed)           0.305    -0.098    sound/period[0]
    SLICE_X87Y70         LUT4 (Prop_lut4_I3_O)        0.046    -0.052 r  sound/count0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.052    sound/count0_carry_i_4_n_0
    SLICE_X87Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     0.080 r  sound/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.080    sound/count0_carry_n_0
    SLICE_X87Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.119 r  sound/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.119    sound/count0_carry__0_n_0
    SLICE_X87Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.158 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.158    sound/count0_carry__1_n_0
    SLICE_X87Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.197 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          0.331     0.528    sound/clear
    SLICE_X86Y70         FDRE                                         r  sound/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf100/O
                         net (fo=54, routed)          0.868    -0.805    sound/clk100
    SLICE_X86Y70         FDRE                                         r  sound/count_reg[4]/C
                         clock pessimism              0.557    -0.249    
                         clock uncertainty            0.222    -0.026    
    SLICE_X86Y70         FDRE (Hold_fdre_C_R)         0.011    -0.015    sound/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.015    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 memIO/sound_reg/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.459ns (41.923%)  route 0.636ns (58.077%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=691, routed)         0.597    -0.567    memIO/sound_reg/clk12
    SLICE_X88Y71         FDRE                                         r  memIO/sound_reg/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  memIO/sound_reg/period_reg[0]/Q
                         net (fo=3, routed)           0.305    -0.098    sound/period[0]
    SLICE_X87Y70         LUT4 (Prop_lut4_I3_O)        0.046    -0.052 r  sound/count0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.052    sound/count0_carry_i_4_n_0
    SLICE_X87Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     0.080 r  sound/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.080    sound/count0_carry_n_0
    SLICE_X87Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.119 r  sound/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.119    sound/count0_carry__0_n_0
    SLICE_X87Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.158 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.158    sound/count0_carry__1_n_0
    SLICE_X87Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.197 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          0.331     0.528    sound/clear
    SLICE_X86Y70         FDRE                                         r  sound/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf100/O
                         net (fo=54, routed)          0.868    -0.805    sound/clk100
    SLICE_X86Y70         FDRE                                         r  sound/count_reg[5]/C
                         clock pessimism              0.557    -0.249    
                         clock uncertainty            0.222    -0.026    
    SLICE_X86Y70         FDRE (Hold_fdre_C_R)         0.011    -0.015    sound/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.015    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  0.543    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack        5.770ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.910ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.770ns  (required time - arrival time)
  Source:                 clockdv/start_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdv/buf12/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        2.063ns  (logic 0.715ns (34.664%)  route 1.348ns (65.336%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.112ns = ( 76.888 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.930ns = ( 69.070 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clock (IN)
                         net (fo=0)                   0.000    70.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    65.645 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    67.364    clockdv/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    67.460 r  clockdv/clkout0_BUFG_inst/O
                         net (fo=3, routed)           1.610    69.070    clockdv/clkout0_BUFG
    SLICE_X52Y100        FDRE                                         r  clockdv/start_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.419    69.489 r  clockdv/start_cnt_reg[2]/Q
                         net (fo=4, routed)           0.697    70.186    clockdv/p_0_in
    SLICE_X52Y100        LUT2 (Prop_lut2_I1_O)        0.296    70.482 f  clockdv/I1_i_1/O
                         net (fo=4, routed)           0.651    71.133    clockdv/not_clock_enable
    BUFGCTRL_X0Y16       BUFGCTRL                                     r  clockdv/buf12/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL                                     r  clockdv/buf12/I0
                         clock pessimism              0.395    77.284    
                         clock uncertainty           -0.222    77.062    
    BUFGCTRL_X0Y16       BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159    76.903    clockdv/buf12
  -------------------------------------------------------------------
                         required time                         76.903    
                         arrival time                         -71.133    
  -------------------------------------------------------------------
                         slack                                  5.770    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.910ns  (arrival time - required time)
  Source:                 clockdv/start_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdv/buf12/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.226ns (30.107%)  route 0.525ns (69.893%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.702ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clockdv/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockdv/clkout0_BUFG_inst/O
                         net (fo=3, routed)           0.559    -0.605    clockdv/clkout0_BUFG
    SLICE_X52Y100        FDRE                                         r  clockdv/start_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.128    -0.477 r  clockdv/start_cnt_reg[2]/Q
                         net (fo=4, routed)           0.253    -0.224    clockdv/p_0_in
    SLICE_X52Y100        LUT2 (Prop_lut2_I1_O)        0.098    -0.126 f  clockdv/I1_i_1/O
                         net (fo=4, routed)           0.272     0.145    clockdv/not_clock_enable
    BUFGCTRL_X0Y16       BUFGCTRL                                     r  clockdv/buf12/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL                                     r  clockdv/buf12/I0
                         clock pessimism              0.557    -1.145    
                         clock uncertainty            0.222    -0.923    
    BUFGCTRL_X0Y16       BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -0.764    clockdv/buf12
  -------------------------------------------------------------------
                         required time                          0.764    
                         arrival time                           0.145    
  -------------------------------------------------------------------
                         slack                                  0.910    





