module test(input clk, output led_r);
reg r=0;

always @(posedge clk)
begin
r=~r; #1000000000
end
endmodule
