git clone --depth 1 --no-tags https://github.com/pooyaaf/University_Projects.git f:/verilog_sva_gh_scraper/data/full_repos/422086962
git clone --depth 1 --no-tags https://github.com/Weedmastercrucifer/FPGA_LAB.git f:/verilog_sva_gh_scraper/data/full_repos/422512682
git clone --depth 1 --no-tags https://github.com/quintana0004/combinational_logic.git f:/verilog_sva_gh_scraper/data/full_repos/422439601
git clone --depth 1 --no-tags https://github.com/AlmazShai/Snake_game_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/422852654
git clone --depth 1 --no-tags https://github.com/feistjo/CE361Processor.git f:/verilog_sva_gh_scraper/data/full_repos/426339346
git clone --depth 1 --no-tags https://github.com/tengopataraia123/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/424514042
git clone --depth 1 --no-tags https://github.com/SangTruongTan/RISCV_PIPELINE.git f:/verilog_sva_gh_scraper/data/full_repos/424818955
git clone --depth 1 --no-tags https://github.com/Yondela/EEE3096S_prac_06.git f:/verilog_sva_gh_scraper/data/full_repos/423557619
git clone --depth 1 --no-tags https://github.com/CarlosChen1126/110-1_ICDesign.git f:/verilog_sva_gh_scraper/data/full_repos/423442730
git clone --depth 1 --no-tags https://github.com/lohith261201/DDCO-PROJECT-CONSTRUCT-A-CIRCUIT-TO-FIND-NUMBER-OF-1S-USING-VERILOG.git f:/verilog_sva_gh_scraper/data/full_repos/425463217
git clone --depth 1 --no-tags https://github.com/jyk2498/SDS_AE.git f:/verilog_sva_gh_scraper/data/full_repos/425487434
git clone --depth 1 --no-tags https://github.com/mfkiwl/RISCV_Processor-1.git f:/verilog_sva_gh_scraper/data/full_repos/425291536
git clone --depth 1 --no-tags https://github.com/vipvivek15/CPU-Pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/424767838
git clone --depth 1 --no-tags https://github.com/MuhammedAbdalla/EC311-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/424314069
git clone --depth 1 --no-tags https://github.com/monicakarine/Verilog-primeiros-passos.git f:/verilog_sva_gh_scraper/data/full_repos/424720857
git clone --depth 1 --no-tags https://github.com/ejohnson9912/287Project.git f:/verilog_sva_gh_scraper/data/full_repos/426029503
git clone --depth 1 --no-tags https://github.com/ShaanGondalia/GuitarHero.git f:/verilog_sva_gh_scraper/data/full_repos/426401343
git clone --depth 1 --no-tags https://github.com/QEDady/Digital-Clock.git f:/verilog_sva_gh_scraper/data/full_repos/424889422
git clone --depth 1 --no-tags https://github.com/imm-a/smallPosit_modular.git f:/verilog_sva_gh_scraper/data/full_repos/424308070
git clone --depth 1 --no-tags https://github.com/Abhijith-TR/Image-Processing.git f:/verilog_sva_gh_scraper/data/full_repos/420678357
git clone --depth 1 --no-tags https://github.com/tortuenoire5408/VT_RNG_model.git f:/verilog_sva_gh_scraper/data/full_repos/420683368
git clone --depth 1 --no-tags https://github.com/jatin1322/Smart-carparking-system-using-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/420663747
git clone --depth 1 --no-tags https://github.com/AshishVirdi/CS203-PROJECT.git f:/verilog_sva_gh_scraper/data/full_repos/420685066
git clone --depth 1 --no-tags https://github.com/VibhavGoriya/Cs203-Project.git f:/verilog_sva_gh_scraper/data/full_repos/420696192
git clone --depth 1 --no-tags https://github.com/YueHu123/handshake.git f:/verilog_sva_gh_scraper/data/full_repos/423377641
git clone --depth 1 --no-tags https://github.com/tongza331/CPE223RC-Lab-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/423422824
git clone --depth 1 --no-tags https://github.com/oliviawu77/dotProduct.git f:/verilog_sva_gh_scraper/data/full_repos/423079789
git clone --depth 1 --no-tags https://github.com/TheACE01/Proyecto_DL.git f:/verilog_sva_gh_scraper/data/full_repos/423660317
git clone --depth 1 --no-tags https://github.com/matlalijr/prac-6.git f:/verilog_sva_gh_scraper/data/full_repos/423621051
git clone --depth 1 --no-tags https://github.com/BerZaa/verilog_class.git f:/verilog_sva_gh_scraper/data/full_repos/421066823
git clone --depth 1 --no-tags https://github.com/JyotiDhiman3/Smart-Car-Parking-System.git f:/verilog_sva_gh_scraper/data/full_repos/420645968
git clone --depth 1 --no-tags https://github.com/khan-shahnawaz/ImageProcessing.git f:/verilog_sva_gh_scraper/data/full_repos/420708667
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Arcadia_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/421556978
git clone --depth 1 --no-tags https://github.com/githubwqh/test01.git f:/verilog_sva_gh_scraper/data/full_repos/422415025
git clone --depth 1 --no-tags https://github.com/Ag22EE/Single-Core-processor.git f:/verilog_sva_gh_scraper/data/full_repos/422336642
git clone --depth 1 --no-tags https://github.com/tsedlmeier/sinwave-generator.git f:/verilog_sva_gh_scraper/data/full_repos/424560674
git clone --depth 1 --no-tags https://github.com/ba144220/smith-waterman.git f:/verilog_sva_gh_scraper/data/full_repos/424568531
git clone --depth 1 --no-tags https://github.com/SamMahara/Prac6_Files.git f:/verilog_sva_gh_scraper/data/full_repos/425273509
git clone --depth 1 --no-tags https://github.com/jdgg98/Proyecto_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/425154680
git clone --depth 1 --no-tags https://github.com/UmeshDeshmukh/AHD_RV32I.git f:/verilog_sva_gh_scraper/data/full_repos/425299576
git clone --depth 1 --no-tags https://github.com/JD-14/RISC_machine.git f:/verilog_sva_gh_scraper/data/full_repos/424807301
git clone --depth 1 --no-tags https://github.com/adithya-m08/DDCO-Project.git f:/verilog_sva_gh_scraper/data/full_repos/425529986
git clone --depth 1 --no-tags https://github.com/73jn/SoC-quartus.git f:/verilog_sva_gh_scraper/data/full_repos/425256702
git clone --depth 1 --no-tags https://github.com/amiq-eda/example-projects-uvm_ref_flow_1.1.git f:/verilog_sva_gh_scraper/data/full_repos/424901715
git clone --depth 1 --no-tags https://github.com/flagchess/4-bit-full-adder.git f:/verilog_sva_gh_scraper/data/full_repos/423687543
git clone --depth 1 --no-tags https://github.com/annavanheusden/computerArchitecture_assignments.git f:/verilog_sva_gh_scraper/data/full_repos/423809266
git clone --depth 1 --no-tags https://github.com/mohammedabdulhaq/M-project.git f:/verilog_sva_gh_scraper/data/full_repos/422788212
git clone --depth 1 --no-tags https://github.com/nllmdwks/Vivado_Code.git f:/verilog_sva_gh_scraper/data/full_repos/421819621
git clone --depth 1 --no-tags https://github.com/gusah009/Logic-circuit-and-design.git f:/verilog_sva_gh_scraper/data/full_repos/421768991
git clone --depth 1 --no-tags https://github.com/sabelosiba/EEEPrac06.git f:/verilog_sva_gh_scraper/data/full_repos/424396025
git clone --depth 1 --no-tags https://github.com/NicolasPR-BR/hdlbitsSolutions.git f:/verilog_sva_gh_scraper/data/full_repos/420819839
git clone --depth 1 --no-tags https://github.com/Nedjabat/CPEN-211-Git.git f:/verilog_sva_gh_scraper/data/full_repos/421711381
git clone --depth 1 --no-tags https://github.com/gurcangul/Ceng311-Assignments.git f:/verilog_sva_gh_scraper/data/full_repos/422317604
git clone --depth 1 --no-tags https://github.com/wnoyan/Digital-System-Design-Lab-Works.git f:/verilog_sva_gh_scraper/data/full_repos/423216833
git clone --depth 1 --no-tags https://github.com/shrutiprakashgupta/Floating-Point-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/420638870
git clone --depth 1 --no-tags https://github.com/brandenap1/SPIMasterVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/422273670
git clone --depth 1 --no-tags https://github.com/SawMl/Verilog-Lab2.git f:/verilog_sva_gh_scraper/data/full_repos/422021804
git clone --depth 1 --no-tags https://github.com/t-c-huang/verilog-lab.git f:/verilog_sva_gh_scraper/data/full_repos/422031367
git clone --depth 1 --no-tags https://github.com/RonnyZF/DFX.git f:/verilog_sva_gh_scraper/data/full_repos/426314881
git clone --depth 1 --no-tags https://github.com/BeratAsrin/Motor-Speed-Controller-According-to-the-Temperature-with-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/425503101
git clone --depth 1 --no-tags https://github.com/sunbanett40/SystemVerilog-Programming-II.git f:/verilog_sva_gh_scraper/data/full_repos/424716076
git clone --depth 1 --no-tags https://github.com/Gangapgr/akhila.git f:/verilog_sva_gh_scraper/data/full_repos/421708076
git clone --depth 1 --no-tags https://github.com/UsamaMinhaj/RISC-V-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/425454812
git clone --depth 1 --no-tags https://github.com/een212020/Sensor_and_Adaptation_Units.git f:/verilog_sva_gh_scraper/data/full_repos/424262973
git clone --depth 1 --no-tags https://github.com/Adobe94/HDLBits.git f:/verilog_sva_gh_scraper/data/full_repos/421048855
git clone --depth 1 --no-tags https://github.com/alanswx/GaryII.git f:/verilog_sva_gh_scraper/data/full_repos/421171505
git clone --depth 1 --no-tags https://github.com/christina-chang-tw/2nd-year-lab.git f:/verilog_sva_gh_scraper/data/full_repos/423908468
git clone --depth 1 --no-tags https://github.com/RAYogeshwaran/verilogProject.git f:/verilog_sva_gh_scraper/data/full_repos/423227596
git clone --depth 1 --no-tags https://github.com/wennitao/RISCV-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/423095228
git clone --depth 1 --no-tags https://github.com/pooyaaf/Computer_Arithmatic.git f:/verilog_sva_gh_scraper/data/full_repos/422285949
git clone --depth 1 --no-tags https://github.com/Sasanka-GRS/Verilog-Logic-Gates-Code-TestBench.git f:/verilog_sva_gh_scraper/data/full_repos/421575052
git clone --depth 1 --no-tags https://github.com/SanjaySivalingam/FPGA-to-FPGA_communication_using_USB_2.0_protocol.git f:/verilog_sva_gh_scraper/data/full_repos/421096754
git clone --depth 1 --no-tags https://github.com/rohitkinha/Smart_Car_Parking_System.git f:/verilog_sva_gh_scraper/data/full_repos/420637849
git clone --depth 1 --no-tags https://github.com/shrutiprakashgupta/UART-SOC.git f:/verilog_sva_gh_scraper/data/full_repos/420634578
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Arcade-Finalizer_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/421108501
git clone --depth 1 --no-tags https://github.com/iWasHere1314/ysyx_dev.git f:/verilog_sva_gh_scraper/data/full_repos/421827588
git clone --depth 1 --no-tags https://github.com/jsunku/eclypsez7.git f:/verilog_sva_gh_scraper/data/full_repos/421836742
git clone --depth 1 --no-tags https://github.com/twyayaya/en_s_de_proj.git f:/verilog_sva_gh_scraper/data/full_repos/421060123
git clone --depth 1 --no-tags https://github.com/JFrancoCompE/CECS-460---System-on-Programmable-Chip-Design.git f:/verilog_sva_gh_scraper/data/full_repos/421262786
git clone --depth 1 --no-tags https://github.com/cody598/GSensor-Tetris.git f:/verilog_sva_gh_scraper/data/full_repos/420887623
git clone --depth 1 --no-tags https://github.com/JustinElGG/2021_DIC.git f:/verilog_sva_gh_scraper/data/full_repos/424204468
git clone --depth 1 --no-tags https://github.com/oneonlee/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/424267516
git clone --depth 1 --no-tags https://github.com/D3r3k23/iVerilogTemplate.git f:/verilog_sva_gh_scraper/data/full_repos/424868697
git clone --depth 1 --no-tags https://github.com/pccql/projeto-infraHard.git f:/verilog_sva_gh_scraper/data/full_repos/426003434
git clone --depth 1 --no-tags https://github.com/ghxu-1017/axi_stream.git f:/verilog_sva_gh_scraper/data/full_repos/425471265
git clone --depth 1 --no-tags https://github.com/Nishaan-Sewnath/EEE3095SPrac6.git f:/verilog_sva_gh_scraper/data/full_repos/423581010
git clone --depth 1 --no-tags https://github.com/cam-br0wn/alu.git f:/verilog_sva_gh_scraper/data/full_repos/425339290
git clone --depth 1 --no-tags https://github.com/Jarrett0326/MAIN_PROJECT.git f:/verilog_sva_gh_scraper/data/full_repos/423937225
git clone --depth 1 --no-tags https://github.com/jacob-02/Eyantra.git f:/verilog_sva_gh_scraper/data/full_repos/424666601
git clone --depth 1 --no-tags https://github.com/Gabrielgr01/Transmisor-Codigo-Morse.git f:/verilog_sva_gh_scraper/data/full_repos/423604196
git clone --depth 1 --no-tags https://github.com/ee-ortiz/Proyecto_SED.git f:/verilog_sva_gh_scraper/data/full_repos/421866247
git clone --depth 1 --no-tags https://github.com/Vaishnavi1627/Lowtohighspeed-data-transfer-with-memories.git f:/verilog_sva_gh_scraper/data/full_repos/422081221
git clone --depth 1 --no-tags https://github.com/marenra3/EENG2131.git f:/verilog_sva_gh_scraper/data/full_repos/424313286
git clone --depth 1 --no-tags https://github.com/unal-edigital1-lab/lab00-disuarezr.git f:/verilog_sva_gh_scraper/data/full_repos/423949613
git clone --depth 1 --no-tags https://github.com/SachiniW/RISC-V_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/422819495
git clone --depth 1 --no-tags https://github.com/kmnsys/RISC-V-32-bit-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/425505676
git clone --depth 1 --no-tags https://github.com/Sebastianzvla/BCD.git f:/verilog_sva_gh_scraper/data/full_repos/422315536
git clone --depth 1 --no-tags https://github.com/RVVeliscu/Carry-lookahead-adder.git f:/verilog_sva_gh_scraper/data/full_repos/422321334
git clone --depth 1 --no-tags https://github.com/Ch-harsha/BE-Project.git f:/verilog_sva_gh_scraper/data/full_repos/424238983
git clone --depth 1 --no-tags https://github.com/payalmohapatra/ALU-Design-using-structural-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/424038900
