==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [HLS 200-1510] Running: add_files ../kvadd_cmodel.cpp 
INFO: [HLS 200-10] Adding design file '../kvadd_cmodel.cpp' to the project
INFO: [HLS 200-1510] Running: set_top kvadd 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 10.06 seconds; current allocated memory: 307.762 MB.
INFO: [HLS 200-10] Analyzing design file '../kvadd_cmodel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.21 seconds. CPU system time: 0.63 seconds. Elapsed time: 6.66 seconds; current allocated memory: 310.078 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 512 has been inferred on bundle 'm00_axi'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../kvadd_cmodel.cpp:53:5)
INFO: [HLS 214-115] Multiple burst writes of length 256 and bit width 512 has been inferred on bundle 'm00_axi'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../kvadd_cmodel.cpp:61:5)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 512 has been inferred on bundle 'm01_axi'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../kvadd_cmodel.cpp:74:5)
INFO: [HLS 214-115] Multiple burst writes of length 256 and bit width 512 has been inferred on bundle 'm01_axi'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../kvadd_cmodel.cpp:82:5)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 512 has been inferred on bundle 'm02_axi'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../kvadd_cmodel.cpp:95:5)
INFO: [HLS 214-115] Multiple burst writes of length 256 and bit width 512 has been inferred on bundle 'm02_axi'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../kvadd_cmodel.cpp:103:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.06 seconds. CPU system time: 0.53 seconds. Elapsed time: 7.19 seconds; current allocated memory: 310.594 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 310.594 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 318.348 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 319.031 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'kvadd' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_56_1' (../kvadd_cmodel.cpp:56) in function 'kvadd' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'kvadd' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'kvadd' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_2' (../kvadd_cmodel.cpp:77) in function 'kvadd' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'kvadd' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'kvadd' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_98_3' (../kvadd_cmodel.cpp:98) in function 'kvadd' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-10' in function 'kvadd' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 336.250 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'm00_axi_input_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm00_axi_output_buffer' (../kvadd_cmodel.cpp:57:32)
INFO: [HLS 200-472] Inferring partial write operation for 'm01_axi_input_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm01_axi_output_buffer' (../kvadd_cmodel.cpp:78:32)
INFO: [HLS 200-472] Inferring partial write operation for 'm02_axi_input_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm02_axi_output_buffer' (../kvadd_cmodel.cpp:99:32)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.46 seconds; current allocated memory: 413.484 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kvadd' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kvadd_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.23 seconds; current allocated memory: 414.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 414.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kvadd_Pipeline_VITIS_LOOP_56_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_56_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 414.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 414.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kvadd_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 414.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 414.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kvadd_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 414.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 414.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kvadd_Pipeline_VITIS_LOOP_77_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_77_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_77_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 415.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 415.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kvadd_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 415.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 415.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kvadd_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 415.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 415.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kvadd_Pipeline_VITIS_LOOP_98_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_98_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_98_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 416.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 416.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kvadd_Pipeline_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 416.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 416.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kvadd' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 416.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 417.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kvadd_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kvadd_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kvadd_Pipeline_1/m_axi_m00_axi_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kvadd_Pipeline_1/m_axi_m00_axi_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kvadd_Pipeline_1/m_axi_m00_axi_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kvadd_Pipeline_1/m_axi_m00_axi_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kvadd_Pipeline_1/m_axi_m00_axi_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kvadd_Pipeline_1/m_axi_m00_axi_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kvadd_Pipeline_1/m_axi_m00_axi_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kvadd_Pipeline_1/m_axi_m00_axi_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kvadd_Pipeline_1/m_axi_m00_axi_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kvadd_Pipeline_1/m_axi_m00_axi_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kvadd_Pipeline_1/m_axi_m00_axi_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kvadd_Pipeline_1/m_axi_m00_axi_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kvadd_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 417.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kvadd_Pipeline_VITIS_LOOP_56_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kvadd_Pipeline_VITIS_LOOP_56_1' pipeline 'VITIS_LOOP_56_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'kvadd_Pipeline_VITIS_LOOP_56_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 418.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kvadd_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kvadd_Pipeline_3' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kvadd_Pipeline_3/m_axi_m00_axi_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kvadd_Pipeline_3/m_axi_m00_axi_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kvadd_Pipeline_3/m_axi_m00_axi_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kvadd_Pipeline_3/m_axi_m00_axi_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kvadd_Pipeline_3/m_axi_m00_axi_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kvadd_Pipeline_3/m_axi_m00_axi_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kvadd_Pipeline_3/m_axi_m00_axi_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kvadd_Pipeline_3/m_axi_m00_axi_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kvadd_Pipeline_3/m_axi_m00_axi_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kvadd_Pipeline_3/m_axi_m00_axi_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kvadd_Pipeline_3/m_axi_m00_axi_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kvadd_Pipeline_3/m_axi_m00_axi_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kvadd_Pipeline_3/m_axi_m00_axi_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kvadd_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 419.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kvadd_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kvadd_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kvadd_Pipeline_4/m_axi_m01_axi_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kvadd_Pipeline_4/m_axi_m01_axi_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kvadd_Pipeline_4/m_axi_m01_axi_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kvadd_Pipeline_4/m_axi_m01_axi_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kvadd_Pipeline_4/m_axi_m01_axi_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kvadd_Pipeline_4/m_axi_m01_axi_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kvadd_Pipeline_4/m_axi_m01_axi_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kvadd_Pipeline_4/m_axi_m01_axi_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kvadd_Pipeline_4/m_axi_m01_axi_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kvadd_Pipeline_4/m_axi_m01_axi_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kvadd_Pipeline_4/m_axi_m01_axi_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kvadd_Pipeline_4/m_axi_m01_axi_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kvadd_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 420.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kvadd_Pipeline_VITIS_LOOP_77_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kvadd_Pipeline_VITIS_LOOP_77_2' pipeline 'VITIS_LOOP_77_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'kvadd_Pipeline_VITIS_LOOP_77_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 421.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kvadd_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kvadd_Pipeline_6' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kvadd_Pipeline_6/m_axi_m01_axi_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kvadd_Pipeline_6/m_axi_m01_axi_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kvadd_Pipeline_6/m_axi_m01_axi_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kvadd_Pipeline_6/m_axi_m01_axi_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kvadd_Pipeline_6/m_axi_m01_axi_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kvadd_Pipeline_6/m_axi_m01_axi_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kvadd_Pipeline_6/m_axi_m01_axi_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kvadd_Pipeline_6/m_axi_m01_axi_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kvadd_Pipeline_6/m_axi_m01_axi_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kvadd_Pipeline_6/m_axi_m01_axi_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kvadd_Pipeline_6/m_axi_m01_axi_AWREGION' to 0.
WARNING