#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001be1e504460 .scope module, "store_tb" "store_tb" 2 4;
 .timescale -12 -12;
v000001be1e56eb10_0 .var "Read_data1", 31 0;
v000001be1e56e430_0 .var "Read_data2", 31 0;
v000001be1e56df30_0 .net "address", 31 0, v000001be1e56ee30_0;  1 drivers
v000001be1e56e9d0_0 .var "clk", 0 0;
v000001be1e56d210_0 .var "instruction", 31 0;
v000001be1e56ebb0_0 .var "reset", 0 0;
v000001be1e56e1b0_0 .net "write_data", 31 0, v000001be1e56de90_0;  1 drivers
v000001be1e56dfd0_0 .net "write_enable", 0 0, v000001be1e56e930_0;  1 drivers
S_000001be1e5126f0 .scope module, "DUT" "store" 2 15, 3 5 0, S_000001be1e504460;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /INPUT 32 "Read_data1";
    .port_info 4 /INPUT 32 "Read_data2";
    .port_info 5 /OUTPUT 32 "address";
    .port_info 6 /OUTPUT 32 "write_data";
    .port_info 7 /OUTPUT 1 "write_enable";
v000001be1e56db70_0 .net "ALU_output", 31 0, v000001be1e5024c0_0;  1 drivers
v000001be1e56d170_0 .net "ALU_zero", 0 0, L_000001be1e56d3f0;  1 drivers
v000001be1e56e390_0 .net "Read_data1", 31 0, v000001be1e56eb10_0;  1 drivers
RS_000001be1e51b1e8 .resolv tri, L_000001be1e56e750, L_000001be1e56d0d0, v000001be1e56e430_0;
v000001be1e56e070_0 .net8 "Read_data2", 31 0, RS_000001be1e51b1e8;  3 drivers
v000001be1e56e6b0_0 .net "Sign_extended", 31 0, L_000001be1e56e250;  1 drivers
v000001be1e56ee30_0 .var "address", 31 0;
v000001be1e56e7f0_0 .net "clk", 0 0, v000001be1e56e9d0_0;  1 drivers
v000001be1e56dc10_0 .net "instruction", 31 0, v000001be1e56d210_0;  1 drivers
v000001be1e56dcb0_0 .net "reset", 0 0, v000001be1e56ebb0_0;  1 drivers
v000001be1e56de90_0 .var "write_data", 31 0;
v000001be1e56e930_0 .var "write_enable", 0 0;
L_000001be1e56e2f0 .part v000001be1e56d210_0, 0, 16;
S_000001be1e512880 .scope module, "SE" "sign_extend" 3 25, 4 1 0, S_000001be1e5126f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 32 "out";
v000001be1e503000_0 .net *"_ivl_1", 0 0, L_000001be1e56e110;  1 drivers
v000001be1e5027e0_0 .net *"_ivl_2", 15 0, L_000001be1e56ecf0;  1 drivers
v000001be1e502600_0 .net "in", 15 0, L_000001be1e56e2f0;  1 drivers
v000001be1e502880_0 .net "out", 31 0, L_000001be1e56e250;  alias, 1 drivers
L_000001be1e56e110 .part L_000001be1e56e2f0, 15, 1;
LS_000001be1e56ecf0_0_0 .concat [ 1 1 1 1], L_000001be1e56e110, L_000001be1e56e110, L_000001be1e56e110, L_000001be1e56e110;
LS_000001be1e56ecf0_0_4 .concat [ 1 1 1 1], L_000001be1e56e110, L_000001be1e56e110, L_000001be1e56e110, L_000001be1e56e110;
LS_000001be1e56ecf0_0_8 .concat [ 1 1 1 1], L_000001be1e56e110, L_000001be1e56e110, L_000001be1e56e110, L_000001be1e56e110;
LS_000001be1e56ecf0_0_12 .concat [ 1 1 1 1], L_000001be1e56e110, L_000001be1e56e110, L_000001be1e56e110, L_000001be1e56e110;
L_000001be1e56ecf0 .concat [ 4 4 4 4], LS_000001be1e56ecf0_0_0, LS_000001be1e56ecf0_0_4, LS_000001be1e56ecf0_0_8, LS_000001be1e56ecf0_0_12;
L_000001be1e56e250 .concat [ 16 16 0 0], L_000001be1e56e2f0, L_000001be1e56ecf0;
S_000001be1e50a150 .scope module, "alu" "ALU" 3 31, 5 1 0, S_000001be1e5126f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "alu_control";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
L_000001be1e570008 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001be1e5030a0_0 .net/2u *"_ivl_0", 31 0, L_000001be1e570008;  1 drivers
v000001be1e5031e0_0 .net "a", 31 0, v000001be1e56eb10_0;  alias, 1 drivers
L_000001be1e570050 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001be1e5029c0_0 .net "alu_control", 2 0, L_000001be1e570050;  1 drivers
v000001be1e503280_0 .net "b", 31 0, L_000001be1e56e250;  alias, 1 drivers
v000001be1e5024c0_0 .var "result", 31 0;
v000001be1e502e20_0 .net "zero", 0 0, L_000001be1e56d3f0;  alias, 1 drivers
E_000001be1e5009e0 .event anyedge, v000001be1e5029c0_0, v000001be1e5031e0_0, v000001be1e502880_0;
L_000001be1e56d3f0 .cmp/eq 32, v000001be1e5024c0_0, L_000001be1e570008;
S_000001be1e50a2e0 .scope module, "registerfile" "RegisterFile" 3 39, 6 2 0, S_000001be1e5126f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "RegWrite";
    .port_info 3 /INPUT 5 "Read_register1";
    .port_info 4 /INPUT 5 "Read_register2";
    .port_info 5 /INPUT 5 "Write_register";
    .port_info 6 /INPUT 32 "Write_data";
    .port_info 7 /OUTPUT 32 "Read_data1";
    .port_info 8 /OUTPUT 32 "Read_data2";
v000001be1e502420 .array "RF_data", 1 31, 31 0;
v000001be1e502560_0 .net8 "Read_data1", 31 0, RS_000001be1e51b1e8;  alias, 3 drivers
v000001be1e502ce0_0 .net8 "Read_data2", 31 0, RS_000001be1e51b1e8;  alias, 3 drivers
o000001be1e51b218 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000001be1e5026a0_0 .net "Read_register1", 4 0, o000001be1e51b218;  0 drivers
o000001be1e51b248 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000001be1e502a60_0 .net "Read_register2", 4 0, o000001be1e51b248;  0 drivers
o000001be1e51b278 .functor BUFZ 1, C4<z>; HiZ drive
v000001be1e502b00_0 .net "RegWrite", 0 0, o000001be1e51b278;  0 drivers
o000001be1e51b2a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001be1e502ba0_0 .net "Write_data", 31 0, o000001be1e51b2a8;  0 drivers
o000001be1e51b2d8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000001be1e502d80_0 .net "Write_register", 4 0, o000001be1e51b2d8;  0 drivers
L_000001be1e570098 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001be1e502ec0_0 .net/2u *"_ivl_0", 4 0, L_000001be1e570098;  1 drivers
L_000001be1e570128 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v000001be1e56d670_0 .net/2u *"_ivl_12", 6 0, L_000001be1e570128;  1 drivers
v000001be1e56d850_0 .net *"_ivl_14", 6 0, L_000001be1e56e610;  1 drivers
L_000001be1e570170 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001be1e56d710_0 .net/2u *"_ivl_18", 4 0, L_000001be1e570170;  1 drivers
v000001be1e56d530_0 .net *"_ivl_2", 0 0, L_000001be1e56e570;  1 drivers
v000001be1e56d490_0 .net *"_ivl_20", 0 0, L_000001be1e56e890;  1 drivers
L_000001be1e5701b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001be1e56ddf0_0 .net/2u *"_ivl_22", 31 0, L_000001be1e5701b8;  1 drivers
v000001be1e56da30_0 .net *"_ivl_24", 31 0, L_000001be1e56ed90;  1 drivers
L_000001be1e570290 .functor BUFT 1, C4<00zzzzz>, C4<0>, C4<0>, C4<0>;
v000001be1e56e4d0_0 .net *"_ivl_26", 6 0, L_000001be1e570290;  1 drivers
L_000001be1e570200 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v000001be1e56d5d0_0 .net/2u *"_ivl_30", 6 0, L_000001be1e570200;  1 drivers
v000001be1e56dad0_0 .net *"_ivl_32", 6 0, L_000001be1e56ea70;  1 drivers
L_000001be1e5700e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001be1e56d7b0_0 .net/2u *"_ivl_4", 31 0, L_000001be1e5700e0;  1 drivers
v000001be1e56ec50_0 .net *"_ivl_6", 31 0, L_000001be1e56eed0;  1 drivers
L_000001be1e570248 .functor BUFT 1, C4<00zzzzz>, C4<0>, C4<0>, C4<0>;
v000001be1e56d8f0_0 .net *"_ivl_8", 6 0, L_000001be1e570248;  1 drivers
v000001be1e56dd50_0 .net "clk", 0 0, v000001be1e56e9d0_0;  alias, 1 drivers
v000001be1e56d990_0 .var/i "i", 31 0;
v000001be1e56d030_0 .net "reset", 0 0, v000001be1e56ebb0_0;  alias, 1 drivers
E_000001be1e500060 .event posedge, v000001be1e56dd50_0, v000001be1e56d030_0;
L_000001be1e56e570 .cmp/eq 5, o000001be1e51b218, L_000001be1e570098;
L_000001be1e56eed0 .array/port v000001be1e502420, L_000001be1e56e610;
L_000001be1e56e610 .arith/sub 7, L_000001be1e570248, L_000001be1e570128;
L_000001be1e56e750 .functor MUXZ 32, L_000001be1e56eed0, L_000001be1e5700e0, L_000001be1e56e570, C4<>;
L_000001be1e56e890 .cmp/eq 5, o000001be1e51b248, L_000001be1e570170;
L_000001be1e56ed90 .array/port v000001be1e502420, L_000001be1e56ea70;
L_000001be1e56ea70 .arith/sub 7, L_000001be1e570290, L_000001be1e570200;
L_000001be1e56d0d0 .functor MUXZ 32, L_000001be1e56ed90, L_000001be1e5701b8, L_000001be1e56e890, C4<>;
    .scope S_000001be1e50a150;
T_0 ;
    %wait E_000001be1e5009e0;
    %load/vec4 v000001be1e5029c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001be1e5024c0_0, 0, 32;
    %jmp T_0.6;
T_0.0 ;
    %load/vec4 v000001be1e5031e0_0;
    %load/vec4 v000001be1e503280_0;
    %and;
    %store/vec4 v000001be1e5024c0_0, 0, 32;
    %jmp T_0.6;
T_0.1 ;
    %load/vec4 v000001be1e5031e0_0;
    %load/vec4 v000001be1e503280_0;
    %or;
    %store/vec4 v000001be1e5024c0_0, 0, 32;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v000001be1e5031e0_0;
    %load/vec4 v000001be1e503280_0;
    %add;
    %store/vec4 v000001be1e5024c0_0, 0, 32;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v000001be1e5031e0_0;
    %load/vec4 v000001be1e503280_0;
    %sub;
    %store/vec4 v000001be1e5024c0_0, 0, 32;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v000001be1e5031e0_0;
    %load/vec4 v000001be1e503280_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v000001be1e5024c0_0, 0, 32;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001be1e50a2e0;
T_1 ;
    %wait E_000001be1e500060;
    %load/vec4 v000001be1e56d030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001be1e56d990_0, 0, 32;
T_1.2 ;
    %load/vec4 v000001be1e56d990_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001be1e56d990_0;
    %subi 1, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001be1e502420, 0, 4;
    %load/vec4 v000001be1e56d990_0;
    %addi 1, 0, 32;
    %store/vec4 v000001be1e56d990_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001be1e502b00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.6, 9;
    %load/vec4 v000001be1e502d80_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v000001be1e502ba0_0;
    %load/vec4 v000001be1e502d80_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001be1e502420, 0, 4;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001be1e5126f0;
T_2 ;
    %wait E_000001be1e500060;
    %load/vec4 v000001be1e56dcb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001be1e56de90_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001be1e56db70_0;
    %assign/vec4 v000001be1e56ee30_0, 0;
    %load/vec4 v000001be1e56e070_0;
    %assign/vec4 v000001be1e56de90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001be1e56e930_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001be1e504460;
T_3 ;
    %delay 5, 0;
    %load/vec4 v000001be1e56e9d0_0;
    %inv;
    %store/vec4 v000001be1e56e9d0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000001be1e504460;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001be1e56e9d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001be1e56ebb0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001be1e56d210_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001be1e56eb10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001be1e56e430_0, 0, 32;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001be1e56ebb0_0, 0, 1;
    %vpi_call 2 37 "$dumpfile", "Store_tb.vcd" {0 0 0};
    %vpi_call 2 38 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001be1e504460 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 2894659588, 0, 32;
    %store/vec4 v000001be1e56d210_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001be1e56eb10_0, 0, 32;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v000001be1e56e430_0, 0, 32;
    %delay 20, 0;
    %delay 10, 0;
    %pushi/vec4 2894725152, 0, 32;
    %store/vec4 v000001be1e56d210_0, 0, 32;
    %pushi/vec4 28, 0, 32;
    %store/vec4 v000001be1e56eb10_0, 0, 32;
    %pushi/vec4 2882400001, 0, 32;
    %store/vec4 v000001be1e56e430_0, 0, 32;
    %delay 20, 0;
    %vpi_call 2 53 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_000001be1e504460;
T_5 ;
    %vpi_call 2 58 "$monitor", "Time=%3d | address=%h | write_enable=%b | write_data=%h", $time, v000001be1e56df30_0, v000001be1e56dfd0_0, v000001be1e56e1b0_0 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "Store_tb.v";
    "./Store.v";
    "./SignExtend.v";
    "./ALU.v";
    "./RegisterFile.v";
