Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:33:10 MDT 2014
| Date         : Wed May 06 17:52:46 2015
| Host         : User-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_clock_utilization -file WP1_system_clock_utilization_placed.rpt
| Design       : WP1_system
| Device       : xc7z020
----------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X0Y1
9. Net wise resources used in clock region X1Y1
10. Net wise resources used in clock region X0Y2
11. Net wise resources used in clock region X1Y2

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+-----------+
| Type  | Used | Available | Num Fixed |
+-------+------+-----------+-----------+
| BUFG  |    2 |        32 |         0 |
| BUFH  |    0 |        72 |         0 |
| BUFIO |    0 |        16 |         0 |
| MMCM  |    0 |         4 |         0 |
| PLL   |    0 |         4 |         0 |
| BUFR  |    0 |        16 |         0 |
| BUFMR |    0 |         8 |         0 |
+-------+------+-----------+-----------+


2. Details of Global Clocks
---------------------------

+-------+-------------------------------------------------------------+-------------------------------------+--------------+-------+---------------+-----------+
|       |                                                             |                                     |   Num Loads  |       |               |           |
+-------+-------------------------------------------------------------+-------------------------------------+------+-------+-------+---------------+-----------+
| Index | BUFG Cell                                                   | Net Name                            | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+-------------------------------------------------------------+-------------------------------------+------+-------+-------+---------------+-----------+
|     1 | delay_input_0/U0/ref_clk_bufg                               | delay_input_0/U0/O                  |    2 |     2 |    no |         0.000 |     0.000 |
|     2 | processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG | processing_system7_0/inst/FCLK_CLK0 | 3932 |  1202 |    no |         3.199 |     1.600 |
+-------+-------------------------------------------------------------+-------------------------------------+------+-------+-------+---------------+-----------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20000 |    0 |  4000 |    0 |    60 |    0 |    30 |    0 |    60 |
| X1Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 25600 |    0 |  3400 |    0 |    60 |    0 |    30 |    0 |    40 |
| X0Y1              |    1 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 | 1742 |  9600 |  207 |  1600 |    0 |    20 |    4 |    10 |    0 |    20 |
| X1Y1              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |   15 |    50 |    0 |    50 |  856 | 20800 |   31 |  3400 |    0 |    60 |    4 |    30 |    0 |    40 |
| X0Y2              |    1 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |  766 |  9600 |  103 |  1600 |    0 |    20 |    1 |    10 |    0 |    20 |
| X1Y2              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |   11 |    50 |    0 |    50 |  187 | 20800 |    1 |  3400 |    0 |    60 |    1 |    30 |    0 |    40 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites


8. Net wise resources used in clock region X0Y1
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+-------------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s |            Clock Net Name           |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+-------------------------------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         8 |       0 |       0 | 1742 |   207 |        0 | processing_system7_0/inst/FCLK_CLK0 |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+-------------------------------------+


9. Net wise resources used in clock region X1Y1
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-------------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |            Clock Net Name           |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-------------------------------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         8 |      15 |       0 | 856 |    31 |        0 | processing_system7_0/inst/FCLK_CLK0 |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-------------------------------------+


10. Net wise resources used in clock region X0Y2
------------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-------------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |            Clock Net Name           |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-------------------------------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         2 |       0 |       0 | 766 |   103 |        0 | processing_system7_0/inst/FCLK_CLK0 |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-------------------------------------+


11. Net wise resources used in clock region X1Y2
------------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-------------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |            Clock Net Name           |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-------------------------------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         2 |      11 |       0 | 187 |     1 |        0 | processing_system7_0/inst/FCLK_CLK0 |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-------------------------------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y17 [get_cells delay_input_0/U0/ref_clk_bufg]
set_property LOC BUFGCTRL_X0Y16 [get_cells processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives

# Location of IO Primitives which is load of clock spine
set_property LOC IOB_X1Y126 [get_cells util_ds_buf_0/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I]

# Location of clock ports

# Clock net "delay_input_0/U0/O" driven by instance "delay_input_0/U0/ref_clk_bufg" located at site "BUFGCTRL_X0Y17"
#startgroup
create_pblock CLKAG_delay_input_0/U0/O
add_cells_to_pblock [get_pblocks  CLKAG_delay_input_0/U0/O] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="delay_input_0/U0/O"}]]]
resize_pblock [get_pblocks CLKAG_delay_input_0/U0/O] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "processing_system7_0/inst/FCLK_CLK0" driven by instance "processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock CLKAG_processing_system7_0/inst/FCLK_CLK0
add_cells_to_pblock [get_pblocks  CLKAG_processing_system7_0/inst/FCLK_CLK0] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=util_ds_buf_0/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/P} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="processing_system7_0/inst/FCLK_CLK0"}]]]
resize_pblock [get_pblocks CLKAG_processing_system7_0/inst/FCLK_CLK0] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup
