// Seed: 827704335
`timescale 1ps / 1ps
module module_0 ();
  type_4(
      (id_0) * 1
  );
  logic id_1;
  logic id_2, id_3 = 1;
  initial id_0 = 1;
endmodule
`define pp_6 0
module module_1 (
    input logic id_0,
    output logic id_1,
    output id_2,
    input id_3,
    input logic id_4,
    inout id_5
);
  logic id_6;
  assign id_2 = 1;
  logic id_7;
  assign id_1 = 1;
endmodule
