VERSION {1.0}
PTDEF {instance} {pin} {cell} {edge} {clock_edge} {clock} {phase}
BANNER
  {Module} {DLX}
  {Timing} {LATE}
  {Slew Propagation} {WORST}
  {Operating Condition} {typical}
  {PVT Mode} {max}
  {Tree Type} {balanced}
  {Process} {1.000}
  {Voltage} {1.100}
  {Temperature} {25.000}
  {time unit} {1.000 ns}
  {capacitance unit} {1.000 fF}
  {resistance unit} {1.000 MOhm}
  {TOOL} {v20.11-s130_1 ((64bit) 08/05/2020 15:53 (Linux 2.6.32-431.11.2.el6.x86_64))}
  {DATE} {September 15, 2023}
END_BANNER
PATH 1
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RS2_reg[0]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RS2_reg[0]} {D} {DFF_X2} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {DATAPATH_I/IF_ID_IR_reg[27]} {Q} {DFF_X1} {^} {leading} {CK} {CK(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.382}
    {=} {Slack Time} {0.017}
  END_SLK_CLC
  SLK 0.017
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {0.017} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {0.017} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DATAPATH_I/IF_ID_IR_reg[27]} {CK} {^} {Q} {^} {} {DFF_X1} {0.106} {0.000} {0.027} {} {0.106} {0.123} {} {9} {(115.86, 5.91) (114.32, 6.18)} 
    NET {} {} {} {} {} {DATAPATH_I/IF_ID_IR[27]} {} {0.001} {0.000} {0.027} {11.131} {0.106} {0.123} {} {} {} 
    INST {DATAPATH_I/REGISTER_ADDRESSER/U49} {B} {^} {ZN} {^} {} {XNOR2_X1} {0.048} {0.000} {0.028} {} {0.154} {0.172} {} {2} {(104.47, 5.60) (104.75, 5.46)} 
    NET {} {} {} {} {} {DATAPATH_I/REGISTER_ADDRESSER/net40098} {} {0.000} {0.000} {0.028} {3.758} {0.154} {0.172} {} {} {} 
    INST {DATAPATH_I/REGISTER_ADDRESSER/U38} {S} {^} {Z} {v} {} {MUX2_X1} {0.062} {0.000} {0.010} {} {0.216} {0.233} {} {1} {(105.20, 8.71) (104.08, 9.05)} 
    NET {} {} {} {} {} {DATAPATH_I/REGISTER_ADDRESSER/n8} {} {0.000} {0.000} {0.010} {1.853} {0.216} {0.233} {} {} {} 
    INST {DATAPATH_I/REGISTER_ADDRESSER/U3} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.020} {0.000} {0.011} {} {0.236} {0.253} {} {2} {(100.76, 8.71) (100.95, 8.88)} 
    NET {} {} {} {} {} {DATAPATH_I/REGISTER_ADDRESSER/n1} {} {0.000} {0.000} {0.011} {2.823} {0.236} {0.253} {} {} {} 
    INST {DATAPATH_I/REGISTER_ADDRESSER/U31} {A1} {^} {ZN} {v} {} {NAND2_X1} {0.024} {0.000} {0.015} {} {0.259} {0.277} {} {3} {(99.17, 9.77) (99.31, 9.60)} 
    NET {} {} {} {} {} {DATAPATH_I/REGISTER_ADDRESSER/n16} {} {0.000} {0.000} {0.015} {6.681} {0.260} {0.277} {} {} {} 
    INST {DATAPATH_I/REGISTER_ADDRESSER/U73} {A1} {v} {ZN} {^} {} {NOR2_X1} {0.078} {0.000} {0.063} {} {0.338} {0.355} {} {6} {(89.30, 9.77) (89.43, 9.39)} 
    NET {} {} {} {} {} {DATAPATH_I/ID_EX_RS2_NEXT[0]} {} {0.001} {0.000} {0.063} {12.993} {0.339} {0.356} {} {} {} 
    INST {DATAPATH_I/U453} {A1} {^} {ZN} {^} {} {AND2_X1} {0.043} {0.000} {0.009} {} {0.382} {0.399} {} {1} {(66.75, 6.96) (67.30, 6.63)} 
    NET {} {} {} {} {} {DATAPATH_I/N104} {} {0.000} {0.000} {0.009} {1.324} {0.382} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.017} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.017} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1
PATH 2
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RD_reg[1]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RD_reg[1]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {DATAPATH_I/IF_ID_IR_reg[31]} {Q} {DFF_X1} {v} {leading} {CK} {CK(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.355}
    {=} {Slack Time} {0.037}
  END_SLK_CLC
  SLK 0.037
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {0.037} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {0.037} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DATAPATH_I/IF_ID_IR_reg[31]} {CK} {^} {Q} {v} {} {DFF_X1} {0.085} {0.000} {0.009} {} {0.085} {0.121} {} {5} {(116.43, 6.97) (114.89, 6.70)} 
    NET {} {} {} {} {} {DATAPATH_I/IF_ID_IR[31]} {} {0.000} {0.000} {0.009} {4.979} {0.085} {0.121} {} {} {} 
    INST {DATAPATH_I/REGISTER_ADDRESSER/U6} {A2} {v} {ZN} {v} {} {OR2_X1} {0.052} {0.000} {0.010} {} {0.137} {0.173} {} {2} {(106.91, 9.77) (106.55, 9.39)} 
    NET {} {} {} {} {} {DATAPATH_I/REGISTER_ADDRESSER/net39315} {} {0.000} {0.000} {0.010} {2.805} {0.137} {0.173} {} {} {} 
    INST {DATAPATH_I/REGISTER_ADDRESSER/U33} {A1} {v} {ZN} {^} {} {NOR2_X1} {0.036} {0.000} {0.026} {} {0.172} {0.209} {} {3} {(103.92, 11.52) (104.06, 11.89)} 
    NET {} {} {} {} {} {DATAPATH_I/REGISTER_ADDRESSER/net40157} {} {0.000} {0.000} {0.026} {4.407} {0.172} {0.209} {} {} {} 
    INST {DATAPATH_I/REGISTER_ADDRESSER/U15} {A1} {^} {ZN} {v} {} {NAND4_X1} {0.061} {0.000} {0.043} {} {0.234} {0.270} {} {6} {(102.98, 9.77) (102.45, 10.08)} 
    NET {} {} {} {} {} {DATAPATH_I/REGISTER_ADDRESSER/n24} {} {0.000} {0.000} {0.043} {10.209} {0.234} {0.270} {} {} {} 
    INST {DATAPATH_I/REGISTER_ADDRESSER/U46} {A2} {v} {ZN} {^} {} {NAND3_X1} {0.054} {0.000} {0.030} {} {0.288} {0.325} {} {5} {(102.09, 11.52) (102.08, 11.24)} 
    NET {} {} {} {} {} {DATAPATH_I/REGISTER_ADDRESSER/n23} {} {0.000} {0.000} {0.030} {9.624} {0.288} {0.325} {} {} {} 
    INST {DATAPATH_I/REGISTER_ADDRESSER/U71} {B2} {^} {ZN} {v} {} {OAI221_X1} {0.035} {0.000} {0.016} {} {0.323} {0.360} {} {1} {(91.83, 12.56) (92.20, 12.89)} 
    NET {} {} {} {} {} {DATAPATH_I/ID_EX_RD_NEXT[1]} {} {0.000} {0.000} {0.016} {1.409} {0.324} {0.360} {} {} {} 
    INST {DATAPATH_I/U47} {A1} {v} {ZN} {v} {} {AND2_X1} {0.031} {0.000} {0.006} {} {0.355} {0.391} {} {1} {(88.10, 11.52) (87.55, 11.85)} 
    NET {} {} {} {} {} {DATAPATH_I/N110} {} {0.000} {0.000} {0.006} {1.286} {0.355} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.037} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.037} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 2
PATH 3
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RD_reg[3]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RD_reg[3]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {DATAPATH_I/IF_ID_IR_reg[31]} {Q} {DFF_X1} {v} {leading} {CK} {CK(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.354}
    {=} {Slack Time} {0.037}
  END_SLK_CLC
  SLK 0.037
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {0.037} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {0.037} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DATAPATH_I/IF_ID_IR_reg[31]} {CK} {^} {Q} {v} {} {DFF_X1} {0.085} {0.000} {0.009} {} {0.085} {0.122} {} {5} {(116.43, 6.97) (114.89, 6.70)} 
    NET {} {} {} {} {} {DATAPATH_I/IF_ID_IR[31]} {} {0.000} {0.000} {0.009} {4.979} {0.085} {0.122} {} {} {} 
    INST {DATAPATH_I/REGISTER_ADDRESSER/U6} {A2} {v} {ZN} {v} {} {OR2_X1} {0.052} {0.000} {0.010} {} {0.137} {0.174} {} {2} {(106.91, 9.77) (106.55, 9.39)} 
    NET {} {} {} {} {} {DATAPATH_I/REGISTER_ADDRESSER/net39315} {} {0.000} {0.000} {0.010} {2.805} {0.137} {0.174} {} {} {} 
    INST {DATAPATH_I/REGISTER_ADDRESSER/U33} {A1} {v} {ZN} {^} {} {NOR2_X1} {0.036} {0.000} {0.026} {} {0.172} {0.210} {} {3} {(103.92, 11.52) (104.06, 11.89)} 
    NET {} {} {} {} {} {DATAPATH_I/REGISTER_ADDRESSER/net40157} {} {0.000} {0.000} {0.026} {4.407} {0.172} {0.210} {} {} {} 
    INST {DATAPATH_I/REGISTER_ADDRESSER/U15} {A1} {^} {ZN} {v} {} {NAND4_X1} {0.061} {0.000} {0.043} {} {0.234} {0.271} {} {6} {(102.98, 9.77) (102.45, 10.08)} 
    NET {} {} {} {} {} {DATAPATH_I/REGISTER_ADDRESSER/n24} {} {0.000} {0.000} {0.043} {10.209} {0.234} {0.271} {} {} {} 
    INST {DATAPATH_I/REGISTER_ADDRESSER/U46} {A2} {v} {ZN} {^} {} {NAND3_X1} {0.054} {0.000} {0.030} {} {0.288} {0.325} {} {5} {(102.09, 11.52) (102.08, 11.24)} 
    NET {} {} {} {} {} {DATAPATH_I/REGISTER_ADDRESSER/n23} {} {0.000} {0.000} {0.030} {9.624} {0.288} {0.326} {} {} {} 
    INST {DATAPATH_I/REGISTER_ADDRESSER/U20} {B2} {^} {ZN} {v} {} {OAI221_X1} {0.034} {0.000} {0.016} {} {0.323} {0.360} {} {1} {(95.32, 14.31) (94.95, 13.99)} 
    NET {} {} {} {} {} {DATAPATH_I/ID_EX_RD_NEXT[3]} {} {0.000} {0.000} {0.016} {1.156} {0.323} {0.360} {} {} {} 
    INST {DATAPATH_I/U49} {A1} {v} {ZN} {v} {} {AND2_X1} {0.031} {0.000} {0.006} {} {0.354} {0.391} {} {1} {(91.71, 14.31) (91.16, 14.65)} 
    NET {} {} {} {} {} {DATAPATH_I/N112} {} {0.000} {0.000} {0.006} {1.427} {0.354} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.037} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.037} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 3
PATH 4
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RS2_reg[1]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RS2_reg[1]} {D} {DFF_X2} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {DATAPATH_I/IF_ID_IR_reg[27]} {Q} {DFF_X1} {^} {leading} {CK} {CK(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.030}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.400}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.360}
    {=} {Slack Time} {0.040}
  END_SLK_CLC
  SLK 0.040
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {0.040} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {0.040} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DATAPATH_I/IF_ID_IR_reg[27]} {CK} {^} {Q} {^} {} {DFF_X1} {0.106} {0.000} {0.027} {} {0.106} {0.145} {} {9} {(115.86, 5.91) (114.32, 6.18)} 
    NET {} {} {} {} {} {DATAPATH_I/IF_ID_IR[27]} {} {0.001} {0.000} {0.027} {11.131} {0.106} {0.146} {} {} {} 
    INST {DATAPATH_I/REGISTER_ADDRESSER/U49} {B} {^} {ZN} {^} {} {XNOR2_X1} {0.048} {0.000} {0.028} {} {0.154} {0.194} {} {2} {(104.47, 5.60) (104.75, 5.46)} 
    NET {} {} {} {} {} {DATAPATH_I/REGISTER_ADDRESSER/net40098} {} {0.000} {0.000} {0.028} {3.758} {0.154} {0.194} {} {} {} 
    INST {DATAPATH_I/REGISTER_ADDRESSER/U38} {S} {^} {Z} {v} {} {MUX2_X1} {0.062} {0.000} {0.010} {} {0.216} {0.256} {} {1} {(105.20, 8.71) (104.08, 9.05)} 
    NET {} {} {} {} {} {DATAPATH_I/REGISTER_ADDRESSER/n8} {} {0.000} {0.000} {0.010} {1.853} {0.216} {0.256} {} {} {} 
    INST {DATAPATH_I/REGISTER_ADDRESSER/U3} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.020} {0.000} {0.011} {} {0.236} {0.275} {} {2} {(100.76, 8.71) (100.95, 8.88)} 
    NET {} {} {} {} {} {DATAPATH_I/REGISTER_ADDRESSER/n1} {} {0.000} {0.000} {0.011} {2.823} {0.236} {0.275} {} {} {} 
    INST {DATAPATH_I/REGISTER_ADDRESSER/U31} {A1} {^} {ZN} {v} {} {NAND2_X1} {0.024} {0.000} {0.015} {} {0.259} {0.299} {} {3} {(99.17, 9.77) (99.31, 9.60)} 
    NET {} {} {} {} {} {DATAPATH_I/REGISTER_ADDRESSER/n16} {} {0.000} {0.000} {0.015} {6.681} {0.260} {0.299} {} {} {} 
    INST {DATAPATH_I/REGISTER_ADDRESSER/U74} {A1} {v} {ZN} {^} {} {NOR2_X1} {0.060} {0.000} {0.047} {} {0.319} {0.359} {} {4} {(90.25, 11.52) (90.38, 11.89)} 
    NET {} {} {} {} {} {DATAPATH_I/ID_EX_RS2_NEXT[1]} {} {0.000} {0.000} {0.047} {8.647} {0.320} {0.359} {} {} {} 
    INST {DATAPATH_I/U452} {A1} {^} {ZN} {^} {} {AND2_X1} {0.040} {0.000} {0.009} {} {0.360} {0.400} {} {1} {(81.07, 8.71) (80.52, 9.05)} 
    NET {} {} {} {} {} {DATAPATH_I/N105} {} {0.000} {0.000} {0.009} {1.326} {0.360} {0.400} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.040} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.040} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 4
PATH 5
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RD_reg[2]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RD_reg[2]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {DATAPATH_I/IF_ID_IR_reg[31]} {Q} {DFF_X1} {v} {leading} {CK} {CK(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.351}
    {=} {Slack Time} {0.040}
  END_SLK_CLC
  SLK 0.040
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {0.040} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {0.040} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DATAPATH_I/IF_ID_IR_reg[31]} {CK} {^} {Q} {v} {} {DFF_X1} {0.085} {0.000} {0.009} {} {0.085} {0.125} {} {5} {(116.43, 6.97) (114.89, 6.70)} 
    NET {} {} {} {} {} {DATAPATH_I/IF_ID_IR[31]} {} {0.000} {0.000} {0.009} {4.979} {0.085} {0.125} {} {} {} 
    INST {DATAPATH_I/REGISTER_ADDRESSER/U6} {A2} {v} {ZN} {v} {} {OR2_X1} {0.052} {0.000} {0.010} {} {0.137} {0.177} {} {2} {(106.91, 9.77) (106.55, 9.39)} 
    NET {} {} {} {} {} {DATAPATH_I/REGISTER_ADDRESSER/net39315} {} {0.000} {0.000} {0.010} {2.805} {0.137} {0.177} {} {} {} 
    INST {DATAPATH_I/REGISTER_ADDRESSER/U33} {A1} {v} {ZN} {^} {} {NOR2_X1} {0.036} {0.000} {0.026} {} {0.172} {0.212} {} {3} {(103.92, 11.52) (104.06, 11.89)} 
    NET {} {} {} {} {} {DATAPATH_I/REGISTER_ADDRESSER/net40157} {} {0.000} {0.000} {0.026} {4.407} {0.172} {0.213} {} {} {} 
    INST {DATAPATH_I/REGISTER_ADDRESSER/U15} {A1} {^} {ZN} {v} {} {NAND4_X1} {0.061} {0.000} {0.043} {} {0.234} {0.274} {} {6} {(102.98, 9.77) (102.45, 10.08)} 
    NET {} {} {} {} {} {DATAPATH_I/REGISTER_ADDRESSER/n24} {} {0.000} {0.000} {0.043} {10.209} {0.234} {0.274} {} {} {} 
    INST {DATAPATH_I/REGISTER_ADDRESSER/U46} {A2} {v} {ZN} {^} {} {NAND3_X1} {0.054} {0.000} {0.030} {} {0.288} {0.328} {} {5} {(102.09, 11.52) (102.08, 11.24)} 
    NET {} {} {} {} {} {DATAPATH_I/REGISTER_ADDRESSER/n23} {} {0.000} {0.000} {0.030} {9.624} {0.288} {0.328} {} {} {} 
    INST {DATAPATH_I/REGISTER_ADDRESSER/U36} {B1} {^} {ZN} {v} {} {OAI221_X1} {0.032} {0.000} {0.017} {} {0.320} {0.360} {} {1} {(96.46, 12.56) (96.28, 12.89)} 
    NET {} {} {} {} {} {DATAPATH_I/ID_EX_RD_NEXT[2]} {} {0.000} {0.000} {0.017} {1.503} {0.320} {0.360} {} {} {} 
    INST {DATAPATH_I/U48} {A1} {v} {ZN} {v} {} {AND2_X1} {0.031} {0.000} {0.006} {} {0.351} {0.391} {} {1} {(88.86, 12.56) (88.31, 12.23)} 
    NET {} {} {} {} {} {DATAPATH_I/N111} {} {0.000} {0.000} {0.006} {1.240} {0.351} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.040} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.040} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 5
PATH 6
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RD_reg[0]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RD_reg[0]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {DATAPATH_I/IF_ID_IR_reg[31]} {Q} {DFF_X1} {v} {leading} {CK} {CK(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.351}
    {=} {Slack Time} {0.041}
  END_SLK_CLC
  SLK 0.041
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {0.041} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {0.041} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DATAPATH_I/IF_ID_IR_reg[31]} {CK} {^} {Q} {v} {} {DFF_X1} {0.085} {0.000} {0.009} {} {0.085} {0.125} {} {5} {(116.43, 6.97) (114.89, 6.70)} 
    NET {} {} {} {} {} {DATAPATH_I/IF_ID_IR[31]} {} {0.000} {0.000} {0.009} {4.979} {0.085} {0.125} {} {} {} 
    INST {DATAPATH_I/REGISTER_ADDRESSER/U6} {A2} {v} {ZN} {v} {} {OR2_X1} {0.052} {0.000} {0.010} {} {0.137} {0.177} {} {2} {(106.91, 9.77) (106.55, 9.39)} 
    NET {} {} {} {} {} {DATAPATH_I/REGISTER_ADDRESSER/net39315} {} {0.000} {0.000} {0.010} {2.805} {0.137} {0.177} {} {} {} 
    INST {DATAPATH_I/REGISTER_ADDRESSER/U33} {A1} {v} {ZN} {^} {} {NOR2_X1} {0.036} {0.000} {0.026} {} {0.172} {0.213} {} {3} {(103.92, 11.52) (104.06, 11.89)} 
    NET {} {} {} {} {} {DATAPATH_I/REGISTER_ADDRESSER/net40157} {} {0.000} {0.000} {0.026} {4.407} {0.172} {0.213} {} {} {} 
    INST {DATAPATH_I/REGISTER_ADDRESSER/U15} {A1} {^} {ZN} {v} {} {NAND4_X1} {0.061} {0.000} {0.043} {} {0.234} {0.274} {} {6} {(102.98, 9.77) (102.45, 10.08)} 
    NET {} {} {} {} {} {DATAPATH_I/REGISTER_ADDRESSER/n24} {} {0.000} {0.000} {0.043} {10.209} {0.234} {0.274} {} {} {} 
    INST {DATAPATH_I/REGISTER_ADDRESSER/U46} {A2} {v} {ZN} {^} {} {NAND3_X1} {0.054} {0.000} {0.030} {} {0.288} {0.329} {} {5} {(102.09, 11.52) (102.08, 11.24)} 
    NET {} {} {} {} {} {DATAPATH_I/REGISTER_ADDRESSER/n23} {} {0.000} {0.000} {0.030} {9.624} {0.288} {0.329} {} {} {} 
    INST {DATAPATH_I/REGISTER_ADDRESSER/U72} {B1} {^} {ZN} {v} {} {OAI221_X1} {0.031} {0.000} {0.016} {} {0.319} {0.360} {} {1} {(92.40, 11.52) (92.58, 11.19)} 
    NET {} {} {} {} {} {DATAPATH_I/ID_EX_RD_NEXT[0]} {} {0.000} {0.000} {0.016} {1.343} {0.319} {0.360} {} {} {} 
    INST {DATAPATH_I/U46} {A1} {v} {ZN} {v} {} {AND2_X1} {0.031} {0.000} {0.006} {} {0.351} {0.391} {} {1} {(88.29, 9.77) (87.74, 9.43)} 
    NET {} {} {} {} {} {DATAPATH_I/N109} {} {0.000} {0.000} {0.006} {1.341} {0.351} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.041} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.041} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 6
PATH 7
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RD_reg[4]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RD_reg[4]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {DATAPATH_I/IF_ID_IR_reg[31]} {Q} {DFF_X1} {v} {leading} {CK} {CK(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.351}
    {=} {Slack Time} {0.041}
  END_SLK_CLC
  SLK 0.041
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {0.041} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {0.041} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DATAPATH_I/IF_ID_IR_reg[31]} {CK} {^} {Q} {v} {} {DFF_X1} {0.085} {0.000} {0.009} {} {0.085} {0.125} {} {5} {(116.43, 6.97) (114.89, 6.70)} 
    NET {} {} {} {} {} {DATAPATH_I/IF_ID_IR[31]} {} {0.000} {0.000} {0.009} {4.979} {0.085} {0.125} {} {} {} 
    INST {DATAPATH_I/REGISTER_ADDRESSER/U6} {A2} {v} {ZN} {v} {} {OR2_X1} {0.052} {0.000} {0.010} {} {0.137} {0.177} {} {2} {(106.91, 9.77) (106.55, 9.39)} 
    NET {} {} {} {} {} {DATAPATH_I/REGISTER_ADDRESSER/net39315} {} {0.000} {0.000} {0.010} {2.805} {0.137} {0.177} {} {} {} 
    INST {DATAPATH_I/REGISTER_ADDRESSER/U33} {A1} {v} {ZN} {^} {} {NOR2_X1} {0.036} {0.000} {0.026} {} {0.172} {0.213} {} {3} {(103.92, 11.52) (104.06, 11.89)} 
    NET {} {} {} {} {} {DATAPATH_I/REGISTER_ADDRESSER/net40157} {} {0.000} {0.000} {0.026} {4.407} {0.172} {0.213} {} {} {} 
    INST {DATAPATH_I/REGISTER_ADDRESSER/U15} {A1} {^} {ZN} {v} {} {NAND4_X1} {0.061} {0.000} {0.043} {} {0.234} {0.274} {} {6} {(102.98, 9.77) (102.45, 10.08)} 
    NET {} {} {} {} {} {DATAPATH_I/REGISTER_ADDRESSER/n24} {} {0.000} {0.000} {0.043} {10.209} {0.234} {0.274} {} {} {} 
    INST {DATAPATH_I/REGISTER_ADDRESSER/U46} {A2} {v} {ZN} {^} {} {NAND3_X1} {0.054} {0.000} {0.030} {} {0.288} {0.329} {} {5} {(102.09, 11.52) (102.08, 11.24)} 
    NET {} {} {} {} {} {DATAPATH_I/REGISTER_ADDRESSER/n23} {} {0.000} {0.000} {0.030} {9.624} {0.288} {0.329} {} {} {} 
    INST {DATAPATH_I/REGISTER_ADDRESSER/U70} {B1} {^} {ZN} {v} {} {OAI221_X1} {0.031} {0.000} {0.016} {} {0.319} {0.360} {} {1} {(95.25, 11.52) (95.42, 11.19)} 
    NET {} {} {} {} {} {DATAPATH_I/ID_EX_RD_NEXT[4]} {} {0.000} {0.000} {0.016} {1.354} {0.319} {0.360} {} {} {} 
    INST {DATAPATH_I/U450} {A1} {v} {ZN} {v} {} {AND2_X1} {0.031} {0.000} {0.006} {} {0.351} {0.391} {} {1} {(89.43, 11.52) (88.88, 11.85)} 
    NET {} {} {} {} {} {DATAPATH_I/N113} {} {0.000} {0.000} {0.006} {1.320} {0.351} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.041} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.041} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 7
PATH 8
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RS2_reg[3]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RS2_reg[3]} {D} {DFF_X2} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {DATAPATH_I/IF_ID_IR_reg[27]} {Q} {DFF_X1} {^} {leading} {CK} {CK(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.030}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.400}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.357}
    {=} {Slack Time} {0.043}
  END_SLK_CLC
  SLK 0.043
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {0.043} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {0.043} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DATAPATH_I/IF_ID_IR_reg[27]} {CK} {^} {Q} {^} {} {DFF_X1} {0.106} {0.000} {0.027} {} {0.106} {0.149} {} {9} {(115.86, 5.91) (114.32, 6.18)} 
    NET {} {} {} {} {} {DATAPATH_I/IF_ID_IR[27]} {} {0.001} {0.000} {0.027} {11.131} {0.106} {0.149} {} {} {} 
    INST {DATAPATH_I/REGISTER_ADDRESSER/U49} {B} {^} {ZN} {^} {} {XNOR2_X1} {0.048} {0.000} {0.028} {} {0.154} {0.197} {} {2} {(104.47, 5.60) (104.75, 5.46)} 
    NET {} {} {} {} {} {DATAPATH_I/REGISTER_ADDRESSER/net40098} {} {0.000} {0.000} {0.028} {3.758} {0.154} {0.197} {} {} {} 
    INST {DATAPATH_I/REGISTER_ADDRESSER/U38} {S} {^} {Z} {v} {} {MUX2_X1} {0.062} {0.000} {0.010} {} {0.216} {0.259} {} {1} {(105.20, 8.71) (104.08, 9.05)} 
    NET {} {} {} {} {} {DATAPATH_I/REGISTER_ADDRESSER/n8} {} {0.000} {0.000} {0.010} {1.853} {0.216} {0.259} {} {} {} 
    INST {DATAPATH_I/REGISTER_ADDRESSER/U3} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.020} {0.000} {0.011} {} {0.236} {0.279} {} {2} {(100.76, 8.71) (100.95, 8.88)} 
    NET {} {} {} {} {} {DATAPATH_I/REGISTER_ADDRESSER/n1} {} {0.000} {0.000} {0.011} {2.823} {0.236} {0.279} {} {} {} 
    INST {DATAPATH_I/REGISTER_ADDRESSER/U21} {A1} {^} {ZN} {^} {} {AND2_X1} {0.033} {0.000} {0.010} {} {0.269} {0.312} {} {2} {(99.88, 8.71) (99.33, 9.05)} 
    NET {} {} {} {} {} {DATAPATH_I/REGISTER_ADDRESSER/net39726} {} {0.000} {0.000} {0.010} {2.503} {0.269} {0.312} {} {} {} 
    INST {DATAPATH_I/REGISTER_ADDRESSER/U17} {A1} {^} {ZN} {^} {} {AND2_X1} {0.051} {0.000} {0.027} {} {0.320} {0.363} {} {4} {(98.17, 15.37) (97.62, 15.03)} 
    NET {} {} {} {} {} {DATAPATH_I/ID_EX_RS2_NEXT[3]} {} {0.001} {0.000} {0.027} {11.199} {0.321} {0.364} {} {} {} 
    INST {DATAPATH_I/U6} {A1} {^} {ZN} {^} {} {AND2_X1} {0.035} {0.000} {0.008} {} {0.357} {0.400} {} {1} {(71.57, 19.91) (71.02, 20.25)} 
    NET {} {} {} {} {} {DATAPATH_I/N107} {} {0.000} {0.000} {0.008} {1.283} {0.357} {0.400} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.043} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.043} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 8
PATH 9
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RS2_reg[2]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RS2_reg[2]} {D} {DFF_X2} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {DATAPATH_I/IF_ID_IR_reg[27]} {Q} {DFF_X1} {^} {leading} {CK} {CK(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.030}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.400}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.350}
    {=} {Slack Time} {0.050}
  END_SLK_CLC
  SLK 0.050
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {0.050} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {0.050} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DATAPATH_I/IF_ID_IR_reg[27]} {CK} {^} {Q} {^} {} {DFF_X1} {0.106} {0.000} {0.027} {} {0.106} {0.155} {} {9} {(115.86, 5.91) (114.32, 6.18)} 
    NET {} {} {} {} {} {DATAPATH_I/IF_ID_IR[27]} {} {0.001} {0.000} {0.027} {11.131} {0.106} {0.156} {} {} {} 
    INST {DATAPATH_I/REGISTER_ADDRESSER/U49} {B} {^} {ZN} {^} {} {XNOR2_X1} {0.048} {0.000} {0.028} {} {0.154} {0.204} {} {2} {(104.47, 5.60) (104.75, 5.46)} 
    NET {} {} {} {} {} {DATAPATH_I/REGISTER_ADDRESSER/net40098} {} {0.000} {0.000} {0.028} {3.758} {0.154} {0.204} {} {} {} 
    INST {DATAPATH_I/REGISTER_ADDRESSER/U38} {S} {^} {Z} {v} {} {MUX2_X1} {0.062} {0.000} {0.010} {} {0.216} {0.266} {} {1} {(105.20, 8.71) (104.08, 9.05)} 
    NET {} {} {} {} {} {DATAPATH_I/REGISTER_ADDRESSER/n8} {} {0.000} {0.000} {0.010} {1.853} {0.216} {0.266} {} {} {} 
    INST {DATAPATH_I/REGISTER_ADDRESSER/U3} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.020} {0.000} {0.011} {} {0.236} {0.285} {} {2} {(100.76, 8.71) (100.95, 8.88)} 
    NET {} {} {} {} {} {DATAPATH_I/REGISTER_ADDRESSER/n1} {} {0.000} {0.000} {0.011} {2.823} {0.236} {0.286} {} {} {} 
    INST {DATAPATH_I/REGISTER_ADDRESSER/U21} {A1} {^} {ZN} {^} {} {AND2_X1} {0.033} {0.000} {0.010} {} {0.269} {0.319} {} {2} {(99.88, 8.71) (99.33, 9.05)} 
    NET {} {} {} {} {} {DATAPATH_I/REGISTER_ADDRESSER/net39726} {} {0.000} {0.000} {0.010} {2.503} {0.269} {0.319} {} {} {} 
    INST {DATAPATH_I/REGISTER_ADDRESSER/U22} {A1} {^} {ZN} {^} {} {AND2_X1} {0.046} {0.000} {0.023} {} {0.315} {0.365} {} {4} {(98.36, 11.52) (97.81, 11.85)} 
    NET {} {} {} {} {} {DATAPATH_I/ID_EX_RS2_NEXT[2]} {} {0.001} {0.000} {0.023} {8.846} {0.316} {0.366} {} {} {} 
    INST {DATAPATH_I/U8} {A1} {^} {ZN} {^} {} {AND2_X1} {0.034} {0.000} {0.008} {} {0.350} {0.400} {} {1} {(75.68, 9.77) (76.23, 9.43)} 
    NET {} {} {} {} {} {DATAPATH_I/N106} {} {0.000} {0.000} {0.008} {1.259} {0.350} {0.400} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.050} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.050} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 9
PATH 10
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RS2_reg[4]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RS2_reg[4]} {D} {DFF_X2} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {DATAPATH_I/IF_ID_IR_reg[27]} {Q} {DFF_X1} {^} {leading} {CK} {CK(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.030}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.400}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.348}
    {=} {Slack Time} {0.052}
  END_SLK_CLC
  SLK 0.052
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {0.052} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {0.052} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DATAPATH_I/IF_ID_IR_reg[27]} {CK} {^} {Q} {^} {} {DFF_X1} {0.106} {0.000} {0.027} {} {0.106} {0.157} {} {9} {(115.86, 5.91) (114.32, 6.18)} 
    NET {} {} {} {} {} {DATAPATH_I/IF_ID_IR[27]} {} {0.001} {0.000} {0.027} {11.131} {0.106} {0.158} {} {} {} 
    INST {DATAPATH_I/REGISTER_ADDRESSER/U49} {B} {^} {ZN} {^} {} {XNOR2_X1} {0.048} {0.000} {0.028} {} {0.154} {0.206} {} {2} {(104.47, 5.60) (104.75, 5.46)} 
    NET {} {} {} {} {} {DATAPATH_I/REGISTER_ADDRESSER/net40098} {} {0.000} {0.000} {0.028} {3.758} {0.154} {0.206} {} {} {} 
    INST {DATAPATH_I/REGISTER_ADDRESSER/U38} {S} {^} {Z} {v} {} {MUX2_X1} {0.062} {0.000} {0.010} {} {0.216} {0.268} {} {1} {(105.20, 8.71) (104.08, 9.05)} 
    NET {} {} {} {} {} {DATAPATH_I/REGISTER_ADDRESSER/n8} {} {0.000} {0.000} {0.010} {1.853} {0.216} {0.268} {} {} {} 
    INST {DATAPATH_I/REGISTER_ADDRESSER/U3} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.020} {0.000} {0.011} {} {0.236} {0.287} {} {2} {(100.76, 8.71) (100.95, 8.88)} 
    NET {} {} {} {} {} {DATAPATH_I/REGISTER_ADDRESSER/n1} {} {0.000} {0.000} {0.011} {2.823} {0.236} {0.288} {} {} {} 
    INST {DATAPATH_I/REGISTER_ADDRESSER/U31} {A1} {^} {ZN} {v} {} {NAND2_X1} {0.024} {0.000} {0.015} {} {0.259} {0.311} {} {3} {(99.17, 9.77) (99.31, 9.60)} 
    NET {} {} {} {} {} {DATAPATH_I/REGISTER_ADDRESSER/n16} {} {0.000} {0.000} {0.015} {6.681} {0.260} {0.311} {} {} {} 
    INST {DATAPATH_I/REGISTER_ADDRESSER/U75} {A1} {v} {ZN} {^} {} {NOR2_X2} {0.049} {0.000} {0.037} {} {0.308} {0.360} {} {5} {(90.19, 12.46) (90.57, 12.30)} 
    NET {} {} {} {} {} {DATAPATH_I/ID_EX_RS2_NEXT[4]} {} {0.001} {0.000} {0.037} {13.633} {0.310} {0.361} {} {} {} 
    INST {DATAPATH_I/U451} {A1} {^} {ZN} {^} {} {AND2_X1} {0.038} {0.000} {0.009} {} {0.348} {0.400} {} {1} {(72.45, 19.91) (73.00, 20.25)} 
    NET {} {} {} {} {} {DATAPATH_I/N108} {} {0.000} {0.000} {0.009} {1.328} {0.348} {0.400} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.052} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.052} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 10
PATH 11
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RS1_reg[4]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RS1_reg[4]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {DATAPATH_I/IF_ID_IR_reg[31]} {Q} {DFF_X1} {v} {leading} {CK} {CK(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.320}
    {=} {Slack Time} {0.071}
  END_SLK_CLC
  SLK 0.071
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {0.071} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {0.071} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DATAPATH_I/IF_ID_IR_reg[31]} {CK} {^} {Q} {v} {} {DFF_X1} {0.085} {0.000} {0.009} {} {0.085} {0.156} {} {5} {(116.43, 6.97) (114.89, 6.70)} 
    NET {} {} {} {} {} {DATAPATH_I/IF_ID_IR[31]} {} {0.000} {0.000} {0.009} {4.979} {0.085} {0.156} {} {} {} 
    INST {DATAPATH_I/REGISTER_ADDRESSER/U6} {A2} {v} {ZN} {v} {} {OR2_X1} {0.052} {0.000} {0.010} {} {0.137} {0.208} {} {2} {(106.91, 9.77) (106.55, 9.39)} 
    NET {} {} {} {} {} {DATAPATH_I/REGISTER_ADDRESSER/net39315} {} {0.000} {0.000} {0.010} {2.805} {0.137} {0.208} {} {} {} 
    INST {DATAPATH_I/REGISTER_ADDRESSER/U33} {A1} {v} {ZN} {^} {} {NOR2_X1} {0.036} {0.000} {0.026} {} {0.172} {0.244} {} {3} {(103.92, 11.52) (104.06, 11.89)} 
    NET {} {} {} {} {} {DATAPATH_I/REGISTER_ADDRESSER/net40157} {} {0.000} {0.000} {0.026} {4.407} {0.172} {0.244} {} {} {} 
    INST {DATAPATH_I/REGISTER_ADDRESSER/U8} {A1} {^} {ZN} {^} {} {AND2_X1} {0.042} {0.000} {0.012} {} {0.214} {0.285} {} {2} {(103.87, 14.31) (103.32, 14.65)} 
    NET {} {} {} {} {} {DATAPATH_I/REGISTER_ADDRESSER/net39746} {} {0.000} {0.000} {0.012} {3.666} {0.214} {0.286} {} {} {} 
    INST {DATAPATH_I/REGISTER_ADDRESSER/U10} {A1} {^} {ZN} {v} {} {NAND2_X1} {0.025} {0.000} {0.016} {} {0.239} {0.310} {} {5} {(100.50, 14.31) (100.64, 14.48)} 
    NET {} {} {} {} {} {DATAPATH_I/REGISTER_ADDRESSER/n3} {} {0.000} {0.000} {0.016} {7.084} {0.239} {0.310} {} {} {} 
    INST {DATAPATH_I/REGISTER_ADDRESSER/U63} {A2} {v} {ZN} {v} {} {AND2_X1} {0.050} {0.000} {0.016} {} {0.288} {0.360} {} {5} {(86.58, 20.96) (86.22, 20.63)} 
    NET {} {} {} {} {} {DATAPATH_I/ID_EX_RS1_NEXT[4]} {} {0.000} {0.000} {0.017} {12.655} {0.289} {0.360} {} {} {} 
    INST {DATAPATH_I/U42} {A1} {v} {ZN} {v} {} {AND2_X1} {0.031} {0.000} {0.006} {} {0.320} {0.391} {} {1} {(78.22, 20.96) (77.67, 20.63)} 
    NET {} {} {} {} {} {DATAPATH_I/N103} {} {0.000} {0.000} {0.006} {1.166} {0.320} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.071} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.071} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 11
PATH 12
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RS1_reg[0]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RS1_reg[0]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {DATAPATH_I/IF_ID_IR_reg[31]} {Q} {DFF_X1} {v} {leading} {CK} {CK(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.317}
    {=} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {0.075} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {0.075} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DATAPATH_I/IF_ID_IR_reg[31]} {CK} {^} {Q} {v} {} {DFF_X1} {0.085} {0.000} {0.009} {} {0.085} {0.160} {} {5} {(116.43, 6.97) (114.89, 6.70)} 
    NET {} {} {} {} {} {DATAPATH_I/IF_ID_IR[31]} {} {0.000} {0.000} {0.009} {4.979} {0.085} {0.160} {} {} {} 
    INST {DATAPATH_I/REGISTER_ADDRESSER/U6} {A2} {v} {ZN} {v} {} {OR2_X1} {0.052} {0.000} {0.010} {} {0.137} {0.212} {} {2} {(106.91, 9.77) (106.55, 9.39)} 
    NET {} {} {} {} {} {DATAPATH_I/REGISTER_ADDRESSER/net39315} {} {0.000} {0.000} {0.010} {2.805} {0.137} {0.212} {} {} {} 
    INST {DATAPATH_I/REGISTER_ADDRESSER/U33} {A1} {v} {ZN} {^} {} {NOR2_X1} {0.036} {0.000} {0.026} {} {0.172} {0.247} {} {3} {(103.92, 11.52) (104.06, 11.89)} 
    NET {} {} {} {} {} {DATAPATH_I/REGISTER_ADDRESSER/net40157} {} {0.000} {0.000} {0.026} {4.407} {0.172} {0.247} {} {} {} 
    INST {DATAPATH_I/REGISTER_ADDRESSER/U8} {A1} {^} {ZN} {^} {} {AND2_X1} {0.042} {0.000} {0.012} {} {0.214} {0.289} {} {2} {(103.87, 14.31) (103.32, 14.65)} 
    NET {} {} {} {} {} {DATAPATH_I/REGISTER_ADDRESSER/net39746} {} {0.000} {0.000} {0.012} {3.666} {0.214} {0.289} {} {} {} 
    INST {DATAPATH_I/REGISTER_ADDRESSER/U10} {A1} {^} {ZN} {v} {} {NAND2_X1} {0.025} {0.000} {0.016} {} {0.239} {0.314} {} {5} {(100.50, 14.31) (100.64, 14.48)} 
    NET {} {} {} {} {} {DATAPATH_I/REGISTER_ADDRESSER/n3} {} {0.000} {0.000} {0.016} {7.084} {0.239} {0.314} {} {} {} 
    INST {DATAPATH_I/REGISTER_ADDRESSER/U11} {A2} {v} {ZN} {v} {} {AND2_X1} {0.045} {0.000} {0.013} {} {0.284} {0.359} {} {6} {(78.98, 17.12) (78.62, 17.45)} 
    NET {} {} {} {} {} {DATAPATH_I/ID_EX_RS1_NEXT[0]} {} {0.000} {0.000} {0.013} {9.035} {0.285} {0.360} {} {} {} 
    INST {DATAPATH_I/U41} {A2} {v} {ZN} {v} {} {AND2_X1} {0.032} {0.000} {0.006} {} {0.317} {0.391} {} {1} {(67.13, 9.77) (67.49, 9.43)} 
    NET {} {} {} {} {} {DATAPATH_I/N99} {} {0.000} {0.000} {0.006} {1.299} {0.317} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.075} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 12
PATH 13
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RS1_reg[3]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RS1_reg[3]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {DATAPATH_I/IF_ID_IR_reg[31]} {Q} {DFF_X1} {v} {leading} {CK} {CK(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.314}
    {=} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {0.077} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DATAPATH_I/IF_ID_IR_reg[31]} {CK} {^} {Q} {v} {} {DFF_X1} {0.085} {0.000} {0.009} {} {0.085} {0.161} {} {5} {(116.43, 6.97) (114.89, 6.70)} 
    NET {} {} {} {} {} {DATAPATH_I/IF_ID_IR[31]} {} {0.000} {0.000} {0.009} {4.979} {0.085} {0.162} {} {} {} 
    INST {DATAPATH_I/REGISTER_ADDRESSER/U6} {A2} {v} {ZN} {v} {} {OR2_X1} {0.052} {0.000} {0.010} {} {0.137} {0.213} {} {2} {(106.91, 9.77) (106.55, 9.39)} 
    NET {} {} {} {} {} {DATAPATH_I/REGISTER_ADDRESSER/net39315} {} {0.000} {0.000} {0.010} {2.805} {0.137} {0.214} {} {} {} 
    INST {DATAPATH_I/REGISTER_ADDRESSER/U33} {A1} {v} {ZN} {^} {} {NOR2_X1} {0.036} {0.000} {0.026} {} {0.172} {0.249} {} {3} {(103.92, 11.52) (104.06, 11.89)} 
    NET {} {} {} {} {} {DATAPATH_I/REGISTER_ADDRESSER/net40157} {} {0.000} {0.000} {0.026} {4.407} {0.172} {0.249} {} {} {} 
    INST {DATAPATH_I/REGISTER_ADDRESSER/U8} {A1} {^} {ZN} {^} {} {AND2_X1} {0.042} {0.000} {0.012} {} {0.214} {0.291} {} {2} {(103.87, 14.31) (103.32, 14.65)} 
    NET {} {} {} {} {} {DATAPATH_I/REGISTER_ADDRESSER/net39746} {} {0.000} {0.000} {0.012} {3.666} {0.214} {0.291} {} {} {} 
    INST {DATAPATH_I/REGISTER_ADDRESSER/U10} {A1} {^} {ZN} {v} {} {NAND2_X1} {0.025} {0.000} {0.016} {} {0.239} {0.316} {} {5} {(100.50, 14.31) (100.64, 14.48)} 
    NET {} {} {} {} {} {DATAPATH_I/REGISTER_ADDRESSER/n3} {} {0.000} {0.000} {0.016} {7.084} {0.239} {0.316} {} {} {} 
    INST {DATAPATH_I/REGISTER_ADDRESSER/U66} {A2} {v} {ZN} {v} {} {AND2_X1} {0.046} {0.000} {0.013} {} {0.285} {0.362} {} {4} {(79.74, 20.96) (79.38, 20.63)} 
    NET {} {} {} {} {} {DATAPATH_I/ID_EX_RS1_NEXT[3]} {} {0.000} {0.000} {0.013} {9.334} {0.285} {0.362} {} {} {} 
    INST {DATAPATH_I/U45} {A1} {v} {ZN} {v} {} {AND2_X1} {0.029} {0.000} {0.007} {} {0.314} {0.391} {} {1} {(73.59, 22.71) (74.14, 23.05)} 
    NET {} {} {} {} {} {DATAPATH_I/N102} {} {0.000} {0.000} {0.007} {1.227} {0.314} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.077} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 13
PATH 14
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RS1_reg[1]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RS1_reg[1]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {DATAPATH_I/IF_ID_IR_reg[31]} {Q} {DFF_X1} {v} {leading} {CK} {CK(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.310}
    {=} {Slack Time} {0.081}
  END_SLK_CLC
  SLK 0.081
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {0.081} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {0.081} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DATAPATH_I/IF_ID_IR_reg[31]} {CK} {^} {Q} {v} {} {DFF_X1} {0.085} {0.000} {0.009} {} {0.085} {0.166} {} {5} {(116.43, 6.97) (114.89, 6.70)} 
    NET {} {} {} {} {} {DATAPATH_I/IF_ID_IR[31]} {} {0.000} {0.000} {0.009} {4.979} {0.085} {0.166} {} {} {} 
    INST {DATAPATH_I/REGISTER_ADDRESSER/U6} {A2} {v} {ZN} {v} {} {OR2_X1} {0.052} {0.000} {0.010} {} {0.137} {0.218} {} {2} {(106.91, 9.77) (106.55, 9.39)} 
    NET {} {} {} {} {} {DATAPATH_I/REGISTER_ADDRESSER/net39315} {} {0.000} {0.000} {0.010} {2.805} {0.137} {0.218} {} {} {} 
    INST {DATAPATH_I/REGISTER_ADDRESSER/U33} {A1} {v} {ZN} {^} {} {NOR2_X1} {0.036} {0.000} {0.026} {} {0.172} {0.254} {} {3} {(103.92, 11.52) (104.06, 11.89)} 
    NET {} {} {} {} {} {DATAPATH_I/REGISTER_ADDRESSER/net40157} {} {0.000} {0.000} {0.026} {4.407} {0.172} {0.254} {} {} {} 
    INST {DATAPATH_I/REGISTER_ADDRESSER/U8} {A1} {^} {ZN} {^} {} {AND2_X1} {0.042} {0.000} {0.012} {} {0.214} {0.295} {} {2} {(103.87, 14.31) (103.32, 14.65)} 
    NET {} {} {} {} {} {DATAPATH_I/REGISTER_ADDRESSER/net39746} {} {0.000} {0.000} {0.012} {3.666} {0.214} {0.296} {} {} {} 
    INST {DATAPATH_I/REGISTER_ADDRESSER/U10} {A1} {^} {ZN} {v} {} {NAND2_X1} {0.025} {0.000} {0.016} {} {0.239} {0.320} {} {5} {(100.50, 14.31) (100.64, 14.48)} 
    NET {} {} {} {} {} {DATAPATH_I/REGISTER_ADDRESSER/n3} {} {0.000} {0.000} {0.016} {7.084} {0.239} {0.320} {} {} {} 
    INST {DATAPATH_I/REGISTER_ADDRESSER/U65} {A2} {v} {ZN} {v} {} {AND2_X1} {0.043} {0.000} {0.011} {} {0.282} {0.363} {} {4} {(80.31, 17.12) (79.95, 17.45)} 
    NET {} {} {} {} {} {DATAPATH_I/ID_EX_RS1_NEXT[1]} {} {0.000} {0.000} {0.011} {7.068} {0.282} {0.363} {} {} {} 
    INST {DATAPATH_I/U44} {A1} {v} {ZN} {v} {} {AND2_X1} {0.028} {0.000} {0.006} {} {0.310} {0.391} {} {1} {(73.85, 11.52) (73.30, 11.85)} 
    NET {} {} {} {} {} {DATAPATH_I/N100} {} {0.000} {0.000} {0.006} {1.188} {0.310} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.081} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.081} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 14
PATH 15
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RS1_reg[2]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RS1_reg[2]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {DATAPATH_I/IF_ID_IR_reg[31]} {Q} {DFF_X1} {v} {leading} {CK} {CK(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.310}
    {=} {Slack Time} {0.082}
  END_SLK_CLC
  SLK 0.082
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {0.082} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {0.082} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DATAPATH_I/IF_ID_IR_reg[31]} {CK} {^} {Q} {v} {} {DFF_X1} {0.085} {0.000} {0.009} {} {0.085} {0.166} {} {5} {(116.43, 6.97) (114.89, 6.70)} 
    NET {} {} {} {} {} {DATAPATH_I/IF_ID_IR[31]} {} {0.000} {0.000} {0.009} {4.979} {0.085} {0.166} {} {} {} 
    INST {DATAPATH_I/REGISTER_ADDRESSER/U6} {A2} {v} {ZN} {v} {} {OR2_X1} {0.052} {0.000} {0.010} {} {0.137} {0.218} {} {2} {(106.91, 9.77) (106.55, 9.39)} 
    NET {} {} {} {} {} {DATAPATH_I/REGISTER_ADDRESSER/net39315} {} {0.000} {0.000} {0.010} {2.805} {0.137} {0.218} {} {} {} 
    INST {DATAPATH_I/REGISTER_ADDRESSER/U33} {A1} {v} {ZN} {^} {} {NOR2_X1} {0.036} {0.000} {0.026} {} {0.172} {0.254} {} {3} {(103.92, 11.52) (104.06, 11.89)} 
    NET {} {} {} {} {} {DATAPATH_I/REGISTER_ADDRESSER/net40157} {} {0.000} {0.000} {0.026} {4.407} {0.172} {0.254} {} {} {} 
    INST {DATAPATH_I/REGISTER_ADDRESSER/U8} {A1} {^} {ZN} {^} {} {AND2_X1} {0.042} {0.000} {0.012} {} {0.214} {0.296} {} {2} {(103.87, 14.31) (103.32, 14.65)} 
    NET {} {} {} {} {} {DATAPATH_I/REGISTER_ADDRESSER/net39746} {} {0.000} {0.000} {0.012} {3.666} {0.214} {0.296} {} {} {} 
    INST {DATAPATH_I/REGISTER_ADDRESSER/U10} {A1} {^} {ZN} {v} {} {NAND2_X1} {0.025} {0.000} {0.016} {} {0.239} {0.320} {} {5} {(100.50, 14.31) (100.64, 14.48)} 
    NET {} {} {} {} {} {DATAPATH_I/REGISTER_ADDRESSER/n3} {} {0.000} {0.000} {0.016} {7.084} {0.239} {0.321} {} {} {} 
    INST {DATAPATH_I/REGISTER_ADDRESSER/U64} {A2} {v} {ZN} {v} {} {AND2_X1} {0.042} {0.000} {0.011} {} {0.281} {0.363} {} {4} {(79.74, 18.16) (79.38, 17.83)} 
    NET {} {} {} {} {} {DATAPATH_I/ID_EX_RS1_NEXT[2]} {} {0.000} {0.000} {0.011} {7.001} {0.282} {0.363} {} {} {} 
    INST {DATAPATH_I/U43} {A1} {v} {ZN} {v} {} {AND2_X1} {0.028} {0.000} {0.006} {} {0.310} {0.391} {} {1} {(66.94, 12.56) (67.49, 12.23)} 
    NET {} {} {} {} {} {DATAPATH_I/N101} {} {0.000} {0.000} {0.006} {1.255} {0.310} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.082} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.082} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 15
PATH 16
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_ALU_OUTPUT_reg[30]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_ALU_OUTPUT_reg[30]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.040}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.390}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.307}
    {=} {Slack Time} {0.084}
  END_SLK_CLC
  SLK 0.084
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.084} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.088} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.178} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.106} {0.190} {} {} {} 
    INST {DATAPATH_I/FE_OFC11_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.126} {0.000} {0.077} {} {0.232} {0.316} {} {71} {(111.40, 57.37) (111.77, 57.02)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN11_RST} {} {0.014} {0.000} {0.078} {93.267} {0.246} {0.330} {} {} {} 
    INST {DATAPATH_I/U247} {A2} {v} {ZN} {v} {} {AND2_X1} {0.060} {0.000} {0.009} {} {0.306} {0.390} {} {1} {(134.84, 40.56) (134.48, 40.23)} 
    NET {} {} {} {} {} {DATAPATH_I/N305} {} {0.000} {0.000} {0.009} {1.993} {0.307} {0.390} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.084} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.084} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 16
PATH 17
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_ALU_OUTPUT_reg[31]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_ALU_OUTPUT_reg[31]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.040}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.390}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.306}
    {=} {Slack Time} {0.084}
  END_SLK_CLC
  SLK 0.084
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.084} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.088} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.179} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.106} {0.190} {} {} {} 
    INST {DATAPATH_I/FE_OFC11_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.126} {0.000} {0.077} {} {0.232} {0.316} {} {71} {(111.40, 57.37) (111.77, 57.02)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN11_RST} {} {0.014} {0.000} {0.078} {93.267} {0.246} {0.331} {} {} {} 
    INST {DATAPATH_I/U246} {A2} {v} {ZN} {v} {} {AND2_X1} {0.059} {0.000} {0.009} {} {0.306} {0.390} {} {1} {(133.89, 39.52) (133.53, 39.85)} 
    NET {} {} {} {} {} {DATAPATH_I/N306} {} {0.000} {0.000} {0.009} {1.757} {0.306} {0.390} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.084} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.084} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 17
PATH 18
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_NPC_reg[21]} {CK}
  ENDPT {DATAPATH_I/ID_EX_NPC_reg[21]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.040}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.390}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.305}
    {=} {Slack Time} {0.085}
  END_SLK_CLC
  SLK 0.085
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.085} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.089} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.180} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.106} {0.191} {} {} {} 
    INST {DATAPATH_I/FE_OFC11_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.126} {0.000} {0.077} {} {0.232} {0.317} {} {71} {(111.40, 57.37) (111.77, 57.02)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN11_RST} {} {0.014} {0.000} {0.078} {93.267} {0.246} {0.331} {} {} {} 
    INST {DATAPATH_I/U194} {A2} {v} {ZN} {v} {} {AND2_X1} {0.059} {0.000} {0.009} {} {0.305} {0.390} {} {1} {(127.93, 51.77) (128.29, 51.43)} 
    NET {} {} {} {} {} {DATAPATH_I/N87} {} {0.000} {0.000} {0.009} {1.733} {0.305} {0.390} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.085} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.085} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 18
PATH 19
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_NPC_reg[28]} {CK}
  ENDPT {DATAPATH_I/ID_EX_NPC_reg[28]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.040}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.390}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.305}
    {=} {Slack Time} {0.085}
  END_SLK_CLC
  SLK 0.085
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.085} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.089} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.180} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.106} {0.191} {} {} {} 
    INST {DATAPATH_I/FE_OFC11_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.126} {0.000} {0.077} {} {0.232} {0.317} {} {71} {(111.40, 57.37) (111.77, 57.02)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN11_RST} {} {0.014} {0.000} {0.078} {93.267} {0.246} {0.331} {} {} {} 
    INST {DATAPATH_I/U180} {A2} {v} {ZN} {v} {} {AND2_X1} {0.059} {0.000} {0.009} {} {0.305} {0.390} {} {1} {(124.77, 53.52) (124.41, 53.85)} 
    NET {} {} {} {} {} {DATAPATH_I/N94} {} {0.000} {0.000} {0.009} {1.629} {0.305} {0.390} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.085} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.085} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 19
PATH 20
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_ALU_OUTPUT_reg[26]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_ALU_OUTPUT_reg[26]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.040}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.390}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.305}
    {=} {Slack Time} {0.085}
  END_SLK_CLC
  SLK 0.085
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.085} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.089} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.180} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.106} {0.191} {} {} {} 
    INST {DATAPATH_I/FE_OFC11_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.126} {0.000} {0.077} {} {0.232} {0.317} {} {71} {(111.40, 57.37) (111.77, 57.02)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN11_RST} {} {0.014} {0.000} {0.078} {93.267} {0.246} {0.331} {} {} {} 
    INST {DATAPATH_I/U251} {A2} {v} {ZN} {v} {} {AND2_X1} {0.059} {0.000} {0.009} {} {0.305} {0.390} {} {1} {(131.80, 43.37) (131.44, 43.03)} 
    NET {} {} {} {} {} {DATAPATH_I/N301} {} {0.000} {0.000} {0.009} {1.689} {0.305} {0.390} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.085} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.085} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 20
PATH 21
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_ALU_OUTPUT_reg[27]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_ALU_OUTPUT_reg[27]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.040}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.390}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.305}
    {=} {Slack Time} {0.085}
  END_SLK_CLC
  SLK 0.085
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.085} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.089} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.180} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.106} {0.192} {} {} {} 
    INST {DATAPATH_I/FE_OFC11_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.126} {0.000} {0.077} {} {0.232} {0.317} {} {71} {(111.40, 57.37) (111.77, 57.02)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN11_RST} {} {0.014} {0.000} {0.078} {93.267} {0.246} {0.332} {} {} {} 
    INST {DATAPATH_I/U250} {A2} {v} {ZN} {v} {} {AND2_X1} {0.059} {0.000} {0.009} {} {0.305} {0.390} {} {1} {(133.51, 43.37) (133.15, 43.03)} 
    NET {} {} {} {} {} {DATAPATH_I/N302} {} {0.000} {0.000} {0.009} {1.505} {0.305} {0.390} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.085} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.085} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 21
PATH 22
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_ALU_OUTPUT_reg[22]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_ALU_OUTPUT_reg[22]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.040}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.390}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.305}
    {=} {Slack Time} {0.086}
  END_SLK_CLC
  SLK 0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.086} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.089} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.180} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.106} {0.192} {} {} {} 
    INST {DATAPATH_I/FE_OFC11_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.126} {0.000} {0.077} {} {0.232} {0.318} {} {71} {(111.40, 57.37) (111.77, 57.02)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN11_RST} {} {0.014} {0.000} {0.078} {93.267} {0.246} {0.332} {} {} {} 
    INST {DATAPATH_I/U255} {A2} {v} {ZN} {v} {} {AND2_X1} {0.058} {0.000} {0.009} {} {0.305} {0.390} {} {1} {(129.14, 57.37) (128.78, 57.03)} 
    NET {} {} {} {} {} {DATAPATH_I/N297} {} {0.000} {0.000} {0.009} {1.393} {0.305} {0.390} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.086} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 22
PATH 23
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_NPC_reg[20]} {CK}
  ENDPT {DATAPATH_I/ID_EX_NPC_reg[20]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.040}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.390}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.305}
    {=} {Slack Time} {0.086}
  END_SLK_CLC
  SLK 0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.086} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.090} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.180} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.106} {0.192} {} {} {} 
    INST {DATAPATH_I/FE_OFC11_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.126} {0.000} {0.077} {} {0.232} {0.318} {} {71} {(111.40, 57.37) (111.77, 57.02)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN11_RST} {} {0.014} {0.000} {0.078} {93.267} {0.246} {0.332} {} {} {} 
    INST {DATAPATH_I/U152} {A2} {v} {ZN} {v} {} {AND2_X1} {0.058} {0.000} {0.009} {} {0.305} {0.390} {} {1} {(124.96, 56.31) (124.60, 56.65)} 
    NET {} {} {} {} {} {DATAPATH_I/N86} {} {0.000} {0.000} {0.009} {1.405} {0.305} {0.390} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.086} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 23
PATH 24
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_ALU_OUTPUT_reg[24]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_ALU_OUTPUT_reg[24]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.040}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.390}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.305}
    {=} {Slack Time} {0.086}
  END_SLK_CLC
  SLK 0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.086} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.090} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.180} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.106} {0.192} {} {} {} 
    INST {DATAPATH_I/FE_OFC11_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.126} {0.000} {0.077} {} {0.232} {0.318} {} {71} {(111.40, 57.37) (111.77, 57.02)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN11_RST} {} {0.014} {0.000} {0.078} {93.267} {0.246} {0.332} {} {} {} 
    INST {DATAPATH_I/U253} {A2} {v} {ZN} {v} {} {AND2_X1} {0.059} {0.000} {0.009} {} {0.305} {0.390} {} {1} {(132.37, 46.16) (132.01, 45.83)} 
    NET {} {} {} {} {} {DATAPATH_I/N299} {} {0.000} {0.000} {0.009} {1.489} {0.305} {0.390} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.086} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 24
PATH 25
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/IF_ID_NPC_reg[29]} {CK}
  ENDPT {DATAPATH_I/IF_ID_NPC_reg[29]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.305}
    {=} {Slack Time} {0.086}
  END_SLK_CLC
  SLK 0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.086} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.090} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.181} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.106} {0.192} {} {} {} 
    INST {DATAPATH_I/FE_OFC11_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.126} {0.000} {0.077} {} {0.232} {0.318} {} {71} {(111.40, 57.37) (111.77, 57.02)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN11_RST} {} {0.014} {0.000} {0.078} {93.267} {0.246} {0.332} {} {} {} 
    INST {DATAPATH_I/U241} {A2} {v} {ZN} {v} {} {AND2_X1} {0.058} {0.000} {0.008} {} {0.305} {0.391} {} {1} {(133.13, 37.77) (132.77, 37.43)} 
    NET {} {} {} {} {} {DATAPATH_I/N31} {} {0.000} {0.000} {0.008} {1.291} {0.305} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.086} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 25
PATH 26
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/IF_ID_NPC_reg[28]} {CK}
  ENDPT {DATAPATH_I/IF_ID_NPC_reg[28]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.040}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.390}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.304}
    {=} {Slack Time} {0.086}
  END_SLK_CLC
  SLK 0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.086} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.090} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.181} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.106} {0.192} {} {} {} 
    INST {DATAPATH_I/FE_OFC11_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.126} {0.000} {0.077} {} {0.232} {0.318} {} {71} {(111.40, 57.37) (111.77, 57.02)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN11_RST} {} {0.014} {0.000} {0.078} {93.267} {0.246} {0.332} {} {} {} 
    INST {DATAPATH_I/U242} {A2} {v} {ZN} {v} {} {AND2_X1} {0.058} {0.000} {0.009} {} {0.304} {0.390} {} {1} {(129.07, 51.77) (129.43, 51.43)} 
    NET {} {} {} {} {} {DATAPATH_I/N30} {} {0.000} {0.000} {0.009} {1.360} {0.304} {0.390} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.086} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 26
PATH 27
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_ALU_OUTPUT_reg[25]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_ALU_OUTPUT_reg[25]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.040}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.390}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.304}
    {=} {Slack Time} {0.086}
  END_SLK_CLC
  SLK 0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.086} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.090} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.181} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.106} {0.192} {} {} {} 
    INST {DATAPATH_I/FE_OFC11_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.126} {0.000} {0.077} {} {0.232} {0.318} {} {71} {(111.40, 57.37) (111.77, 57.02)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN11_RST} {} {0.014} {0.000} {0.078} {93.267} {0.246} {0.332} {} {} {} 
    INST {DATAPATH_I/U252} {A2} {v} {ZN} {v} {} {AND2_X1} {0.059} {0.000} {0.009} {} {0.304} {0.390} {} {1} {(130.78, 45.12) (131.14, 45.45)} 
    NET {} {} {} {} {} {DATAPATH_I/N300} {} {0.000} {0.000} {0.009} {1.462} {0.304} {0.390} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.086} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 27
PATH 28
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_ALU_OUTPUT_reg[29]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_ALU_OUTPUT_reg[29]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.040}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.390}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.304}
    {=} {Slack Time} {0.086}
  END_SLK_CLC
  SLK 0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.086} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.090} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.181} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.106} {0.192} {} {} {} 
    INST {DATAPATH_I/FE_OFC11_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.126} {0.000} {0.077} {} {0.232} {0.318} {} {71} {(111.40, 57.37) (111.77, 57.02)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN11_RST} {} {0.014} {0.000} {0.078} {93.267} {0.246} {0.332} {} {} {} 
    INST {DATAPATH_I/U248} {A2} {v} {ZN} {v} {} {AND2_X1} {0.058} {0.000} {0.009} {} {0.304} {0.390} {} {1} {(132.18, 45.12) (131.82, 45.45)} 
    NET {} {} {} {} {} {DATAPATH_I/N304} {} {0.000} {0.000} {0.009} {1.391} {0.304} {0.390} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.086} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 28
PATH 29
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_ALU_OUTPUT_reg[28]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_ALU_OUTPUT_reg[28]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.304}
    {=} {Slack Time} {0.086}
  END_SLK_CLC
  SLK 0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.086} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.090} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.181} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.106} {0.192} {} {} {} 
    INST {DATAPATH_I/FE_OFC11_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.126} {0.000} {0.077} {} {0.232} {0.318} {} {71} {(111.40, 57.37) (111.77, 57.02)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN11_RST} {} {0.014} {0.000} {0.078} {93.267} {0.246} {0.333} {} {} {} 
    INST {DATAPATH_I/U249} {A2} {v} {ZN} {v} {} {AND2_X1} {0.058} {0.000} {0.008} {} {0.304} {0.391} {} {1} {(128.95, 56.31) (128.59, 56.65)} 
    NET {} {} {} {} {} {DATAPATH_I/N303} {} {0.000} {0.000} {0.008} {1.161} {0.304} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.086} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 29
PATH 30
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/IF_ID_IR_reg[31]} {CK}
  ENDPT {DATAPATH_I/IF_ID_IR_reg[31]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.040}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.390}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.304}
    {=} {Slack Time} {0.086}
  END_SLK_CLC
  SLK 0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.086} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.090} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.181} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.106} {0.193} {} {} {} 
    INST {DATAPATH_I/FE_OFC13_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.124} {0.000} {0.075} {} {0.230} {0.317} {} {73} {(107.60, 32.16) (107.97, 31.82)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN13_RST} {} {0.015} {0.000} {0.076} {91.059} {0.245} {0.331} {} {} {} 
    INST {DATAPATH_I/U227} {A2} {v} {ZN} {v} {} {AND2_X1} {0.059} {0.000} {0.009} {} {0.304} {0.390} {} {1} {(124.96, 6.96) (124.60, 6.63)} 
    NET {} {} {} {} {} {DATAPATH_I/N65} {} {0.000} {0.000} {0.009} {1.717} {0.304} {0.390} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.086} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 30
PATH 31
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/IF_ID_NPC_reg[21]} {CK}
  ENDPT {DATAPATH_I/IF_ID_NPC_reg[21]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.304}
    {=} {Slack Time} {0.087}
  END_SLK_CLC
  SLK 0.087
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.087} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.091} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.181} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.106} {0.193} {} {} {} 
    INST {DATAPATH_I/FE_OFC11_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.126} {0.000} {0.077} {} {0.232} {0.319} {} {71} {(111.40, 57.37) (111.77, 57.02)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN11_RST} {} {0.014} {0.000} {0.078} {93.267} {0.246} {0.333} {} {} {} 
    INST {DATAPATH_I/U279} {A2} {v} {ZN} {v} {} {AND2_X1} {0.058} {0.000} {0.008} {} {0.304} {0.391} {} {1} {(125.53, 50.72) (125.17, 51.05)} 
    NET {} {} {} {} {} {DATAPATH_I/N23} {} {0.000} {0.000} {0.008} {1.159} {0.304} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.087} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.087} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 31
PATH 32
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_IMM_reg[22]} {CK}
  ENDPT {DATAPATH_I/ID_EX_IMM_reg[22]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.040}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.390}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.303}
    {=} {Slack Time} {0.087}
  END_SLK_CLC
  SLK 0.087
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.087} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.091} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.182} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.107} {0.194} {} {} {} 
    INST {DATAPATH_I/FE_OFC14_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.125} {0.000} {0.074} {} {0.232} {0.319} {} {75} {(96.20, 45.12) (96.56, 45.46)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN14_RST} {} {0.012} {0.000} {0.074} {90.310} {0.244} {0.331} {} {} {} 
    INST {DATAPATH_I/U424} {A2} {v} {ZN} {v} {} {AND2_X1} {0.059} {0.000} {0.009} {} {0.303} {0.390} {} {1} {(98.74, 32.16) (98.38, 31.83)} 
    NET {} {} {} {} {} {DATAPATH_I/N200} {} {0.000} {0.000} {0.009} {2.007} {0.303} {0.390} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.087} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.087} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 32
PATH 33
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/IF_ID_IR_reg[26]} {CK}
  ENDPT {DATAPATH_I/IF_ID_IR_reg[26]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.040}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.390}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.303}
    {=} {Slack Time} {0.087}
  END_SLK_CLC
  SLK 0.087
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.087} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.091} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.182} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.106} {0.193} {} {} {} 
    INST {DATAPATH_I/FE_OFC13_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.124} {0.000} {0.075} {} {0.230} {0.317} {} {73} {(107.60, 32.16) (107.97, 31.82)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN13_RST} {} {0.015} {0.000} {0.076} {91.059} {0.245} {0.332} {} {} {} 
    INST {DATAPATH_I/U232} {A2} {v} {ZN} {v} {} {AND2_X1} {0.059} {0.000} {0.009} {} {0.303} {0.390} {} {1} {(119.64, 6.96) (119.28, 6.63)} 
    NET {} {} {} {} {} {DATAPATH_I/N60} {} {0.000} {0.000} {0.009} {1.601} {0.303} {0.390} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.087} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.087} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 33
PATH 34
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/IF_ID_IR_reg[30]} {CK}
  ENDPT {DATAPATH_I/IF_ID_IR_reg[30]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.040}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.390}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.303}
    {=} {Slack Time} {0.087}
  END_SLK_CLC
  SLK 0.087
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.087} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.091} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.182} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.106} {0.194} {} {} {} 
    INST {DATAPATH_I/FE_OFC13_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.124} {0.000} {0.075} {} {0.230} {0.317} {} {73} {(107.60, 32.16) (107.97, 31.82)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN13_RST} {} {0.015} {0.000} {0.076} {91.059} {0.245} {0.332} {} {} {} 
    INST {DATAPATH_I/U231} {A2} {v} {ZN} {v} {} {AND2_X1} {0.058} {0.000} {0.009} {} {0.303} {0.390} {} {1} {(124.58, 8.71) (124.22, 9.05)} 
    NET {} {} {} {} {} {DATAPATH_I/N64} {} {0.000} {0.000} {0.009} {1.513} {0.303} {0.390} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.087} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.087} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 34
PATH 35
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_NPC_reg[29]} {CK}
  ENDPT {DATAPATH_I/ID_EX_NPC_reg[29]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.303}
    {=} {Slack Time} {0.087}
  END_SLK_CLC
  SLK 0.087
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.087} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.091} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.182} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.106} {0.194} {} {} {} 
    INST {DATAPATH_I/FE_OFC11_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.126} {0.000} {0.077} {} {0.232} {0.319} {} {71} {(111.40, 57.37) (111.77, 57.02)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN11_RST} {} {0.013} {0.000} {0.078} {93.267} {0.245} {0.333} {} {} {} 
    INST {DATAPATH_I/U178} {A2} {v} {ZN} {v} {} {AND2_X1} {0.058} {0.000} {0.008} {} {0.303} {0.391} {} {1} {(128.19, 36.72) (127.83, 37.05)} 
    NET {} {} {} {} {} {DATAPATH_I/N95} {} {0.000} {0.000} {0.008} {1.242} {0.303} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.087} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.087} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 35
PATH 36
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/IF_ID_IR_reg[27]} {CK}
  ENDPT {DATAPATH_I/IF_ID_IR_reg[27]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.040}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.390}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.303}
    {=} {Slack Time} {0.087}
  END_SLK_CLC
  SLK 0.087
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.087} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.091} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.182} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.106} {0.194} {} {} {} 
    INST {DATAPATH_I/FE_OFC13_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.124} {0.000} {0.075} {} {0.230} {0.318} {} {73} {(107.60, 32.16) (107.97, 31.82)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN13_RST} {} {0.015} {0.000} {0.076} {91.059} {0.245} {0.332} {} {} {} 
    INST {DATAPATH_I/U230} {A2} {v} {ZN} {v} {} {AND2_X1} {0.058} {0.000} {0.009} {} {0.303} {0.390} {} {1} {(121.16, 6.96) (120.80, 6.63)} 
    NET {} {} {} {} {} {DATAPATH_I/N61} {} {0.000} {0.000} {0.009} {1.479} {0.303} {0.390} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.087} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.087} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 36
PATH 37
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/IF_ID_IR_reg[29]} {CK}
  ENDPT {DATAPATH_I/IF_ID_IR_reg[29]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.040}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.390}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.303}
    {=} {Slack Time} {0.087}
  END_SLK_CLC
  SLK 0.087
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.087} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.091} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.182} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.106} {0.194} {} {} {} 
    INST {DATAPATH_I/FE_OFC13_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.124} {0.000} {0.075} {} {0.230} {0.318} {} {73} {(107.60, 32.16) (107.97, 31.82)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN13_RST} {} {0.015} {0.000} {0.076} {91.059} {0.245} {0.332} {} {} {} 
    INST {DATAPATH_I/U228} {A2} {v} {ZN} {v} {} {AND2_X1} {0.058} {0.000} {0.009} {} {0.303} {0.390} {} {1} {(121.73, 8.71) (121.37, 9.05)} 
    NET {} {} {} {} {} {DATAPATH_I/N63} {} {0.000} {0.000} {0.009} {1.483} {0.303} {0.390} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.087} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.087} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 37
PATH 38
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_IMM_reg[29]} {CK}
  ENDPT {DATAPATH_I/ID_EX_IMM_reg[29]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.040}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.390}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.303}
    {=} {Slack Time} {0.088}
  END_SLK_CLC
  SLK 0.088
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.088} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.091} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.182} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.107} {0.194} {} {} {} 
    INST {DATAPATH_I/FE_OFC14_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.125} {0.000} {0.074} {} {0.232} {0.320} {} {75} {(96.20, 45.12) (96.56, 45.46)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN14_RST} {} {0.012} {0.000} {0.074} {90.310} {0.244} {0.332} {} {} {} 
    INST {DATAPATH_I/U431} {A2} {v} {ZN} {v} {} {AND2_X1} {0.058} {0.000} {0.009} {} {0.303} {0.390} {} {1} {(96.20, 31.12) (96.56, 31.45)} 
    NET {} {} {} {} {} {DATAPATH_I/N207} {} {0.000} {0.000} {0.009} {1.765} {0.303} {0.390} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.088} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.088} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 38
PATH 39
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_IMM_reg[27]} {CK}
  ENDPT {DATAPATH_I/ID_EX_IMM_reg[27]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.040}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.390}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.303}
    {=} {Slack Time} {0.088}
  END_SLK_CLC
  SLK 0.088
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.088} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.092} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.182} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.107} {0.195} {} {} {} 
    INST {DATAPATH_I/FE_OFC14_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.125} {0.000} {0.074} {} {0.232} {0.320} {} {75} {(96.20, 45.12) (96.56, 45.46)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN14_RST} {} {0.012} {0.000} {0.074} {90.310} {0.244} {0.332} {} {} {} 
    INST {DATAPATH_I/U429} {A2} {v} {ZN} {v} {} {AND2_X1} {0.058} {0.000} {0.009} {} {0.303} {0.390} {} {1} {(94.49, 31.12) (94.85, 31.45)} 
    NET {} {} {} {} {} {DATAPATH_I/N205} {} {0.000} {0.000} {0.009} {1.720} {0.303} {0.390} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.088} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.088} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 39
PATH 40
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_IMM_reg[24]} {CK}
  ENDPT {DATAPATH_I/ID_EX_IMM_reg[24]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.040}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.390}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.303}
    {=} {Slack Time} {0.088}
  END_SLK_CLC
  SLK 0.088
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.088} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.092} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.182} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.107} {0.195} {} {} {} 
    INST {DATAPATH_I/FE_OFC14_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.125} {0.000} {0.074} {} {0.232} {0.320} {} {75} {(96.20, 45.12) (96.56, 45.46)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN14_RST} {} {0.012} {0.000} {0.074} {90.310} {0.244} {0.332} {} {} {} 
    INST {DATAPATH_I/U426} {A2} {v} {ZN} {v} {} {AND2_X1} {0.058} {0.000} {0.009} {} {0.303} {0.390} {} {1} {(98.74, 29.37) (98.38, 29.03)} 
    NET {} {} {} {} {} {DATAPATH_I/N202} {} {0.000} {0.000} {0.009} {1.700} {0.303} {0.390} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.088} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.088} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 40
PATH 41
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_IMM_reg[23]} {CK}
  ENDPT {DATAPATH_I/ID_EX_IMM_reg[23]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.040}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.390}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.302}
    {=} {Slack Time} {0.088}
  END_SLK_CLC
  SLK 0.088
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.088} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.092} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.183} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.107} {0.195} {} {} {} 
    INST {DATAPATH_I/FE_OFC14_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.125} {0.000} {0.074} {} {0.232} {0.320} {} {75} {(96.20, 45.12) (96.56, 45.46)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN14_RST} {} {0.012} {0.000} {0.074} {90.310} {0.244} {0.332} {} {} {} 
    INST {DATAPATH_I/U425} {A2} {v} {ZN} {v} {} {AND2_X1} {0.058} {0.000} {0.009} {} {0.302} {0.390} {} {1} {(98.29, 31.12) (98.65, 31.45)} 
    NET {} {} {} {} {} {DATAPATH_I/N201} {} {0.000} {0.000} {0.009} {1.678} {0.302} {0.390} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.088} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.088} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 41
PATH 42
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/IF_ID_IR_reg[4]} {CK}
  ENDPT {DATAPATH_I/IF_ID_IR_reg[4]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.303}
    {=} {Slack Time} {0.088}
  END_SLK_CLC
  SLK 0.088
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.088} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.092} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.183} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.106} {0.194} {} {} {} 
    INST {DATAPATH_I/FE_OFC13_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.124} {0.000} {0.075} {} {0.230} {0.318} {} {73} {(107.60, 32.16) (107.97, 31.82)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN13_RST} {} {0.015} {0.000} {0.076} {91.059} {0.245} {0.333} {} {} {} 
    INST {DATAPATH_I/U234} {A2} {v} {ZN} {v} {} {AND2_X1} {0.058} {0.000} {0.008} {} {0.303} {0.391} {} {1} {(123.63, 15.37) (123.27, 15.03)} 
    NET {} {} {} {} {} {DATAPATH_I/N38} {} {0.000} {0.000} {0.008} {1.253} {0.303} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.088} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.088} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 42
PATH 43
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/IF_ID_IR_reg[5]} {CK}
  ENDPT {DATAPATH_I/IF_ID_IR_reg[5]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.303}
    {=} {Slack Time} {0.088}
  END_SLK_CLC
  SLK 0.088
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.088} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.092} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.183} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.106} {0.194} {} {} {} 
    INST {DATAPATH_I/FE_OFC13_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.124} {0.000} {0.075} {} {0.230} {0.318} {} {73} {(107.60, 32.16) (107.97, 31.82)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN13_RST} {} {0.015} {0.000} {0.076} {91.059} {0.245} {0.333} {} {} {} 
    INST {DATAPATH_I/U235} {A2} {v} {ZN} {v} {} {AND2_X1} {0.058} {0.000} {0.008} {} {0.303} {0.391} {} {1} {(121.73, 14.31) (121.37, 14.65)} 
    NET {} {} {} {} {} {DATAPATH_I/N39} {} {0.000} {0.000} {0.008} {1.238} {0.303} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.088} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.088} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 43
PATH 44
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/IF_ID_IR_reg[28]} {CK}
  ENDPT {DATAPATH_I/IF_ID_IR_reg[28]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.302}
    {=} {Slack Time} {0.088}
  END_SLK_CLC
  SLK 0.088
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.088} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.092} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.183} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.106} {0.194} {} {} {} 
    INST {DATAPATH_I/FE_OFC13_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.124} {0.000} {0.075} {} {0.230} {0.318} {} {73} {(107.60, 32.16) (107.97, 31.82)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN13_RST} {} {0.015} {0.000} {0.076} {91.059} {0.245} {0.333} {} {} {} 
    INST {DATAPATH_I/U233} {A2} {v} {ZN} {v} {} {AND2_X1} {0.058} {0.000} {0.008} {} {0.302} {0.391} {} {1} {(122.68, 9.77) (122.32, 9.43)} 
    NET {} {} {} {} {} {DATAPATH_I/N62} {} {0.000} {0.000} {0.008} {1.299} {0.302} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.088} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.088} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 44
PATH 45
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_IMM_reg[21]} {CK}
  ENDPT {DATAPATH_I/ID_EX_IMM_reg[21]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.040}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.390}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.302}
    {=} {Slack Time} {0.088}
  END_SLK_CLC
  SLK 0.088
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.088} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.092} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.183} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.107} {0.195} {} {} {} 
    INST {DATAPATH_I/FE_OFC14_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.125} {0.000} {0.074} {} {0.232} {0.321} {} {75} {(96.20, 45.12) (96.56, 45.46)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN14_RST} {} {0.012} {0.000} {0.074} {90.310} {0.244} {0.333} {} {} {} 
    INST {DATAPATH_I/U423} {A2} {v} {ZN} {v} {} {AND2_X1} {0.058} {0.000} {0.009} {} {0.302} {0.390} {} {1} {(100.45, 36.72) (100.09, 37.05)} 
    NET {} {} {} {} {} {DATAPATH_I/N199} {} {0.000} {0.000} {0.009} {1.534} {0.302} {0.390} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.088} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.088} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 45
PATH 46
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_NPC_reg[25]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_NPC_reg[25]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.040}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.390}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.302}
    {=} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.089} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.092} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.183} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.106} {0.195} {} {} {} 
    INST {DATAPATH_I/FE_OFC11_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.126} {0.000} {0.077} {} {0.232} {0.321} {} {71} {(111.40, 57.37) (111.77, 57.02)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN11_RST} {} {0.011} {0.000} {0.078} {93.267} {0.243} {0.331} {} {} {} 
    INST {DATAPATH_I/U185} {A2} {v} {ZN} {v} {} {AND2_X1} {0.059} {0.000} {0.009} {} {0.302} {0.390} {} {1} {(118.81, 36.72) (119.17, 37.05)} 
    NET {} {} {} {} {} {DATAPATH_I/N338} {} {0.000} {0.000} {0.009} {1.592} {0.302} {0.390} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.089} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 46
PATH 47
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_IMM_reg[31]} {CK}
  ENDPT {DATAPATH_I/ID_EX_IMM_reg[31]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.040}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.390}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.302}
    {=} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.089} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.093} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.183} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.107} {0.196} {} {} {} 
    INST {DATAPATH_I/FE_OFC14_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.125} {0.000} {0.074} {} {0.232} {0.321} {} {75} {(96.20, 45.12) (96.56, 45.46)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN14_RST} {} {0.011} {0.000} {0.074} {90.310} {0.244} {0.332} {} {} {} 
    INST {DATAPATH_I/U433} {A2} {v} {ZN} {v} {} {AND2_X1} {0.058} {0.000} {0.009} {} {0.302} {0.390} {} {1} {(102.85, 28.32) (103.21, 28.65)} 
    NET {} {} {} {} {} {DATAPATH_I/N209} {} {0.000} {0.000} {0.009} {1.619} {0.302} {0.390} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.089} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 47
PATH 48
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/IF_ID_IR_reg[8]} {CK}
  ENDPT {DATAPATH_I/IF_ID_IR_reg[8]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.040}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.390}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.302}
    {=} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.089} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.093} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.183} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.106} {0.195} {} {} {} 
    INST {DATAPATH_I/FE_OFC13_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.124} {0.000} {0.075} {} {0.230} {0.319} {} {73} {(107.60, 32.16) (107.97, 31.82)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN13_RST} {} {0.013} {0.000} {0.076} {91.059} {0.243} {0.332} {} {} {} 
    INST {DATAPATH_I/U272} {A2} {v} {ZN} {v} {} {AND2_X1} {0.058} {0.000} {0.009} {} {0.302} {0.390} {} {1} {(108.62, 15.37) (108.26, 15.03)} 
    NET {} {} {} {} {} {DATAPATH_I/N42} {} {0.000} {0.000} {0.009} {1.527} {0.302} {0.390} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.089} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 48
PATH 49
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/IF_ID_IR_reg[10]} {CK}
  ENDPT {DATAPATH_I/IF_ID_IR_reg[10]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.301}
    {=} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.089} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.093} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.184} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.106} {0.195} {} {} {} 
    INST {DATAPATH_I/FE_OFC13_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.124} {0.000} {0.075} {} {0.230} {0.319} {} {73} {(107.60, 32.16) (107.97, 31.82)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN13_RST} {} {0.014} {0.000} {0.076} {91.059} {0.244} {0.333} {} {} {} 
    INST {DATAPATH_I/U269} {A2} {v} {ZN} {v} {} {AND2_X1} {0.058} {0.000} {0.008} {} {0.301} {0.391} {} {1} {(114.32, 17.12) (113.96, 17.45)} 
    NET {} {} {} {} {} {DATAPATH_I/N44} {} {0.000} {0.000} {0.008} {1.355} {0.301} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.089} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 49
PATH 50
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/IF_ID_NPC_reg[23]} {CK}
  ENDPT {DATAPATH_I/IF_ID_NPC_reg[23]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.301}
    {=} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.089} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.093} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.184} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.106} {0.195} {} {} {} 
    INST {DATAPATH_I/FE_OFC11_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.126} {0.000} {0.077} {} {0.232} {0.321} {} {71} {(111.40, 57.37) (111.77, 57.02)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN11_RST} {} {0.011} {0.000} {0.078} {93.267} {0.243} {0.333} {} {} {} 
    INST {DATAPATH_I/U277} {A2} {v} {ZN} {v} {} {AND2_X1} {0.058} {0.000} {0.008} {} {0.301} {0.391} {} {1} {(121.47, 43.37) (121.83, 43.03)} 
    NET {} {} {} {} {} {DATAPATH_I/N25} {} {0.000} {0.000} {0.008} {1.230} {0.301} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.089} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 50
PATH 51
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_IMM_reg[30]} {CK}
  ENDPT {DATAPATH_I/ID_EX_IMM_reg[30]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.301}
    {=} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.089} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.093} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.184} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.107} {0.196} {} {} {} 
    INST {DATAPATH_I/FE_OFC14_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.125} {0.000} {0.074} {} {0.232} {0.322} {} {75} {(96.20, 45.12) (96.56, 45.46)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN14_RST} {} {0.012} {0.000} {0.074} {90.310} {0.244} {0.334} {} {} {} 
    INST {DATAPATH_I/U432} {A2} {v} {ZN} {v} {} {AND2_X1} {0.057} {0.000} {0.008} {} {0.301} {0.391} {} {1} {(94.49, 29.37) (94.85, 29.03)} 
    NET {} {} {} {} {} {DATAPATH_I/N208} {} {0.000} {0.000} {0.008} {1.269} {0.301} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.089} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 51
PATH 52
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/IF_ID_IR_reg[6]} {CK}
  ENDPT {DATAPATH_I/IF_ID_IR_reg[6]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.301}
    {=} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.089} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.093} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.184} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.106} {0.196} {} {} {} 
    INST {DATAPATH_I/FE_OFC13_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.124} {0.000} {0.075} {} {0.230} {0.319} {} {73} {(107.60, 32.16) (107.97, 31.82)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN13_RST} {} {0.014} {0.000} {0.076} {91.059} {0.244} {0.333} {} {} {} 
    INST {DATAPATH_I/U270} {A2} {v} {ZN} {v} {} {AND2_X1} {0.058} {0.000} {0.008} {} {0.301} {0.391} {} {1} {(113.37, 17.12) (113.01, 17.45)} 
    NET {} {} {} {} {} {DATAPATH_I/N40} {} {0.000} {0.000} {0.008} {1.301} {0.301} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.089} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 52
PATH 53
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/IF_ID_IR_reg[9]} {CK}
  ENDPT {DATAPATH_I/IF_ID_IR_reg[9]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.040}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.390}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.301}
    {=} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.089} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.093} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.184} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.106} {0.196} {} {} {} 
    INST {DATAPATH_I/FE_OFC13_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.124} {0.000} {0.075} {} {0.230} {0.320} {} {73} {(107.60, 32.16) (107.97, 31.82)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN13_RST} {} {0.013} {0.000} {0.076} {91.059} {0.243} {0.332} {} {} {} 
    INST {DATAPATH_I/U273} {A2} {v} {ZN} {v} {} {AND2_X1} {0.058} {0.000} {0.009} {} {0.301} {0.390} {} {1} {(109.76, 17.12) (109.40, 17.45)} 
    NET {} {} {} {} {} {DATAPATH_I/N43} {} {0.000} {0.000} {0.009} {1.442} {0.301} {0.390} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.089} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 53
PATH 54
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_NPC_reg[25]} {CK}
  ENDPT {DATAPATH_I/ID_EX_NPC_reg[25]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.301}
    {=} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.089} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.093} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.184} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.106} {0.196} {} {} {} 
    INST {DATAPATH_I/FE_OFC11_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.126} {0.000} {0.077} {} {0.232} {0.321} {} {71} {(111.40, 57.37) (111.77, 57.02)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN11_RST} {} {0.011} {0.000} {0.078} {93.267} {0.243} {0.332} {} {} {} 
    INST {DATAPATH_I/U186} {A2} {v} {ZN} {v} {} {AND2_X1} {0.058} {0.000} {0.008} {} {0.301} {0.391} {} {1} {(126.22, 32.16) (126.58, 31.83)} 
    NET {} {} {} {} {} {DATAPATH_I/N91} {} {0.000} {0.000} {0.008} {1.327} {0.301} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.089} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 54
PATH 55
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/IF_ID_IR_reg[15]} {CK}
  ENDPT {DATAPATH_I/IF_ID_IR_reg[15]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.301}
    {=} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.089} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.093} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.184} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.106} {0.196} {} {} {} 
    INST {DATAPATH_I/FE_OFC13_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.124} {0.000} {0.075} {} {0.230} {0.320} {} {73} {(107.60, 32.16) (107.97, 31.82)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN13_RST} {} {0.013} {0.000} {0.076} {91.059} {0.243} {0.333} {} {} {} 
    INST {DATAPATH_I/U438} {A2} {v} {ZN} {v} {} {AND2_X1} {0.058} {0.000} {0.008} {} {0.301} {0.391} {} {1} {(109.38, 6.96) (109.02, 6.63)} 
    NET {} {} {} {} {} {DATAPATH_I/N49} {} {0.000} {0.000} {0.008} {1.302} {0.301} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.089} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 55
PATH 56
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_NPC_reg[27]} {CK}
  ENDPT {DATAPATH_I/ID_EX_NPC_reg[27]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.301}
    {=} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.090} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.093} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.184} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.106} {0.196} {} {} {} 
    INST {DATAPATH_I/FE_OFC11_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.126} {0.000} {0.077} {} {0.232} {0.322} {} {71} {(111.40, 57.37) (111.77, 57.02)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN11_RST} {} {0.011} {0.000} {0.078} {93.267} {0.243} {0.332} {} {} {} 
    INST {DATAPATH_I/U182} {A2} {v} {ZN} {v} {} {AND2_X1} {0.058} {0.000} {0.008} {} {0.301} {0.391} {} {1} {(127.24, 34.97) (126.88, 34.63)} 
    NET {} {} {} {} {} {DATAPATH_I/N93} {} {0.000} {0.000} {0.008} {1.260} {0.301} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.090} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 56
PATH 57
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_NPC_reg[24]} {CK}
  ENDPT {DATAPATH_I/ID_EX_NPC_reg[24]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.301}
    {=} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.090} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.093} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.184} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.106} {0.196} {} {} {} 
    INST {DATAPATH_I/FE_OFC11_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.126} {0.000} {0.077} {} {0.232} {0.322} {} {71} {(111.40, 57.37) (111.77, 57.02)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN11_RST} {} {0.011} {0.000} {0.078} {93.267} {0.243} {0.332} {} {} {} 
    INST {DATAPATH_I/U188} {A2} {v} {ZN} {v} {} {AND2_X1} {0.058} {0.000} {0.008} {} {0.301} {0.391} {} {1} {(124.70, 32.16) (125.06, 31.83)} 
    NET {} {} {} {} {} {DATAPATH_I/N90} {} {0.000} {0.000} {0.008} {1.281} {0.301} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.090} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 57
PATH 58
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/IF_ID_IR_reg[7]} {CK}
  ENDPT {DATAPATH_I/IF_ID_IR_reg[7]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.301}
    {=} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.090} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.093} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.184} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.106} {0.196} {} {} {} 
    INST {DATAPATH_I/FE_OFC13_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.124} {0.000} {0.075} {} {0.230} {0.320} {} {73} {(107.60, 32.16) (107.97, 31.82)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN13_RST} {} {0.013} {0.000} {0.076} {91.059} {0.243} {0.333} {} {} {} 
    INST {DATAPATH_I/U271} {A2} {v} {ZN} {v} {} {AND2_X1} {0.058} {0.000} {0.008} {} {0.301} {0.391} {} {1} {(108.43, 17.12) (108.07, 17.45)} 
    NET {} {} {} {} {} {DATAPATH_I/N41} {} {0.000} {0.000} {0.008} {1.324} {0.301} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.090} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 58
PATH 59
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_NPC_reg[25]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_NPC_reg[25]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.301}
    {=} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.090} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.094} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.184} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.106} {0.196} {} {} {} 
    INST {DATAPATH_I/FE_OFC11_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.126} {0.000} {0.077} {} {0.232} {0.322} {} {71} {(111.40, 57.37) (111.77, 57.02)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN11_RST} {} {0.011} {0.000} {0.078} {93.267} {0.243} {0.333} {} {} {} 
    INST {DATAPATH_I/U94} {A2} {v} {ZN} {v} {} {AND2_X1} {0.058} {0.000} {0.008} {} {0.301} {0.391} {} {1} {(121.16, 33.91) (120.80, 34.25)} 
    NET {} {} {} {} {} {DATAPATH_I/N235} {} {0.000} {0.000} {0.008} {1.253} {0.301} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.090} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 59
PATH 60
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_NPC_reg[24]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_NPC_reg[24]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.301}
    {=} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.090} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.094} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.184} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.106} {0.196} {} {} {} 
    INST {DATAPATH_I/FE_OFC11_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.126} {0.000} {0.077} {} {0.232} {0.322} {} {71} {(111.40, 57.37) (111.77, 57.02)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN11_RST} {} {0.011} {0.000} {0.078} {93.267} {0.243} {0.332} {} {} {} 
    INST {DATAPATH_I/U95} {A2} {v} {ZN} {v} {} {AND2_X1} {0.058} {0.000} {0.008} {} {0.301} {0.391} {} {1} {(120.40, 36.72) (120.04, 37.05)} 
    NET {} {} {} {} {} {DATAPATH_I/N234} {} {0.000} {0.000} {0.008} {1.291} {0.301} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.090} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 60
PATH 61
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_NPC_reg[27]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_NPC_reg[27]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.301}
    {=} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.090} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.094} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.184} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.106} {0.196} {} {} {} 
    INST {DATAPATH_I/FE_OFC11_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.126} {0.000} {0.077} {} {0.232} {0.322} {} {71} {(111.40, 57.37) (111.77, 57.02)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN11_RST} {} {0.011} {0.000} {0.078} {93.267} {0.243} {0.333} {} {} {} 
    INST {DATAPATH_I/U92} {A2} {v} {ZN} {v} {} {AND2_X1} {0.058} {0.000} {0.008} {} {0.301} {0.391} {} {1} {(120.78, 37.77) (120.42, 37.43)} 
    NET {} {} {} {} {} {DATAPATH_I/N237} {} {0.000} {0.000} {0.008} {1.238} {0.301} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.090} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 61
PATH 62
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_NPC_reg[29]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_NPC_reg[29]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.301}
    {=} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.090} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.094} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.185} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.106} {0.196} {} {} {} 
    INST {DATAPATH_I/FE_OFC11_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.126} {0.000} {0.077} {} {0.232} {0.322} {} {71} {(111.40, 57.37) (111.77, 57.02)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN11_RST} {} {0.011} {0.000} {0.078} {93.267} {0.243} {0.333} {} {} {} 
    INST {DATAPATH_I/U90} {A2} {v} {ZN} {v} {} {AND2_X1} {0.058} {0.000} {0.008} {} {0.301} {0.391} {} {1} {(120.02, 40.56) (119.66, 40.23)} 
    NET {} {} {} {} {} {DATAPATH_I/N239} {} {0.000} {0.000} {0.008} {1.255} {0.301} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.090} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 62
PATH 63
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_NPC_reg[29]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_NPC_reg[29]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.300}
    {=} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.090} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.094} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.185} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.106} {0.196} {} {} {} 
    INST {DATAPATH_I/FE_OFC11_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.126} {0.000} {0.077} {} {0.232} {0.322} {} {71} {(111.40, 57.37) (111.77, 57.02)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN11_RST} {} {0.010} {0.000} {0.078} {93.267} {0.242} {0.332} {} {} {} 
    INST {DATAPATH_I/U177} {A2} {v} {ZN} {v} {} {AND2_X1} {0.058} {0.000} {0.008} {} {0.300} {0.391} {} {1} {(116.15, 42.31) (116.51, 42.65)} 
    NET {} {} {} {} {} {DATAPATH_I/N342} {} {0.000} {0.000} {0.008} {1.330} {0.300} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.090} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 63
PATH 64
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_DRAM_OUTPUT_reg[24]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_DRAM_OUTPUT_reg[24]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.300}
    {=} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.090} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.094} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.185} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.106} {0.197} {} {} {} 
    INST {DATAPATH_I/FE_OFC13_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.124} {0.000} {0.075} {} {0.230} {0.320} {} {73} {(107.60, 32.16) (107.97, 31.82)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN13_RST} {} {0.012} {0.000} {0.076} {91.059} {0.242} {0.333} {} {} {} 
    INST {DATAPATH_I/U394} {A2} {v} {ZN} {v} {} {AND2_X1} {0.058} {0.000} {0.008} {} {0.300} {0.391} {} {1} {(112.23, 22.71) (111.87, 23.05)} 
    NET {} {} {} {} {} {DATAPATH_I/N402} {} {0.000} {0.000} {0.008} {1.366} {0.300} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.090} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 64
PATH 65
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_IMM_reg[11]} {CK}
  ENDPT {DATAPATH_I/ID_EX_IMM_reg[11]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.040}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.390}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.300}
    {=} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.090} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.094} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.185} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.194} {} {} {} 
    INST {DATAPATH_I/FE_OFC6_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.122} {0.000} {0.073} {} {0.225} {0.316} {} {66} {(91.07, 78.72) (91.44, 79.06)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN6_RST} {} {0.014} {0.000} {0.074} {88.035} {0.239} {0.330} {} {} {} 
    INST {DATAPATH_I/U413} {A2} {v} {ZN} {v} {} {AND2_X1} {0.060} {0.000} {0.009} {} {0.300} {0.390} {} {1} {(99.43, 60.16) (99.79, 59.83)} 
    NET {} {} {} {} {} {DATAPATH_I/N189} {} {0.000} {0.000} {0.009} {2.573} {0.300} {0.390} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.090} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 65
PATH 66
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_DRAM_OUTPUT_reg[25]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_DRAM_OUTPUT_reg[25]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.300}
    {=} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.090} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.094} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.185} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.106} {0.197} {} {} {} 
    INST {DATAPATH_I/FE_OFC13_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.124} {0.000} {0.075} {} {0.230} {0.321} {} {73} {(107.60, 32.16) (107.97, 31.82)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN13_RST} {} {0.013} {0.000} {0.076} {91.059} {0.243} {0.333} {} {} {} 
    INST {DATAPATH_I/U395} {A2} {v} {ZN} {v} {} {AND2_X1} {0.057} {0.000} {0.008} {} {0.300} {0.391} {} {1} {(110.14, 25.52) (109.78, 25.85)} 
    NET {} {} {} {} {} {DATAPATH_I/N403} {} {0.000} {0.000} {0.008} {1.185} {0.300} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.090} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 66
PATH 67
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_DRAM_OUTPUT_reg[27]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_DRAM_OUTPUT_reg[27]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.300}
    {=} {Slack Time} {0.091}
  END_SLK_CLC
  SLK 0.091
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.091} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.094} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.185} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.106} {0.197} {} {} {} 
    INST {DATAPATH_I/FE_OFC13_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.124} {0.000} {0.075} {} {0.230} {0.321} {} {73} {(107.60, 32.16) (107.97, 31.82)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN13_RST} {} {0.012} {0.000} {0.076} {91.059} {0.242} {0.333} {} {} {} 
    INST {DATAPATH_I/U397} {A2} {v} {ZN} {v} {} {AND2_X1} {0.058} {0.000} {0.008} {} {0.300} {0.391} {} {1} {(116.34, 22.71) (116.70, 23.05)} 
    NET {} {} {} {} {} {DATAPATH_I/N405} {} {0.000} {0.000} {0.008} {1.404} {0.300} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.091} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 67
PATH 68
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_NPC_reg[23]} {CK}
  ENDPT {DATAPATH_I/ID_EX_NPC_reg[23]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.300}
    {=} {Slack Time} {0.091}
  END_SLK_CLC
  SLK 0.091
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.091} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.095} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.185} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.106} {0.197} {} {} {} 
    INST {DATAPATH_I/FE_OFC11_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.126} {0.000} {0.077} {} {0.232} {0.323} {} {71} {(111.40, 57.37) (111.77, 57.02)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN11_RST} {} {0.010} {0.000} {0.078} {93.267} {0.242} {0.332} {} {} {} 
    INST {DATAPATH_I/U190} {A2} {v} {ZN} {v} {} {AND2_X1} {0.058} {0.000} {0.008} {} {0.300} {0.391} {} {1} {(117.17, 46.16) (116.81, 45.83)} 
    NET {} {} {} {} {} {DATAPATH_I/N89} {} {0.000} {0.000} {0.008} {1.267} {0.300} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.091} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 68
PATH 69
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_IMM_reg[8]} {CK}
  ENDPT {DATAPATH_I/ID_EX_IMM_reg[8]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.040}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.390}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.299}
    {=} {Slack Time} {0.091}
  END_SLK_CLC
  SLK 0.091
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.091} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.095} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.185} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.194} {} {} {} 
    INST {DATAPATH_I/FE_OFC6_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.122} {0.000} {0.073} {} {0.225} {0.316} {} {66} {(91.07, 78.72) (91.44, 79.06)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN6_RST} {} {0.015} {0.000} {0.074} {88.035} {0.240} {0.331} {} {} {} 
    INST {DATAPATH_I/U410} {A2} {v} {ZN} {v} {} {AND2_X1} {0.059} {0.000} {0.009} {} {0.299} {0.390} {} {1} {(105.70, 76.97) (106.06, 76.63)} 
    NET {} {} {} {} {} {DATAPATH_I/N186} {} {0.000} {0.000} {0.009} {2.101} {0.299} {0.390} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.091} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 69
PATH 70
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_NPC_reg[22]} {CK}
  ENDPT {DATAPATH_I/ID_EX_NPC_reg[22]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.299}
    {=} {Slack Time} {0.091}
  END_SLK_CLC
  SLK 0.091
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.091} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.095} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.186} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.106} {0.197} {} {} {} 
    INST {DATAPATH_I/FE_OFC11_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.126} {0.000} {0.077} {} {0.232} {0.323} {} {71} {(111.40, 57.37) (111.77, 57.02)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN11_RST} {} {0.009} {0.000} {0.078} {93.267} {0.241} {0.332} {} {} {} 
    INST {DATAPATH_I/U192} {A2} {v} {ZN} {v} {} {AND2_X1} {0.058} {0.000} {0.008} {} {0.299} {0.391} {} {1} {(120.02, 48.97) (119.66, 48.63)} 
    NET {} {} {} {} {} {DATAPATH_I/N88} {} {0.000} {0.000} {0.008} {1.268} {0.299} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.091} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 70
PATH 71
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_IMM_reg[10]} {CK}
  ENDPT {DATAPATH_I/ID_EX_IMM_reg[10]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.040}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.390}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.299}
    {=} {Slack Time} {0.091}
  END_SLK_CLC
  SLK 0.091
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.091} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.095} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.186} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.194} {} {} {} 
    INST {DATAPATH_I/FE_OFC6_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.122} {0.000} {0.073} {} {0.225} {0.316} {} {66} {(91.07, 78.72) (91.44, 79.06)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN6_RST} {} {0.012} {0.000} {0.074} {88.035} {0.237} {0.329} {} {} {} 
    INST {DATAPATH_I/U412} {A2} {v} {ZN} {v} {} {AND2_X1} {0.061} {0.000} {0.010} {} {0.299} {0.390} {} {1} {(102.85, 62.97) (103.21, 62.63)} 
    NET {} {} {} {} {} {DATAPATH_I/N188} {} {0.000} {0.000} {0.010} {3.018} {0.299} {0.390} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.091} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 71
PATH 72
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_IMM_reg[6]} {CK}
  ENDPT {DATAPATH_I/ID_EX_IMM_reg[6]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.040}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.390}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.299}
    {=} {Slack Time} {0.091}
  END_SLK_CLC
  SLK 0.091
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.091} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.095} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.186} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.194} {} {} {} 
    INST {DATAPATH_I/FE_OFC6_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.122} {0.000} {0.073} {} {0.225} {0.316} {} {66} {(91.07, 78.72) (91.44, 79.06)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN6_RST} {} {0.015} {0.000} {0.074} {88.035} {0.240} {0.331} {} {} {} 
    INST {DATAPATH_I/U408} {A2} {v} {ZN} {v} {} {AND2_X1} {0.059} {0.000} {0.009} {} {0.299} {0.390} {} {1} {(105.51, 75.92) (105.87, 76.25)} 
    NET {} {} {} {} {} {DATAPATH_I/N184} {} {0.000} {0.000} {0.009} {2.041} {0.299} {0.390} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.091} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 72
PATH 73
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/IF_ID_NPC_reg[22]} {CK}
  ENDPT {DATAPATH_I/IF_ID_NPC_reg[22]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.299}
    {=} {Slack Time} {0.091}
  END_SLK_CLC
  SLK 0.091
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.091} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.095} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.186} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.106} {0.197} {} {} {} 
    INST {DATAPATH_I/FE_OFC11_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.126} {0.000} {0.077} {} {0.232} {0.323} {} {71} {(111.40, 57.37) (111.77, 57.02)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN11_RST} {} {0.009} {0.000} {0.078} {93.267} {0.241} {0.332} {} {} {} 
    INST {DATAPATH_I/U278} {A2} {v} {ZN} {v} {} {AND2_X1} {0.058} {0.000} {0.008} {} {0.299} {0.391} {} {1} {(118.24, 46.16) (118.60, 45.83)} 
    NET {} {} {} {} {} {DATAPATH_I/N24} {} {0.000} {0.000} {0.008} {1.257} {0.299} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.091} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 73
PATH 74
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_DRAM_OUTPUT_reg[26]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_DRAM_OUTPUT_reg[26]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.299}
    {=} {Slack Time} {0.091}
  END_SLK_CLC
  SLK 0.091
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.091} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.095} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.186} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.106} {0.198} {} {} {} 
    INST {DATAPATH_I/FE_OFC13_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.124} {0.000} {0.075} {} {0.230} {0.321} {} {73} {(107.60, 32.16) (107.97, 31.82)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN13_RST} {} {0.012} {0.000} {0.076} {91.059} {0.242} {0.333} {} {} {} 
    INST {DATAPATH_I/U396} {A2} {v} {ZN} {v} {} {AND2_X1} {0.057} {0.000} {0.008} {} {0.299} {0.391} {} {1} {(118.12, 22.71) (117.76, 23.05)} 
    NET {} {} {} {} {} {DATAPATH_I/N404} {} {0.000} {0.000} {0.008} {1.205} {0.299} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.091} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 74
PATH 75
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_IMM_reg[9]} {CK}
  ENDPT {DATAPATH_I/ID_EX_IMM_reg[9]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.040}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.390}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.299}
    {=} {Slack Time} {0.091}
  END_SLK_CLC
  SLK 0.091
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.091} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.095} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.186} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.195} {} {} {} 
    INST {DATAPATH_I/FE_OFC6_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.122} {0.000} {0.073} {} {0.225} {0.317} {} {66} {(91.07, 78.72) (91.44, 79.06)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN6_RST} {} {0.015} {0.000} {0.074} {88.035} {0.240} {0.331} {} {} {} 
    INST {DATAPATH_I/U411} {A2} {v} {ZN} {v} {} {AND2_X1} {0.059} {0.000} {0.009} {} {0.299} {0.390} {} {1} {(106.34, 78.72) (105.98, 79.05)} 
    NET {} {} {} {} {} {DATAPATH_I/N187} {} {0.000} {0.000} {0.009} {2.011} {0.299} {0.390} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.091} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 75
PATH 76
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_DRAM_OUTPUT_reg[30]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_DRAM_OUTPUT_reg[30]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.299}
    {=} {Slack Time} {0.091}
  END_SLK_CLC
  SLK 0.091
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.091} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.095} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.186} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.106} {0.198} {} {} {} 
    INST {DATAPATH_I/FE_OFC13_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.124} {0.000} {0.075} {} {0.230} {0.321} {} {73} {(107.60, 32.16) (107.97, 31.82)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN13_RST} {} {0.011} {0.000} {0.076} {91.059} {0.242} {0.333} {} {} {} 
    INST {DATAPATH_I/U400} {A2} {v} {ZN} {v} {} {AND2_X1} {0.058} {0.000} {0.008} {} {0.299} {0.391} {} {1} {(119.64, 22.71) (119.28, 23.05)} 
    NET {} {} {} {} {} {DATAPATH_I/N408} {} {0.000} {0.000} {0.008} {1.327} {0.299} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.091} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 76
PATH 77
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_NPC_reg[30]} {CK}
  ENDPT {DATAPATH_I/ID_EX_NPC_reg[30]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.040}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.390}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.299}
    {=} {Slack Time} {0.091}
  END_SLK_CLC
  SLK 0.091
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.091} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.095} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.186} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.106} {0.198} {} {} {} 
    INST {DATAPATH_I/FE_OFC13_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.124} {0.000} {0.075} {} {0.230} {0.322} {} {73} {(107.60, 32.16) (107.97, 31.82)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN13_RST} {} {0.011} {0.000} {0.076} {91.059} {0.241} {0.332} {} {} {} 
    INST {DATAPATH_I/U176} {A2} {v} {ZN} {v} {} {AND2_X1} {0.058} {0.000} {0.009} {} {0.299} {0.390} {} {1} {(124.77, 22.71) (124.41, 23.05)} 
    NET {} {} {} {} {} {DATAPATH_I/N96} {} {0.000} {0.000} {0.009} {1.519} {0.299} {0.390} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.091} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 77
PATH 78
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_NPC_reg[31]} {CK}
  ENDPT {DATAPATH_I/ID_EX_NPC_reg[31]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.299}
    {=} {Slack Time} {0.092}
  END_SLK_CLC
  SLK 0.092
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.092} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.096} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.186} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.106} {0.198} {} {} {} 
    INST {DATAPATH_I/FE_OFC13_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.124} {0.000} {0.075} {} {0.230} {0.322} {} {73} {(107.60, 32.16) (107.97, 31.82)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN13_RST} {} {0.011} {0.000} {0.076} {91.059} {0.241} {0.333} {} {} {} 
    INST {DATAPATH_I/U174} {A2} {v} {ZN} {v} {} {AND2_X1} {0.058} {0.000} {0.008} {} {0.299} {0.391} {} {1} {(124.96, 20.96) (124.60, 20.63)} 
    NET {} {} {} {} {} {DATAPATH_I/N97} {} {0.000} {0.000} {0.008} {1.419} {0.299} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.092} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.092} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 78
PATH 79
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/IF_ID_IR_reg[1]} {CK}
  ENDPT {DATAPATH_I/IF_ID_IR_reg[1]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.299}
    {=} {Slack Time} {0.092}
  END_SLK_CLC
  SLK 0.092
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.092} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.096} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.186} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.106} {0.198} {} {} {} 
    INST {DATAPATH_I/FE_OFC13_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.124} {0.000} {0.075} {} {0.230} {0.322} {} {73} {(107.60, 32.16) (107.97, 31.82)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN13_RST} {} {0.011} {0.000} {0.076} {91.059} {0.241} {0.333} {} {} {} 
    INST {DATAPATH_I/U226} {A2} {v} {ZN} {v} {} {AND2_X1} {0.058} {0.000} {0.008} {} {0.299} {0.391} {} {1} {(127.81, 18.16) (127.45, 17.83)} 
    NET {} {} {} {} {} {DATAPATH_I/N35} {} {0.000} {0.000} {0.008} {1.398} {0.299} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.092} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.092} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 79
PATH 80
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_DRAM_OUTPUT_reg[31]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_DRAM_OUTPUT_reg[31]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.299}
    {=} {Slack Time} {0.092}
  END_SLK_CLC
  SLK 0.092
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.092} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.096} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.186} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.106} {0.198} {} {} {} 
    INST {DATAPATH_I/FE_OFC13_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.124} {0.000} {0.075} {} {0.230} {0.322} {} {73} {(107.60, 32.16) (107.97, 31.82)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN13_RST} {} {0.011} {0.000} {0.076} {91.059} {0.241} {0.333} {} {} {} 
    INST {DATAPATH_I/U401} {A2} {v} {ZN} {v} {} {AND2_X1} {0.058} {0.000} {0.008} {} {0.299} {0.391} {} {1} {(120.97, 22.71) (120.61, 23.05)} 
    NET {} {} {} {} {} {DATAPATH_I/N409} {} {0.000} {0.000} {0.008} {1.283} {0.299} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.092} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.092} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 80
PATH 81
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_IMM_reg[5]} {CK}
  ENDPT {DATAPATH_I/ID_EX_IMM_reg[5]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.040}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.390}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.299}
    {=} {Slack Time} {0.092}
  END_SLK_CLC
  SLK 0.092
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.092} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.096} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.186} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.195} {} {} {} 
    INST {DATAPATH_I/FE_OFC6_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.122} {0.000} {0.073} {} {0.225} {0.317} {} {66} {(91.07, 78.72) (91.44, 79.06)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN6_RST} {} {0.015} {0.000} {0.074} {88.035} {0.240} {0.332} {} {} {} 
    INST {DATAPATH_I/U407} {A2} {v} {ZN} {v} {} {AND2_X1} {0.058} {0.000} {0.009} {} {0.299} {0.390} {} {1} {(107.22, 78.72) (107.58, 79.05)} 
    NET {} {} {} {} {} {DATAPATH_I/N183} {} {0.000} {0.000} {0.009} {1.814} {0.299} {0.390} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.092} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.092} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 81
PATH 82
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_NPC_reg[27]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_NPC_reg[27]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.299}
    {=} {Slack Time} {0.092}
  END_SLK_CLC
  SLK 0.092
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.092} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.096} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.187} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.107} {0.199} {} {} {} 
    INST {DATAPATH_I/FE_OFC14_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.125} {0.000} {0.074} {} {0.232} {0.324} {} {75} {(96.20, 45.12) (96.56, 45.46)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN14_RST} {} {0.009} {0.000} {0.074} {90.310} {0.241} {0.333} {} {} {} 
    INST {DATAPATH_I/U181} {A2} {v} {ZN} {v} {} {AND2_X1} {0.057} {0.000} {0.008} {} {0.299} {0.391} {} {1} {(117.29, 36.72) (117.65, 37.05)} 
    NET {} {} {} {} {} {DATAPATH_I/N340} {} {0.000} {0.000} {0.008} {1.379} {0.299} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.092} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.092} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 82
PATH 83
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/IF_ID_IR_reg[2]} {CK}
  ENDPT {DATAPATH_I/IF_ID_IR_reg[2]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.299}
    {=} {Slack Time} {0.092}
  END_SLK_CLC
  SLK 0.092
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.092} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.096} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.187} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.106} {0.198} {} {} {} 
    INST {DATAPATH_I/FE_OFC13_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.124} {0.000} {0.075} {} {0.230} {0.322} {} {73} {(107.60, 32.16) (107.97, 31.82)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN13_RST} {} {0.011} {0.000} {0.076} {91.059} {0.241} {0.333} {} {} {} 
    INST {DATAPATH_I/U229} {A2} {v} {ZN} {v} {} {AND2_X1} {0.058} {0.000} {0.008} {} {0.299} {0.391} {} {1} {(124.96, 17.12) (124.60, 17.45)} 
    NET {} {} {} {} {} {DATAPATH_I/N36} {} {0.000} {0.000} {0.008} {1.298} {0.299} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.092} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.092} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 83
PATH 84
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_IMM_reg[25]} {CK}
  ENDPT {DATAPATH_I/ID_EX_IMM_reg[25]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.299}
    {=} {Slack Time} {0.092}
  END_SLK_CLC
  SLK 0.092
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.092} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.096} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.187} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.107} {0.199} {} {} {} 
    INST {DATAPATH_I/FE_OFC14_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.125} {0.000} {0.074} {} {0.232} {0.324} {} {75} {(96.20, 45.12) (96.56, 45.46)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN14_RST} {} {0.009} {0.000} {0.074} {90.310} {0.241} {0.333} {} {} {} 
    INST {DATAPATH_I/U427} {A2} {v} {ZN} {v} {} {AND2_X1} {0.057} {0.000} {0.008} {} {0.299} {0.391} {} {1} {(107.03, 33.91) (107.39, 34.25)} 
    NET {} {} {} {} {} {DATAPATH_I/N203} {} {0.000} {0.000} {0.008} {1.290} {0.299} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.092} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.092} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 84
PATH 85
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_IMM_reg[26]} {CK}
  ENDPT {DATAPATH_I/ID_EX_IMM_reg[26]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.299}
    {=} {Slack Time} {0.092}
  END_SLK_CLC
  SLK 0.092
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.092} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.096} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.187} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.107} {0.199} {} {} {} 
    INST {DATAPATH_I/FE_OFC14_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.125} {0.000} {0.074} {} {0.232} {0.324} {} {75} {(96.20, 45.12) (96.56, 45.46)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN14_RST} {} {0.009} {0.000} {0.074} {90.310} {0.242} {0.334} {} {} {} 
    INST {DATAPATH_I/U428} {A2} {v} {ZN} {v} {} {AND2_X1} {0.057} {0.000} {0.008} {} {0.299} {0.391} {} {1} {(105.77, 33.91) (105.41, 34.25)} 
    NET {} {} {} {} {} {DATAPATH_I/N204} {} {0.000} {0.000} {0.008} {1.194} {0.299} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.092} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.092} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 85
PATH 86
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_IMM_reg[7]} {CK}
  ENDPT {DATAPATH_I/ID_EX_IMM_reg[7]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.040}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.390}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.298}
    {=} {Slack Time} {0.092}
  END_SLK_CLC
  SLK 0.092
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.092} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.096} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.187} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.195} {} {} {} 
    INST {DATAPATH_I/FE_OFC6_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.122} {0.000} {0.073} {} {0.225} {0.317} {} {66} {(91.07, 78.72) (91.44, 79.06)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN6_RST} {} {0.015} {0.000} {0.074} {88.035} {0.240} {0.332} {} {} {} 
    INST {DATAPATH_I/U409} {A2} {v} {ZN} {v} {} {AND2_X1} {0.058} {0.000} {0.009} {} {0.298} {0.390} {} {1} {(104.44, 76.97) (104.08, 76.63)} 
    NET {} {} {} {} {} {DATAPATH_I/N185} {} {0.000} {0.000} {0.009} {1.704} {0.298} {0.390} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.092} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.092} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 86
PATH 87
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_ALU_OUTPUT_reg[24]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_ALU_OUTPUT_reg[24]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.298}
    {=} {Slack Time} {0.092}
  END_SLK_CLC
  SLK 0.092
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.092} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.096} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.187} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.107} {0.199} {} {} {} 
    INST {DATAPATH_I/FE_OFC14_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.125} {0.000} {0.074} {} {0.232} {0.325} {} {75} {(96.20, 45.12) (96.56, 45.46)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN14_RST} {} {0.009} {0.000} {0.074} {90.310} {0.241} {0.333} {} {} {} 
    INST {DATAPATH_I/U58} {A2} {v} {ZN} {v} {} {AND2_X1} {0.057} {0.000} {0.008} {} {0.298} {0.391} {} {1} {(112.73, 33.91) (113.09, 34.25)} 
    NET {} {} {} {} {} {DATAPATH_I/N370} {} {0.000} {0.000} {0.008} {1.359} {0.298} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.092} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.092} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 87
PATH 88
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/IF_ID_IR_reg[3]} {CK}
  ENDPT {DATAPATH_I/IF_ID_IR_reg[3]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.298}
    {=} {Slack Time} {0.092}
  END_SLK_CLC
  SLK 0.092
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.092} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.096} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.187} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.106} {0.199} {} {} {} 
    INST {DATAPATH_I/FE_OFC13_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.124} {0.000} {0.075} {} {0.230} {0.322} {} {73} {(107.60, 32.16) (107.97, 31.82)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN13_RST} {} {0.011} {0.000} {0.076} {91.059} {0.241} {0.333} {} {} {} 
    INST {DATAPATH_I/U223} {A2} {v} {ZN} {v} {} {AND2_X1} {0.057} {0.000} {0.008} {} {0.298} {0.391} {} {1} {(126.29, 17.12) (125.93, 17.45)} 
    NET {} {} {} {} {} {DATAPATH_I/N37} {} {0.000} {0.000} {0.008} {1.228} {0.298} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.092} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.092} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 88
PATH 89
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_ALU_OUTPUT_reg[7]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_ALU_OUTPUT_reg[7]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.040}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.390}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.298}
    {=} {Slack Time} {0.092}
  END_SLK_CLC
  SLK 0.092
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.092} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.096} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.187} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.195} {} {} {} 
    INST {DATAPATH_I/FE_OFC8_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.121} {0.000} {0.073} {} {0.224} {0.316} {} {67} {(87.27, 109.52) (87.64, 109.86)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN8_RST} {} {0.017} {0.000} {0.074} {87.767} {0.241} {0.333} {} {} {} 
    INST {DATAPATH_I/U299} {A2} {v} {ZN} {v} {} {AND2_X1} {0.058} {0.000} {0.009} {} {0.298} {0.390} {} {1} {(110.33, 113.37) (109.97, 113.03)} 
    NET {} {} {} {} {} {DATAPATH_I/N282} {} {0.000} {0.000} {0.009} {1.540} {0.298} {0.390} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.092} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.092} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 89
PATH 90
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_ALU_OUTPUT_reg[29]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_ALU_OUTPUT_reg[29]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.298}
    {=} {Slack Time} {0.092}
  END_SLK_CLC
  SLK 0.092
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.092} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.096} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.187} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.107} {0.199} {} {} {} 
    INST {DATAPATH_I/FE_OFC14_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.125} {0.000} {0.074} {} {0.232} {0.325} {} {75} {(96.20, 45.12) (96.56, 45.46)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN14_RST} {} {0.009} {0.000} {0.074} {90.310} {0.241} {0.333} {} {} {} 
    INST {DATAPATH_I/U53} {A2} {v} {ZN} {v} {} {AND2_X1} {0.057} {0.000} {0.008} {} {0.298} {0.391} {} {1} {(114.89, 40.56) (114.53, 40.23)} 
    NET {} {} {} {} {} {DATAPATH_I/N375} {} {0.000} {0.000} {0.008} {1.291} {0.298} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.092} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.092} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 90
PATH 91
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_ALU_OUTPUT_reg[1]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_ALU_OUTPUT_reg[1]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.298}
    {=} {Slack Time} {0.092}
  END_SLK_CLC
  SLK 0.092
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.092} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.096} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.187} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.196} {} {} {} 
    INST {DATAPATH_I/FE_OFC8_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.121} {0.000} {0.073} {} {0.224} {0.316} {} {67} {(87.27, 109.52) (87.64, 109.86)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN8_RST} {} {0.017} {0.000} {0.074} {87.767} {0.241} {0.333} {} {} {} 
    INST {DATAPATH_I/U305} {A2} {v} {ZN} {v} {} {AND2_X1} {0.058} {0.000} {0.008} {} {0.298} {0.390} {} {1} {(109.95, 112.31) (109.59, 112.65)} 
    NET {} {} {} {} {} {DATAPATH_I/N276} {} {0.000} {0.000} {0.008} {1.526} {0.298} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.092} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.092} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 91
PATH 92
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_NPC_reg[24]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_NPC_reg[24]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.298}
    {=} {Slack Time} {0.092}
  END_SLK_CLC
  SLK 0.092
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.092} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.096} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.187} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.107} {0.199} {} {} {} 
    INST {DATAPATH_I/FE_OFC14_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.125} {0.000} {0.074} {} {0.232} {0.325} {} {75} {(96.20, 45.12) (96.56, 45.46)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN14_RST} {} {0.009} {0.000} {0.074} {90.310} {0.241} {0.334} {} {} {} 
    INST {DATAPATH_I/U187} {A2} {v} {ZN} {v} {} {AND2_X1} {0.057} {0.000} {0.008} {} {0.298} {0.391} {} {1} {(116.22, 36.72) (115.86, 37.05)} 
    NET {} {} {} {} {} {DATAPATH_I/N337} {} {0.000} {0.000} {0.008} {1.245} {0.298} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.092} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.092} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 92
PATH 93
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_DRAM_OUTPUT_reg[29]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_DRAM_OUTPUT_reg[29]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.298}
    {=} {Slack Time} {0.092}
  END_SLK_CLC
  SLK 0.092
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.092} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.096} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.187} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.107} {0.199} {} {} {} 
    INST {DATAPATH_I/FE_OFC14_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.125} {0.000} {0.074} {} {0.232} {0.325} {} {75} {(96.20, 45.12) (96.56, 45.46)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN14_RST} {} {0.009} {0.000} {0.074} {90.310} {0.241} {0.334} {} {} {} 
    INST {DATAPATH_I/U399} {A2} {v} {ZN} {v} {} {AND2_X1} {0.057} {0.000} {0.008} {} {0.298} {0.391} {} {1} {(115.08, 39.52) (114.72, 39.85)} 
    NET {} {} {} {} {} {DATAPATH_I/N407} {} {0.000} {0.000} {0.008} {1.256} {0.298} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.092} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.092} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 93
PATH 94
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_IMM_reg[2]} {CK}
  ENDPT {DATAPATH_I/ID_EX_IMM_reg[2]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.040}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.390}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.298}
    {=} {Slack Time} {0.092}
  END_SLK_CLC
  SLK 0.092
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.092} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.096} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.187} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.196} {} {} {} 
    INST {DATAPATH_I/FE_OFC6_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.122} {0.000} {0.073} {} {0.225} {0.318} {} {66} {(91.07, 78.72) (91.44, 79.06)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN6_RST} {} {0.015} {0.000} {0.074} {88.035} {0.240} {0.332} {} {} {} 
    INST {DATAPATH_I/U404} {A2} {v} {ZN} {v} {} {AND2_X1} {0.058} {0.000} {0.009} {} {0.298} {0.390} {} {1} {(107.67, 74.17) (107.31, 73.83)} 
    NET {} {} {} {} {} {DATAPATH_I/N180} {} {0.000} {0.000} {0.009} {1.629} {0.298} {0.390} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.092} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.092} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 94
PATH 95
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_ALU_OUTPUT_reg[2]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_ALU_OUTPUT_reg[2]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.298}
    {=} {Slack Time} {0.092}
  END_SLK_CLC
  SLK 0.092
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.092} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.096} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.187} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.196} {} {} {} 
    INST {DATAPATH_I/FE_OFC8_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.121} {0.000} {0.073} {} {0.224} {0.316} {} {67} {(87.27, 109.52) (87.64, 109.86)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN8_RST} {} {0.017} {0.000} {0.074} {87.767} {0.241} {0.333} {} {} {} 
    INST {DATAPATH_I/U304} {A2} {v} {ZN} {v} {} {AND2_X1} {0.058} {0.000} {0.008} {} {0.298} {0.390} {} {1} {(109.95, 115.12) (109.59, 115.45)} 
    NET {} {} {} {} {} {DATAPATH_I/N277} {} {0.000} {0.000} {0.008} {1.464} {0.298} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.092} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.092} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 95
PATH 96
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_ALU_OUTPUT_reg[25]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_ALU_OUTPUT_reg[25]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.298}
    {=} {Slack Time} {0.093}
  END_SLK_CLC
  SLK 0.093
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.093} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.096} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.187} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.107} {0.199} {} {} {} 
    INST {DATAPATH_I/FE_OFC14_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.125} {0.000} {0.074} {} {0.232} {0.325} {} {75} {(96.20, 45.12) (96.56, 45.46)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN14_RST} {} {0.009} {0.000} {0.074} {90.310} {0.241} {0.334} {} {} {} 
    INST {DATAPATH_I/U57} {A2} {v} {ZN} {v} {} {AND2_X1} {0.057} {0.000} {0.008} {} {0.298} {0.391} {} {1} {(109.19, 33.91) (108.83, 34.25)} 
    NET {} {} {} {} {} {DATAPATH_I/N371} {} {0.000} {0.000} {0.008} {1.232} {0.298} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.093} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.093} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 96
PATH 97
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_DRAM_OUTPUT_reg[23]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_DRAM_OUTPUT_reg[23]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.298}
    {=} {Slack Time} {0.093}
  END_SLK_CLC
  SLK 0.093
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.093} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.097} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.187} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.106} {0.199} {} {} {} 
    INST {DATAPATH_I/FE_OFC11_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.126} {0.000} {0.077} {} {0.232} {0.325} {} {71} {(111.40, 57.37) (111.77, 57.02)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN11_RST} {} {0.008} {0.000} {0.078} {93.267} {0.240} {0.333} {} {} {} 
    INST {DATAPATH_I/U393} {A2} {v} {ZN} {v} {} {AND2_X1} {0.058} {0.000} {0.008} {} {0.298} {0.391} {} {1} {(114.70, 45.12) (114.34, 45.45)} 
    NET {} {} {} {} {} {DATAPATH_I/N401} {} {0.000} {0.000} {0.008} {1.220} {0.298} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.093} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.093} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 97
PATH 98
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_IMM_reg[3]} {CK}
  ENDPT {DATAPATH_I/ID_EX_IMM_reg[3]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.040}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.390}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.298}
    {=} {Slack Time} {0.093}
  END_SLK_CLC
  SLK 0.093
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.093} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.097} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.187} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.196} {} {} {} 
    INST {DATAPATH_I/FE_OFC6_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.122} {0.000} {0.073} {} {0.225} {0.318} {} {66} {(91.07, 78.72) (91.44, 79.06)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN6_RST} {} {0.015} {0.000} {0.074} {88.035} {0.240} {0.333} {} {} {} 
    INST {DATAPATH_I/U405} {A2} {v} {ZN} {v} {} {AND2_X1} {0.058} {0.000} {0.009} {} {0.298} {0.390} {} {1} {(108.55, 78.72) (108.91, 79.05)} 
    NET {} {} {} {} {} {DATAPATH_I/N181} {} {0.000} {0.000} {0.009} {1.563} {0.298} {0.390} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.093} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.093} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 98
PATH 99
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_ALU_OUTPUT_reg[3]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_ALU_OUTPUT_reg[3]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.298}
    {=} {Slack Time} {0.093}
  END_SLK_CLC
  SLK 0.093
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.093} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.097} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.187} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.196} {} {} {} 
    INST {DATAPATH_I/FE_OFC8_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.121} {0.000} {0.073} {} {0.224} {0.317} {} {67} {(87.27, 109.52) (87.64, 109.86)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN8_RST} {} {0.017} {0.000} {0.074} {87.767} {0.241} {0.333} {} {} {} 
    INST {DATAPATH_I/U303} {A2} {v} {ZN} {v} {} {AND2_X1} {0.057} {0.000} {0.008} {} {0.298} {0.391} {} {1} {(109.95, 116.17) (109.59, 115.83)} 
    NET {} {} {} {} {} {DATAPATH_I/N278} {} {0.000} {0.000} {0.008} {1.408} {0.298} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.093} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.093} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 99
PATH 100
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_IMM_reg[14]} {CK}
  ENDPT {DATAPATH_I/ID_EX_IMM_reg[14]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.040}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.390}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.298}
    {=} {Slack Time} {0.093}
  END_SLK_CLC
  SLK 0.093
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.093} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.097} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.187} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.196} {} {} {} 
    INST {DATAPATH_I/FE_OFC6_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.122} {0.000} {0.073} {} {0.225} {0.318} {} {66} {(91.07, 78.72) (91.44, 79.06)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN6_RST} {} {0.014} {0.000} {0.074} {88.035} {0.240} {0.332} {} {} {} 
    INST {DATAPATH_I/U416} {A2} {v} {ZN} {v} {} {AND2_X1} {0.058} {0.000} {0.009} {} {0.298} {0.390} {} {1} {(97.03, 57.37) (96.67, 57.03)} 
    NET {} {} {} {} {} {DATAPATH_I/N192} {} {0.000} {0.000} {0.009} {1.635} {0.298} {0.390} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.093} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.093} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 100
PATH 101
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_IMM_reg[4]} {CK}
  ENDPT {DATAPATH_I/ID_EX_IMM_reg[4]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.298}
    {=} {Slack Time} {0.093}
  END_SLK_CLC
  SLK 0.093
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.093} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.097} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.187} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.196} {} {} {} 
    INST {DATAPATH_I/FE_OFC6_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.122} {0.000} {0.073} {} {0.225} {0.318} {} {66} {(91.07, 78.72) (91.44, 79.06)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN6_RST} {} {0.015} {0.000} {0.074} {88.035} {0.240} {0.333} {} {} {} 
    INST {DATAPATH_I/U406} {A2} {v} {ZN} {v} {} {AND2_X1} {0.058} {0.000} {0.008} {} {0.298} {0.391} {} {1} {(107.29, 76.97) (106.93, 76.63)} 
    NET {} {} {} {} {} {DATAPATH_I/N182} {} {0.000} {0.000} {0.008} {1.516} {0.298} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.093} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.093} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 101
PATH 102
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_ALU_OUTPUT_reg[27]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_ALU_OUTPUT_reg[27]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.298}
    {=} {Slack Time} {0.093}
  END_SLK_CLC
  SLK 0.093
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.093} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.097} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.187} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.107} {0.200} {} {} {} 
    INST {DATAPATH_I/FE_OFC14_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.125} {0.000} {0.074} {} {0.232} {0.325} {} {75} {(96.20, 45.12) (96.56, 45.46)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN14_RST} {} {0.009} {0.000} {0.074} {90.310} {0.241} {0.334} {} {} {} 
    INST {DATAPATH_I/U55} {A2} {v} {ZN} {v} {} {AND2_X1} {0.057} {0.000} {0.008} {} {0.298} {0.391} {} {1} {(113.56, 32.16) (113.20, 31.83)} 
    NET {} {} {} {} {} {DATAPATH_I/N373} {} {0.000} {0.000} {0.008} {1.159} {0.298} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.093} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.093} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 102
PATH 103
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_IMM_reg[15]} {CK}
  ENDPT {DATAPATH_I/ID_EX_IMM_reg[15]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.040}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.390}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.298}
    {=} {Slack Time} {0.093}
  END_SLK_CLC
  SLK 0.093
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.093} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.097} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.187} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.196} {} {} {} 
    INST {DATAPATH_I/FE_OFC6_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.122} {0.000} {0.073} {} {0.225} {0.318} {} {66} {(91.07, 78.72) (91.44, 79.06)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN6_RST} {} {0.014} {0.000} {0.074} {88.035} {0.240} {0.332} {} {} {} 
    INST {DATAPATH_I/U417} {A2} {v} {ZN} {v} {} {AND2_X1} {0.058} {0.000} {0.009} {} {0.298} {0.390} {} {1} {(97.34, 59.12) (97.70, 59.45)} 
    NET {} {} {} {} {} {DATAPATH_I/N193} {} {0.000} {0.000} {0.009} {1.629} {0.298} {0.390} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.093} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.093} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 103
PATH 104
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_IMM_reg[0]} {CK}
  ENDPT {DATAPATH_I/ID_EX_IMM_reg[0]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.040}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.390}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.297}
    {=} {Slack Time} {0.093}
  END_SLK_CLC
  SLK 0.093
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.093} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.097} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.188} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.196} {} {} {} 
    INST {DATAPATH_I/FE_OFC6_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.122} {0.000} {0.073} {} {0.225} {0.318} {} {66} {(91.07, 78.72) (91.44, 79.06)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN6_RST} {} {0.014} {0.000} {0.074} {88.035} {0.239} {0.332} {} {} {} 
    INST {DATAPATH_I/U402} {A2} {v} {ZN} {v} {} {AND2_X1} {0.058} {0.000} {0.009} {} {0.297} {0.390} {} {1} {(104.25, 57.37) (103.89, 57.03)} 
    NET {} {} {} {} {} {DATAPATH_I/N178} {} {0.000} {0.000} {0.009} {1.615} {0.297} {0.390} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.093} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.093} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 104
PATH 105
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_IMM_reg[13]} {CK}
  ENDPT {DATAPATH_I/ID_EX_IMM_reg[13]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.297}
    {=} {Slack Time} {0.093}
  END_SLK_CLC
  SLK 0.093
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.093} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.097} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.188} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.197} {} {} {} 
    INST {DATAPATH_I/FE_OFC6_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.122} {0.000} {0.073} {} {0.225} {0.319} {} {66} {(91.07, 78.72) (91.44, 79.06)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN6_RST} {} {0.014} {0.000} {0.074} {88.035} {0.240} {0.333} {} {} {} 
    INST {DATAPATH_I/U415} {A2} {v} {ZN} {v} {} {AND2_X1} {0.058} {0.000} {0.008} {} {0.297} {0.391} {} {1} {(96.58, 59.12) (96.94, 59.45)} 
    NET {} {} {} {} {} {DATAPATH_I/N191} {} {0.000} {0.000} {0.008} {1.508} {0.297} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.093} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.093} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 105
PATH 106
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_NPC_reg[23]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_NPC_reg[23]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.297}
    {=} {Slack Time} {0.093}
  END_SLK_CLC
  SLK 0.093
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.093} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.097} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.188} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.106} {0.199} {} {} {} 
    INST {DATAPATH_I/FE_OFC11_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.126} {0.000} {0.077} {} {0.232} {0.325} {} {71} {(111.40, 57.37) (111.77, 57.02)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN11_RST} {} {0.007} {0.000} {0.078} {93.267} {0.239} {0.333} {} {} {} 
    INST {DATAPATH_I/U96} {A2} {v} {ZN} {v} {} {AND2_X1} {0.058} {0.000} {0.008} {} {0.297} {0.391} {} {1} {(115.65, 48.97) (115.29, 48.63)} 
    NET {} {} {} {} {} {DATAPATH_I/N233} {} {0.000} {0.000} {0.008} {1.224} {0.297} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.093} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.093} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 106
PATH 107
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_NPC_reg[20]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_NPC_reg[20]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.297}
    {=} {Slack Time} {0.094}
  END_SLK_CLC
  SLK 0.094
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.094} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.097} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.188} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.197} {} {} {} 
    INST {DATAPATH_I/FE_OFC6_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.122} {0.000} {0.073} {} {0.225} {0.319} {} {66} {(91.07, 78.72) (91.44, 79.06)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN6_RST} {} {0.014} {0.000} {0.074} {88.035} {0.239} {0.333} {} {} {} 
    INST {DATAPATH_I/U195} {A2} {v} {ZN} {v} {} {AND2_X1} {0.058} {0.000} {0.008} {} {0.297} {0.390} {} {1} {(109.95, 54.56) (109.59, 54.23)} 
    NET {} {} {} {} {} {DATAPATH_I/N333} {} {0.000} {0.000} {0.008} {1.492} {0.297} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.094} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.094} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 107
PATH 108
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_BRANCH_DETECT_reg} {CK}
  ENDPT {DATAPATH_I/EX_MEM_BRANCH_DETECT_reg} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.297}
    {=} {Slack Time} {0.094}
  END_SLK_CLC
  SLK 0.094
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.094} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.098} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.188} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.197} {} {} {} 
    INST {DATAPATH_I/FE_OFC6_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.122} {0.000} {0.073} {} {0.225} {0.319} {} {66} {(91.07, 78.72) (91.44, 79.06)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN6_RST} {} {0.015} {0.000} {0.074} {88.035} {0.240} {0.334} {} {} {} 
    INST {DATAPATH_I/U267} {A2} {v} {ZN} {v} {} {AND2_X1} {0.057} {0.000} {0.008} {} {0.297} {0.391} {} {1} {(109.57, 76.97) (109.21, 76.63)} 
    NET {} {} {} {} {} {DATAPATH_I/N307} {} {0.000} {0.000} {0.008} {1.260} {0.297} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.094} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.094} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 108
PATH 109
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_NPC_reg[18]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_NPC_reg[18]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.297}
    {=} {Slack Time} {0.094}
  END_SLK_CLC
  SLK 0.094
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.094} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.098} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.188} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.197} {} {} {} 
    INST {DATAPATH_I/FE_OFC6_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.122} {0.000} {0.073} {} {0.225} {0.319} {} {66} {(91.07, 78.72) (91.44, 79.06)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN6_RST} {} {0.014} {0.000} {0.074} {88.035} {0.240} {0.333} {} {} {} 
    INST {DATAPATH_I/U101} {A2} {v} {ZN} {v} {} {AND2_X1} {0.057} {0.000} {0.008} {} {0.297} {0.391} {} {1} {(98.74, 60.16) (98.38, 59.83)} 
    NET {} {} {} {} {} {DATAPATH_I/N228} {} {0.000} {0.000} {0.008} {1.326} {0.297} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.094} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.094} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 109
PATH 110
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_ALU_OUTPUT_reg[6]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_ALU_OUTPUT_reg[6]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.297}
    {=} {Slack Time} {0.094}
  END_SLK_CLC
  SLK 0.094
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.094} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.098} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.188} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.197} {} {} {} 
    INST {DATAPATH_I/FE_OFC8_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.121} {0.000} {0.073} {} {0.224} {0.318} {} {67} {(87.27, 109.52) (87.64, 109.86)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN8_RST} {} {0.016} {0.000} {0.074} {87.767} {0.239} {0.333} {} {} {} 
    INST {DATAPATH_I/U300} {A2} {v} {ZN} {v} {} {AND2_X1} {0.057} {0.000} {0.008} {} {0.297} {0.391} {} {1} {(111.09, 124.56) (110.73, 124.23)} 
    NET {} {} {} {} {} {DATAPATH_I/N281} {} {0.000} {0.000} {0.008} {1.382} {0.297} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.094} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.094} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 110
PATH 111
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_IMM_reg[12]} {CK}
  ENDPT {DATAPATH_I/ID_EX_IMM_reg[12]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.297}
    {=} {Slack Time} {0.094}
  END_SLK_CLC
  SLK 0.094
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.094} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.098} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.188} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.197} {} {} {} 
    INST {DATAPATH_I/FE_OFC6_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.122} {0.000} {0.073} {} {0.225} {0.319} {} {66} {(91.07, 78.72) (91.44, 79.06)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN6_RST} {} {0.014} {0.000} {0.074} {88.035} {0.240} {0.334} {} {} {} 
    INST {DATAPATH_I/U414} {A2} {v} {ZN} {v} {} {AND2_X1} {0.057} {0.000} {0.008} {} {0.297} {0.391} {} {1} {(95.70, 59.12) (95.34, 59.45)} 
    NET {} {} {} {} {} {DATAPATH_I/N190} {} {0.000} {0.000} {0.008} {1.295} {0.297} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.094} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.094} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 111
PATH 112
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_ALU_OUTPUT_reg[16]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_ALU_OUTPUT_reg[16]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.296}
    {=} {Slack Time} {0.094}
  END_SLK_CLC
  SLK 0.094
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.094} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.098} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.189} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.197} {} {} {} 
    INST {DATAPATH_I/FE_OFC6_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.122} {0.000} {0.073} {} {0.225} {0.319} {} {66} {(91.07, 78.72) (91.44, 79.06)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN6_RST} {} {0.014} {0.000} {0.074} {88.035} {0.240} {0.334} {} {} {} 
    INST {DATAPATH_I/U261} {A2} {v} {ZN} {v} {} {AND2_X1} {0.057} {0.000} {0.008} {} {0.296} {0.391} {} {1} {(111.09, 73.11) (110.73, 73.45)} 
    NET {} {} {} {} {} {DATAPATH_I/N291} {} {0.000} {0.000} {0.008} {1.253} {0.296} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.094} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.094} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 112
PATH 113
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_IMM_reg[20]} {CK}
  ENDPT {DATAPATH_I/ID_EX_IMM_reg[20]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.296}
    {=} {Slack Time} {0.094}
  END_SLK_CLC
  SLK 0.094
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.094} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.098} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.189} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.107} {0.201} {} {} {} 
    INST {DATAPATH_I/FE_OFC14_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.125} {0.000} {0.074} {} {0.232} {0.327} {} {75} {(96.20, 45.12) (96.56, 45.46)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN14_RST} {} {0.007} {0.000} {0.074} {90.310} {0.239} {0.333} {} {} {} 
    INST {DATAPATH_I/U422} {A2} {v} {ZN} {v} {} {AND2_X1} {0.057} {0.000} {0.008} {} {0.296} {0.391} {} {1} {(103.04, 39.52) (103.40, 39.85)} 
    NET {} {} {} {} {} {DATAPATH_I/N198} {} {0.000} {0.000} {0.008} {1.389} {0.296} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.094} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.094} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 113
PATH 114
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_DRAM_OUTPUT_reg[20]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_DRAM_OUTPUT_reg[20]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.296}
    {=} {Slack Time} {0.094}
  END_SLK_CLC
  SLK 0.094
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.094} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.098} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.189} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.197} {} {} {} 
    INST {DATAPATH_I/FE_OFC6_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.122} {0.000} {0.073} {} {0.225} {0.319} {} {66} {(91.07, 78.72) (91.44, 79.06)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN6_RST} {} {0.014} {0.000} {0.074} {88.035} {0.239} {0.333} {} {} {} 
    INST {DATAPATH_I/U390} {A2} {v} {ZN} {v} {} {AND2_X1} {0.057} {0.000} {0.008} {} {0.296} {0.391} {} {1} {(109.95, 51.77) (109.59, 51.43)} 
    NET {} {} {} {} {} {DATAPATH_I/N398} {} {0.000} {0.000} {0.008} {1.304} {0.296} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.094} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.094} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 114
PATH 115
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_NPC_reg[26]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_NPC_reg[26]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.296}
    {=} {Slack Time} {0.094}
  END_SLK_CLC
  SLK 0.094
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.094} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.098} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.189} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.106} {0.201} {} {} {} 
    INST {DATAPATH_I/FE_OFC13_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.124} {0.000} {0.075} {} {0.230} {0.324} {} {73} {(107.60, 32.16) (107.97, 31.82)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN13_RST} {} {0.009} {0.000} {0.076} {91.059} {0.239} {0.333} {} {} {} 
    INST {DATAPATH_I/U93} {A2} {v} {ZN} {v} {} {AND2_X1} {0.058} {0.000} {0.008} {} {0.296} {0.391} {} {1} {(123.63, 32.16) (123.27, 31.83)} 
    NET {} {} {} {} {} {DATAPATH_I/N236} {} {0.000} {0.000} {0.008} {1.269} {0.296} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.094} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.094} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 115
PATH 116
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_ALU_OUTPUT_reg[20]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_ALU_OUTPUT_reg[20]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.296}
    {=} {Slack Time} {0.094}
  END_SLK_CLC
  SLK 0.094
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.094} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.098} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.189} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.198} {} {} {} 
    INST {DATAPATH_I/FE_OFC6_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.122} {0.000} {0.073} {} {0.225} {0.320} {} {66} {(91.07, 78.72) (91.44, 79.06)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN6_RST} {} {0.014} {0.000} {0.074} {88.035} {0.239} {0.334} {} {} {} 
    INST {DATAPATH_I/U62} {A2} {v} {ZN} {v} {} {AND2_X1} {0.057} {0.000} {0.008} {} {0.296} {0.391} {} {1} {(109.88, 56.31) (110.24, 56.65)} 
    NET {} {} {} {} {} {DATAPATH_I/N366} {} {0.000} {0.000} {0.008} {1.285} {0.296} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.094} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.094} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 116
PATH 117
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_ALU_OUTPUT_reg[4]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_ALU_OUTPUT_reg[4]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.296}
    {=} {Slack Time} {0.094}
  END_SLK_CLC
  SLK 0.094
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.094} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.098} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.189} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.198} {} {} {} 
    INST {DATAPATH_I/FE_OFC8_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.121} {0.000} {0.073} {} {0.224} {0.318} {} {67} {(87.27, 109.52) (87.64, 109.86)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN8_RST} {} {0.016} {0.000} {0.074} {87.767} {0.239} {0.334} {} {} {} 
    INST {DATAPATH_I/U302} {A2} {v} {ZN} {v} {} {AND2_X1} {0.057} {0.000} {0.008} {} {0.296} {0.391} {} {1} {(112.04, 126.31) (111.68, 126.65)} 
    NET {} {} {} {} {} {DATAPATH_I/N279} {} {0.000} {0.000} {0.008} {1.240} {0.296} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.094} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.094} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 117
PATH 118
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_NPC_reg[26]} {CK}
  ENDPT {DATAPATH_I/ID_EX_NPC_reg[26]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.296}
    {=} {Slack Time} {0.094}
  END_SLK_CLC
  SLK 0.094
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.094} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.098} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.189} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.106} {0.201} {} {} {} 
    INST {DATAPATH_I/FE_OFC13_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.124} {0.000} {0.075} {} {0.230} {0.325} {} {73} {(107.60, 32.16) (107.97, 31.82)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN13_RST} {} {0.008} {0.000} {0.076} {91.059} {0.238} {0.333} {} {} {} 
    INST {DATAPATH_I/U184} {A2} {v} {ZN} {v} {} {AND2_X1} {0.058} {0.000} {0.008} {} {0.296} {0.391} {} {1} {(126.60, 26.57) (126.96, 26.23)} 
    NET {} {} {} {} {} {DATAPATH_I/N92} {} {0.000} {0.000} {0.008} {1.357} {0.296} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.094} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.094} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 118
PATH 119
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_NPC_reg[30]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_NPC_reg[30]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.296}
    {=} {Slack Time} {0.094}
  END_SLK_CLC
  SLK 0.094
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.094} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.098} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.189} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.106} {0.201} {} {} {} 
    INST {DATAPATH_I/FE_OFC13_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.124} {0.000} {0.075} {} {0.230} {0.325} {} {73} {(107.60, 32.16) (107.97, 31.82)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN13_RST} {} {0.009} {0.000} {0.076} {91.059} {0.239} {0.333} {} {} {} 
    INST {DATAPATH_I/U89} {A2} {v} {ZN} {v} {} {AND2_X1} {0.057} {0.000} {0.008} {} {0.296} {0.391} {} {1} {(123.25, 31.12) (122.89, 31.45)} 
    NET {} {} {} {} {} {DATAPATH_I/N240} {} {0.000} {0.000} {0.008} {1.218} {0.296} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.094} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.094} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 119
PATH 120
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_ALU_OUTPUT_reg[21]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_ALU_OUTPUT_reg[21]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.296}
    {=} {Slack Time} {0.095}
  END_SLK_CLC
  SLK 0.095
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.095} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.098} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.189} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.198} {} {} {} 
    INST {DATAPATH_I/FE_OFC6_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.122} {0.000} {0.073} {} {0.225} {0.320} {} {66} {(91.07, 78.72) (91.44, 79.06)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN6_RST} {} {0.014} {0.000} {0.074} {88.035} {0.239} {0.334} {} {} {} 
    INST {DATAPATH_I/U61} {A2} {v} {ZN} {v} {} {AND2_X1} {0.057} {0.000} {0.008} {} {0.296} {0.391} {} {1} {(102.35, 51.77) (101.99, 51.43)} 
    NET {} {} {} {} {} {DATAPATH_I/N367} {} {0.000} {0.000} {0.008} {1.204} {0.296} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.095} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.095} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 120
PATH 121
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_ALU_OUTPUT_reg[5]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_ALU_OUTPUT_reg[5]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.296}
    {=} {Slack Time} {0.095}
  END_SLK_CLC
  SLK 0.095
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.095} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.099} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.189} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.198} {} {} {} 
    INST {DATAPATH_I/FE_OFC8_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.121} {0.000} {0.073} {} {0.224} {0.318} {} {67} {(87.27, 109.52) (87.64, 109.86)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN8_RST} {} {0.015} {0.000} {0.074} {87.767} {0.239} {0.334} {} {} {} 
    INST {DATAPATH_I/U301} {A2} {v} {ZN} {v} {} {AND2_X1} {0.057} {0.000} {0.008} {} {0.296} {0.391} {} {1} {(109.76, 126.31) (109.40, 126.65)} 
    NET {} {} {} {} {} {DATAPATH_I/N280} {} {0.000} {0.000} {0.008} {1.195} {0.296} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.095} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.095} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 121
PATH 122
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/IF_ID_NPC_reg[18]} {CK}
  ENDPT {DATAPATH_I/IF_ID_NPC_reg[18]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.296}
    {=} {Slack Time} {0.095}
  END_SLK_CLC
  SLK 0.095
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.095} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.099} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.189} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.198} {} {} {} 
    INST {DATAPATH_I/FE_OFC6_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.122} {0.000} {0.073} {} {0.225} {0.320} {} {66} {(91.07, 78.72) (91.44, 79.06)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN6_RST} {} {0.014} {0.000} {0.074} {88.035} {0.239} {0.334} {} {} {} 
    INST {DATAPATH_I/U282} {A2} {v} {ZN} {v} {} {AND2_X1} {0.057} {0.000} {0.008} {} {0.296} {0.391} {} {1} {(106.91, 67.52) (106.55, 67.85)} 
    NET {} {} {} {} {} {DATAPATH_I/N20} {} {0.000} {0.000} {0.008} {1.276} {0.296} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.095} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.095} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 122
PATH 123
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_NPC_reg[4]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_NPC_reg[4]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.296}
    {=} {Slack Time} {0.095}
  END_SLK_CLC
  SLK 0.095
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.095} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.099} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.189} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.198} {} {} {} 
    INST {DATAPATH_I/FE_OFC8_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.121} {0.000} {0.073} {} {0.224} {0.319} {} {67} {(87.27, 109.52) (87.64, 109.86)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN8_RST} {} {0.014} {0.000} {0.074} {87.767} {0.238} {0.333} {} {} {} 
    INST {DATAPATH_I/U114} {A2} {v} {ZN} {v} {} {AND2_X1} {0.058} {0.000} {0.008} {} {0.296} {0.391} {} {1} {(89.24, 126.31) (88.88, 126.65)} 
    NET {} {} {} {} {} {DATAPATH_I/N214} {} {0.000} {0.000} {0.008} {1.452} {0.296} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.095} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.095} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 123
PATH 124
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_IMM_reg[19]} {CK}
  ENDPT {DATAPATH_I/ID_EX_IMM_reg[19]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.040}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.390}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.295}
    {=} {Slack Time} {0.095}
  END_SLK_CLC
  SLK 0.095
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.095} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.099} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.189} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.107} {0.202} {} {} {} 
    INST {DATAPATH_I/FE_OFC14_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.125} {0.000} {0.074} {} {0.232} {0.327} {} {75} {(96.20, 45.12) (96.56, 45.46)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN14_RST} {} {0.005} {0.000} {0.074} {90.310} {0.237} {0.332} {} {} {} 
    INST {DATAPATH_I/U421} {A2} {v} {ZN} {v} {} {AND2_X1} {0.058} {0.000} {0.009} {} {0.295} {0.390} {} {1} {(104.56, 43.37) (104.92, 43.03)} 
    NET {} {} {} {} {} {DATAPATH_I/N197} {} {0.000} {0.000} {0.009} {1.756} {0.295} {0.390} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.095} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.095} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 124
PATH 125
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/IF_ID_NPC_reg[24]} {CK}
  ENDPT {DATAPATH_I/IF_ID_NPC_reg[24]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.296}
    {=} {Slack Time} {0.095}
  END_SLK_CLC
  SLK 0.095
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.095} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.099} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.189} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.106} {0.201} {} {} {} 
    INST {DATAPATH_I/FE_OFC13_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.124} {0.000} {0.075} {} {0.230} {0.325} {} {73} {(107.60, 32.16) (107.97, 31.82)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN13_RST} {} {0.008} {0.000} {0.076} {91.059} {0.238} {0.333} {} {} {} 
    INST {DATAPATH_I/U276} {A2} {v} {ZN} {v} {} {AND2_X1} {0.057} {0.000} {0.008} {} {0.296} {0.391} {} {1} {(126.86, 28.32) (126.50, 28.65)} 
    NET {} {} {} {} {} {DATAPATH_I/N26} {} {0.000} {0.000} {0.008} {1.212} {0.296} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.095} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.095} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 125
PATH 126
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_ALU_OUTPUT_reg[19]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_ALU_OUTPUT_reg[19]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.296}
    {=} {Slack Time} {0.095}
  END_SLK_CLC
  SLK 0.095
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.095} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.099} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.190} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.198} {} {} {} 
    INST {DATAPATH_I/FE_OFC6_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.122} {0.000} {0.073} {} {0.225} {0.320} {} {66} {(91.07, 78.72) (91.44, 79.06)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN6_RST} {} {0.014} {0.000} {0.074} {88.035} {0.239} {0.334} {} {} {} 
    INST {DATAPATH_I/U63} {A2} {v} {ZN} {v} {} {AND2_X1} {0.057} {0.000} {0.008} {} {0.296} {0.391} {} {1} {(110.45, 60.16) (110.81, 59.83)} 
    NET {} {} {} {} {} {DATAPATH_I/N365} {} {0.000} {0.000} {0.008} {1.161} {0.296} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.095} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.095} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 126
PATH 127
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_NPC_reg[22]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_NPC_reg[22]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.040}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.390}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.295}
    {=} {Slack Time} {0.095}
  END_SLK_CLC
  SLK 0.095
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.095} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.099} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.190} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.106} {0.201} {} {} {} 
    INST {DATAPATH_I/FE_OFC11_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.126} {0.000} {0.077} {} {0.232} {0.327} {} {71} {(111.40, 57.37) (111.77, 57.02)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN11_RST} {} {0.004} {0.000} {0.078} {93.267} {0.236} {0.331} {} {} {} 
    INST {DATAPATH_I/U97} {A2} {v} {ZN} {v} {} {AND2_X1} {0.059} {0.000} {0.009} {} {0.295} {0.390} {} {1} {(114.51, 50.72) (114.15, 51.05)} 
    NET {} {} {} {} {} {DATAPATH_I/N232} {} {0.000} {0.000} {0.009} {1.624} {0.295} {0.390} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.095} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.095} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 127
PATH 128
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_NPC_reg[18]} {CK}
  ENDPT {DATAPATH_I/ID_EX_NPC_reg[18]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.295}
    {=} {Slack Time} {0.095}
  END_SLK_CLC
  SLK 0.095
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.095} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.099} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.190} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.198} {} {} {} 
    INST {DATAPATH_I/FE_OFC6_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.122} {0.000} {0.073} {} {0.225} {0.320} {} {66} {(91.07, 78.72) (91.44, 79.06)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN6_RST} {} {0.013} {0.000} {0.074} {88.035} {0.238} {0.333} {} {} {} 
    INST {DATAPATH_I/U154} {A2} {v} {ZN} {v} {} {AND2_X1} {0.058} {0.000} {0.008} {} {0.295} {0.390} {} {1} {(104.44, 62.97) (104.08, 62.63)} 
    NET {} {} {} {} {} {DATAPATH_I/N84} {} {0.000} {0.000} {0.008} {1.489} {0.295} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.095} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.095} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 128
PATH 129
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_NPC_reg[31]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_NPC_reg[31]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.295}
    {=} {Slack Time} {0.095}
  END_SLK_CLC
  SLK 0.095
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.095} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.099} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.190} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.106} {0.202} {} {} {} 
    INST {DATAPATH_I/FE_OFC13_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.124} {0.000} {0.075} {} {0.230} {0.325} {} {73} {(107.60, 32.16) (107.97, 31.82)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN13_RST} {} {0.008} {0.000} {0.076} {91.059} {0.238} {0.333} {} {} {} 
    INST {DATAPATH_I/U88} {A2} {v} {ZN} {v} {} {AND2_X1} {0.057} {0.000} {0.008} {} {0.295} {0.391} {} {1} {(122.30, 28.32) (121.94, 28.65)} 
    NET {} {} {} {} {} {DATAPATH_I/N241} {} {0.000} {0.000} {0.008} {1.190} {0.295} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.095} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.095} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 129
PATH 130
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_NPC_reg[6]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_NPC_reg[6]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.295}
    {=} {Slack Time} {0.095}
  END_SLK_CLC
  SLK 0.095
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.095} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.099} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.190} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.198} {} {} {} 
    INST {DATAPATH_I/FE_OFC8_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.121} {0.000} {0.073} {} {0.224} {0.319} {} {67} {(87.27, 109.52) (87.64, 109.86)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN8_RST} {} {0.014} {0.000} {0.074} {87.767} {0.238} {0.333} {} {} {} 
    INST {DATAPATH_I/U112} {A2} {v} {ZN} {v} {} {AND2_X1} {0.057} {0.000} {0.008} {} {0.295} {0.391} {} {1} {(91.71, 124.56) (91.35, 124.23)} 
    NET {} {} {} {} {} {DATAPATH_I/N216} {} {0.000} {0.000} {0.008} {1.311} {0.295} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.095} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.095} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 130
PATH 131
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_NPC_reg[6]} {CK}
  ENDPT {DATAPATH_I/ID_EX_NPC_reg[6]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.295}
    {=} {Slack Time} {0.095}
  END_SLK_CLC
  SLK 0.095
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.095} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.099} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.190} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.198} {} {} {} 
    INST {DATAPATH_I/FE_OFC8_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.121} {0.000} {0.073} {} {0.224} {0.319} {} {67} {(87.27, 109.52) (87.64, 109.86)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN8_RST} {} {0.014} {0.000} {0.074} {87.767} {0.238} {0.333} {} {} {} 
    INST {DATAPATH_I/U166} {A2} {v} {ZN} {v} {} {AND2_X1} {0.057} {0.000} {0.008} {} {0.295} {0.391} {} {1} {(94.37, 124.56) (94.01, 124.23)} 
    NET {} {} {} {} {} {DATAPATH_I/N72} {} {0.000} {0.000} {0.008} {1.314} {0.295} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.095} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.095} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 131
PATH 132
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_ALU_OUTPUT_reg[31]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_ALU_OUTPUT_reg[31]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.295}
    {=} {Slack Time} {0.095}
  END_SLK_CLC
  SLK 0.095
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.095} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.099} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.190} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.106} {0.202} {} {} {} 
    INST {DATAPATH_I/FE_OFC13_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.124} {0.000} {0.075} {} {0.230} {0.325} {} {73} {(107.60, 32.16) (107.97, 31.82)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN13_RST} {} {0.007} {0.000} {0.076} {91.059} {0.238} {0.333} {} {} {} 
    INST {DATAPATH_I/U51} {A2} {v} {ZN} {v} {} {AND2_X1} {0.058} {0.000} {0.008} {} {0.295} {0.391} {} {1} {(120.71, 28.32) (121.07, 28.65)} 
    NET {} {} {} {} {} {DATAPATH_I/N377} {} {0.000} {0.000} {0.008} {1.279} {0.295} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.095} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.095} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 132
PATH 133
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_NPC_reg[5]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_NPC_reg[5]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.295}
    {=} {Slack Time} {0.095}
  END_SLK_CLC
  SLK 0.095
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.095} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.099} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.190} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.199} {} {} {} 
    INST {DATAPATH_I/FE_OFC8_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.121} {0.000} {0.073} {} {0.224} {0.319} {} {67} {(87.27, 109.52) (87.64, 109.86)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN8_RST} {} {0.014} {0.000} {0.074} {87.767} {0.238} {0.334} {} {} {} 
    INST {DATAPATH_I/U210} {A2} {v} {ZN} {v} {} {AND2_X1} {0.057} {0.000} {0.008} {} {0.295} {0.391} {} {1} {(87.53, 130.16) (87.17, 129.83)} 
    NET {} {} {} {} {} {DATAPATH_I/N318} {} {0.000} {0.000} {0.008} {1.278} {0.295} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.095} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.095} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 133
PATH 134
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_NPC_reg[7]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_NPC_reg[7]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.295}
    {=} {Slack Time} {0.095}
  END_SLK_CLC
  SLK 0.095
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.095} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.099} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.190} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.199} {} {} {} 
    INST {DATAPATH_I/FE_OFC8_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.121} {0.000} {0.073} {} {0.224} {0.319} {} {67} {(87.27, 109.52) (87.64, 109.86)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN8_RST} {} {0.014} {0.000} {0.074} {87.767} {0.238} {0.334} {} {} {} 
    INST {DATAPATH_I/U208} {A2} {v} {ZN} {v} {} {AND2_X1} {0.057} {0.000} {0.008} {} {0.295} {0.391} {} {1} {(90.38, 124.56) (90.02, 124.23)} 
    NET {} {} {} {} {} {DATAPATH_I/N320} {} {0.000} {0.000} {0.008} {1.260} {0.295} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.095} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.095} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 134
PATH 135
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_NPC_reg[7]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_NPC_reg[7]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.295}
    {=} {Slack Time} {0.095}
  END_SLK_CLC
  SLK 0.095
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.095} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.099} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.190} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.199} {} {} {} 
    INST {DATAPATH_I/FE_OFC8_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.121} {0.000} {0.073} {} {0.224} {0.319} {} {67} {(87.27, 109.52) (87.64, 109.86)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN8_RST} {} {0.014} {0.000} {0.074} {87.767} {0.238} {0.334} {} {} {} 
    INST {DATAPATH_I/U111} {A2} {v} {ZN} {v} {} {AND2_X1} {0.057} {0.000} {0.008} {} {0.295} {0.391} {} {1} {(94.37, 121.77) (94.01, 121.43)} 
    NET {} {} {} {} {} {DATAPATH_I/N217} {} {0.000} {0.000} {0.008} {1.238} {0.295} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.095} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.095} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 135
PATH 136
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_NPC_reg[3]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_NPC_reg[3]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.295}
    {=} {Slack Time} {0.095}
  END_SLK_CLC
  SLK 0.095
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.095} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.099} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.190} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.199} {} {} {} 
    INST {DATAPATH_I/FE_OFC8_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.121} {0.000} {0.073} {} {0.224} {0.319} {} {67} {(87.27, 109.52) (87.64, 109.86)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN8_RST} {} {0.014} {0.000} {0.074} {87.767} {0.238} {0.334} {} {} {} 
    INST {DATAPATH_I/U115} {A2} {v} {ZN} {v} {} {AND2_X1} {0.057} {0.000} {0.008} {} {0.295} {0.391} {} {1} {(93.04, 124.56) (92.68, 124.23)} 
    NET {} {} {} {} {} {DATAPATH_I/N213} {} {0.000} {0.000} {0.008} {1.231} {0.295} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.095} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.095} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 136
PATH 137
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_NPC_reg[2]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_NPC_reg[2]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.295}
    {=} {Slack Time} {0.095}
  END_SLK_CLC
  SLK 0.095
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.095} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.099} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.190} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.199} {} {} {} 
    INST {DATAPATH_I/FE_OFC8_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.121} {0.000} {0.073} {} {0.224} {0.319} {} {67} {(87.27, 109.52) (87.64, 109.86)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN8_RST} {} {0.014} {0.000} {0.074} {87.767} {0.238} {0.334} {} {} {} 
    INST {DATAPATH_I/U116} {A2} {v} {ZN} {v} {} {AND2_X1} {0.057} {0.000} {0.008} {} {0.295} {0.391} {} {1} {(94.37, 123.52) (94.01, 123.85)} 
    NET {} {} {} {} {} {DATAPATH_I/N212} {} {0.000} {0.000} {0.008} {1.253} {0.295} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.095} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.095} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 137
PATH 138
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_NPC_reg[23]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_NPC_reg[23]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.295}
    {=} {Slack Time} {0.095}
  END_SLK_CLC
  SLK 0.095
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.095} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.099} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.190} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.107} {0.202} {} {} {} 
    INST {DATAPATH_I/FE_OFC14_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.125} {0.000} {0.074} {} {0.232} {0.328} {} {75} {(96.20, 45.12) (96.56, 45.46)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN14_RST} {} {0.006} {0.000} {0.074} {90.310} {0.238} {0.333} {} {} {} 
    INST {DATAPATH_I/U189} {A2} {v} {ZN} {v} {} {AND2_X1} {0.057} {0.000} {0.008} {} {0.295} {0.391} {} {1} {(111.66, 47.91) (111.30, 48.25)} 
    NET {} {} {} {} {} {DATAPATH_I/N336} {} {0.000} {0.000} {0.008} {1.303} {0.295} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.095} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.095} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 138
PATH 139
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_NPC_reg[6]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_NPC_reg[6]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.295}
    {=} {Slack Time} {0.095}
  END_SLK_CLC
  SLK 0.095
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.095} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.099} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.190} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.199} {} {} {} 
    INST {DATAPATH_I/FE_OFC8_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.121} {0.000} {0.073} {} {0.224} {0.319} {} {67} {(87.27, 109.52) (87.64, 109.86)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN8_RST} {} {0.014} {0.000} {0.074} {87.767} {0.238} {0.334} {} {} {} 
    INST {DATAPATH_I/U209} {A2} {v} {ZN} {v} {} {AND2_X1} {0.057} {0.000} {0.008} {} {0.295} {0.391} {} {1} {(88.10, 127.37) (87.74, 127.03)} 
    NET {} {} {} {} {} {DATAPATH_I/N319} {} {0.000} {0.000} {0.008} {1.239} {0.295} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.095} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.095} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 139
PATH 140
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_NPC_reg[22]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_NPC_reg[22]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.295}
    {=} {Slack Time} {0.096}
  END_SLK_CLC
  SLK 0.096
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.096} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.099} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.190} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.107} {0.202} {} {} {} 
    INST {DATAPATH_I/FE_OFC14_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.125} {0.000} {0.074} {} {0.232} {0.328} {} {75} {(96.20, 45.12) (96.56, 45.46)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN14_RST} {} {0.005} {0.000} {0.074} {90.310} {0.238} {0.333} {} {} {} 
    INST {DATAPATH_I/U191} {A2} {v} {ZN} {v} {} {AND2_X1} {0.057} {0.000} {0.008} {} {0.295} {0.391} {} {1} {(107.79, 48.97) (108.15, 48.63)} 
    NET {} {} {} {} {} {DATAPATH_I/N335} {} {0.000} {0.000} {0.008} {1.333} {0.295} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.096} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.096} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 140
PATH 141
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_NPC_reg[2]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_NPC_reg[2]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.295}
    {=} {Slack Time} {0.096}
  END_SLK_CLC
  SLK 0.096
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.096} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.100} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.190} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.199} {} {} {} 
    INST {DATAPATH_I/FE_OFC8_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.121} {0.000} {0.073} {} {0.224} {0.319} {} {67} {(87.27, 109.52) (87.64, 109.86)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN8_RST} {} {0.014} {0.000} {0.074} {87.767} {0.238} {0.334} {} {} {} 
    INST {DATAPATH_I/U213} {A2} {v} {ZN} {v} {} {AND2_X1} {0.057} {0.000} {0.008} {} {0.295} {0.391} {} {1} {(89.24, 123.52) (88.88, 123.85)} 
    NET {} {} {} {} {} {DATAPATH_I/N315} {} {0.000} {0.000} {0.008} {1.220} {0.295} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.096} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.096} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 141
PATH 142
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_NPC_reg[3]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_NPC_reg[3]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.295}
    {=} {Slack Time} {0.096}
  END_SLK_CLC
  SLK 0.096
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.096} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.100} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.190} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.199} {} {} {} 
    INST {DATAPATH_I/FE_OFC8_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.121} {0.000} {0.073} {} {0.224} {0.320} {} {67} {(87.27, 109.52) (87.64, 109.86)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN8_RST} {} {0.014} {0.000} {0.074} {87.767} {0.238} {0.334} {} {} {} 
    INST {DATAPATH_I/U212} {A2} {v} {ZN} {v} {} {AND2_X1} {0.057} {0.000} {0.008} {} {0.295} {0.391} {} {1} {(88.10, 126.31) (87.74, 126.65)} 
    NET {} {} {} {} {} {DATAPATH_I/N316} {} {0.000} {0.000} {0.008} {1.224} {0.295} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.096} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.096} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 142
PATH 143
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_ALU_OUTPUT_reg[22]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_ALU_OUTPUT_reg[22]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.295}
    {=} {Slack Time} {0.096}
  END_SLK_CLC
  SLK 0.096
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.096} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.100} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.190} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.107} {0.203} {} {} {} 
    INST {DATAPATH_I/FE_OFC14_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.125} {0.000} {0.074} {} {0.232} {0.328} {} {75} {(96.20, 45.12) (96.56, 45.46)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN14_RST} {} {0.006} {0.000} {0.074} {90.310} {0.238} {0.334} {} {} {} 
    INST {DATAPATH_I/U60} {A2} {v} {ZN} {v} {} {AND2_X1} {0.057} {0.000} {0.008} {} {0.295} {0.391} {} {1} {(110.26, 50.72) (110.62, 51.05)} 
    NET {} {} {} {} {} {DATAPATH_I/N368} {} {0.000} {0.000} {0.008} {1.208} {0.295} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.096} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.096} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 143
PATH 144
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_ALU_OUTPUT_reg[26]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_ALU_OUTPUT_reg[26]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.040}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.390}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.295}
    {=} {Slack Time} {0.096}
  END_SLK_CLC
  SLK 0.096
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.096} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.100} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.190} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.106} {0.202} {} {} {} 
    INST {DATAPATH_I/FE_OFC13_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.124} {0.000} {0.075} {} {0.230} {0.326} {} {73} {(107.60, 32.16) (107.97, 31.82)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN13_RST} {} {0.006} {0.000} {0.076} {91.059} {0.236} {0.332} {} {} {} 
    INST {DATAPATH_I/U56} {A2} {v} {ZN} {v} {} {AND2_X1} {0.058} {0.000} {0.009} {} {0.294} {0.390} {} {1} {(118.69, 31.12) (118.33, 31.45)} 
    NET {} {} {} {} {} {DATAPATH_I/N372} {} {0.000} {0.000} {0.009} {1.499} {0.295} {0.390} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.096} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.096} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 144
PATH 145
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_ALU_OUTPUT_reg[23]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_ALU_OUTPUT_reg[23]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.295}
    {=} {Slack Time} {0.096}
  END_SLK_CLC
  SLK 0.096
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.096} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.100} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.190} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.107} {0.203} {} {} {} 
    INST {DATAPATH_I/FE_OFC14_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.125} {0.000} {0.074} {} {0.232} {0.328} {} {75} {(96.20, 45.12) (96.56, 45.46)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN14_RST} {} {0.005} {0.000} {0.074} {90.310} {0.238} {0.334} {} {} {} 
    INST {DATAPATH_I/U59} {A2} {v} {ZN} {v} {} {AND2_X1} {0.057} {0.000} {0.008} {} {0.295} {0.391} {} {1} {(108.17, 45.12) (108.53, 45.45)} 
    NET {} {} {} {} {} {DATAPATH_I/N369} {} {0.000} {0.000} {0.008} {1.245} {0.295} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.096} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.096} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 145
PATH 146
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_DRAM_OUTPUT_reg[22]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_DRAM_OUTPUT_reg[22]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.295}
    {=} {Slack Time} {0.096}
  END_SLK_CLC
  SLK 0.096
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.096} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.100} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.191} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.107} {0.203} {} {} {} 
    INST {DATAPATH_I/FE_OFC14_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.125} {0.000} {0.074} {} {0.232} {0.328} {} {75} {(96.20, 45.12) (96.56, 45.46)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN14_RST} {} {0.006} {0.000} {0.074} {90.310} {0.238} {0.334} {} {} {} 
    INST {DATAPATH_I/U392} {A2} {v} {ZN} {v} {} {AND2_X1} {0.057} {0.000} {0.008} {} {0.295} {0.391} {} {1} {(112.42, 46.16) (112.06, 45.83)} 
    NET {} {} {} {} {} {DATAPATH_I/N400} {} {0.000} {0.000} {0.008} {1.207} {0.295} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.096} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.096} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 146
PATH 147
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/IF_ID_NPC_reg[2]} {CK}
  ENDPT {DATAPATH_I/IF_ID_NPC_reg[2]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.295}
    {=} {Slack Time} {0.096}
  END_SLK_CLC
  SLK 0.096
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.096} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.100} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.191} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.199} {} {} {} 
    INST {DATAPATH_I/FE_OFC8_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.121} {0.000} {0.073} {} {0.224} {0.320} {} {67} {(87.27, 109.52) (87.64, 109.86)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN8_RST} {} {0.014} {0.000} {0.074} {87.767} {0.238} {0.334} {} {} {} 
    INST {DATAPATH_I/U294} {A2} {v} {ZN} {v} {} {AND2_X1} {0.057} {0.000} {0.008} {} {0.295} {0.391} {} {1} {(101.59, 124.56) (101.23, 124.23)} 
    NET {} {} {} {} {} {DATAPATH_I/N4} {} {0.000} {0.000} {0.008} {1.247} {0.295} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.096} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.096} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 147
PATH 148
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_NPC_reg[5]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_NPC_reg[5]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.294}
    {=} {Slack Time} {0.096}
  END_SLK_CLC
  SLK 0.096
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.096} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.100} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.191} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.199} {} {} {} 
    INST {DATAPATH_I/FE_OFC8_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.121} {0.000} {0.073} {} {0.224} {0.320} {} {67} {(87.27, 109.52) (87.64, 109.86)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN8_RST} {} {0.014} {0.000} {0.074} {87.767} {0.238} {0.334} {} {} {} 
    INST {DATAPATH_I/U113} {A2} {v} {ZN} {v} {} {AND2_X1} {0.057} {0.000} {0.008} {} {0.294} {0.391} {} {1} {(91.33, 129.12) (90.97, 129.45)} 
    NET {} {} {} {} {} {DATAPATH_I/N215} {} {0.000} {0.000} {0.008} {1.204} {0.294} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.096} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.096} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 148
PATH 149
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_NPC_reg[5]} {CK}
  ENDPT {DATAPATH_I/ID_EX_NPC_reg[5]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.294}
    {=} {Slack Time} {0.096}
  END_SLK_CLC
  SLK 0.096
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.096} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.100} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.191} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.200} {} {} {} 
    INST {DATAPATH_I/FE_OFC8_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.121} {0.000} {0.073} {} {0.224} {0.320} {} {67} {(87.27, 109.52) (87.64, 109.86)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN8_RST} {} {0.014} {0.000} {0.074} {87.767} {0.238} {0.334} {} {} {} 
    INST {DATAPATH_I/U167} {A2} {v} {ZN} {v} {} {AND2_X1} {0.057} {0.000} {0.008} {} {0.294} {0.391} {} {1} {(95.32, 129.12) (94.96, 129.45)} 
    NET {} {} {} {} {} {DATAPATH_I/N71} {} {0.000} {0.000} {0.008} {1.189} {0.294} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.096} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.096} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 149
PATH 150
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_NPC_reg[4]} {CK}
  ENDPT {DATAPATH_I/ID_EX_NPC_reg[4]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.294}
    {=} {Slack Time} {0.096}
  END_SLK_CLC
  SLK 0.096
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.096} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.100} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.191} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.200} {} {} {} 
    INST {DATAPATH_I/FE_OFC8_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.121} {0.000} {0.073} {} {0.224} {0.320} {} {67} {(87.27, 109.52) (87.64, 109.86)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN8_RST} {} {0.014} {0.000} {0.074} {87.767} {0.238} {0.334} {} {} {} 
    INST {DATAPATH_I/U168} {A2} {v} {ZN} {v} {} {AND2_X1} {0.057} {0.000} {0.008} {} {0.294} {0.391} {} {1} {(94.75, 130.16) (94.39, 129.83)} 
    NET {} {} {} {} {} {DATAPATH_I/N70} {} {0.000} {0.000} {0.008} {1.186} {0.294} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.096} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.096} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 150
PATH 151
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_IMM_reg[17]} {CK}
  ENDPT {DATAPATH_I/ID_EX_IMM_reg[17]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.294}
    {=} {Slack Time} {0.096}
  END_SLK_CLC
  SLK 0.096
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.096} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.100} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.191} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.107} {0.203} {} {} {} 
    INST {DATAPATH_I/FE_OFC14_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.125} {0.000} {0.074} {} {0.232} {0.329} {} {75} {(96.20, 45.12) (96.56, 45.46)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN14_RST} {} {0.004} {0.000} {0.074} {90.310} {0.236} {0.333} {} {} {} 
    INST {DATAPATH_I/U419} {A2} {v} {ZN} {v} {} {AND2_X1} {0.058} {0.000} {0.008} {} {0.294} {0.391} {} {1} {(102.85, 43.37) (103.21, 43.03)} 
    NET {} {} {} {} {} {DATAPATH_I/N195} {} {0.000} {0.000} {0.008} {1.491} {0.294} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.096} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.096} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 151
PATH 152
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_NPC_reg[21]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_NPC_reg[21]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.294}
    {=} {Slack Time} {0.096}
  END_SLK_CLC
  SLK 0.096
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.096} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.100} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.191} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.106} {0.203} {} {} {} 
    INST {DATAPATH_I/FE_OFC11_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.126} {0.000} {0.077} {} {0.232} {0.328} {} {71} {(111.40, 57.37) (111.77, 57.02)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN11_RST} {} {0.004} {0.000} {0.078} {93.267} {0.236} {0.333} {} {} {} 
    INST {DATAPATH_I/U98} {A2} {v} {ZN} {v} {} {AND2_X1} {0.058} {0.000} {0.008} {} {0.294} {0.391} {} {1} {(114.70, 51.77) (114.34, 51.43)} 
    NET {} {} {} {} {} {DATAPATH_I/N231} {} {0.000} {0.000} {0.008} {1.206} {0.294} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.096} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.096} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 152
PATH 153
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_NPC_reg[30]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_NPC_reg[30]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.040}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.390}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.294}
    {=} {Slack Time} {0.097}
  END_SLK_CLC
  SLK 0.097
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.097} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.100} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.191} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.106} {0.203} {} {} {} 
    INST {DATAPATH_I/FE_OFC13_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.124} {0.000} {0.075} {} {0.230} {0.327} {} {73} {(107.60, 32.16) (107.97, 31.82)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN13_RST} {} {0.005} {0.000} {0.076} {91.059} {0.235} {0.332} {} {} {} 
    INST {DATAPATH_I/U175} {A2} {v} {ZN} {v} {} {AND2_X1} {0.059} {0.000} {0.009} {} {0.294} {0.390} {} {1} {(117.55, 32.16) (117.19, 31.83)} 
    NET {} {} {} {} {} {DATAPATH_I/N343} {} {0.000} {0.000} {0.009} {1.706} {0.294} {0.390} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.097} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.097} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 153
PATH 154
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_NPC_reg[31]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_NPC_reg[31]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.294}
    {=} {Slack Time} {0.097}
  END_SLK_CLC
  SLK 0.097
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.097} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.101} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.191} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.106} {0.203} {} {} {} 
    INST {DATAPATH_I/FE_OFC13_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.124} {0.000} {0.075} {} {0.230} {0.327} {} {73} {(107.60, 32.16) (107.97, 31.82)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN13_RST} {} {0.006} {0.000} {0.076} {91.059} {0.236} {0.333} {} {} {} 
    INST {DATAPATH_I/U173} {A2} {v} {ZN} {v} {} {AND2_X1} {0.058} {0.000} {0.008} {} {0.294} {0.391} {} {1} {(118.12, 29.37) (117.76, 29.03)} 
    NET {} {} {} {} {} {DATAPATH_I/N344} {} {0.000} {0.000} {0.008} {1.369} {0.294} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.097} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.097} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 154
PATH 155
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/IF_ID_NPC_reg[4]} {CK}
  ENDPT {DATAPATH_I/IF_ID_NPC_reg[4]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.294}
    {=} {Slack Time} {0.097}
  END_SLK_CLC
  SLK 0.097
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.097} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.101} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.191} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.200} {} {} {} 
    INST {DATAPATH_I/FE_OFC8_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.121} {0.000} {0.073} {} {0.224} {0.320} {} {67} {(87.27, 109.52) (87.64, 109.86)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN8_RST} {} {0.014} {0.000} {0.074} {87.767} {0.237} {0.334} {} {} {} 
    INST {DATAPATH_I/U292} {A2} {v} {ZN} {v} {} {AND2_X1} {0.057} {0.000} {0.008} {} {0.294} {0.391} {} {1} {(98.74, 130.16) (98.38, 129.83)} 
    NET {} {} {} {} {} {DATAPATH_I/N6} {} {0.000} {0.000} {0.008} {1.161} {0.294} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.097} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.097} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 155
PATH 156
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/IF_ID_NPC_reg[3]} {CK}
  ENDPT {DATAPATH_I/IF_ID_NPC_reg[3]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.294}
    {=} {Slack Time} {0.097}
  END_SLK_CLC
  SLK 0.097
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.097} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.101} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.192} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.200} {} {} {} 
    INST {DATAPATH_I/FE_OFC8_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.121} {0.000} {0.073} {} {0.224} {0.321} {} {67} {(87.27, 109.52) (87.64, 109.86)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN8_RST} {} {0.013} {0.000} {0.074} {87.767} {0.237} {0.334} {} {} {} 
    INST {DATAPATH_I/U293} {A2} {v} {ZN} {v} {} {AND2_X1} {0.057} {0.000} {0.008} {} {0.294} {0.391} {} {1} {(99.88, 127.37) (99.52, 127.03)} 
    NET {} {} {} {} {} {DATAPATH_I/N5} {} {0.000} {0.000} {0.008} {1.224} {0.294} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.097} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.097} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 156
PATH 157
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_ALU_OUTPUT_reg[30]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_ALU_OUTPUT_reg[30]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.294}
    {=} {Slack Time} {0.097}
  END_SLK_CLC
  SLK 0.097
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.097} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.101} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.192} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.106} {0.203} {} {} {} 
    INST {DATAPATH_I/FE_OFC13_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.124} {0.000} {0.075} {} {0.230} {0.327} {} {73} {(107.60, 32.16) (107.97, 31.82)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN13_RST} {} {0.006} {0.000} {0.076} {91.059} {0.236} {0.333} {} {} {} 
    INST {DATAPATH_I/U52} {A2} {v} {ZN} {v} {} {AND2_X1} {0.057} {0.000} {0.008} {} {0.294} {0.391} {} {1} {(118.81, 29.37) (119.17, 29.03)} 
    NET {} {} {} {} {} {DATAPATH_I/N376} {} {0.000} {0.000} {0.008} {1.209} {0.294} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.097} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.097} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 157
PATH 158
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_IMM_reg[18]} {CK}
  ENDPT {DATAPATH_I/ID_EX_IMM_reg[18]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.294}
    {=} {Slack Time} {0.097}
  END_SLK_CLC
  SLK 0.097
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.097} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.101} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.192} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.107} {0.204} {} {} {} 
    INST {DATAPATH_I/FE_OFC14_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.125} {0.000} {0.074} {} {0.232} {0.329} {} {75} {(96.20, 45.12) (96.56, 45.46)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN14_RST} {} {0.004} {0.000} {0.074} {90.310} {0.237} {0.334} {} {} {} 
    INST {DATAPATH_I/U420} {A2} {v} {ZN} {v} {} {AND2_X1} {0.057} {0.000} {0.008} {} {0.294} {0.391} {} {1} {(103.11, 45.12) (102.75, 45.45)} 
    NET {} {} {} {} {} {DATAPATH_I/N196} {} {0.000} {0.000} {0.008} {1.265} {0.294} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.097} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.097} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 158
PATH 159
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_IMM_reg[16]} {CK}
  ENDPT {DATAPATH_I/ID_EX_IMM_reg[16]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.294}
    {=} {Slack Time} {0.097}
  END_SLK_CLC
  SLK 0.097
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.097} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.101} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.192} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.107} {0.204} {} {} {} 
    INST {DATAPATH_I/FE_OFC14_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.125} {0.000} {0.074} {} {0.232} {0.329} {} {75} {(96.20, 45.12) (96.56, 45.46)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN14_RST} {} {0.004} {0.000} {0.074} {90.310} {0.236} {0.333} {} {} {} 
    INST {DATAPATH_I/U418} {A2} {v} {ZN} {v} {} {AND2_X1} {0.057} {0.000} {0.008} {} {0.294} {0.391} {} {1} {(101.78, 42.31) (101.42, 42.65)} 
    NET {} {} {} {} {} {DATAPATH_I/N194} {} {0.000} {0.000} {0.008} {1.380} {0.294} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.097} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.097} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 159
PATH 160
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/IF_ID_NPC_reg[5]} {CK}
  ENDPT {DATAPATH_I/IF_ID_NPC_reg[5]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.293}
    {=} {Slack Time} {0.097}
  END_SLK_CLC
  SLK 0.097
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.097} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.101} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.192} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.201} {} {} {} 
    INST {DATAPATH_I/FE_OFC8_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.121} {0.000} {0.073} {} {0.224} {0.321} {} {67} {(87.27, 109.52) (87.64, 109.86)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN8_RST} {} {0.012} {0.000} {0.074} {87.767} {0.236} {0.333} {} {} {} 
    INST {DATAPATH_I/U238} {A2} {v} {ZN} {v} {} {AND2_X1} {0.057} {0.000} {0.008} {} {0.293} {0.391} {} {1} {(98.36, 126.31) (98.00, 126.65)} 
    NET {} {} {} {} {} {DATAPATH_I/N7} {} {0.000} {0.000} {0.008} {1.307} {0.293} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.097} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.097} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 160
PATH 161
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/IF_ID_NPC_reg[17]} {CK}
  ENDPT {DATAPATH_I/IF_ID_NPC_reg[17]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.293}
    {=} {Slack Time} {0.098}
  END_SLK_CLC
  SLK 0.098
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.098} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.102} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.192} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.201} {} {} {} 
    INST {DATAPATH_I/FE_OFC6_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.122} {0.000} {0.073} {} {0.225} {0.323} {} {66} {(91.07, 78.72) (91.44, 79.06)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN6_RST} {} {0.011} {0.000} {0.074} {88.035} {0.236} {0.334} {} {} {} 
    INST {DATAPATH_I/U283} {A2} {v} {ZN} {v} {} {AND2_X1} {0.057} {0.000} {0.008} {} {0.293} {0.391} {} {1} {(101.78, 65.77) (101.42, 65.43)} 
    NET {} {} {} {} {} {DATAPATH_I/N19} {} {0.000} {0.000} {0.008} {1.210} {0.293} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.098} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.098} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 161
PATH 162
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_NPC_reg[3]} {CK}
  ENDPT {DATAPATH_I/ID_EX_NPC_reg[3]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.293}
    {=} {Slack Time} {0.098}
  END_SLK_CLC
  SLK 0.098
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.098} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.102} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.192} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.201} {} {} {} 
    INST {DATAPATH_I/FE_OFC8_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.121} {0.000} {0.073} {} {0.224} {0.322} {} {67} {(87.27, 109.52) (87.64, 109.86)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN8_RST} {} {0.012} {0.000} {0.074} {87.767} {0.236} {0.334} {} {} {} 
    INST {DATAPATH_I/U169} {A2} {v} {ZN} {v} {} {AND2_X1} {0.057} {0.000} {0.008} {} {0.293} {0.391} {} {1} {(96.77, 126.31) (97.13, 126.65)} 
    NET {} {} {} {} {} {DATAPATH_I/N69} {} {0.000} {0.000} {0.008} {1.229} {0.293} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.098} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.098} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 162
PATH 163
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_NPC_reg[26]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_NPC_reg[26]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.293}
    {=} {Slack Time} {0.098}
  END_SLK_CLC
  SLK 0.098
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.098} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.102} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.193} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.106} {0.204} {} {} {} 
    INST {DATAPATH_I/FE_OFC13_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.124} {0.000} {0.075} {} {0.230} {0.328} {} {73} {(107.60, 32.16) (107.97, 31.82)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN13_RST} {} {0.005} {0.000} {0.076} {91.059} {0.235} {0.333} {} {} {} 
    INST {DATAPATH_I/U183} {A2} {v} {ZN} {v} {} {AND2_X1} {0.058} {0.000} {0.008} {} {0.293} {0.391} {} {1} {(118.31, 32.16) (117.95, 31.83)} 
    NET {} {} {} {} {} {DATAPATH_I/N339} {} {0.000} {0.000} {0.008} {1.353} {0.293} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.098} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.098} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 163
PATH 164
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_NPC_reg[17]} {CK}
  ENDPT {DATAPATH_I/ID_EX_NPC_reg[17]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.292}
    {=} {Slack Time} {0.098}
  END_SLK_CLC
  SLK 0.098
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.098} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.102} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.193} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.202} {} {} {} 
    INST {DATAPATH_I/FE_OFC6_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.122} {0.000} {0.073} {} {0.225} {0.324} {} {66} {(91.07, 78.72) (91.44, 79.06)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN6_RST} {} {0.010} {0.000} {0.074} {88.035} {0.235} {0.333} {} {} {} 
    INST {DATAPATH_I/U155} {A2} {v} {ZN} {v} {} {AND2_X1} {0.057} {0.000} {0.008} {} {0.292} {0.391} {} {1} {(99.24, 65.77) (99.60, 65.43)} 
    NET {} {} {} {} {} {DATAPATH_I/N83} {} {0.000} {0.000} {0.008} {1.389} {0.292} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.098} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.098} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 164
PATH 165
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_IMM_reg[28]} {CK}
  ENDPT {DATAPATH_I/ID_EX_IMM_reg[28]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.292}
    {=} {Slack Time} {0.099}
  END_SLK_CLC
  SLK 0.099
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.099} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.103} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.193} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.107} {0.206} {} {} {} 
    INST {DATAPATH_I/FE_OFC14_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.125} {0.000} {0.074} {} {0.232} {0.331} {} {75} {(96.20, 45.12) (96.56, 45.46)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN14_RST} {} {0.002} {0.000} {0.074} {90.310} {0.235} {0.334} {} {} {} 
    INST {DATAPATH_I/U430} {A2} {v} {ZN} {v} {} {AND2_X1} {0.057} {0.000} {0.008} {} {0.292} {0.391} {} {1} {(99.12, 43.37) (98.76, 43.03)} 
    NET {} {} {} {} {} {DATAPATH_I/N206} {} {0.000} {0.000} {0.008} {1.276} {0.292} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.099} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.099} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 165
PATH 166
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/IF_ID_NPC_reg[6]} {CK}
  ENDPT {DATAPATH_I/IF_ID_NPC_reg[6]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.292}
    {=} {Slack Time} {0.099}
  END_SLK_CLC
  SLK 0.099
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.099} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.103} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.193} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.202} {} {} {} 
    INST {DATAPATH_I/FE_OFC8_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.121} {0.000} {0.073} {} {0.224} {0.323} {} {67} {(87.27, 109.52) (87.64, 109.86)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN8_RST} {} {0.011} {0.000} {0.074} {87.767} {0.235} {0.333} {} {} {} 
    INST {DATAPATH_I/U237} {A2} {v} {ZN} {v} {} {AND2_X1} {0.057} {0.000} {0.008} {} {0.292} {0.391} {} {1} {(98.93, 121.77) (98.57, 121.43)} 
    NET {} {} {} {} {} {DATAPATH_I/N8} {} {0.000} {0.000} {0.008} {1.330} {0.292} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.099} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.099} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 166
PATH 167
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_NPC_reg[16]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_NPC_reg[16]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.291}
    {=} {Slack Time} {0.100}
  END_SLK_CLC
  SLK 0.100
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.100} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.104} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.195} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.203} {} {} {} 
    INST {DATAPATH_I/FE_OFC6_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.122} {0.000} {0.073} {} {0.225} {0.325} {} {66} {(91.07, 78.72) (91.44, 79.06)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN6_RST} {} {0.008} {0.000} {0.074} {88.035} {0.233} {0.333} {} {} {} 
    INST {DATAPATH_I/U103} {A2} {v} {ZN} {v} {} {AND2_X1} {0.057} {0.000} {0.008} {} {0.290} {0.390} {} {1} {(92.40, 67.52) (92.76, 67.85)} 
    NET {} {} {} {} {} {DATAPATH_I/N226} {} {0.000} {0.000} {0.008} {1.430} {0.291} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.100} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.100} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 167
PATH 168
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_NPC_reg[16]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_NPC_reg[16]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.290}
    {=} {Slack Time} {0.100}
  END_SLK_CLC
  SLK 0.100
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.100} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.104} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.195} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.204} {} {} {} 
    INST {DATAPATH_I/FE_OFC6_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.122} {0.000} {0.073} {} {0.225} {0.326} {} {66} {(91.07, 78.72) (91.44, 79.06)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN6_RST} {} {0.008} {0.000} {0.074} {88.035} {0.233} {0.334} {} {} {} 
    INST {DATAPATH_I/U199} {A2} {v} {ZN} {v} {} {AND2_X1} {0.057} {0.000} {0.008} {} {0.290} {0.391} {} {1} {(90.95, 64.72) (90.59, 65.05)} 
    NET {} {} {} {} {} {DATAPATH_I/N329} {} {0.000} {0.000} {0.008} {1.305} {0.290} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.100} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.100} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 168
PATH 169
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/IF_ID_NPC_reg[16]} {CK}
  ENDPT {DATAPATH_I/IF_ID_NPC_reg[16]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.290}
    {=} {Slack Time} {0.100}
  END_SLK_CLC
  SLK 0.100
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.100} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.104} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.195} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.204} {} {} {} 
    INST {DATAPATH_I/FE_OFC6_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.122} {0.000} {0.073} {} {0.225} {0.326} {} {66} {(91.07, 78.72) (91.44, 79.06)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN6_RST} {} {0.008} {0.000} {0.074} {88.035} {0.233} {0.334} {} {} {} 
    INST {DATAPATH_I/U284} {A2} {v} {ZN} {v} {} {AND2_X1} {0.057} {0.000} {0.008} {} {0.290} {0.391} {} {1} {(98.17, 70.31) (97.81, 70.65)} 
    NET {} {} {} {} {} {DATAPATH_I/N18} {} {0.000} {0.000} {0.008} {1.272} {0.290} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.100} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.100} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 169
PATH 170
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_NPC_reg[17]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_NPC_reg[17]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.290}
    {=} {Slack Time} {0.101}
  END_SLK_CLC
  SLK 0.101
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.101} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.104} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.195} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.204} {} {} {} 
    INST {DATAPATH_I/FE_OFC6_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.122} {0.000} {0.073} {} {0.225} {0.326} {} {66} {(91.07, 78.72) (91.44, 79.06)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN6_RST} {} {0.008} {0.000} {0.074} {88.035} {0.233} {0.334} {} {} {} 
    INST {DATAPATH_I/U198} {A2} {v} {ZN} {v} {} {AND2_X1} {0.057} {0.000} {0.008} {} {0.290} {0.391} {} {1} {(91.71, 65.77) (91.35, 65.43)} 
    NET {} {} {} {} {} {DATAPATH_I/N330} {} {0.000} {0.000} {0.008} {1.261} {0.290} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.101} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.101} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 170
PATH 171
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_NPC_reg[17]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_NPC_reg[17]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.290}
    {=} {Slack Time} {0.101}
  END_SLK_CLC
  SLK 0.101
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.101} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.104} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.195} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.204} {} {} {} 
    INST {DATAPATH_I/FE_OFC6_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.122} {0.000} {0.073} {} {0.225} {0.326} {} {66} {(91.07, 78.72) (91.44, 79.06)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN6_RST} {} {0.008} {0.000} {0.074} {88.035} {0.233} {0.334} {} {} {} 
    INST {DATAPATH_I/U102} {A2} {v} {ZN} {v} {} {AND2_X1} {0.057} {0.000} {0.008} {} {0.290} {0.391} {} {1} {(94.18, 67.52) (93.82, 67.85)} 
    NET {} {} {} {} {} {DATAPATH_I/N227} {} {0.000} {0.000} {0.008} {1.296} {0.290} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.101} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.101} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 171
PATH 172
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_NPC_reg[2]} {CK}
  ENDPT {DATAPATH_I/ID_EX_NPC_reg[2]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.290}
    {=} {Slack Time} {0.101}
  END_SLK_CLC
  SLK 0.101
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.101} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.105} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.195} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.204} {} {} {} 
    INST {DATAPATH_I/FE_OFC8_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.121} {0.000} {0.073} {} {0.224} {0.324} {} {67} {(87.27, 109.52) (87.64, 109.86)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN8_RST} {} {0.010} {0.000} {0.074} {87.767} {0.234} {0.334} {} {} {} 
    INST {DATAPATH_I/U170} {A2} {v} {ZN} {v} {} {AND2_X1} {0.056} {0.000} {0.008} {} {0.290} {0.391} {} {1} {(97.60, 121.77) (97.24, 121.43)} 
    NET {} {} {} {} {} {DATAPATH_I/N68} {} {0.000} {0.000} {0.008} {1.154} {0.290} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.101} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.101} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 172
PATH 173
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_NPC_reg[16]} {CK}
  ENDPT {DATAPATH_I/ID_EX_NPC_reg[16]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.290}
    {=} {Slack Time} {0.101}
  END_SLK_CLC
  SLK 0.101
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.101} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.105} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.195} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.204} {} {} {} 
    INST {DATAPATH_I/FE_OFC6_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.122} {0.000} {0.073} {} {0.225} {0.326} {} {66} {(91.07, 78.72) (91.44, 79.06)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN6_RST} {} {0.008} {0.000} {0.074} {88.035} {0.233} {0.334} {} {} {} 
    INST {DATAPATH_I/U156} {A2} {v} {ZN} {v} {} {AND2_X1} {0.057} {0.000} {0.008} {} {0.290} {0.391} {} {1} {(94.56, 70.31) (94.20, 70.65)} 
    NET {} {} {} {} {} {DATAPATH_I/N82} {} {0.000} {0.000} {0.008} {1.231} {0.290} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.101} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.101} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 173
PATH 174
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_NPC_reg[7]} {CK}
  ENDPT {DATAPATH_I/ID_EX_NPC_reg[7]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.289}
    {=} {Slack Time} {0.102}
  END_SLK_CLC
  SLK 0.102
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.102} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.106} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.196} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.205} {} {} {} 
    INST {DATAPATH_I/FE_OFC8_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.121} {0.000} {0.073} {} {0.224} {0.325} {} {67} {(87.27, 109.52) (87.64, 109.86)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN8_RST} {} {0.008} {0.000} {0.074} {87.767} {0.232} {0.334} {} {} {} 
    INST {DATAPATH_I/U165} {A2} {v} {ZN} {v} {} {AND2_X1} {0.057} {0.000} {0.008} {} {0.289} {0.391} {} {1} {(97.53, 117.92) (97.89, 118.25)} 
    NET {} {} {} {} {} {DATAPATH_I/N73} {} {0.000} {0.000} {0.008} {1.225} {0.289} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.102} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.102} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 174
PATH 175
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/PROGRAM_COUNTER/FFI_28/Q_reg} {CK}
  ENDPT {DATAPATH_I/PROGRAM_COUNTER/FFI_28/Q_reg} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.289}
    {=} {Slack Time} {0.102}
  END_SLK_CLC
  SLK 0.102
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.102} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.106} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.196} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.106} {0.208} {} {} {} 
    INST {DATAPATH_I/FE_OFC11_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.126} {0.000} {0.077} {} {0.232} {0.334} {} {71} {(111.40, 57.37) (111.77, 57.02)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN11_RST} {} {0.014} {0.000} {0.078} {93.267} {0.246} {0.348} {} {} {} 
    INST {DATAPATH_I/PROGRAM_COUNTER/FFI_28/U4} {A} {v} {ZN} {^} {} {INV_X1} {0.032} {0.000} {0.019} {} {0.277} {0.379} {} {1} {(130.28, 45.12) (130.11, 45.49)} 
    NET {} {} {} {} {} {DATAPATH_I/PROGRAM_COUNTER/FFI_28/n1} {} {0.000} {0.000} {0.019} {1.802} {0.277} {0.379} {} {} {} 
    INST {DATAPATH_I/PROGRAM_COUNTER/FFI_28/U3} {A2} {^} {ZN} {v} {} {NOR2_X1} {0.012} {0.000} {0.007} {} {0.289} {0.391} {} {1} {(130.02, 46.16) (130.21, 45.79)} 
    NET {} {} {} {} {} {DATAPATH_I/PROGRAM_COUNTER/FFI_28/n5} {} {0.000} {0.000} {0.007} {1.428} {0.289} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.102} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.102} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 175
PATH 176
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/PROGRAM_COUNTER/FFI_29/Q_reg} {CK}
  ENDPT {DATAPATH_I/PROGRAM_COUNTER/FFI_29/Q_reg} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.289}
    {=} {Slack Time} {0.102}
  END_SLK_CLC
  SLK 0.102
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.102} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.106} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.196} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.106} {0.208} {} {} {} 
    INST {DATAPATH_I/FE_OFC11_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.126} {0.000} {0.077} {} {0.232} {0.334} {} {71} {(111.40, 57.37) (111.77, 57.02)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN11_RST} {} {0.015} {0.000} {0.078} {93.267} {0.247} {0.348} {} {} {} 
    INST {DATAPATH_I/PROGRAM_COUNTER/FFI_29/U4} {A} {v} {ZN} {^} {} {INV_X1} {0.031} {0.000} {0.019} {} {0.278} {0.380} {} {1} {(136.93, 36.72) (136.76, 37.09)} 
    NET {} {} {} {} {} {DATAPATH_I/PROGRAM_COUNTER/FFI_29/n1} {} {0.000} {0.000} {0.019} {1.765} {0.278} {0.380} {} {} {} 
    INST {DATAPATH_I/PROGRAM_COUNTER/FFI_29/U3} {A2} {^} {ZN} {v} {} {NOR2_X1} {0.011} {0.000} {0.007} {} {0.289} {0.391} {} {1} {(136.67, 34.97) (136.86, 34.59)} 
    NET {} {} {} {} {} {DATAPATH_I/PROGRAM_COUNTER/FFI_29/n5} {} {0.000} {0.000} {0.007} {1.215} {0.289} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.102} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.102} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 176
PATH 177
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/IF_ID_NPC_reg[1]} {CK}
  ENDPT {DATAPATH_I/IF_ID_NPC_reg[1]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.288}
    {=} {Slack Time} {0.103}
  END_SLK_CLC
  SLK 0.103
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.103} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.107} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.197} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.206} {} {} {} 
    INST {DATAPATH_I/FE_OFC8_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.121} {0.000} {0.073} {} {0.224} {0.326} {} {67} {(87.27, 109.52) (87.64, 109.86)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN8_RST} {} {0.007} {0.000} {0.074} {87.767} {0.231} {0.334} {} {} {} 
    INST {DATAPATH_I/U245} {A2} {v} {ZN} {v} {} {AND2_X1} {0.057} {0.000} {0.008} {} {0.288} {0.391} {} {1} {(100.83, 109.52) (100.47, 109.85)} 
    NET {} {} {} {} {} {DATAPATH_I/N3} {} {0.000} {0.000} {0.008} {1.266} {0.288} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.103} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.103} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 177
PATH 178
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_NPC_reg[1]} {CK}
  ENDPT {DATAPATH_I/ID_EX_NPC_reg[1]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.287}
    {=} {Slack Time} {0.103}
  END_SLK_CLC
  SLK 0.103
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.103} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.107} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.198} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.207} {} {} {} 
    INST {DATAPATH_I/FE_OFC8_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.121} {0.000} {0.073} {} {0.224} {0.327} {} {67} {(87.27, 109.52) (87.64, 109.86)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN8_RST} {} {0.007} {0.000} {0.074} {87.767} {0.231} {0.334} {} {} {} 
    INST {DATAPATH_I/U171} {A2} {v} {ZN} {v} {} {AND2_X1} {0.057} {0.000} {0.008} {} {0.287} {0.391} {} {1} {(98.36, 109.52) (98.00, 109.85)} 
    NET {} {} {} {} {} {DATAPATH_I/N67} {} {0.000} {0.000} {0.008} {1.161} {0.287} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.103} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.103} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 178
PATH 179
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/PROGRAM_COUNTER/FFI_23/Q_reg} {CK}
  ENDPT {DATAPATH_I/PROGRAM_COUNTER/FFI_23/Q_reg} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.287}
    {=} {Slack Time} {0.104}
  END_SLK_CLC
  SLK 0.104
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.104} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.108} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.198} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.106} {0.210} {} {} {} 
    INST {DATAPATH_I/FE_OFC11_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.126} {0.000} {0.077} {} {0.232} {0.336} {} {71} {(111.40, 57.37) (111.77, 57.02)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN11_RST} {} {0.013} {0.000} {0.078} {93.267} {0.245} {0.349} {} {} {} 
    INST {DATAPATH_I/PROGRAM_COUNTER/FFI_23/U4} {A} {v} {ZN} {^} {} {INV_X1} {0.031} {0.000} {0.019} {} {0.276} {0.380} {} {1} {(128.57, 40.56) (128.40, 40.19)} 
    NET {} {} {} {} {} {DATAPATH_I/PROGRAM_COUNTER/FFI_23/n1} {} {0.000} {0.000} {0.019} {1.683} {0.276} {0.380} {} {} {} 
    INST {DATAPATH_I/PROGRAM_COUNTER/FFI_23/U3} {A2} {^} {ZN} {v} {} {NOR2_X1} {0.011} {0.000} {0.007} {} {0.287} {0.391} {} {1} {(128.00, 40.56) (127.81, 40.19)} 
    NET {} {} {} {} {} {DATAPATH_I/PROGRAM_COUNTER/FFI_23/n5} {} {0.000} {0.000} {0.007} {1.211} {0.287} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.104} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.104} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 179
PATH 180
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/IF_ID_NPC_reg[7]} {CK}
  ENDPT {DATAPATH_I/IF_ID_NPC_reg[7]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.286}
    {=} {Slack Time} {0.104}
  END_SLK_CLC
  SLK 0.104
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.104} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.108} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.199} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.207} {} {} {} 
    INST {DATAPATH_I/FE_OFC8_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.121} {0.000} {0.073} {} {0.224} {0.328} {} {67} {(87.27, 109.52) (87.64, 109.86)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN8_RST} {} {0.006} {0.000} {0.073} {87.767} {0.229} {0.334} {} {} {} 
    INST {DATAPATH_I/U244} {A2} {v} {ZN} {v} {} {AND2_X1} {0.057} {0.000} {0.008} {} {0.286} {0.391} {} {1} {(95.63, 116.17) (95.99, 115.83)} 
    NET {} {} {} {} {} {DATAPATH_I/N9} {} {0.000} {0.000} {0.008} {1.306} {0.286} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.104} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.104} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 180
PATH 181
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_NPC_reg[14]} {CK}
  ENDPT {DATAPATH_I/ID_EX_NPC_reg[14]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.285}
    {=} {Slack Time} {0.106}
  END_SLK_CLC
  SLK 0.106
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.106} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.110} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.200} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.209} {} {} {} 
    INST {DATAPATH_I/FE_OFC6_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.122} {0.000} {0.073} {} {0.225} {0.331} {} {66} {(91.07, 78.72) (91.44, 79.06)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN6_RST} {} {0.002} {0.000} {0.073} {88.035} {0.227} {0.333} {} {} {} 
    INST {DATAPATH_I/U158} {A2} {v} {ZN} {v} {} {AND2_X1} {0.057} {0.000} {0.008} {} {0.285} {0.390} {} {1} {(95.25, 75.92) (95.61, 76.25)} 
    NET {} {} {} {} {} {DATAPATH_I/N80} {} {0.000} {0.000} {0.008} {1.422} {0.285} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.106} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.106} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 181
PATH 182
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/PROGRAM_COUNTER/FFI_22/Q_reg} {CK}
  ENDPT {DATAPATH_I/PROGRAM_COUNTER/FFI_22/Q_reg} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.285}
    {=} {Slack Time} {0.106}
  END_SLK_CLC
  SLK 0.106
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.106} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.110} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.201} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.106} {0.212} {} {} {} 
    INST {DATAPATH_I/FE_OFC11_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.126} {0.000} {0.077} {} {0.232} {0.338} {} {71} {(111.40, 57.37) (111.77, 57.02)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN11_RST} {} {0.011} {0.000} {0.078} {93.267} {0.243} {0.349} {} {} {} 
    INST {DATAPATH_I/PROGRAM_COUNTER/FFI_22/U4} {A} {v} {ZN} {^} {} {INV_X1} {0.031} {0.000} {0.019} {} {0.274} {0.380} {} {1} {(119.76, 43.37) (119.93, 42.99)} 
    NET {} {} {} {} {} {DATAPATH_I/PROGRAM_COUNTER/FFI_22/n1} {} {0.000} {0.000} {0.019} {1.666} {0.274} {0.380} {} {} {} 
    INST {DATAPATH_I/PROGRAM_COUNTER/FFI_22/U3} {A2} {^} {ZN} {v} {} {NOR2_X1} {0.011} {0.000} {0.007} {} {0.285} {0.391} {} {1} {(120.14, 43.37) (120.33, 42.99)} 
    NET {} {} {} {} {} {DATAPATH_I/PROGRAM_COUNTER/FFI_22/n5} {} {0.000} {0.000} {0.007} {1.198} {0.285} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.106} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.106} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 182
PATH 183
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {CU_I/aluOpcode2_reg[3]} {CK}
  ENDPT {CU_I/aluOpcode2_reg[3]} {D} {DFFR_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.036}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.394}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.288}
    {=} {Slack Time} {0.106}
  END_SLK_CLC
  SLK 0.106
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.106} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.110} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.200} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.074} {92.408} {0.105} {0.212} {} {} {} 
    INST {FE_OFC12_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.093} {0.000} {0.068} {} {0.198} {0.305} {} {36} {(127.74, 33.91) (128.15, 34.29)} 
    NET {} {} {} {} {} {FE_OFN12_RST} {} {0.004} {0.000} {0.068} {60.282} {0.203} {0.309} {} {} {} 
    INST {FE_PHC165_FE_OFN12_RST} {A} {^} {Z} {^} {} {BUF_X8} {0.034} {0.000} {0.011} {} {0.237} {0.343} {} {14} {(141.80, 22.71) (142.74, 23.09)} 
    NET {} {} {} {} {} {FE_PHN165_FE_OFN12_RST} {} {0.001} {0.000} {0.011} {23.967} {0.238} {0.344} {} {} {} 
    INST {CU_I/U152} {A} {^} {ZN} {v} {} {INV_X1} {0.013} {0.000} {0.007} {} {0.251} {0.357} {} {3} {(159.54, 9.77) (159.37, 9.39)} 
    NET {} {} {} {} {} {CU_I/n1} {} {0.000} {0.000} {0.007} {5.234} {0.251} {0.357} {} {} {} 
    INST {CU_I/U72} {A} {v} {ZN} {^} {} {AOI21_X1} {0.037} {0.000} {0.020} {} {0.288} {0.394} {} {1} {(156.75, 12.56) (156.44, 12.39)} 
    NET {} {} {} {} {} {CU_I/aluOpcode1[3]} {} {0.000} {0.000} {0.020} {1.543} {0.288} {0.394} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.106} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.106} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 183
PATH 184
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/IF_ID_NPC_reg[15]} {CK}
  ENDPT {DATAPATH_I/IF_ID_NPC_reg[15]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.284}
    {=} {Slack Time} {0.106}
  END_SLK_CLC
  SLK 0.106
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.106} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.110} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.201} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.210} {} {} {} 
    INST {DATAPATH_I/FE_OFC6_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.122} {0.000} {0.073} {} {0.225} {0.332} {} {66} {(91.07, 78.72) (91.44, 79.06)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN6_RST} {} {0.002} {0.000} {0.073} {88.035} {0.227} {0.334} {} {} {} 
    INST {DATAPATH_I/U285} {A2} {v} {ZN} {v} {} {AND2_X1} {0.057} {0.000} {0.008} {} {0.284} {0.391} {} {1} {(95.63, 74.17) (95.99, 73.83)} 
    NET {} {} {} {} {} {DATAPATH_I/N17} {} {0.000} {0.000} {0.008} {1.307} {0.284} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.106} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.106} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 184
PATH 185
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/PROGRAM_COUNTER/FFI_21/Q_reg} {CK}
  ENDPT {DATAPATH_I/PROGRAM_COUNTER/FFI_21/Q_reg} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.284}
    {=} {Slack Time} {0.107}
  END_SLK_CLC
  SLK 0.107
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.107} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.111} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.202} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.106} {0.213} {} {} {} 
    INST {DATAPATH_I/FE_OFC11_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.126} {0.000} {0.077} {} {0.232} {0.339} {} {71} {(111.40, 57.37) (111.77, 57.02)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN11_RST} {} {0.009} {0.000} {0.078} {93.267} {0.241} {0.349} {} {} {} 
    INST {DATAPATH_I/PROGRAM_COUNTER/FFI_21/U4} {A} {v} {ZN} {^} {} {INV_X1} {0.031} {0.000} {0.019} {} {0.272} {0.380} {} {1} {(121.28, 48.97) (121.45, 48.59)} 
    NET {} {} {} {} {} {DATAPATH_I/PROGRAM_COUNTER/FFI_21/n1} {} {0.000} {0.000} {0.019} {1.711} {0.272} {0.380} {} {} {} 
    INST {DATAPATH_I/PROGRAM_COUNTER/FFI_21/U3} {A2} {^} {ZN} {v} {} {NOR2_X1} {0.011} {0.000} {0.007} {} {0.284} {0.391} {} {1} {(122.23, 48.97) (122.42, 48.59)} 
    NET {} {} {} {} {} {DATAPATH_I/PROGRAM_COUNTER/FFI_21/n5} {} {0.000} {0.000} {0.007} {1.210} {0.284} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.107} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.107} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 185
PATH 186
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {CU_I/aluOpcode2_reg[4]} {CK}
  ENDPT {CU_I/aluOpcode2_reg[4]} {D} {DFFR_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.036}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.394}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.287}
    {=} {Slack Time} {0.107}
  END_SLK_CLC
  SLK 0.107
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.107} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.111} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.201} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.074} {92.408} {0.105} {0.213} {} {} {} 
    INST {FE_OFC12_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.093} {0.000} {0.068} {} {0.198} {0.306} {} {36} {(127.74, 33.91) (128.15, 34.29)} 
    NET {} {} {} {} {} {FE_OFN12_RST} {} {0.004} {0.000} {0.068} {60.282} {0.203} {0.310} {} {} {} 
    INST {FE_PHC165_FE_OFN12_RST} {A} {^} {Z} {^} {} {BUF_X8} {0.034} {0.000} {0.011} {} {0.237} {0.344} {} {14} {(141.80, 22.71) (142.74, 23.09)} 
    NET {} {} {} {} {} {FE_PHN165_FE_OFN12_RST} {} {0.001} {0.000} {0.011} {23.967} {0.238} {0.345} {} {} {} 
    INST {CU_I/U152} {A} {^} {ZN} {v} {} {INV_X1} {0.013} {0.000} {0.007} {} {0.251} {0.358} {} {3} {(159.54, 9.77) (159.37, 9.39)} 
    NET {} {} {} {} {} {CU_I/n1} {} {0.000} {0.000} {0.007} {5.234} {0.251} {0.358} {} {} {} 
    INST {CU_I/U76} {A} {v} {ZN} {^} {} {AOI21_X1} {0.036} {0.000} {0.020} {} {0.287} {0.394} {} {1} {(156.00, 14.31) (155.69, 14.48)} 
    NET {} {} {} {} {} {CU_I/aluOpcode1[4]} {} {0.000} {0.000} {0.020} {1.411} {0.287} {0.394} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.107} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.107} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 186
PATH 187
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/PROGRAM_COUNTER/FFI_1/Q_reg} {CK}
  ENDPT {DATAPATH_I/PROGRAM_COUNTER/FFI_1/Q_reg} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.284}
    {=} {Slack Time} {0.107}
  END_SLK_CLC
  SLK 0.107
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.107} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.111} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.202} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.211} {} {} {} 
    INST {DATAPATH_I/FE_OFC8_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.121} {0.000} {0.073} {} {0.224} {0.331} {} {67} {(87.27, 109.52) (87.64, 109.86)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN8_RST} {} {0.017} {0.000} {0.074} {87.767} {0.241} {0.348} {} {} {} 
    INST {DATAPATH_I/PROGRAM_COUNTER/FFI_1/U4} {A} {v} {ZN} {^} {} {INV_X1} {0.032} {0.000} {0.019} {} {0.272} {0.380} {} {1} {(109.57, 109.52) (109.40, 109.89)} 
    NET {} {} {} {} {} {DATAPATH_I/PROGRAM_COUNTER/FFI_1/n1} {} {0.000} {0.000} {0.019} {1.970} {0.272} {0.380} {} {} {} 
    INST {DATAPATH_I/PROGRAM_COUNTER/FFI_1/U3} {A2} {^} {ZN} {v} {} {NOR2_X1} {0.011} {0.000} {0.007} {} {0.284} {0.391} {} {1} {(107.10, 107.77) (106.91, 107.39)} 
    NET {} {} {} {} {} {DATAPATH_I/PROGRAM_COUNTER/FFI_1/n5} {} {0.000} {0.000} {0.007} {1.194} {0.284} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.107} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.107} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 187
PATH 188
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {CU_I/aluOpcode2_reg[0]} {CK}
  ENDPT {CU_I/aluOpcode2_reg[0]} {D} {DFFR_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.036}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.394}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.286}
    {=} {Slack Time} {0.108}
  END_SLK_CLC
  SLK 0.108
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.108} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.112} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.201} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.074} {92.408} {0.105} {0.213} {} {} {} 
    INST {FE_OFC12_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.093} {0.000} {0.068} {} {0.199} {0.306} {} {36} {(127.74, 33.91) (128.15, 34.29)} 
    NET {} {} {} {} {} {FE_OFN12_RST} {} {0.004} {0.000} {0.068} {60.282} {0.203} {0.311} {} {} {} 
    INST {FE_PHC165_FE_OFN12_RST} {A} {^} {Z} {^} {} {BUF_X8} {0.034} {0.000} {0.011} {} {0.237} {0.345} {} {14} {(141.80, 22.71) (142.74, 23.09)} 
    NET {} {} {} {} {} {FE_PHN165_FE_OFN12_RST} {} {0.001} {0.000} {0.011} {23.967} {0.238} {0.346} {} {} {} 
    INST {CU_I/U152} {A} {^} {ZN} {v} {} {INV_X1} {0.013} {0.000} {0.007} {} {0.251} {0.359} {} {3} {(159.54, 9.77) (159.37, 9.39)} 
    NET {} {} {} {} {} {CU_I/n1} {} {0.000} {0.000} {0.007} {5.234} {0.251} {0.359} {} {} {} 
    INST {CU_I/U69} {A} {v} {ZN} {^} {} {AOI21_X1} {0.036} {0.000} {0.019} {} {0.286} {0.394} {} {1} {(157.71, 9.77) (157.40, 9.60)} 
    NET {} {} {} {} {} {CU_I/aluOpcode1[0]} {} {0.000} {0.000} {0.019} {1.341} {0.286} {0.394} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.108} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.108} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 188
PATH 189
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/PROGRAM_COUNTER/FFI_5/Q_reg} {CK}
  ENDPT {DATAPATH_I/PROGRAM_COUNTER/FFI_5/Q_reg} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.283}
    {=} {Slack Time} {0.108}
  END_SLK_CLC
  SLK 0.108
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.108} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.112} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.203} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.212} {} {} {} 
    INST {DATAPATH_I/FE_OFC8_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.121} {0.000} {0.073} {} {0.224} {0.332} {} {67} {(87.27, 109.52) (87.64, 109.86)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN8_RST} {} {0.016} {0.000} {0.074} {87.767} {0.240} {0.349} {} {} {} 
    INST {DATAPATH_I/PROGRAM_COUNTER/FFI_5/U4} {A} {v} {ZN} {^} {} {INV_X1} {0.031} {0.000} {0.019} {} {0.271} {0.380} {} {1} {(108.74, 116.17) (108.91, 115.79)} 
    NET {} {} {} {} {} {DATAPATH_I/PROGRAM_COUNTER/FFI_5/n1} {} {0.000} {0.000} {0.019} {1.833} {0.271} {0.380} {} {} {} 
    INST {DATAPATH_I/PROGRAM_COUNTER/FFI_5/U3} {A2} {^} {ZN} {v} {} {NOR2_X1} {0.012} {0.000} {0.007} {} {0.283} {0.391} {} {1} {(109.50, 117.92) (109.69, 118.29)} 
    NET {} {} {} {} {} {DATAPATH_I/PROGRAM_COUNTER/FFI_5/n5} {} {0.000} {0.000} {0.007} {1.308} {0.283} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.108} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.108} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 189
PATH 190
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RF_OUT1_reg[21]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RF_OUT1_reg[21]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.032}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.398}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.289}
    {=} {Slack Time} {0.109}
  END_SLK_CLC
  SLK 0.109
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.109} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.113} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.202} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.100} {0.209} {} {} {} 
    INST {DATAPATH_I/FE_OFC5_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.133} {0.000} {0.104} {} {0.233} {0.342} {} {63} {(70.93, 64.72) (71.34, 65.09)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN5_RST} {} {0.009} {0.000} {0.104} {93.002} {0.242} {0.351} {} {} {} 
    INST {DATAPATH_I/U317} {A2} {^} {ZN} {^} {} {AND2_X1} {0.047} {0.000} {0.010} {} {0.289} {0.398} {} {1} {(75.49, 50.72) (75.85, 51.05)} 
    NET {} {} {} {} {} {DATAPATH_I/N135} {} {0.000} {0.000} {0.010} {1.799} {0.289} {0.398} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.109} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.109} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 190
PATH 191
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RF_OUT2_reg[18]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RF_OUT2_reg[18]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.032}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.398}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.289}
    {=} {Slack Time} {0.109}
  END_SLK_CLC
  SLK 0.109
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.109} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.113} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.202} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.100} {0.209} {} {} {} 
    INST {DATAPATH_I/FE_OFC5_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.133} {0.000} {0.104} {} {0.233} {0.342} {} {63} {(70.93, 64.72) (71.34, 65.09)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN5_RST} {} {0.009} {0.000} {0.104} {93.002} {0.243} {0.352} {} {} {} 
    INST {DATAPATH_I/U352} {A2} {^} {ZN} {^} {} {AND2_X1} {0.047} {0.000} {0.010} {} {0.289} {0.398} {} {1} {(71.12, 56.31) (71.48, 56.65)} 
    NET {} {} {} {} {} {DATAPATH_I/N164} {} {0.000} {0.000} {0.010} {1.650} {0.289} {0.398} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.109} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.109} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 191
PATH 192
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RF_OUT1_reg[20]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RF_OUT1_reg[20]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.032}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.398}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.289}
    {=} {Slack Time} {0.109}
  END_SLK_CLC
  SLK 0.109
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.109} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.113} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.203} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.100} {0.210} {} {} {} 
    INST {DATAPATH_I/FE_OFC5_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.133} {0.000} {0.104} {} {0.233} {0.342} {} {63} {(70.93, 64.72) (71.34, 65.09)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN5_RST} {} {0.009} {0.000} {0.104} {93.002} {0.242} {0.351} {} {} {} 
    INST {DATAPATH_I/U318} {A2} {^} {ZN} {^} {} {AND2_X1} {0.047} {0.000} {0.010} {} {0.289} {0.398} {} {1} {(77.39, 51.77) (77.75, 51.43)} 
    NET {} {} {} {} {} {DATAPATH_I/N134} {} {0.000} {0.000} {0.010} {1.757} {0.289} {0.398} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.109} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.109} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 192
PATH 193
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RF_OUT1_reg[22]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RF_OUT1_reg[22]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.032}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.398}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.289}
    {=} {Slack Time} {0.110}
  END_SLK_CLC
  SLK 0.110
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.110} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.114} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.203} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.100} {0.210} {} {} {} 
    INST {DATAPATH_I/FE_OFC5_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.133} {0.000} {0.104} {} {0.233} {0.343} {} {63} {(70.93, 64.72) (71.34, 65.09)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN5_RST} {} {0.010} {0.000} {0.104} {93.002} {0.243} {0.352} {} {} {} 
    INST {DATAPATH_I/U316} {A2} {^} {ZN} {^} {} {AND2_X1} {0.046} {0.000} {0.010} {} {0.289} {0.398} {} {1} {(81.57, 45.12) (81.93, 45.45)} 
    NET {} {} {} {} {} {DATAPATH_I/N136} {} {0.000} {0.000} {0.010} {1.457} {0.289} {0.398} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.110} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.110} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 193
PATH 194
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/PROGRAM_COUNTER/FFI_4/Q_reg} {CK}
  ENDPT {DATAPATH_I/PROGRAM_COUNTER/FFI_4/Q_reg} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.281}
    {=} {Slack Time} {0.110}
  END_SLK_CLC
  SLK 0.110
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.110} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.114} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.204} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.213} {} {} {} 
    INST {DATAPATH_I/FE_OFC8_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.121} {0.000} {0.073} {} {0.224} {0.334} {} {67} {(87.27, 109.52) (87.64, 109.86)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN8_RST} {} {0.015} {0.000} {0.074} {87.767} {0.239} {0.349} {} {} {} 
    INST {DATAPATH_I/PROGRAM_COUNTER/FFI_4/U4} {A} {v} {ZN} {^} {} {INV_X1} {0.031} {0.000} {0.019} {} {0.270} {0.380} {} {1} {(105.20, 126.31) (105.03, 126.69)} 
    NET {} {} {} {} {} {DATAPATH_I/PROGRAM_COUNTER/FFI_4/n1} {} {0.000} {0.000} {0.019} {1.870} {0.270} {0.380} {} {} {} 
    INST {DATAPATH_I/PROGRAM_COUNTER/FFI_4/U3} {A2} {^} {ZN} {v} {} {NOR2_X1} {0.011} {0.000} {0.007} {} {0.281} {0.391} {} {1} {(104.06, 124.56) (103.87, 124.19)} 
    NET {} {} {} {} {} {DATAPATH_I/PROGRAM_COUNTER/FFI_4/n5} {} {0.000} {0.000} {0.007} {1.181} {0.281} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.110} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.110} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 194
PATH 195
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RF_OUT2_reg[22]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RF_OUT2_reg[22]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.032}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.398}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.289}
    {=} {Slack Time} {0.110}
  END_SLK_CLC
  SLK 0.110
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.110} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.114} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.203} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.100} {0.210} {} {} {} 
    INST {DATAPATH_I/FE_OFC5_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.133} {0.000} {0.104} {} {0.233} {0.343} {} {63} {(70.93, 64.72) (71.34, 65.09)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN5_RST} {} {0.009} {0.000} {0.104} {93.002} {0.242} {0.352} {} {} {} 
    INST {DATAPATH_I/U348} {A2} {^} {ZN} {^} {} {AND2_X1} {0.046} {0.000} {0.010} {} {0.289} {0.398} {} {1} {(74.35, 46.16) (74.71, 45.83)} 
    NET {} {} {} {} {} {DATAPATH_I/N168} {} {0.000} {0.000} {0.010} {1.524} {0.289} {0.398} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.110} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.110} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 195
PATH 196
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/PROGRAM_COUNTER/FFI_2/Q_reg} {CK}
  ENDPT {DATAPATH_I/PROGRAM_COUNTER/FFI_2/Q_reg} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.281}
    {=} {Slack Time} {0.110}
  END_SLK_CLC
  SLK 0.110
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.110} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.114} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.204} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.213} {} {} {} 
    INST {DATAPATH_I/FE_OFC8_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.121} {0.000} {0.073} {} {0.224} {0.334} {} {67} {(87.27, 109.52) (87.64, 109.86)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN8_RST} {} {0.016} {0.000} {0.074} {87.767} {0.240} {0.349} {} {} {} 
    INST {DATAPATH_I/PROGRAM_COUNTER/FFI_2/U4} {A} {v} {ZN} {^} {} {INV_X1} {0.031} {0.000} {0.018} {} {0.270} {0.380} {} {1} {(107.67, 121.77) (107.50, 121.39)} 
    NET {} {} {} {} {} {DATAPATH_I/PROGRAM_COUNTER/FFI_2/n1} {} {0.000} {0.000} {0.018} {1.756} {0.270} {0.380} {} {} {} 
    INST {DATAPATH_I/PROGRAM_COUNTER/FFI_2/U3} {A2} {^} {ZN} {v} {} {NOR2_X1} {0.011} {0.000} {0.007} {} {0.281} {0.391} {} {1} {(107.29, 120.72) (107.10, 121.09)} 
    NET {} {} {} {} {} {DATAPATH_I/PROGRAM_COUNTER/FFI_2/n5} {} {0.000} {0.000} {0.007} {1.207} {0.281} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.110} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.110} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 196
PATH 197
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/PROGRAM_COUNTER/FFI_17/Q_reg} {CK}
  ENDPT {DATAPATH_I/PROGRAM_COUNTER/FFI_17/Q_reg} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.281}
    {=} {Slack Time} {0.110}
  END_SLK_CLC
  SLK 0.110
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.110} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.114} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.204} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.213} {} {} {} 
    INST {DATAPATH_I/FE_OFC6_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.122} {0.000} {0.073} {} {0.225} {0.335} {} {66} {(91.07, 78.72) (91.44, 79.06)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN6_RST} {} {0.014} {0.000} {0.074} {88.035} {0.239} {0.349} {} {} {} 
    INST {DATAPATH_I/PROGRAM_COUNTER/FFI_17/U4} {A} {v} {ZN} {^} {} {INV_X1} {0.031} {0.000} {0.018} {} {0.269} {0.379} {} {1} {(105.96, 67.52) (105.79, 67.89)} 
    NET {} {} {} {} {} {DATAPATH_I/PROGRAM_COUNTER/FFI_17/n1} {} {0.000} {0.000} {0.018} {1.746} {0.269} {0.379} {} {} {} 
    INST {DATAPATH_I/PROGRAM_COUNTER/FFI_17/U3} {A2} {^} {ZN} {v} {} {NOR2_X1} {0.012} {0.000} {0.007} {} {0.281} {0.391} {} {1} {(105.77, 68.56) (105.58, 68.19)} 
    NET {} {} {} {} {} {DATAPATH_I/PROGRAM_COUNTER/FFI_17/n5} {} {0.000} {0.000} {0.007} {1.477} {0.281} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.110} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.110} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 197
PATH 198
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_RF_OUT2_reg[20]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_RF_OUT2_reg[20]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.289}
    {=} {Slack Time} {0.110}
  END_SLK_CLC
  SLK 0.110
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.110} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.114} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.203} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.100} {0.210} {} {} {} 
    INST {DATAPATH_I/FE_OFC5_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.133} {0.000} {0.104} {} {0.233} {0.343} {} {63} {(70.93, 64.72) (71.34, 65.09)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN5_RST} {} {0.010} {0.000} {0.104} {93.002} {0.243} {0.353} {} {} {} 
    INST {DATAPATH_I/U130} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.289} {0.399} {} {1} {(86.39, 48.97) (86.03, 48.63)} 
    NET {} {} {} {} {} {DATAPATH_I/N263} {} {0.000} {0.000} {0.009} {1.283} {0.289} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.110} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.110} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 198
PATH 199
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_RF_OUT2_reg[21]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_RF_OUT2_reg[21]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.288}
    {=} {Slack Time} {0.110}
  END_SLK_CLC
  SLK 0.110
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.110} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.114} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.204} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.100} {0.210} {} {} {} 
    INST {DATAPATH_I/FE_OFC5_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.133} {0.000} {0.104} {} {0.233} {0.343} {} {63} {(70.93, 64.72) (71.34, 65.09)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN5_RST} {} {0.010} {0.000} {0.104} {93.002} {0.243} {0.353} {} {} {} 
    INST {DATAPATH_I/U129} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.288} {0.399} {} {1} {(85.06, 48.97) (84.70, 48.63)} 
    NET {} {} {} {} {} {DATAPATH_I/N264} {} {0.000} {0.000} {0.009} {1.239} {0.288} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.110} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.110} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 199
PATH 200
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/PROGRAM_COUNTER/FFI_3/Q_reg} {CK}
  ENDPT {DATAPATH_I/PROGRAM_COUNTER/FFI_3/Q_reg} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.281}
    {=} {Slack Time} {0.110}
  END_SLK_CLC
  SLK 0.110
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.110} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.114} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.205} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.214} {} {} {} 
    INST {DATAPATH_I/FE_OFC8_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.121} {0.000} {0.073} {} {0.224} {0.334} {} {67} {(87.27, 109.52) (87.64, 109.86)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN8_RST} {} {0.015} {0.000} {0.074} {87.767} {0.239} {0.349} {} {} {} 
    INST {DATAPATH_I/PROGRAM_COUNTER/FFI_3/U4} {A} {v} {ZN} {^} {} {INV_X1} {0.030} {0.000} {0.018} {} {0.269} {0.380} {} {1} {(107.03, 126.31) (107.20, 126.69)} 
    NET {} {} {} {} {} {DATAPATH_I/PROGRAM_COUNTER/FFI_3/n1} {} {0.000} {0.000} {0.018} {1.711} {0.269} {0.380} {} {} {} 
    INST {DATAPATH_I/PROGRAM_COUNTER/FFI_3/U3} {A2} {^} {ZN} {v} {} {NOR2_X1} {0.012} {0.000} {0.007} {} {0.281} {0.391} {} {1} {(107.98, 126.31) (108.17, 126.69)} 
    NET {} {} {} {} {} {DATAPATH_I/PROGRAM_COUNTER/FFI_3/n5} {} {0.000} {0.000} {0.007} {1.333} {0.281} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.110} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.110} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 200
PATH 201
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_RF_OUT2_reg[23]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_RF_OUT2_reg[23]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.288}
    {=} {Slack Time} {0.110}
  END_SLK_CLC
  SLK 0.110
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.110} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.114} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.204} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.100} {0.210} {} {} {} 
    INST {DATAPATH_I/FE_OFC5_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.133} {0.000} {0.104} {} {0.233} {0.343} {} {63} {(70.93, 64.72) (71.34, 65.09)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN5_RST} {} {0.010} {0.000} {0.104} {93.002} {0.243} {0.353} {} {} {} 
    INST {DATAPATH_I/U127} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.288} {0.399} {} {1} {(84.80, 42.31) (85.16, 42.65)} 
    NET {} {} {} {} {} {DATAPATH_I/N266} {} {0.000} {0.000} {0.009} {1.258} {0.288} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.110} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.110} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 201
PATH 202
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RF_OUT1_reg[29]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RF_OUT1_reg[29]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.288}
    {=} {Slack Time} {0.110}
  END_SLK_CLC
  SLK 0.110
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.110} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.114} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.204} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.100} {0.211} {} {} {} 
    INST {DATAPATH_I/FE_OFC5_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.133} {0.000} {0.104} {} {0.233} {0.343} {} {63} {(70.93, 64.72) (71.34, 65.09)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN5_RST} {} {0.010} {0.000} {0.104} {93.002} {0.243} {0.353} {} {} {} 
    INST {DATAPATH_I/U309} {A2} {^} {ZN} {^} {} {AND2_X1} {0.046} {0.000} {0.010} {} {0.288} {0.399} {} {1} {(79.10, 43.37) (79.46, 43.03)} 
    NET {} {} {} {} {} {DATAPATH_I/N143} {} {0.000} {0.000} {0.010} {1.302} {0.288} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.110} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.110} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 202
PATH 203
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_RF_OUT2_reg[22]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_RF_OUT2_reg[22]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.288}
    {=} {Slack Time} {0.110}
  END_SLK_CLC
  SLK 0.110
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.110} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.114} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.204} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.100} {0.211} {} {} {} 
    INST {DATAPATH_I/FE_OFC5_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.133} {0.000} {0.104} {} {0.233} {0.343} {} {63} {(70.93, 64.72) (71.34, 65.09)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN5_RST} {} {0.010} {0.000} {0.104} {93.002} {0.243} {0.353} {} {} {} 
    INST {DATAPATH_I/U128} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.288} {0.399} {} {1} {(82.14, 46.16) (82.50, 45.83)} 
    NET {} {} {} {} {} {DATAPATH_I/N265} {} {0.000} {0.000} {0.009} {1.258} {0.288} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.110} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.110} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 203
PATH 204
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RF_OUT2_reg[21]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RF_OUT2_reg[21]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.032}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.398}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.288}
    {=} {Slack Time} {0.111}
  END_SLK_CLC
  SLK 0.111
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.111} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.114} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.204} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.100} {0.211} {} {} {} 
    INST {DATAPATH_I/FE_OFC5_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.133} {0.000} {0.104} {} {0.233} {0.344} {} {63} {(70.93, 64.72) (71.34, 65.09)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN5_RST} {} {0.009} {0.000} {0.104} {93.002} {0.242} {0.353} {} {} {} 
    INST {DATAPATH_I/U349} {A2} {^} {ZN} {^} {} {AND2_X1} {0.046} {0.000} {0.010} {} {0.288} {0.398} {} {1} {(77.58, 47.91) (77.94, 48.25)} 
    NET {} {} {} {} {} {DATAPATH_I/N167} {} {0.000} {0.000} {0.010} {1.391} {0.288} {0.398} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.111} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.111} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 204
PATH 205
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RF_OUT2_reg[29]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RF_OUT2_reg[29]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.288}
    {=} {Slack Time} {0.111}
  END_SLK_CLC
  SLK 0.111
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.111} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.115} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.204} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.100} {0.211} {} {} {} 
    INST {DATAPATH_I/FE_OFC5_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.133} {0.000} {0.104} {} {0.233} {0.344} {} {63} {(70.93, 64.72) (71.34, 65.09)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN5_RST} {} {0.009} {0.000} {0.104} {93.002} {0.242} {0.353} {} {} {} 
    INST {DATAPATH_I/U341} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.288} {0.399} {} {1} {(78.15, 42.31) (78.51, 42.65)} 
    NET {} {} {} {} {} {DATAPATH_I/N175} {} {0.000} {0.000} {0.009} {1.330} {0.288} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.111} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.111} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 205
PATH 206
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_DRAM_OUTPUT_reg[18]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_DRAM_OUTPUT_reg[18]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.032}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.398}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.288}
    {=} {Slack Time} {0.111}
  END_SLK_CLC
  SLK 0.111
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.111} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.115} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.204} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.100} {0.211} {} {} {} 
    INST {DATAPATH_I/FE_OFC5_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.133} {0.000} {0.104} {} {0.233} {0.344} {} {63} {(70.93, 64.72) (71.34, 65.09)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN5_RST} {} {0.009} {0.000} {0.104} {93.002} {0.242} {0.353} {} {} {} 
    INST {DATAPATH_I/U388} {A2} {^} {ZN} {^} {} {AND2_X1} {0.046} {0.000} {0.010} {} {0.288} {0.398} {} {1} {(80.50, 51.77) (80.14, 51.43)} 
    NET {} {} {} {} {} {DATAPATH_I/N396} {} {0.000} {0.000} {0.010} {1.435} {0.288} {0.398} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.111} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.111} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 206
PATH 207
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RF_OUT2_reg[20]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RF_OUT2_reg[20]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.288}
    {=} {Slack Time} {0.111}
  END_SLK_CLC
  SLK 0.111
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.111} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.115} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.204} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.100} {0.211} {} {} {} 
    INST {DATAPATH_I/FE_OFC5_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.133} {0.000} {0.104} {} {0.233} {0.344} {} {63} {(70.93, 64.72) (71.34, 65.09)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN5_RST} {} {0.009} {0.000} {0.104} {93.002} {0.242} {0.353} {} {} {} 
    INST {DATAPATH_I/U350} {A2} {^} {ZN} {^} {} {AND2_X1} {0.046} {0.000} {0.010} {} {0.288} {0.399} {} {1} {(77.20, 48.97) (77.56, 48.63)} 
    NET {} {} {} {} {} {DATAPATH_I/N166} {} {0.000} {0.000} {0.010} {1.302} {0.288} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.111} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.111} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 207
PATH 208
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_RF_OUT2_reg[28]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_RF_OUT2_reg[28]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.287}
    {=} {Slack Time} {0.111}
  END_SLK_CLC
  SLK 0.111
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.111} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.115} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.205} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.100} {0.211} {} {} {} 
    INST {DATAPATH_I/FE_OFC5_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.133} {0.000} {0.104} {} {0.233} {0.344} {} {63} {(70.93, 64.72) (71.34, 65.09)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN5_RST} {} {0.009} {0.000} {0.104} {93.002} {0.242} {0.353} {} {} {} 
    INST {DATAPATH_I/U122} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.287} {0.399} {} {1} {(82.90, 53.52) (83.26, 53.85)} 
    NET {} {} {} {} {} {DATAPATH_I/N271} {} {0.000} {0.000} {0.009} {1.317} {0.287} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.111} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.111} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 208
PATH 209
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RF_OUT1_reg[28]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RF_OUT1_reg[28]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.032}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.398}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.287}
    {=} {Slack Time} {0.112}
  END_SLK_CLC
  SLK 0.112
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.112} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.116} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.205} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.100} {0.212} {} {} {} 
    INST {DATAPATH_I/FE_OFC5_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.133} {0.000} {0.104} {} {0.233} {0.345} {} {63} {(70.93, 64.72) (71.34, 65.09)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN5_RST} {} {0.007} {0.000} {0.104} {93.002} {0.240} {0.352} {} {} {} 
    INST {DATAPATH_I/U310} {A2} {^} {ZN} {^} {} {AND2_X1} {0.046} {0.000} {0.010} {} {0.287} {0.398} {} {1} {(79.10, 54.56) (79.46, 54.23)} 
    NET {} {} {} {} {} {DATAPATH_I/N142} {} {0.000} {0.000} {0.010} {1.539} {0.287} {0.398} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.112} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.112} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 209
PATH 210
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RF_OUT2_reg[28]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RF_OUT2_reg[28]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.287}
    {=} {Slack Time} {0.112}
  END_SLK_CLC
  SLK 0.112
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.112} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.116} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.205} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.100} {0.212} {} {} {} 
    INST {DATAPATH_I/FE_OFC5_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.133} {0.000} {0.104} {} {0.233} {0.345} {} {63} {(70.93, 64.72) (71.34, 65.09)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN5_RST} {} {0.008} {0.000} {0.104} {93.002} {0.241} {0.353} {} {} {} 
    INST {DATAPATH_I/U342} {A2} {^} {ZN} {^} {} {AND2_X1} {0.046} {0.000} {0.010} {} {0.287} {0.399} {} {1} {(77.77, 53.52) (78.13, 53.85)} 
    NET {} {} {} {} {} {DATAPATH_I/N174} {} {0.000} {0.000} {0.010} {1.361} {0.287} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.112} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.112} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 210
PATH 211
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_RF_OUT2_reg[18]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_RF_OUT2_reg[18]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.286}
    {=} {Slack Time} {0.112}
  END_SLK_CLC
  SLK 0.112
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.112} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.116} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.206} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.100} {0.213} {} {} {} 
    INST {DATAPATH_I/FE_OFC5_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.133} {0.000} {0.104} {} {0.233} {0.345} {} {63} {(70.93, 64.72) (71.34, 65.09)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN5_RST} {} {0.008} {0.000} {0.104} {93.002} {0.241} {0.353} {} {} {} 
    INST {DATAPATH_I/U132} {A2} {^} {ZN} {^} {} {AND2_X1} {0.046} {0.000} {0.010} {} {0.286} {0.399} {} {1} {(77.96, 56.31) (78.32, 56.65)} 
    NET {} {} {} {} {} {DATAPATH_I/N261} {} {0.000} {0.000} {0.010} {1.347} {0.286} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.112} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.112} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 211
PATH 212
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/PROGRAM_COUNTER/FFI_16/Q_reg} {CK}
  ENDPT {DATAPATH_I/PROGRAM_COUNTER/FFI_16/Q_reg} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.279}
    {=} {Slack Time} {0.112}
  END_SLK_CLC
  SLK 0.112
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.112} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.116} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.207} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.216} {} {} {} 
    INST {DATAPATH_I/FE_OFC6_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.122} {0.000} {0.073} {} {0.225} {0.338} {} {66} {(91.07, 78.72) (91.44, 79.06)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN6_RST} {} {0.010} {0.000} {0.074} {88.035} {0.236} {0.348} {} {} {} 
    INST {DATAPATH_I/PROGRAM_COUNTER/FFI_16/U4} {A} {v} {ZN} {^} {} {INV_X1} {0.031} {0.000} {0.019} {} {0.267} {0.379} {} {1} {(100.83, 65.77) (100.66, 65.39)} 
    NET {} {} {} {} {} {DATAPATH_I/PROGRAM_COUNTER/FFI_16/n1} {} {0.000} {0.000} {0.019} {1.886} {0.267} {0.379} {} {} {} 
    INST {DATAPATH_I/PROGRAM_COUNTER/FFI_16/U3} {A2} {^} {ZN} {v} {} {NOR2_X1} {0.012} {0.000} {0.007} {} {0.279} {0.391} {} {1} {(100.64, 68.56) (100.45, 68.19)} 
    NET {} {} {} {} {} {DATAPATH_I/PROGRAM_COUNTER/FFI_16/n5} {} {0.000} {0.000} {0.007} {1.379} {0.279} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.112} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.112} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 212
PATH 213
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_NPC_reg[14]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_NPC_reg[14]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.032}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.398}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.286}
    {=} {Slack Time} {0.113}
  END_SLK_CLC
  SLK 0.113
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.113} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.117} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.206} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.006} {0.000} {0.074} {92.408} {0.100} {0.212} {} {} {} 
    INST {DATAPATH_I/FE_OFC1_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.128} {0.000} {0.100} {} {0.228} {0.340} {} {67} {(70.74, 84.31) (71.14, 84.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN1_RST} {} {0.012} {0.000} {0.100} {89.284} {0.239} {0.352} {} {} {} 
    INST {DATAPATH_I/U201} {A2} {^} {ZN} {^} {} {AND2_X1} {0.046} {0.000} {0.010} {} {0.286} {0.398} {} {1} {(88.86, 79.77) (88.50, 79.43)} 
    NET {} {} {} {} {} {DATAPATH_I/N327} {} {0.000} {0.000} {0.010} {1.651} {0.286} {0.398} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.113} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.113} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 213
PATH 214
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RF_OUT1_reg[18]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RF_OUT1_reg[18]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.286}
    {=} {Slack Time} {0.113}
  END_SLK_CLC
  SLK 0.113
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.113} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.117} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.206} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.100} {0.213} {} {} {} 
    INST {DATAPATH_I/FE_OFC5_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.133} {0.000} {0.104} {} {0.233} {0.346} {} {63} {(70.93, 64.72) (71.34, 65.09)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN5_RST} {} {0.007} {0.000} {0.104} {93.002} {0.240} {0.353} {} {} {} 
    INST {DATAPATH_I/U320} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.286} {0.399} {} {1} {(79.10, 57.37) (79.46, 57.03)} 
    NET {} {} {} {} {} {DATAPATH_I/N132} {} {0.000} {0.000} {0.009} {1.316} {0.286} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.113} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.113} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 214
PATH 215
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_NPC_reg[12]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_NPC_reg[12]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.032}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.398}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.285}
    {=} {Slack Time} {0.113}
  END_SLK_CLC
  SLK 0.113
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.113} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.117} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.207} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.006} {0.000} {0.074} {92.408} {0.100} {0.213} {} {} {} 
    INST {DATAPATH_I/FE_OFC1_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.128} {0.000} {0.100} {} {0.228} {0.341} {} {67} {(70.74, 84.31) (71.14, 84.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN1_RST} {} {0.011} {0.000} {0.100} {89.284} {0.239} {0.352} {} {} {} 
    INST {DATAPATH_I/U203} {A2} {^} {ZN} {^} {} {AND2_X1} {0.046} {0.000} {0.010} {} {0.285} {0.398} {} {1} {(86.77, 85.36) (86.41, 85.03)} 
    NET {} {} {} {} {} {DATAPATH_I/N325} {} {0.000} {0.000} {0.010} {1.600} {0.285} {0.398} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.113} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.113} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 215
PATH 216
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_DRAM_OUTPUT_reg[16]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_DRAM_OUTPUT_reg[16]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.285}
    {=} {Slack Time} {0.113}
  END_SLK_CLC
  SLK 0.113
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.113} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.117} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.207} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.100} {0.214} {} {} {} 
    INST {DATAPATH_I/FE_OFC5_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.133} {0.000} {0.104} {} {0.233} {0.346} {} {63} {(70.93, 64.72) (71.34, 65.09)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN5_RST} {} {0.007} {0.000} {0.104} {93.002} {0.240} {0.353} {} {} {} 
    INST {DATAPATH_I/U386} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.285} {0.399} {} {1} {(78.91, 59.12) (79.27, 59.45)} 
    NET {} {} {} {} {} {DATAPATH_I/N394} {} {0.000} {0.000} {0.009} {1.316} {0.285} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.113} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.113} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 216
PATH 217
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_NPC_reg[15]} {CK}
  ENDPT {DATAPATH_I/ID_EX_NPC_reg[15]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.032}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.398}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.285}
    {=} {Slack Time} {0.114}
  END_SLK_CLC
  SLK 0.114
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.114} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.117} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.207} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.006} {0.000} {0.074} {92.408} {0.100} {0.213} {} {} {} 
    INST {DATAPATH_I/FE_OFC1_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.128} {0.000} {0.100} {} {0.228} {0.341} {} {67} {(70.74, 84.31) (71.14, 84.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN1_RST} {} {0.012} {0.000} {0.100} {89.284} {0.239} {0.353} {} {} {} 
    INST {DATAPATH_I/U157} {A2} {^} {ZN} {^} {} {AND2_X1} {0.046} {0.000} {0.010} {} {0.285} {0.398} {} {1} {(92.21, 76.97) (92.57, 76.63)} 
    NET {} {} {} {} {} {DATAPATH_I/N81} {} {0.000} {0.000} {0.010} {1.446} {0.285} {0.398} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.114} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.114} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 217
PATH 218
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_RF_OUT2_reg[19]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_RF_OUT2_reg[19]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.032}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.398}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.285}
    {=} {Slack Time} {0.114}
  END_SLK_CLC
  SLK 0.114
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.114} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.117} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.207} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.100} {0.214} {} {} {} 
    INST {DATAPATH_I/FE_OFC5_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.133} {0.000} {0.104} {} {0.233} {0.347} {} {63} {(70.93, 64.72) (71.34, 65.09)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN5_RST} {} {0.006} {0.000} {0.104} {93.002} {0.239} {0.353} {} {} {} 
    INST {DATAPATH_I/U131} {A2} {^} {ZN} {^} {} {AND2_X1} {0.046} {0.000} {0.010} {} {0.285} {0.398} {} {1} {(83.09, 60.16) (83.45, 59.83)} 
    NET {} {} {} {} {} {DATAPATH_I/N262} {} {0.000} {0.000} {0.010} {1.389} {0.285} {0.398} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.114} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.114} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 218
PATH 219
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_NPC_reg[18]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_NPC_reg[18]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.285}
    {=} {Slack Time} {0.114}
  END_SLK_CLC
  SLK 0.114
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.114} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.118} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.207} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.100} {0.214} {} {} {} 
    INST {DATAPATH_I/FE_OFC5_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.133} {0.000} {0.104} {} {0.233} {0.347} {} {63} {(70.93, 64.72) (71.34, 65.09)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN5_RST} {} {0.006} {0.000} {0.104} {93.002} {0.239} {0.353} {} {} {} 
    INST {DATAPATH_I/U197} {A2} {^} {ZN} {^} {} {AND2_X1} {0.046} {0.000} {0.010} {} {0.285} {0.399} {} {1} {(87.53, 60.16) (87.17, 59.83)} 
    NET {} {} {} {} {} {DATAPATH_I/N331} {} {0.000} {0.000} {0.010} {1.374} {0.285} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.114} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.114} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 219
PATH 220
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_DRAM_OUTPUT_reg[17]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_DRAM_OUTPUT_reg[17]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.285}
    {=} {Slack Time} {0.114}
  END_SLK_CLC
  SLK 0.114
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.114} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.118} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.207} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.100} {0.214} {} {} {} 
    INST {DATAPATH_I/FE_OFC5_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.133} {0.000} {0.104} {} {0.233} {0.347} {} {63} {(70.93, 64.72) (71.34, 65.09)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN5_RST} {} {0.006} {0.000} {0.104} {93.002} {0.239} {0.353} {} {} {} 
    INST {DATAPATH_I/U387} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.285} {0.399} {} {1} {(78.91, 61.91) (79.27, 62.25)} 
    NET {} {} {} {} {} {DATAPATH_I/N395} {} {0.000} {0.000} {0.009} {1.239} {0.285} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.114} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.114} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 220
PATH 221
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_NPC_reg[13]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_NPC_reg[13]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.032}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.398}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.285}
    {=} {Slack Time} {0.114}
  END_SLK_CLC
  SLK 0.114
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.114} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.118} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.207} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.006} {0.000} {0.074} {92.408} {0.100} {0.214} {} {} {} 
    INST {DATAPATH_I/FE_OFC1_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.128} {0.000} {0.100} {} {0.228} {0.341} {} {67} {(70.74, 84.31) (71.14, 84.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN1_RST} {} {0.011} {0.000} {0.100} {89.284} {0.239} {0.353} {} {} {} 
    INST {DATAPATH_I/U106} {A2} {^} {ZN} {^} {} {AND2_X1} {0.046} {0.000} {0.010} {} {0.285} {0.398} {} {1} {(91.90, 84.31) (91.54, 84.65)} 
    NET {} {} {} {} {} {DATAPATH_I/N223} {} {0.000} {0.000} {0.010} {1.449} {0.285} {0.398} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.114} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.114} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 221
PATH 222
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RF_OUT2_reg[19]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RF_OUT2_reg[19]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.032}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.398}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.285}
    {=} {Slack Time} {0.114}
  END_SLK_CLC
  SLK 0.114
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.114} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.118} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.207} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.100} {0.214} {} {} {} 
    INST {DATAPATH_I/FE_OFC5_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.133} {0.000} {0.104} {} {0.233} {0.347} {} {63} {(70.93, 64.72) (71.34, 65.09)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN5_RST} {} {0.004} {0.000} {0.104} {93.002} {0.237} {0.351} {} {} {} 
    INST {DATAPATH_I/U351} {A2} {^} {ZN} {^} {} {AND2_X1} {0.047} {0.000} {0.010} {} {0.284} {0.398} {} {1} {(74.16, 60.16) (74.52, 59.83)} 
    NET {} {} {} {} {} {DATAPATH_I/N165} {} {0.000} {0.000} {0.010} {1.723} {0.285} {0.398} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.114} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.114} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 222
PATH 223
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_ALU_OUTPUT_reg[18]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_ALU_OUTPUT_reg[18]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.285}
    {=} {Slack Time} {0.114}
  END_SLK_CLC
  SLK 0.114
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.114} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.118} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.207} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.100} {0.214} {} {} {} 
    INST {DATAPATH_I/FE_OFC5_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.133} {0.000} {0.104} {} {0.233} {0.347} {} {63} {(70.93, 64.72) (71.34, 65.09)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN5_RST} {} {0.006} {0.000} {0.104} {93.002} {0.239} {0.353} {} {} {} 
    INST {DATAPATH_I/U64} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.285} {0.399} {} {1} {(87.53, 59.12) (87.17, 59.45)} 
    NET {} {} {} {} {} {DATAPATH_I/N364} {} {0.000} {0.000} {0.009} {1.333} {0.285} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.114} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.114} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 223
PATH 224
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_ALU_OUTPUT_reg[15]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_ALU_OUTPUT_reg[15]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.285}
    {=} {Slack Time} {0.114}
  END_SLK_CLC
  SLK 0.114
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.114} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.118} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.207} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.006} {0.000} {0.074} {92.408} {0.100} {0.214} {} {} {} 
    INST {DATAPATH_I/FE_OFC1_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.128} {0.000} {0.100} {} {0.228} {0.342} {} {67} {(70.74, 84.31) (71.14, 84.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN1_RST} {} {0.012} {0.000} {0.100} {89.284} {0.239} {0.353} {} {} {} 
    INST {DATAPATH_I/U67} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.285} {0.399} {} {1} {(83.92, 78.72) (83.56, 79.05)} 
    NET {} {} {} {} {} {DATAPATH_I/N361} {} {0.000} {0.000} {0.009} {1.384} {0.285} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.114} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.114} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 224
PATH 225
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_NPC_reg[15]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_NPC_reg[15]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.285}
    {=} {Slack Time} {0.114}
  END_SLK_CLC
  SLK 0.114
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.114} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.118} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.207} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.006} {0.000} {0.074} {92.408} {0.100} {0.214} {} {} {} 
    INST {DATAPATH_I/FE_OFC1_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.128} {0.000} {0.100} {} {0.228} {0.342} {} {67} {(70.74, 84.31) (71.14, 84.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN1_RST} {} {0.012} {0.000} {0.100} {89.284} {0.239} {0.353} {} {} {} 
    INST {DATAPATH_I/U200} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.285} {0.399} {} {1} {(86.77, 78.72) (86.41, 79.05)} 
    NET {} {} {} {} {} {DATAPATH_I/N328} {} {0.000} {0.000} {0.009} {1.288} {0.285} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.114} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.114} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 225
PATH 226
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_NPC_reg[15]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_NPC_reg[15]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.285}
    {=} {Slack Time} {0.114}
  END_SLK_CLC
  SLK 0.114
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.114} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.118} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.207} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.006} {0.000} {0.074} {92.408} {0.100} {0.214} {} {} {} 
    INST {DATAPATH_I/FE_OFC1_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.128} {0.000} {0.100} {} {0.228} {0.342} {} {67} {(70.74, 84.31) (71.14, 84.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN1_RST} {} {0.012} {0.000} {0.100} {89.284} {0.239} {0.353} {} {} {} 
    INST {DATAPATH_I/U104} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.285} {0.399} {} {1} {(90.76, 78.72) (90.40, 79.05)} 
    NET {} {} {} {} {} {DATAPATH_I/N225} {} {0.000} {0.000} {0.009} {1.320} {0.285} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.114} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.114} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 226
PATH 227
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_ALU_OUTPUT_reg[14]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_ALU_OUTPUT_reg[14]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.285}
    {=} {Slack Time} {0.114}
  END_SLK_CLC
  SLK 0.114
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.114} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.118} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.207} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.006} {0.000} {0.074} {92.408} {0.100} {0.214} {} {} {} 
    INST {DATAPATH_I/FE_OFC1_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.128} {0.000} {0.100} {} {0.228} {0.342} {} {67} {(70.74, 84.31) (71.14, 84.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN1_RST} {} {0.012} {0.000} {0.100} {89.284} {0.239} {0.353} {} {} {} 
    INST {DATAPATH_I/U68} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.285} {0.399} {} {1} {(85.18, 78.72) (85.54, 79.05)} 
    NET {} {} {} {} {} {DATAPATH_I/N360} {} {0.000} {0.000} {0.009} {1.282} {0.285} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.114} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.114} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 227
PATH 228
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/IF_ID_NPC_reg[14]} {CK}
  ENDPT {DATAPATH_I/IF_ID_NPC_reg[14]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.284}
    {=} {Slack Time} {0.114}
  END_SLK_CLC
  SLK 0.114
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.114} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.118} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.208} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.006} {0.000} {0.074} {92.408} {0.100} {0.214} {} {} {} 
    INST {DATAPATH_I/FE_OFC1_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.128} {0.000} {0.100} {} {0.228} {0.342} {} {67} {(70.74, 84.31) (71.14, 84.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN1_RST} {} {0.012} {0.000} {0.100} {89.284} {0.239} {0.353} {} {} {} 
    INST {DATAPATH_I/U286} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.284} {0.399} {} {1} {(93.80, 76.97) (93.44, 76.63)} 
    NET {} {} {} {} {} {DATAPATH_I/N16} {} {0.000} {0.000} {0.009} {1.310} {0.284} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.114} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.114} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 228
PATH 229
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_NPC_reg[14]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_NPC_reg[14]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.284}
    {=} {Slack Time} {0.114}
  END_SLK_CLC
  SLK 0.114
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.114} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.118} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.208} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.006} {0.000} {0.074} {92.408} {0.100} {0.214} {} {} {} 
    INST {DATAPATH_I/FE_OFC1_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.128} {0.000} {0.100} {} {0.228} {0.342} {} {67} {(70.74, 84.31) (71.14, 84.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN1_RST} {} {0.011} {0.000} {0.100} {89.284} {0.239} {0.353} {} {} {} 
    INST {DATAPATH_I/U105} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.284} {0.399} {} {1} {(91.33, 81.52) (90.97, 81.85)} 
    NET {} {} {} {} {} {DATAPATH_I/N224} {} {0.000} {0.000} {0.009} {1.326} {0.284} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.114} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.114} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 229
PATH 230
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RF_OUT1_reg[6]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RF_OUT1_reg[6]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.032}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.398}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.284}
    {=} {Slack Time} {0.114}
  END_SLK_CLC
  SLK 0.114
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.114} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.118} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.208} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.008} {0.000} {0.074} {92.408} {0.102} {0.216} {} {} {} 
    INST {DATAPATH_I/FE_OFC3_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.124} {0.000} {0.097} {} {0.226} {0.341} {} {63} {(69.22, 106.72) (69.62, 107.09)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN3_RST} {} {0.009} {0.000} {0.097} {86.435} {0.236} {0.350} {} {} {} 
    INST {DATAPATH_I/U332} {A2} {^} {ZN} {^} {} {AND2_X1} {0.048} {0.000} {0.011} {} {0.284} {0.398} {} {1} {(66.18, 127.37) (66.54, 127.03)} 
    NET {} {} {} {} {} {DATAPATH_I/N120} {} {0.000} {0.000} {0.011} {2.182} {0.284} {0.398} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.114} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.114} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 230
PATH 231
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_NPC_reg[13]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_NPC_reg[13]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.284}
    {=} {Slack Time} {0.114}
  END_SLK_CLC
  SLK 0.114
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.114} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.118} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.208} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.006} {0.000} {0.074} {92.408} {0.100} {0.214} {} {} {} 
    INST {DATAPATH_I/FE_OFC1_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.128} {0.000} {0.100} {} {0.228} {0.342} {} {67} {(70.74, 84.31) (71.14, 84.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN1_RST} {} {0.011} {0.000} {0.100} {89.284} {0.239} {0.353} {} {} {} 
    INST {DATAPATH_I/U202} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.284} {0.399} {} {1} {(87.53, 84.31) (87.17, 84.65)} 
    NET {} {} {} {} {} {DATAPATH_I/N326} {} {0.000} {0.000} {0.009} {1.325} {0.284} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.114} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.114} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 231
PATH 232
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_ALU_OUTPUT_reg[12]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_ALU_OUTPUT_reg[12]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.284}
    {=} {Slack Time} {0.115}
  END_SLK_CLC
  SLK 0.115
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.115} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.119} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.208} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.006} {0.000} {0.074} {92.408} {0.100} {0.214} {} {} {} 
    INST {DATAPATH_I/FE_OFC1_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.128} {0.000} {0.100} {} {0.228} {0.342} {} {67} {(70.74, 84.31) (71.14, 84.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN1_RST} {} {0.011} {0.000} {0.100} {89.284} {0.239} {0.353} {} {} {} 
    INST {DATAPATH_I/U70} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.284} {0.399} {} {1} {(85.44, 85.36) (85.08, 85.03)} 
    NET {} {} {} {} {} {DATAPATH_I/N358} {} {0.000} {0.000} {0.009} {1.339} {0.284} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.115} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.115} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 232
PATH 233
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RF_OUT1_reg[19]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RF_OUT1_reg[19]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.284}
    {=} {Slack Time} {0.115}
  END_SLK_CLC
  SLK 0.115
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.115} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.119} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.208} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.100} {0.215} {} {} {} 
    INST {DATAPATH_I/FE_OFC5_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.133} {0.000} {0.104} {} {0.233} {0.348} {} {63} {(70.93, 64.72) (71.34, 65.09)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN5_RST} {} {0.005} {0.000} {0.104} {93.002} {0.238} {0.353} {} {} {} 
    INST {DATAPATH_I/U319} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.284} {0.399} {} {1} {(77.77, 62.97) (78.13, 62.63)} 
    NET {} {} {} {} {} {DATAPATH_I/N133} {} {0.000} {0.000} {0.009} {1.239} {0.284} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.115} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.115} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 233
PATH 234
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_DRAM_OUTPUT_reg[11]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_DRAM_OUTPUT_reg[11]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.284}
    {=} {Slack Time} {0.115}
  END_SLK_CLC
  SLK 0.115
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.115} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.119} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.208} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.006} {0.000} {0.074} {92.408} {0.100} {0.215} {} {} {} 
    INST {DATAPATH_I/FE_OFC1_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.128} {0.000} {0.100} {} {0.228} {0.343} {} {67} {(70.74, 84.31) (71.14, 84.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN1_RST} {} {0.011} {0.000} {0.100} {89.284} {0.238} {0.353} {} {} {} 
    INST {DATAPATH_I/U381} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.284} {0.399} {} {1} {(79.67, 88.17) (80.03, 87.83)} 
    NET {} {} {} {} {} {DATAPATH_I/N389} {} {0.000} {0.000} {0.009} {1.366} {0.284} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.115} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.115} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 234
PATH 235
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_ALU_OUTPUT_reg[13]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_ALU_OUTPUT_reg[13]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.284}
    {=} {Slack Time} {0.115}
  END_SLK_CLC
  SLK 0.115
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.115} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.119} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.208} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.006} {0.000} {0.074} {92.408} {0.100} {0.215} {} {} {} 
    INST {DATAPATH_I/FE_OFC1_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.128} {0.000} {0.100} {} {0.228} {0.343} {} {67} {(70.74, 84.31) (71.14, 84.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN1_RST} {} {0.011} {0.000} {0.100} {89.284} {0.239} {0.353} {} {} {} 
    INST {DATAPATH_I/U69} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.284} {0.399} {} {1} {(82.40, 84.31) (82.04, 84.65)} 
    NET {} {} {} {} {} {DATAPATH_I/N359} {} {0.000} {0.000} {0.009} {1.316} {0.284} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.115} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.115} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 235
PATH 236
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_DRAM_OUTPUT_reg[12]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_DRAM_OUTPUT_reg[12]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.283}
    {=} {Slack Time} {0.115}
  END_SLK_CLC
  SLK 0.115
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.115} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.119} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.209} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.006} {0.000} {0.074} {92.408} {0.100} {0.215} {} {} {} 
    INST {DATAPATH_I/FE_OFC1_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.128} {0.000} {0.100} {} {0.228} {0.343} {} {67} {(70.74, 84.31) (71.14, 84.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN1_RST} {} {0.010} {0.000} {0.100} {89.284} {0.238} {0.353} {} {} {} 
    INST {DATAPATH_I/U382} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.283} {0.399} {} {1} {(76.13, 84.31) (75.77, 84.65)} 
    NET {} {} {} {} {} {DATAPATH_I/N390} {} {0.000} {0.000} {0.009} {1.358} {0.283} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.115} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.115} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 236
PATH 237
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_DRAM_OUTPUT_reg[13]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_DRAM_OUTPUT_reg[13]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.032}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.398}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.283}
    {=} {Slack Time} {0.115}
  END_SLK_CLC
  SLK 0.115
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.115} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.119} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.209} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.006} {0.000} {0.074} {92.408} {0.100} {0.215} {} {} {} 
    INST {DATAPATH_I/FE_OFC1_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.128} {0.000} {0.100} {} {0.228} {0.343} {} {67} {(70.74, 84.31) (71.14, 84.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN1_RST} {} {0.010} {0.000} {0.100} {89.284} {0.237} {0.353} {} {} {} 
    INST {DATAPATH_I/U383} {A2} {^} {ZN} {^} {} {AND2_X1} {0.046} {0.000} {0.010} {} {0.283} {0.398} {} {1} {(75.11, 78.72) (75.47, 79.05)} 
    NET {} {} {} {} {} {DATAPATH_I/N391} {} {0.000} {0.000} {0.010} {1.445} {0.283} {0.398} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.115} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.115} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 237
PATH 238
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_RF_OUT2_reg[13]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_RF_OUT2_reg[13]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.283}
    {=} {Slack Time} {0.116}
  END_SLK_CLC
  SLK 0.116
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.116} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.120} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.209} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.006} {0.000} {0.074} {92.408} {0.100} {0.216} {} {} {} 
    INST {DATAPATH_I/FE_OFC1_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.128} {0.000} {0.100} {} {0.228} {0.343} {} {67} {(70.74, 84.31) (71.14, 84.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN1_RST} {} {0.010} {0.000} {0.100} {89.284} {0.238} {0.353} {} {} {} 
    INST {DATAPATH_I/U137} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.283} {0.399} {} {1} {(76.13, 79.77) (75.77, 79.43)} 
    NET {} {} {} {} {} {DATAPATH_I/N256} {} {0.000} {0.000} {0.009} {1.318} {0.283} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.116} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.116} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 238
PATH 239
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RF_OUT1_reg[3]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RF_OUT1_reg[3]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.032}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.398}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.282}
    {=} {Slack Time} {0.116}
  END_SLK_CLC
  SLK 0.116
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.116} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.120} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.209} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.008} {0.000} {0.074} {92.408} {0.102} {0.218} {} {} {} 
    INST {DATAPATH_I/FE_OFC3_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.124} {0.000} {0.097} {} {0.226} {0.342} {} {63} {(69.22, 106.72) (69.62, 107.09)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN3_RST} {} {0.009} {0.000} {0.097} {86.435} {0.235} {0.351} {} {} {} 
    INST {DATAPATH_I/U335} {A2} {^} {ZN} {^} {} {AND2_X1} {0.047} {0.000} {0.010} {} {0.282} {0.398} {} {1} {(64.47, 123.52) (64.83, 123.85)} 
    NET {} {} {} {} {} {DATAPATH_I/N117} {} {0.000} {0.000} {0.010} {1.901} {0.282} {0.398} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.116} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.116} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 239
PATH 240
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RF_OUT1_reg[16]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RF_OUT1_reg[16]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.032}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.398}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.282}
    {=} {Slack Time} {0.116}
  END_SLK_CLC
  SLK 0.116
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.116} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.120} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.209} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.006} {0.000} {0.074} {92.408} {0.100} {0.216} {} {} {} 
    INST {DATAPATH_I/FE_OFC1_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.128} {0.000} {0.100} {} {0.228} {0.344} {} {67} {(70.74, 84.31) (71.14, 84.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN1_RST} {} {0.008} {0.000} {0.100} {89.284} {0.236} {0.352} {} {} {} 
    INST {DATAPATH_I/U322} {A2} {^} {ZN} {^} {} {AND2_X1} {0.046} {0.000} {0.010} {} {0.282} {0.398} {} {1} {(78.34, 73.11) (78.70, 73.45)} 
    NET {} {} {} {} {} {DATAPATH_I/N130} {} {0.000} {0.000} {0.010} {1.572} {0.282} {0.398} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.116} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.116} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 240
PATH 241
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RF_OUT1_reg[5]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RF_OUT1_reg[5]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.032}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.398}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.282}
    {=} {Slack Time} {0.117}
  END_SLK_CLC
  SLK 0.117
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.117} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.120} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.210} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.008} {0.000} {0.074} {92.408} {0.102} {0.218} {} {} {} 
    INST {DATAPATH_I/FE_OFC3_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.124} {0.000} {0.097} {} {0.226} {0.343} {} {63} {(69.22, 106.72) (69.62, 107.09)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN3_RST} {} {0.009} {0.000} {0.097} {86.435} {0.236} {0.352} {} {} {} 
    INST {DATAPATH_I/U333} {A2} {^} {ZN} {^} {} {AND2_X1} {0.046} {0.000} {0.010} {} {0.282} {0.398} {} {1} {(66.18, 129.12) (66.54, 129.45)} 
    NET {} {} {} {} {} {DATAPATH_I/N119} {} {0.000} {0.000} {0.010} {1.658} {0.282} {0.398} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.117} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.117} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 241
PATH 242
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_ALU_OUTPUT_reg[16]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_ALU_OUTPUT_reg[16]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.032}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.398}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.282}
    {=} {Slack Time} {0.117}
  END_SLK_CLC
  SLK 0.117
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.117} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.121} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.210} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.006} {0.000} {0.074} {92.408} {0.100} {0.217} {} {} {} 
    INST {DATAPATH_I/FE_OFC1_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.128} {0.000} {0.100} {} {0.228} {0.344} {} {67} {(70.74, 84.31) (71.14, 84.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN1_RST} {} {0.007} {0.000} {0.100} {89.284} {0.235} {0.352} {} {} {} 
    INST {DATAPATH_I/U66} {A2} {^} {ZN} {^} {} {AND2_X1} {0.046} {0.000} {0.010} {} {0.282} {0.398} {} {1} {(84.68, 67.52) (84.32, 67.85)} 
    NET {} {} {} {} {} {DATAPATH_I/N362} {} {0.000} {0.000} {0.010} {1.673} {0.282} {0.398} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.117} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.117} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 242
PATH 243
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RF_OUT1_reg[17]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RF_OUT1_reg[17]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.032}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.398}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.281}
    {=} {Slack Time} {0.117}
  END_SLK_CLC
  SLK 0.117
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.117} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.121} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.210} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.006} {0.000} {0.074} {92.408} {0.100} {0.217} {} {} {} 
    INST {DATAPATH_I/FE_OFC1_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.128} {0.000} {0.100} {} {0.228} {0.345} {} {67} {(70.74, 84.31) (71.14, 84.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN1_RST} {} {0.007} {0.000} {0.100} {89.284} {0.235} {0.352} {} {} {} 
    INST {DATAPATH_I/U321} {A2} {^} {ZN} {^} {} {AND2_X1} {0.046} {0.000} {0.010} {} {0.281} {0.398} {} {1} {(77.96, 65.77) (78.32, 65.43)} 
    NET {} {} {} {} {} {DATAPATH_I/N131} {} {0.000} {0.000} {0.010} {1.630} {0.281} {0.398} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.117} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.117} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 243
PATH 244
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_RF_OUT2_reg[14]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_RF_OUT2_reg[14]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.281}
    {=} {Slack Time} {0.117}
  END_SLK_CLC
  SLK 0.117
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.117} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.121} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.210} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.006} {0.000} {0.074} {92.408} {0.100} {0.217} {} {} {} 
    INST {DATAPATH_I/FE_OFC1_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.128} {0.000} {0.100} {} {0.228} {0.345} {} {67} {(70.74, 84.31) (71.14, 84.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN1_RST} {} {0.008} {0.000} {0.100} {89.284} {0.236} {0.353} {} {} {} 
    INST {DATAPATH_I/U136} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.281} {0.399} {} {1} {(79.29, 71.36) (79.65, 71.03)} 
    NET {} {} {} {} {} {DATAPATH_I/N257} {} {0.000} {0.000} {0.009} {1.302} {0.281} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.117} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.117} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 244
PATH 245
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_DRAM_OUTPUT_reg[14]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_DRAM_OUTPUT_reg[14]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.281}
    {=} {Slack Time} {0.117}
  END_SLK_CLC
  SLK 0.117
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.117} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.121} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.210} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.006} {0.000} {0.074} {92.408} {0.100} {0.217} {} {} {} 
    INST {DATAPATH_I/FE_OFC1_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.128} {0.000} {0.100} {} {0.228} {0.345} {} {67} {(70.74, 84.31) (71.14, 84.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN1_RST} {} {0.008} {0.000} {0.100} {89.284} {0.236} {0.353} {} {} {} 
    INST {DATAPATH_I/U384} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.281} {0.399} {} {1} {(77.96, 78.72) (78.32, 79.05)} 
    NET {} {} {} {} {} {DATAPATH_I/N392} {} {0.000} {0.000} {0.009} {1.305} {0.281} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.117} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.117} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 245
PATH 246
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_ALU_OUTPUT_reg[3]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_ALU_OUTPUT_reg[3]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.032}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.398}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.281}
    {=} {Slack Time} {0.117}
  END_SLK_CLC
  SLK 0.117
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.117} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.121} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.211} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.008} {0.000} {0.074} {92.408} {0.102} {0.219} {} {} {} 
    INST {DATAPATH_I/FE_OFC3_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.124} {0.000} {0.097} {} {0.226} {0.343} {} {63} {(69.22, 106.72) (69.62, 107.09)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN3_RST} {} {0.009} {0.000} {0.097} {86.435} {0.235} {0.352} {} {} {} 
    INST {DATAPATH_I/U78} {A2} {^} {ZN} {^} {} {AND2_X1} {0.046} {0.000} {0.010} {} {0.281} {0.398} {} {1} {(82.21, 121.77) (81.85, 121.43)} 
    NET {} {} {} {} {} {DATAPATH_I/N349} {} {0.000} {0.000} {0.010} {1.621} {0.281} {0.398} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.117} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.117} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 246
PATH 247
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_RF_OUT2_reg[15]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_RF_OUT2_reg[15]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.281}
    {=} {Slack Time} {0.117}
  END_SLK_CLC
  SLK 0.117
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.117} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.121} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.211} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.006} {0.000} {0.074} {92.408} {0.100} {0.217} {} {} {} 
    INST {DATAPATH_I/FE_OFC1_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.128} {0.000} {0.100} {} {0.228} {0.345} {} {67} {(70.74, 84.31) (71.14, 84.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN1_RST} {} {0.008} {0.000} {0.100} {89.284} {0.236} {0.353} {} {} {} 
    INST {DATAPATH_I/U135} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.281} {0.399} {} {1} {(78.22, 71.36) (77.86, 71.03)} 
    NET {} {} {} {} {} {DATAPATH_I/N258} {} {0.000} {0.000} {0.009} {1.273} {0.281} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.117} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.117} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 247
PATH 248
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_DRAM_OUTPUT_reg[15]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_DRAM_OUTPUT_reg[15]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.281}
    {=} {Slack Time} {0.117}
  END_SLK_CLC
  SLK 0.117
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.117} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.121} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.211} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.006} {0.000} {0.074} {92.408} {0.100} {0.217} {} {} {} 
    INST {DATAPATH_I/FE_OFC1_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.128} {0.000} {0.100} {} {0.228} {0.345} {} {67} {(70.74, 84.31) (71.14, 84.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN1_RST} {} {0.008} {0.000} {0.100} {89.284} {0.236} {0.353} {} {} {} 
    INST {DATAPATH_I/U385} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.281} {0.399} {} {1} {(77.77, 74.17) (78.13, 73.83)} 
    NET {} {} {} {} {} {DATAPATH_I/N393} {} {0.000} {0.000} {0.009} {1.277} {0.281} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.117} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.117} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 248
PATH 249
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_DRAM_OUTPUT_reg[5]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_DRAM_OUTPUT_reg[5]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.281}
    {=} {Slack Time} {0.117}
  END_SLK_CLC
  SLK 0.117
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.117} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.121} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.211} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.008} {0.000} {0.074} {92.408} {0.102} {0.219} {} {} {} 
    INST {DATAPATH_I/FE_OFC3_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.124} {0.000} {0.097} {} {0.226} {0.344} {} {63} {(69.22, 106.72) (69.62, 107.09)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN3_RST} {} {0.010} {0.000} {0.097} {86.435} {0.236} {0.353} {} {} {} 
    INST {DATAPATH_I/U375} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.281} {0.399} {} {1} {(70.74, 130.16) (71.10, 129.83)} 
    NET {} {} {} {} {} {DATAPATH_I/N383} {} {0.000} {0.000} {0.009} {1.412} {0.281} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.117} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.117} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 249
PATH 250
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_ALU_OUTPUT_reg[17]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_ALU_OUTPUT_reg[17]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.032}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.398}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.281}
    {=} {Slack Time} {0.117}
  END_SLK_CLC
  SLK 0.117
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.117} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.121} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.211} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.006} {0.000} {0.074} {92.408} {0.100} {0.217} {} {} {} 
    INST {DATAPATH_I/FE_OFC1_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.128} {0.000} {0.100} {} {0.228} {0.345} {} {67} {(70.74, 84.31) (71.14, 84.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN1_RST} {} {0.007} {0.000} {0.100} {89.284} {0.235} {0.353} {} {} {} 
    INST {DATAPATH_I/U65} {A2} {^} {ZN} {^} {} {AND2_X1} {0.046} {0.000} {0.010} {} {0.281} {0.398} {} {1} {(88.22, 67.52) (88.58, 67.85)} 
    NET {} {} {} {} {} {DATAPATH_I/N363} {} {0.000} {0.000} {0.010} {1.526} {0.281} {0.398} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.117} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.117} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 250
PATH 251
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RF_OUT2_reg[5]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RF_OUT2_reg[5]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.281}
    {=} {Slack Time} {0.118}
  END_SLK_CLC
  SLK 0.118
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.118} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.121} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.211} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.008} {0.000} {0.074} {92.408} {0.102} {0.219} {} {} {} 
    INST {DATAPATH_I/FE_OFC3_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.124} {0.000} {0.097} {} {0.226} {0.344} {} {63} {(69.22, 106.72) (69.62, 107.09)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN3_RST} {} {0.009} {0.000} {0.097} {86.435} {0.236} {0.353} {} {} {} 
    INST {DATAPATH_I/U365} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.281} {0.399} {} {1} {(65.99, 130.16) (66.35, 129.83)} 
    NET {} {} {} {} {} {DATAPATH_I/N151} {} {0.000} {0.000} {0.009} {1.420} {0.281} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.118} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.118} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 251
PATH 252
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RF_OUT2_reg[3]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RF_OUT2_reg[3]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.281}
    {=} {Slack Time} {0.118}
  END_SLK_CLC
  SLK 0.118
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.118} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.122} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.211} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.008} {0.000} {0.074} {92.408} {0.102} {0.219} {} {} {} 
    INST {DATAPATH_I/FE_OFC3_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.124} {0.000} {0.097} {} {0.226} {0.344} {} {63} {(69.22, 106.72) (69.62, 107.09)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN3_RST} {} {0.009} {0.000} {0.097} {86.435} {0.235} {0.353} {} {} {} 
    INST {DATAPATH_I/U367} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.010} {} {0.281} {0.399} {} {1} {(65.04, 121.77) (65.40, 121.43)} 
    NET {} {} {} {} {} {DATAPATH_I/N149} {} {0.000} {0.000} {0.010} {1.462} {0.281} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.118} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.118} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 252
PATH 253
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_DRAM_OUTPUT_reg[3]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_DRAM_OUTPUT_reg[3]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.281}
    {=} {Slack Time} {0.118}
  END_SLK_CLC
  SLK 0.118
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.118} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.122} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.211} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.008} {0.000} {0.074} {92.408} {0.102} {0.219} {} {} {} 
    INST {DATAPATH_I/FE_OFC3_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.124} {0.000} {0.097} {} {0.226} {0.344} {} {63} {(69.22, 106.72) (69.62, 107.09)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN3_RST} {} {0.010} {0.000} {0.097} {86.435} {0.236} {0.354} {} {} {} 
    INST {DATAPATH_I/U373} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.281} {0.399} {} {1} {(72.26, 126.31) (72.62, 126.65)} 
    NET {} {} {} {} {} {DATAPATH_I/N381} {} {0.000} {0.000} {0.009} {1.302} {0.281} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.118} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.118} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 253
PATH 254
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_DRAM_OUTPUT_reg[4]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_DRAM_OUTPUT_reg[4]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.281}
    {=} {Slack Time} {0.118}
  END_SLK_CLC
  SLK 0.118
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.118} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.122} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.211} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.008} {0.000} {0.074} {92.408} {0.102} {0.219} {} {} {} 
    INST {DATAPATH_I/FE_OFC3_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.124} {0.000} {0.097} {} {0.226} {0.344} {} {63} {(69.22, 106.72) (69.62, 107.09)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN3_RST} {} {0.010} {0.000} {0.097} {86.435} {0.236} {0.354} {} {} {} 
    INST {DATAPATH_I/U374} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.281} {0.399} {} {1} {(71.69, 129.12) (72.05, 129.45)} 
    NET {} {} {} {} {} {DATAPATH_I/N382} {} {0.000} {0.000} {0.009} {1.346} {0.281} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.118} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.118} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 254
PATH 255
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_DRAM_OUTPUT_reg[6]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_DRAM_OUTPUT_reg[6]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.281}
    {=} {Slack Time} {0.118}
  END_SLK_CLC
  SLK 0.118
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.118} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.122} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.211} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.008} {0.000} {0.074} {92.408} {0.102} {0.219} {} {} {} 
    INST {DATAPATH_I/FE_OFC3_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.124} {0.000} {0.097} {} {0.226} {0.344} {} {63} {(69.22, 106.72) (69.62, 107.09)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN3_RST} {} {0.010} {0.000} {0.097} {86.435} {0.236} {0.354} {} {} {} 
    INST {DATAPATH_I/U376} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.281} {0.399} {} {1} {(72.07, 127.37) (72.43, 127.03)} 
    NET {} {} {} {} {} {DATAPATH_I/N384} {} {0.000} {0.000} {0.009} {1.331} {0.281} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.118} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.118} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 255
PATH 256
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_ALU_OUTPUT_reg[7]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_ALU_OUTPUT_reg[7]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.281}
    {=} {Slack Time} {0.118}
  END_SLK_CLC
  SLK 0.118
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.118} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.122} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.211} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.008} {0.000} {0.074} {92.408} {0.102} {0.220} {} {} {} 
    INST {DATAPATH_I/FE_OFC3_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.124} {0.000} {0.097} {} {0.226} {0.344} {} {63} {(69.22, 106.72) (69.62, 107.09)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN3_RST} {} {0.009} {0.000} {0.097} {86.435} {0.235} {0.353} {} {} {} 
    INST {DATAPATH_I/U74} {A2} {^} {ZN} {^} {} {AND2_X1} {0.046} {0.000} {0.010} {} {0.281} {0.399} {} {1} {(83.35, 118.97) (82.99, 118.63)} 
    NET {} {} {} {} {} {DATAPATH_I/N353} {} {0.000} {0.000} {0.010} {1.462} {0.281} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.118} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.118} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 256
PATH 257
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RF_OUT2_reg[17]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RF_OUT2_reg[17]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.281}
    {=} {Slack Time} {0.118}
  END_SLK_CLC
  SLK 0.118
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.118} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.122} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.211} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.006} {0.000} {0.074} {92.408} {0.100} {0.218} {} {} {} 
    INST {DATAPATH_I/FE_OFC1_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.128} {0.000} {0.100} {} {0.228} {0.345} {} {67} {(70.74, 84.31) (71.14, 84.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN1_RST} {} {0.008} {0.000} {0.100} {89.284} {0.236} {0.353} {} {} {} 
    INST {DATAPATH_I/U353} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.281} {0.399} {} {1} {(76.63, 68.56) (76.99, 68.23)} 
    NET {} {} {} {} {} {DATAPATH_I/N163} {} {0.000} {0.000} {0.009} {1.331} {0.281} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.118} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.118} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 257
PATH 258
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_DRAM_OUTPUT_reg[7]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_DRAM_OUTPUT_reg[7]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.281}
    {=} {Slack Time} {0.118}
  END_SLK_CLC
  SLK 0.118
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.118} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.122} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.211} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.008} {0.000} {0.074} {92.408} {0.102} {0.220} {} {} {} 
    INST {DATAPATH_I/FE_OFC3_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.124} {0.000} {0.097} {} {0.226} {0.344} {} {63} {(69.22, 106.72) (69.62, 107.09)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN3_RST} {} {0.010} {0.000} {0.097} {86.435} {0.236} {0.354} {} {} {} 
    INST {DATAPATH_I/U377} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.281} {0.399} {} {1} {(73.02, 124.56) (73.38, 124.23)} 
    NET {} {} {} {} {} {DATAPATH_I/N385} {} {0.000} {0.000} {0.009} {1.322} {0.281} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.118} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.118} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 258
PATH 259
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RF_OUT1_reg[7]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RF_OUT1_reg[7]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.281}
    {=} {Slack Time} {0.118}
  END_SLK_CLC
  SLK 0.118
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.118} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.122} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.211} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.008} {0.000} {0.074} {92.408} {0.102} {0.220} {} {} {} 
    INST {DATAPATH_I/FE_OFC3_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.124} {0.000} {0.097} {} {0.226} {0.344} {} {63} {(69.22, 106.72) (69.62, 107.09)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN3_RST} {} {0.009} {0.000} {0.097} {86.435} {0.235} {0.353} {} {} {} 
    INST {DATAPATH_I/U331} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.281} {0.399} {} {1} {(66.56, 120.72) (66.92, 121.05)} 
    NET {} {} {} {} {} {DATAPATH_I/N121} {} {0.000} {0.000} {0.009} {1.415} {0.281} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.118} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.118} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 259
PATH 260
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_ALU_OUTPUT_reg[6]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_ALU_OUTPUT_reg[6]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.281}
    {=} {Slack Time} {0.118}
  END_SLK_CLC
  SLK 0.118
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.118} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.122} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.211} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.008} {0.000} {0.074} {92.408} {0.102} {0.220} {} {} {} 
    INST {DATAPATH_I/FE_OFC3_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.124} {0.000} {0.097} {} {0.226} {0.344} {} {63} {(69.22, 106.72) (69.62, 107.09)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN3_RST} {} {0.009} {0.000} {0.097} {86.435} {0.235} {0.353} {} {} {} 
    INST {DATAPATH_I/U75} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.010} {} {0.281} {0.399} {} {1} {(80.69, 121.77) (80.33, 121.43)} 
    NET {} {} {} {} {} {DATAPATH_I/N352} {} {0.000} {0.000} {0.010} {1.429} {0.281} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.118} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.118} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 260
PATH 261
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RF_OUT2_reg[4]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RF_OUT2_reg[4]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.281}
    {=} {Slack Time} {0.118}
  END_SLK_CLC
  SLK 0.118
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.118} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.122} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.211} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.008} {0.000} {0.074} {92.408} {0.102} {0.220} {} {} {} 
    INST {DATAPATH_I/FE_OFC3_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.124} {0.000} {0.097} {} {0.226} {0.344} {} {63} {(69.22, 106.72) (69.62, 107.09)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN3_RST} {} {0.009} {0.000} {0.097} {86.435} {0.235} {0.353} {} {} {} 
    INST {DATAPATH_I/U366} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.281} {0.399} {} {1} {(64.66, 124.56) (65.02, 124.23)} 
    NET {} {} {} {} {} {DATAPATH_I/N150} {} {0.000} {0.000} {0.009} {1.392} {0.281} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.118} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.118} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 261
PATH 262
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/PROGRAM_COUNTER/FFI_15/Q_reg} {CK}
  ENDPT {DATAPATH_I/PROGRAM_COUNTER/FFI_15/Q_reg} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.273}
    {=} {Slack Time} {0.118}
  END_SLK_CLC
  SLK 0.118
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.118} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.122} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.213} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.221} {} {} {} 
    INST {DATAPATH_I/FE_OFC6_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.122} {0.000} {0.073} {} {0.225} {0.343} {} {66} {(91.07, 78.72) (91.44, 79.06)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN6_RST} {} {0.006} {0.000} {0.074} {88.035} {0.231} {0.349} {} {} {} 
    INST {DATAPATH_I/PROGRAM_COUNTER/FFI_15/U4} {A} {v} {ZN} {^} {} {INV_X1} {0.030} {0.000} {0.018} {} {0.262} {0.380} {} {1} {(96.96, 74.17) (97.13, 73.79)} 
    NET {} {} {} {} {} {DATAPATH_I/PROGRAM_COUNTER/FFI_15/n1} {} {0.000} {0.000} {0.018} {1.734} {0.262} {0.380} {} {} {} 
    INST {DATAPATH_I/PROGRAM_COUNTER/FFI_15/U3} {A2} {^} {ZN} {v} {} {NOR2_X1} {0.011} {0.000} {0.007} {} {0.273} {0.391} {} {1} {(98.10, 74.17) (98.29, 73.79)} 
    NET {} {} {} {} {} {DATAPATH_I/PROGRAM_COUNTER/FFI_15/n5} {} {0.000} {0.000} {0.007} {1.254} {0.273} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.118} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.118} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 262
PATH 263
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_NPC_reg[4]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_NPC_reg[4]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.280}
    {=} {Slack Time} {0.118}
  END_SLK_CLC
  SLK 0.118
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.118} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.122} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.212} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.008} {0.000} {0.074} {92.408} {0.102} {0.220} {} {} {} 
    INST {DATAPATH_I/FE_OFC3_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.124} {0.000} {0.097} {} {0.226} {0.344} {} {63} {(69.22, 106.72) (69.62, 107.09)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN3_RST} {} {0.009} {0.000} {0.097} {86.435} {0.235} {0.354} {} {} {} 
    INST {DATAPATH_I/U211} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.280} {0.399} {} {1} {(86.39, 129.12) (86.03, 129.45)} 
    NET {} {} {} {} {} {DATAPATH_I/N317} {} {0.000} {0.000} {0.009} {1.333} {0.280} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.118} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.118} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 263
PATH 264
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_ALU_OUTPUT_reg[2]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_ALU_OUTPUT_reg[2]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.280}
    {=} {Slack Time} {0.118}
  END_SLK_CLC
  SLK 0.118
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.118} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.122} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.212} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.008} {0.000} {0.074} {92.408} {0.102} {0.220} {} {} {} 
    INST {DATAPATH_I/FE_OFC3_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.124} {0.000} {0.097} {} {0.226} {0.344} {} {63} {(69.22, 106.72) (69.62, 107.09)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN3_RST} {} {0.009} {0.000} {0.097} {86.435} {0.235} {0.354} {} {} {} 
    INST {DATAPATH_I/U79} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.280} {0.399} {} {1} {(84.61, 118.97) (84.97, 118.63)} 
    NET {} {} {} {} {} {DATAPATH_I/N348} {} {0.000} {0.000} {0.009} {1.283} {0.280} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.118} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.118} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 264
PATH 265
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_RF_OUT2_reg[17]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_RF_OUT2_reg[17]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.280}
    {=} {Slack Time} {0.118}
  END_SLK_CLC
  SLK 0.118
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.118} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.122} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.212} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.006} {0.000} {0.074} {92.408} {0.100} {0.218} {} {} {} 
    INST {DATAPATH_I/FE_OFC1_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.128} {0.000} {0.100} {} {0.228} {0.346} {} {67} {(70.74, 84.31) (71.14, 84.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN1_RST} {} {0.007} {0.000} {0.100} {89.284} {0.235} {0.353} {} {} {} 
    INST {DATAPATH_I/U133} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.280} {0.399} {} {1} {(81.00, 65.77) (81.36, 65.43)} 
    NET {} {} {} {} {} {DATAPATH_I/N260} {} {0.000} {0.000} {0.009} {1.337} {0.280} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.118} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.118} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 265
PATH 266
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_RF_OUT2_reg[16]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_RF_OUT2_reg[16]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.280}
    {=} {Slack Time} {0.118}
  END_SLK_CLC
  SLK 0.118
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.118} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.122} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.212} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.006} {0.000} {0.074} {92.408} {0.100} {0.218} {} {} {} 
    INST {DATAPATH_I/FE_OFC1_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.128} {0.000} {0.100} {} {0.228} {0.346} {} {67} {(70.74, 84.31) (71.14, 84.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN1_RST} {} {0.007} {0.000} {0.100} {89.284} {0.235} {0.353} {} {} {} 
    INST {DATAPATH_I/U134} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.280} {0.399} {} {1} {(79.48, 65.77) (79.84, 65.43)} 
    NET {} {} {} {} {} {DATAPATH_I/N259} {} {0.000} {0.000} {0.009} {1.283} {0.280} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.118} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.118} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 266
PATH 267
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RF_OUT1_reg[15]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RF_OUT1_reg[15]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.032}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.398}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.280}
    {=} {Slack Time} {0.118}
  END_SLK_CLC
  SLK 0.118
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.118} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.122} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.212} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.006} {0.000} {0.074} {92.408} {0.100} {0.218} {} {} {} 
    INST {DATAPATH_I/FE_OFC1_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.128} {0.000} {0.100} {} {0.228} {0.346} {} {67} {(70.74, 84.31) (71.14, 84.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN1_RST} {} {0.005} {0.000} {0.100} {89.284} {0.233} {0.351} {} {} {} 
    INST {DATAPATH_I/U323} {A2} {^} {ZN} {^} {} {AND2_X1} {0.047} {0.000} {0.010} {} {0.280} {0.398} {} {1} {(72.64, 71.36) (73.00, 71.03)} 
    NET {} {} {} {} {} {DATAPATH_I/N129} {} {0.000} {0.000} {0.010} {1.823} {0.280} {0.398} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.118} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.118} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 267
PATH 268
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_ALU_OUTPUT_reg[5]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_ALU_OUTPUT_reg[5]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.280}
    {=} {Slack Time} {0.118}
  END_SLK_CLC
  SLK 0.118
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.118} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.122} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.212} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.008} {0.000} {0.074} {92.408} {0.102} {0.220} {} {} {} 
    INST {DATAPATH_I/FE_OFC3_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.124} {0.000} {0.097} {} {0.226} {0.345} {} {63} {(69.22, 106.72) (69.62, 107.09)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN3_RST} {} {0.009} {0.000} {0.097} {86.435} {0.235} {0.353} {} {} {} 
    INST {DATAPATH_I/U76} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.280} {0.399} {} {1} {(77.01, 124.56) (77.37, 124.23)} 
    NET {} {} {} {} {} {DATAPATH_I/N351} {} {0.000} {0.000} {0.009} {1.398} {0.280} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.118} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.118} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 268
PATH 269
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_ALU_OUTPUT_reg[4]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_ALU_OUTPUT_reg[4]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.280}
    {=} {Slack Time} {0.118}
  END_SLK_CLC
  SLK 0.118
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.118} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.122} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.212} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.008} {0.000} {0.074} {92.408} {0.102} {0.220} {} {} {} 
    INST {DATAPATH_I/FE_OFC3_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.124} {0.000} {0.097} {} {0.226} {0.345} {} {63} {(69.22, 106.72) (69.62, 107.09)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN3_RST} {} {0.009} {0.000} {0.097} {86.435} {0.235} {0.354} {} {} {} 
    INST {DATAPATH_I/U77} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.280} {0.399} {} {1} {(79.55, 121.77) (79.19, 121.43)} 
    NET {} {} {} {} {} {DATAPATH_I/N350} {} {0.000} {0.000} {0.009} {1.303} {0.280} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.118} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.118} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 269
PATH 270
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_RF_OUT2_reg[6]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_RF_OUT2_reg[6]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.280}
    {=} {Slack Time} {0.118}
  END_SLK_CLC
  SLK 0.118
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.118} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.122} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.212} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.008} {0.000} {0.074} {92.408} {0.102} {0.220} {} {} {} 
    INST {DATAPATH_I/FE_OFC3_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.124} {0.000} {0.097} {} {0.226} {0.345} {} {63} {(69.22, 106.72) (69.62, 107.09)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN3_RST} {} {0.009} {0.000} {0.097} {86.435} {0.235} {0.354} {} {} {} 
    INST {DATAPATH_I/U144} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.280} {0.399} {} {1} {(67.20, 116.17) (66.84, 115.83)} 
    NET {} {} {} {} {} {DATAPATH_I/N249} {} {0.000} {0.000} {0.009} {1.347} {0.280} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.118} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.118} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 270
PATH 271
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RF_OUT1_reg[1]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RF_OUT1_reg[1]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.032}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.398}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.280}
    {=} {Slack Time} {0.118}
  END_SLK_CLC
  SLK 0.118
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.118} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.122} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.212} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.008} {0.000} {0.074} {92.408} {0.102} {0.220} {} {} {} 
    INST {DATAPATH_I/FE_OFC3_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.124} {0.000} {0.097} {} {0.226} {0.345} {} {63} {(69.22, 106.72) (69.62, 107.09)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN3_RST} {} {0.008} {0.000} {0.097} {86.435} {0.234} {0.353} {} {} {} 
    INST {DATAPATH_I/U337} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.010} {} {0.280} {0.398} {} {1} {(69.60, 115.12) (69.96, 115.45)} 
    NET {} {} {} {} {} {DATAPATH_I/N115} {} {0.000} {0.000} {0.010} {1.483} {0.280} {0.398} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.118} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.118} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 271
PATH 272
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RF_OUT1_reg[2]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RF_OUT1_reg[2]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.032}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.398}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.280}
    {=} {Slack Time} {0.119}
  END_SLK_CLC
  SLK 0.119
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.119} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.122} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.212} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.008} {0.000} {0.074} {92.408} {0.102} {0.220} {} {} {} 
    INST {DATAPATH_I/FE_OFC3_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.124} {0.000} {0.097} {} {0.226} {0.345} {} {63} {(69.22, 106.72) (69.62, 107.09)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN3_RST} {} {0.008} {0.000} {0.097} {86.435} {0.234} {0.353} {} {} {} 
    INST {DATAPATH_I/U336} {A2} {^} {ZN} {^} {} {AND2_X1} {0.046} {0.000} {0.010} {} {0.280} {0.398} {} {1} {(70.36, 116.17) (70.72, 115.83)} 
    NET {} {} {} {} {} {DATAPATH_I/N116} {} {0.000} {0.000} {0.010} {1.513} {0.280} {0.398} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.119} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.119} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 272
PATH 273
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RF_OUT2_reg[16]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RF_OUT2_reg[16]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.280}
    {=} {Slack Time} {0.119}
  END_SLK_CLC
  SLK 0.119
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.119} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.123} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.212} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.006} {0.000} {0.074} {92.408} {0.100} {0.218} {} {} {} 
    INST {DATAPATH_I/FE_OFC1_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.128} {0.000} {0.100} {} {0.228} {0.346} {} {67} {(70.74, 84.31) (71.14, 84.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN1_RST} {} {0.007} {0.000} {0.100} {89.284} {0.235} {0.353} {} {} {} 
    INST {DATAPATH_I/U354} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.280} {0.399} {} {1} {(75.11, 67.52) (75.47, 67.85)} 
    NET {} {} {} {} {} {DATAPATH_I/N162} {} {0.000} {0.000} {0.009} {1.330} {0.280} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.119} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.119} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 273
PATH 274
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RF_OUT2_reg[2]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RF_OUT2_reg[2]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.280}
    {=} {Slack Time} {0.119}
  END_SLK_CLC
  SLK 0.119
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.119} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.123} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.212} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.008} {0.000} {0.074} {92.408} {0.102} {0.220} {} {} {} 
    INST {DATAPATH_I/FE_OFC3_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.124} {0.000} {0.097} {} {0.226} {0.345} {} {63} {(69.22, 106.72) (69.62, 107.09)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN3_RST} {} {0.008} {0.000} {0.097} {86.435} {0.235} {0.353} {} {} {} 
    INST {DATAPATH_I/U368} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.280} {0.399} {} {1} {(69.41, 113.37) (69.77, 113.03)} 
    NET {} {} {} {} {} {DATAPATH_I/N148} {} {0.000} {0.000} {0.009} {1.373} {0.280} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.119} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.119} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 274
PATH 275
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RF_OUT2_reg[15]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RF_OUT2_reg[15]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.032}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.398}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.280}
    {=} {Slack Time} {0.119}
  END_SLK_CLC
  SLK 0.119
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.119} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.123} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.212} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.006} {0.000} {0.074} {92.408} {0.100} {0.219} {} {} {} 
    INST {DATAPATH_I/FE_OFC1_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.128} {0.000} {0.100} {} {0.228} {0.346} {} {67} {(70.74, 84.31) (71.14, 84.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN1_RST} {} {0.006} {0.000} {0.100} {89.284} {0.234} {0.352} {} {} {} 
    INST {DATAPATH_I/U355} {A2} {^} {ZN} {^} {} {AND2_X1} {0.046} {0.000} {0.010} {} {0.280} {0.398} {} {1} {(71.69, 67.52) (72.05, 67.85)} 
    NET {} {} {} {} {} {DATAPATH_I/N161} {} {0.000} {0.000} {0.010} {1.561} {0.280} {0.398} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.119} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.119} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 275
PATH 276
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_DRAM_OUTPUT_reg[2]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_DRAM_OUTPUT_reg[2]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.280}
    {=} {Slack Time} {0.119}
  END_SLK_CLC
  SLK 0.119
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.119} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.123} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.212} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.008} {0.000} {0.074} {92.408} {0.102} {0.221} {} {} {} 
    INST {DATAPATH_I/FE_OFC3_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.124} {0.000} {0.097} {} {0.226} {0.345} {} {63} {(69.22, 106.72) (69.62, 107.09)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN3_RST} {} {0.009} {0.000} {0.097} {86.435} {0.235} {0.354} {} {} {} 
    INST {DATAPATH_I/U372} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.280} {0.399} {} {1} {(75.94, 124.56) (75.58, 124.23)} 
    NET {} {} {} {} {} {DATAPATH_I/N380} {} {0.000} {0.000} {0.009} {1.322} {0.280} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.119} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.119} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 276
PATH 277
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_RF_OUT2_reg[5]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_RF_OUT2_reg[5]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.280}
    {=} {Slack Time} {0.119}
  END_SLK_CLC
  SLK 0.119
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.119} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.123} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.212} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.008} {0.000} {0.074} {92.408} {0.102} {0.221} {} {} {} 
    INST {DATAPATH_I/FE_OFC3_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.124} {0.000} {0.097} {} {0.226} {0.345} {} {63} {(69.22, 106.72) (69.62, 107.09)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN3_RST} {} {0.008} {0.000} {0.097} {86.435} {0.234} {0.353} {} {} {} 
    INST {DATAPATH_I/U145} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.280} {0.399} {} {1} {(69.98, 117.92) (70.34, 118.25)} 
    NET {} {} {} {} {} {DATAPATH_I/N248} {} {0.000} {0.000} {0.009} {1.397} {0.280} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.119} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.119} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 277
PATH 278
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RF_OUT1_reg[14]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RF_OUT1_reg[14]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.032}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.398}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.279}
    {=} {Slack Time} {0.119}
  END_SLK_CLC
  SLK 0.119
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.119} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.123} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.213} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.006} {0.000} {0.074} {92.408} {0.100} {0.219} {} {} {} 
    INST {DATAPATH_I/FE_OFC1_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.128} {0.000} {0.100} {} {0.228} {0.347} {} {67} {(70.74, 84.31) (71.14, 84.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN1_RST} {} {0.005} {0.000} {0.100} {89.284} {0.232} {0.352} {} {} {} 
    INST {DATAPATH_I/U324} {A2} {^} {ZN} {^} {} {AND2_X1} {0.047} {0.000} {0.010} {} {0.279} {0.398} {} {1} {(73.02, 73.11) (73.38, 73.45)} 
    NET {} {} {} {} {} {DATAPATH_I/N128} {} {0.000} {0.000} {0.010} {1.714} {0.279} {0.398} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.119} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.119} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 278
PATH 279
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_ALU_OUTPUT_reg[15]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_ALU_OUTPUT_reg[15]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.032}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.398}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.279}
    {=} {Slack Time} {0.119}
  END_SLK_CLC
  SLK 0.119
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.119} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.123} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.213} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.074} {92.408} {0.103} {0.222} {} {} {} 
    INST {DATAPATH_I/FE_OFC7_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.118} {0.000} {0.093} {} {0.220} {0.340} {} {58} {(95.44, 84.31) (95.84, 84.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN7_RST} {} {0.012} {0.000} {0.094} {82.287} {0.233} {0.352} {} {} {} 
    INST {DATAPATH_I/U262} {A2} {^} {ZN} {^} {} {AND2_X1} {0.046} {0.000} {0.010} {} {0.279} {0.398} {} {1} {(110.71, 79.77) (110.35, 79.43)} 
    NET {} {} {} {} {} {DATAPATH_I/N290} {} {0.000} {0.000} {0.010} {1.766} {0.279} {0.398} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.119} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.119} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 279
PATH 280
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RF_OUT2_reg[7]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RF_OUT2_reg[7]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.279}
    {=} {Slack Time} {0.120}
  END_SLK_CLC
  SLK 0.120
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.120} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.123} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.213} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.008} {0.000} {0.074} {92.408} {0.102} {0.221} {} {} {} 
    INST {DATAPATH_I/FE_OFC3_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.124} {0.000} {0.097} {} {0.226} {0.346} {} {63} {(69.22, 106.72) (69.62, 107.09)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN3_RST} {} {0.008} {0.000} {0.097} {86.435} {0.234} {0.354} {} {} {} 
    INST {DATAPATH_I/U363} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.279} {0.399} {} {1} {(70.74, 115.12) (71.10, 115.45)} 
    NET {} {} {} {} {} {DATAPATH_I/N153} {} {0.000} {0.000} {0.009} {1.306} {0.279} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.120} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.120} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 280
PATH 281
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RF_OUT2_reg[14]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RF_OUT2_reg[14]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.279}
    {=} {Slack Time} {0.120}
  END_SLK_CLC
  SLK 0.120
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.120} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.124} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.213} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.006} {0.000} {0.074} {92.408} {0.100} {0.219} {} {} {} 
    INST {DATAPATH_I/FE_OFC1_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.128} {0.000} {0.100} {} {0.228} {0.347} {} {67} {(70.74, 84.31) (71.14, 84.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN1_RST} {} {0.006} {0.000} {0.100} {89.284} {0.234} {0.353} {} {} {} 
    INST {DATAPATH_I/U356} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.279} {0.399} {} {1} {(73.02, 68.56) (73.38, 68.23)} 
    NET {} {} {} {} {} {DATAPATH_I/N160} {} {0.000} {0.000} {0.009} {1.375} {0.279} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.120} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.120} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 281
PATH 282
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_ALU_OUTPUT_reg[13]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_ALU_OUTPUT_reg[13]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.032}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.398}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.279}
    {=} {Slack Time} {0.120}
  END_SLK_CLC
  SLK 0.120
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.120} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.124} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.213} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.074} {92.408} {0.103} {0.222} {} {} {} 
    INST {DATAPATH_I/FE_OFC7_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.118} {0.000} {0.093} {} {0.220} {0.340} {} {58} {(95.44, 84.31) (95.84, 84.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN7_RST} {} {0.012} {0.000} {0.094} {82.287} {0.233} {0.352} {} {} {} 
    INST {DATAPATH_I/U264} {A2} {^} {ZN} {^} {} {AND2_X1} {0.046} {0.000} {0.010} {} {0.279} {0.398} {} {1} {(110.14, 84.31) (109.78, 84.65)} 
    NET {} {} {} {} {} {DATAPATH_I/N288} {} {0.000} {0.000} {0.010} {1.678} {0.279} {0.398} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.120} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.120} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 282
PATH 283
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_IMM_reg[1]} {CK}
  ENDPT {DATAPATH_I/ID_EX_IMM_reg[1]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.032}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.398}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.279}
    {=} {Slack Time} {0.120}
  END_SLK_CLC
  SLK 0.120
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.120} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.124} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.213} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.074} {92.408} {0.103} {0.222} {} {} {} 
    INST {DATAPATH_I/FE_OFC7_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.118} {0.000} {0.093} {} {0.220} {0.340} {} {58} {(95.44, 84.31) (95.84, 84.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN7_RST} {} {0.012} {0.000} {0.094} {82.287} {0.233} {0.353} {} {} {} 
    INST {DATAPATH_I/U403} {A2} {^} {ZN} {^} {} {AND2_X1} {0.046} {0.000} {0.010} {} {0.279} {0.398} {} {1} {(107.67, 79.77) (107.31, 79.43)} 
    NET {} {} {} {} {} {DATAPATH_I/N179} {} {0.000} {0.000} {0.010} {1.642} {0.279} {0.398} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.120} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.120} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 283
PATH 284
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_RF_OUT2_reg[4]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_RF_OUT2_reg[4]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.279}
    {=} {Slack Time} {0.120}
  END_SLK_CLC
  SLK 0.120
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.120} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.124} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.213} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.008} {0.000} {0.074} {92.408} {0.102} {0.222} {} {} {} 
    INST {DATAPATH_I/FE_OFC3_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.124} {0.000} {0.097} {} {0.226} {0.346} {} {63} {(69.22, 106.72) (69.62, 107.09)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN3_RST} {} {0.008} {0.000} {0.097} {86.435} {0.234} {0.354} {} {} {} 
    INST {DATAPATH_I/U146} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.279} {0.399} {} {1} {(71.76, 116.17) (71.40, 115.83)} 
    NET {} {} {} {} {} {DATAPATH_I/N247} {} {0.000} {0.000} {0.009} {1.256} {0.279} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.120} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.120} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 284
PATH 285
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/PROGRAM_COUNTER/FFI_6/Q_reg} {CK}
  ENDPT {DATAPATH_I/PROGRAM_COUNTER/FFI_6/Q_reg} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.271}
    {=} {Slack Time} {0.120}
  END_SLK_CLC
  SLK 0.120
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.120} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.124} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.214} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.223} {} {} {} 
    INST {DATAPATH_I/FE_OFC8_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.121} {0.000} {0.073} {} {0.224} {0.344} {} {67} {(87.27, 109.52) (87.64, 109.86)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN8_RST} {} {0.006} {0.000} {0.073} {87.767} {0.229} {0.349} {} {} {} 
    INST {DATAPATH_I/PROGRAM_COUNTER/FFI_6/U4} {A} {v} {ZN} {^} {} {INV_X1} {0.030} {0.000} {0.018} {} {0.260} {0.380} {} {1} {(96.77, 116.17) (96.94, 115.79)} 
    NET {} {} {} {} {} {DATAPATH_I/PROGRAM_COUNTER/FFI_6/n1} {} {0.000} {0.000} {0.018} {1.711} {0.260} {0.380} {} {} {} 
    INST {DATAPATH_I/PROGRAM_COUNTER/FFI_6/U3} {A2} {^} {ZN} {v} {} {NOR2_X1} {0.012} {0.000} {0.007} {} {0.271} {0.391} {} {1} {(97.72, 116.17) (97.91, 115.79)} 
    NET {} {} {} {} {} {DATAPATH_I/PROGRAM_COUNTER/FFI_6/n5} {} {0.000} {0.000} {0.007} {1.329} {0.271} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.120} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.120} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 285
PATH 286
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_RF_OUT2_reg[3]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_RF_OUT2_reg[3]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.279}
    {=} {Slack Time} {0.120}
  END_SLK_CLC
  SLK 0.120
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.120} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.124} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.213} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.008} {0.000} {0.074} {92.408} {0.102} {0.222} {} {} {} 
    INST {DATAPATH_I/FE_OFC3_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.124} {0.000} {0.097} {} {0.226} {0.346} {} {63} {(69.22, 106.72) (69.62, 107.09)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN3_RST} {} {0.007} {0.000} {0.097} {86.435} {0.234} {0.354} {} {} {} 
    INST {DATAPATH_I/U147} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.279} {0.399} {} {1} {(73.02, 116.17) (73.38, 115.83)} 
    NET {} {} {} {} {} {DATAPATH_I/N246} {} {0.000} {0.000} {0.009} {1.278} {0.279} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.120} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.120} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 286
PATH 287
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/PROGRAM_COUNTER/FFI_7/Q_reg} {CK}
  ENDPT {DATAPATH_I/PROGRAM_COUNTER/FFI_7/Q_reg} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.271}
    {=} {Slack Time} {0.120}
  END_SLK_CLC
  SLK 0.120
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.120} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.124} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.215} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.224} {} {} {} 
    INST {DATAPATH_I/FE_OFC8_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.121} {0.000} {0.073} {} {0.224} {0.344} {} {67} {(87.27, 109.52) (87.64, 109.86)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN8_RST} {} {0.005} {0.000} {0.073} {87.767} {0.229} {0.349} {} {} {} 
    INST {DATAPATH_I/PROGRAM_COUNTER/FFI_7/U4} {A} {v} {ZN} {^} {} {INV_X1} {0.031} {0.000} {0.019} {} {0.260} {0.380} {} {1} {(95.63, 112.31) (95.80, 112.69)} 
    NET {} {} {} {} {} {DATAPATH_I/PROGRAM_COUNTER/FFI_7/n1} {} {0.000} {0.000} {0.019} {1.854} {0.260} {0.380} {} {} {} 
    INST {DATAPATH_I/PROGRAM_COUNTER/FFI_7/U3} {A2} {^} {ZN} {v} {} {NOR2_X1} {0.011} {0.000} {0.007} {} {0.271} {0.391} {} {1} {(96.96, 113.37) (97.15, 112.99)} 
    NET {} {} {} {} {} {DATAPATH_I/PROGRAM_COUNTER/FFI_7/n5} {} {0.000} {0.000} {0.007} {1.201} {0.271} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.120} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.120} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 287
PATH 288
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/PROGRAM_COUNTER/FFI_14/Q_reg} {CK}
  ENDPT {DATAPATH_I/PROGRAM_COUNTER/FFI_14/Q_reg} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.271}
    {=} {Slack Time} {0.120}
  END_SLK_CLC
  SLK 0.120
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.120} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.124} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.215} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.072} {86.608} {0.103} {0.224} {} {} {} 
    INST {DATAPATH_I/FE_OFC6_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.122} {0.000} {0.073} {} {0.225} {0.346} {} {66} {(91.07, 78.72) (91.44, 79.06)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN6_RST} {} {0.004} {0.000} {0.073} {88.035} {0.229} {0.349} {} {} {} 
    INST {DATAPATH_I/PROGRAM_COUNTER/FFI_14/U4} {A} {v} {ZN} {^} {} {INV_X1} {0.031} {0.000} {0.018} {} {0.259} {0.380} {} {1} {(98.10, 78.72) (98.27, 79.09)} 
    NET {} {} {} {} {} {DATAPATH_I/PROGRAM_COUNTER/FFI_14/n1} {} {0.000} {0.000} {0.018} {1.778} {0.259} {0.380} {} {} {} 
    INST {DATAPATH_I/PROGRAM_COUNTER/FFI_14/U3} {A2} {^} {ZN} {v} {} {NOR2_X1} {0.011} {0.000} {0.007} {} {0.271} {0.391} {} {1} {(98.29, 76.97) (98.48, 76.59)} 
    NET {} {} {} {} {} {DATAPATH_I/PROGRAM_COUNTER/FFI_14/n5} {} {0.000} {0.000} {0.007} {1.280} {0.271} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.120} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.120} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 288
PATH 289
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_ALU_OUTPUT_reg[12]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_ALU_OUTPUT_reg[12]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.032}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.398}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.278}
    {=} {Slack Time} {0.120}
  END_SLK_CLC
  SLK 0.120
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.120} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.124} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.214} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.074} {92.408} {0.103} {0.223} {} {} {} 
    INST {DATAPATH_I/FE_OFC7_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.118} {0.000} {0.093} {} {0.220} {0.341} {} {58} {(95.44, 84.31) (95.84, 84.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN7_RST} {} {0.012} {0.000} {0.094} {82.287} {0.233} {0.353} {} {} {} 
    INST {DATAPATH_I/U265} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.010} {} {0.278} {0.398} {} {1} {(110.14, 85.36) (109.78, 85.03)} 
    NET {} {} {} {} {} {DATAPATH_I/N287} {} {0.000} {0.000} {0.010} {1.536} {0.278} {0.398} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.120} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.120} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 289
PATH 290
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_ALU_OUTPUT_reg[14]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_ALU_OUTPUT_reg[14]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.278}
    {=} {Slack Time} {0.120}
  END_SLK_CLC
  SLK 0.120
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.120} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.124} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.214} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.074} {92.408} {0.103} {0.223} {} {} {} 
    INST {DATAPATH_I/FE_OFC7_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.118} {0.000} {0.093} {} {0.220} {0.341} {} {58} {(95.44, 84.31) (95.84, 84.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN7_RST} {} {0.012} {0.000} {0.094} {82.287} {0.233} {0.353} {} {} {} 
    INST {DATAPATH_I/U263} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.010} {} {0.278} {0.398} {} {1} {(109.19, 79.77) (108.83, 79.43)} 
    NET {} {} {} {} {} {DATAPATH_I/N289} {} {0.000} {0.000} {0.010} {1.512} {0.278} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.120} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.120} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 290
PATH 291
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_DRAM_OUTPUT_reg[0]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_DRAM_OUTPUT_reg[0]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.032}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.398}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.278}
    {=} {Slack Time} {0.120}
  END_SLK_CLC
  SLK 0.120
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.120} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.124} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.214} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.074} {92.408} {0.103} {0.223} {} {} {} 
    INST {DATAPATH_I/FE_OFC7_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.118} {0.000} {0.093} {} {0.220} {0.341} {} {58} {(95.44, 84.31) (95.84, 84.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN7_RST} {} {0.012} {0.000} {0.094} {82.287} {0.232} {0.353} {} {} {} 
    INST {DATAPATH_I/U371} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.010} {} {0.278} {0.398} {} {1} {(107.86, 89.92) (107.50, 90.25)} 
    NET {} {} {} {} {} {DATAPATH_I/N378} {} {0.000} {0.000} {0.010} {1.528} {0.278} {0.398} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.120} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.120} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 291
PATH 292
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_ALU_OUTPUT_reg[0]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_ALU_OUTPUT_reg[0]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.032}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.398}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.278}
    {=} {Slack Time} {0.121}
  END_SLK_CLC
  SLK 0.121
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.121} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.125} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.214} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.074} {92.408} {0.103} {0.223} {} {} {} 
    INST {DATAPATH_I/FE_OFC7_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.118} {0.000} {0.093} {} {0.220} {0.341} {} {58} {(95.44, 84.31) (95.84, 84.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN7_RST} {} {0.011} {0.000} {0.094} {82.287} {0.232} {0.352} {} {} {} 
    INST {DATAPATH_I/U306} {A2} {^} {ZN} {^} {} {AND2_X1} {0.046} {0.000} {0.010} {} {0.278} {0.398} {} {1} {(109.76, 99.37) (109.40, 99.03)} 
    NET {} {} {} {} {} {DATAPATH_I/N275} {} {0.000} {0.000} {0.010} {1.722} {0.278} {0.398} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.121} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.121} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 292
PATH 293
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {CU_I/aluOpcode2_reg[2]} {CK}
  ENDPT {CU_I/aluOpcode2_reg[2]} {D} {DFFS_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.042}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.388}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.267}
    {=} {Slack Time} {0.121}
  END_SLK_CLC
  SLK 0.121
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.121} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.125} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.214} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.074} {92.408} {0.105} {0.226} {} {} {} 
    INST {FE_OFC12_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.093} {0.000} {0.068} {} {0.198} {0.319} {} {36} {(127.74, 33.91) (128.15, 34.29)} 
    NET {} {} {} {} {} {FE_OFN12_RST} {} {0.004} {0.000} {0.068} {60.282} {0.203} {0.324} {} {} {} 
    INST {FE_PHC165_FE_OFN12_RST} {A} {^} {Z} {^} {} {BUF_X8} {0.034} {0.000} {0.011} {} {0.237} {0.358} {} {14} {(141.80, 22.71) (142.74, 23.09)} 
    NET {} {} {} {} {} {FE_PHN165_FE_OFN12_RST} {} {0.001} {0.000} {0.011} {23.967} {0.238} {0.359} {} {} {} 
    INST {CU_I/U47} {A} {^} {ZN} {v} {} {OAI221_X1} {0.029} {0.000} {0.015} {} {0.267} {0.388} {} {1} {(152.51, 14.31) (152.53, 13.99)} 
    NET {} {} {} {} {} {CU_I/aluOpcode1[2]} {} {0.000} {0.000} {0.015} {1.340} {0.267} {0.388} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.121} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.121} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 293
PATH 294
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {CU_I/aluOpcode2_reg[6]} {CK}
  ENDPT {CU_I/aluOpcode2_reg[6]} {D} {DFFS_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.042}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.388}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.267}
    {=} {Slack Time} {0.121}
  END_SLK_CLC
  SLK 0.121
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.121} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.125} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.215} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.074} {92.408} {0.105} {0.227} {} {} {} 
    INST {FE_OFC12_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.093} {0.000} {0.068} {} {0.198} {0.320} {} {36} {(127.74, 33.91) (128.15, 34.29)} 
    NET {} {} {} {} {} {FE_OFN12_RST} {} {0.004} {0.000} {0.068} {60.282} {0.203} {0.324} {} {} {} 
    INST {FE_PHC165_FE_OFN12_RST} {A} {^} {Z} {^} {} {BUF_X8} {0.034} {0.000} {0.011} {} {0.237} {0.358} {} {14} {(141.80, 22.71) (142.74, 23.09)} 
    NET {} {} {} {} {} {FE_PHN165_FE_OFN12_RST} {} {0.001} {0.000} {0.011} {23.967} {0.238} {0.359} {} {} {} 
    INST {CU_I/U19} {A} {^} {ZN} {v} {} {OAI221_X1} {0.029} {0.000} {0.015} {} {0.267} {0.388} {} {1} {(149.78, 17.12) (149.77, 16.79)} 
    NET {} {} {} {} {} {CU_I/aluOpcode1[6]} {} {0.000} {0.000} {0.015} {1.265} {0.267} {0.388} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.121} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.121} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 294
PATH 295
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_RF_OUT2_reg[7]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_RF_OUT2_reg[7]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.032}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.398}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.277}
    {=} {Slack Time} {0.122}
  END_SLK_CLC
  SLK 0.122
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.122} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.126} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.215} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.008} {0.000} {0.074} {92.408} {0.102} {0.224} {} {} {} 
    INST {DATAPATH_I/FE_OFC3_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.124} {0.000} {0.097} {} {0.226} {0.348} {} {63} {(69.22, 106.72) (69.62, 107.09)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN3_RST} {} {0.004} {0.000} {0.097} {86.435} {0.231} {0.352} {} {} {} 
    INST {DATAPATH_I/U143} {A2} {^} {ZN} {^} {} {AND2_X1} {0.046} {0.000} {0.010} {} {0.277} {0.398} {} {1} {(75.18, 112.31) (74.82, 112.65)} 
    NET {} {} {} {} {} {DATAPATH_I/N250} {} {0.000} {0.000} {0.010} {1.616} {0.277} {0.398} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.122} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.122} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 295
PATH 296
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/IF_ID_NPC_reg[0]} {CK}
  ENDPT {DATAPATH_I/IF_ID_NPC_reg[0]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.277}
    {=} {Slack Time} {0.122}
  END_SLK_CLC
  SLK 0.122
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.122} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.126} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.215} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.074} {92.408} {0.103} {0.225} {} {} {} 
    INST {DATAPATH_I/FE_OFC7_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.118} {0.000} {0.093} {} {0.220} {0.342} {} {58} {(95.44, 84.31) (95.84, 84.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN7_RST} {} {0.011} {0.000} {0.094} {82.287} {0.232} {0.354} {} {} {} 
    INST {DATAPATH_I/U295} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.277} {0.399} {} {1} {(109.19, 96.56) (108.83, 96.23)} 
    NET {} {} {} {} {} {DATAPATH_I/N2} {} {0.000} {0.000} {0.009} {1.399} {0.277} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.122} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.122} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 296
PATH 297
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_ALU_OUTPUT_reg[9]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_ALU_OUTPUT_reg[9]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.276}
    {=} {Slack Time} {0.122}
  END_SLK_CLC
  SLK 0.122
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.122} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.126} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.216} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.074} {92.408} {0.103} {0.225} {} {} {} 
    INST {DATAPATH_I/FE_OFC7_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.118} {0.000} {0.093} {} {0.220} {0.343} {} {58} {(95.44, 84.31) (95.84, 84.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN7_RST} {} {0.011} {0.000} {0.094} {82.287} {0.231} {0.354} {} {} {} 
    INST {DATAPATH_I/U297} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.276} {0.399} {} {1} {(108.05, 103.92) (107.69, 104.25)} 
    NET {} {} {} {} {} {DATAPATH_I/N284} {} {0.000} {0.000} {0.009} {1.401} {0.276} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.122} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.122} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 297
PATH 298
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_ALU_OUTPUT_reg[8]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_ALU_OUTPUT_reg[8]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.276}
    {=} {Slack Time} {0.122}
  END_SLK_CLC
  SLK 0.122
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.122} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.126} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.216} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.074} {92.408} {0.103} {0.225} {} {} {} 
    INST {DATAPATH_I/FE_OFC7_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.118} {0.000} {0.093} {} {0.220} {0.343} {} {58} {(95.44, 84.31) (95.84, 84.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN7_RST} {} {0.011} {0.000} {0.094} {82.287} {0.231} {0.354} {} {} {} 
    INST {DATAPATH_I/U298} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.276} {0.399} {} {1} {(108.81, 106.72) (108.45, 107.05)} 
    NET {} {} {} {} {} {DATAPATH_I/N283} {} {0.000} {0.000} {0.009} {1.402} {0.276} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.122} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.122} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 298
PATH 299
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_NPC_reg[0]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_NPC_reg[0]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.032}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.398}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.276}
    {=} {Slack Time} {0.122}
  END_SLK_CLC
  SLK 0.122
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.122} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.126} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.216} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.074} {92.408} {0.103} {0.225} {} {} {} 
    INST {DATAPATH_I/FE_OFC7_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.118} {0.000} {0.093} {} {0.220} {0.343} {} {58} {(95.44, 84.31) (95.84, 84.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN7_RST} {} {0.010} {0.000} {0.094} {82.287} {0.230} {0.352} {} {} {} 
    INST {DATAPATH_I/U118} {A2} {^} {ZN} {^} {} {AND2_X1} {0.046} {0.000} {0.010} {} {0.276} {0.398} {} {1} {(104.82, 99.37) (104.46, 99.03)} 
    NET {} {} {} {} {} {DATAPATH_I/N210} {} {0.000} {0.000} {0.010} {1.737} {0.276} {0.398} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.122} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.122} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 299
PATH 300
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_ALU_OUTPUT_reg[11]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_ALU_OUTPUT_reg[11]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.276}
    {=} {Slack Time} {0.122}
  END_SLK_CLC
  SLK 0.122
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.122} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.126} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.216} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.074} {92.408} {0.103} {0.225} {} {} {} 
    INST {DATAPATH_I/FE_OFC7_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.118} {0.000} {0.093} {} {0.220} {0.343} {} {58} {(95.44, 84.31) (95.84, 84.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN7_RST} {} {0.011} {0.000} {0.094} {82.287} {0.232} {0.354} {} {} {} 
    INST {DATAPATH_I/U266} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.276} {0.399} {} {1} {(109.76, 98.31) (109.40, 98.65)} 
    NET {} {} {} {} {} {DATAPATH_I/N286} {} {0.000} {0.000} {0.009} {1.350} {0.276} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.122} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.122} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 300
PATH 301
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_RF_OUT2_reg[1]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_RF_OUT2_reg[1]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.276}
    {=} {Slack Time} {0.122}
  END_SLK_CLC
  SLK 0.122
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.122} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.126} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.216} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.008} {0.000} {0.074} {92.408} {0.102} {0.224} {} {} {} 
    INST {DATAPATH_I/FE_OFC3_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.124} {0.000} {0.097} {} {0.226} {0.349} {} {63} {(69.22, 106.72) (69.62, 107.09)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN3_RST} {} {0.005} {0.000} {0.097} {86.435} {0.231} {0.354} {} {} {} 
    INST {DATAPATH_I/U149} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.276} {0.399} {} {1} {(75.94, 112.31) (75.58, 112.65)} 
    NET {} {} {} {} {} {DATAPATH_I/N244} {} {0.000} {0.000} {0.009} {1.337} {0.276} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.122} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.122} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 301
PATH 302
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_DRAM_OUTPUT_reg[1]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_DRAM_OUTPUT_reg[1]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.276}
    {=} {Slack Time} {0.122}
  END_SLK_CLC
  SLK 0.122
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.122} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.126} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.216} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.008} {0.000} {0.074} {92.408} {0.102} {0.224} {} {} {} 
    INST {DATAPATH_I/FE_OFC3_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.124} {0.000} {0.097} {} {0.226} {0.349} {} {63} {(69.22, 106.72) (69.62, 107.09)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN3_RST} {} {0.005} {0.000} {0.097} {86.435} {0.231} {0.354} {} {} {} 
    INST {DATAPATH_I/U268} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.276} {0.399} {} {1} {(78.03, 110.56) (77.67, 110.23)} 
    NET {} {} {} {} {} {DATAPATH_I/N379} {} {0.000} {0.000} {0.009} {1.246} {0.276} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.122} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.122} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 302
PATH 303
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_NPC_reg[0]} {CK}
  ENDPT {DATAPATH_I/ID_EX_NPC_reg[0]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.275}
    {=} {Slack Time} {0.123}
  END_SLK_CLC
  SLK 0.123
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.123} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.127} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.217} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.074} {92.408} {0.103} {0.226} {} {} {} 
    INST {DATAPATH_I/FE_OFC7_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.118} {0.000} {0.093} {} {0.220} {0.344} {} {58} {(95.44, 84.31) (95.84, 84.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN7_RST} {} {0.010} {0.000} {0.094} {82.287} {0.231} {0.354} {} {} {} 
    INST {DATAPATH_I/U172} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.275} {0.399} {} {1} {(108.24, 98.31) (107.88, 98.65)} 
    NET {} {} {} {} {} {DATAPATH_I/N66} {} {0.000} {0.000} {0.009} {1.279} {0.275} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.123} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.123} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 303
PATH 304
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_RF_OUT2_reg[2]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_RF_OUT2_reg[2]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.275}
    {=} {Slack Time} {0.123}
  END_SLK_CLC
  SLK 0.123
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.123} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.127} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.217} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.008} {0.000} {0.074} {92.408} {0.102} {0.225} {} {} {} 
    INST {DATAPATH_I/FE_OFC3_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.124} {0.000} {0.097} {} {0.226} {0.350} {} {63} {(69.22, 106.72) (69.62, 107.09)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN3_RST} {} {0.004} {0.000} {0.097} {86.435} {0.230} {0.354} {} {} {} 
    INST {DATAPATH_I/U148} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.275} {0.399} {} {1} {(74.16, 112.31) (74.52, 112.65)} 
    NET {} {} {} {} {} {DATAPATH_I/N245} {} {0.000} {0.000} {0.009} {1.284} {0.275} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.123} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.123} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 304
PATH 305
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_ALU_OUTPUT_reg[10]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_ALU_OUTPUT_reg[10]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.275}
    {=} {Slack Time} {0.124}
  END_SLK_CLC
  SLK 0.124
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.124} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.128} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.217} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.074} {92.408} {0.103} {0.227} {} {} {} 
    INST {DATAPATH_I/FE_OFC7_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.118} {0.000} {0.093} {} {0.220} {0.344} {} {58} {(95.44, 84.31) (95.84, 84.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN7_RST} {} {0.009} {0.000} {0.094} {82.287} {0.230} {0.354} {} {} {} 
    INST {DATAPATH_I/U296} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.275} {0.399} {} {1} {(102.92, 101.12) (102.56, 101.45)} 
    NET {} {} {} {} {} {DATAPATH_I/N285} {} {0.000} {0.000} {0.009} {1.408} {0.275} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.124} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.124} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 305
PATH 306
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/IF_ID_NPC_reg[10]} {CK}
  ENDPT {DATAPATH_I/IF_ID_NPC_reg[10]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.274}
    {=} {Slack Time} {0.124}
  END_SLK_CLC
  SLK 0.124
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.124} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.128} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.218} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.074} {92.408} {0.103} {0.227} {} {} {} 
    INST {DATAPATH_I/FE_OFC7_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.118} {0.000} {0.093} {} {0.220} {0.345} {} {58} {(95.44, 84.31) (95.84, 84.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN7_RST} {} {0.009} {0.000} {0.094} {82.287} {0.230} {0.354} {} {} {} 
    INST {DATAPATH_I/U290} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.274} {0.399} {} {1} {(103.42, 98.31) (103.78, 98.65)} 
    NET {} {} {} {} {} {DATAPATH_I/N12} {} {0.000} {0.000} {0.009} {1.304} {0.274} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.124} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.124} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 306
PATH 307
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RF_OUT2_reg[0]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RF_OUT2_reg[0]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.032}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.398}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.274}
    {=} {Slack Time} {0.124}
  END_SLK_CLC
  SLK 0.124
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.124} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.128} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.218} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.006} {0.000} {0.074} {92.408} {0.100} {0.224} {} {} {} 
    INST {DATAPATH_I/FE_OFC1_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.128} {0.000} {0.100} {} {0.228} {0.352} {} {67} {(70.74, 84.31) (71.14, 84.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN1_RST} {} {0.000} {0.000} {0.100} {89.284} {0.228} {0.352} {} {} {} 
    INST {DATAPATH_I/U370} {A2} {^} {ZN} {^} {} {AND2_X1} {0.046} {0.000} {0.010} {} {0.274} {0.398} {} {1} {(75.11, 88.17) (75.47, 87.83)} 
    NET {} {} {} {} {} {DATAPATH_I/N146} {} {0.000} {0.000} {0.010} {1.585} {0.274} {0.398} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.124} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.124} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 307
PATH 308
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RF_OUT2_reg[13]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RF_OUT2_reg[13]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.274}
    {=} {Slack Time} {0.124}
  END_SLK_CLC
  SLK 0.124
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.124} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.128} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.218} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.006} {0.000} {0.074} {92.408} {0.100} {0.224} {} {} {} 
    INST {DATAPATH_I/FE_OFC1_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.128} {0.000} {0.100} {} {0.228} {0.352} {} {67} {(70.74, 84.31) (71.14, 84.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN1_RST} {} {0.001} {0.000} {0.100} {89.284} {0.229} {0.354} {} {} {} 
    INST {DATAPATH_I/U357} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.274} {0.399} {} {1} {(71.31, 79.77) (71.67, 79.43)} 
    NET {} {} {} {} {} {DATAPATH_I/N159} {} {0.000} {0.000} {0.009} {1.239} {0.274} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.124} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.124} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 308
PATH 309
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RF_OUT1_reg[8]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RF_OUT1_reg[8]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.274}
    {=} {Slack Time} {0.125}
  END_SLK_CLC
  SLK 0.125
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.125} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.128} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.218} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.008} {0.000} {0.074} {92.408} {0.102} {0.226} {} {} {} 
    INST {DATAPATH_I/FE_OFC3_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.124} {0.000} {0.097} {} {0.226} {0.351} {} {63} {(69.22, 106.72) (69.62, 107.09)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN3_RST} {} {0.003} {0.000} {0.097} {86.435} {0.229} {0.354} {} {} {} 
    INST {DATAPATH_I/U330} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.274} {0.399} {} {1} {(74.16, 107.77) (74.52, 107.43)} 
    NET {} {} {} {} {} {DATAPATH_I/N122} {} {0.000} {0.000} {0.009} {1.321} {0.274} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.125} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.125} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 309
PATH 310
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {CU_I/aluOpcode2_reg[1]} {CK}
  ENDPT {CU_I/aluOpcode2_reg[1]} {D} {DFFS_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.041}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.389}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.264}
    {=} {Slack Time} {0.125}
  END_SLK_CLC
  SLK 0.125
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.125} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.129} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.218} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.074} {92.408} {0.105} {0.230} {} {} {} 
    INST {FE_OFC12_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.093} {0.000} {0.068} {} {0.198} {0.323} {} {36} {(127.74, 33.91) (128.15, 34.29)} 
    NET {} {} {} {} {} {FE_OFN12_RST} {} {0.004} {0.000} {0.068} {60.282} {0.203} {0.328} {} {} {} 
    INST {FE_PHC165_FE_OFN12_RST} {A} {^} {Z} {^} {} {BUF_X8} {0.034} {0.000} {0.011} {} {0.237} {0.361} {} {14} {(141.80, 22.71) (142.74, 23.09)} 
    NET {} {} {} {} {} {FE_PHN165_FE_OFN12_RST} {} {0.001} {0.000} {0.011} {23.967} {0.237} {0.362} {} {} {} 
    INST {CU_I/U80} {B} {^} {ZN} {v} {} {OAI211_X1} {0.027} {0.000} {0.013} {} {0.264} {0.389} {} {1} {(146.33, 15.37) (145.79, 15.12)} 
    NET {} {} {} {} {} {CU_I/aluOpcode1[1]} {} {0.000} {0.000} {0.013} {1.481} {0.264} {0.389} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.125} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.125} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 310
PATH 311
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {CU_I/aluOpcode2_reg[5]} {CK}
  ENDPT {CU_I/aluOpcode2_reg[5]} {D} {DFFS_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.042}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.388}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.264}
    {=} {Slack Time} {0.125}
  END_SLK_CLC
  SLK 0.125
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.125} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.129} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.218} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.074} {92.408} {0.105} {0.230} {} {} {} 
    INST {FE_OFC12_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.093} {0.000} {0.068} {} {0.198} {0.323} {} {36} {(127.74, 33.91) (128.15, 34.29)} 
    NET {} {} {} {} {} {FE_OFN12_RST} {} {0.004} {0.000} {0.068} {60.282} {0.203} {0.328} {} {} {} 
    INST {FE_PHC165_FE_OFN12_RST} {A} {^} {Z} {^} {} {BUF_X8} {0.034} {0.000} {0.011} {} {0.237} {0.361} {} {14} {(141.80, 22.71) (142.74, 23.09)} 
    NET {} {} {} {} {} {FE_PHN165_FE_OFN12_RST} {} {0.001} {0.000} {0.011} {23.967} {0.237} {0.362} {} {} {} 
    INST {CU_I/U22} {B} {^} {ZN} {v} {} {OAI211_X1} {0.026} {0.000} {0.014} {} {0.264} {0.388} {} {1} {(148.17, 18.16) (148.71, 17.93)} 
    NET {} {} {} {} {} {CU_I/aluOpcode1[5]} {} {0.000} {0.000} {0.014} {1.387} {0.264} {0.388} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.125} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.125} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 311
PATH 312
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RF_OUT1_reg[13]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RF_OUT1_reg[13]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.274}
    {=} {Slack Time} {0.125}
  END_SLK_CLC
  SLK 0.125
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.125} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.129} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.218} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.006} {0.000} {0.074} {92.408} {0.100} {0.225} {} {} {} 
    INST {DATAPATH_I/FE_OFC1_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.128} {0.000} {0.100} {} {0.228} {0.353} {} {67} {(70.74, 84.31) (71.14, 84.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN1_RST} {} {0.001} {0.000} {0.100} {89.284} {0.228} {0.353} {} {} {} 
    INST {DATAPATH_I/U325} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.274} {0.399} {} {1} {(70.93, 82.56) (71.29, 82.23)} 
    NET {} {} {} {} {} {DATAPATH_I/N127} {} {0.000} {0.000} {0.009} {1.347} {0.274} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.125} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.125} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 312
PATH 313
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/IF_ID_NPC_reg[9]} {CK}
  ENDPT {DATAPATH_I/IF_ID_NPC_reg[9]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.273}
    {=} {Slack Time} {0.125}
  END_SLK_CLC
  SLK 0.125
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.125} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.129} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.219} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.074} {92.408} {0.103} {0.228} {} {} {} 
    INST {DATAPATH_I/FE_OFC7_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.118} {0.000} {0.093} {} {0.220} {0.346} {} {58} {(95.44, 84.31) (95.84, 84.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN7_RST} {} {0.008} {0.000} {0.094} {82.287} {0.229} {0.354} {} {} {} 
    INST {DATAPATH_I/U291} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.273} {0.399} {} {1} {(98.29, 103.92) (98.65, 104.25)} 
    NET {} {} {} {} {} {DATAPATH_I/N11} {} {0.000} {0.000} {0.009} {1.285} {0.273} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.125} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.125} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 313
PATH 314
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_NPC_reg[10]} {CK}
  ENDPT {DATAPATH_I/ID_EX_NPC_reg[10]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.273}
    {=} {Slack Time} {0.125}
  END_SLK_CLC
  SLK 0.125
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.125} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.129} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.219} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.074} {92.408} {0.103} {0.228} {} {} {} 
    INST {DATAPATH_I/FE_OFC7_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.118} {0.000} {0.093} {} {0.220} {0.346} {} {58} {(95.44, 84.31) (95.84, 84.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN7_RST} {} {0.008} {0.000} {0.094} {82.287} {0.229} {0.354} {} {} {} 
    INST {DATAPATH_I/U162} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.273} {0.399} {} {1} {(99.88, 99.37) (99.52, 99.03)} 
    NET {} {} {} {} {} {DATAPATH_I/N76} {} {0.000} {0.000} {0.009} {1.316} {0.273} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.125} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.125} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 314
PATH 315
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RF_OUT2_reg[12]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RF_OUT2_reg[12]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.273}
    {=} {Slack Time} {0.125}
  END_SLK_CLC
  SLK 0.125
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.125} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.129} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.219} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.006} {0.000} {0.074} {92.408} {0.100} {0.225} {} {} {} 
    INST {DATAPATH_I/FE_OFC1_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.128} {0.000} {0.100} {} {0.228} {0.353} {} {67} {(70.74, 84.31) (71.14, 84.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN1_RST} {} {0.000} {0.000} {0.100} {89.284} {0.228} {0.353} {} {} {} 
    INST {DATAPATH_I/U358} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.010} {} {0.273} {0.399} {} {1} {(71.31, 85.36) (71.67, 85.03)} 
    NET {} {} {} {} {} {DATAPATH_I/N158} {} {0.000} {0.000} {0.010} {1.398} {0.273} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.125} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.125} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 315
PATH 316
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_RF_OUT2_reg[12]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_RF_OUT2_reg[12]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.273}
    {=} {Slack Time} {0.125}
  END_SLK_CLC
  SLK 0.125
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.125} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.129} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.219} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.006} {0.000} {0.074} {92.408} {0.100} {0.225} {} {} {} 
    INST {DATAPATH_I/FE_OFC1_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.128} {0.000} {0.100} {} {0.228} {0.353} {} {67} {(70.74, 84.31) (71.14, 84.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN1_RST} {} {0.000} {0.000} {0.100} {89.284} {0.228} {0.353} {} {} {} 
    INST {DATAPATH_I/U138} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.273} {0.399} {} {1} {(75.56, 87.11) (75.20, 87.45)} 
    NET {} {} {} {} {} {DATAPATH_I/N255} {} {0.000} {0.000} {0.009} {1.297} {0.273} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.125} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.125} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 316
PATH 317
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RF_OUT1_reg[12]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RF_OUT1_reg[12]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.273}
    {=} {Slack Time} {0.125}
  END_SLK_CLC
  SLK 0.125
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.125} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.129} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.219} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.006} {0.000} {0.074} {92.408} {0.100} {0.225} {} {} {} 
    INST {DATAPATH_I/FE_OFC1_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.128} {0.000} {0.100} {} {0.228} {0.353} {} {67} {(70.74, 84.31) (71.14, 84.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN1_RST} {} {0.000} {0.000} {0.100} {89.284} {0.228} {0.353} {} {} {} 
    INST {DATAPATH_I/U326} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.273} {0.399} {} {1} {(70.55, 87.11) (70.91, 87.45)} 
    NET {} {} {} {} {} {DATAPATH_I/N126} {} {0.000} {0.000} {0.009} {1.323} {0.273} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.125} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.125} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 317
PATH 318
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RF_OUT2_reg[11]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RF_OUT2_reg[11]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.273}
    {=} {Slack Time} {0.126}
  END_SLK_CLC
  SLK 0.126
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.126} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.129} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.219} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.006} {0.000} {0.074} {92.408} {0.100} {0.225} {} {} {} 
    INST {DATAPATH_I/FE_OFC1_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.128} {0.000} {0.100} {} {0.228} {0.353} {} {67} {(70.74, 84.31) (71.14, 84.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN1_RST} {} {0.000} {0.000} {0.100} {89.284} {0.228} {0.353} {} {} {} 
    INST {DATAPATH_I/U359} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.273} {0.399} {} {1} {(70.93, 90.97) (71.29, 90.63)} 
    NET {} {} {} {} {} {DATAPATH_I/N157} {} {0.000} {0.000} {0.009} {1.316} {0.273} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.126} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.126} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 318
PATH 319
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_NPC_reg[0]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_NPC_reg[0]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.272}
    {=} {Slack Time} {0.127}
  END_SLK_CLC
  SLK 0.127
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.127} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.131} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.220} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.074} {92.408} {0.103} {0.229} {} {} {} 
    INST {DATAPATH_I/FE_OFC7_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.118} {0.000} {0.093} {} {0.220} {0.347} {} {58} {(95.44, 84.31) (95.84, 84.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN7_RST} {} {0.007} {0.000} {0.094} {82.287} {0.227} {0.354} {} {} {} 
    INST {DATAPATH_I/U215} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.272} {0.399} {} {1} {(95.89, 96.56) (95.53, 96.23)} 
    NET {} {} {} {} {} {DATAPATH_I/N313} {} {0.000} {0.000} {0.009} {1.352} {0.272} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.127} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.127} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 319
PATH 320
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_ALU_OUTPUT_reg[0]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_ALU_OUTPUT_reg[0]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.270}
    {=} {Slack Time} {0.128}
  END_SLK_CLC
  SLK 0.128
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.128} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.132} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.222} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.074} {92.408} {0.103} {0.231} {} {} {} 
    INST {DATAPATH_I/FE_OFC7_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.118} {0.000} {0.093} {} {0.220} {0.349} {} {58} {(95.44, 84.31) (95.84, 84.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN7_RST} {} {0.005} {0.000} {0.094} {82.287} {0.225} {0.353} {} {} {} 
    INST {DATAPATH_I/U81} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.270} {0.399} {} {1} {(95.44, 92.72) (95.80, 93.05)} 
    NET {} {} {} {} {} {DATAPATH_I/N346} {} {0.000} {0.000} {0.009} {1.458} {0.270} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.128} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.128} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 320
PATH 321
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/PROGRAM_COUNTER/FFI_0/Q_reg} {CK}
  ENDPT {DATAPATH_I/PROGRAM_COUNTER/FFI_0/Q_reg} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.033}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.397}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.269}
    {=} {Slack Time} {0.129}
  END_SLK_CLC
  SLK 0.129
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.129} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.133} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.222} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.074} {92.408} {0.103} {0.232} {} {} {} 
    INST {DATAPATH_I/FE_OFC7_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.118} {0.000} {0.093} {} {0.220} {0.349} {} {58} {(95.44, 84.31) (95.84, 84.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN7_RST} {} {0.012} {0.000} {0.094} {82.287} {0.232} {0.361} {} {} {} 
    INST {DATAPATH_I/PROGRAM_COUNTER/FFI_0/U4} {A} {^} {ZN} {v} {} {INV_X1} {0.007} {0.000} {0.018} {} {0.239} {0.368} {} {1} {(110.14, 92.72) (109.97, 93.09)} 
    NET {} {} {} {} {} {DATAPATH_I/PROGRAM_COUNTER/FFI_0/n1} {} {0.000} {0.000} {0.018} {1.653} {0.239} {0.368} {} {} {} 
    INST {DATAPATH_I/PROGRAM_COUNTER/FFI_0/U3} {A2} {v} {ZN} {^} {} {NOR2_X1} {0.030} {0.000} {0.014} {} {0.269} {0.397} {} {1} {(108.81, 92.72) (108.62, 93.09)} 
    NET {} {} {} {} {} {DATAPATH_I/PROGRAM_COUNTER/FFI_0/n5} {} {0.000} {0.000} {0.014} {1.309} {0.269} {0.397} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.129} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 321
PATH 322
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/IF_ID_NPC_reg[11]} {CK}
  ENDPT {DATAPATH_I/IF_ID_NPC_reg[11]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.269}
    {=} {Slack Time} {0.130}
  END_SLK_CLC
  SLK 0.130
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.130} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.134} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.223} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.100} {0.230} {} {} {} 
    INST {DATAPATH_I/FE_OFC2_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.109} {0.000} {0.089} {} {0.209} {0.339} {} {57} {(69.79, 85.36) (70.20, 84.99)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN2_RST} {} {0.015} {0.000} {0.089} {77.606} {0.224} {0.354} {} {} {} 
    INST {DATAPATH_I/U289} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.010} {} {0.269} {0.399} {} {1} {(93.04, 92.72) (92.68, 93.05)} 
    NET {} {} {} {} {} {DATAPATH_I/N13} {} {0.000} {0.000} {0.010} {1.549} {0.269} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.130} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.130} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 322
PATH 323
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/IF_ID_NPC_reg[8]} {CK}
  ENDPT {DATAPATH_I/IF_ID_NPC_reg[8]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.268}
    {=} {Slack Time} {0.130}
  END_SLK_CLC
  SLK 0.130
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.130} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.134} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.224} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.100} {0.231} {} {} {} 
    INST {DATAPATH_I/FE_OFC2_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.109} {0.000} {0.089} {} {0.209} {0.339} {} {57} {(69.79, 85.36) (70.20, 84.99)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN2_RST} {} {0.014} {0.000} {0.089} {77.606} {0.223} {0.353} {} {} {} 
    INST {DATAPATH_I/U236} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.268} {0.398} {} {1} {(93.04, 109.52) (92.68, 109.85)} 
    NET {} {} {} {} {} {DATAPATH_I/N10} {} {0.000} {0.000} {0.009} {1.528} {0.268} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.130} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.130} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 323
PATH 324
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_NPC_reg[12]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_NPC_reg[12]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.268}
    {=} {Slack Time} {0.131}
  END_SLK_CLC
  SLK 0.131
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.131} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.135} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.224} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.100} {0.231} {} {} {} 
    INST {DATAPATH_I/FE_OFC2_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.109} {0.000} {0.089} {} {0.209} {0.340} {} {57} {(69.79, 85.36) (70.20, 84.99)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN2_RST} {} {0.015} {0.000} {0.089} {77.606} {0.224} {0.354} {} {} {} 
    INST {DATAPATH_I/U107} {A2} {^} {ZN} {^} {} {AND2_X1} {0.044} {0.000} {0.009} {} {0.268} {0.399} {} {1} {(91.71, 85.36) (91.35, 85.03)} 
    NET {} {} {} {} {} {DATAPATH_I/N222} {} {0.000} {0.000} {0.009} {1.360} {0.268} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.131} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.131} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 324
PATH 325
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_NPC_reg[9]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_NPC_reg[9]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.268}
    {=} {Slack Time} {0.131}
  END_SLK_CLC
  SLK 0.131
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.131} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.135} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.224} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.100} {0.231} {} {} {} 
    INST {DATAPATH_I/FE_OFC2_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.109} {0.000} {0.089} {} {0.209} {0.340} {} {57} {(69.79, 85.36) (70.20, 84.99)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN2_RST} {} {0.014} {0.000} {0.089} {77.606} {0.223} {0.354} {} {} {} 
    INST {DATAPATH_I/U87} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.268} {0.399} {} {1} {(92.66, 103.92) (92.30, 104.25)} 
    NET {} {} {} {} {} {DATAPATH_I/N219} {} {0.000} {0.000} {0.009} {1.456} {0.268} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.131} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.131} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 325
PATH 326
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_NPC_reg[1]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_NPC_reg[1]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.268}
    {=} {Slack Time} {0.131}
  END_SLK_CLC
  SLK 0.131
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.131} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.135} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.224} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.100} {0.231} {} {} {} 
    INST {DATAPATH_I/FE_OFC2_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.109} {0.000} {0.089} {} {0.209} {0.340} {} {57} {(69.79, 85.36) (70.20, 84.99)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN2_RST} {} {0.014} {0.000} {0.089} {77.606} {0.223} {0.354} {} {} {} 
    INST {DATAPATH_I/U117} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.268} {0.399} {} {1} {(93.80, 109.52) (93.44, 109.85)} 
    NET {} {} {} {} {} {DATAPATH_I/N211} {} {0.000} {0.000} {0.009} {1.472} {0.268} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.131} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.131} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 326
PATH 327
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_NPC_reg[12]} {CK}
  ENDPT {DATAPATH_I/ID_EX_NPC_reg[12]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.268}
    {=} {Slack Time} {0.131}
  END_SLK_CLC
  SLK 0.131
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.131} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.135} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.224} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.074} {92.408} {0.103} {0.233} {} {} {} 
    INST {DATAPATH_I/FE_OFC7_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.118} {0.000} {0.093} {} {0.220} {0.351} {} {58} {(95.44, 84.31) (95.84, 84.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN7_RST} {} {0.003} {0.000} {0.094} {82.287} {0.223} {0.354} {} {} {} 
    INST {DATAPATH_I/U160} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.268} {0.399} {} {1} {(94.68, 87.11) (95.04, 87.45)} 
    NET {} {} {} {} {} {DATAPATH_I/N78} {} {0.000} {0.000} {0.009} {1.265} {0.268} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.131} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.131} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 327
PATH 328
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_NPC_reg[11]} {CK}
  ENDPT {DATAPATH_I/ID_EX_NPC_reg[11]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.268}
    {=} {Slack Time} {0.131}
  END_SLK_CLC
  SLK 0.131
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.131} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.135} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.224} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.100} {0.231} {} {} {} 
    INST {DATAPATH_I/FE_OFC2_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.109} {0.000} {0.089} {} {0.209} {0.340} {} {57} {(69.79, 85.36) (70.20, 84.99)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN2_RST} {} {0.015} {0.000} {0.089} {77.606} {0.224} {0.354} {} {} {} 
    INST {DATAPATH_I/U161} {A2} {^} {ZN} {^} {} {AND2_X1} {0.044} {0.000} {0.009} {} {0.268} {0.399} {} {1} {(94.37, 96.56) (94.01, 96.23)} 
    NET {} {} {} {} {} {DATAPATH_I/N77} {} {0.000} {0.000} {0.009} {1.357} {0.268} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.131} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.131} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 328
PATH 329
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/IF_ID_NPC_reg[12]} {CK}
  ENDPT {DATAPATH_I/IF_ID_NPC_reg[12]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.268}
    {=} {Slack Time} {0.131}
  END_SLK_CLC
  SLK 0.131
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.131} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.135} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.224} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.100} {0.231} {} {} {} 
    INST {DATAPATH_I/FE_OFC2_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.109} {0.000} {0.089} {} {0.209} {0.340} {} {57} {(69.79, 85.36) (70.20, 84.99)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN2_RST} {} {0.015} {0.000} {0.089} {77.606} {0.224} {0.354} {} {} {} 
    INST {DATAPATH_I/U288} {A2} {^} {ZN} {^} {} {AND2_X1} {0.044} {0.000} {0.009} {} {0.268} {0.399} {} {1} {(92.47, 85.36) (92.11, 85.03)} 
    NET {} {} {} {} {} {DATAPATH_I/N14} {} {0.000} {0.000} {0.009} {1.284} {0.268} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.131} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.131} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 329
PATH 330
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_NPC_reg[11]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_NPC_reg[11]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.268}
    {=} {Slack Time} {0.131}
  END_SLK_CLC
  SLK 0.131
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.131} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.135} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.224} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.100} {0.231} {} {} {} 
    INST {DATAPATH_I/FE_OFC2_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.109} {0.000} {0.089} {} {0.209} {0.340} {} {57} {(69.79, 85.36) (70.20, 84.99)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN2_RST} {} {0.015} {0.000} {0.089} {77.606} {0.224} {0.354} {} {} {} 
    INST {DATAPATH_I/U108} {A2} {^} {ZN} {^} {} {AND2_X1} {0.044} {0.000} {0.009} {} {0.268} {0.399} {} {1} {(93.04, 96.56) (92.68, 96.23)} 
    NET {} {} {} {} {} {DATAPATH_I/N221} {} {0.000} {0.000} {0.009} {1.320} {0.268} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.131} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.131} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 330
PATH 331
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_NPC_reg[10]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_NPC_reg[10]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.268}
    {=} {Slack Time} {0.131}
  END_SLK_CLC
  SLK 0.131
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.131} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.135} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.224} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.100} {0.231} {} {} {} 
    INST {DATAPATH_I/FE_OFC2_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.109} {0.000} {0.089} {} {0.209} {0.340} {} {57} {(69.79, 85.36) (70.20, 84.99)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN2_RST} {} {0.014} {0.000} {0.089} {77.606} {0.223} {0.354} {} {} {} 
    INST {DATAPATH_I/U205} {A2} {^} {ZN} {^} {} {AND2_X1} {0.044} {0.000} {0.009} {} {0.268} {0.399} {} {1} {(91.52, 99.37) (91.16, 99.03)} 
    NET {} {} {} {} {} {DATAPATH_I/N323} {} {0.000} {0.000} {0.009} {1.265} {0.268} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.131} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.131} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 331
PATH 332
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_NPC_reg[9]} {CK}
  ENDPT {DATAPATH_I/ID_EX_NPC_reg[9]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.268}
    {=} {Slack Time} {0.131}
  END_SLK_CLC
  SLK 0.131
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.131} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.135} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.224} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.100} {0.231} {} {} {} 
    INST {DATAPATH_I/FE_OFC2_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.109} {0.000} {0.089} {} {0.209} {0.340} {} {57} {(69.79, 85.36) (70.20, 84.99)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN2_RST} {} {0.014} {0.000} {0.089} {77.606} {0.223} {0.354} {} {} {} 
    INST {DATAPATH_I/U163} {A2} {^} {ZN} {^} {} {AND2_X1} {0.044} {0.000} {0.009} {} {0.268} {0.399} {} {1} {(95.51, 106.72) (95.15, 107.05)} 
    NET {} {} {} {} {} {DATAPATH_I/N75} {} {0.000} {0.000} {0.009} {1.268} {0.268} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.131} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.131} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 332
PATH 333
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_NPC_reg[9]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_NPC_reg[9]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.032}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.398}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.267}
    {=} {Slack Time} {0.131}
  END_SLK_CLC
  SLK 0.131
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.131} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.135} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.225} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.100} {0.231} {} {} {} 
    INST {DATAPATH_I/FE_OFC2_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.109} {0.000} {0.089} {} {0.209} {0.340} {} {57} {(69.79, 85.36) (70.20, 84.99)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN2_RST} {} {0.013} {0.000} {0.089} {77.606} {0.222} {0.353} {} {} {} 
    INST {DATAPATH_I/U206} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.010} {} {0.267} {0.398} {} {1} {(86.39, 103.92) (86.03, 104.25)} 
    NET {} {} {} {} {} {DATAPATH_I/N322} {} {0.000} {0.000} {0.010} {1.593} {0.267} {0.398} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.131} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.131} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 333
PATH 334
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_NPC_reg[10]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_NPC_reg[10]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.267}
    {=} {Slack Time} {0.131}
  END_SLK_CLC
  SLK 0.131
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.131} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.135} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.225} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.100} {0.231} {} {} {} 
    INST {DATAPATH_I/FE_OFC2_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.109} {0.000} {0.089} {} {0.209} {0.340} {} {57} {(69.79, 85.36) (70.20, 84.99)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN2_RST} {} {0.014} {0.000} {0.089} {77.606} {0.223} {0.355} {} {} {} 
    INST {DATAPATH_I/U109} {A2} {^} {ZN} {^} {} {AND2_X1} {0.044} {0.000} {0.009} {} {0.267} {0.399} {} {1} {(94.94, 101.12) (94.58, 101.45)} 
    NET {} {} {} {} {} {DATAPATH_I/N220} {} {0.000} {0.000} {0.009} {1.240} {0.267} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.131} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.131} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 334
PATH 335
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_NPC_reg[8]} {CK}
  ENDPT {DATAPATH_I/ID_EX_NPC_reg[8]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.267}
    {=} {Slack Time} {0.131}
  END_SLK_CLC
  SLK 0.131
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.131} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.135} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.225} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.100} {0.231} {} {} {} 
    INST {DATAPATH_I/FE_OFC2_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.109} {0.000} {0.089} {} {0.209} {0.340} {} {57} {(69.79, 85.36) (70.20, 84.99)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN2_RST} {} {0.014} {0.000} {0.089} {77.606} {0.223} {0.354} {} {} {} 
    INST {DATAPATH_I/U164} {A2} {^} {ZN} {^} {} {AND2_X1} {0.044} {0.000} {0.009} {} {0.267} {0.399} {} {1} {(92.59, 107.77) (92.95, 107.43)} 
    NET {} {} {} {} {} {DATAPATH_I/N74} {} {0.000} {0.000} {0.009} {1.329} {0.267} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.131} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.131} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 335
PATH 336
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_NPC_reg[8]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_NPC_reg[8]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.267}
    {=} {Slack Time} {0.132}
  END_SLK_CLC
  SLK 0.132
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.132} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.135} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.225} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.100} {0.232} {} {} {} 
    INST {DATAPATH_I/FE_OFC2_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.109} {0.000} {0.089} {} {0.209} {0.341} {} {57} {(69.79, 85.36) (70.20, 84.99)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN2_RST} {} {0.014} {0.000} {0.089} {77.606} {0.223} {0.354} {} {} {} 
    INST {DATAPATH_I/U110} {A2} {^} {ZN} {^} {} {AND2_X1} {0.044} {0.000} {0.009} {} {0.267} {0.399} {} {1} {(90.76, 106.72) (90.40, 107.05)} 
    NET {} {} {} {} {} {DATAPATH_I/N218} {} {0.000} {0.000} {0.009} {1.343} {0.267} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.132} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.132} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 336
PATH 337
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_NPC_reg[8]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_NPC_reg[8]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.267}
    {=} {Slack Time} {0.132}
  END_SLK_CLC
  SLK 0.132
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.132} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.136} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.225} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.100} {0.232} {} {} {} 
    INST {DATAPATH_I/FE_OFC2_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.109} {0.000} {0.089} {} {0.209} {0.341} {} {57} {(69.79, 85.36) (70.20, 84.99)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN2_RST} {} {0.013} {0.000} {0.089} {77.606} {0.222} {0.354} {} {} {} 
    INST {DATAPATH_I/U207} {A2} {^} {ZN} {^} {} {AND2_X1} {0.044} {0.000} {0.009} {} {0.267} {0.399} {} {1} {(88.10, 104.97) (87.74, 104.63)} 
    NET {} {} {} {} {} {DATAPATH_I/N321} {} {0.000} {0.000} {0.009} {1.333} {0.267} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.132} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.132} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 337
PATH 338
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_NPC_reg[1]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_NPC_reg[1]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.266}
    {=} {Slack Time} {0.133}
  END_SLK_CLC
  SLK 0.133
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.133} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.137} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.226} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.100} {0.233} {} {} {} 
    INST {DATAPATH_I/FE_OFC2_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.109} {0.000} {0.089} {} {0.209} {0.342} {} {57} {(69.79, 85.36) (70.20, 84.99)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN2_RST} {} {0.013} {0.000} {0.089} {77.606} {0.222} {0.354} {} {} {} 
    INST {DATAPATH_I/U214} {A2} {^} {ZN} {^} {} {AND2_X1} {0.044} {0.000} {0.009} {} {0.266} {0.399} {} {1} {(85.06, 109.52) (84.70, 109.85)} 
    NET {} {} {} {} {} {DATAPATH_I/N314} {} {0.000} {0.000} {0.009} {1.302} {0.266} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.133} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.133} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 338
PATH 339
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_ALU_OUTPUT_reg[9]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_ALU_OUTPUT_reg[9]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.266}
    {=} {Slack Time} {0.133}
  END_SLK_CLC
  SLK 0.133
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.133} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.137} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.226} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.100} {0.233} {} {} {} 
    INST {DATAPATH_I/FE_OFC2_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.109} {0.000} {0.089} {} {0.209} {0.342} {} {57} {(69.79, 85.36) (70.20, 84.99)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN2_RST} {} {0.013} {0.000} {0.089} {77.606} {0.222} {0.355} {} {} {} 
    INST {DATAPATH_I/U50} {A2} {^} {ZN} {^} {} {AND2_X1} {0.044} {0.000} {0.009} {} {0.266} {0.399} {} {1} {(85.06, 103.92) (84.70, 104.25)} 
    NET {} {} {} {} {} {DATAPATH_I/N355} {} {0.000} {0.000} {0.009} {1.251} {0.266} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.133} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.133} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 339
PATH 340
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_ALU_OUTPUT_reg[1]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_ALU_OUTPUT_reg[1]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.266}
    {=} {Slack Time} {0.133}
  END_SLK_CLC
  SLK 0.133
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.133} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.137} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.226} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.100} {0.233} {} {} {} 
    INST {DATAPATH_I/FE_OFC2_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.109} {0.000} {0.089} {} {0.209} {0.342} {} {57} {(69.79, 85.36) (70.20, 84.99)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN2_RST} {} {0.012} {0.000} {0.089} {77.606} {0.221} {0.354} {} {} {} 
    INST {DATAPATH_I/U80} {A2} {^} {ZN} {^} {} {AND2_X1} {0.044} {0.000} {0.009} {} {0.266} {0.399} {} {1} {(82.40, 106.72) (82.04, 107.05)} 
    NET {} {} {} {} {} {DATAPATH_I/N347} {} {0.000} {0.000} {0.009} {1.357} {0.266} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.133} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.133} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 340
PATH 341
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_ALU_OUTPUT_reg[8]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_ALU_OUTPUT_reg[8]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.266}
    {=} {Slack Time} {0.133}
  END_SLK_CLC
  SLK 0.133
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.133} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.137} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.227} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.100} {0.233} {} {} {} 
    INST {DATAPATH_I/FE_OFC2_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.109} {0.000} {0.089} {} {0.209} {0.342} {} {57} {(69.79, 85.36) (70.20, 84.99)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN2_RST} {} {0.012} {0.000} {0.089} {77.606} {0.221} {0.354} {} {} {} 
    INST {DATAPATH_I/U73} {A2} {^} {ZN} {^} {} {AND2_X1} {0.044} {0.000} {0.009} {} {0.266} {0.399} {} {1} {(82.97, 104.97) (82.61, 104.63)} 
    NET {} {} {} {} {} {DATAPATH_I/N354} {} {0.000} {0.000} {0.009} {1.342} {0.266} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.133} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.133} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 341
PATH 342
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/IF_ID_NPC_reg[13]} {CK}
  ENDPT {DATAPATH_I/IF_ID_NPC_reg[13]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.265}
    {=} {Slack Time} {0.133}
  END_SLK_CLC
  SLK 0.133
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.133} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.137} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.227} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.074} {92.408} {0.103} {0.236} {} {} {} 
    INST {DATAPATH_I/FE_OFC7_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.118} {0.000} {0.093} {} {0.220} {0.354} {} {58} {(95.44, 84.31) (95.84, 84.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN7_RST} {} {0.000} {0.000} {0.093} {82.287} {0.220} {0.354} {} {} {} 
    INST {DATAPATH_I/U287} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.265} {0.399} {} {1} {(96.27, 82.56) (95.91, 82.23)} 
    NET {} {} {} {} {} {DATAPATH_I/N15} {} {0.000} {0.000} {0.009} {1.405} {0.265} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.133} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.133} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 342
PATH 343
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_NPC_reg[13]} {CK}
  ENDPT {DATAPATH_I/ID_EX_NPC_reg[13]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.265}
    {=} {Slack Time} {0.133}
  END_SLK_CLC
  SLK 0.133
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.133} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.137} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.227} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.074} {92.408} {0.103} {0.236} {} {} {} 
    INST {DATAPATH_I/FE_OFC7_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.118} {0.000} {0.093} {} {0.220} {0.354} {} {58} {(95.44, 84.31) (95.84, 84.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN7_RST} {} {0.000} {0.000} {0.093} {82.287} {0.221} {0.354} {} {} {} 
    INST {DATAPATH_I/U159} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.265} {0.399} {} {1} {(94.68, 82.56) (95.04, 82.23)} 
    NET {} {} {} {} {} {DATAPATH_I/N79} {} {0.000} {0.000} {0.009} {1.296} {0.265} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.133} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.133} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 343
PATH 344
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/PROGRAM_COUNTER/FFI_10/Q_reg} {CK}
  ENDPT {DATAPATH_I/PROGRAM_COUNTER/FFI_10/Q_reg} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.033}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.397}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.264}
    {=} {Slack Time} {0.134}
  END_SLK_CLC
  SLK 0.134
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.134} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.138} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.227} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.074} {92.408} {0.103} {0.236} {} {} {} 
    INST {DATAPATH_I/FE_OFC7_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.118} {0.000} {0.093} {} {0.220} {0.354} {} {58} {(95.44, 84.31) (95.84, 84.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN7_RST} {} {0.007} {0.000} {0.094} {82.287} {0.227} {0.361} {} {} {} 
    INST {DATAPATH_I/PROGRAM_COUNTER/FFI_10/U4} {A} {^} {ZN} {v} {} {INV_X1} {0.007} {0.000} {0.018} {} {0.234} {0.368} {} {1} {(96.77, 96.56) (96.94, 96.19)} 
    NET {} {} {} {} {} {DATAPATH_I/PROGRAM_COUNTER/FFI_10/n1} {} {0.000} {0.000} {0.018} {1.690} {0.234} {0.368} {} {} {} 
    INST {DATAPATH_I/PROGRAM_COUNTER/FFI_10/U3} {A2} {v} {ZN} {^} {} {NOR2_X1} {0.030} {0.000} {0.014} {} {0.264} {0.397} {} {1} {(97.15, 95.52) (97.34, 95.89)} 
    NET {} {} {} {} {} {DATAPATH_I/PROGRAM_COUNTER/FFI_10/n5} {} {0.000} {0.000} {0.014} {1.313} {0.264} {0.397} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.134} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.134} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 344
PATH 345
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_RF_OUT2_reg[8]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_RF_OUT2_reg[8]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.265}
    {=} {Slack Time} {0.134}
  END_SLK_CLC
  SLK 0.134
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.134} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.138} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.227} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.100} {0.234} {} {} {} 
    INST {DATAPATH_I/FE_OFC2_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.109} {0.000} {0.089} {} {0.209} {0.343} {} {57} {(69.79, 85.36) (70.20, 84.99)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN2_RST} {} {0.012} {0.000} {0.089} {77.606} {0.221} {0.354} {} {} {} 
    INST {DATAPATH_I/U142} {A2} {^} {ZN} {^} {} {AND2_X1} {0.044} {0.000} {0.009} {} {0.265} {0.399} {} {1} {(78.41, 104.97) (78.05, 104.63)} 
    NET {} {} {} {} {} {DATAPATH_I/N251} {} {0.000} {0.000} {0.009} {1.331} {0.265} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.134} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.134} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 345
PATH 346
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RF_OUT1_reg[0]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RF_OUT1_reg[0]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.265}
    {=} {Slack Time} {0.134}
  END_SLK_CLC
  SLK 0.134
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.134} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.138} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.227} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.100} {0.234} {} {} {} 
    INST {DATAPATH_I/FE_OFC2_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.109} {0.000} {0.089} {} {0.209} {0.343} {} {57} {(69.79, 85.36) (70.20, 84.99)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN2_RST} {} {0.011} {0.000} {0.089} {77.606} {0.220} {0.354} {} {} {} 
    INST {DATAPATH_I/U338} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.265} {0.399} {} {1} {(77.77, 92.72) (78.13, 93.05)} 
    NET {} {} {} {} {} {DATAPATH_I/N114} {} {0.000} {0.000} {0.009} {1.485} {0.265} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.134} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.134} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 346
PATH 347
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_ALU_OUTPUT_reg[10]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_ALU_OUTPUT_reg[10]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.265}
    {=} {Slack Time} {0.134}
  END_SLK_CLC
  SLK 0.134
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.134} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.138} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.227} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.100} {0.234} {} {} {} 
    INST {DATAPATH_I/FE_OFC2_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.109} {0.000} {0.089} {} {0.209} {0.343} {} {57} {(69.79, 85.36) (70.20, 84.99)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN2_RST} {} {0.011} {0.000} {0.089} {77.606} {0.220} {0.354} {} {} {} 
    INST {DATAPATH_I/U72} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.265} {0.399} {} {1} {(85.25, 95.52) (84.89, 95.85)} 
    NET {} {} {} {} {} {DATAPATH_I/N356} {} {0.000} {0.000} {0.009} {1.452} {0.265} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.134} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.134} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 347
PATH 348
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_RF_OUT2_reg[9]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_RF_OUT2_reg[9]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.265}
    {=} {Slack Time} {0.134}
  END_SLK_CLC
  SLK 0.134
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.134} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.138} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.227} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.100} {0.234} {} {} {} 
    INST {DATAPATH_I/FE_OFC2_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.109} {0.000} {0.089} {} {0.209} {0.343} {} {57} {(69.79, 85.36) (70.20, 84.99)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN2_RST} {} {0.011} {0.000} {0.089} {77.606} {0.220} {0.354} {} {} {} 
    INST {DATAPATH_I/U141} {A2} {^} {ZN} {^} {} {AND2_X1} {0.044} {0.000} {0.009} {} {0.265} {0.399} {} {1} {(77.84, 103.92) (77.48, 104.25)} 
    NET {} {} {} {} {} {DATAPATH_I/N252} {} {0.000} {0.000} {0.009} {1.346} {0.265} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.134} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.134} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 348
PATH 349
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_DRAM_OUTPUT_reg[8]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_DRAM_OUTPUT_reg[8]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.264}
    {=} {Slack Time} {0.134}
  END_SLK_CLC
  SLK 0.134
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.134} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.138} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.228} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.100} {0.234} {} {} {} 
    INST {DATAPATH_I/FE_OFC2_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.109} {0.000} {0.089} {} {0.209} {0.343} {} {57} {(69.79, 85.36) (70.20, 84.99)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN2_RST} {} {0.011} {0.000} {0.089} {77.606} {0.220} {0.354} {} {} {} 
    INST {DATAPATH_I/U378} {A2} {^} {ZN} {^} {} {AND2_X1} {0.044} {0.000} {0.009} {} {0.264} {0.399} {} {1} {(77.20, 101.12) (77.56, 101.45)} 
    NET {} {} {} {} {} {DATAPATH_I/N386} {} {0.000} {0.000} {0.009} {1.371} {0.264} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.134} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.134} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 349
PATH 350
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_DRAM_OUTPUT_reg[9]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_DRAM_OUTPUT_reg[9]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.264}
    {=} {Slack Time} {0.134}
  END_SLK_CLC
  SLK 0.134
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.134} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.138} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.228} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.100} {0.234} {} {} {} 
    INST {DATAPATH_I/FE_OFC2_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.109} {0.000} {0.089} {} {0.209} {0.343} {} {57} {(69.79, 85.36) (70.20, 84.99)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN2_RST} {} {0.011} {0.000} {0.089} {77.606} {0.220} {0.354} {} {} {} 
    INST {DATAPATH_I/U379} {A2} {^} {ZN} {^} {} {AND2_X1} {0.044} {0.000} {0.009} {} {0.264} {0.399} {} {1} {(78.79, 101.12) (78.43, 101.45)} 
    NET {} {} {} {} {} {DATAPATH_I/N387} {} {0.000} {0.000} {0.009} {1.334} {0.264} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.134} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.134} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 350
PATH 351
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_NPC_reg[11]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_NPC_reg[11]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.264}
    {=} {Slack Time} {0.134}
  END_SLK_CLC
  SLK 0.134
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.134} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.138} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.228} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.100} {0.235} {} {} {} 
    INST {DATAPATH_I/FE_OFC2_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.109} {0.000} {0.089} {} {0.209} {0.343} {} {57} {(69.79, 85.36) (70.20, 84.99)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN2_RST} {} {0.011} {0.000} {0.089} {77.606} {0.220} {0.354} {} {} {} 
    INST {DATAPATH_I/U204} {A2} {^} {ZN} {^} {} {AND2_X1} {0.044} {0.000} {0.009} {} {0.264} {0.399} {} {1} {(83.73, 95.52) (83.37, 95.85)} 
    NET {} {} {} {} {} {DATAPATH_I/N324} {} {0.000} {0.000} {0.009} {1.346} {0.264} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.134} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.134} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 351
PATH 352
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_ALU_OUTPUT_reg[11]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_ALU_OUTPUT_reg[11]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.264}
    {=} {Slack Time} {0.135}
  END_SLK_CLC
  SLK 0.135
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.135} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.138} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.228} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.100} {0.235} {} {} {} 
    INST {DATAPATH_I/FE_OFC2_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.109} {0.000} {0.089} {} {0.209} {0.344} {} {57} {(69.79, 85.36) (70.20, 84.99)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN2_RST} {} {0.011} {0.000} {0.089} {77.606} {0.220} {0.355} {} {} {} 
    INST {DATAPATH_I/U71} {A2} {^} {ZN} {^} {} {AND2_X1} {0.044} {0.000} {0.009} {} {0.264} {0.399} {} {1} {(83.73, 92.72) (83.37, 93.05)} 
    NET {} {} {} {} {} {DATAPATH_I/N357} {} {0.000} {0.000} {0.009} {1.239} {0.264} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.135} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.135} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 352
PATH 353
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_RF_OUT2_reg[11]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_RF_OUT2_reg[11]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.264}
    {=} {Slack Time} {0.135}
  END_SLK_CLC
  SLK 0.135
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.135} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.138} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.228} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.100} {0.235} {} {} {} 
    INST {DATAPATH_I/FE_OFC2_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.109} {0.000} {0.089} {} {0.209} {0.344} {} {57} {(69.79, 85.36) (70.20, 84.99)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN2_RST} {} {0.011} {0.000} {0.089} {77.606} {0.220} {0.354} {} {} {} 
    INST {DATAPATH_I/U139} {A2} {^} {ZN} {^} {} {AND2_X1} {0.044} {0.000} {0.009} {} {0.264} {0.399} {} {1} {(74.16, 90.97) (74.52, 90.63)} 
    NET {} {} {} {} {} {DATAPATH_I/N254} {} {0.000} {0.000} {0.009} {1.315} {0.264} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.135} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.135} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 353
PATH 354
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_RF_OUT2_reg[0]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_RF_OUT2_reg[0]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.264}
    {=} {Slack Time} {0.135}
  END_SLK_CLC
  SLK 0.135
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.135} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.138} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.228} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.100} {0.235} {} {} {} 
    INST {DATAPATH_I/FE_OFC2_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.109} {0.000} {0.089} {} {0.209} {0.344} {} {57} {(69.79, 85.36) (70.20, 84.99)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN2_RST} {} {0.011} {0.000} {0.089} {77.606} {0.220} {0.354} {} {} {} 
    INST {DATAPATH_I/U150} {A2} {^} {ZN} {^} {} {AND2_X1} {0.044} {0.000} {0.009} {} {0.264} {0.399} {} {1} {(79.74, 92.72) (79.38, 93.05)} 
    NET {} {} {} {} {} {DATAPATH_I/N243} {} {0.000} {0.000} {0.009} {1.263} {0.264} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.135} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.135} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 354
PATH 355
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_DRAM_OUTPUT_reg[10]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_DRAM_OUTPUT_reg[10]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.264}
    {=} {Slack Time} {0.135}
  END_SLK_CLC
  SLK 0.135
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.135} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.139} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.228} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.100} {0.235} {} {} {} 
    INST {DATAPATH_I/FE_OFC2_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.109} {0.000} {0.089} {} {0.209} {0.344} {} {57} {(69.79, 85.36) (70.20, 84.99)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN2_RST} {} {0.011} {0.000} {0.089} {77.606} {0.220} {0.354} {} {} {} 
    INST {DATAPATH_I/U380} {A2} {^} {ZN} {^} {} {AND2_X1} {0.044} {0.000} {0.009} {} {0.264} {0.399} {} {1} {(79.10, 96.56) (79.46, 96.23)} 
    NET {} {} {} {} {} {DATAPATH_I/N388} {} {0.000} {0.000} {0.009} {1.316} {0.264} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.135} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.135} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 355
PATH 356
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_RF_OUT2_reg[10]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_RF_OUT2_reg[10]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.263}
    {=} {Slack Time} {0.136}
  END_SLK_CLC
  SLK 0.136
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.136} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.140} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.229} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.100} {0.236} {} {} {} 
    INST {DATAPATH_I/FE_OFC2_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.109} {0.000} {0.089} {} {0.209} {0.345} {} {57} {(69.79, 85.36) (70.20, 84.99)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN2_RST} {} {0.010} {0.000} {0.089} {77.606} {0.219} {0.354} {} {} {} 
    INST {DATAPATH_I/U140} {A2} {^} {ZN} {^} {} {AND2_X1} {0.044} {0.000} {0.009} {} {0.263} {0.399} {} {1} {(75.68, 95.52) (76.04, 95.85)} 
    NET {} {} {} {} {} {DATAPATH_I/N253} {} {0.000} {0.000} {0.009} {1.266} {0.263} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.136} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.136} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 356
PATH 357
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RF_OUT2_reg[9]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RF_OUT2_reg[9]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.262}
    {=} {Slack Time} {0.137}
  END_SLK_CLC
  SLK 0.137
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.137} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.141} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.230} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.100} {0.237} {} {} {} 
    INST {DATAPATH_I/FE_OFC2_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.109} {0.000} {0.089} {} {0.209} {0.346} {} {57} {(69.79, 85.36) (70.20, 84.99)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN2_RST} {} {0.008} {0.000} {0.089} {77.606} {0.217} {0.354} {} {} {} 
    INST {DATAPATH_I/U361} {A2} {^} {ZN} {^} {} {AND2_X1} {0.044} {0.000} {0.009} {} {0.262} {0.399} {} {1} {(74.35, 99.37) (74.71, 99.03)} 
    NET {} {} {} {} {} {DATAPATH_I/N155} {} {0.000} {0.000} {0.009} {1.369} {0.262} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.137} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.137} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 357
PATH 358
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RF_OUT1_reg[31]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RF_OUT1_reg[31]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.262}
    {=} {Slack Time} {0.137}
  END_SLK_CLC
  SLK 0.137
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.137} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.141} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.230} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.100} {0.237} {} {} {} 
    INST {DATAPATH_I/FE_OFC9_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.109} {0.000} {0.083} {} {0.209} {0.346} {} {52} {(70.74, 42.31) (71.14, 42.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN9_RST} {} {0.007} {0.000} {0.083} {73.488} {0.217} {0.354} {} {} {} 
    INST {DATAPATH_I/U307} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.010} {} {0.262} {0.398} {} {1} {(79.29, 26.57) (79.65, 26.23)} 
    NET {} {} {} {} {} {DATAPATH_I/N145} {} {0.000} {0.000} {0.010} {1.648} {0.262} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.137} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.137} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 358
PATH 359
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RF_OUT1_reg[30]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RF_OUT1_reg[30]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.262}
    {=} {Slack Time} {0.137}
  END_SLK_CLC
  SLK 0.137
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.137} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.141} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.230} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.101} {0.238} {} {} {} 
    INST {DATAPATH_I/FE_OFC9_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.109} {0.000} {0.083} {} {0.209} {0.346} {} {52} {(70.74, 42.31) (71.14, 42.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN9_RST} {} {0.007} {0.000} {0.083} {73.488} {0.217} {0.354} {} {} {} 
    INST {DATAPATH_I/U308} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.261} {0.398} {} {1} {(80.24, 26.57) (80.60, 26.23)} 
    NET {} {} {} {} {} {DATAPATH_I/N144} {} {0.000} {0.000} {0.009} {1.601} {0.262} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.137} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.137} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 359
PATH 360
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RF_OUT2_reg[27]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RF_OUT2_reg[27]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.032}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.398}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.261}
    {=} {Slack Time} {0.137}
  END_SLK_CLC
  SLK 0.137
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.137} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.141} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.230} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.101} {0.238} {} {} {} 
    INST {DATAPATH_I/FE_OFC9_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.109} {0.000} {0.083} {} {0.209} {0.346} {} {52} {(70.74, 42.31) (71.14, 42.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN9_RST} {} {0.006} {0.000} {0.083} {73.488} {0.216} {0.353} {} {} {} 
    INST {DATAPATH_I/U343} {A2} {^} {ZN} {^} {} {AND2_X1} {0.046} {0.000} {0.010} {} {0.261} {0.398} {} {1} {(72.83, 29.37) (73.19, 29.03)} 
    NET {} {} {} {} {} {DATAPATH_I/N173} {} {0.000} {0.000} {0.010} {1.912} {0.261} {0.398} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.137} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.137} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 360
PATH 361
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RF_OUT1_reg[9]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RF_OUT1_reg[9]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.261}
    {=} {Slack Time} {0.137}
  END_SLK_CLC
  SLK 0.137
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.137} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.141} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.231} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.100} {0.237} {} {} {} 
    INST {DATAPATH_I/FE_OFC2_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.109} {0.000} {0.089} {} {0.209} {0.346} {} {57} {(69.79, 85.36) (70.20, 84.99)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN2_RST} {} {0.008} {0.000} {0.089} {77.606} {0.217} {0.354} {} {} {} 
    INST {DATAPATH_I/U329} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.261} {0.399} {} {1} {(73.02, 99.37) (73.38, 99.03)} 
    NET {} {} {} {} {} {DATAPATH_I/N123} {} {0.000} {0.000} {0.009} {1.392} {0.261} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.137} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.137} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 361
PATH 362
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/PROGRAM_COUNTER/FFI_8/Q_reg} {CK}
  ENDPT {DATAPATH_I/PROGRAM_COUNTER/FFI_8/Q_reg} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.033}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.397}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.260}
    {=} {Slack Time} {0.137}
  END_SLK_CLC
  SLK 0.137
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.137} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.141} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.231} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.100} {0.237} {} {} {} 
    INST {DATAPATH_I/FE_OFC2_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.109} {0.000} {0.089} {} {0.209} {0.346} {} {57} {(69.79, 85.36) (70.20, 84.99)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN2_RST} {} {0.014} {0.000} {0.089} {77.606} {0.223} {0.361} {} {} {} 
    INST {DATAPATH_I/PROGRAM_COUNTER/FFI_8/U4} {A} {^} {ZN} {v} {} {INV_X1} {0.007} {0.000} {0.017} {} {0.230} {0.368} {} {1} {(97.34, 107.77) (97.51, 107.39)} 
    NET {} {} {} {} {} {DATAPATH_I/PROGRAM_COUNTER/FFI_8/n1} {} {0.000} {0.000} {0.017} {1.623} {0.230} {0.368} {} {} {} 
    INST {DATAPATH_I/PROGRAM_COUNTER/FFI_8/U3} {A2} {v} {ZN} {^} {} {NOR2_X1} {0.030} {0.000} {0.014} {} {0.260} {0.397} {} {1} {(98.29, 107.77) (98.48, 107.39)} 
    NET {} {} {} {} {} {DATAPATH_I/PROGRAM_COUNTER/FFI_8/n5} {} {0.000} {0.000} {0.014} {1.398} {0.260} {0.397} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.137} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.137} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 362
PATH 363
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RF_OUT2_reg[31]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RF_OUT2_reg[31]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.261}
    {=} {Slack Time} {0.138}
  END_SLK_CLC
  SLK 0.138
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.138} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.142} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.231} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.101} {0.238} {} {} {} 
    INST {DATAPATH_I/FE_OFC9_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.109} {0.000} {0.083} {} {0.209} {0.347} {} {52} {(70.74, 42.31) (71.14, 42.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN9_RST} {} {0.007} {0.000} {0.083} {73.488} {0.217} {0.355} {} {} {} 
    INST {DATAPATH_I/U339} {A2} {^} {ZN} {^} {} {AND2_X1} {0.044} {0.000} {0.009} {} {0.261} {0.399} {} {1} {(80.24, 23.77) (80.60, 23.43)} 
    NET {} {} {} {} {} {DATAPATH_I/N177} {} {0.000} {0.000} {0.009} {1.426} {0.261} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.138} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.138} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 363
PATH 364
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_RF_OUT2_reg[27]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_RF_OUT2_reg[27]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.261}
    {=} {Slack Time} {0.138}
  END_SLK_CLC
  SLK 0.138
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.138} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.142} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.231} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.101} {0.238} {} {} {} 
    INST {DATAPATH_I/FE_OFC9_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.109} {0.000} {0.083} {} {0.209} {0.347} {} {52} {(70.74, 42.31) (71.14, 42.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN9_RST} {} {0.007} {0.000} {0.083} {73.488} {0.217} {0.355} {} {} {} 
    INST {DATAPATH_I/U123} {A2} {^} {ZN} {^} {} {AND2_X1} {0.044} {0.000} {0.009} {} {0.261} {0.399} {} {1} {(80.12, 34.97) (79.76, 34.63)} 
    NET {} {} {} {} {} {DATAPATH_I/N270} {} {0.000} {0.000} {0.009} {1.397} {0.261} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.138} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.138} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 364
PATH 365
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RF_OUT2_reg[8]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RF_OUT2_reg[8]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.261}
    {=} {Slack Time} {0.138}
  END_SLK_CLC
  SLK 0.138
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.138} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.142} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.231} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.100} {0.238} {} {} {} 
    INST {DATAPATH_I/FE_OFC2_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.109} {0.000} {0.089} {} {0.209} {0.347} {} {57} {(69.79, 85.36) (70.20, 84.99)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN2_RST} {} {0.007} {0.000} {0.089} {77.606} {0.216} {0.354} {} {} {} 
    INST {DATAPATH_I/U362} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.261} {0.399} {} {1} {(72.83, 104.97) (73.19, 104.63)} 
    NET {} {} {} {} {} {DATAPATH_I/N154} {} {0.000} {0.000} {0.009} {1.453} {0.261} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.138} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.138} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 365
PATH 366
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/PROGRAM_COUNTER/FFI_9/Q_reg} {CK}
  ENDPT {DATAPATH_I/PROGRAM_COUNTER/FFI_9/Q_reg} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.033}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.397}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.259}
    {=} {Slack Time} {0.138}
  END_SLK_CLC
  SLK 0.138
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.138} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.142} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.231} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.100} {0.238} {} {} {} 
    INST {DATAPATH_I/FE_OFC2_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.109} {0.000} {0.089} {} {0.209} {0.347} {} {57} {(69.79, 85.36) (70.20, 84.99)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN2_RST} {} {0.014} {0.000} {0.089} {77.606} {0.223} {0.361} {} {} {} 
    INST {DATAPATH_I/PROGRAM_COUNTER/FFI_9/U4} {A} {^} {ZN} {v} {} {INV_X1} {0.007} {0.000} {0.017} {} {0.230} {0.368} {} {1} {(95.25, 101.12) (95.42, 101.49)} 
    NET {} {} {} {} {} {DATAPATH_I/PROGRAM_COUNTER/FFI_9/n1} {} {0.000} {0.000} {0.017} {1.579} {0.230} {0.368} {} {} {} 
    INST {DATAPATH_I/PROGRAM_COUNTER/FFI_9/U3} {A2} {v} {ZN} {^} {} {NOR2_X1} {0.029} {0.000} {0.014} {} {0.259} {0.397} {} {1} {(95.63, 101.12) (95.82, 101.49)} 
    NET {} {} {} {} {} {DATAPATH_I/PROGRAM_COUNTER/FFI_9/n5} {} {0.000} {0.000} {0.014} {1.334} {0.259} {0.397} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.138} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.138} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 366
PATH 367
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RF_OUT1_reg[26]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RF_OUT1_reg[26]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.261}
    {=} {Slack Time} {0.138}
  END_SLK_CLC
  SLK 0.138
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.138} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.142} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.231} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.101} {0.238} {} {} {} 
    INST {DATAPATH_I/FE_OFC9_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.109} {0.000} {0.083} {} {0.209} {0.347} {} {52} {(70.74, 42.31) (71.14, 42.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN9_RST} {} {0.007} {0.000} {0.083} {73.488} {0.217} {0.355} {} {} {} 
    INST {DATAPATH_I/U312} {A2} {^} {ZN} {^} {} {AND2_X1} {0.044} {0.000} {0.009} {} {0.261} {0.399} {} {1} {(82.14, 28.32) (82.50, 28.65)} 
    NET {} {} {} {} {} {DATAPATH_I/N140} {} {0.000} {0.000} {0.009} {1.371} {0.261} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.138} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.138} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 367
PATH 368
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RF_OUT2_reg[23]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RF_OUT2_reg[23]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.032}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.398}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.260}
    {=} {Slack Time} {0.138}
  END_SLK_CLC
  SLK 0.138
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.138} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.142} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.232} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.101} {0.239} {} {} {} 
    INST {DATAPATH_I/FE_OFC9_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.109} {0.000} {0.083} {} {0.209} {0.348} {} {52} {(70.74, 42.31) (71.14, 42.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN9_RST} {} {0.004} {0.000} {0.083} {73.488} {0.214} {0.352} {} {} {} 
    INST {DATAPATH_I/U347} {A2} {^} {ZN} {^} {} {AND2_X1} {0.046} {0.000} {0.011} {} {0.260} {0.398} {} {1} {(75.68, 36.72) (76.04, 37.05)} 
    NET {} {} {} {} {} {DATAPATH_I/N169} {} {0.000} {0.000} {0.011} {2.137} {0.260} {0.398} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.138} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.138} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 368
PATH 369
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RF_OUT2_reg[26]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RF_OUT2_reg[26]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.261}
    {=} {Slack Time} {0.138}
  END_SLK_CLC
  SLK 0.138
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.138} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.142} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.232} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.101} {0.239} {} {} {} 
    INST {DATAPATH_I/FE_OFC9_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.109} {0.000} {0.083} {} {0.209} {0.348} {} {52} {(70.74, 42.31) (71.14, 42.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN9_RST} {} {0.007} {0.000} {0.083} {73.488} {0.217} {0.355} {} {} {} 
    INST {DATAPATH_I/U344} {A2} {^} {ZN} {^} {} {AND2_X1} {0.044} {0.000} {0.009} {} {0.261} {0.399} {} {1} {(80.43, 25.52) (80.79, 25.85)} 
    NET {} {} {} {} {} {DATAPATH_I/N172} {} {0.000} {0.000} {0.009} {1.292} {0.261} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.138} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.138} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 369
PATH 370
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_RF_OUT2_reg[24]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_RF_OUT2_reg[24]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.260}
    {=} {Slack Time} {0.138}
  END_SLK_CLC
  SLK 0.138
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.138} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.142} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.232} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.101} {0.239} {} {} {} 
    INST {DATAPATH_I/FE_OFC9_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.109} {0.000} {0.083} {} {0.209} {0.348} {} {52} {(70.74, 42.31) (71.14, 42.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN9_RST} {} {0.007} {0.000} {0.083} {73.488} {0.217} {0.355} {} {} {} 
    INST {DATAPATH_I/U126} {A2} {^} {ZN} {^} {} {AND2_X1} {0.044} {0.000} {0.009} {} {0.260} {0.399} {} {1} {(87.08, 29.37) (87.44, 29.03)} 
    NET {} {} {} {} {} {DATAPATH_I/N267} {} {0.000} {0.000} {0.009} {1.269} {0.260} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.138} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.138} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 370
PATH 371
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/PROGRAM_COUNTER/FFI_11/Q_reg} {CK}
  ENDPT {DATAPATH_I/PROGRAM_COUNTER/FFI_11/Q_reg} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.033}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.397}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.259}
    {=} {Slack Time} {0.139}
  END_SLK_CLC
  SLK 0.139
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.139} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.143} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.232} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.074} {92.408} {0.103} {0.241} {} {} {} 
    INST {DATAPATH_I/FE_OFC7_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.118} {0.000} {0.093} {} {0.220} {0.359} {} {58} {(95.44, 84.31) (95.84, 84.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN7_RST} {} {0.001} {0.000} {0.094} {82.287} {0.222} {0.361} {} {} {} 
    INST {DATAPATH_I/PROGRAM_COUNTER/FFI_11/U4} {A} {^} {ZN} {v} {} {INV_X1} {0.007} {0.000} {0.018} {} {0.229} {0.367} {} {1} {(96.96, 90.97) (97.13, 90.59)} 
    NET {} {} {} {} {} {DATAPATH_I/PROGRAM_COUNTER/FFI_11/n1} {} {0.000} {0.000} {0.018} {1.610} {0.229} {0.367} {} {} {} 
    INST {DATAPATH_I/PROGRAM_COUNTER/FFI_11/U3} {A2} {v} {ZN} {^} {} {NOR2_X1} {0.030} {0.000} {0.014} {} {0.259} {0.397} {} {1} {(97.72, 90.97) (97.91, 90.59)} 
    NET {} {} {} {} {} {DATAPATH_I/PROGRAM_COUNTER/FFI_11/n5} {} {0.000} {0.000} {0.014} {1.407} {0.259} {0.397} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.139} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.139} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 371
PATH 372
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RF_OUT1_reg[27]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RF_OUT1_reg[27]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.259}
    {=} {Slack Time} {0.139}
  END_SLK_CLC
  SLK 0.139
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.139} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.143} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.233} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.101} {0.240} {} {} {} 
    INST {DATAPATH_I/FE_OFC9_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.109} {0.000} {0.083} {} {0.209} {0.349} {} {52} {(70.74, 42.31) (71.14, 42.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN9_RST} {} {0.005} {0.000} {0.083} {73.488} {0.215} {0.354} {} {} {} 
    INST {DATAPATH_I/U311} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.009} {} {0.259} {0.398} {} {1} {(75.30, 31.12) (75.66, 31.45)} 
    NET {} {} {} {} {} {DATAPATH_I/N141} {} {0.000} {0.000} {0.009} {1.613} {0.259} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.139} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.139} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 372
PATH 373
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/PROGRAM_COUNTER/FFI_12/Q_reg} {CK}
  ENDPT {DATAPATH_I/PROGRAM_COUNTER/FFI_12/Q_reg} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.033}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.397}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.258}
    {=} {Slack Time} {0.139}
  END_SLK_CLC
  SLK 0.139
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.139} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.143} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.233} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.074} {92.408} {0.103} {0.242} {} {} {} 
    INST {DATAPATH_I/FE_OFC7_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.118} {0.000} {0.093} {} {0.220} {0.360} {} {58} {(95.44, 84.31) (95.84, 84.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN7_RST} {} {0.001} {0.000} {0.094} {82.287} {0.222} {0.361} {} {} {} 
    INST {DATAPATH_I/PROGRAM_COUNTER/FFI_12/U4} {A} {^} {ZN} {v} {} {INV_X1} {0.007} {0.000} {0.018} {} {0.229} {0.368} {} {1} {(97.34, 87.11) (97.51, 87.49)} 
    NET {} {} {} {} {} {DATAPATH_I/PROGRAM_COUNTER/FFI_12/n1} {} {0.000} {0.000} {0.018} {1.621} {0.229} {0.368} {} {} {} 
    INST {DATAPATH_I/PROGRAM_COUNTER/FFI_12/U3} {A2} {v} {ZN} {^} {} {NOR2_X1} {0.029} {0.000} {0.013} {} {0.258} {0.397} {} {1} {(98.29, 87.11) (98.48, 87.49)} 
    NET {} {} {} {} {} {DATAPATH_I/PROGRAM_COUNTER/FFI_12/n5} {} {0.000} {0.000} {0.013} {1.288} {0.258} {0.397} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.139} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.139} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 373
PATH 374
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/PROGRAM_COUNTER/FFI_13/Q_reg} {CK}
  ENDPT {DATAPATH_I/PROGRAM_COUNTER/FFI_13/Q_reg} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.033}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.397}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.258}
    {=} {Slack Time} {0.139}
  END_SLK_CLC
  SLK 0.139
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.139} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.143} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.233} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.009} {0.000} {0.074} {92.408} {0.103} {0.242} {} {} {} 
    INST {DATAPATH_I/FE_OFC7_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.118} {0.000} {0.093} {} {0.220} {0.360} {} {58} {(95.44, 84.31) (95.84, 84.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN7_RST} {} {0.001} {0.000} {0.094} {82.287} {0.222} {0.361} {} {} {} 
    INST {DATAPATH_I/PROGRAM_COUNTER/FFI_13/U4} {A} {^} {ZN} {v} {} {INV_X1} {0.007} {0.000} {0.018} {} {0.229} {0.368} {} {1} {(99.69, 84.31) (99.52, 84.69)} 
    NET {} {} {} {} {} {DATAPATH_I/PROGRAM_COUNTER/FFI_13/n1} {} {0.000} {0.000} {0.018} {1.707} {0.229} {0.368} {} {} {} 
    INST {DATAPATH_I/PROGRAM_COUNTER/FFI_13/U3} {A2} {v} {ZN} {^} {} {NOR2_X1} {0.029} {0.000} {0.013} {} {0.258} {0.397} {} {1} {(99.24, 82.56) (99.43, 82.19)} 
    NET {} {} {} {} {} {DATAPATH_I/PROGRAM_COUNTER/FFI_13/n5} {} {0.000} {0.000} {0.013} {1.287} {0.258} {0.397} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.139} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.139} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 374
PATH 375
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RF_OUT1_reg[24]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RF_OUT1_reg[24]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.258}
    {=} {Slack Time} {0.140}
  END_SLK_CLC
  SLK 0.140
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.140} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.144} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.233} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.101} {0.241} {} {} {} 
    INST {DATAPATH_I/FE_OFC9_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.109} {0.000} {0.083} {} {0.209} {0.349} {} {52} {(70.74, 42.31) (71.14, 42.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN9_RST} {} {0.004} {0.000} {0.083} {73.488} {0.214} {0.354} {} {} {} 
    INST {DATAPATH_I/U314} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.010} {} {0.258} {0.398} {} {1} {(77.77, 39.52) (78.13, 39.85)} 
    NET {} {} {} {} {} {DATAPATH_I/N138} {} {0.000} {0.000} {0.010} {1.630} {0.258} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.140} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.140} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 375
PATH 376
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RF_OUT2_reg[24]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RF_OUT2_reg[24]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.259}
    {=} {Slack Time} {0.140}
  END_SLK_CLC
  SLK 0.140
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.140} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.144} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.234} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.101} {0.241} {} {} {} 
    INST {DATAPATH_I/FE_OFC9_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.109} {0.000} {0.083} {} {0.209} {0.350} {} {52} {(70.74, 42.31) (71.14, 42.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN9_RST} {} {0.005} {0.000} {0.083} {73.488} {0.215} {0.355} {} {} {} 
    INST {DATAPATH_I/U346} {A2} {^} {ZN} {^} {} {AND2_X1} {0.044} {0.000} {0.009} {} {0.259} {0.399} {} {1} {(76.63, 31.12) (76.99, 31.45)} 
    NET {} {} {} {} {} {DATAPATH_I/N170} {} {0.000} {0.000} {0.009} {1.411} {0.259} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.140} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.140} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 376
PATH 377
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RF_OUT1_reg[23]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RF_OUT1_reg[23]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.258}
    {=} {Slack Time} {0.140}
  END_SLK_CLC
  SLK 0.140
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.140} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.144} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.234} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.101} {0.241} {} {} {} 
    INST {DATAPATH_I/FE_OFC9_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.109} {0.000} {0.083} {} {0.209} {0.350} {} {52} {(70.74, 42.31) (71.14, 42.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN9_RST} {} {0.004} {0.000} {0.083} {73.488} {0.214} {0.354} {} {} {} 
    INST {DATAPATH_I/U315} {A2} {^} {ZN} {^} {} {AND2_X1} {0.044} {0.000} {0.009} {} {0.258} {0.399} {} {1} {(77.77, 40.56) (78.13, 40.23)} 
    NET {} {} {} {} {} {DATAPATH_I/N137} {} {0.000} {0.000} {0.009} {1.533} {0.258} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.140} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.140} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 377
PATH 378
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RF_OUT1_reg[10]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RF_OUT1_reg[10]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.257}
    {=} {Slack Time} {0.141}
  END_SLK_CLC
  SLK 0.141
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.141} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.145} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.235} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.100} {0.241} {} {} {} 
    INST {DATAPATH_I/FE_OFC2_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.109} {0.000} {0.089} {} {0.209} {0.350} {} {57} {(69.79, 85.36) (70.20, 84.99)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN2_RST} {} {0.004} {0.000} {0.089} {77.606} {0.213} {0.355} {} {} {} 
    INST {DATAPATH_I/U328} {A2} {^} {ZN} {^} {} {AND2_X1} {0.044} {0.000} {0.009} {} {0.257} {0.399} {} {1} {(70.74, 96.56) (71.10, 96.23)} 
    NET {} {} {} {} {} {DATAPATH_I/N124} {} {0.000} {0.000} {0.009} {1.239} {0.257} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.141} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.141} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 378
PATH 379
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_RF_OUT2_reg[29]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_RF_OUT2_reg[29]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.257}
    {=} {Slack Time} {0.141}
  END_SLK_CLC
  SLK 0.141
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.141} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.145} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.235} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.101} {0.242} {} {} {} 
    INST {DATAPATH_I/FE_OFC9_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.109} {0.000} {0.083} {} {0.209} {0.351} {} {52} {(70.74, 42.31) (71.14, 42.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN9_RST} {} {0.004} {0.000} {0.083} {73.488} {0.214} {0.355} {} {} {} 
    INST {DATAPATH_I/U121} {A2} {^} {ZN} {^} {} {AND2_X1} {0.044} {0.000} {0.009} {} {0.257} {0.399} {} {1} {(82.33, 40.56) (82.69, 40.23)} 
    NET {} {} {} {} {} {DATAPATH_I/N272} {} {0.000} {0.000} {0.009} {1.302} {0.257} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.141} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.141} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 379
PATH 380
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RF_OUT2_reg[25]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RF_OUT2_reg[25]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.257}
    {=} {Slack Time} {0.141}
  END_SLK_CLC
  SLK 0.141
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.141} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.145} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.235} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.101} {0.242} {} {} {} 
    INST {DATAPATH_I/FE_OFC9_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.109} {0.000} {0.083} {} {0.209} {0.351} {} {52} {(70.74, 42.31) (71.14, 42.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN9_RST} {} {0.004} {0.000} {0.083} {73.488} {0.214} {0.355} {} {} {} 
    INST {DATAPATH_I/U345} {A2} {^} {ZN} {^} {} {AND2_X1} {0.044} {0.000} {0.009} {} {0.257} {0.399} {} {1} {(78.34, 37.77) (78.70, 37.43)} 
    NET {} {} {} {} {} {DATAPATH_I/N171} {} {0.000} {0.000} {0.009} {1.336} {0.257} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.141} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.141} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 380
PATH 381
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RF_OUT1_reg[25]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RF_OUT1_reg[25]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.257}
    {=} {Slack Time} {0.141}
  END_SLK_CLC
  SLK 0.141
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.141} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.145} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.235} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.101} {0.242} {} {} {} 
    INST {DATAPATH_I/FE_OFC9_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.109} {0.000} {0.083} {} {0.209} {0.351} {} {52} {(70.74, 42.31) (71.14, 42.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN9_RST} {} {0.004} {0.000} {0.083} {73.488} {0.214} {0.355} {} {} {} 
    INST {DATAPATH_I/U313} {A2} {^} {ZN} {^} {} {AND2_X1} {0.044} {0.000} {0.009} {} {0.257} {0.399} {} {1} {(77.20, 36.72) (77.56, 37.05)} 
    NET {} {} {} {} {} {DATAPATH_I/N139} {} {0.000} {0.000} {0.009} {1.346} {0.257} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.141} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.141} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 381
PATH 382
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_RF_OUT2_reg[25]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_RF_OUT2_reg[25]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.257}
    {=} {Slack Time} {0.141}
  END_SLK_CLC
  SLK 0.141
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.141} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.145} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.235} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.100} {0.242} {} {} {} 
    INST {DATAPATH_I/FE_OFC9_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.109} {0.000} {0.083} {} {0.209} {0.351} {} {52} {(70.74, 42.31) (71.14, 42.69)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN9_RST} {} {0.004} {0.000} {0.083} {73.488} {0.214} {0.355} {} {} {} 
    INST {DATAPATH_I/U125} {A2} {^} {ZN} {^} {} {AND2_X1} {0.044} {0.000} {0.009} {} {0.257} {0.399} {} {1} {(82.14, 39.52) (82.50, 39.85)} 
    NET {} {} {} {} {} {DATAPATH_I/N268} {} {0.000} {0.000} {0.009} {1.317} {0.257} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.141} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.141} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 382
PATH 383
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RF_OUT2_reg[10]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RF_OUT2_reg[10]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.257}
    {=} {Slack Time} {0.141}
  END_SLK_CLC
  SLK 0.141
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.141} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.145} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.235} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.100} {0.242} {} {} {} 
    INST {DATAPATH_I/FE_OFC2_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.109} {0.000} {0.089} {} {0.209} {0.350} {} {57} {(69.79, 85.36) (70.20, 84.99)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN2_RST} {} {0.004} {0.000} {0.089} {77.606} {0.213} {0.354} {} {} {} 
    INST {DATAPATH_I/U360} {A2} {^} {ZN} {^} {} {AND2_X1} {0.044} {0.000} {0.009} {} {0.257} {0.399} {} {1} {(71.12, 95.52) (71.48, 95.85)} 
    NET {} {} {} {} {} {DATAPATH_I/N156} {} {0.000} {0.000} {0.009} {1.331} {0.257} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.141} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.141} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 383
PATH 384
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RF_OUT1_reg[11]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RF_OUT1_reg[11]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.257}
    {=} {Slack Time} {0.142}
  END_SLK_CLC
  SLK 0.142
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.142} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.146} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.235} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.074} {92.408} {0.100} {0.242} {} {} {} 
    INST {DATAPATH_I/FE_OFC2_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.109} {0.000} {0.089} {} {0.209} {0.351} {} {57} {(69.79, 85.36) (70.20, 84.99)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN2_RST} {} {0.004} {0.000} {0.089} {77.606} {0.213} {0.354} {} {} {} 
    INST {DATAPATH_I/U327} {A2} {^} {ZN} {^} {} {AND2_X1} {0.044} {0.000} {0.009} {} {0.257} {0.399} {} {1} {(71.12, 93.77) (71.48, 93.43)} 
    NET {} {} {} {} {} {DATAPATH_I/N125} {} {0.000} {0.000} {0.009} {1.302} {0.257} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.142} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.142} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 384
PATH 385
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_ALU_OUTPUT_reg[23]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_ALU_OUTPUT_reg[23]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.032}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.398}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.250}
    {=} {Slack Time} {0.148}
  END_SLK_CLC
  SLK 0.148
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.148} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.152} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.242} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.011} {0.000} {0.074} {92.408} {0.104} {0.253} {} {} {} 
    INST {DATAPATH_I/FE_OFC4_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.095} {0.000} {0.069} {} {0.199} {0.348} {} {44} {(113.30, 76.97) (113.70, 76.59)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN4_RST} {} {0.005} {0.000} {0.069} {60.899} {0.204} {0.353} {} {} {} 
    INST {DATAPATH_I/U254} {A2} {^} {ZN} {^} {} {AND2_X1} {0.045} {0.000} {0.010} {} {0.250} {0.398} {} {1} {(128.12, 59.12) (128.48, 59.45)} 
    NET {} {} {} {} {} {DATAPATH_I/N298} {} {0.000} {0.000} {0.010} {2.275} {0.250} {0.398} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.148} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.148} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 385
PATH 386
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_ALU_OUTPUT_reg[21]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_ALU_OUTPUT_reg[21]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.248}
    {=} {Slack Time} {0.151}
  END_SLK_CLC
  SLK 0.151
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.151} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.155} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.244} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.011} {0.000} {0.074} {92.408} {0.104} {0.255} {} {} {} 
    INST {DATAPATH_I/FE_OFC4_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.095} {0.000} {0.069} {} {0.199} {0.350} {} {44} {(113.30, 76.97) (113.70, 76.59)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN4_RST} {} {0.005} {0.000} {0.069} {60.899} {0.204} {0.355} {} {} {} 
    INST {DATAPATH_I/U256} {A2} {^} {ZN} {^} {} {AND2_X1} {0.043} {0.000} {0.009} {} {0.248} {0.398} {} {1} {(124.39, 60.16) (124.03, 59.83)} 
    NET {} {} {} {} {} {DATAPATH_I/N296} {} {0.000} {0.000} {0.009} {1.689} {0.248} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.151} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.151} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 386
PATH 387
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_ALU_OUTPUT_reg[20]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_ALU_OUTPUT_reg[20]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.247}
    {=} {Slack Time} {0.152}
  END_SLK_CLC
  SLK 0.152
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.152} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.156} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.245} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.011} {0.000} {0.074} {92.408} {0.104} {0.256} {} {} {} 
    INST {DATAPATH_I/FE_OFC4_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.095} {0.000} {0.069} {} {0.199} {0.351} {} {44} {(113.30, 76.97) (113.70, 76.59)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN4_RST} {} {0.004} {0.000} {0.069} {60.899} {0.204} {0.355} {} {} {} 
    INST {DATAPATH_I/U257} {A2} {^} {ZN} {^} {} {AND2_X1} {0.043} {0.000} {0.009} {} {0.247} {0.398} {} {1} {(123.63, 64.72) (123.27, 65.05)} 
    NET {} {} {} {} {} {DATAPATH_I/N295} {} {0.000} {0.000} {0.009} {1.646} {0.247} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.152} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.152} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 387
PATH 388
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_NPC_reg[28]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_NPC_reg[28]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.247}
    {=} {Slack Time} {0.152}
  END_SLK_CLC
  SLK 0.152
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.152} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.156} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.245} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.011} {0.000} {0.074} {92.408} {0.104} {0.256} {} {} {} 
    INST {DATAPATH_I/FE_OFC4_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.095} {0.000} {0.069} {} {0.199} {0.351} {} {44} {(113.30, 76.97) (113.70, 76.59)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN4_RST} {} {0.004} {0.000} {0.069} {60.899} {0.203} {0.355} {} {} {} 
    INST {DATAPATH_I/U179} {A2} {^} {ZN} {^} {} {AND2_X1} {0.043} {0.000} {0.009} {} {0.247} {0.398} {} {1} {(111.40, 59.12) (111.76, 59.45)} 
    NET {} {} {} {} {} {DATAPATH_I/N341} {} {0.000} {0.000} {0.009} {1.696} {0.247} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.152} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.152} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 388
PATH 389
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_NPC_reg[21]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_NPC_reg[21]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.246}
    {=} {Slack Time} {0.152}
  END_SLK_CLC
  SLK 0.152
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.152} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.156} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.246} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.011} {0.000} {0.074} {92.408} {0.104} {0.257} {} {} {} 
    INST {DATAPATH_I/FE_OFC4_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.095} {0.000} {0.069} {} {0.199} {0.351} {} {44} {(113.30, 76.97) (113.70, 76.59)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN4_RST} {} {0.004} {0.000} {0.069} {60.899} {0.203} {0.355} {} {} {} 
    INST {DATAPATH_I/U193} {A2} {^} {ZN} {^} {} {AND2_X1} {0.043} {0.000} {0.009} {} {0.246} {0.399} {} {1} {(110.71, 54.56) (110.35, 54.23)} 
    NET {} {} {} {} {} {DATAPATH_I/N334} {} {0.000} {0.000} {0.009} {1.625} {0.246} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.152} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.152} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 389
PATH 390
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/IF_ID_NPC_reg[20]} {CK}
  ENDPT {DATAPATH_I/IF_ID_NPC_reg[20]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.247}
    {=} {Slack Time} {0.152}
  END_SLK_CLC
  SLK 0.152
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.152} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.156} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.246} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.011} {0.000} {0.074} {92.408} {0.104} {0.257} {} {} {} 
    INST {DATAPATH_I/FE_OFC4_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.095} {0.000} {0.069} {} {0.199} {0.351} {} {44} {(113.30, 76.97) (113.70, 76.59)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN4_RST} {} {0.005} {0.000} {0.069} {60.899} {0.204} {0.357} {} {} {} 
    INST {DATAPATH_I/U280} {A2} {^} {ZN} {^} {} {AND2_X1} {0.042} {0.000} {0.009} {} {0.247} {0.399} {} {1} {(126.03, 59.12) (126.39, 59.45)} 
    NET {} {} {} {} {} {DATAPATH_I/N22} {} {0.000} {0.000} {0.009} {1.315} {0.247} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.152} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.152} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 390
PATH 391
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_DRAM_OUTPUT_reg[28]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_DRAM_OUTPUT_reg[28]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.246}
    {=} {Slack Time} {0.153}
  END_SLK_CLC
  SLK 0.153
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.153} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.157} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.246} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.011} {0.000} {0.074} {92.408} {0.104} {0.257} {} {} {} 
    INST {DATAPATH_I/FE_OFC4_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.095} {0.000} {0.069} {} {0.199} {0.352} {} {44} {(113.30, 76.97) (113.70, 76.59)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN4_RST} {} {0.005} {0.000} {0.069} {60.899} {0.204} {0.357} {} {} {} 
    INST {DATAPATH_I/U398} {A2} {^} {ZN} {^} {} {AND2_X1} {0.042} {0.000} {0.009} {} {0.246} {0.399} {} {1} {(122.11, 59.12) (121.75, 59.45)} 
    NET {} {} {} {} {} {DATAPATH_I/N406} {} {0.000} {0.000} {0.009} {1.331} {0.246} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.153} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.153} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 391
PATH 392
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_NPC_reg[28]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_NPC_reg[28]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.246}
    {=} {Slack Time} {0.153}
  END_SLK_CLC
  SLK 0.153
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.153} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.157} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.246} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.011} {0.000} {0.074} {92.408} {0.104} {0.257} {} {} {} 
    INST {DATAPATH_I/FE_OFC4_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.095} {0.000} {0.069} {} {0.199} {0.352} {} {44} {(113.30, 76.97) (113.70, 76.59)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN4_RST} {} {0.004} {0.000} {0.069} {60.899} {0.203} {0.356} {} {} {} 
    INST {DATAPATH_I/U91} {A2} {^} {ZN} {^} {} {AND2_X1} {0.043} {0.000} {0.009} {} {0.246} {0.399} {} {1} {(115.46, 54.56) (115.10, 54.23)} 
    NET {} {} {} {} {} {DATAPATH_I/N238} {} {0.000} {0.000} {0.009} {1.465} {0.246} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.153} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.153} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 392
PATH 393
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_NPC_reg[19]} {CK}
  ENDPT {DATAPATH_I/ID_EX_NPC_reg[19]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.246}
    {=} {Slack Time} {0.153}
  END_SLK_CLC
  SLK 0.153
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.153} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.157} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.246} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.011} {0.000} {0.074} {92.408} {0.104} {0.257} {} {} {} 
    INST {DATAPATH_I/FE_OFC4_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.095} {0.000} {0.069} {} {0.199} {0.352} {} {44} {(113.30, 76.97) (113.70, 76.59)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN4_RST} {} {0.003} {0.000} {0.069} {60.899} {0.203} {0.356} {} {} {} 
    INST {DATAPATH_I/U153} {A2} {^} {ZN} {^} {} {AND2_X1} {0.043} {0.000} {0.009} {} {0.246} {0.399} {} {1} {(117.17, 65.77) (116.81, 65.43)} 
    NET {} {} {} {} {} {DATAPATH_I/N85} {} {0.000} {0.000} {0.009} {1.594} {0.246} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.153} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.153} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 393
PATH 394
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_NPC_reg[20]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_NPC_reg[20]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.246}
    {=} {Slack Time} {0.153}
  END_SLK_CLC
  SLK 0.153
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.153} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.157} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.246} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.011} {0.000} {0.074} {92.408} {0.104} {0.257} {} {} {} 
    INST {DATAPATH_I/FE_OFC4_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.095} {0.000} {0.069} {} {0.199} {0.352} {} {44} {(113.30, 76.97) (113.70, 76.59)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN4_RST} {} {0.004} {0.000} {0.069} {60.899} {0.203} {0.356} {} {} {} 
    INST {DATAPATH_I/U99} {A2} {^} {ZN} {^} {} {AND2_X1} {0.043} {0.000} {0.009} {} {0.246} {0.399} {} {1} {(116.22, 54.56) (115.86, 54.23)} 
    NET {} {} {} {} {} {DATAPATH_I/N230} {} {0.000} {0.000} {0.009} {1.449} {0.246} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.153} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.153} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 394
PATH 395
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/IF_ID_NPC_reg[19]} {CK}
  ENDPT {DATAPATH_I/IF_ID_NPC_reg[19]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.245}
    {=} {Slack Time} {0.153}
  END_SLK_CLC
  SLK 0.153
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.153} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.157} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.247} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.011} {0.000} {0.074} {92.408} {0.104} {0.258} {} {} {} 
    INST {DATAPATH_I/FE_OFC4_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.095} {0.000} {0.069} {} {0.199} {0.353} {} {44} {(113.30, 76.97) (113.70, 76.59)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN4_RST} {} {0.003} {0.000} {0.069} {60.899} {0.203} {0.356} {} {} {} 
    INST {DATAPATH_I/U281} {A2} {^} {ZN} {^} {} {AND2_X1} {0.043} {0.000} {0.009} {} {0.245} {0.399} {} {1} {(118.12, 67.52) (117.76, 67.85)} 
    NET {} {} {} {} {} {DATAPATH_I/N21} {} {0.000} {0.000} {0.009} {1.469} {0.245} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.153} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.153} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 395
PATH 396
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/IF_ID_NPC_reg[27]} {CK}
  ENDPT {DATAPATH_I/IF_ID_NPC_reg[27]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.245}
    {=} {Slack Time} {0.153}
  END_SLK_CLC
  SLK 0.153
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.153} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.157} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.247} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.074} {92.408} {0.105} {0.259} {} {} {} 
    INST {FE_OFC12_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.093} {0.000} {0.068} {} {0.198} {0.352} {} {36} {(127.74, 33.91) (128.15, 34.29)} 
    NET {} {} {} {} {} {FE_OFN12_RST} {} {0.004} {0.000} {0.068} {60.282} {0.203} {0.356} {} {} {} 
    INST {DATAPATH_I/U243} {A2} {^} {ZN} {^} {} {AND2_X1} {0.043} {0.000} {0.009} {} {0.245} {0.399} {} {1} {(138.26, 33.91) (137.90, 34.25)} 
    NET {} {} {} {} {} {DATAPATH_I/N29} {} {0.000} {0.000} {0.009} {1.466} {0.245} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.153} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.153} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 396
PATH 397
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_NPC_reg[19]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_NPC_reg[19]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.245}
    {=} {Slack Time} {0.154}
  END_SLK_CLC
  SLK 0.154
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.154} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.157} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.247} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.011} {0.000} {0.074} {92.408} {0.104} {0.258} {} {} {} 
    INST {DATAPATH_I/FE_OFC4_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.095} {0.000} {0.069} {} {0.199} {0.353} {} {44} {(113.30, 76.97) (113.70, 76.59)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN4_RST} {} {0.004} {0.000} {0.069} {60.899} {0.203} {0.357} {} {} {} 
    INST {DATAPATH_I/U196} {A2} {^} {ZN} {^} {} {AND2_X1} {0.042} {0.000} {0.009} {} {0.245} {0.399} {} {1} {(114.51, 61.91) (114.15, 62.25)} 
    NET {} {} {} {} {} {DATAPATH_I/N332} {} {0.000} {0.000} {0.009} {1.362} {0.245} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.154} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.154} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 397
PATH 398
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_ALU_OUTPUT_reg[28]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_ALU_OUTPUT_reg[28]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.245}
    {=} {Slack Time} {0.154}
  END_SLK_CLC
  SLK 0.154
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.154} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.157} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.247} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.011} {0.000} {0.074} {92.408} {0.104} {0.258} {} {} {} 
    INST {DATAPATH_I/FE_OFC4_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.095} {0.000} {0.069} {} {0.199} {0.353} {} {44} {(113.30, 76.97) (113.70, 76.59)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN4_RST} {} {0.004} {0.000} {0.069} {60.899} {0.203} {0.357} {} {} {} 
    INST {DATAPATH_I/U54} {A2} {^} {ZN} {^} {} {AND2_X1} {0.042} {0.000} {0.009} {} {0.245} {0.399} {} {1} {(114.44, 54.56) (114.80, 54.23)} 
    NET {} {} {} {} {} {DATAPATH_I/N374} {} {0.000} {0.000} {0.009} {1.265} {0.245} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.154} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.154} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 398
PATH 399
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_ALU_OUTPUT_reg[19]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_ALU_OUTPUT_reg[19]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.245}
    {=} {Slack Time} {0.154}
  END_SLK_CLC
  SLK 0.154
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.154} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.158} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.247} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.011} {0.000} {0.074} {92.408} {0.104} {0.258} {} {} {} 
    INST {DATAPATH_I/FE_OFC4_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.095} {0.000} {0.069} {} {0.199} {0.353} {} {44} {(113.30, 76.97) (113.70, 76.59)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN4_RST} {} {0.002} {0.000} {0.069} {60.899} {0.202} {0.355} {} {} {} 
    INST {DATAPATH_I/U258} {A2} {^} {ZN} {^} {} {AND2_X1} {0.043} {0.000} {0.009} {} {0.245} {0.399} {} {1} {(114.89, 70.31) (114.53, 70.65)} 
    NET {} {} {} {} {} {DATAPATH_I/N294} {} {0.000} {0.000} {0.009} {1.641} {0.245} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.154} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.154} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 399
PATH 400
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_NPC_reg[19]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_NPC_reg[19]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.245}
    {=} {Slack Time} {0.154}
  END_SLK_CLC
  SLK 0.154
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.154} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.158} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.247} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.011} {0.000} {0.074} {92.408} {0.104} {0.258} {} {} {} 
    INST {DATAPATH_I/FE_OFC4_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.095} {0.000} {0.069} {} {0.199} {0.353} {} {44} {(113.30, 76.97) (113.70, 76.59)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN4_RST} {} {0.004} {0.000} {0.069} {60.899} {0.203} {0.357} {} {} {} 
    INST {DATAPATH_I/U100} {A2} {^} {ZN} {^} {} {AND2_X1} {0.042} {0.000} {0.009} {} {0.245} {0.399} {} {1} {(116.34, 61.91) (116.70, 62.25)} 
    NET {} {} {} {} {} {DATAPATH_I/N229} {} {0.000} {0.000} {0.009} {1.268} {0.245} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.154} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.154} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 400
PATH 401
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_DRAM_OUTPUT_reg[19]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_DRAM_OUTPUT_reg[19]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.245}
    {=} {Slack Time} {0.154}
  END_SLK_CLC
  SLK 0.154
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.154} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.158} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.248} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.011} {0.000} {0.074} {92.408} {0.104} {0.259} {} {} {} 
    INST {DATAPATH_I/FE_OFC4_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.095} {0.000} {0.069} {} {0.199} {0.353} {} {44} {(113.30, 76.97) (113.70, 76.59)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN4_RST} {} {0.003} {0.000} {0.069} {60.899} {0.202} {0.357} {} {} {} 
    INST {DATAPATH_I/U389} {A2} {^} {ZN} {^} {} {AND2_X1} {0.042} {0.000} {0.009} {} {0.245} {0.399} {} {1} {(116.15, 67.52) (116.51, 67.85)} 
    NET {} {} {} {} {} {DATAPATH_I/N397} {} {0.000} {0.000} {0.009} {1.346} {0.245} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.154} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.154} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 401
PATH 402
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/IF_ID_IR_reg[0]} {CK}
  ENDPT {DATAPATH_I/IF_ID_IR_reg[0]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.243}
    {=} {Slack Time} {0.155}
  END_SLK_CLC
  SLK 0.155
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.155} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.159} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.249} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.074} {92.408} {0.105} {0.261} {} {} {} 
    INST {FE_OFC12_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.093} {0.000} {0.068} {} {0.199} {0.354} {} {36} {(127.74, 33.91) (128.15, 34.29)} 
    NET {} {} {} {} {} {FE_OFN12_RST} {} {0.003} {0.000} {0.068} {60.282} {0.202} {0.357} {} {} {} 
    INST {DATAPATH_I/U222} {A2} {^} {ZN} {^} {} {AND2_X1} {0.042} {0.000} {0.009} {} {0.243} {0.399} {} {1} {(129.33, 18.16) (128.97, 17.83)} 
    NET {} {} {} {} {} {DATAPATH_I/N34} {} {0.000} {0.000} {0.009} {1.267} {0.243} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.155} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.155} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 402
PATH 403
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/IF_ID_NPC_reg[25]} {CK}
  ENDPT {DATAPATH_I/IF_ID_NPC_reg[25]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.243}
    {=} {Slack Time} {0.155}
  END_SLK_CLC
  SLK 0.155
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.155} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.159} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.249} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.074} {92.408} {0.105} {0.261} {} {} {} 
    INST {FE_OFC12_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.093} {0.000} {0.068} {} {0.199} {0.354} {} {36} {(127.74, 33.91) (128.15, 34.29)} 
    NET {} {} {} {} {} {FE_OFN12_RST} {} {0.003} {0.000} {0.068} {60.282} {0.201} {0.357} {} {} {} 
    INST {DATAPATH_I/U275} {A2} {^} {ZN} {^} {} {AND2_X1} {0.042} {0.000} {0.009} {} {0.243} {0.399} {} {1} {(129.90, 25.52) (129.54, 25.85)} 
    NET {} {} {} {} {} {DATAPATH_I/N27} {} {0.000} {0.000} {0.009} {1.385} {0.243} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.155} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.155} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 403
PATH 404
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/IF_ID_NPC_reg[31]} {CK}
  ENDPT {DATAPATH_I/IF_ID_NPC_reg[31]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.243}
    {=} {Slack Time} {0.156}
  END_SLK_CLC
  SLK 0.156
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.156} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.159} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.249} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.074} {92.408} {0.105} {0.261} {} {} {} 
    INST {FE_OFC12_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.093} {0.000} {0.068} {} {0.199} {0.354} {} {36} {(127.74, 33.91) (128.15, 34.29)} 
    NET {} {} {} {} {} {FE_OFN12_RST} {} {0.003} {0.000} {0.068} {60.282} {0.201} {0.357} {} {} {} 
    INST {DATAPATH_I/U239} {A2} {^} {ZN} {^} {} {AND2_X1} {0.042} {0.000} {0.009} {} {0.243} {0.399} {} {1} {(129.71, 20.96) (129.35, 20.63)} 
    NET {} {} {} {} {} {DATAPATH_I/N33} {} {0.000} {0.000} {0.009} {1.316} {0.243} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.156} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.156} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 404
PATH 405
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/IF_ID_NPC_reg[30]} {CK}
  ENDPT {DATAPATH_I/IF_ID_NPC_reg[30]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.243}
    {=} {Slack Time} {0.156}
  END_SLK_CLC
  SLK 0.156
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.156} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.159} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.249} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.074} {92.408} {0.105} {0.261} {} {} {} 
    INST {FE_OFC12_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.093} {0.000} {0.068} {} {0.199} {0.354} {} {36} {(127.74, 33.91) (128.15, 34.29)} 
    NET {} {} {} {} {} {FE_OFN12_RST} {} {0.003} {0.000} {0.068} {60.282} {0.201} {0.357} {} {} {} 
    INST {DATAPATH_I/U240} {A2} {^} {ZN} {^} {} {AND2_X1} {0.042} {0.000} {0.009} {} {0.243} {0.399} {} {1} {(129.90, 22.71) (129.54, 23.05)} 
    NET {} {} {} {} {} {DATAPATH_I/N32} {} {0.000} {0.000} {0.009} {1.331} {0.243} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.156} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.156} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 405
PATH 406
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/PROGRAM_COUNTER/FFI_19/Q_reg} {CK}
  ENDPT {DATAPATH_I/PROGRAM_COUNTER/FFI_19/Q_reg} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.033}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.397}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.241}
    {=} {Slack Time} {0.156}
  END_SLK_CLC
  SLK 0.156
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.156} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.160} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.249} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.011} {0.000} {0.074} {92.408} {0.104} {0.260} {} {} {} 
    INST {DATAPATH_I/FE_OFC4_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.095} {0.000} {0.069} {} {0.199} {0.355} {} {44} {(113.30, 76.97) (113.70, 76.59)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN4_RST} {} {0.004} {0.000} {0.069} {60.899} {0.204} {0.359} {} {} {} 
    INST {DATAPATH_I/PROGRAM_COUNTER/FFI_19/U4} {A} {^} {ZN} {v} {} {INV_X1} {0.008} {0.000} {0.014} {} {0.212} {0.368} {} {1} {(122.11, 65.77) (121.94, 65.39)} 
    NET {} {} {} {} {} {DATAPATH_I/PROGRAM_COUNTER/FFI_19/n1} {} {0.000} {0.000} {0.014} {1.668} {0.212} {0.368} {} {} {} 
    INST {DATAPATH_I/PROGRAM_COUNTER/FFI_19/U3} {A2} {v} {ZN} {^} {} {NOR2_X1} {0.029} {0.000} {0.014} {} {0.241} {0.397} {} {1} {(121.85, 64.72) (122.04, 65.09)} 
    NET {} {} {} {} {} {DATAPATH_I/PROGRAM_COUNTER/FFI_19/n5} {} {0.000} {0.000} {0.014} {1.544} {0.241} {0.397} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.156} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.156} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 406
PATH 407
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/IF_ID_NPC_reg[26]} {CK}
  ENDPT {DATAPATH_I/IF_ID_NPC_reg[26]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.243}
    {=} {Slack Time} {0.156}
  END_SLK_CLC
  SLK 0.156
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.156} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.160} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.249} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.074} {92.408} {0.105} {0.261} {} {} {} 
    INST {FE_OFC12_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.093} {0.000} {0.068} {} {0.199} {0.354} {} {36} {(127.74, 33.91) (128.15, 34.29)} 
    NET {} {} {} {} {} {FE_OFN12_RST} {} {0.002} {0.000} {0.068} {60.282} {0.201} {0.357} {} {} {} 
    INST {DATAPATH_I/U274} {A2} {^} {ZN} {^} {} {AND2_X1} {0.042} {0.000} {0.009} {} {0.243} {0.399} {} {1} {(129.33, 23.77) (128.97, 23.43)} 
    NET {} {} {} {} {} {DATAPATH_I/N28} {} {0.000} {0.000} {0.009} {1.316} {0.243} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.156} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.156} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 407
PATH 408
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_ALU_OUTPUT_reg[17]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_ALU_OUTPUT_reg[17]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.242}
    {=} {Slack Time} {0.156}
  END_SLK_CLC
  SLK 0.156
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.156} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.160} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.250} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.011} {0.000} {0.074} {92.408} {0.104} {0.261} {} {} {} 
    INST {DATAPATH_I/FE_OFC4_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.095} {0.000} {0.069} {} {0.199} {0.356} {} {44} {(113.30, 76.97) (113.70, 76.59)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN4_RST} {} {0.000} {0.000} {0.069} {60.899} {0.200} {0.356} {} {} {} 
    INST {DATAPATH_I/U260} {A2} {^} {ZN} {^} {} {AND2_X1} {0.043} {0.000} {0.009} {} {0.242} {0.399} {} {1} {(112.23, 73.11) (111.87, 73.45)} 
    NET {} {} {} {} {} {DATAPATH_I/N292} {} {0.000} {0.000} {0.009} {1.491} {0.242} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.156} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.156} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 408
PATH 409
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_ALU_OUTPUT_reg[18]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_ALU_OUTPUT_reg[18]} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.242}
    {=} {Slack Time} {0.157}
  END_SLK_CLC
  SLK 0.157
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.157} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.161} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.250} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.011} {0.000} {0.074} {92.408} {0.104} {0.261} {} {} {} 
    INST {DATAPATH_I/FE_OFC4_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.095} {0.000} {0.069} {} {0.199} {0.356} {} {44} {(113.30, 76.97) (113.70, 76.59)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN4_RST} {} {0.000} {0.000} {0.069} {60.899} {0.200} {0.357} {} {} {} 
    INST {DATAPATH_I/U259} {A2} {^} {ZN} {^} {} {AND2_X1} {0.042} {0.000} {0.009} {} {0.242} {0.399} {} {1} {(112.42, 71.36) (112.06, 71.03)} 
    NET {} {} {} {} {} {DATAPATH_I/N293} {} {0.000} {0.000} {0.009} {1.364} {0.242} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.157} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.157} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 409
PATH 410
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/PROGRAM_COUNTER/FFI_20/Q_reg} {CK}
  ENDPT {DATAPATH_I/PROGRAM_COUNTER/FFI_20/Q_reg} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.032}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.398}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.241}
    {=} {Slack Time} {0.157}
  END_SLK_CLC
  SLK 0.157
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.157} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.161} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.250} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.011} {0.000} {0.074} {92.408} {0.104} {0.261} {} {} {} 
    INST {DATAPATH_I/FE_OFC4_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.095} {0.000} {0.069} {} {0.199} {0.356} {} {44} {(113.30, 76.97) (113.70, 76.59)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN4_RST} {} {0.005} {0.000} {0.069} {60.899} {0.204} {0.361} {} {} {} 
    INST {DATAPATH_I/PROGRAM_COUNTER/FFI_20/U4} {A} {^} {ZN} {v} {} {INV_X1} {0.008} {0.000} {0.014} {} {0.213} {0.370} {} {1} {(122.99, 60.16) (123.16, 59.79)} 
    NET {} {} {} {} {} {DATAPATH_I/PROGRAM_COUNTER/FFI_20/n1} {} {0.000} {0.000} {0.014} {1.693} {0.213} {0.370} {} {} {} 
    INST {DATAPATH_I/PROGRAM_COUNTER/FFI_20/U3} {A2} {v} {ZN} {^} {} {NOR2_X1} {0.028} {0.000} {0.013} {} {0.241} {0.398} {} {1} {(123.18, 59.12) (123.37, 59.49)} 
    NET {} {} {} {} {} {DATAPATH_I/PROGRAM_COUNTER/FFI_20/n5} {} {0.000} {0.000} {0.013} {1.298} {0.241} {0.398} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.157} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.157} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 410
PATH 411
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/PROGRAM_COUNTER/FFI_31/Q_reg} {CK}
  ENDPT {DATAPATH_I/PROGRAM_COUNTER/FFI_31/Q_reg} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.033}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.397}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.240}
    {=} {Slack Time} {0.158}
  END_SLK_CLC
  SLK 0.158
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.158} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.161} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.251} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.074} {92.408} {0.105} {0.263} {} {} {} 
    INST {FE_OFC12_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.093} {0.000} {0.068} {} {0.198} {0.356} {} {36} {(127.74, 33.91) (128.15, 34.29)} 
    NET {} {} {} {} {} {FE_OFN12_RST} {} {0.004} {0.000} {0.068} {60.282} {0.203} {0.360} {} {} {} 
    INST {DATAPATH_I/PROGRAM_COUNTER/FFI_31/U4} {A} {^} {ZN} {v} {} {INV_X1} {0.008} {0.000} {0.014} {} {0.211} {0.369} {} {1} {(141.49, 22.71) (141.32, 23.09)} 
    NET {} {} {} {} {} {DATAPATH_I/PROGRAM_COUNTER/FFI_31/n1} {} {0.000} {0.000} {0.014} {1.668} {0.211} {0.369} {} {} {} 
    INST {DATAPATH_I/PROGRAM_COUNTER/FFI_31/U3} {A2} {v} {ZN} {^} {} {NOR2_X1} {0.028} {0.000} {0.014} {} {0.240} {0.397} {} {1} {(139.97, 22.71) (139.78, 23.09)} 
    NET {} {} {} {} {} {DATAPATH_I/PROGRAM_COUNTER/FFI_31/n4} {} {0.000} {0.000} {0.014} {1.394} {0.240} {0.397} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.158} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.158} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 411
PATH 412
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/PROGRAM_COUNTER/FFI_18/Q_reg} {CK}
  ENDPT {DATAPATH_I/PROGRAM_COUNTER/FFI_18/Q_reg} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.033}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.397}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.240}
    {=} {Slack Time} {0.158}
  END_SLK_CLC
  SLK 0.158
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.158} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.162} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.251} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.011} {0.000} {0.074} {92.408} {0.104} {0.262} {} {} {} 
    INST {DATAPATH_I/FE_OFC4_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.095} {0.000} {0.069} {} {0.199} {0.357} {} {44} {(113.30, 76.97) (113.70, 76.59)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN4_RST} {} {0.004} {0.000} {0.069} {60.899} {0.203} {0.361} {} {} {} 
    INST {DATAPATH_I/PROGRAM_COUNTER/FFI_18/U4} {A} {^} {ZN} {v} {} {INV_X1} {0.008} {0.000} {0.014} {} {0.211} {0.369} {} {1} {(113.37, 65.77) (113.20, 65.39)} 
    NET {} {} {} {} {} {DATAPATH_I/PROGRAM_COUNTER/FFI_18/n1} {} {0.000} {0.000} {0.014} {1.631} {0.211} {0.369} {} {} {} 
    INST {DATAPATH_I/PROGRAM_COUNTER/FFI_18/U3} {A2} {v} {ZN} {^} {} {NOR2_X1} {0.028} {0.000} {0.014} {} {0.240} {0.397} {} {1} {(112.42, 65.77) (112.23, 65.39)} 
    NET {} {} {} {} {} {DATAPATH_I/PROGRAM_COUNTER/FFI_18/n5} {} {0.000} {0.000} {0.014} {1.368} {0.240} {0.397} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.158} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.158} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 412
PATH 413
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/PROGRAM_COUNTER/FFI_26/Q_reg} {CK}
  ENDPT {DATAPATH_I/PROGRAM_COUNTER/FFI_26/Q_reg} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.033}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.397}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.239}
    {=} {Slack Time} {0.158}
  END_SLK_CLC
  SLK 0.158
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.158} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.162} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.252} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.074} {92.408} {0.105} {0.263} {} {} {} 
    INST {FE_OFC12_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.093} {0.000} {0.068} {} {0.198} {0.357} {} {36} {(127.74, 33.91) (128.15, 34.29)} 
    NET {} {} {} {} {} {FE_OFN12_RST} {} {0.004} {0.000} {0.068} {60.282} {0.203} {0.361} {} {} {} 
    INST {DATAPATH_I/PROGRAM_COUNTER/FFI_26/U4} {A} {^} {ZN} {v} {} {INV_X1} {0.008} {0.000} {0.014} {} {0.211} {0.369} {} {1} {(141.30, 26.57) (141.13, 26.19)} 
    NET {} {} {} {} {} {DATAPATH_I/PROGRAM_COUNTER/FFI_26/n1} {} {0.000} {0.000} {0.014} {1.653} {0.211} {0.369} {} {} {} 
    INST {DATAPATH_I/PROGRAM_COUNTER/FFI_26/U3} {A2} {v} {ZN} {^} {} {NOR2_X1} {0.028} {0.000} {0.014} {} {0.239} {0.397} {} {1} {(139.97, 26.57) (139.78, 26.19)} 
    NET {} {} {} {} {} {DATAPATH_I/PROGRAM_COUNTER/FFI_26/n5} {} {0.000} {0.000} {0.014} {1.334} {0.239} {0.397} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.158} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.158} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 413
PATH 414
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/PROGRAM_COUNTER/FFI_30/Q_reg} {CK}
  ENDPT {DATAPATH_I/PROGRAM_COUNTER/FFI_30/Q_reg} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.033}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.397}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.239}
    {=} {Slack Time} {0.158}
  END_SLK_CLC
  SLK 0.158
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.158} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.162} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.252} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.074} {92.408} {0.105} {0.263} {} {} {} 
    INST {FE_OFC12_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.093} {0.000} {0.068} {} {0.198} {0.357} {} {36} {(127.74, 33.91) (128.15, 34.29)} 
    NET {} {} {} {} {} {FE_OFN12_RST} {} {0.004} {0.000} {0.068} {60.282} {0.203} {0.361} {} {} {} 
    INST {DATAPATH_I/PROGRAM_COUNTER/FFI_30/U4} {A} {^} {ZN} {v} {} {INV_X1} {0.008} {0.000} {0.014} {} {0.211} {0.369} {} {1} {(141.49, 25.52) (141.32, 25.89)} 
    NET {} {} {} {} {} {DATAPATH_I/PROGRAM_COUNTER/FFI_30/n1} {} {0.000} {0.000} {0.014} {1.653} {0.211} {0.369} {} {} {} 
    INST {DATAPATH_I/PROGRAM_COUNTER/FFI_30/U3} {A2} {v} {ZN} {^} {} {NOR2_X1} {0.028} {0.000} {0.014} {} {0.239} {0.397} {} {1} {(140.16, 25.52) (139.97, 25.89)} 
    NET {} {} {} {} {} {DATAPATH_I/PROGRAM_COUNTER/FFI_30/n5} {} {0.000} {0.000} {0.014} {1.338} {0.239} {0.397} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.158} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.158} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 414
PATH 415
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/PROGRAM_COUNTER/FFI_25/Q_reg} {CK}
  ENDPT {DATAPATH_I/PROGRAM_COUNTER/FFI_25/Q_reg} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.032}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.398}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.239}
    {=} {Slack Time} {0.158}
  END_SLK_CLC
  SLK 0.158
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.158} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.162} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.252} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.074} {92.408} {0.105} {0.264} {} {} {} 
    INST {FE_OFC12_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.093} {0.000} {0.068} {} {0.199} {0.357} {} {36} {(127.74, 33.91) (128.15, 34.29)} 
    NET {} {} {} {} {} {FE_OFN12_RST} {} {0.004} {0.000} {0.068} {60.282} {0.203} {0.361} {} {} {} 
    INST {DATAPATH_I/PROGRAM_COUNTER/FFI_25/U4} {A} {^} {ZN} {v} {} {INV_X1} {0.008} {0.000} {0.014} {} {0.211} {0.370} {} {1} {(142.37, 26.57) (142.54, 26.19)} 
    NET {} {} {} {} {} {DATAPATH_I/PROGRAM_COUNTER/FFI_25/n1} {} {0.000} {0.000} {0.014} {1.670} {0.211} {0.370} {} {} {} 
    INST {DATAPATH_I/PROGRAM_COUNTER/FFI_25/U3} {A2} {v} {ZN} {^} {} {NOR2_X1} {0.028} {0.000} {0.013} {} {0.239} {0.398} {} {1} {(142.63, 28.32) (142.44, 28.69)} 
    NET {} {} {} {} {} {DATAPATH_I/PROGRAM_COUNTER/FFI_25/n5} {} {0.000} {0.000} {0.013} {1.289} {0.239} {0.398} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.158} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.158} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 415
PATH 416
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/PROGRAM_COUNTER/FFI_27/Q_reg} {CK}
  ENDPT {DATAPATH_I/PROGRAM_COUNTER/FFI_27/Q_reg} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.032}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.398}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.239}
    {=} {Slack Time} {0.159}
  END_SLK_CLC
  SLK 0.159
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.159} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.163} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.252} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.074} {92.408} {0.105} {0.264} {} {} {} 
    INST {FE_OFC12_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.093} {0.000} {0.068} {} {0.198} {0.357} {} {36} {(127.74, 33.91) (128.15, 34.29)} 
    NET {} {} {} {} {} {FE_OFN12_RST} {} {0.004} {0.000} {0.068} {60.282} {0.203} {0.361} {} {} {} 
    INST {DATAPATH_I/PROGRAM_COUNTER/FFI_27/U4} {A} {^} {ZN} {v} {} {INV_X1} {0.008} {0.000} {0.014} {} {0.211} {0.370} {} {1} {(140.54, 31.12) (140.37, 31.49)} 
    NET {} {} {} {} {} {DATAPATH_I/PROGRAM_COUNTER/FFI_27/n1} {} {0.000} {0.000} {0.014} {1.638} {0.211} {0.370} {} {} {} 
    INST {DATAPATH_I/PROGRAM_COUNTER/FFI_27/U3} {A2} {v} {ZN} {^} {} {NOR2_X1} {0.028} {0.000} {0.013} {} {0.239} {0.398} {} {1} {(139.40, 31.12) (139.21, 31.49)} 
    NET {} {} {} {} {} {DATAPATH_I/PROGRAM_COUNTER/FFI_27/n5} {} {0.000} {0.000} {0.013} {1.276} {0.239} {0.398} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.159} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.159} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 416
PATH 417
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/PROGRAM_COUNTER/FFI_24/Q_reg} {CK}
  ENDPT {DATAPATH_I/PROGRAM_COUNTER/FFI_24/Q_reg} {D} {DFF_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.033}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.397}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.238}
    {=} {Slack Time} {0.159}
  END_SLK_CLC
  SLK 0.159
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.159} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.163} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.253} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.074} {92.408} {0.105} {0.265} {} {} {} 
    INST {FE_OFC12_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.093} {0.000} {0.068} {} {0.198} {0.358} {} {36} {(127.74, 33.91) (128.15, 34.29)} 
    NET {} {} {} {} {} {FE_OFN12_RST} {} {0.002} {0.000} {0.068} {60.282} {0.200} {0.360} {} {} {} 
    INST {DATAPATH_I/PROGRAM_COUNTER/FFI_24/U4} {A} {^} {ZN} {v} {} {INV_X1} {0.008} {0.000} {0.014} {} {0.208} {0.368} {} {1} {(129.33, 29.37) (129.16, 28.99)} 
    NET {} {} {} {} {} {DATAPATH_I/PROGRAM_COUNTER/FFI_24/n1} {} {0.000} {0.000} {0.014} {1.639} {0.208} {0.368} {} {} {} 
    INST {DATAPATH_I/PROGRAM_COUNTER/FFI_24/U3} {A2} {v} {ZN} {^} {} {NOR2_X1} {0.029} {0.000} {0.014} {} {0.238} {0.397} {} {1} {(128.19, 29.37) (128.00, 28.99)} 
    NET {} {} {} {} {} {DATAPATH_I/PROGRAM_COUNTER/FFI_24/n5} {} {0.000} {0.000} {0.014} {1.548} {0.238} {0.397} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.159} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.159} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 417
PATH 418
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/IF_ID_IR_reg[18]} {CK}
  ENDPT {DATAPATH_I/IF_ID_IR_reg[18]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.229}
    {=} {Slack Time} {0.162}
  END_SLK_CLC
  SLK 0.162
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.162} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.166} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.257} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.072} {86.608} {0.102} {0.264} {} {} {} 
    INST {DATAPATH_I/FE_OFC10_RST} {A} {v} {Z} {v} {} {BUF_X4} {0.066} {0.000} {0.026} {} {0.168} {0.330} {} {74} {(67.13, 26.57) (67.69, 26.19)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN10_RST} {} {0.020} {0.000} {0.032} {91.471} {0.188} {0.350} {} {} {} 
    INST {DATAPATH_I/U441} {A2} {v} {ZN} {v} {} {AND2_X1} {0.042} {0.000} {0.006} {} {0.229} {0.391} {} {1} {(98.17, 6.96) (97.81, 6.63)} 
    NET {} {} {} {} {} {DATAPATH_I/N52} {} {0.000} {0.000} {0.006} {1.274} {0.229} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.162} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.162} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 418
PATH 419
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/IF_ID_IR_reg[20]} {CK}
  ENDPT {DATAPATH_I/IF_ID_IR_reg[20]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.229}
    {=} {Slack Time} {0.162}
  END_SLK_CLC
  SLK 0.162
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.162} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.166} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.257} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.072} {86.608} {0.102} {0.264} {} {} {} 
    INST {DATAPATH_I/FE_OFC10_RST} {A} {v} {Z} {v} {} {BUF_X4} {0.066} {0.000} {0.026} {} {0.167} {0.330} {} {74} {(67.13, 26.57) (67.69, 26.19)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN10_RST} {} {0.020} {0.000} {0.032} {91.471} {0.187} {0.350} {} {} {} 
    INST {DATAPATH_I/U443} {A2} {v} {ZN} {v} {} {AND2_X1} {0.042} {0.000} {0.006} {} {0.229} {0.391} {} {1} {(93.92, 8.71) (94.28, 9.05)} 
    NET {} {} {} {} {} {DATAPATH_I/N54} {} {0.000} {0.000} {0.006} {1.288} {0.229} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.162} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.162} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 419
PATH 420
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_RF_OUT2_reg[30]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_RF_OUT2_reg[30]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.229}
    {=} {Slack Time} {0.162}
  END_SLK_CLC
  SLK 0.162
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.162} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.166} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.257} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.072} {86.608} {0.102} {0.264} {} {} {} 
    INST {DATAPATH_I/FE_OFC10_RST} {A} {v} {Z} {v} {} {BUF_X4} {0.066} {0.000} {0.026} {} {0.167} {0.330} {} {74} {(67.13, 26.57) (67.69, 26.19)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN10_RST} {} {0.020} {0.000} {0.032} {91.471} {0.187} {0.349} {} {} {} 
    INST {DATAPATH_I/U120} {A2} {v} {ZN} {v} {} {AND2_X1} {0.042} {0.000} {0.006} {} {0.229} {0.391} {} {1} {(85.75, 25.52) (86.11, 25.85)} 
    NET {} {} {} {} {} {DATAPATH_I/N273} {} {0.000} {0.000} {0.006} {1.370} {0.229} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.162} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.162} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 420
PATH 421
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/IF_ID_IR_reg[17]} {CK}
  ENDPT {DATAPATH_I/IF_ID_IR_reg[17]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.229}
    {=} {Slack Time} {0.162}
  END_SLK_CLC
  SLK 0.162
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.162} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.166} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.257} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.072} {86.608} {0.102} {0.264} {} {} {} 
    INST {DATAPATH_I/FE_OFC10_RST} {A} {v} {Z} {v} {} {BUF_X4} {0.066} {0.000} {0.026} {} {0.167} {0.330} {} {74} {(67.13, 26.57) (67.69, 26.19)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN10_RST} {} {0.020} {0.000} {0.032} {91.471} {0.187} {0.349} {} {} {} 
    INST {DATAPATH_I/U440} {A2} {v} {ZN} {v} {} {AND2_X1} {0.042} {0.000} {0.006} {} {0.229} {0.391} {} {1} {(86.51, 5.92) (86.87, 6.25)} 
    NET {} {} {} {} {} {DATAPATH_I/N51} {} {0.000} {0.000} {0.006} {1.337} {0.229} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.162} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.162} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 421
PATH 422
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/IF_ID_IR_reg[19]} {CK}
  ENDPT {DATAPATH_I/IF_ID_IR_reg[19]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.229}
    {=} {Slack Time} {0.162}
  END_SLK_CLC
  SLK 0.162
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.162} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.166} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.257} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.072} {86.608} {0.102} {0.264} {} {} {} 
    INST {DATAPATH_I/FE_OFC10_RST} {A} {v} {Z} {v} {} {BUF_X4} {0.066} {0.000} {0.026} {} {0.167} {0.330} {} {74} {(67.13, 26.57) (67.69, 26.19)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN10_RST} {} {0.020} {0.000} {0.032} {91.471} {0.188} {0.350} {} {} {} 
    INST {DATAPATH_I/U442} {A2} {v} {ZN} {v} {} {AND2_X1} {0.042} {0.000} {0.006} {} {0.229} {0.391} {} {1} {(95.44, 8.71) (95.80, 9.05)} 
    NET {} {} {} {} {} {DATAPATH_I/N53} {} {0.000} {0.000} {0.006} {1.201} {0.229} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.162} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.162} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 422
PATH 423
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/IF_ID_IR_reg[16]} {CK}
  ENDPT {DATAPATH_I/IF_ID_IR_reg[16]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.229}
    {=} {Slack Time} {0.162}
  END_SLK_CLC
  SLK 0.162
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.162} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.166} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.257} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.072} {86.608} {0.102} {0.264} {} {} {} 
    INST {DATAPATH_I/FE_OFC10_RST} {A} {v} {Z} {v} {} {BUF_X4} {0.066} {0.000} {0.026} {} {0.167} {0.330} {} {74} {(67.13, 26.57) (67.69, 26.19)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN10_RST} {} {0.020} {0.000} {0.032} {91.471} {0.187} {0.350} {} {} {} 
    INST {DATAPATH_I/U439} {A2} {v} {ZN} {v} {} {AND2_X1} {0.042} {0.000} {0.006} {} {0.229} {0.391} {} {1} {(89.81, 6.96) (89.45, 6.63)} 
    NET {} {} {} {} {} {DATAPATH_I/N50} {} {0.000} {0.000} {0.006} {1.273} {0.229} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.162} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.162} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 423
PATH 424
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/IF_ID_IR_reg[24]} {CK}
  ENDPT {DATAPATH_I/IF_ID_IR_reg[24]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.229}
    {=} {Slack Time} {0.162}
  END_SLK_CLC
  SLK 0.162
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.162} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.166} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.257} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.072} {86.608} {0.102} {0.264} {} {} {} 
    INST {DATAPATH_I/FE_OFC10_RST} {A} {v} {Z} {v} {} {BUF_X4} {0.066} {0.000} {0.026} {} {0.167} {0.330} {} {74} {(67.13, 26.57) (67.69, 26.19)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN10_RST} {} {0.020} {0.000} {0.032} {91.471} {0.187} {0.350} {} {} {} 
    INST {DATAPATH_I/U447} {A2} {v} {ZN} {v} {} {AND2_X1} {0.042} {0.000} {0.006} {} {0.229} {0.391} {} {1} {(84.80, 20.96) (85.16, 20.63)} 
    NET {} {} {} {} {} {DATAPATH_I/N58} {} {0.000} {0.000} {0.006} {1.256} {0.229} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.162} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.162} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 424
PATH 425
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/IF_ID_IR_reg[14]} {CK}
  ENDPT {DATAPATH_I/IF_ID_IR_reg[14]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.229}
    {=} {Slack Time} {0.163}
  END_SLK_CLC
  SLK 0.163
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.163} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.166} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.257} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.072} {86.608} {0.102} {0.264} {} {} {} 
    INST {DATAPATH_I/FE_OFC10_RST} {A} {v} {Z} {v} {} {BUF_X4} {0.066} {0.000} {0.026} {} {0.167} {0.330} {} {74} {(67.13, 26.57) (67.69, 26.19)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN10_RST} {} {0.019} {0.000} {0.032} {91.471} {0.187} {0.349} {} {} {} 
    INST {DATAPATH_I/U437} {A2} {v} {ZN} {v} {} {AND2_X1} {0.042} {0.000} {0.006} {} {0.229} {0.391} {} {1} {(92.97, 18.16) (93.33, 17.83)} 
    NET {} {} {} {} {} {DATAPATH_I/N48} {} {0.000} {0.000} {0.006} {1.418} {0.229} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.163} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.163} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 425
PATH 426
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/IF_ID_IR_reg[11]} {CK}
  ENDPT {DATAPATH_I/IF_ID_IR_reg[11]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.229}
    {=} {Slack Time} {0.163}
  END_SLK_CLC
  SLK 0.163
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.163} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.167} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.257} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.072} {86.608} {0.102} {0.265} {} {} {} 
    INST {DATAPATH_I/FE_OFC10_RST} {A} {v} {Z} {v} {} {BUF_X4} {0.066} {0.000} {0.026} {} {0.168} {0.330} {} {74} {(67.13, 26.57) (67.69, 26.19)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN10_RST} {} {0.020} {0.000} {0.032} {91.471} {0.187} {0.350} {} {} {} 
    INST {DATAPATH_I/U434} {A2} {v} {ZN} {v} {} {AND2_X1} {0.042} {0.000} {0.006} {} {0.229} {0.391} {} {1} {(90.31, 19.91) (90.67, 20.25)} 
    NET {} {} {} {} {} {DATAPATH_I/N45} {} {0.000} {0.000} {0.006} {1.284} {0.229} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.163} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.163} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 426
PATH 427
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/IF_ID_IR_reg[12]} {CK}
  ENDPT {DATAPATH_I/IF_ID_IR_reg[12]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.229}
    {=} {Slack Time} {0.163}
  END_SLK_CLC
  SLK 0.163
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.163} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.167} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.257} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.072} {86.608} {0.102} {0.265} {} {} {} 
    INST {DATAPATH_I/FE_OFC10_RST} {A} {v} {Z} {v} {} {BUF_X4} {0.066} {0.000} {0.026} {} {0.168} {0.330} {} {74} {(67.13, 26.57) (67.69, 26.19)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN10_RST} {} {0.020} {0.000} {0.032} {91.471} {0.187} {0.350} {} {} {} 
    INST {DATAPATH_I/U435} {A2} {v} {ZN} {v} {} {AND2_X1} {0.042} {0.000} {0.006} {} {0.229} {0.391} {} {1} {(90.57, 22.71) (90.21, 23.05)} 
    NET {} {} {} {} {} {DATAPATH_I/N46} {} {0.000} {0.000} {0.006} {1.281} {0.229} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.163} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.163} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 427
PATH 428
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_RF_OUT2_reg[26]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_RF_OUT2_reg[26]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.229}
    {=} {Slack Time} {0.163}
  END_SLK_CLC
  SLK 0.163
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.163} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.167} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.257} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.072} {86.608} {0.102} {0.265} {} {} {} 
    INST {DATAPATH_I/FE_OFC10_RST} {A} {v} {Z} {v} {} {BUF_X4} {0.066} {0.000} {0.026} {} {0.168} {0.330} {} {74} {(67.13, 26.57) (67.69, 26.19)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN10_RST} {} {0.020} {0.000} {0.032} {91.471} {0.187} {0.350} {} {} {} 
    INST {DATAPATH_I/U124} {A2} {v} {ZN} {v} {} {AND2_X1} {0.041} {0.000} {0.006} {} {0.229} {0.391} {} {1} {(85.25, 25.52) (84.89, 25.85)} 
    NET {} {} {} {} {} {DATAPATH_I/N269} {} {0.000} {0.000} {0.006} {1.184} {0.229} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.163} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.163} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 428
PATH 429
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/IF_ID_IR_reg[13]} {CK}
  ENDPT {DATAPATH_I/IF_ID_IR_reg[13]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.228}
    {=} {Slack Time} {0.163}
  END_SLK_CLC
  SLK 0.163
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.163} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.167} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.258} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.072} {86.608} {0.102} {0.265} {} {} {} 
    INST {DATAPATH_I/FE_OFC10_RST} {A} {v} {Z} {v} {} {BUF_X4} {0.066} {0.000} {0.026} {} {0.167} {0.330} {} {74} {(67.13, 26.57) (67.69, 26.19)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN10_RST} {} {0.019} {0.000} {0.032} {91.471} {0.187} {0.350} {} {} {} 
    INST {DATAPATH_I/U436} {A2} {v} {ZN} {v} {} {AND2_X1} {0.042} {0.000} {0.006} {} {0.228} {0.391} {} {1} {(94.94, 18.16) (94.58, 17.83)} 
    NET {} {} {} {} {} {DATAPATH_I/N47} {} {0.000} {0.000} {0.006} {1.250} {0.228} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.163} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.163} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 429
PATH 430
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/IF_ID_IR_reg[25]} {CK}
  ENDPT {DATAPATH_I/IF_ID_IR_reg[25]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.228}
    {=} {Slack Time} {0.163}
  END_SLK_CLC
  SLK 0.163
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.163} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.167} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.258} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.072} {86.608} {0.102} {0.265} {} {} {} 
    INST {DATAPATH_I/FE_OFC10_RST} {A} {v} {Z} {v} {} {BUF_X4} {0.066} {0.000} {0.026} {} {0.168} {0.331} {} {74} {(67.13, 26.57) (67.69, 26.19)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN10_RST} {} {0.019} {0.000} {0.032} {91.471} {0.187} {0.350} {} {} {} 
    INST {DATAPATH_I/U448} {A2} {v} {ZN} {v} {} {AND2_X1} {0.042} {0.000} {0.006} {} {0.228} {0.391} {} {1} {(90.00, 17.12) (89.64, 17.45)} 
    NET {} {} {} {} {} {DATAPATH_I/N59} {} {0.000} {0.000} {0.006} {1.200} {0.228} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.163} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.163} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 430
PATH 431
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RF_OUT2_reg[30]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RF_OUT2_reg[30]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.227}
    {=} {Slack Time} {0.164}
  END_SLK_CLC
  SLK 0.164
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.164} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.168} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.259} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.072} {86.608} {0.102} {0.266} {} {} {} 
    INST {DATAPATH_I/FE_OFC10_RST} {A} {v} {Z} {v} {} {BUF_X4} {0.066} {0.000} {0.026} {} {0.168} {0.332} {} {74} {(67.13, 26.57) (67.69, 26.19)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN10_RST} {} {0.018} {0.000} {0.032} {91.471} {0.185} {0.349} {} {} {} 
    INST {DATAPATH_I/U340} {A2} {v} {ZN} {v} {} {AND2_X1} {0.042} {0.000} {0.006} {} {0.227} {0.391} {} {1} {(80.24, 22.71) (80.60, 23.05)} 
    NET {} {} {} {} {} {DATAPATH_I/N176} {} {0.000} {0.000} {0.006} {1.437} {0.227} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.164} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.164} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 431
PATH 432
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/IF_ID_IR_reg[21]} {CK}
  ENDPT {DATAPATH_I/IF_ID_IR_reg[21]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.227}
    {=} {Slack Time} {0.165}
  END_SLK_CLC
  SLK 0.165
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.165} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.168} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.259} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.072} {86.608} {0.102} {0.266} {} {} {} 
    INST {DATAPATH_I/FE_OFC10_RST} {A} {v} {Z} {v} {} {BUF_X4} {0.066} {0.000} {0.026} {} {0.167} {0.332} {} {74} {(67.13, 26.57) (67.69, 26.19)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN10_RST} {} {0.018} {0.000} {0.032} {91.471} {0.185} {0.350} {} {} {} 
    INST {DATAPATH_I/U444} {A2} {v} {ZN} {v} {} {AND2_X1} {0.042} {0.000} {0.006} {} {0.227} {0.391} {} {1} {(86.89, 15.37) (87.25, 15.03)} 
    NET {} {} {} {} {} {DATAPATH_I/N55} {} {0.000} {0.000} {0.006} {1.260} {0.227} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.165} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.165} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 432
PATH 433
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_RF_OUT2_reg[31]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_RF_OUT2_reg[31]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.227}
    {=} {Slack Time} {0.165}
  END_SLK_CLC
  SLK 0.165
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.165} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.169} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.259} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.072} {86.608} {0.102} {0.267} {} {} {} 
    INST {DATAPATH_I/FE_OFC10_RST} {A} {v} {Z} {v} {} {BUF_X4} {0.066} {0.000} {0.026} {} {0.167} {0.332} {} {74} {(67.13, 26.57) (67.69, 26.19)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN10_RST} {} {0.017} {0.000} {0.032} {91.471} {0.185} {0.349} {} {} {} 
    INST {DATAPATH_I/U119} {A2} {v} {ZN} {v} {} {AND2_X1} {0.042} {0.000} {0.006} {} {0.227} {0.391} {} {1} {(86.89, 22.71) (87.25, 23.05)} 
    NET {} {} {} {} {} {DATAPATH_I/N274} {} {0.000} {0.000} {0.006} {1.360} {0.227} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.165} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.165} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 433
PATH 434
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/IF_ID_IR_reg[22]} {CK}
  ENDPT {DATAPATH_I/IF_ID_IR_reg[22]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.227}
    {=} {Slack Time} {0.165}
  END_SLK_CLC
  SLK 0.165
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.165} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.169} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.259} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.072} {86.608} {0.102} {0.267} {} {} {} 
    INST {DATAPATH_I/FE_OFC10_RST} {A} {v} {Z} {v} {} {BUF_X4} {0.066} {0.000} {0.026} {} {0.167} {0.332} {} {74} {(67.13, 26.57) (67.69, 26.19)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN10_RST} {} {0.018} {0.000} {0.032} {91.471} {0.185} {0.350} {} {} {} 
    INST {DATAPATH_I/U445} {A2} {v} {ZN} {v} {} {AND2_X1} {0.042} {0.000} {0.006} {} {0.227} {0.391} {} {1} {(85.37, 15.37) (85.73, 15.03)} 
    NET {} {} {} {} {} {DATAPATH_I/N56} {} {0.000} {0.000} {0.006} {1.246} {0.227} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.165} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.165} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 434
PATH 435
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/IF_ID_IR_reg[23]} {CK}
  ENDPT {DATAPATH_I/IF_ID_IR_reg[23]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.226}
    {=} {Slack Time} {0.165}
  END_SLK_CLC
  SLK 0.165
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.165} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.169} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.260} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.072} {86.608} {0.102} {0.267} {} {} {} 
    INST {DATAPATH_I/FE_OFC10_RST} {A} {v} {Z} {v} {} {BUF_X4} {0.066} {0.000} {0.026} {} {0.167} {0.333} {} {74} {(67.13, 26.57) (67.69, 26.19)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN10_RST} {} {0.017} {0.000} {0.032} {91.471} {0.185} {0.350} {} {} {} 
    INST {DATAPATH_I/U446} {A2} {v} {ZN} {v} {} {AND2_X1} {0.042} {0.000} {0.006} {} {0.226} {0.391} {} {1} {(83.85, 19.91) (84.21, 20.25)} 
    NET {} {} {} {} {} {DATAPATH_I/N57} {} {0.000} {0.000} {0.006} {1.224} {0.226} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.165} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.165} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 435
PATH 436
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_RD_reg[3]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_RD_reg[3]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.226}
    {=} {Slack Time} {0.166}
  END_SLK_CLC
  SLK 0.166
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.166} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.170} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.260} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.072} {86.608} {0.102} {0.268} {} {} {} 
    INST {DATAPATH_I/FE_OFC10_RST} {A} {v} {Z} {v} {} {BUF_X4} {0.066} {0.000} {0.026} {} {0.168} {0.333} {} {74} {(67.13, 26.57) (67.69, 26.19)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN10_RST} {} {0.017} {0.000} {0.032} {91.471} {0.184} {0.350} {} {} {} 
    INST {DATAPATH_I/U219} {A2} {v} {ZN} {v} {} {AND2_X1} {0.041} {0.000} {0.006} {} {0.226} {0.391} {} {1} {(83.35, 14.31) (82.99, 14.65)} 
    NET {} {} {} {} {} {DATAPATH_I/N311} {} {0.000} {0.000} {0.006} {1.224} {0.226} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.166} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.166} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 436
PATH 437
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_RD_reg[2]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_RD_reg[2]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.225}
    {=} {Slack Time} {0.166}
  END_SLK_CLC
  SLK 0.166
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.166} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.170} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.261} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.072} {86.608} {0.102} {0.268} {} {} {} 
    INST {DATAPATH_I/FE_OFC10_RST} {A} {v} {Z} {v} {} {BUF_X4} {0.066} {0.000} {0.026} {} {0.167} {0.334} {} {74} {(67.13, 26.57) (67.69, 26.19)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN10_RST} {} {0.016} {0.000} {0.032} {91.471} {0.184} {0.350} {} {} {} 
    INST {DATAPATH_I/U218} {A2} {v} {ZN} {v} {} {AND2_X1} {0.042} {0.000} {0.006} {} {0.225} {0.391} {} {1} {(83.73, 12.56) (83.37, 12.23)} 
    NET {} {} {} {} {} {DATAPATH_I/N310} {} {0.000} {0.000} {0.006} {1.268} {0.225} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.166} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.166} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 437
PATH 438
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_RD_reg[4]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_RD_reg[4]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.225}
    {=} {Slack Time} {0.167}
  END_SLK_CLC
  SLK 0.167
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.167} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.170} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.261} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.072} {86.608} {0.102} {0.268} {} {} {} 
    INST {DATAPATH_I/FE_OFC10_RST} {A} {v} {Z} {v} {} {BUF_X4} {0.066} {0.000} {0.026} {} {0.167} {0.334} {} {74} {(67.13, 26.57) (67.69, 26.19)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN10_RST} {} {0.016} {0.000} {0.032} {91.471} {0.183} {0.350} {} {} {} 
    INST {DATAPATH_I/U220} {A2} {v} {ZN} {v} {} {AND2_X1} {0.042} {0.000} {0.006} {} {0.225} {0.391} {} {1} {(83.54, 11.52) (83.18, 11.85)} 
    NET {} {} {} {} {} {DATAPATH_I/N312} {} {0.000} {0.000} {0.006} {1.238} {0.225} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.167} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.167} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 438
PATH 439
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_RD_reg[1]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_RD_reg[1]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.224}
    {=} {Slack Time} {0.167}
  END_SLK_CLC
  SLK 0.167
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.167} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.171} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.262} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.072} {86.608} {0.102} {0.269} {} {} {} 
    INST {DATAPATH_I/FE_OFC10_RST} {A} {v} {Z} {v} {} {BUF_X4} {0.066} {0.000} {0.026} {} {0.167} {0.334} {} {74} {(67.13, 26.57) (67.69, 26.19)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN10_RST} {} {0.015} {0.000} {0.032} {91.471} {0.183} {0.350} {} {} {} 
    INST {DATAPATH_I/U217} {A2} {v} {ZN} {v} {} {AND2_X1} {0.042} {0.000} {0.006} {} {0.224} {0.391} {} {1} {(83.54, 9.77) (83.18, 9.43)} 
    NET {} {} {} {} {} {DATAPATH_I/N309} {} {0.000} {0.000} {0.006} {1.268} {0.224} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.167} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.167} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 439
PATH 440
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_RD_reg[0]} {CK}
  ENDPT {DATAPATH_I/EX_MEM_RD_reg[0]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.223}
    {=} {Slack Time} {0.168}
  END_SLK_CLC
  SLK 0.168
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.168} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.172} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.263} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.072} {86.608} {0.102} {0.270} {} {} {} 
    INST {DATAPATH_I/FE_OFC10_RST} {A} {v} {Z} {v} {} {BUF_X4} {0.066} {0.000} {0.026} {} {0.167} {0.336} {} {74} {(67.13, 26.57) (67.69, 26.19)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN10_RST} {} {0.014} {0.000} {0.032} {91.471} {0.182} {0.350} {} {} {} 
    INST {DATAPATH_I/U216} {A2} {v} {ZN} {v} {} {AND2_X1} {0.041} {0.000} {0.006} {} {0.223} {0.391} {} {1} {(82.40, 8.71) (82.04, 9.05)} 
    NET {} {} {} {} {} {DATAPATH_I/N308} {} {0.000} {0.000} {0.006} {1.198} {0.223} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.168} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.168} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 440
PATH 441
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/EX_MEM_RF_WE_reg} {CK}
  ENDPT {DATAPATH_I/EX_MEM_RF_WE_reg} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.222}
    {=} {Slack Time} {0.169}
  END_SLK_CLC
  SLK 0.169
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.169} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.173} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.264} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.072} {86.608} {0.102} {0.271} {} {} {} 
    INST {DATAPATH_I/FE_OFC10_RST} {A} {v} {Z} {v} {} {BUF_X4} {0.066} {0.000} {0.026} {} {0.167} {0.337} {} {74} {(67.13, 26.57) (67.69, 26.19)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN10_RST} {} {0.013} {0.000} {0.032} {91.471} {0.181} {0.350} {} {} {} 
    INST {DATAPATH_I/U221} {A2} {v} {ZN} {v} {} {AND2_X1} {0.042} {0.000} {0.006} {} {0.222} {0.391} {} {1} {(77.46, 5.92) (77.10, 6.25)} 
    NET {} {} {} {} {} {DATAPATH_I/N242} {} {0.000} {0.000} {0.006} {1.379} {0.222} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.169} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.169} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 441
PATH 442
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_RD_reg[0]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_RD_reg[0]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.220}
    {=} {Slack Time} {0.172}
  END_SLK_CLC
  SLK 0.172
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.172} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.176} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.266} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.072} {86.608} {0.102} {0.274} {} {} {} 
    INST {DATAPATH_I/FE_OFC10_RST} {A} {v} {Z} {v} {} {BUF_X4} {0.066} {0.000} {0.026} {} {0.167} {0.339} {} {74} {(67.13, 26.57) (67.69, 26.19)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN10_RST} {} {0.011} {0.000} {0.031} {91.471} {0.178} {0.350} {} {} {} 
    INST {DATAPATH_I/U82} {A2} {v} {ZN} {v} {} {AND2_X1} {0.041} {0.000} {0.006} {} {0.220} {0.391} {} {1} {(71.76, 6.96) (71.40, 6.63)} 
    NET {} {} {} {} {} {DATAPATH_I/N410} {} {0.000} {0.000} {0.006} {1.322} {0.220} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.172} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.172} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 442
PATH 443
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_RD_reg[1]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_RD_reg[1]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.218}
    {=} {Slack Time} {0.174}
  END_SLK_CLC
  SLK 0.174
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.174} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.178} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.268} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.072} {86.608} {0.102} {0.276} {} {} {} 
    INST {DATAPATH_I/FE_OFC10_RST} {A} {v} {Z} {v} {} {BUF_X4} {0.066} {0.000} {0.026} {} {0.167} {0.341} {} {74} {(67.13, 26.57) (67.69, 26.19)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN10_RST} {} {0.009} {0.000} {0.031} {91.471} {0.177} {0.351} {} {} {} 
    INST {DATAPATH_I/U83} {A2} {v} {ZN} {v} {} {AND2_X1} {0.041} {0.000} {0.006} {} {0.218} {0.391} {} {1} {(71.95, 9.77) (71.59, 9.43)} 
    NET {} {} {} {} {} {DATAPATH_I/N411} {} {0.000} {0.000} {0.006} {1.238} {0.218} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.174} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.174} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 443
PATH 444
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_RF_WE_reg} {CK}
  ENDPT {DATAPATH_I/MEM_WB_RF_WE_reg} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.217}
    {=} {Slack Time} {0.174}
  END_SLK_CLC
  SLK 0.174
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.174} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.178} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.269} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.072} {86.608} {0.102} {0.276} {} {} {} 
    INST {DATAPATH_I/FE_OFC10_RST} {A} {v} {Z} {v} {} {BUF_X4} {0.066} {0.000} {0.026} {} {0.167} {0.342} {} {74} {(67.13, 26.57) (67.69, 26.19)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN10_RST} {} {0.009} {0.000} {0.030} {91.471} {0.176} {0.350} {} {} {} 
    INST {DATAPATH_I/U151} {A2} {v} {ZN} {v} {} {AND2_X1} {0.041} {0.000} {0.006} {} {0.217} {0.391} {} {1} {(72.52, 12.56) (72.16, 12.23)} 
    NET {} {} {} {} {} {DATAPATH_I/N345} {} {0.000} {0.000} {0.006} {1.393} {0.217} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.174} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.174} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 444
PATH 445
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_RD_reg[2]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_RD_reg[2]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.217}
    {=} {Slack Time} {0.174}
  END_SLK_CLC
  SLK 0.174
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.174} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.178} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.269} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.072} {86.608} {0.102} {0.276} {} {} {} 
    INST {DATAPATH_I/FE_OFC10_RST} {A} {v} {Z} {v} {} {BUF_X4} {0.066} {0.000} {0.026} {} {0.167} {0.342} {} {74} {(67.13, 26.57) (67.69, 26.19)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN10_RST} {} {0.009} {0.000} {0.031} {91.471} {0.177} {0.351} {} {} {} 
    INST {DATAPATH_I/U84} {A2} {v} {ZN} {v} {} {AND2_X1} {0.041} {0.000} {0.006} {} {0.217} {0.391} {} {1} {(71.95, 11.52) (71.59, 11.85)} 
    NET {} {} {} {} {} {DATAPATH_I/N412} {} {0.000} {0.000} {0.006} {1.253} {0.217} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.174} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.174} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 445
PATH 446
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_RD_reg[3]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_RD_reg[3]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.215}
    {=} {Slack Time} {0.176}
  END_SLK_CLC
  SLK 0.176
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.176} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.180} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.271} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.072} {86.608} {0.102} {0.278} {} {} {} 
    INST {DATAPATH_I/FE_OFC10_RST} {A} {v} {Z} {v} {} {BUF_X4} {0.066} {0.000} {0.026} {} {0.168} {0.344} {} {74} {(67.13, 26.57) (67.69, 26.19)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN10_RST} {} {0.008} {0.000} {0.030} {91.471} {0.175} {0.351} {} {} {} 
    INST {DATAPATH_I/U85} {A2} {v} {ZN} {v} {} {AND2_X1} {0.040} {0.000} {0.006} {} {0.215} {0.391} {} {1} {(71.57, 15.37) (71.21, 15.03)} 
    NET {} {} {} {} {} {DATAPATH_I/N413} {} {0.000} {0.000} {0.006} {1.161} {0.215} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.176} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.176} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 446
PATH 447
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_RD_reg[4]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_RD_reg[4]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.038}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.392}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.214}
    {=} {Slack Time} {0.177}
  END_SLK_CLC
  SLK 0.177
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.177} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.181} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.272} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.007} {0.000} {0.072} {86.608} {0.102} {0.279} {} {} {} 
    INST {DATAPATH_I/FE_OFC10_RST} {A} {v} {Z} {v} {} {BUF_X4} {0.066} {0.000} {0.026} {} {0.168} {0.345} {} {74} {(67.13, 26.57) (67.69, 26.19)} 
    NET {} {} {} {} {} {DATAPATH_I/FE_OFN10_RST} {} {0.007} {0.000} {0.030} {91.471} {0.174} {0.352} {} {} {} 
    INST {DATAPATH_I/U86} {A2} {v} {ZN} {v} {} {AND2_X1} {0.040} {0.000} {0.006} {} {0.214} {0.392} {} {1} {(72.52, 17.12) (72.16, 17.45)} 
    NET {} {} {} {} {} {DATAPATH_I/N414} {} {0.000} {0.000} {0.006} {1.161} {0.214} {0.392} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.177} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.177} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 447
PATH 448
  VIEW  default
  CHECK_TYPE {Recovery Check}
  REF {CU_I/aluOpcode3_reg[0]} {CK}
  ENDPT {CU_I/aluOpcode3_reg[0]} {RN} {DFFR_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Recovery} {-0.052}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.482}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.287}
    {=} {Slack Time} {0.195}
  END_SLK_CLC
  SLK 0.195
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.195} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.199} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.288} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.074} {92.408} {0.105} {0.300} {} {} {} 
    INST {FE_OFC12_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.093} {0.000} {0.068} {} {0.198} {0.394} {} {36} {(127.74, 33.91) (128.15, 34.29)} 
    NET {} {} {} {} {} {FE_OFN12_RST} {} {0.004} {0.000} {0.068} {60.282} {0.203} {0.398} {} {} {} 
    INST {FE_PHC165_FE_OFN12_RST} {A} {^} {Z} {^} {} {BUF_X8} {0.034} {0.000} {0.011} {} {0.237} {0.432} {} {14} {(141.80, 22.71) (142.74, 23.09)} 
    NET {} {} {} {} {} {FE_PHN165_FE_OFN12_RST} {} {0.001} {0.000} {0.011} {23.967} {0.238} {0.433} {} {} {} 
    INST {CU_I/FE_PHC166_FE_OFN12_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.049} {0.000} {0.031} {} {0.286} {0.481} {} {6} {(150.92, 22.71) (151.28, 23.05)} 
    NET {} {} {} {} {} {CU_I/FE_PHN166_FE_OFN12_RST} {} {0.001} {0.000} {0.031} {12.274} {0.287} {0.482} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.195} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.195} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 448
PATH 449
  VIEW  default
  CHECK_TYPE {Recovery Check}
  REF {CU_I/aluOpcode3_reg[4]} {CK}
  ENDPT {CU_I/aluOpcode3_reg[4]} {RN} {DFFR_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Recovery} {-0.052}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.482}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.287}
    {=} {Slack Time} {0.195}
  END_SLK_CLC
  SLK 0.195
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.195} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.199} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.288} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.074} {92.408} {0.105} {0.300} {} {} {} 
    INST {FE_OFC12_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.093} {0.000} {0.068} {} {0.198} {0.394} {} {36} {(127.74, 33.91) (128.15, 34.29)} 
    NET {} {} {} {} {} {FE_OFN12_RST} {} {0.004} {0.000} {0.068} {60.282} {0.203} {0.398} {} {} {} 
    INST {FE_PHC165_FE_OFN12_RST} {A} {^} {Z} {^} {} {BUF_X8} {0.034} {0.000} {0.011} {} {0.237} {0.432} {} {14} {(141.80, 22.71) (142.74, 23.09)} 
    NET {} {} {} {} {} {FE_PHN165_FE_OFN12_RST} {} {0.001} {0.000} {0.011} {23.967} {0.238} {0.433} {} {} {} 
    INST {CU_I/FE_PHC166_FE_OFN12_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.049} {0.000} {0.031} {} {0.286} {0.481} {} {6} {(150.92, 22.71) (151.28, 23.05)} 
    NET {} {} {} {} {} {CU_I/FE_PHN166_FE_OFN12_RST} {} {0.001} {0.000} {0.031} {12.274} {0.287} {0.482} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.195} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.195} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 449
PATH 450
  VIEW  default
  CHECK_TYPE {Recovery Check}
  REF {CU_I/aluOpcode2_reg[0]} {CK}
  ENDPT {CU_I/aluOpcode2_reg[0]} {RN} {DFFR_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Recovery} {-0.052}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.482}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.287}
    {=} {Slack Time} {0.195}
  END_SLK_CLC
  SLK 0.195
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.195} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.199} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.288} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.074} {92.408} {0.105} {0.300} {} {} {} 
    INST {FE_OFC12_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.093} {0.000} {0.068} {} {0.198} {0.394} {} {36} {(127.74, 33.91) (128.15, 34.29)} 
    NET {} {} {} {} {} {FE_OFN12_RST} {} {0.004} {0.000} {0.068} {60.282} {0.203} {0.398} {} {} {} 
    INST {FE_PHC165_FE_OFN12_RST} {A} {^} {Z} {^} {} {BUF_X8} {0.034} {0.000} {0.011} {} {0.237} {0.432} {} {14} {(141.80, 22.71) (142.74, 23.09)} 
    NET {} {} {} {} {} {FE_PHN165_FE_OFN12_RST} {} {0.001} {0.000} {0.011} {23.967} {0.238} {0.433} {} {} {} 
    INST {CU_I/FE_PHC166_FE_OFN12_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.049} {0.000} {0.031} {} {0.286} {0.481} {} {6} {(150.92, 22.71) (151.28, 23.05)} 
    NET {} {} {} {} {} {CU_I/FE_PHN166_FE_OFN12_RST} {} {0.001} {0.000} {0.031} {12.274} {0.287} {0.482} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.195} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.195} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 450
PATH 451
  VIEW  default
  CHECK_TYPE {Recovery Check}
  REF {CU_I/aluOpcode2_reg[3]} {CK}
  ENDPT {CU_I/aluOpcode2_reg[3]} {RN} {DFFR_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Recovery} {-0.052}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.482}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.287}
    {=} {Slack Time} {0.195}
  END_SLK_CLC
  SLK 0.195
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.195} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.199} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.288} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.074} {92.408} {0.105} {0.300} {} {} {} 
    INST {FE_OFC12_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.093} {0.000} {0.068} {} {0.198} {0.394} {} {36} {(127.74, 33.91) (128.15, 34.29)} 
    NET {} {} {} {} {} {FE_OFN12_RST} {} {0.004} {0.000} {0.068} {60.282} {0.203} {0.398} {} {} {} 
    INST {FE_PHC165_FE_OFN12_RST} {A} {^} {Z} {^} {} {BUF_X8} {0.034} {0.000} {0.011} {} {0.237} {0.432} {} {14} {(141.80, 22.71) (142.74, 23.09)} 
    NET {} {} {} {} {} {FE_PHN165_FE_OFN12_RST} {} {0.001} {0.000} {0.011} {23.967} {0.238} {0.433} {} {} {} 
    INST {CU_I/FE_PHC166_FE_OFN12_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.049} {0.000} {0.031} {} {0.286} {0.481} {} {6} {(150.92, 22.71) (151.28, 23.05)} 
    NET {} {} {} {} {} {CU_I/FE_PHN166_FE_OFN12_RST} {} {0.001} {0.000} {0.031} {12.274} {0.287} {0.482} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.195} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.195} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 451
PATH 452
  VIEW  default
  CHECK_TYPE {Recovery Check}
  REF {CU_I/aluOpcode2_reg[4]} {CK}
  ENDPT {CU_I/aluOpcode2_reg[4]} {RN} {DFFR_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Recovery} {-0.052}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.482}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.287}
    {=} {Slack Time} {0.195}
  END_SLK_CLC
  SLK 0.195
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.195} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.199} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.288} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.074} {92.408} {0.105} {0.300} {} {} {} 
    INST {FE_OFC12_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.093} {0.000} {0.068} {} {0.198} {0.394} {} {36} {(127.74, 33.91) (128.15, 34.29)} 
    NET {} {} {} {} {} {FE_OFN12_RST} {} {0.004} {0.000} {0.068} {60.282} {0.203} {0.398} {} {} {} 
    INST {FE_PHC165_FE_OFN12_RST} {A} {^} {Z} {^} {} {BUF_X8} {0.034} {0.000} {0.011} {} {0.237} {0.432} {} {14} {(141.80, 22.71) (142.74, 23.09)} 
    NET {} {} {} {} {} {FE_PHN165_FE_OFN12_RST} {} {0.001} {0.000} {0.011} {23.967} {0.238} {0.433} {} {} {} 
    INST {CU_I/FE_PHC166_FE_OFN12_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.049} {0.000} {0.031} {} {0.286} {0.481} {} {6} {(150.92, 22.71) (151.28, 23.05)} 
    NET {} {} {} {} {} {CU_I/FE_PHN166_FE_OFN12_RST} {} {0.001} {0.000} {0.031} {12.274} {0.287} {0.482} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.195} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.195} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 452
PATH 453
  VIEW  default
  CHECK_TYPE {Recovery Check}
  REF {CU_I/aluOpcode3_reg[3]} {CK}
  ENDPT {CU_I/aluOpcode3_reg[3]} {RN} {DFFR_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Recovery} {-0.052}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.482}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.287}
    {=} {Slack Time} {0.195}
  END_SLK_CLC
  SLK 0.195
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.195} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.199} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.289} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.074} {92.408} {0.105} {0.300} {} {} {} 
    INST {FE_OFC12_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.093} {0.000} {0.068} {} {0.198} {0.394} {} {36} {(127.74, 33.91) (128.15, 34.29)} 
    NET {} {} {} {} {} {FE_OFN12_RST} {} {0.004} {0.000} {0.068} {60.282} {0.203} {0.398} {} {} {} 
    INST {FE_PHC165_FE_OFN12_RST} {A} {^} {Z} {^} {} {BUF_X8} {0.034} {0.000} {0.011} {} {0.237} {0.432} {} {14} {(141.80, 22.71) (142.74, 23.09)} 
    NET {} {} {} {} {} {FE_PHN165_FE_OFN12_RST} {} {0.001} {0.000} {0.011} {23.967} {0.238} {0.433} {} {} {} 
    INST {CU_I/FE_PHC166_FE_OFN12_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.049} {0.000} {0.031} {} {0.286} {0.481} {} {6} {(150.92, 22.71) (151.28, 23.05)} 
    NET {} {} {} {} {} {CU_I/FE_PHN166_FE_OFN12_RST} {} {0.001} {0.000} {0.031} {12.274} {0.287} {0.482} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.195} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.195} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 453
PATH 454
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RF_OUT2_reg[1]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RF_OUT2_reg[1]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.040}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.390}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.165}
    {=} {Slack Time} {0.225}
  END_SLK_CLC
  SLK 0.225
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.225} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.229} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.320} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.011} {0.000} {0.072} {86.608} {0.106} {0.331} {} {} {} 
    INST {DATAPATH_I/U369} {A2} {v} {ZN} {v} {} {AND2_X1} {0.059} {0.000} {0.009} {} {0.165} {0.390} {} {1} {(61.62, 120.72) (61.98, 121.05)} 
    NET {} {} {} {} {} {DATAPATH_I/N147} {} {0.000} {0.000} {0.009} {2.391} {0.165} {0.390} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.225} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.225} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 454
PATH 455
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RF_OUT1_reg[4]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RF_OUT1_reg[4]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.040}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.390}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.165}
    {=} {Slack Time} {0.226}
  END_SLK_CLC
  SLK 0.226
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.226} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.229} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.320} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.107} {0.332} {} {} {} 
    INST {DATAPATH_I/U334} {A2} {v} {ZN} {v} {} {AND2_X1} {0.058} {0.000} {0.009} {} {0.165} {0.390} {} {1} {(64.66, 127.37) (65.02, 127.03)} 
    NET {} {} {} {} {} {DATAPATH_I/N118} {} {0.000} {0.000} {0.009} {1.877} {0.165} {0.390} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.226} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.226} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 455
PATH 456
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/ID_EX_RF_OUT2_reg[6]} {CK}
  ENDPT {DATAPATH_I/ID_EX_RF_OUT2_reg[6]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.164}
    {=} {Slack Time} {0.227}
  END_SLK_CLC
  SLK 0.227
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.227} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.231} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.322} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.106} {0.333} {} {} {} 
    INST {DATAPATH_I/U364} {A2} {v} {ZN} {v} {} {AND2_X1} {0.057} {0.000} {0.008} {} {0.164} {0.390} {} {1} {(62.38, 126.31) (62.74, 126.65)} 
    NET {} {} {} {} {} {DATAPATH_I/N152} {} {0.000} {0.000} {0.008} {1.491} {0.164} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.227} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.227} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 456
PATH 457
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {DATAPATH_I/MEM_WB_DRAM_OUTPUT_reg[21]} {CK}
  ENDPT {DATAPATH_I/MEM_WB_DRAM_OUTPUT_reg[21]} {D} {DFF_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.391}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.163}
    {=} {Slack Time} {0.227}
  END_SLK_CLC
  SLK 0.227
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {v} {} {} {RST} {} {} {} {0.002} {46.720} {0.000} {0.227} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {46.720} {0.004} {0.231} {} {} {} 
    INST {FE_PHC164_RST} {A} {v} {Z} {v} {} {CLKBUF_X3} {0.091} {0.000} {0.072} {} {0.095} {0.322} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.072} {86.608} {0.107} {0.334} {} {} {} 
    INST {DATAPATH_I/U391} {A2} {v} {ZN} {v} {} {AND2_X1} {0.057} {0.000} {0.008} {} {0.163} {0.391} {} {1} {(100.95, 50.72) (101.31, 51.05)} 
    NET {} {} {} {} {} {DATAPATH_I/N399} {} {0.000} {0.000} {0.008} {1.414} {0.163} {0.391} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.227} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.227} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 457
PATH 458
  VIEW  default
  CHECK_TYPE {Recovery Check}
  REF {CU_I/aluOpcode3_reg[6]} {CK}
  ENDPT {CU_I/aluOpcode3_reg[6]} {SN} {DFFS_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Recovery} {-0.042}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.472}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.238}
    {=} {Slack Time} {0.234}
  END_SLK_CLC
  SLK 0.234
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.234} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.238} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.328} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.074} {92.408} {0.105} {0.339} {} {} {} 
    INST {FE_OFC12_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.093} {0.000} {0.068} {} {0.198} {0.433} {} {36} {(127.74, 33.91) (128.15, 34.29)} 
    NET {} {} {} {} {} {FE_OFN12_RST} {} {0.004} {0.000} {0.068} {60.282} {0.203} {0.437} {} {} {} 
    INST {FE_PHC165_FE_OFN12_RST} {A} {^} {Z} {^} {} {BUF_X8} {0.034} {0.000} {0.011} {} {0.237} {0.471} {} {14} {(141.80, 22.71) (142.74, 23.09)} 
    NET {} {} {} {} {} {FE_PHN165_FE_OFN12_RST} {} {0.001} {0.000} {0.011} {23.967} {0.238} {0.472} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.234} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.234} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 458
PATH 459
  VIEW  default
  CHECK_TYPE {Recovery Check}
  REF {CU_I/aluOpcode2_reg[2]} {CK}
  ENDPT {CU_I/aluOpcode2_reg[2]} {SN} {DFFS_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Recovery} {-0.042}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.472}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.238}
    {=} {Slack Time} {0.234}
  END_SLK_CLC
  SLK 0.234
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.234} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.238} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.328} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.074} {92.408} {0.105} {0.339} {} {} {} 
    INST {FE_OFC12_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.093} {0.000} {0.068} {} {0.198} {0.433} {} {36} {(127.74, 33.91) (128.15, 34.29)} 
    NET {} {} {} {} {} {FE_OFN12_RST} {} {0.004} {0.000} {0.068} {60.282} {0.203} {0.437} {} {} {} 
    INST {FE_PHC165_FE_OFN12_RST} {A} {^} {Z} {^} {} {BUF_X8} {0.034} {0.000} {0.011} {} {0.237} {0.471} {} {14} {(141.80, 22.71) (142.74, 23.09)} 
    NET {} {} {} {} {} {FE_PHN165_FE_OFN12_RST} {} {0.001} {0.000} {0.011} {23.967} {0.238} {0.472} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.234} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.234} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 459
PATH 460
  VIEW  default
  CHECK_TYPE {Recovery Check}
  REF {CU_I/aluOpcode3_reg[2]} {CK}
  ENDPT {CU_I/aluOpcode3_reg[2]} {SN} {DFFS_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Recovery} {-0.042}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.472}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.238}
    {=} {Slack Time} {0.234}
  END_SLK_CLC
  SLK 0.234
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.234} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.238} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.328} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.074} {92.408} {0.105} {0.340} {} {} {} 
    INST {FE_OFC12_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.093} {0.000} {0.068} {} {0.199} {0.433} {} {36} {(127.74, 33.91) (128.15, 34.29)} 
    NET {} {} {} {} {} {FE_OFN12_RST} {} {0.004} {0.000} {0.068} {60.282} {0.203} {0.437} {} {} {} 
    INST {FE_PHC165_FE_OFN12_RST} {A} {^} {Z} {^} {} {BUF_X8} {0.034} {0.000} {0.011} {} {0.237} {0.471} {} {14} {(141.80, 22.71) (142.74, 23.09)} 
    NET {} {} {} {} {} {FE_PHN165_FE_OFN12_RST} {} {0.001} {0.000} {0.011} {23.967} {0.238} {0.472} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.234} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.234} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 460
PATH 461
  VIEW  default
  CHECK_TYPE {Recovery Check}
  REF {CU_I/aluOpcode2_reg[6]} {CK}
  ENDPT {CU_I/aluOpcode2_reg[6]} {SN} {DFFS_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Recovery} {-0.042}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.472}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.238}
    {=} {Slack Time} {0.234}
  END_SLK_CLC
  SLK 0.234
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.234} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.238} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.328} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.074} {92.408} {0.105} {0.340} {} {} {} 
    INST {FE_OFC12_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.093} {0.000} {0.068} {} {0.199} {0.433} {} {36} {(127.74, 33.91) (128.15, 34.29)} 
    NET {} {} {} {} {} {FE_OFN12_RST} {} {0.004} {0.000} {0.068} {60.282} {0.203} {0.437} {} {} {} 
    INST {FE_PHC165_FE_OFN12_RST} {A} {^} {Z} {^} {} {BUF_X8} {0.034} {0.000} {0.011} {} {0.237} {0.471} {} {14} {(141.80, 22.71) (142.74, 23.09)} 
    NET {} {} {} {} {} {FE_PHN165_FE_OFN12_RST} {} {0.001} {0.000} {0.011} {23.967} {0.238} {0.472} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.234} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.234} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 461
PATH 462
  VIEW  default
  CHECK_TYPE {Recovery Check}
  REF {CU_I/aluOpcode3_reg[5]} {CK}
  ENDPT {CU_I/aluOpcode3_reg[5]} {SN} {DFFS_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Recovery} {-0.042}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.472}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.237}
    {=} {Slack Time} {0.235}
  END_SLK_CLC
  SLK 0.235
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.235} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.238} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.328} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.074} {92.408} {0.105} {0.340} {} {} {} 
    INST {FE_OFC12_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.093} {0.000} {0.068} {} {0.198} {0.433} {} {36} {(127.74, 33.91) (128.15, 34.29)} 
    NET {} {} {} {} {} {FE_OFN12_RST} {} {0.004} {0.000} {0.068} {60.282} {0.203} {0.437} {} {} {} 
    INST {FE_PHC165_FE_OFN12_RST} {A} {^} {Z} {^} {} {BUF_X8} {0.034} {0.000} {0.011} {} {0.237} {0.471} {} {14} {(141.80, 22.71) (142.74, 23.09)} 
    NET {} {} {} {} {} {FE_PHN165_FE_OFN12_RST} {} {0.001} {0.000} {0.011} {23.967} {0.237} {0.472} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.235} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.235} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 462
PATH 463
  VIEW  default
  CHECK_TYPE {Recovery Check}
  REF {CU_I/aluOpcode2_reg[5]} {CK}
  ENDPT {CU_I/aluOpcode2_reg[5]} {SN} {DFFS_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Recovery} {-0.042}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.472}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.237}
    {=} {Slack Time} {0.235}
  END_SLK_CLC
  SLK 0.235
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.235} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.239} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.328} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.074} {92.408} {0.105} {0.340} {} {} {} 
    INST {FE_OFC12_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.093} {0.000} {0.068} {} {0.199} {0.433} {} {36} {(127.74, 33.91) (128.15, 34.29)} 
    NET {} {} {} {} {} {FE_OFN12_RST} {} {0.004} {0.000} {0.068} {60.282} {0.203} {0.438} {} {} {} 
    INST {FE_PHC165_FE_OFN12_RST} {A} {^} {Z} {^} {} {BUF_X8} {0.034} {0.000} {0.011} {} {0.237} {0.471} {} {14} {(141.80, 22.71) (142.74, 23.09)} 
    NET {} {} {} {} {} {FE_PHN165_FE_OFN12_RST} {} {0.001} {0.000} {0.011} {23.967} {0.237} {0.472} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.235} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.235} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 463
PATH 464
  VIEW  default
  CHECK_TYPE {Recovery Check}
  REF {CU_I/aluOpcode2_reg[1]} {CK}
  ENDPT {CU_I/aluOpcode2_reg[1]} {SN} {DFFS_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Recovery} {-0.042}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.472}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.237}
    {=} {Slack Time} {0.235}
  END_SLK_CLC
  SLK 0.235
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.235} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.239} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.328} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.074} {92.408} {0.105} {0.340} {} {} {} 
    INST {FE_OFC12_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.093} {0.000} {0.068} {} {0.198} {0.434} {} {36} {(127.74, 33.91) (128.15, 34.29)} 
    NET {} {} {} {} {} {FE_OFN12_RST} {} {0.004} {0.000} {0.068} {60.282} {0.203} {0.438} {} {} {} 
    INST {FE_PHC165_FE_OFN12_RST} {A} {^} {Z} {^} {} {BUF_X8} {0.034} {0.000} {0.011} {} {0.237} {0.472} {} {14} {(141.80, 22.71) (142.74, 23.09)} 
    NET {} {} {} {} {} {FE_PHN165_FE_OFN12_RST} {} {0.000} {0.000} {0.011} {23.967} {0.237} {0.472} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.235} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.235} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 464
PATH 465
  VIEW  default
  CHECK_TYPE {Recovery Check}
  REF {CU_I/aluOpcode3_reg[1]} {CK}
  ENDPT {CU_I/aluOpcode3_reg[1]} {SN} {DFFS_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Recovery} {-0.042}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.472}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.237}
    {=} {Slack Time} {0.235}
  END_SLK_CLC
  SLK 0.235
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {49.936} {0.000} {0.235} {} {29} {(0.00, 84.63) } 
    NET {} {} {} {} {} {RST} {} {0.004} {0.000} {0.005} {49.936} {0.004} {0.239} {} {} {} 
    INST {FE_PHC164_RST} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.090} {0.000} {0.074} {} {0.093} {0.329} {} {43} {(54.21, 85.36) (54.58, 85.02)} 
    NET {} {} {} {} {} {FE_PHN164_RST} {} {0.012} {0.000} {0.074} {92.408} {0.105} {0.340} {} {} {} 
    INST {FE_OFC12_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.093} {0.000} {0.068} {} {0.198} {0.434} {} {36} {(127.74, 33.91) (128.15, 34.29)} 
    NET {} {} {} {} {} {FE_OFN12_RST} {} {0.004} {0.000} {0.068} {60.282} {0.203} {0.438} {} {} {} 
    INST {FE_PHC165_FE_OFN12_RST} {A} {^} {Z} {^} {} {BUF_X8} {0.034} {0.000} {0.011} {} {0.237} {0.472} {} {14} {(141.80, 22.71) (142.74, 23.09)} 
    NET {} {} {} {} {} {FE_PHN165_FE_OFN12_RST} {} {0.000} {0.000} {0.011} {23.967} {0.237} {0.472} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.235} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.235} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 465
PATH 466
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {CU_I/aluOpcode3_reg[0]} {CK}
  ENDPT {CU_I/aluOpcode3_reg[0]} {D} {DFFR_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {CU_I/aluOpcode2_reg[0]} {Q} {DFFR_X1} {^} {leading} {CK} {CK(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.033}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.397}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.100}
    {=} {Slack Time} {0.297}
  END_SLK_CLC
  SLK 0.297
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {0.297} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {0.297} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU_I/aluOpcode2_reg[0]} {CK} {^} {Q} {^} {} {DFFR_X1} {0.100} {0.000} {0.010} {} {0.100} {0.397} {} {1} {(157.69, 11.62) (161.17, 11.86)} 
    NET {} {} {} {} {} {CU_I/aluOpcode2[0]} {} {0.000} {0.000} {0.010} {1.723} {0.100} {0.397} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.297} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.297} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 466
PATH 467
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {CU_I/aluOpcode3_reg[3]} {CK}
  ENDPT {CU_I/aluOpcode3_reg[3]} {D} {DFFR_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {CU_I/aluOpcode2_reg[3]} {Q} {DFFR_X1} {^} {leading} {CK} {CK(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.033}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.397}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.100}
    {=} {Slack Time} {0.297}
  END_SLK_CLC
  SLK 0.297
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {0.297} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {0.297} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU_I/aluOpcode2_reg[3]} {CK} {^} {Q} {^} {} {DFFR_X1} {0.100} {0.000} {0.010} {} {0.100} {0.397} {} {1} {(161.33, 12.46) (157.84, 12.22)} 
    NET {} {} {} {} {} {CU_I/aluOpcode2[3]} {} {0.000} {0.000} {0.010} {1.613} {0.100} {0.397} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.297} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.297} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 467
PATH 468
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {CU_I/aluOpcode3_reg[4]} {CK}
  ENDPT {CU_I/aluOpcode3_reg[4]} {D} {DFFR_X1} {^} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {CU_I/aluOpcode2_reg[4]} {Q} {DFFR_X1} {^} {leading} {CK} {CK(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.033}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.397}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.099}
    {=} {Slack Time} {0.298}
  END_SLK_CLC
  SLK 0.298
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {0.298} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {0.298} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU_I/aluOpcode2_reg[4]} {CK} {^} {Q} {^} {} {DFFR_X1} {0.099} {0.000} {0.009} {} {0.099} {0.397} {} {1} {(157.69, 14.42) (161.17, 14.66)} 
    NET {} {} {} {} {} {CU_I/aluOpcode2[4]} {} {0.000} {0.000} {0.009} {1.285} {0.099} {0.397} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.298} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.298} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 468
PATH 469
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {CU_I/aluOpcode3_reg[2]} {CK}
  ENDPT {CU_I/aluOpcode3_reg[2]} {D} {DFFS_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {CU_I/aluOpcode2_reg[2]} {Q} {DFFS_X1} {v} {leading} {CK} {CK(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.038}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.392}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.081}
    {=} {Slack Time} {0.311}
  END_SLK_CLC
  SLK 0.311
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {0.311} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {0.311} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU_I/aluOpcode2_reg[2]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.081} {0.000} {0.006} {} {0.081} {0.392} {} {1} {(155.03, 15.43) (156.91, 15.03)} 
    NET {} {} {} {} {} {CU_I/aluOpcode2[2]} {} {0.000} {0.000} {0.006} {1.308} {0.081} {0.392} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.311} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.311} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 469
PATH 470
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {CU_I/aluOpcode3_reg[1]} {CK}
  ENDPT {CU_I/aluOpcode3_reg[1]} {D} {DFFS_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {CU_I/aluOpcode2_reg[1]} {Q} {DFFS_X1} {v} {leading} {CK} {CK(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.038}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.392}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.081}
    {=} {Slack Time} {0.311}
  END_SLK_CLC
  SLK 0.311
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {0.311} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {0.311} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU_I/aluOpcode2_reg[1]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.081} {0.000} {0.006} {} {0.081} {0.392} {} {1} {(145.35, 19.85) (143.49, 20.25)} 
    NET {} {} {} {} {} {CU_I/aluOpcode2[1]} {} {0.000} {0.000} {0.006} {1.259} {0.081} {0.392} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.311} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.311} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 470
PATH 471
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {CU_I/aluOpcode3_reg[5]} {CK}
  ENDPT {CU_I/aluOpcode3_reg[5]} {D} {DFFS_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {CU_I/aluOpcode2_reg[5]} {Q} {DFFS_X1} {v} {leading} {CK} {CK(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.038}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.392}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.081}
    {=} {Slack Time} {0.311}
  END_SLK_CLC
  SLK 0.311
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {0.311} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {0.311} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU_I/aluOpcode2_reg[5]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.081} {0.000} {0.006} {} {0.081} {0.392} {} {1} {(149.16, 19.85) (147.28, 20.25)} 
    NET {} {} {} {} {} {CU_I/aluOpcode2[5]} {} {0.000} {0.000} {0.006} {1.249} {0.081} {0.392} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.311} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.311} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 471
PATH 472
  VIEW  default
  CHECK_TYPE {Setup Check}
  REF {CU_I/aluOpcode3_reg[6]} {CK}
  ENDPT {CU_I/aluOpcode3_reg[6]} {D} {DFFS_X1} {v} {leading} {CK} {CK(C)(P)(default)}
  BEGINPT {CU_I/aluOpcode2_reg[6]} {Q} {DFFS_X1} {v} {leading} {CK} {CK(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.038}
    {+} {Phase Shift} {0.500}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.392}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.081}
    {=} {Slack Time} {0.311}
  END_SLK_CLC
  SLK 0.311
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {0.311} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {0.311} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU_I/aluOpcode2_reg[6]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.081} {0.000} {0.006} {} {0.081} {0.392} {} {1} {(151.24, 18.23) (153.10, 17.82)} 
    NET {} {} {} {} {} {CU_I/aluOpcode2[6]} {} {0.000} {0.000} {0.006} {1.154} {0.081} {0.392} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {553.059} {0.000} {-0.311} {} {459} {(0.00, 84.77) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {553.059} {0.000} {-0.311} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 472

