// Seed: 4232783687
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  output id_3;
  input id_2;
  input id_1;
  generate
    if (1 == id_2) begin
      assign id_3 = id_1;
    end
  endgenerate
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  input id_2;
  input id_1;
  reg   id_4;
  logic id_5;
  always @(posedge id_4 && 1'b0 or posedge 1) begin
    id_4 <= id_4;
  end
  logic id_6;
  logic id_7 = id_7;
  uwire id_8;
  assign id_4 = 1;
  logic id_9;
  assign id_8[1'b0] = id_9;
endmodule
