Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sat Apr  2 11:24:11 2022
| Host         : AIROLDI01 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file project_reti_logiche_control_sets_placed.rpt
| Design       : project_reti_logiche
| Device       : xc7a200t
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     7 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              38 |           12 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              35 |           11 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+--------------------------+-------------------------------------------+------------------+----------------+--------------+
|   Clock Signal   |       Enable Signal      |              Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+--------------------------+-------------------------------------------+------------------+----------------+--------------+
|  i_clk_IBUF_BUFG | SERIALIZER0/E[0]         | CONVOLUTOR0/FSM_onehot_cur_state_reg[0]   |                1 |              3 |         3.00 |
|  i_clk_IBUF_BUFG | DATAPATH0/reg_count_load | i_rst_IBUF                                |                3 |              8 |         2.67 |
|  i_clk_IBUF_BUFG | DATAPATH0/reg_out_load   | i_rst_IBUF                                |                2 |              8 |         4.00 |
|  i_clk_IBUF_BUFG | reg_words_load           | i_rst_IBUF                                |                2 |              8 |         4.00 |
|  i_clk_IBUF_BUFG | reg_in_load              | i_rst_IBUF                                |                3 |              8 |         2.67 |
|  i_clk_IBUF_BUFG |                          | i_rst_IBUF                                |                5 |             15 |         3.00 |
|  i_clk_IBUF_BUFG |                          | PARALLELIZER0/FSM_onehot_cur_state_reg[5] |                7 |             23 |         3.29 |
+------------------+--------------------------+-------------------------------------------+------------------+----------------+--------------+


