{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1513262783724 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513262783833 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 14 15:46:23 2017 " "Processing started: Thu Dec 14 15:46:23 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513262783833 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1513262783833 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc Eieruhr -c Main " "Command: quartus_drc Eieruhr -c Main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1513262783833 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "14 " "TimeQuest Timing Analyzer is analyzing 14 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Design Assistant" 0 -1 1513262784858 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Main.sdc " "Synopsys Design Constraints File file not found: 'Main.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Assistant" 0 -1 1513262784861 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1513262784861 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: StateMachine_1\|AlreadyDone~0  from: datac  to: combout " "Cell: StateMachine_1\|AlreadyDone~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513262784888 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Design Assistant" 0 -1 1513262784888 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Design Assistant" 0 -1 1513262784901 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1513262784903 ""}
{ "Critical Warning" "WDRC_COMB_LOOP" "Rule A101: Design should not contain combinational loops 1 " "(Critical) Rule A101: Design should not contain combinational loops. Found 1 combinational loop(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " StateMachine:StateMachine_1\|AlreadyDone~0 " "Node  \"StateMachine:StateMachine_1\|AlreadyDone~0\"" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/statemachine.vhd" 54 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/" { { 0 { 0 ""} 0 4445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1513262785184 ""}  } {  } 1 308037 "(Critical) %1!s!. Found %2!d! combinational loop(s) related to this rule." 0 0 "Design Assistant" 0 -1 1513262785184 ""}
{ "Critical Warning" "WDRC_UNIDENTIFIED_LATCH" "Rule A108: Design should not contain latches 14 " "(High) Rule A108: Design should not contain latches. Found 14 latch(es) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " StateMachine:StateMachine_1\|CountValueBuzzer\[4\] " "Node  \"StateMachine:StateMachine_1\|CountValueBuzzer\[4\]\"" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/statemachine.vhd" 122 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/" { { 0 { 0 ""} 0 284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1513262785185 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " StateMachine:StateMachine_1\|CountValueBuzzer\[3\] " "Node  \"StateMachine:StateMachine_1\|CountValueBuzzer\[3\]\"" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/statemachine.vhd" 122 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/" { { 0 { 0 ""} 0 293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1513262785185 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " StateMachine:StateMachine_1\|CountValueBuzzer\[2\] " "Node  \"StateMachine:StateMachine_1\|CountValueBuzzer\[2\]\"" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/statemachine.vhd" 122 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/" { { 0 { 0 ""} 0 281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1513262785185 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " StateMachine:StateMachine_1\|CountValueBuzzer\[0\] " "Node  \"StateMachine:StateMachine_1\|CountValueBuzzer\[0\]\"" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/statemachine.vhd" 122 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/" { { 0 { 0 ""} 0 283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1513262785185 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " StateMachine:StateMachine_1\|AlreadyDone " "Node  \"StateMachine:StateMachine_1\|AlreadyDone\"" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/statemachine.vhd" 54 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/" { { 0 { 0 ""} 0 314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1513262785185 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " StateMachine:StateMachine_1\|CountValueBuzzer\[7\] " "Node  \"StateMachine:StateMachine_1\|CountValueBuzzer\[7\]\"" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/statemachine.vhd" 122 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/" { { 0 { 0 ""} 0 287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1513262785185 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " StateMachine:StateMachine_1\|CountValueBuzzer\[8\] " "Node  \"StateMachine:StateMachine_1\|CountValueBuzzer\[8\]\"" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/statemachine.vhd" 122 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/" { { 0 { 0 ""} 0 288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1513262785185 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " StateMachine:StateMachine_1\|CountValueBuzzer\[6\] " "Node  \"StateMachine:StateMachine_1\|CountValueBuzzer\[6\]\"" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/statemachine.vhd" 122 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/" { { 0 { 0 ""} 0 286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1513262785185 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " StateMachine:StateMachine_1\|CountValueBuzzer\[12\] " "Node  \"StateMachine:StateMachine_1\|CountValueBuzzer\[12\]\"" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/statemachine.vhd" 122 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/" { { 0 { 0 ""} 0 292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1513262785185 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " StateMachine:StateMachine_1\|CountValueBuzzer\[9\] " "Node  \"StateMachine:StateMachine_1\|CountValueBuzzer\[9\]\"" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/statemachine.vhd" 122 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/" { { 0 { 0 ""} 0 289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1513262785185 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " StateMachine:StateMachine_1\|CountValueBuzzer\[10\] " "Node  \"StateMachine:StateMachine_1\|CountValueBuzzer\[10\]\"" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/statemachine.vhd" 122 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/" { { 0 { 0 ""} 0 290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1513262785185 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " StateMachine:StateMachine_1\|CountValueBuzzer\[11\] " "Node  \"StateMachine:StateMachine_1\|CountValueBuzzer\[11\]\"" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/statemachine.vhd" 122 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/" { { 0 { 0 ""} 0 291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1513262785185 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " StateMachine:StateMachine_1\|CountValueBuzzer\[5\] " "Node  \"StateMachine:StateMachine_1\|CountValueBuzzer\[5\]\"" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/statemachine.vhd" 122 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/" { { 0 { 0 ""} 0 285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1513262785185 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " StateMachine:StateMachine_1\|CountValueBuzzer\[1\] " "Node  \"StateMachine:StateMachine_1\|CountValueBuzzer\[1\]\"" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/statemachine.vhd" 122 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/" { { 0 { 0 ""} 0 282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1513262785185 ""}  } {  } 1 308055 "(High) %1!s!. Found %2!d! latch(es) related to this rule." 0 0 "Design Assistant" 0 -1 1513262785185 ""}
{ "Critical Warning" "WDRC_NO_SYNZER_IN_ASYNC_CLK_DOMAIN" "Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains 2 1 " "(High) Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 1 asynchronous clock domain interface structure(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " StateMachine:StateMachine_1\|mode.st_300 " "Node  \"StateMachine:StateMachine_1\|mode.st_300\"" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/statemachine.vhd" 50 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/" { { 0 { 0 ""} 0 311 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1513262785188 ""}  } {  } 1 308060 "(High) %1!s!. (Value defined:%2!d!). Found %3!d! asynchronous clock domain interface structure(s) related to this rule." 0 0 "Design Assistant" 0 -1 1513262785188 ""}
{ "Warning" "WDRC_EXTERNAL_RESET" "Rule R102: External reset signals should be synchronized using two cascaded registers 1 " "(Medium) Rule R102: External reset signals should be synchronized using two cascaded registers. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " reset " "Node  \"reset\"" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/main.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1513262785189 ""}  } {  } 0 308023 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1513262785189 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 14 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 14 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " clk~inputclkctrl " "Node  \"clk~inputclkctrl\"" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/main.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/" { { 0 { 0 ""} 0 5088 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1513262785190 ""} { "Info" "IDRC_NODES_INFO" " StateMachine:StateMachine_1\|mode.st_reset " "Node  \"StateMachine:StateMachine_1\|mode.st_reset\"" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/statemachine.vhd" 50 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/" { { 0 { 0 ""} 0 305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1513262785190 ""} { "Info" "IDRC_NODES_INFO" " Counter:Counter_1\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_10_result_int\[11\]~18 " "Node  \"Counter:Counter_1\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_10_result_int\[11\]~18\"" {  } { { "db/alt_u_div_2af.tdf" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/db/alt_u_div_2af.tdf" 37 23 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/" { { 0 { 0 ""} 0 3920 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1513262785190 ""} { "Info" "IDRC_NODES_INFO" " Counter:Counter_1\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_10_result_int\[11\]~20 " "Node  \"Counter:Counter_1\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_10_result_int\[11\]~20\"" {  } { { "db/alt_u_div_2af.tdf" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/db/alt_u_div_2af.tdf" 37 23 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/" { { 0 { 0 ""} 0 3634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1513262785190 ""} { "Info" "IDRC_NODES_INFO" " StateMachine:StateMachine_1\|mode.st_200 " "Node  \"StateMachine:StateMachine_1\|mode.st_200\"" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/statemachine.vhd" 50 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/" { { 0 { 0 ""} 0 308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1513262785190 ""} { "Info" "IDRC_NODES_INFO" " ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Mod3\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_10_result_int\[11\]~18 " "Node  \"ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Mod3\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_10_result_int\[11\]~18\"" {  } { { "db/alt_u_div_2af.tdf" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/db/alt_u_div_2af.tdf" 37 23 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/" { { 0 { 0 ""} 0 1941 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1513262785190 ""} { "Info" "IDRC_NODES_INFO" " ConvertIntBcd:ConvertIntBcd_1\|Add0~26 " "Node  \"ConvertIntBcd:ConvertIntBcd_1\|Add0~26\"" {  } { { "convertintbcd.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/convertintbcd.vhd" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/" { { 0 { 0 ""} 0 2133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1513262785190 ""} { "Info" "IDRC_NODES_INFO" " ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Mod2\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_10_result_int\[11\]~16 " "Node  \"ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Mod2\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_10_result_int\[11\]~16\"" {  } { { "db/alt_u_div_2af.tdf" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/db/alt_u_div_2af.tdf" 37 23 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/" { { 0 { 0 ""} 0 2429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1513262785190 ""} { "Info" "IDRC_NODES_INFO" " ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Mod2\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_11_result_int\[12\]~18 " "Node  \"ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Mod2\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_11_result_int\[12\]~18\"" {  } { { "db/alt_u_div_2af.tdf" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/db/alt_u_div_2af.tdf" 42 23 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/" { { 0 { 0 ""} 0 2464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1513262785190 ""} { "Info" "IDRC_NODES_INFO" " ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Mod2\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_12_result_int\[13\]~20 " "Node  \"ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Mod2\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_12_result_int\[13\]~20\"" {  } { { "db/alt_u_div_2af.tdf" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/db/alt_u_div_2af.tdf" 47 23 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/" { { 0 { 0 ""} 0 2504 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1513262785190 ""} { "Info" "IDRC_NODES_INFO" " ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_10_result_int\[11\]~18 " "Node  \"ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_10_result_int\[11\]~18\"" {  } { { "db/alt_u_div_2af.tdf" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/db/alt_u_div_2af.tdf" 37 23 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/" { { 0 { 0 ""} 0 2818 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1513262785190 ""} { "Info" "IDRC_NODES_INFO" " ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_11_result_int\[12\]~20 " "Node  \"ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_11_result_int\[12\]~20\"" {  } { { "db/alt_u_div_2af.tdf" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/db/alt_u_div_2af.tdf" 42 23 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/" { { 0 { 0 ""} 0 2855 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1513262785190 ""} { "Info" "IDRC_NODES_INFO" " ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_12_result_int\[13\]~22 " "Node  \"ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_12_result_int\[13\]~22\"" {  } { { "db/alt_u_div_2af.tdf" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/db/alt_u_div_2af.tdf" 47 23 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/" { { 0 { 0 ""} 0 2895 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1513262785190 ""} { "Info" "IDRC_NODES_INFO" " ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_10_result_int\[11\]~20 " "Node  \"ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_10_result_int\[11\]~20\"" {  } { { "db/alt_u_div_2af.tdf" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/db/alt_u_div_2af.tdf" 37 23 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/" { { 0 { 0 ""} 0 3253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1513262785190 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1513262785190 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " clk~inputclkctrl " "Node  \"clk~inputclkctrl\"" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/main.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/" { { 0 { 0 ""} 0 5088 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1513262785196 ""} { "Info" "IDRC_NODES_INFO" " ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_12_result_int\[13\]~22 " "Node  \"ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_12_result_int\[13\]~22\"" {  } { { "db/alt_u_div_2af.tdf" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/db/alt_u_div_2af.tdf" 47 23 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/" { { 0 { 0 ""} 0 2895 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1513262785196 ""} { "Info" "IDRC_NODES_INFO" " StateMachine:StateMachine_1\|mode.st_200 " "Node  \"StateMachine:StateMachine_1\|mode.st_200\"" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/statemachine.vhd" 50 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/" { { 0 { 0 ""} 0 308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1513262785196 ""} { "Info" "IDRC_NODES_INFO" " ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_11_result_int\[12\]~20 " "Node  \"ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_11_result_int\[12\]~20\"" {  } { { "db/alt_u_div_2af.tdf" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/db/alt_u_div_2af.tdf" 42 23 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/" { { 0 { 0 ""} 0 2855 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1513262785196 ""} { "Info" "IDRC_NODES_INFO" " ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Mod3\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_10_result_int\[11\]~18 " "Node  \"ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Mod3\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_10_result_int\[11\]~18\"" {  } { { "db/alt_u_div_2af.tdf" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/db/alt_u_div_2af.tdf" 37 23 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/" { { 0 { 0 ""} 0 1941 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1513262785196 ""} { "Info" "IDRC_NODES_INFO" " StateMachine:StateMachine_1\|mode.st_reset " "Node  \"StateMachine:StateMachine_1\|mode.st_reset\"" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/statemachine.vhd" 50 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/" { { 0 { 0 ""} 0 305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1513262785196 ""} { "Info" "IDRC_NODES_INFO" " ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Mod2\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_11_result_int\[12\]~18 " "Node  \"ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Mod2\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_11_result_int\[12\]~18\"" {  } { { "db/alt_u_div_2af.tdf" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/db/alt_u_div_2af.tdf" 42 23 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/" { { 0 { 0 ""} 0 2464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1513262785196 ""} { "Info" "IDRC_NODES_INFO" " ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Mod2\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_12_result_int\[13\]~20 " "Node  \"ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Mod2\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_12_result_int\[13\]~20\"" {  } { { "db/alt_u_div_2af.tdf" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/db/alt_u_div_2af.tdf" 47 23 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/" { { 0 { 0 ""} 0 2504 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1513262785196 ""} { "Info" "IDRC_NODES_INFO" " ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_10_result_int\[11\]~20 " "Node  \"ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_10_result_int\[11\]~20\"" {  } { { "db/alt_u_div_2af.tdf" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/db/alt_u_div_2af.tdf" 37 23 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/" { { 0 { 0 ""} 0 3253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1513262785196 ""} { "Info" "IDRC_NODES_INFO" " ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_10_result_int\[11\]~18 " "Node  \"ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_10_result_int\[11\]~18\"" {  } { { "db/alt_u_div_2af.tdf" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/db/alt_u_div_2af.tdf" 37 23 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/" { { 0 { 0 ""} 0 2818 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1513262785196 ""} { "Info" "IDRC_NODES_INFO" " ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Mod2\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_10_result_int\[11\]~16 " "Node  \"ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Mod2\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_10_result_int\[11\]~16\"" {  } { { "db/alt_u_div_2af.tdf" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/db/alt_u_div_2af.tdf" 37 23 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/" { { 0 { 0 ""} 0 2429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1513262785196 ""} { "Info" "IDRC_NODES_INFO" " ConvertIntBcd:ConvertIntBcd_1\|Add0~26 " "Node  \"ConvertIntBcd:ConvertIntBcd_1\|Add0~26\"" {  } { { "convertintbcd.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/convertintbcd.vhd" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/" { { 0 { 0 ""} 0 2133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1513262785196 ""} { "Info" "IDRC_NODES_INFO" " Counter:Counter_1\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_10_result_int\[11\]~20 " "Node  \"Counter:Counter_1\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_10_result_int\[11\]~20\"" {  } { { "db/alt_u_div_2af.tdf" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/db/alt_u_div_2af.tdf" 37 23 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/" { { 0 { 0 ""} 0 3634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1513262785196 ""} { "Info" "IDRC_NODES_INFO" " Counter:Counter_1\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_10_result_int\[11\]~18 " "Node  \"Counter:Counter_1\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_10_result_int\[11\]~18\"" {  } { { "db/alt_u_div_2af.tdf" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/db/alt_u_div_2af.tdf" 37 23 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/" { { 0 { 0 ""} 0 3920 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1513262785196 ""} { "Info" "IDRC_NODES_INFO" " ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Mod3\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_9_result_int\[10\]~16 " "Node  \"ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Mod3\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_9_result_int\[10\]~16\"" {  } { { "db/alt_u_div_2af.tdf" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/db/alt_u_div_2af.tdf" 87 22 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/" { { 0 { 0 ""} 0 1890 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1513262785196 ""} { "Info" "IDRC_NODES_INFO" " Counter:Counter_1\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_9_result_int\[10\]~18 " "Node  \"Counter:Counter_1\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_9_result_int\[10\]~18\"" {  } { { "db/alt_u_div_2af.tdf" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/db/alt_u_div_2af.tdf" 87 22 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/" { { 0 { 0 ""} 0 3600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1513262785196 ""} { "Info" "IDRC_NODES_INFO" " ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_9_result_int\[10\]~18 " "Node  \"ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_9_result_int\[10\]~18\"" {  } { { "db/alt_u_div_2af.tdf" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/db/alt_u_div_2af.tdf" 87 22 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/" { { 0 { 0 ""} 0 3219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1513262785196 ""} { "Info" "IDRC_NODES_INFO" " ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_9_result_int\[10\]~16 " "Node  \"ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_9_result_int\[10\]~16\"" {  } { { "db/alt_u_div_2af.tdf" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/db/alt_u_div_2af.tdf" 87 22 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/" { { 0 { 0 ""} 0 2784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1513262785196 ""} { "Info" "IDRC_NODES_INFO" " Counter:Counter_1\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_9_result_int\[10\]~16 " "Node  \"Counter:Counter_1\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_9_result_int\[10\]~16\"" {  } { { "db/alt_u_div_2af.tdf" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/db/alt_u_div_2af.tdf" 87 22 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/" { { 0 { 0 ""} 0 3874 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1513262785196 ""} { "Info" "IDRC_NODES_INFO" " Counter:Counter_1\|ClockDivider:ClockDivider_1\|convert_proc~1 " "Node  \"Counter:Counter_1\|ClockDivider:ClockDivider_1\|convert_proc~1\"" {  } { { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/" { { 0 { 0 ""} 0 4510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1513262785196 ""} { "Info" "IDRC_NODES_INFO" " ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Mod2\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_9_result_int\[10\]~14 " "Node  \"ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Mod2\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_9_result_int\[10\]~14\"" {  } { { "db/alt_u_div_2af.tdf" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/db/alt_u_div_2af.tdf" 87 22 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/" { { 0 { 0 ""} 0 2395 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1513262785196 ""} { "Info" "IDRC_NODES_INFO" " ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Div1\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[8\]~12 " "Node  \"ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Div1\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[8\]~12\"" {  } { { "db/alt_u_div_87f.tdf" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/db/alt_u_div_87f.tdf" 37 23 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/" { { 0 { 0 ""} 0 2622 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1513262785196 ""} { "Info" "IDRC_NODES_INFO" " ClockDivider:ClockDivider_1\|LessThan0~6 " "Node  \"ClockDivider:ClockDivider_1\|LessThan0~6\"" {  } { { "clockdivider.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/clockdivider.vhd" 49 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/" { { 0 { 0 ""} 0 4615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1513262785196 ""} { "Info" "IDRC_NODES_INFO" " Buzzer:Buzzer_1\|ClockDivider:ClockDivider_PWM\|LessThan0~3 " "Node  \"Buzzer:Buzzer_1\|ClockDivider:ClockDivider_PWM\|LessThan0~3\"" {  } { { "clockdivider.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/clockdivider.vhd" 49 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/" { { 0 { 0 ""} 0 4489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1513262785196 ""} { "Info" "IDRC_NODES_INFO" " ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_8_result_int\[9\]~16 " "Node  \"ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_8_result_int\[9\]~16\"" {  } { { "db/alt_u_div_2af.tdf" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/db/alt_u_div_2af.tdf" 82 22 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/" { { 0 { 0 ""} 0 3188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1513262785196 ""} { "Info" "IDRC_NODES_INFO" " Counter:Counter_1\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_8_result_int\[9\]~16 " "Node  \"Counter:Counter_1\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_8_result_int\[9\]~16\"" {  } { { "db/alt_u_div_2af.tdf" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/db/alt_u_div_2af.tdf" 82 22 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/" { { 0 { 0 ""} 0 3569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1513262785196 ""} { "Info" "IDRC_NODES_INFO" " ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_8_result_int\[9\]~14 " "Node  \"ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_8_result_int\[9\]~14\"" {  } { { "db/alt_u_div_2af.tdf" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/db/alt_u_div_2af.tdf" 82 22 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/" { { 0 { 0 ""} 0 2753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1513262785196 ""} { "Info" "IDRC_NODES_INFO" " ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Div1\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[8\]~12 " "Node  \"ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Div1\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[8\]~12\"" {  } { { "db/alt_u_div_87f.tdf" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/db/alt_u_div_87f.tdf" 87 22 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/" { { 0 { 0 ""} 0 2596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1513262785196 ""} { "Info" "IDRC_NODES_INFO" " ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Mod3\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_8_result_int\[9\]~14 " "Node  \"ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Mod3\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_8_result_int\[9\]~14\"" {  } { { "db/alt_u_div_2af.tdf" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/db/alt_u_div_2af.tdf" 82 22 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/" { { 0 { 0 ""} 0 1841 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1513262785196 ""} { "Info" "IDRC_NODES_INFO" " Counter:Counter_1\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_11_result_int\[12\]~22 " "Node  \"Counter:Counter_1\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_11_result_int\[12\]~22\"" {  } { { "db/alt_u_div_2af.tdf" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/db/alt_u_div_2af.tdf" 42 23 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/" { { 0 { 0 ""} 0 3671 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1513262785196 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1513262785196 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1513262785196 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "64 17 " "Design Assistant information: finished post-fitting analysis of current design -- generated 64 information messages and 17 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1513262785199 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 23 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "555 " "Peak virtual memory: 555 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513262785267 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 14 15:46:25 2017 " "Processing ended: Thu Dec 14 15:46:25 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513262785267 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513262785267 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513262785267 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1513262785267 ""}
