dwmac1000_core_init	,	F_1
dwmac1000_flow_ctrl	,	F_24
GMAC_FRAME_FILTER_HMC	,	V_30
magic_pkt_en	,	V_52
"HI 0x%08x, LO 0x%08x\n"	,	L_5
pmt_irq	,	V_64
GMAC_MMC_TX_INTR	,	V_59
bit_nr	,	V_31
"GMAC: WOL Magic frame\n"	,	L_10
GMAC_FRAME_FILTER_PM	,	V_24
FLOW_TX	,	V_44
dev	,	V_13
mac_device_info	,	V_65
pmt	,	V_49
synopsys_uid	,	V_83
id	,	V_14
flow	,	V_40
GMAC_CONTROL_FES	,	V_78
unlikely	,	F_27
"%s: # mcasts %d, # unicast %d\n"	,	L_3
GMAC_FRAME_FILTER	,	V_36
GMAC_CONTROL	,	V_3
GMAC_FLOW_CTRL_TFE	,	V_45
base_addr	,	V_15
"\tReceive Flow-Control ON\n"	,	L_7
dwmac1000_dma_ops	,	V_72
__func__	,	V_18
dwmac1000_setup	,	F_28
GFP_KERNEL	,	V_69
GMAC_ADDR_LOW	,	F_11
"GMAC: MMC rx csum offload: 0x%08x\n"	,	L_14
"GMAC: MMC tx interrupt: 0x%08x\n"	,	L_12
dwmac1000_dump_regs	,	F_6
GMAC_CONTROL_PS	,	V_75
pause_time	,	V_39
"\tReg No. %d (offset 0x%x): 0x%08x\n"	,	L_2
flags	,	V_19
net_device	,	V_12
mii	,	V_79
mac	,	V_66
GMAC_HASH_HIGH	,	V_25
netdev_for_each_uc_addr	,	F_22
dwmac1000_set_filter	,	F_14
GMAC_HASH_LOW	,	V_26
hwid	,	V_67
GMAC_MII_ADDR	,	V_80
bitrev32	,	F_20
"GMAC: MMC rx interrupt: 0x%08x\n"	,	L_13
ioaddr	,	V_1
pr_info	,	F_7
"\tDWMAC1000 regs (base addr = 0x%p)\n"	,	L_1
i	,	V_8
GMAC_FLOW_CTRL	,	V_47
IFF_PROMISC	,	V_20
FRAME_FILTER_DEBUG	,	F_23
"GMAC: WOL on global unicast\n"	,	L_11
GMAC_MMC_RX_INTR	,	V_61
crc32_le	,	F_21
dwmac1000_get_umac_addr	,	F_12
dwmac1000_pmt	,	F_25
data	,	V_81
__iomem	,	T_1
duplex	,	V_37
dwmac1000_rx_ipc_enable	,	F_5
mmc_tx_irq	,	V_58
mode	,	V_48
GMAC_MII_DATA	,	V_82
"\tduplex mode: PAUSE %d\n"	,	L_9
u32	,	T_2
HASH_TABLE_SIZE	,	V_22
reg	,	V_34
DWMAC_CORE_3_40	,	V_32
netdev_uc_count	,	F_17
netdev_mc_count	,	F_16
GMAC_VLAN_TAG	,	V_6
"GMAC Flow-Control:\n"	,	L_6
offset	,	V_9
GMAC_FLOW_CTRL_RFE	,	V_43
netdev_mc_empty	,	F_18
IFF_ALLMULTI	,	V_23
intr_status	,	V_56
global_unicast	,	V_54
GMAC_INT_MASK	,	V_5
dwmac1000_set_umac_addr	,	F_8
"\tFrame Filter reg: 0x%08x\n\tHash regs: "	,	L_4
port	,	V_74
stmmac_get_mac_addr	,	F_13
STMMAC_VLAN_TAG_USED	,	F_4
perfect_addr_number	,	V_16
GMAC_PMT	,	V_55
GMAC_MAX_PERFECT_ADDRESSES	,	V_33
fc	,	V_38
CHIP_DBG	,	F_15
"\tTransmit Flow-Control ON\n"	,	L_8
KERN_INFO	,	V_17
"GMAC: received Magic frame\n"	,	L_15
dwmac1000_ops	,	V_70
link	,	V_73
speed	,	V_77
FLOW_RX	,	V_42
netdev_hw_addr	,	V_28
kzalloc	,	F_29
GMAC_INT_STATUS	,	V_57
mmc_rx_irq	,	V_60
GMAC_FRAME_FILTER_RA	,	V_35
GMAC_CORE_INIT	,	V_4
addr	,	V_10
value	,	V_2
GMAC_FLOW_CTRL_PT_SHIFT	,	V_46
power_down	,	V_51
WAKE_MAGIC	,	V_50
readl	,	F_2
writel	,	F_3
GMAC_CONTROL_IPC	,	V_7
netdev_for_each_mc_addr	,	F_19
GMAC_VERSION	,	V_68
GMAC_MMC_RX_CSUM_OFFLOAD	,	V_63
dwmac1000_irq_status	,	F_26
mc_filter	,	V_27
GMAC_FRAME_FILTER_PR	,	V_21
reg_n	,	V_11
mmc_rx_csum_offload_irq	,	V_62
stmmac_set_mac_addr	,	F_9
ha	,	V_29
dma	,	V_71
GMAC_CONTROL_DM	,	V_76
WAKE_UCAST	,	V_53
GMAC_ADDR_HIGH	,	F_10
KERN_DEBUG	,	V_41
