strict digraph "compose( ,  )" {
	node [label="\N"];
	"Leaf_648:AL"	 [def_var="['word_done']",
		label="Leaf_648:AL"];
	"651:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f9fff968350>",
		clk_sens=True,
		fillcolor=gold,
		label="651:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['word_done', 'word_done_r']"];
	"Leaf_648:AL" -> "651:AL";
	"655:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f9fff968810>",
		clk_sens=True,
		fillcolor=gold,
		label="655:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['word_done', 'dtmp_r']"];
	"Leaf_648:AL" -> "655:AL";
	"858:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9fff9ddc50>",
		fillcolor=springgreen,
		label="858:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"858:SS"	 [ast="<pyverilog.vparser.ast.SingleStatement object at 0x7f9fff9dd9d0>",
		fillcolor=aquamarine,
		label="858:SS",
		statements="[]",
		style=filled,
		typ=SingleStatement];
	"858:IF" -> "858:SS"	 [cond="['mack_r']",
		label="(mack_r === 1'bx)",
		lineno=858];
	"897:SS"	 [ast="<pyverilog.vparser.ast.SingleStatement object at 0x7f9fff9e4410>",
		fillcolor=aquamarine,
		label="897:SS",
		statements="[]",
		style=filled,
		typ=SingleStatement];
	"Leaf_725:AL"	 [def_var="['mwe_d', 'wr_last_en', 'mreq_d', 'dtmp_sel', 'rd_first', 'next_state']",
		label="Leaf_725:AL"];
	"897:SS" -> "Leaf_725:AL"	 [cond="[]",
		lineno=None];
	"633:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f9fff948610>",
		clk_sens=True,
		fillcolor=gold,
		label="633:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['dtmp_sel']"];
	"634:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fff948950>",
		fillcolor=firebrick,
		label="634:NS
dtmp_sel_r <= dtmp_sel;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fff948950>]",
		style=filled,
		typ=NonblockingSubstitution];
	"633:AL" -> "634:NS"	 [cond="[]",
		lineno=None];
	"560:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fffd77590>",
		fillcolor=firebrick,
		label="560:NS
adr_cw <= adrw_next1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fffd77590>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_558:AL"	 [def_var="['adr_cw']",
		label="Leaf_558:AL"];
	"560:NS" -> "Leaf_558:AL"	 [cond="[]",
		lineno=None];
	"587:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f9fff929890>",
		def_var="['adr_incb']",
		fillcolor=deepskyblue,
		label="587:AS
adr_incb = rx_data_valid_r | rd_next;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['rx_data_valid_r', 'rd_next']"];
	"583:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f9fff9293d0>",
		clk_sens=False,
		fillcolor=gold,
		label="583:AL",
		sens="['adr_incb', 'adr_cb']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['adr_cb', 'adr_incb']"];
	"587:AS" -> "583:AL";
	"525:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fff99d7d0>",
		fillcolor=firebrick,
		label="525:NS
mwe <= mwe_d;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fff99d7d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_524:AL"	 [def_var="['mwe']",
		label="Leaf_524:AL"];
	"525:NS" -> "Leaf_524:AL"	 [cond="[]",
		lineno=None];
	"682:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9fffc4d350>",
		fillcolor=cadetblue,
		label="682:BS
tx_data_st = rd_buf0[15:08];",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9fffc4d350>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_679:AL"	 [def_var="['tx_data_st']",
		label="Leaf_679:AL"];
	"682:BS" -> "Leaf_679:AL"	 [cond="[]",
		lineno=None];
	"819:SS"	 [ast="<pyverilog.vparser.ast.SingleStatement object at 0x7f9fff9ad4d0>",
		fillcolor=aquamarine,
		label="819:SS",
		statements="[]",
		style=filled,
		typ=SingleStatement];
	"819:SS" -> "Leaf_725:AL"	 [cond="[]",
		lineno=None];
	"643:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9fff9626d0>",
		fillcolor=springgreen,
		label="643:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"643:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fff962790>",
		fillcolor=firebrick,
		label="643:NS
dtmp_r[15:08] <= rx_data_st_r;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fff962790>]",
		style=filled,
		typ=NonblockingSubstitution];
	"643:IF" -> "643:NS"	 [cond="['adr_cb']",
		label="(adr_cb[1:0] == 2'h1)",
		lineno=643];
	"820:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9fff9ad950>",
		fillcolor=springgreen,
		label="820:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"820:SS"	 [ast="<pyverilog.vparser.ast.SingleStatement object at 0x7f9fff9ad710>",
		fillcolor=aquamarine,
		label="820:SS",
		statements="[]",
		style=filled,
		typ=SingleStatement];
	"820:IF" -> "820:SS"	 [cond="['wr_done']",
		label="(wr_done === 1'bx)",
		lineno=820];
	"Leaf_633:AL"	 [def_var="['dtmp_sel_r']",
		label="Leaf_633:AL"];
	"634:NS" -> "Leaf_633:AL"	 [cond="[]",
		lineno=None];
	"580:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fff9290d0>",
		fillcolor=firebrick,
		label="580:NS
adr_cb <= adr[2:0];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fff9290d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_576:AL"	 [def_var="['adr_cb']",
		label="Leaf_576:AL"];
	"580:NS" -> "Leaf_576:AL"	 [cond="[]",
		lineno=None];
	"640:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9fff948e90>",
		fillcolor=springgreen,
		label="640:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"641:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f9fff962c10>",
		fillcolor=turquoise,
		label="641:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"640:IF" -> "641:BL"	 [cond="['rx_data_valid_r']",
		label=rx_data_valid_r,
		lineno=640];
	"749:SS"	 [ast="<pyverilog.vparser.ast.SingleStatement object at 0x7f9fffc62210>",
		fillcolor=aquamarine,
		label="749:SS",
		statements="[]",
		style=filled,
		typ=SingleStatement];
	"749:SS" -> "Leaf_725:AL"	 [cond="[]",
		lineno=None];
	"662:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fff967150>",
		fillcolor=firebrick,
		label="662:NS
wr_done_r <= rx_data_done_r;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fff967150>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_661:AL"	 [def_var="['wr_done_r']",
		label="Leaf_661:AL"];
	"662:NS" -> "Leaf_661:AL"	 [cond="[]",
		lineno=None];
	"882:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9fff9daa90>",
		fillcolor=cadetblue,
		label="882:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9fff9daa90>]",
		style=filled,
		typ=BlockingSubstitution];
	"882:BS" -> "Leaf_725:AL"	 [cond="[]",
		lineno=None];
	"877:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9fff9da810>",
		fillcolor=springgreen,
		label="877:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"877:SS"	 [ast="<pyverilog.vparser.ast.SingleStatement object at 0x7f9fff9da590>",
		fillcolor=aquamarine,
		label="877:SS",
		statements="[]",
		style=filled,
		typ=SingleStatement];
	"877:IF" -> "877:SS"	 [cond="['mack_r']",
		label="(mack_r === 1'bx)",
		lineno=877];
	"644:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9fff962ad0>",
		fillcolor=springgreen,
		label="644:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"644:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fff962b90>",
		fillcolor=firebrick,
		label="644:NS
dtmp_r[23:16] <= rx_data_st_r;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fff962b90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"644:IF" -> "644:NS"	 [cond="['adr_cb']",
		label="(adr_cb[1:0] == 2'h2)",
		lineno=644];
	"686:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9fffc4de10>",
		fillcolor=cadetblue,
		label="686:BS
tx_data_st = rd_buf1[15:08];",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9fffc4de10>]",
		style=filled,
		typ=BlockingSubstitution];
	"686:BS" -> "Leaf_679:AL"	 [cond="[]",
		lineno=None];
	"894:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9fff9daf90>",
		fillcolor=springgreen,
		label="894:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"894:SS"	 [ast="<pyverilog.vparser.ast.SingleStatement object at 0x7f9fff9dae10>",
		fillcolor=aquamarine,
		label="894:SS",
		statements="[]",
		style=filled,
		typ=SingleStatement];
	"894:IF" -> "894:SS"	 [cond="['abort']",
		label="(abort === 1'bx)",
		lineno=894];
	"677:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9fff967810>",
		fillcolor=springgreen,
		label="677:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"677:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fff967a50>",
		fillcolor=firebrick,
		label="677:NS
rd_buf1 <= mdin;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fff967a50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"677:IF" -> "677:NS"	 [cond="['fill_buf1']",
		label=fill_buf1,
		lineno=677];
	"581:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fff929290>",
		fillcolor=firebrick,
		label="581:NS
adr_cb <= adrb_next;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fff929290>]",
		style=filled,
		typ=NonblockingSubstitution];
	"581:NS" -> "Leaf_576:AL"	 [cond="[]",
		lineno=None];
	"566:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9fff93f210>",
		fillcolor=springgreen,
		label="566:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"567:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9fff93f390>",
		fillcolor=cadetblue,
		label="567:BS
adrw_next1 = adrw_next;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9fff93f390>]",
		style=filled,
		typ=BlockingSubstitution];
	"566:IF" -> "567:BS"	 [cond="['adrw_next', 'last_buf_adr', 'dma_en']",
		label="!(((adrw_next == last_buf_adr) && dma_en))",
		lineno=566];
	"566:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9fff93f190>",
		fillcolor=cadetblue,
		label="566:BS
adrw_next1 = { SSRAM_HADR + 1{ 1'b0 } };",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9fff93f190>]",
		style=filled,
		typ=BlockingSubstitution];
	"566:IF" -> "566:BS"	 [cond="['adrw_next', 'last_buf_adr', 'dma_en']",
		label="((adrw_next == last_buf_adr) && dma_en)",
		lineno=566];
	"849:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f9fff9dd650>",
		fillcolor=lightcyan,
		label="849:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"850:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f9fff9ddf50>",
		fillcolor=turquoise,
		label="850:BL
mreq_d = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9fff9ddc90>]",
		style=filled,
		typ=Block];
	"849:CA" -> "850:BL"	 [cond="[]",
		lineno=None];
	"584:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9fff9295d0>",
		fillcolor=springgreen,
		label="584:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"583:AL" -> "584:IF"	 [cond="[]",
		lineno=None];
	"645:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fff962f90>",
		fillcolor=firebrick,
		label="645:NS
dtmp_r[31:24] <= rx_data_st_r;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fff962f90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_637:AL"	 [def_var="['dtmp_r']",
		label="Leaf_637:AL"];
	"645:NS" -> "Leaf_637:AL"	 [cond="[]",
		lineno=None];
	"Leaf_676:AL"	 [def_var="['rd_buf1']",
		label="Leaf_676:AL"];
	"677:NS" -> "Leaf_676:AL"	 [cond="[]",
		lineno=None];
	"539:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fffd74090>",
		fillcolor=firebrick,
		label="539:NS
rx_data_st_r <= rx_data_st;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fffd74090>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_538:AL"	 [def_var="['rx_data_st_r']",
		label="Leaf_538:AL"];
	"539:NS" -> "Leaf_538:AL"	 [cond="[]",
		lineno=None];
	"Leaf_613:AL"	 [def_var="['sizu_c']",
		label="Leaf_613:AL"];
	"613:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f9fff93dc50>",
		clk_sens=True,
		fillcolor=gold,
		label="613:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rst', 'siz_inc', 'rx_dma_en_r', 'sizu_c']"];
	"Leaf_613:AL" -> "613:AL";
	"773:SS"	 [ast="<pyverilog.vparser.ast.SingleStatement object at 0x7f9fffc62d90>",
		fillcolor=aquamarine,
		label="773:SS",
		statements="[]",
		style=filled,
		typ=SingleStatement];
	"773:SS" -> "Leaf_725:AL"	 [cond="[]",
		lineno=None];
	"882:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9fff9daad0>",
		fillcolor=springgreen,
		label="882:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"882:IF" -> "882:BS"	 [cond="['abort']",
		label=abort,
		lineno=882];
	"884:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9fff9dac10>",
		fillcolor=springgreen,
		label="884:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"882:IF" -> "884:IF"	 [cond="['abort']",
		label="!(abort)",
		lineno=882];
	"720:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f9fffc55790>",
		clk_sens=True,
		fillcolor=gold,
		label="720:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rst', 'next_state']"];
	"722:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9fffc55990>",
		fillcolor=springgreen,
		label="722:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"720:AL" -> "722:IF"	 [cond="[]",
		lineno=None];
	"772:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9fffc62dd0>",
		fillcolor=springgreen,
		label="772:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"772:SS"	 [ast="<pyverilog.vparser.ast.SingleStatement object at 0x7f9fffc62c10>",
		fillcolor=aquamarine,
		label="772:SS",
		statements="[]",
		style=filled,
		typ=SingleStatement];
	"772:IF" -> "772:SS"	 [cond="['abort']",
		label="(abort === 1'bx)",
		lineno=772];
	"896:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9fff9e4450>",
		fillcolor=springgreen,
		label="896:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"896:SS"	 [ast="<pyverilog.vparser.ast.SingleStatement object at 0x7f9fff9e4210>",
		fillcolor=aquamarine,
		label="896:SS",
		statements="[]",
		style=filled,
		typ=SingleStatement];
	"896:IF" -> "896:SS"	 [cond="['adrb_is_3']",
		label="(adrb_is_3 === 1'bx)",
		lineno=896];
	"795:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9fff9e0950>",
		fillcolor=springgreen,
		label="795:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"795:SS"	 [ast="<pyverilog.vparser.ast.SingleStatement object at 0x7f9fff9e07d0>",
		fillcolor=aquamarine,
		label="795:SS",
		statements="[]",
		style=filled,
		typ=SingleStatement];
	"795:IF" -> "795:SS"	 [cond="['abort']",
		label="(abort === 1'bx)",
		lineno=795];
	"661:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f9fff968ed0>",
		clk_sens=True,
		fillcolor=gold,
		label="661:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rx_data_done_r']"];
	"661:AL" -> "662:NS"	 [cond="[]",
		lineno=None];
	"828:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9fff9adf90>",
		fillcolor=cadetblue,
		label="828:BS
next_state = MEM_WR2;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9fff9adf90>]",
		style=filled,
		typ=BlockingSubstitution];
	"828:BS" -> "Leaf_725:AL"	 [cond="[]",
		lineno=None];
	"570:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9fff93f850>",
		fillcolor=springgreen,
		label="570:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"570:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9fff93f890>",
		fillcolor=cadetblue,
		label="570:BS
adrw_next = adr_cw + { { SSRAM_HADR{ 1'b0 } }, 1'b1 };",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9fff93f890>]",
		style=filled,
		typ=BlockingSubstitution];
	"570:IF" -> "570:BS"	 [cond="['adr_incw']",
		label=adr_incw,
		lineno=570];
	"571:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9fff93fa50>",
		fillcolor=cadetblue,
		label="571:BS
adrw_next = adr_cw;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9fff93fa50>]",
		style=filled,
		typ=BlockingSubstitution];
	"570:IF" -> "571:BS"	 [cond="['adr_incw']",
		label="!(adr_incw)",
		lineno=570];
	"596:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fff929dd0>",
		fillcolor=firebrick,
		label="596:NS
sizd_c <= 14'h3fff;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fff929dd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_594:AL"	 [def_var="['sizd_c']",
		label="Leaf_594:AL"];
	"596:NS" -> "Leaf_594:AL"	 [cond="[]",
		lineno=None];
	"600:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9fff93d290>",
		fillcolor=springgreen,
		label="600:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"600:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fff93d410>",
		fillcolor=firebrick,
		label="600:NS
sizd_c <= sizd_c - 14'h1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fff93d410>]",
		style=filled,
		typ=NonblockingSubstitution];
	"600:IF" -> "600:NS"	 [cond="['siz_dec']",
		label=siz_dec,
		lineno=600];
	"516:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f9fff99d2d0>",
		def_var="['mreq']",
		fillcolor=deepskyblue,
		label="516:AS
mreq = mreq_d & !mack_r | word_done_r;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['mreq_d', 'mack_r', 'word_done_r']"];
	"527:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f9fff99d850>",
		clk_sens=True,
		fillcolor=gold,
		label="527:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['mreq', 'mack']"];
	"516:AS" -> "527:AL";
	"673:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f9fff9675d0>",
		clk_sens=True,
		fillcolor=gold,
		label="673:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['fill_buf0', 'mdin']"];
	"674:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9fff967510>",
		fillcolor=springgreen,
		label="674:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"673:AL" -> "674:IF"	 [cond="[]",
		lineno=None];
	"699:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f9fffc54cd0>",
		clk_sens=True,
		fillcolor=gold,
		label="699:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rst', 'rd_next', 'sizd_is_zero_d', 'sizd_c', 'rd_first']"];
	"701:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9fffc54ed0>",
		fillcolor=springgreen,
		label="701:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"699:AL" -> "701:IF"	 [cond="[]",
		lineno=None];
	"558:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f9fffd770d0>",
		clk_sens=True,
		fillcolor=gold,
		label="558:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['adrw_next1', 'adr', 'rx_dma_en_r', 'tx_dma_en_r']"];
	"559:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9fffd77450>",
		fillcolor=springgreen,
		label="559:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"558:AL" -> "559:IF"	 [cond="[]",
		lineno=None];
	"779:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9fff9e0450>",
		fillcolor=springgreen,
		label="779:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"779:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9fff9e0410>",
		fillcolor=cadetblue,
		label="779:BS
next_state = MEM_WR;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9fff9e0410>]",
		style=filled,
		typ=BlockingSubstitution];
	"779:IF" -> "779:BS"	 [cond="['mack_r']",
		label=mack_r,
		lineno=779];
	"781:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f9fff9e0590>",
		fillcolor=turquoise,
		label="781:BL
dtmp_sel = 1'b1;
mreq_d = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9fff9e05d0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9fff9e0710>]",
		style=filled,
		typ=Block];
	"779:IF" -> "781:BL"	 [cond="['mack_r']",
		label="!(mack_r)",
		lineno=779];
	"Leaf_548:AL"	 [def_var="['tx_dma_en_r']",
		label="Leaf_548:AL"];
	"Leaf_548:AL" -> "558:AL";
	"594:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f9fff929c10>",
		clk_sens=True,
		fillcolor=gold,
		label="594:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['siz_dec', 'sizd_c', 'tx_dma_en_r', 'rst', 'tx_dma_en', 'size']"];
	"Leaf_548:AL" -> "594:AL";
	"576:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f9fff93fb50>",
		clk_sens=True,
		fillcolor=gold,
		label="576:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rst', 'adrb_next', 'adr', 'rx_dma_en_r', 'tx_dma_en_r']"];
	"Leaf_548:AL" -> "576:AL";
	"725:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f9fffc5c2d0>",
		clk_sens=False,
		fillcolor=gold,
		label="725:AL",
		sens="['state', 'mack_r', 'abort', 'rx_dma_en_r', 'tx_dma_en_r', 'sizd_is_zero', 'wr_last', 'wr_done', 'rx_data_done_r2', 'rd_next', '\
adrb_is_3', 'send_zero_length_r']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['wr_last', 'rd_next', 'rx_data_done_r2', 'abort', 'rx_dma_en_r', 'send_zero_length_r', 'mack_r', 'sizd_is_zero', 'state', 'wr_done', '\
tx_dma_en_r', 'rst', 'adrb_is_3']"];
	"Leaf_548:AL" -> "725:AL";
	"759:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f9fffc62750>",
		fillcolor=turquoise,
		label="759:BL
next_state = MEM_RD1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9fffc629d0>]",
		style=filled,
		typ=Block];
	"759:BL" -> "Leaf_725:AL"	 [cond="[]",
		lineno=None];
	"637:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f9fff948b50>",
		clk_sens=True,
		fillcolor=gold,
		label="637:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rx_data_st_r', 'rx_data_valid_r', 'adr_cb', 'mdin', 'dtmp_sel_r']"];
	"Leaf_538:AL" -> "637:AL";
	"578:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9fff93fd50>",
		fillcolor=springgreen,
		label="578:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"578:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fff93fd10>",
		fillcolor=firebrick,
		label="578:NS
adr_cb <= 3'h0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fff93fd10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"578:IF" -> "578:NS"	 [cond="['rst']",
		label="(!rst)",
		lineno=578];
	"580:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9fff929110>",
		fillcolor=springgreen,
		label="580:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"578:IF" -> "580:IF"	 [cond="['rst']",
		label="!((!rst))",
		lineno=578];
	"Leaf_551:AL"	 [def_var="['rx_dma_en_r']",
		label="Leaf_551:AL"];
	"Leaf_551:AL" -> "558:AL";
	"Leaf_551:AL" -> "613:AL";
	"Leaf_551:AL" -> "576:AL";
	"Leaf_551:AL" -> "725:AL";
	"796:SS"	 [ast="<pyverilog.vparser.ast.SingleStatement object at 0x7f9fff9e09d0>",
		fillcolor=aquamarine,
		label="796:SS",
		statements="[]",
		style=filled,
		typ=SingleStatement];
	"796:SS" -> "Leaf_725:AL"	 [cond="[]",
		lineno=None];
	"828:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9fff9adfd0>",
		fillcolor=springgreen,
		label="828:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"828:IF" -> "828:BS"	 [cond="['wr_last']",
		label=wr_last,
		lineno=828];
	"830:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9fff9dd150>",
		fillcolor=springgreen,
		label="830:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"828:IF" -> "830:IF"	 [cond="['wr_last']",
		label="!(wr_last)",
		lineno=828];
	"551:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f9fffd74990>",
		clk_sens=True,
		fillcolor=gold,
		label="551:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rx_dma_en']"];
	"552:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fffd74b90>",
		fillcolor=firebrick,
		label="552:NS
rx_dma_en_r <= rx_dma_en;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fffd74b90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"551:AL" -> "552:NS"	 [cond="[]",
		lineno=None];
	"Leaf_725:AL" -> "633:AL";
	"Leaf_725:AL" -> "720:AL";
	"Leaf_725:AL" -> "516:AS";
	"Leaf_725:AL" -> "699:AL";
	"524:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f9fff99d590>",
		clk_sens=True,
		fillcolor=gold,
		label="524:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['mwe_d']"];
	"Leaf_725:AL" -> "524:AL";
	"602:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f9fff93d650>",
		def_var="['siz_dec']",
		fillcolor=deepskyblue,
		label="602:AS
siz_dec = rd_first & mack_r | rd_next & (sizd_c != 14'h0);",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['rd_first', 'mack_r', 'rd_next', 'sizd_c']"];
	"Leaf_725:AL" -> "602:AS";
	"658:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f9fff9688d0>",
		clk_sens=True,
		fillcolor=gold,
		label="658:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rx_data_valid_r', 'adr_cb', 'wr_last_en']"];
	"Leaf_725:AL" -> "658:AL";
	"622:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f9fff948090>",
		def_var="['siz_inc']",
		fillcolor=deepskyblue,
		label="622:AS
siz_inc = rx_data_valid_r;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['rx_data_valid_r']"];
	"622:AS" -> "613:AL";
	"641:BL" -> "643:IF"	 [cond="[]",
		lineno=None];
	"641:BL" -> "644:IF"	 [cond="[]",
		lineno=None];
	"645:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9fff962ed0>",
		fillcolor=springgreen,
		label="645:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"641:BL" -> "645:IF"	 [cond="[]",
		lineno=None];
	"642:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9fff962290>",
		fillcolor=springgreen,
		label="642:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"641:BL" -> "642:IF"	 [cond="[]",
		lineno=None];
	"588:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f9fff929a10>",
		def_var="['adr_incw']",
		fillcolor=deepskyblue,
		label="588:AS
adr_incw = !dtmp_sel_r & mack_r;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['dtmp_sel_r', 'mack_r']"];
	"569:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f9fff93f590>",
		clk_sens=False,
		fillcolor=gold,
		label="569:AL",
		sens="['adr_incw', 'adr_cw']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['adr_incw', 'adr_cw']"];
	"588:AS" -> "569:AL";
	"559:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fffd77390>",
		fillcolor=firebrick,
		label="559:NS
adr_cw <= adr[SSRAM_HADR+2:2];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fffd77390>]",
		style=filled,
		typ=NonblockingSubstitution];
	"559:NS" -> "Leaf_558:AL"	 [cond="[]",
		lineno=None];
	"701:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fffc54e90>",
		fillcolor=firebrick,
		label="701:NS
send_data_r <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fffc54e90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"701:IF" -> "701:NS"	 [cond="['rst']",
		label="(!rst)",
		lineno=701];
	"703:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9fffc55190>",
		fillcolor=springgreen,
		label="703:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"701:IF" -> "703:IF"	 [cond="['rst']",
		label="!((!rst))",
		lineno=701];
	"584:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9fff929590>",
		fillcolor=cadetblue,
		label="584:BS
adrb_next = adr_cb + 3'h1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9fff929590>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_583:AL"	 [def_var="['adrb_next']",
		label="Leaf_583:AL"];
	"584:BS" -> "Leaf_583:AL"	 [cond="[]",
		lineno=None];
	"Leaf_633:AL" -> "588:AS";
	"Leaf_633:AL" -> "637:AL";
	"866:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9fff9da350>",
		fillcolor=cadetblue,
		label="866:BS
next_state = MEM_RD2;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9fff9da350>]",
		style=filled,
		typ=BlockingSubstitution];
	"866:BS" -> "Leaf_725:AL"	 [cond="[]",
		lineno=None];
	"618:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fff9480d0>",
		fillcolor=firebrick,
		label="618:NS
sizu_c <= 11'h0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fff9480d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"618:NS" -> "Leaf_613:AL"	 [cond="[]",
		lineno=None];
	"818:SS"	 [ast="<pyverilog.vparser.ast.SingleStatement object at 0x7f9fff9ad390>",
		fillcolor=aquamarine,
		label="818:SS",
		statements="[]",
		style=filled,
		typ=SingleStatement];
	"818:SS" -> "Leaf_725:AL"	 [cond="[]",
		lineno=None];
	"679:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f9fff967d10>",
		clk_sens=False,
		fillcolor=gold,
		label="679:AL",
		sens="['adrb_next', 'rd_buf0', 'rd_buf1']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['adrb_next', 'rd_buf1', 'rd_buf0']"];
	"Leaf_676:AL" -> "679:AL";
	"788:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f9fff9e0c90>",
		fillcolor=turquoise,
		label="788:BL
mwe_d = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9fff9e0bd0>]",
		style=filled,
		typ=Block];
	"788:BL" -> "795:IF"	 [cond="[]",
		lineno=None];
	"796:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9fff9e0b90>",
		fillcolor=springgreen,
		label="796:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"788:BL" -> "796:IF"	 [cond="[]",
		lineno=None];
	"801:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9fff9e0e50>",
		fillcolor=springgreen,
		label="801:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"788:BL" -> "801:IF"	 [cond="[]",
		lineno=None];
	"674:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fff967750>",
		fillcolor=firebrick,
		label="674:NS
rd_buf0 <= mdin;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fff967750>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_673:AL"	 [def_var="['rd_buf0']",
		label="Leaf_673:AL"];
	"674:NS" -> "Leaf_673:AL"	 [cond="[]",
		lineno=None];
	"687:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f9fffc4df50>",
		fillcolor=lightcyan,
		label="687:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"687:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9fffc54110>",
		fillcolor=cadetblue,
		label="687:BS
tx_data_st = rd_buf1[23:16];",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9fffc54110>]",
		style=filled,
		typ=BlockingSubstitution];
	"687:CA" -> "687:BS"	 [cond="[]",
		lineno=None];
	"857:SS"	 [ast="<pyverilog.vparser.ast.SingleStatement object at 0x7f9fff9dd850>",
		fillcolor=aquamarine,
		label="857:SS",
		statements="[]",
		style=filled,
		typ=SingleStatement];
	"857:SS" -> "Leaf_725:AL"	 [cond="[]",
		lineno=None];
	"565:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f9fffd77e10>",
		clk_sens=False,
		fillcolor=gold,
		label="565:AL",
		sens="['dma_en', 'adrw_next', 'last_buf_adr']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['dma_en', 'last_buf_adr', 'adrw_next']"];
	"565:AL" -> "566:IF"	 [cond="[]",
		lineno=None];
	"Leaf_565:AL"	 [def_var="['adrw_next1']",
		label="Leaf_565:AL"];
	"Leaf_565:AL" -> "558:AL";
	"680:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f9fffc54190>",
		fillcolor=linen,
		label="680:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"680:CS" -> "687:CA"	 [cond="['adrb_next']",
		label="adrb_next[2:0]",
		lineno=680];
	"682:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f9fffc4d1d0>",
		fillcolor=lightcyan,
		label="682:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"680:CS" -> "682:CA"	 [cond="['adrb_next']",
		label="adrb_next[2:0]",
		lineno=680];
	"685:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f9fffc4d9d0>",
		fillcolor=lightcyan,
		label="685:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"680:CS" -> "685:CA"	 [cond="['adrb_next']",
		label="adrb_next[2:0]",
		lineno=680];
	"688:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f9fffc54250>",
		fillcolor=lightcyan,
		label="688:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"680:CS" -> "688:CA"	 [cond="['adrb_next']",
		label="adrb_next[2:0]",
		lineno=680];
	"686:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f9fffc4dc90>",
		fillcolor=lightcyan,
		label="686:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"680:CS" -> "686:CA"	 [cond="['adrb_next']",
		label="adrb_next[2:0]",
		lineno=680];
	"684:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f9fffc4d710>",
		fillcolor=lightcyan,
		label="684:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"680:CS" -> "684:CA"	 [cond="['adrb_next']",
		label="adrb_next[2:0]",
		lineno=680];
	"683:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f9fffc4d450>",
		fillcolor=lightcyan,
		label="683:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"680:CS" -> "683:CA"	 [cond="['adrb_next']",
		label="adrb_next[2:0]",
		lineno=680];
	"681:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f9fff967e90>",
		fillcolor=lightcyan,
		label="681:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"680:CS" -> "681:CA"	 [cond="['adrb_next']",
		label="adrb_next[2:0]",
		lineno=680];
	"524:AL" -> "525:NS"	 [cond="[]",
		lineno=None];
	"Leaf_625:AL"	 [def_var="['idma_done']",
		label="Leaf_625:AL"];
	"607:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fff93da50>",
		fillcolor=firebrick,
		label="607:NS
sizd_is_zero <= sizd_is_zero_d;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fff93da50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_606:AL"	 [def_var="['sizd_is_zero']",
		label="Leaf_606:AL"];
	"607:NS" -> "Leaf_606:AL"	 [cond="[]",
		lineno=None];
	"602:AS" -> "594:AL";
	"Leaf_527:AL"	 [def_var="['mack_r']",
		label="Leaf_527:AL"];
	"Leaf_527:AL" -> "516:AS";
	"Leaf_527:AL" -> "588:AS";
	"Leaf_527:AL" -> "602:AS";
	"691:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f9fffc545d0>",
		def_var="['fill_buf0']",
		fillcolor=deepskyblue,
		label="691:AS
fill_buf0 = !adr_cw[0] & mack_r;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['adr_cw', 'mack_r']"];
	"Leaf_527:AL" -> "691:AS";
	"692:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f9fffc54890>",
		def_var="['fill_buf1']",
		fillcolor=deepskyblue,
		label="692:AS
fill_buf1 = adr_cw[0] & mack_r;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['adr_cw', 'mack_r']"];
	"Leaf_527:AL" -> "692:AS";
	"Leaf_527:AL" -> "725:AL";
	"864:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9fff9da110>",
		fillcolor=springgreen,
		label="864:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"864:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9fff9da0d0>",
		fillcolor=cadetblue,
		label="864:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9fff9da0d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"864:IF" -> "864:BS"	 [cond="['abort']",
		label=abort,
		lineno=864];
	"866:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9fff9da250>",
		fillcolor=springgreen,
		label="866:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"864:IF" -> "866:IF"	 [cond="['abort']",
		label="!(abort)",
		lineno=864];
	"567:BS" -> "Leaf_565:AL"	 [cond="[]",
		lineno=None];
	"522:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f9fff99d5d0>",
		def_var="['madr']",
		fillcolor=deepskyblue,
		label="522:AS
madr = adr_cw;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['adr_cw']"];
	"864:BS" -> "Leaf_725:AL"	 [cond="[]",
		lineno=None];
	"901:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9fff9e4850>",
		fillcolor=cadetblue,
		label="901:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9fff9e4850>]",
		style=filled,
		typ=BlockingSubstitution];
	"901:BS" -> "Leaf_725:AL"	 [cond="[]",
		lineno=None];
	"876:SS"	 [ast="<pyverilog.vparser.ast.SingleStatement object at 0x7f9fff9da450>",
		fillcolor=aquamarine,
		label="876:SS",
		statements="[]",
		style=filled,
		typ=SingleStatement];
	"876:SS" -> "Leaf_725:AL"	 [cond="[]",
		lineno=None];
	"578:NS" -> "Leaf_576:AL"	 [cond="[]",
		lineno=None];
	"691:AS" -> "673:AL";
	"659:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fff968c90>",
		fillcolor=firebrick,
		label="659:NS
wr_last <= (adr_cb[1:0] != 2'h0) & !rx_data_valid_r & wr_last_en;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fff968c90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_658:AL"	 [def_var="['wr_last']",
		label="Leaf_658:AL"];
	"659:NS" -> "Leaf_658:AL"	 [cond="[]",
		lineno=None];
	"869:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f9fff9da910>",
		fillcolor=turquoise,
		label="869:BL
mreq_d = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9fff9da850>]",
		style=filled,
		typ=Block];
	"869:BL" -> "877:IF"	 [cond="[]",
		lineno=None];
	"869:BL" -> "882:IF"	 [cond="[]",
		lineno=None];
	"876:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9fff9da5d0>",
		fillcolor=springgreen,
		label="876:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"869:BL" -> "876:IF"	 [cond="[]",
		lineno=None];
	"682:CA" -> "682:BS"	 [cond="[]",
		lineno=None];
	"676:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f9fff9678d0>",
		clk_sens=True,
		fillcolor=gold,
		label="676:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['mdin', 'fill_buf1']"];
	"692:AS" -> "676:AL";
	"Leaf_720:AL"	 [def_var="['state']",
		label="Leaf_720:AL"];
	"Leaf_720:AL" -> "725:AL";
	"901:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9fff9e4890>",
		fillcolor=springgreen,
		label="901:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"901:IF" -> "901:BS"	 [cond="['sizd_is_zero', 'abort']",
		label="(sizd_is_zero || abort)",
		lineno=901];
	"903:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9fff9e4a50>",
		fillcolor=springgreen,
		label="903:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"901:IF" -> "903:IF"	 [cond="['sizd_is_zero', 'abort']",
		label="!((sizd_is_zero || abort))",
		lineno=901];
	"765:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f9fffc62b10>",
		fillcolor=turquoise,
		label="765:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"765:BL" -> "772:IF"	 [cond="[]",
		lineno=None];
	"773:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9fffc62e50>",
		fillcolor=springgreen,
		label="773:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"765:BL" -> "773:IF"	 [cond="[]",
		lineno=None];
	"777:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9fff9e01d0>",
		fillcolor=springgreen,
		label="777:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"765:BL" -> "777:IF"	 [cond="[]",
		lineno=None];
	"850:BL" -> "858:IF"	 [cond="[]",
		lineno=None];
	"850:BL" -> "864:IF"	 [cond="[]",
		lineno=None];
	"863:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9fff9dddd0>",
		fillcolor=springgreen,
		label="863:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"850:BL" -> "863:IF"	 [cond="[]",
		lineno=None];
	"857:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9fff9dda10>",
		fillcolor=springgreen,
		label="857:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"850:BL" -> "857:IF"	 [cond="[]",
		lineno=None];
	"569:AL" -> "570:IF"	 [cond="[]",
		lineno=None];
	"903:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9fff9e4b50>",
		fillcolor=cadetblue,
		label="903:BS
next_state = MEM_RD2;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9fff9e4b50>]",
		style=filled,
		typ=BlockingSubstitution];
	"903:BS" -> "Leaf_725:AL"	 [cond="[]",
		lineno=None];
	"866:IF" -> "866:BS"	 [cond="['mack_r']",
		label=mack_r,
		lineno=866];
	"Leaf_544:AL"	 [def_var="['rx_data_done_r2']",
		label="Leaf_544:AL"];
	"Leaf_544:AL" -> "725:AL";
	"684:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9fffc4d890>",
		fillcolor=cadetblue,
		label="684:BS
tx_data_st = rd_buf0[31:24];",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9fffc4d890>]",
		style=filled,
		typ=BlockingSubstitution];
	"684:BS" -> "Leaf_679:AL"	 [cond="[]",
		lineno=None];
	"818:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9fff9ad510>",
		fillcolor=springgreen,
		label="818:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"818:IF" -> "818:SS"	 [cond="['abort']",
		label="(abort === 1'bx)",
		lineno=818];
	"596:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9fff929e10>",
		fillcolor=springgreen,
		label="596:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"594:AL" -> "596:IF"	 [cond="[]",
		lineno=None];
	"Leaf_651:AL"	 [def_var="['word_done_r']",
		label="Leaf_651:AL"];
	"Leaf_651:AL" -> "516:AS";
	"Leaf_651:AL" -> "651:AL";
	"618:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9fff948110>",
		fillcolor=springgreen,
		label="618:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"618:IF" -> "618:NS"	 [cond="['rx_dma_en_r']",
		label=rx_dma_en_r,
		lineno=618];
	"620:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9fff948250>",
		fillcolor=springgreen,
		label="620:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"618:IF" -> "620:IF"	 [cond="['rx_dma_en_r']",
		label="!(rx_dma_en_r)",
		lineno=618];
	"685:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9fffc4db50>",
		fillcolor=cadetblue,
		label="685:BS
tx_data_st = rd_buf1[07:00];",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9fffc4db50>]",
		style=filled,
		typ=BlockingSubstitution];
	"685:CA" -> "685:BS"	 [cond="[]",
		lineno=None];
	"738:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f9fffc62650>",
		fillcolor=turquoise,
		label="738:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"745:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9fffc5cc90>",
		fillcolor=springgreen,
		label="745:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"738:BL" -> "745:IF"	 [cond="[]",
		lineno=None];
	"754:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9fffc62410>",
		fillcolor=springgreen,
		label="754:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"738:BL" -> "754:IF"	 [cond="[]",
		lineno=None];
	"758:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9fffc62890>",
		fillcolor=springgreen,
		label="758:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"738:BL" -> "758:IF"	 [cond="[]",
		lineno=None];
	"705:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fffc55590>",
		fillcolor=firebrick,
		label="705:NS
send_data_r <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fffc55590>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_699:AL"	 [def_var="['send_data_r']",
		label="Leaf_699:AL"];
	"705:NS" -> "Leaf_699:AL"	 [cond="[]",
		lineno=None];
	"Leaf_673:AL" -> "679:AL";
	"723:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fffc55ad0>",
		fillcolor=firebrick,
		label="723:NS
state <= next_state;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fffc55ad0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"722:IF" -> "723:NS"	 [cond="['rst']",
		label="!((!rst))",
		lineno=722];
	"722:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fffc55950>",
		fillcolor=firebrick,
		label="722:NS
state <= IDLE;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fffc55950>]",
		style=filled,
		typ=NonblockingSubstitution];
	"722:IF" -> "722:NS"	 [cond="['rst']",
		label="(!rst)",
		lineno=722];
	"Leaf_606:AL" -> "725:AL";
	"779:BS" -> "Leaf_725:AL"	 [cond="[]",
		lineno=None];
	"747:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9fffc5cfd0>",
		fillcolor=springgreen,
		label="747:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"747:SS"	 [ast="<pyverilog.vparser.ast.SingleStatement object at 0x7f9fffc5ce10>",
		fillcolor=aquamarine,
		label="747:SS",
		statements="[]",
		style=filled,
		typ=SingleStatement];
	"747:IF" -> "747:SS"	 [cond="['rx_dma_en_r']",
		label="(rx_dma_en_r === 1'bx)",
		lineno=747];
	"781:BL" -> "Leaf_725:AL"	 [cond="[]",
		lineno=None];
	"674:IF" -> "674:NS"	 [cond="['fill_buf0']",
		label=fill_buf0,
		lineno=674];
	"707:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f9fffc55550>",
		def_var="['send_data']",
		fillcolor=deepskyblue,
		label="707:AS
send_data = send_data_r | send_zero_length_r;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['send_data_r', 'send_zero_length_r']"];
	"Leaf_699:AL" -> "707:AS";
	"615:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9fff93ddd0>",
		fillcolor=springgreen,
		label="615:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"613:AL" -> "615:IF"	 [cond="[]",
		lineno=None];
	"895:SS"	 [ast="<pyverilog.vparser.ast.SingleStatement object at 0x7f9fff9e4050>",
		fillcolor=aquamarine,
		label="895:SS",
		statements="[]",
		style=filled,
		typ=SingleStatement];
	"895:SS" -> "Leaf_725:AL"	 [cond="[]",
		lineno=None];
	"903:IF" -> "903:BS"	 [cond="['adrb_is_3', 'rd_next']",
		label="(adrb_is_3 && rd_next)",
		lineno=903];
	"542:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fffd74390>",
		fillcolor=firebrick,
		label="542:NS
rx_data_done_r <= rx_data_done;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fffd74390>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_541:AL"	 [def_var="['rx_data_done_r']",
		label="Leaf_541:AL"];
	"542:NS" -> "Leaf_541:AL"	 [cond="[]",
		lineno=None];
	"681:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9fffc4d050>",
		fillcolor=cadetblue,
		label="681:BS
tx_data_st = rd_buf0[07:00];",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9fffc4d050>]",
		style=filled,
		typ=BlockingSubstitution];
	"681:BS" -> "Leaf_679:AL"	 [cond="[]",
		lineno=None];
	"688:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9fffc543d0>",
		fillcolor=cadetblue,
		label="688:BS
tx_data_st = rd_buf1[31:24];",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9fffc543d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"688:CA" -> "688:BS"	 [cond="[]",
		lineno=None];
	"887:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f9fff9e4710>",
		fillcolor=turquoise,
		label="887:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"887:BL" -> "894:IF"	 [cond="[]",
		lineno=None];
	"887:BL" -> "896:IF"	 [cond="[]",
		lineno=None];
	"887:BL" -> "901:IF"	 [cond="[]",
		lineno=None];
	"897:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9fff9e4650>",
		fillcolor=springgreen,
		label="897:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"887:BL" -> "897:IF"	 [cond="[]",
		lineno=None];
	"895:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9fff9e4250>",
		fillcolor=springgreen,
		label="895:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"887:BL" -> "895:IF"	 [cond="[]",
		lineno=None];
	"749:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9fffc62450>",
		fillcolor=springgreen,
		label="749:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"749:IF" -> "749:SS"	 [cond="['abort']",
		label="(abort === 1'bx)",
		lineno=749];
	"683:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9fffc4d5d0>",
		fillcolor=cadetblue,
		label="683:BS
tx_data_st = rd_buf0[23:16];",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9fffc4d5d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"683:BS" -> "Leaf_679:AL"	 [cond="[]",
		lineno=None];
	"642:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fff962350>",
		fillcolor=firebrick,
		label="642:NS
dtmp_r[07:00] <= rx_data_st_r;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fff962350>]",
		style=filled,
		typ=NonblockingSubstitution];
	"642:NS" -> "Leaf_637:AL"	 [cond="[]",
		lineno=None];
	"772:SS" -> "Leaf_725:AL"	 [cond="[]",
		lineno=None];
	"638:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fff948cd0>",
		fillcolor=firebrick,
		label="638:NS
dtmp_r <= mdin;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fff948cd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"638:NS" -> "Leaf_637:AL"	 [cond="[]",
		lineno=None];
	"652:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fff968610>",
		fillcolor=firebrick,
		label="652:NS
word_done_r <= word_done & !word_done_r;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fff968610>]",
		style=filled,
		typ=NonblockingSubstitution];
	"651:AL" -> "652:NS"	 [cond="[]",
		lineno=None];
	"796:IF" -> "796:SS"	 [cond="['rx_data_done_r2']",
		label="(rx_data_done_r2 === 1'bx)",
		lineno=796];
	"686:CA" -> "686:BS"	 [cond="[]",
		lineno=None];
	"863:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9fff9dded0>",
		fillcolor=cadetblue,
		label="863:BS
rd_first = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9fff9dded0>]",
		style=filled,
		typ=BlockingSubstitution];
	"863:IF" -> "863:BS"	 [cond="['mack_r']",
		label=mack_r,
		lineno=863];
	"841:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9fff9dd410>",
		fillcolor=springgreen,
		label="841:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"841:SS"	 [ast="<pyverilog.vparser.ast.SingleStatement object at 0x7f9fff9dd210>",
		fillcolor=aquamarine,
		label="841:SS",
		statements="[]",
		style=filled,
		typ=SingleStatement];
	"841:IF" -> "841:SS"	 [cond="['mack_r']",
		label="(mack_r === 1'bx)",
		lineno=841];
	"Leaf_576:AL" -> "583:AL";
	"694:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f9fffc54b10>",
		def_var="['adrb_is_3']",
		fillcolor=deepskyblue,
		label="694:AS
adrb_is_3 = adr_cb[1:0] == 2'h3;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['adr_cb']"];
	"Leaf_576:AL" -> "694:AS";
	"Leaf_576:AL" -> "637:AL";
	"648:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f9fff948c10>",
		clk_sens=True,
		fillcolor=gold,
		label="648:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['wr_last', 'rx_data_valid_r', 'adr_cb']"];
	"Leaf_576:AL" -> "648:AL";
	"Leaf_576:AL" -> "658:AL";
	"541:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f9fffd74110>",
		clk_sens=True,
		fillcolor=gold,
		label="541:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rx_data_done']"];
	"541:AL" -> "542:NS"	 [cond="[]",
		lineno=None];
	"803:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9fff9e0fd0>",
		fillcolor=springgreen,
		label="803:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"804:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f9fff9ad110>",
		fillcolor=turquoise,
		label="804:BL
wr_last_en = 1'b1;
next_state = MEM_WR1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9fff9ad150>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9fff9ad290>]",
		style=filled,
		typ=Block];
	"803:IF" -> "804:BL"	 [cond="['rx_data_done_r2']",
		label=rx_data_done_r2,
		lineno=803];
	"645:IF" -> "645:NS"	 [cond="['adr_cb']",
		label="(adr_cb[1:0] == 2'h3)",
		lineno=645];
	"826:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9fff9add50>",
		fillcolor=springgreen,
		label="826:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"826:IF" -> "828:IF"	 [cond="['abort']",
		label="!(abort)",
		lineno=826];
	"826:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9fff9add10>",
		fillcolor=cadetblue,
		label="826:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9fff9add10>]",
		style=filled,
		typ=BlockingSubstitution];
	"826:IF" -> "826:BS"	 [cond="['abort']",
		label=abort,
		lineno=826];
	"Leaf_535:AL"	 [def_var="['rx_data_valid_r']",
		label="Leaf_535:AL"];
	"Leaf_535:AL" -> "587:AS";
	"Leaf_535:AL" -> "622:AS";
	"Leaf_535:AL" -> "637:AL";
	"Leaf_535:AL" -> "648:AL";
	"Leaf_535:AL" -> "658:AL";
	"Leaf_583:AL" -> "576:AL";
	"Leaf_583:AL" -> "679:AL";
	"737:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f9fffc5cb50>",
		fillcolor=lightcyan,
		label="737:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"737:CA" -> "738:BL"	 [cond="[]",
		lineno=None];
	"604:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f9fff93d790>",
		def_var="['sizd_is_zero_d']",
		fillcolor=deepskyblue,
		label="604:AS
sizd_is_zero_d = sizd_c == 14'h0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['sizd_c']"];
	"604:AS" -> "699:AL";
	"625:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f9fff948150>",
		clk_sens=True,
		fillcolor=gold,
		label="625:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rx_data_done_r', 'sizd_is_zero_d']"];
	"604:AS" -> "625:AL";
	"606:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f9fff93d750>",
		clk_sens=True,
		fillcolor=gold,
		label="606:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['sizd_is_zero_d']"];
	"604:AS" -> "606:AL";
	"536:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fff99dd90>",
		fillcolor=firebrick,
		label="536:NS
rx_data_valid_r <= rx_data_valid;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fff99dd90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"536:NS" -> "Leaf_535:AL"	 [cond="[]",
		lineno=None];
	"Leaf_658:AL" -> "648:AL";
	"Leaf_658:AL" -> "725:AL";
	"626:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fff9486d0>",
		fillcolor=firebrick,
		label="626:NS
idma_done <= rx_data_done_r | sizd_is_zero_d;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fff9486d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"625:AL" -> "626:NS"	 [cond="[]",
		lineno=None];
	"585:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9fff929710>",
		fillcolor=cadetblue,
		label="585:BS
adrb_next = adr_cb;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9fff929710>]",
		style=filled,
		typ=BlockingSubstitution];
	"585:BS" -> "Leaf_583:AL"	 [cond="[]",
		lineno=None];
	"748:SS"	 [ast="<pyverilog.vparser.ast.SingleStatement object at 0x7f9fffc62050>",
		fillcolor=aquamarine,
		label="748:SS",
		statements="[]",
		style=filled,
		typ=SingleStatement];
	"748:SS" -> "Leaf_725:AL"	 [cond="[]",
		lineno=None];
	"857:IF" -> "857:SS"	 [cond="['abort']",
		label="(abort === 1'bx)",
		lineno=857];
	"863:BS" -> "Leaf_725:AL"	 [cond="[]",
		lineno=None];
	"Leaf_569:AL"	 [def_var="['adrw_next']",
		label="Leaf_569:AL"];
	"570:BS" -> "Leaf_569:AL"	 [cond="[]",
		lineno=None];
	"576:AL" -> "578:IF"	 [cond="[]",
		lineno=None];
	"728:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f9fffc5c9d0>",
		fillcolor=turquoise,
		label="728:BL
next_state = state;
mreq_d = 1'b0;
mwe_d = 1'b0;
rd_first = 1'b0;
dtmp_sel = 1'b0;
wr_last_en = 1'b0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9fffc5c350>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9fffc5c490>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9fffc5c5d0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9fffc5c710>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9fffc5c850>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9fffc5c990>]",
		style=filled,
		typ=Block];
	"736:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f9fff9dad90>",
		fillcolor=linen,
		label="736:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"728:BL" -> "736:CS"	 [cond="[]",
		lineno=None];
	"642:IF" -> "642:NS"	 [cond="['adr_cb']",
		label="(adr_cb[1:0] == 2'h0)",
		lineno=642];
	"703:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fffc55150>",
		fillcolor=firebrick,
		label="703:NS
send_data_r <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fffc55150>]",
		style=filled,
		typ=NonblockingSubstitution];
	"703:NS" -> "Leaf_699:AL"	 [cond="[]",
		lineno=None];
	"896:SS" -> "Leaf_725:AL"	 [cond="[]",
		lineno=None];
	"764:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f9fffc62a90>",
		fillcolor=lightcyan,
		label="764:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"764:CA" -> "765:BL"	 [cond="[]",
		lineno=None];
	"897:IF" -> "897:SS"	 [cond="['rd_next']",
		label="(rd_next === 1'bx)",
		lineno=897];
	"833:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f9fff9adcd0>",
		fillcolor=lightcyan,
		label="833:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"834:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f9fff9dd510>",
		fillcolor=turquoise,
		label="834:BL
mwe_d = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9fff9dd450>]",
		style=filled,
		typ=Block];
	"833:CA" -> "834:BL"	 [cond="[]",
		lineno=None];
	"528:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fff99da90>",
		fillcolor=firebrick,
		label="528:NS
mack_r <= mreq & mack;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fff99da90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"528:NS" -> "Leaf_527:AL"	 [cond="[]",
		lineno=None];
	"830:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9fff9dd250>",
		fillcolor=cadetblue,
		label="830:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9fff9dd250>]",
		style=filled,
		typ=BlockingSubstitution];
	"830:IF" -> "830:BS"	 [cond="['wr_done']",
		label=wr_done,
		lineno=830];
	"723:NS" -> "Leaf_720:AL"	 [cond="[]",
		lineno=None];
	"676:AL" -> "677:IF"	 [cond="[]",
		lineno=None];
	"559:IF" -> "560:NS"	 [cond="['rx_dma_en_r', 'tx_dma_en_r']",
		label="!((rx_dma_en_r || tx_dma_en_r))",
		lineno=559];
	"559:IF" -> "559:NS"	 [cond="['rx_dma_en_r', 'tx_dma_en_r']",
		label="(rx_dma_en_r || tx_dma_en_r)",
		lineno=559];
	"868:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f9fff9da150>",
		fillcolor=lightcyan,
		label="868:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"868:CA" -> "869:BL"	 [cond="[]",
		lineno=None];
	"894:SS" -> "Leaf_725:AL"	 [cond="[]",
		lineno=None];
	"665:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fff9673d0>",
		fillcolor=firebrick,
		label="665:NS
wr_done <= wr_done_r;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fff9673d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_664:AL"	 [def_var="['wr_done']",
		label="Leaf_664:AL"];
	"665:NS" -> "Leaf_664:AL"	 [cond="[]",
		lineno=None];
	"746:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f9fffc5cf90>",
		fillcolor=turquoise,
		label="746:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"745:IF" -> "746:BL"	 [cond="['rst']",
		label=rst,
		lineno=745];
	"656:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9fff968750>",
		fillcolor=springgreen,
		label="656:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"656:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fff968990>",
		fillcolor=firebrick,
		label="656:NS
dout_r <= dtmp_r;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fff968990>]",
		style=filled,
		typ=NonblockingSubstitution];
	"656:IF" -> "656:NS"	 [cond="['word_done']",
		label=word_done,
		lineno=656];
	"535:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f9fff99dad0>",
		clk_sens=True,
		fillcolor=gold,
		label="535:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rx_data_valid']"];
	"535:AL" -> "536:NS"	 [cond="[]",
		lineno=None];
	"876:IF" -> "876:SS"	 [cond="['abort']",
		label="(abort === 1'bx)",
		lineno=876];
	"820:SS" -> "Leaf_725:AL"	 [cond="[]",
		lineno=None];
	"Leaf_541:AL" -> "661:AL";
	"Leaf_541:AL" -> "625:AL";
	"544:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f9fffd74410>",
		clk_sens=True,
		fillcolor=gold,
		label="544:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rx_data_done_r']"];
	"Leaf_541:AL" -> "544:AL";
	"811:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f9fff9adb50>",
		fillcolor=turquoise,
		label="811:BL
mwe_d = 1'b1;
wr_last_en = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9fff9ad990>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9fff9adad0>]",
		style=filled,
		typ=Block];
	"811:BL" -> "820:IF"	 [cond="[]",
		lineno=None];
	"811:BL" -> "818:IF"	 [cond="[]",
		lineno=None];
	"811:BL" -> "826:IF"	 [cond="[]",
		lineno=None];
	"819:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9fff9ad750>",
		fillcolor=springgreen,
		label="819:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"811:BL" -> "819:IF"	 [cond="[]",
		lineno=None];
	"877:SS" -> "Leaf_725:AL"	 [cond="[]",
		lineno=None];
	"804:BL" -> "Leaf_725:AL"	 [cond="[]",
		lineno=None];
	"620:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fff9483d0>",
		fillcolor=firebrick,
		label="620:NS
sizu_c <= sizu_c + 11'h1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fff9483d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"620:IF" -> "620:NS"	 [cond="['siz_inc']",
		label=siz_inc,
		lineno=620];
	"755:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f9fffc62490>",
		fillcolor=turquoise,
		label="755:BL
next_state = WAIT_MRD;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9fffc62610>]",
		style=filled,
		typ=Block];
	"755:BL" -> "Leaf_725:AL"	 [cond="[]",
		lineno=None];
	"858:SS" -> "Leaf_725:AL"	 [cond="[]",
		lineno=None];
	"684:CA" -> "684:BS"	 [cond="[]",
		lineno=None];
	"596:IF" -> "596:NS"	 [cond="['rst']",
		label="(!rst)",
		lineno=596];
	"598:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9fff93d150>",
		fillcolor=springgreen,
		label="598:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"596:IF" -> "598:IF"	 [cond="['rst']",
		label="!((!rst))",
		lineno=596];
	"606:AL" -> "607:NS"	 [cond="[]",
		lineno=None];
	"638:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9fff948d10>",
		fillcolor=springgreen,
		label="638:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"638:IF" -> "640:IF"	 [cond="['dtmp_sel_r']",
		label="!(dtmp_sel_r)",
		lineno=638];
	"638:IF" -> "638:NS"	 [cond="['dtmp_sel_r']",
		label=dtmp_sel_r,
		lineno=638];
	"694:AS" -> "725:AL";
	"600:NS" -> "Leaf_594:AL"	 [cond="[]",
		lineno=None];
	"830:BS" -> "Leaf_725:AL"	 [cond="[]",
		lineno=None];
	"795:SS" -> "Leaf_725:AL"	 [cond="[]",
		lineno=None];
	"Leaf_554:AL"	 [def_var="['send_zero_length_r']",
		label="Leaf_554:AL"];
	"Leaf_554:AL" -> "707:AS";
	"Leaf_554:AL" -> "725:AL";
	"Leaf_655:AL"	 [def_var="['dout_r']",
		label="Leaf_655:AL"];
	"656:NS" -> "Leaf_655:AL"	 [cond="[]",
		lineno=None];
	"679:AL" -> "680:CS"	 [cond="[]",
		lineno=None];
	"598:IF" -> "600:IF"	 [cond="['tx_dma_en', 'tx_dma_en_r']",
		label="!((tx_dma_en || tx_dma_en_r))",
		lineno=598];
	"598:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fff93d110>",
		fillcolor=firebrick,
		label="598:NS
sizd_c <= size;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fff93d110>]",
		style=filled,
		typ=NonblockingSubstitution];
	"598:IF" -> "598:NS"	 [cond="['tx_dma_en', 'tx_dma_en_r']",
		label="(tx_dma_en || tx_dma_en_r)",
		lineno=598];
	"884:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9fff9dad10>",
		fillcolor=cadetblue,
		label="884:BS
next_state = MEM_RD3;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9fff9dad10>]",
		style=filled,
		typ=BlockingSubstitution];
	"884:BS" -> "Leaf_725:AL"	 [cond="[]",
		lineno=None];
	"571:BS" -> "Leaf_569:AL"	 [cond="[]",
		lineno=None];
	"626:NS" -> "Leaf_625:AL"	 [cond="[]",
		lineno=None];
	"754:IF" -> "755:BL"	 [cond="['rx_dma_en_r', 'abort']",
		label="(rx_dma_en_r && !abort)",
		lineno=754];
	"644:NS" -> "Leaf_637:AL"	 [cond="[]",
		lineno=None];
	"Leaf_664:AL" -> "725:AL";
	"688:BS" -> "Leaf_679:AL"	 [cond="[]",
		lineno=None];
	"773:IF" -> "773:SS"	 [cond="['mack_r']",
		label="(mack_r === 1'bx)",
		lineno=773];
	"649:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fff9682d0>",
		fillcolor=firebrick,
		label="649:NS
word_done <= (adr_cb[1:0] == 2'h3) & rx_data_valid_r | wr_last;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fff9682d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"649:NS" -> "Leaf_648:AL"	 [cond="[]",
		lineno=None];
	"548:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f9fffd746d0>",
		clk_sens=True,
		fillcolor=gold,
		label="548:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['tx_dma_en']"];
	"549:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fffd74910>",
		fillcolor=firebrick,
		label="549:NS
tx_dma_en_r <= tx_dma_en;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fffd74910>]",
		style=filled,
		typ=NonblockingSubstitution];
	"548:AL" -> "549:NS"	 [cond="[]",
		lineno=None];
	"746:BL" -> "747:IF"	 [cond="[]",
		lineno=None];
	"746:BL" -> "749:IF"	 [cond="[]",
		lineno=None];
	"748:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9fffc62250>",
		fillcolor=springgreen,
		label="748:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"746:BL" -> "748:IF"	 [cond="[]",
		lineno=None];
	"787:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f9fff9e0210>",
		fillcolor=lightcyan,
		label="787:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"787:CA" -> "788:BL"	 [cond="[]",
		lineno=None];
	"687:BS" -> "Leaf_679:AL"	 [cond="[]",
		lineno=None];
	"615:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fff93de10>",
		fillcolor=firebrick,
		label="615:NS
sizu_c <= 11'h0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fff93de10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"615:NS" -> "Leaf_613:AL"	 [cond="[]",
		lineno=None];
	"683:CA" -> "683:BS"	 [cond="[]",
		lineno=None];
	"652:NS" -> "Leaf_651:AL"	 [cond="[]",
		lineno=None];
	"886:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f9fff9dab10>",
		fillcolor=lightcyan,
		label="886:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"886:CA" -> "887:BL"	 [cond="[]",
		lineno=None];
	"655:AL" -> "656:IF"	 [cond="[]",
		lineno=None];
	"549:NS" -> "Leaf_548:AL"	 [cond="[]",
		lineno=None];
	"826:BS" -> "Leaf_725:AL"	 [cond="[]",
		lineno=None];
	"747:SS" -> "Leaf_725:AL"	 [cond="[]",
		lineno=None];
	"545:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fffd74690>",
		fillcolor=firebrick,
		label="545:NS
rx_data_done_r2 <= rx_data_done_r;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fffd74690>]",
		style=filled,
		typ=NonblockingSubstitution];
	"545:NS" -> "Leaf_544:AL"	 [cond="[]",
		lineno=None];
	"643:NS" -> "Leaf_637:AL"	 [cond="[]",
		lineno=None];
	"758:IF" -> "759:BL"	 [cond="['tx_dma_en_r', 'abort', 'send_zero_length_r']",
		label="(tx_dma_en_r && !abort && !send_zero_length_r)",
		lineno=758];
	"801:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9fff9e0e10>",
		fillcolor=cadetblue,
		label="801:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9fff9e0e10>]",
		style=filled,
		typ=BlockingSubstitution];
	"801:BS" -> "Leaf_725:AL"	 [cond="[]",
		lineno=None];
	"895:IF" -> "895:SS"	 [cond="['sizd_is_zero']",
		label="(sizd_is_zero === 1'bx)",
		lineno=895];
	"Leaf_558:AL" -> "522:AS";
	"Leaf_558:AL" -> "691:AS";
	"Leaf_558:AL" -> "692:AS";
	"Leaf_558:AL" -> "569:AL";
	"810:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f9fff9e0dd0>",
		fillcolor=lightcyan,
		label="810:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"810:CA" -> "811:BL"	 [cond="[]",
		lineno=None];
	"637:AL" -> "638:IF"	 [cond="[]",
		lineno=None];
	"552:NS" -> "Leaf_551:AL"	 [cond="[]",
		lineno=None];
	"819:IF" -> "819:SS"	 [cond="['wr_last']",
		label="(wr_last === 1'bx)",
		lineno=819];
	"562:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f9fffd77150>",
		clk_sens=True,
		fillcolor=gold,
		label="562:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['adr', 'buf_size']"];
	"563:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fffd77a90>",
		fillcolor=firebrick,
		label="563:NS
last_buf_adr <= adr + { { SSRAM_HADR + 2 - 13{ 1'b0 } }, buf_size };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fffd77a90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"562:AL" -> "563:NS"	 [cond="[]",
		lineno=None];
	"Leaf_562:AL"	 [def_var="['last_buf_adr']",
		label="Leaf_562:AL"];
	"563:NS" -> "Leaf_562:AL"	 [cond="[]",
		lineno=None];
	"801:IF" -> "803:IF"	 [cond="['abort']",
		label="!(abort)",
		lineno=801];
	"801:IF" -> "801:BS"	 [cond="['abort']",
		label=abort,
		lineno=801];
	"648:AL" -> "649:NS"	 [cond="[]",
		lineno=None];
	"620:NS" -> "Leaf_613:AL"	 [cond="[]",
		lineno=None];
	"658:AL" -> "659:NS"	 [cond="[]",
		lineno=None];
	"685:BS" -> "Leaf_679:AL"	 [cond="[]",
		lineno=None];
	"580:IF" -> "580:NS"	 [cond="['rx_dma_en_r', 'tx_dma_en_r']",
		label="(rx_dma_en_r || tx_dma_en_r)",
		lineno=580];
	"580:IF" -> "581:NS"	 [cond="['rx_dma_en_r', 'tx_dma_en_r']",
		label="!((rx_dma_en_r || tx_dma_en_r))",
		lineno=580];
	"681:CA" -> "681:BS"	 [cond="[]",
		lineno=None];
	"736:CS" -> "849:CA"	 [cond="['state']",
		label=state,
		lineno=736];
	"736:CS" -> "737:CA"	 [cond="['state']",
		label=state,
		lineno=736];
	"736:CS" -> "764:CA"	 [cond="['state']",
		label=state,
		lineno=736];
	"736:CS" -> "833:CA"	 [cond="['state']",
		label=state,
		lineno=736];
	"736:CS" -> "868:CA"	 [cond="['state']",
		label=state,
		lineno=736];
	"736:CS" -> "787:CA"	 [cond="['state']",
		label=state,
		lineno=736];
	"736:CS" -> "886:CA"	 [cond="['state']",
		label=state,
		lineno=736];
	"736:CS" -> "810:CA"	 [cond="['state']",
		label=state,
		lineno=736];
	"519:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f9fff99d490>",
		def_var="['mdout']",
		fillcolor=deepskyblue,
		label="519:AS
mdout = dout_r;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['dout_r']"];
	"Leaf_655:AL" -> "519:AS";
	"748:IF" -> "748:SS"	 [cond="['tx_dma_en_r']",
		label="(tx_dma_en_r === 1'bx)",
		lineno=748];
	"554:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f9fffd74c10>",
		clk_sens=True,
		fillcolor=gold,
		label="554:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['send_zero_length']"];
	"555:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fffd74e90>",
		fillcolor=firebrick,
		label="555:NS
send_zero_length_r <= send_zero_length;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9fffd74e90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"554:AL" -> "555:NS"	 [cond="[]",
		lineno=None];
	"841:SS" -> "Leaf_725:AL"	 [cond="[]",
		lineno=None];
	"846:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9fff9dd690>",
		fillcolor=cadetblue,
		label="846:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9fff9dd690>]",
		style=filled,
		typ=BlockingSubstitution];
	"846:BS" -> "Leaf_725:AL"	 [cond="[]",
		lineno=None];
	"Leaf_637:AL" -> "655:AL";
	"777:IF" -> "779:IF"	 [cond="['abort']",
		label="!(abort)",
		lineno=777];
	"777:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9fff9e0190>",
		fillcolor=cadetblue,
		label="777:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9fff9e0190>]",
		style=filled,
		typ=BlockingSubstitution];
	"777:IF" -> "777:BS"	 [cond="['abort']",
		label=abort,
		lineno=777];
	"538:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f9fff99de10>",
		clk_sens=True,
		fillcolor=gold,
		label="538:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rx_data_st']"];
	"538:AL" -> "539:NS"	 [cond="[]",
		lineno=None];
	"701:NS" -> "Leaf_699:AL"	 [cond="[]",
		lineno=None];
	"598:NS" -> "Leaf_594:AL"	 [cond="[]",
		lineno=None];
	"527:AL" -> "528:NS"	 [cond="[]",
		lineno=None];
	"703:IF" -> "703:NS"	 [cond="['rd_first']",
		label=rd_first,
		lineno=703];
	"705:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9fffc553d0>",
		fillcolor=springgreen,
		label="705:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"703:IF" -> "705:IF"	 [cond="['rd_first']",
		label="!(rd_first)",
		lineno=703];
	"Leaf_569:AL" -> "565:AL";
	"834:BL" -> "841:IF"	 [cond="[]",
		lineno=None];
	"846:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9fff9dd590>",
		fillcolor=springgreen,
		label="846:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"834:BL" -> "846:IF"	 [cond="[]",
		lineno=None];
	"664:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f9fff9671d0>",
		clk_sens=True,
		fillcolor=gold,
		label="664:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['wr_done_r']"];
	"Leaf_661:AL" -> "664:AL";
	"544:AL" -> "545:NS"	 [cond="[]",
		lineno=None];
	"884:IF" -> "884:BS"	 [cond="['mack_r']",
		label=mack_r,
		lineno=884];
	"Leaf_562:AL" -> "565:AL";
	"555:NS" -> "Leaf_554:AL"	 [cond="[]",
		lineno=None];
	"Leaf_594:AL" -> "699:AL";
	"Leaf_594:AL" -> "602:AS";
	"Leaf_594:AL" -> "594:AL";
	"Leaf_594:AL" -> "604:AS";
	"846:IF" -> "846:BS"	 [cond="['mack_r']",
		label=mack_r,
		lineno=846];
	"705:IF" -> "705:NS"	 [cond="['sizd_c', 'rd_next', 'sizd_is_zero_d']",
		label="((sizd_c == 14'h1) && rd_next || sizd_is_zero_d)",
		lineno=705];
	"584:IF" -> "584:BS"	 [cond="['adr_incb']",
		label=adr_incb,
		lineno=584];
	"584:IF" -> "585:BS"	 [cond="['adr_incb']",
		label="!(adr_incb)",
		lineno=584];
	"566:BS" -> "Leaf_565:AL"	 [cond="[]",
		lineno=None];
	"722:NS" -> "Leaf_720:AL"	 [cond="[]",
		lineno=None];
	"777:BS" -> "Leaf_725:AL"	 [cond="[]",
		lineno=None];
	"725:AL" -> "728:BL"	 [cond="[]",
		lineno=None];
	"664:AL" -> "665:NS"	 [cond="[]",
		lineno=None];
	"615:IF" -> "618:IF"	 [cond="['rst']",
		label="!((!rst))",
		lineno=615];
	"615:IF" -> "615:NS"	 [cond="['rst']",
		label="(!rst)",
		lineno=615];
}
