<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ASTERICS - A framework for image and video processing on FPGAs: AXI_Slave.vhd Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ASTERICS - A framework for image and video processing on FPGAs
   </div>
   <div id="projectbrief">ASTERICS Documentation - ASTERICS Hardware Modules</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd</div>  </div>
</div><!--header-->
<div class="contents">
<a href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">----------------------------------------------------------------------</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">-- This file is part of the ASTERICS Framework.</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">-- (C) 2020 Hochschule Augsburg, University of Applied Sciences</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">----------------------------------------------------------------------</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">-- File:     AXI_Slave.vhd</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">-- Entity:   AXI_Slave</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">--</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">-- Company:  Efficient Embedded Systems Group</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">--           University of Applied Sciences, Augsburg, Germany</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">--           http://ees.hs-augsburg.de</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">--</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">-- Author:   Michael Schaeferling &lt;michael.schaeferling@hs-augsburg.de&gt;</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">--           Alexander Zoellner</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">-- Date:     </span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">-- Modified: Philip Manke: Modify for usage with as_automatics</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">--</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">-- Description:</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">-- A customized AXI Slave implementation for the ASTERICS Framework.</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">-- This AXI Slave is based on the code generated by Xilinx Vivado. </span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">--</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">-- Comment:        This files content was generated by the Xilinx </span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">--                 IP Wizard and modified to build an encapsulated </span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">--                 AXI-Master interface.</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">----------------------------------------------------------------------</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">--  This program is free software; you can redistribute it and/or</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">--  modify it under the terms of the GNU Lesser General Public</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">--  License as published by the Free Software Foundation; either</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">--  version 3 of the License, or (at your option) any later version.</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">--  </span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">--  This program is distributed in the hope that it will be useful,</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">--  but WITHOUT ANY WARRANTY; without even the implied warranty of</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">--  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">--  Lesser General Public License for more details.</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">--  </span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">--  You should have received a copy of the GNU Lesser General Public License</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">--  along with this program; if not, see &lt;http://www.gnu.org/licenses/&gt;</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">--  or write to the Free Software Foundation, Inc.,</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">--  51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">----------------------------------------------------------------------</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">----------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160; </div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160; </div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160; </div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="vhdlkeyword">library </span><span class="keywordflow">ieee</span>;</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="vhdlkeyword">use </span>ieee.std_logic_1164.<span class="keywordflow">all</span>;</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="vhdlkeyword">use </span>ieee.numeric_std.<span class="keywordflow">all</span>;</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160; </div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160; </div>
<div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="classAXI__Slave.html">   61</a></span>&#160;<span class="keywordflow">entity </span><a class="code" href="classAXI__Slave.html">AXI_Slave</a> <span class="keywordflow">is</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    <span class="keywordflow">generic</span> <span class="vhdlchar">(</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;        <span class="vhdlchar">C_S_AXI_DATA_WIDTH</span>  <span class="vhdlchar">:</span> <span class="keywordtype">integer</span>   <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">32</span>;</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;        <span class="vhdlchar">C_S_AXI_ADDR_WIDTH</span>  <span class="vhdlchar">:</span> <span class="keywordtype">integer</span>   <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">32</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    <span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    <span class="keywordflow">port</span> <span class="vhdlchar">(</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;        <span class="vhdlchar">axi_slv_reg_write_data</span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span> <span class="vhdlchar">-</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;        <span class="vhdlchar">axi_slv_reg_read_data</span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span> <span class="vhdlchar">-</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;        <span class="vhdlchar">axi_slv_reg_read_enable</span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;        <span class="vhdlchar">axi_slv_reg_write_enable</span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;        <span class="vhdlchar">axi_slv_reg_read_address</span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">C_S_AXI_ADDR_WIDTH</span> <span class="vhdlchar">-</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;        <span class="vhdlchar">axi_slv_reg_write_address</span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">C_S_AXI_ADDR_WIDTH</span> <span class="vhdlchar">-</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;        <span class="vhdlchar">axi_slv_reg_write_byte_strobe</span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span> <span class="vhdlchar">/</span> <span class="vhdllogic"></span><span class="vhdllogic">8</span> <span class="vhdlchar">-</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160; </div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group__AXI__Slave.html#ga3f54d782a88290bdaa6baffd7cd84ab4">   76</a></span>&#160;        <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga3f54d782a88290bdaa6baffd7cd84ab4">S_AXI_ACLK</a></span>  <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group__AXI__Slave.html#ga089b396e17dee353ccc7d5389dda5532">   78</a></span>&#160;        <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga089b396e17dee353ccc7d5389dda5532">S_AXI_ARESETN</a></span>   <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group__AXI__Slave.html#ga61cc7b190ba9d540e56941330e4a0883">   80</a></span>&#160;        <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga61cc7b190ba9d540e56941330e4a0883">S_AXI_AWADDR</a></span>    <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">C_S_AXI_ADDR_WIDTH</span> <span class="vhdlchar">-</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group__AXI__Slave.html#ga459abcd98567ad24261377eed899593a">   84</a></span>&#160;        <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga459abcd98567ad24261377eed899593a">S_AXI_AWPROT</a></span>    <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">2</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group__AXI__Slave.html#gaf1f1cbf67bf647ba58353c261719a3a0">   87</a></span>&#160;        <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#gaf1f1cbf67bf647ba58353c261719a3a0">S_AXI_AWVALID</a></span>   <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group__AXI__Slave.html#gac04aab5cc834e762e893e061016921c6">   90</a></span>&#160;        <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#gac04aab5cc834e762e893e061016921c6">S_AXI_AWREADY</a></span>   <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group__AXI__Slave.html#ga292e5db13719faf3a8b3aab091773467">   92</a></span>&#160;        <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga292e5db13719faf3a8b3aab091773467">S_AXI_WDATA</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span> <span class="vhdlchar">-</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group__AXI__Slave.html#gaccd8e04b79540b57ab15fee1cb6c04f5">   96</a></span>&#160;        <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#gaccd8e04b79540b57ab15fee1cb6c04f5">S_AXI_WSTRB</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">(</span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span> <span class="vhdlchar">/</span> <span class="vhdllogic"></span><span class="vhdllogic">8</span> <span class="vhdlchar">)</span> <span class="vhdlchar">-</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group__AXI__Slave.html#ga60bd882e2de781af9a7c6c3d494225d5">   99</a></span>&#160;        <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga60bd882e2de781af9a7c6c3d494225d5">S_AXI_WVALID</a></span>    <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group__AXI__Slave.html#gab84e4db7037141a360c2b59f45124f01">  102</a></span>&#160;        <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#gab84e4db7037141a360c2b59f45124f01">S_AXI_WREADY</a></span>    <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group__AXI__Slave.html#gabca6c9777b38a5a6bc04886924bafcc8">  105</a></span>&#160;        <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#gabca6c9777b38a5a6bc04886924bafcc8">S_AXI_BRESP</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group__AXI__Slave.html#ga58f260d3ebaa69be91bb65ff9211823b">  108</a></span>&#160;        <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga58f260d3ebaa69be91bb65ff9211823b">S_AXI_BVALID</a></span>    <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group__AXI__Slave.html#gac265989978a2be832d278f63fc0f06cb">  111</a></span>&#160;        <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#gac265989978a2be832d278f63fc0f06cb">S_AXI_BREADY</a></span>    <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group__AXI__Slave.html#ga4d1dc8ecac269479747e5ac52c70ac45">  113</a></span>&#160;        <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga4d1dc8ecac269479747e5ac52c70ac45">S_AXI_ARADDR</a></span>    <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">C_S_AXI_ADDR_WIDTH</span> <span class="vhdlchar">-</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group__AXI__Slave.html#ga30a07c47d3c1182bbb7c904483bb374f">  117</a></span>&#160;        <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga30a07c47d3c1182bbb7c904483bb374f">S_AXI_ARPROT</a></span>    <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">2</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group__AXI__Slave.html#ga758f6340dd3340ee46deafbae18a47b2">  120</a></span>&#160;        <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga758f6340dd3340ee46deafbae18a47b2">S_AXI_ARVALID</a></span>   <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group__AXI__Slave.html#gade4e78e9c32af26578fc5c74ca3197e8">  123</a></span>&#160;        <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#gade4e78e9c32af26578fc5c74ca3197e8">S_AXI_ARREADY</a></span>   <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group__AXI__Slave.html#ga194c6eff7c88405e7934dbc2425ee4ab">  125</a></span>&#160;        <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga194c6eff7c88405e7934dbc2425ee4ab">S_AXI_RDATA</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span> <span class="vhdlchar">-</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group__AXI__Slave.html#ga67ba85504b4c51fb0eb00d18fd70ad92">  128</a></span>&#160;        <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga67ba85504b4c51fb0eb00d18fd70ad92">S_AXI_RRESP</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group__AXI__Slave.html#ga31f4e92d27c2c2005ee5f368a8249604">  131</a></span>&#160;        <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga31f4e92d27c2c2005ee5f368a8249604">S_AXI_RVALID</a></span>    <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;        <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga5850bf8f42acdf01938057507dc703b7">S_AXI_RREADY</a></span>    <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span></div>
<div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group__AXI__Slave.html#ga5850bf8f42acdf01938057507dc703b7">  135</a></span>&#160;    <span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="keywordflow">end</span> <a class="code" href="classAXI__Slave.html">AXI_Slave</a>;</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160; </div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160; </div>
<div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="classAXI__Slave_1_1arch__imp.html">  140</a></span>&#160;<span class="keywordflow">architecture</span> <a class="code" href="classAXI__Slave_1_1arch__imp.html">arch_imp</a> <span class="keywordflow">of</span> <a class="code" href="classAXI__Slave.html">AXI_Slave</a> <span class="keywordflow">is</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160; </div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">-- AXI4LITE signals</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="keywordflow">signal</span> <span class="vhdlchar">axi_awaddr</span>   <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">C_S_AXI_ADDR_WIDTH</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="keywordflow">signal</span> <span class="vhdlchar">axi_awready</span>  <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="keywordflow">signal</span> <span class="vhdlchar">axi_wready</span>   <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="keywordflow">signal</span> <span class="vhdlchar">axi_bresp</span>    <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="keywordflow">signal</span> <span class="vhdlchar">axi_bvalid</span>   <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="keywordflow">signal</span> <span class="vhdlchar">axi_araddr</span>   <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">C_S_AXI_ADDR_WIDTH</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="keywordflow">signal</span> <span class="vhdlchar">axi_arready</span>  <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="keywordflow">signal</span> <span class="vhdlchar">axi_rdata</span>    <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="keywordflow">signal</span> <span class="vhdlchar">axi_rresp</span>    <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="keywordflow">signal</span> <span class="vhdlchar">axi_rvalid</span>   <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160; </div>
<div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="classAXI__Slave_1_1arch__imp.html#a92f00d1b43f901f1bf5684d1e79aab84">  159</a></span>&#160;<span class="keywordflow">constant</span> <span class="vhdlchar"><a class="code" href="classAXI__Slave_1_1arch__imp.html#a92f00d1b43f901f1bf5684d1e79aab84">ADDR_LSB</a></span>  <span class="vhdlchar">:</span> <span class="keywordtype">integer</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">/</span><span class="vhdllogic"></span><span class="vhdllogic">32</span><span class="vhdlchar">)</span><span class="vhdlchar">+</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span>;</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="keywordflow">constant</span> <span class="vhdlchar">OPT_MEM_ADDR_BITS</span> <span class="vhdlchar">:</span> <span class="keywordtype">integer</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">4</span>;</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160; </div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="keywordflow">signal</span> <span class="vhdlchar">slv_reg_rden</span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="keywordflow">signal</span> <span class="vhdlchar">slv_reg_wren</span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="keywordflow">signal</span> <span class="vhdlchar">byte_index</span>   <span class="vhdlchar">:</span> <span class="keywordtype">integer</span>;</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160; </div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="vhdlkeyword">begin</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">-- I/O Connections assignments</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#gac04aab5cc834e762e893e061016921c6">S_AXI_AWREADY</a></span>   <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">axi_awready</span>;</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#gab84e4db7037141a360c2b59f45124f01">S_AXI_WREADY</a></span>    <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">axi_wready</span>;</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#gabca6c9777b38a5a6bc04886924bafcc8">S_AXI_BRESP</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">axi_bresp</span>;</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga58f260d3ebaa69be91bb65ff9211823b">S_AXI_BVALID</a></span>    <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">axi_bvalid</span>;</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#gade4e78e9c32af26578fc5c74ca3197e8">S_AXI_ARREADY</a></span>   <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">axi_arready</span>;</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga194c6eff7c88405e7934dbc2425ee4ab">S_AXI_RDATA</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">axi_rdata</span>;</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga67ba85504b4c51fb0eb00d18fd70ad92">S_AXI_RRESP</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">axi_rresp</span>;</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga31f4e92d27c2c2005ee5f368a8249604">S_AXI_RVALID</a></span>    <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">axi_rvalid</span>;</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160; </div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="vhdlchar">axi_slv_reg_write_data</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga292e5db13719faf3a8b3aab091773467">S_AXI_WDATA</a></span>;</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="vhdlchar">axi_slv_reg_read_address</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">axi_araddr</span>;</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="vhdlchar">axi_slv_reg_write_address</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">axi_awaddr</span>;</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="vhdlchar">axi_slv_reg_write_byte_strobe</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#gaccd8e04b79540b57ab15fee1cb6c04f5">S_AXI_WSTRB</a></span>;</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="vhdlchar">axi_slv_reg_write_enable</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">slv_reg_wren</span>;</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="vhdlchar">axi_slv_reg_read_enable</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">slv_reg_rden</span>;</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160; </div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160; </div>
<div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="classAXI__Slave_1_1arch__imp.html#a655ff15956b68ed88b52a952f269c553">  189</a></span>&#160;<span class="keywordflow">process</span> (<a class="code" href="group__AXI__Slave.html#ga3f54d782a88290bdaa6baffd7cd84ab4">S_AXI_ACLK</a>)</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="vhdlkeyword">begin</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  <span class="keywordflow">if</span> <span class="vhdlchar">rising_edge</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga3f54d782a88290bdaa6baffd7cd84ab4">S_AXI_ACLK</a></span><span class="vhdlchar">)</span> <span class="keywordflow">then</span> </div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    <span class="keywordflow">if</span> <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga089b396e17dee353ccc7d5389dda5532">S_AXI_ARESETN</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;      <span class="vhdlchar">axi_awready</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;      <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">axi_awready</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">and</span> <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#gaf1f1cbf67bf647ba58353c261719a3a0">S_AXI_AWVALID</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">and</span> <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga60bd882e2de781af9a7c6c3d494225d5">S_AXI_WVALID</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">        -- slave is ready to accept write address when</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">        -- there is a valid write address and write data</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">        -- on the write address and data bus. This design </span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">        -- expects no outstanding transactions. </span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;        <span class="vhdlchar">axi_awready</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;      <span class="keywordflow">else</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;        <span class="vhdlchar">axi_awready</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;      <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="keywordflow">end</span> <span class="keywordflow">process</span>;</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160; </div>
<div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="classAXI__Slave_1_1arch__imp.html#a973f7a24b3f37478f610ab542f0e5086">  211</a></span>&#160;<span class="keywordflow">process</span> (<a class="code" href="group__AXI__Slave.html#ga3f54d782a88290bdaa6baffd7cd84ab4">S_AXI_ACLK</a>)</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="vhdlkeyword">begin</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  <span class="keywordflow">if</span> <span class="vhdlchar">rising_edge</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga3f54d782a88290bdaa6baffd7cd84ab4">S_AXI_ACLK</a></span><span class="vhdlchar">)</span> <span class="keywordflow">then</span> </div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    <span class="keywordflow">if</span> <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga089b396e17dee353ccc7d5389dda5532">S_AXI_ARESETN</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;      <span class="vhdlchar">axi_awaddr</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;      <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">axi_awready</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">and</span> <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#gaf1f1cbf67bf647ba58353c261719a3a0">S_AXI_AWVALID</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">and</span> <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga60bd882e2de781af9a7c6c3d494225d5">S_AXI_WVALID</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">        -- Write Address latching</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;        <span class="vhdlchar">axi_awaddr</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga61cc7b190ba9d540e56941330e4a0883">S_AXI_AWADDR</a></span>;</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;      <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  <span class="keywordflow">end</span> <span class="keywordflow">if</span>;                   </div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="keywordflow">end</span> <span class="keywordflow">process</span>; </div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160; </div>
<div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="classAXI__Slave_1_1arch__imp.html#a5625666cb3140d01797433f2f6d93982">  229</a></span>&#160;<span class="keywordflow">process</span> (<a class="code" href="group__AXI__Slave.html#ga3f54d782a88290bdaa6baffd7cd84ab4">S_AXI_ACLK</a>)</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="vhdlkeyword">begin</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  <span class="keywordflow">if</span> <span class="vhdlchar">rising_edge</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga3f54d782a88290bdaa6baffd7cd84ab4">S_AXI_ACLK</a></span><span class="vhdlchar">)</span> <span class="keywordflow">then</span> </div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    <span class="keywordflow">if</span> <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga089b396e17dee353ccc7d5389dda5532">S_AXI_ARESETN</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;      <span class="vhdlchar">axi_wready</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;      <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">axi_wready</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">and</span> <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga60bd882e2de781af9a7c6c3d494225d5">S_AXI_WVALID</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">and</span> <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#gaf1f1cbf67bf647ba58353c261719a3a0">S_AXI_AWVALID</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment">          -- slave is ready to accept write data when </span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">          -- there is a valid write address and write data</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">          -- on the write address and data bus. This design </span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">          -- expects no outstanding transactions.           </span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;          <span class="vhdlchar">axi_wready</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;      <span class="keywordflow">else</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;        <span class="vhdlchar">axi_wready</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;      <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;    <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="keywordflow">end</span> <span class="keywordflow">process</span>; </div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160; </div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="vhdlchar">slv_reg_wren</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">axi_wready</span> <span class="keywordflow">and</span> <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga60bd882e2de781af9a7c6c3d494225d5">S_AXI_WVALID</a></span> <span class="keywordflow">and</span> <span class="vhdlchar">axi_awready</span> <span class="keywordflow">and</span> <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#gaf1f1cbf67bf647ba58353c261719a3a0">S_AXI_AWVALID</a></span> ;</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160; </div>
<div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="classAXI__Slave_1_1arch__imp.html#a4bfd183cdd84fed1accdc6dcabc8fc3c">  262</a></span>&#160;<span class="keywordflow">process</span> (<a class="code" href="group__AXI__Slave.html#ga3f54d782a88290bdaa6baffd7cd84ab4">S_AXI_ACLK</a>)</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="vhdlkeyword">begin</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  <span class="keywordflow">if</span> <span class="vhdlchar">rising_edge</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga3f54d782a88290bdaa6baffd7cd84ab4">S_AXI_ACLK</a></span><span class="vhdlchar">)</span> <span class="keywordflow">then</span> </div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    <span class="keywordflow">if</span> <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga089b396e17dee353ccc7d5389dda5532">S_AXI_ARESETN</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;      <span class="vhdlchar">axi_bvalid</span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;      <span class="vhdlchar">axi_bresp</span>   <span class="vhdlchar">&lt;=</span> <span class="vhdllogic">&quot;00&quot;</span>;<span class="comment"> --need to work more on the responses</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;      <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">axi_awready</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">and</span> <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#gaf1f1cbf67bf647ba58353c261719a3a0">S_AXI_AWVALID</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">and</span> <span class="vhdlchar">axi_wready</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">and</span> <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga60bd882e2de781af9a7c6c3d494225d5">S_AXI_WVALID</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">and</span> <span class="vhdlchar">axi_bvalid</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>  <span class="vhdlchar">)</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;        <span class="vhdlchar">axi_bvalid</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;        <span class="vhdlchar">axi_bresp</span>  <span class="vhdlchar">&lt;=</span> <span class="vhdllogic">&quot;00&quot;</span>; </div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;      <span class="keywordflow">elsif</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#gac265989978a2be832d278f63fc0f06cb">S_AXI_BREADY</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">and</span> <span class="vhdlchar">axi_bvalid</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span><span class="comment">   --check if bready is asserted while bvalid is high)</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;        <span class="vhdlchar">axi_bvalid</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;<span class="comment">                                 -- (there is a possibility that bready is always asserted high)</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;      <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  <span class="keywordflow">end</span> <span class="keywordflow">if</span>;                   </div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="keywordflow">end</span> <span class="keywordflow">process</span>; </div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160; </div>
<div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="classAXI__Slave_1_1arch__imp.html#a78c6c876515e14c79fe38dcb286ce0f1">  285</a></span>&#160;<span class="keywordflow">process</span> (<a class="code" href="group__AXI__Slave.html#ga3f54d782a88290bdaa6baffd7cd84ab4">S_AXI_ACLK</a>)</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="vhdlkeyword">begin</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;  <span class="keywordflow">if</span> <span class="vhdlchar">rising_edge</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga3f54d782a88290bdaa6baffd7cd84ab4">S_AXI_ACLK</a></span><span class="vhdlchar">)</span> <span class="keywordflow">then</span> </div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    <span class="keywordflow">if</span> <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga089b396e17dee353ccc7d5389dda5532">S_AXI_ARESETN</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;      <span class="vhdlchar">axi_arready</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;      <span class="vhdlchar">axi_araddr</span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;      <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">axi_arready</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">and</span> <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga758f6340dd3340ee46deafbae18a47b2">S_AXI_ARVALID</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">        -- indicates that the slave has acceped the valid read address</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;        <span class="vhdlchar">axi_arready</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment">        -- Read Address latching </span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;        <span class="vhdlchar">axi_araddr</span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga4d1dc8ecac269479747e5ac52c70ac45">S_AXI_ARADDR</a></span>;           </div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;      <span class="keywordflow">else</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;        <span class="vhdlchar">axi_arready</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;      <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;  <span class="keywordflow">end</span> <span class="keywordflow">if</span>;                   </div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="keywordflow">end</span> <span class="keywordflow">process</span>; </div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160; </div>
<div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="classAXI__Slave_1_1arch__imp.html#aeef87657fc8d27430790f1e6088ab81f">  312</a></span>&#160;<span class="keywordflow">process</span> (<a class="code" href="group__AXI__Slave.html#ga3f54d782a88290bdaa6baffd7cd84ab4">S_AXI_ACLK</a>)</div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="vhdlkeyword">begin</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;  <span class="keywordflow">if</span> <span class="vhdlchar">rising_edge</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga3f54d782a88290bdaa6baffd7cd84ab4">S_AXI_ACLK</a></span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    <span class="keywordflow">if</span> <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga089b396e17dee353ccc7d5389dda5532">S_AXI_ARESETN</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;      <span class="vhdlchar">axi_rvalid</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;      <span class="vhdlchar">axi_rresp</span>  <span class="vhdlchar">&lt;=</span> <span class="vhdllogic">&quot;00&quot;</span>;</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;      <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">axi_arready</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">and</span> <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga758f6340dd3340ee46deafbae18a47b2">S_AXI_ARVALID</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">and</span> <span class="vhdlchar">axi_rvalid</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">        -- Valid read data is available at the read data bus</span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;        <span class="vhdlchar">axi_rvalid</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;        <span class="vhdlchar">axi_rresp</span>  <span class="vhdlchar">&lt;=</span> <span class="vhdllogic">&quot;00&quot;</span>;<span class="comment"> -- &#39;OKAY&#39; response</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;      <span class="keywordflow">elsif</span> <span class="vhdlchar">(</span><span class="vhdlchar">axi_rvalid</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">and</span> <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga5850bf8f42acdf01938057507dc703b7">S_AXI_RREADY</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment">        -- Read data is accepted by the master</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;        <span class="vhdlchar">axi_rvalid</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;      <span class="keywordflow">end</span> <span class="keywordflow">if</span>;            </div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;    <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="keywordflow">end</span> <span class="keywordflow">process</span>;</div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160; </div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment">-- Implement memory mapped register select and read logic generation</span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment">-- Slave register read enable is asserted when valid address is available</span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment">-- and the slave is ready to accept the read address.</span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="vhdlchar">slv_reg_rden</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">axi_arready</span> <span class="keywordflow">and</span> <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga758f6340dd3340ee46deafbae18a47b2">S_AXI_ARVALID</a></span> <span class="keywordflow">and</span> <span class="vhdlchar">(</span><span class="keywordflow">not</span> <span class="vhdlchar">axi_rvalid</span><span class="vhdlchar">)</span> ;</div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160; </div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">-- Output register or memory read data</span></div>
<div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="classAXI__Slave_1_1arch__imp.html#a7390c9b34974c278e7646b784061d076">  337</a></span>&#160;<span class="keywordflow">process</span>( <a class="code" href="group__AXI__Slave.html#ga3f54d782a88290bdaa6baffd7cd84ab4">S_AXI_ACLK</a> ) <span class="keywordflow">is</span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="vhdlkeyword">begin</span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;  <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">rising_edge</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga3f54d782a88290bdaa6baffd7cd84ab4">S_AXI_ACLK</a></span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;    <span class="keywordflow">if</span> <span class="vhdlchar">(</span> <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga089b396e17dee353ccc7d5389dda5532">S_AXI_ARESETN</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span> <span class="vhdlchar">)</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;      <span class="vhdlchar">axi_rdata</span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;      <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">slv_reg_rden</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment">        -- When there is a valid read address (S_AXI_ARVALID) with </span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment">        -- acceptance of read address by the slave (axi_arready), </span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment">        -- output the read dada </span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment">        -- Read address mux</span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;          <span class="vhdlchar">axi_rdata</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">axi_slv_reg_read_data</span>;<span class="comment">     -- register read data</span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;      <span class="keywordflow">end</span> <span class="keywordflow">if</span>;   </div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;    <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;  <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="keywordflow">end</span> <span class="keywordflow">process</span>;</div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160; </div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160; </div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="keywordflow">end</span> arch_imp;</div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<div class="ttc" id="agroup__AXI__Slave_html_ga60bd882e2de781af9a7c6c3d494225d5"><div class="ttname"><a href="group__AXI__Slave.html#ga60bd882e2de781af9a7c6c3d494225d5">AXI_Slave.S_AXI_WVALID</a></div><div class="ttdeci">in S_AXI_WVALIDstd_logic  </div><div class="ttdef"><b>Definition:</b> <a href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00099">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd:99</a></div></div>
<div class="ttc" id="agroup__AXI__Slave_html_gac265989978a2be832d278f63fc0f06cb"><div class="ttname"><a href="group__AXI__Slave.html#gac265989978a2be832d278f63fc0f06cb">AXI_Slave.S_AXI_BREADY</a></div><div class="ttdeci">in S_AXI_BREADYstd_logic  </div><div class="ttdef"><b>Definition:</b> <a href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00111">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd:111</a></div></div>
<div class="ttc" id="aclassAXI__Slave_1_1arch__imp_html_a92f00d1b43f901f1bf5684d1e79aab84"><div class="ttname"><a href="classAXI__Slave_1_1arch__imp.html#a92f00d1b43f901f1bf5684d1e79aab84">AXI_Slave.arch_imp.ADDR_LSB</a></div><div class="ttdeci">integer  :=(   C_S_AXI_DATA_WIDTH/ 32)+ 1 ADDR_LSB</div><div class="ttdef"><b>Definition:</b> <a href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00159">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd:159</a></div></div>
<div class="ttc" id="agroup__AXI__Slave_html_ga61cc7b190ba9d540e56941330e4a0883"><div class="ttname"><a href="group__AXI__Slave.html#ga61cc7b190ba9d540e56941330e4a0883">AXI_Slave.S_AXI_AWADDR</a></div><div class="ttdeci">in S_AXI_AWADDRstd_logic_vector(   C_S_AXI_ADDR_WIDTH- 1 downto  0)  </div><div class="ttdoc">Write address (issued by master, acceped by Slave)</div><div class="ttdef"><b>Definition:</b> <a href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00080">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd:80</a></div></div>
<div class="ttc" id="agroup__AXI__Slave_html_ga459abcd98567ad24261377eed899593a"><div class="ttname"><a href="group__AXI__Slave.html#ga459abcd98567ad24261377eed899593a">AXI_Slave.S_AXI_AWPROT</a></div><div class="ttdeci">in S_AXI_AWPROTstd_logic_vector( 2 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00084">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd:84</a></div></div>
<div class="ttc" id="agroup__AXI__Slave_html_ga292e5db13719faf3a8b3aab091773467"><div class="ttname"><a href="group__AXI__Slave.html#ga292e5db13719faf3a8b3aab091773467">AXI_Slave.S_AXI_WDATA</a></div><div class="ttdeci">in S_AXI_WDATAstd_logic_vector(   C_S_AXI_DATA_WIDTH- 1 downto  0)  </div><div class="ttdoc">Write data (issued by master, acceped by Slave)</div><div class="ttdef"><b>Definition:</b> <a href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00092">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd:92</a></div></div>
<div class="ttc" id="agroup__AXI__Slave_html_gaf1f1cbf67bf647ba58353c261719a3a0"><div class="ttname"><a href="group__AXI__Slave.html#gaf1f1cbf67bf647ba58353c261719a3a0">AXI_Slave.S_AXI_AWVALID</a></div><div class="ttdeci">in S_AXI_AWVALIDstd_logic  </div><div class="ttdef"><b>Definition:</b> <a href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00087">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd:87</a></div></div>
<div class="ttc" id="agroup__AXI__Slave_html_ga4d1dc8ecac269479747e5ac52c70ac45"><div class="ttname"><a href="group__AXI__Slave.html#ga4d1dc8ecac269479747e5ac52c70ac45">AXI_Slave.S_AXI_ARADDR</a></div><div class="ttdeci">in S_AXI_ARADDRstd_logic_vector(   C_S_AXI_ADDR_WIDTH- 1 downto  0)  </div><div class="ttdoc">Read address (issued by master, acceped by Slave)</div><div class="ttdef"><b>Definition:</b> <a href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00113">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd:113</a></div></div>
<div class="ttc" id="agroup__AXI__Slave_html_ga089b396e17dee353ccc7d5389dda5532"><div class="ttname"><a href="group__AXI__Slave.html#ga089b396e17dee353ccc7d5389dda5532">AXI_Slave.S_AXI_ARESETN</a></div><div class="ttdeci">in S_AXI_ARESETNstd_logic  </div><div class="ttdoc">Global Reset Signal. This Signal is Active LOW.</div><div class="ttdef"><b>Definition:</b> <a href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00078">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd:78</a></div></div>
<div class="ttc" id="agroup__AXI__Slave_html_ga31f4e92d27c2c2005ee5f368a8249604"><div class="ttname"><a href="group__AXI__Slave.html#ga31f4e92d27c2c2005ee5f368a8249604">AXI_Slave.S_AXI_RVALID</a></div><div class="ttdeci">out S_AXI_RVALIDstd_logic  </div><div class="ttdef"><b>Definition:</b> <a href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00131">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd:131</a></div></div>
<div class="ttc" id="agroup__AXI__Slave_html_gaccd8e04b79540b57ab15fee1cb6c04f5"><div class="ttname"><a href="group__AXI__Slave.html#gaccd8e04b79540b57ab15fee1cb6c04f5">AXI_Slave.S_AXI_WSTRB</a></div><div class="ttdeci">in S_AXI_WSTRBstd_logic_vector((   C_S_AXI_DATA_WIDTH/ 8)- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00096">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd:96</a></div></div>
<div class="ttc" id="agroup__AXI__Slave_html_ga30a07c47d3c1182bbb7c904483bb374f"><div class="ttname"><a href="group__AXI__Slave.html#ga30a07c47d3c1182bbb7c904483bb374f">AXI_Slave.S_AXI_ARPROT</a></div><div class="ttdeci">in S_AXI_ARPROTstd_logic_vector( 2 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00117">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd:117</a></div></div>
<div class="ttc" id="agroup__AXI__Slave_html_gac04aab5cc834e762e893e061016921c6"><div class="ttname"><a href="group__AXI__Slave.html#gac04aab5cc834e762e893e061016921c6">AXI_Slave.S_AXI_AWREADY</a></div><div class="ttdeci">out S_AXI_AWREADYstd_logic  </div><div class="ttdef"><b>Definition:</b> <a href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00090">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd:90</a></div></div>
<div class="ttc" id="agroup__AXI__Slave_html_ga194c6eff7c88405e7934dbc2425ee4ab"><div class="ttname"><a href="group__AXI__Slave.html#ga194c6eff7c88405e7934dbc2425ee4ab">AXI_Slave.S_AXI_RDATA</a></div><div class="ttdeci">out S_AXI_RDATAstd_logic_vector(   C_S_AXI_DATA_WIDTH- 1 downto  0)  </div><div class="ttdoc">Read data (issued by slave)</div><div class="ttdef"><b>Definition:</b> <a href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00125">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd:125</a></div></div>
<div class="ttc" id="agroup__AXI__Slave_html_gade4e78e9c32af26578fc5c74ca3197e8"><div class="ttname"><a href="group__AXI__Slave.html#gade4e78e9c32af26578fc5c74ca3197e8">AXI_Slave.S_AXI_ARREADY</a></div><div class="ttdeci">out S_AXI_ARREADYstd_logic  </div><div class="ttdef"><b>Definition:</b> <a href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00123">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd:123</a></div></div>
<div class="ttc" id="aclassAXI__Slave_html"><div class="ttname"><a href="classAXI__Slave.html">AXI_Slave</a></div><div class="ttdef"><b>Definition:</b> <a href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00061">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd:61</a></div></div>
<div class="ttc" id="aclassAXI__Slave_1_1arch__imp_html"><div class="ttname"><a href="classAXI__Slave_1_1arch__imp.html">AXI_Slave.arch_imp</a></div><div class="ttdef"><b>Definition:</b> <a href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00140">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd:140</a></div></div>
<div class="ttc" id="agroup__AXI__Slave_html_ga3f54d782a88290bdaa6baffd7cd84ab4"><div class="ttname"><a href="group__AXI__Slave.html#ga3f54d782a88290bdaa6baffd7cd84ab4">AXI_Slave.S_AXI_ACLK</a></div><div class="ttdeci">in S_AXI_ACLKstd_logic  </div><div class="ttdoc">Global Clock Signal.</div><div class="ttdef"><b>Definition:</b> <a href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00076">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd:76</a></div></div>
<div class="ttc" id="agroup__AXI__Slave_html_ga5850bf8f42acdf01938057507dc703b7"><div class="ttname"><a href="group__AXI__Slave.html#ga5850bf8f42acdf01938057507dc703b7">AXI_Slave.S_AXI_RREADY</a></div><div class="ttdeci">in S_AXI_RREADYstd_logic  </div><div class="ttdef"><b>Definition:</b> <a href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00135">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd:135</a></div></div>
<div class="ttc" id="agroup__AXI__Slave_html_ga58f260d3ebaa69be91bb65ff9211823b"><div class="ttname"><a href="group__AXI__Slave.html#ga58f260d3ebaa69be91bb65ff9211823b">AXI_Slave.S_AXI_BVALID</a></div><div class="ttdeci">out S_AXI_BVALIDstd_logic  </div><div class="ttdef"><b>Definition:</b> <a href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00108">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd:108</a></div></div>
<div class="ttc" id="agroup__AXI__Slave_html_gab84e4db7037141a360c2b59f45124f01"><div class="ttname"><a href="group__AXI__Slave.html#gab84e4db7037141a360c2b59f45124f01">AXI_Slave.S_AXI_WREADY</a></div><div class="ttdeci">out S_AXI_WREADYstd_logic  </div><div class="ttdef"><b>Definition:</b> <a href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00102">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd:102</a></div></div>
<div class="ttc" id="agroup__AXI__Slave_html_ga67ba85504b4c51fb0eb00d18fd70ad92"><div class="ttname"><a href="group__AXI__Slave.html#ga67ba85504b4c51fb0eb00d18fd70ad92">AXI_Slave.S_AXI_RRESP</a></div><div class="ttdeci">out S_AXI_RRESPstd_logic_vector( 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00128">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd:128</a></div></div>
<div class="ttc" id="agroup__AXI__Slave_html_ga758f6340dd3340ee46deafbae18a47b2"><div class="ttname"><a href="group__AXI__Slave.html#ga758f6340dd3340ee46deafbae18a47b2">AXI_Slave.S_AXI_ARVALID</a></div><div class="ttdeci">in S_AXI_ARVALIDstd_logic  </div><div class="ttdef"><b>Definition:</b> <a href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00120">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd:120</a></div></div>
<div class="ttc" id="agroup__AXI__Slave_html_gabca6c9777b38a5a6bc04886924bafcc8"><div class="ttname"><a href="group__AXI__Slave.html#gabca6c9777b38a5a6bc04886924bafcc8">AXI_Slave.S_AXI_BRESP</a></div><div class="ttdeci">out S_AXI_BRESPstd_logic_vector( 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00105">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd:105</a></div></div>
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_e05d7e2b1ecd646af5bb94391405f3b5.html">modules</a></li><li class="navelem"><a class="el" href="dir_e069e3b8f9337a4344452fec288b4a06.html">as_misc</a></li><li class="navelem"><a class="el" href="dir_a584401b805c082fe2c3f33be6e3fcb9.html">hardware</a></li><li class="navelem"><a class="el" href="dir_28e308b0b22c51554a76089bb80f8670.html">hdl</a></li><li class="navelem"><a class="el" href="dir_0c4b5dc9ed75f97a32ca4fc6a3efcfe4.html">vhdl</a></li><li class="navelem"><a class="el" href="dir_88cd147c6c8d65ee0622a63dfc7d33c4.html">AXI</a></li><li class="navelem"><a class="el" href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd.html">AXI_Slave.vhd</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.17 </li>
  </ul>
</div>
</body>
</html>
