
LORA_TestBench.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002990  0800018c  0800018c  0000118c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000048  08002b1c  08002b1c  00003b1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002b64  08002b64  0000400c  2**0
                  CONTENTS
  4 .ARM          00000008  08002b64  08002b64  00003b64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002b6c  08002b6c  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002b6c  08002b6c  00003b6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002b70  08002b70  00003b70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08002b74  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000a8  2000000c  08002b80  0000400c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000b4  08002b80  000040b4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a6b4  00000000  00000000  0000403c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000018fa  00000000  00000000  0000e6f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000900  00000000  00000000  0000fff0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000006e0  00000000  00000000  000108f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001edc0  00000000  00000000  00010fd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ab5c  00000000  00000000  0002fd90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000bb2d0  00000000  00000000  0003a8ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f5bbc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000023a8  00000000  00000000  000f5c00  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  000f7fa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800018c <__do_global_dtors_aux>:
 800018c:	b510      	push	{r4, lr}
 800018e:	4c05      	ldr	r4, [pc, #20]	@ (80001a4 <__do_global_dtors_aux+0x18>)
 8000190:	7823      	ldrb	r3, [r4, #0]
 8000192:	b933      	cbnz	r3, 80001a2 <__do_global_dtors_aux+0x16>
 8000194:	4b04      	ldr	r3, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x1c>)
 8000196:	b113      	cbz	r3, 800019e <__do_global_dtors_aux+0x12>
 8000198:	4804      	ldr	r0, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x20>)
 800019a:	f3af 8000 	nop.w
 800019e:	2301      	movs	r3, #1
 80001a0:	7023      	strb	r3, [r4, #0]
 80001a2:	bd10      	pop	{r4, pc}
 80001a4:	2000000c 	.word	0x2000000c
 80001a8:	00000000 	.word	0x00000000
 80001ac:	08002b04 	.word	0x08002b04

080001b0 <frame_dummy>:
 80001b0:	b508      	push	{r3, lr}
 80001b2:	4b03      	ldr	r3, [pc, #12]	@ (80001c0 <frame_dummy+0x10>)
 80001b4:	b11b      	cbz	r3, 80001be <frame_dummy+0xe>
 80001b6:	4903      	ldr	r1, [pc, #12]	@ (80001c4 <frame_dummy+0x14>)
 80001b8:	4803      	ldr	r0, [pc, #12]	@ (80001c8 <frame_dummy+0x18>)
 80001ba:	f3af 8000 	nop.w
 80001be:	bd08      	pop	{r3, pc}
 80001c0:	00000000 	.word	0x00000000
 80001c4:	20000010 	.word	0x20000010
 80001c8:	08002b04 	.word	0x08002b04

080001cc <__aeabi_uldivmod>:
 80001cc:	b953      	cbnz	r3, 80001e4 <__aeabi_uldivmod+0x18>
 80001ce:	b94a      	cbnz	r2, 80001e4 <__aeabi_uldivmod+0x18>
 80001d0:	2900      	cmp	r1, #0
 80001d2:	bf08      	it	eq
 80001d4:	2800      	cmpeq	r0, #0
 80001d6:	bf1c      	itt	ne
 80001d8:	f04f 31ff 	movne.w	r1, #4294967295
 80001dc:	f04f 30ff 	movne.w	r0, #4294967295
 80001e0:	f000 b96a 	b.w	80004b8 <__aeabi_idiv0>
 80001e4:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001ec:	f000 f806 	bl	80001fc <__udivmoddi4>
 80001f0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f8:	b004      	add	sp, #16
 80001fa:	4770      	bx	lr

080001fc <__udivmoddi4>:
 80001fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000200:	9d08      	ldr	r5, [sp, #32]
 8000202:	460c      	mov	r4, r1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d14e      	bne.n	80002a6 <__udivmoddi4+0xaa>
 8000208:	4694      	mov	ip, r2
 800020a:	458c      	cmp	ip, r1
 800020c:	4686      	mov	lr, r0
 800020e:	fab2 f282 	clz	r2, r2
 8000212:	d962      	bls.n	80002da <__udivmoddi4+0xde>
 8000214:	b14a      	cbz	r2, 800022a <__udivmoddi4+0x2e>
 8000216:	f1c2 0320 	rsb	r3, r2, #32
 800021a:	4091      	lsls	r1, r2
 800021c:	fa20 f303 	lsr.w	r3, r0, r3
 8000220:	fa0c fc02 	lsl.w	ip, ip, r2
 8000224:	4319      	orrs	r1, r3
 8000226:	fa00 fe02 	lsl.w	lr, r0, r2
 800022a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800022e:	fa1f f68c 	uxth.w	r6, ip
 8000232:	fbb1 f4f7 	udiv	r4, r1, r7
 8000236:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800023a:	fb07 1114 	mls	r1, r7, r4, r1
 800023e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000242:	fb04 f106 	mul.w	r1, r4, r6
 8000246:	4299      	cmp	r1, r3
 8000248:	d90a      	bls.n	8000260 <__udivmoddi4+0x64>
 800024a:	eb1c 0303 	adds.w	r3, ip, r3
 800024e:	f104 30ff 	add.w	r0, r4, #4294967295
 8000252:	f080 8112 	bcs.w	800047a <__udivmoddi4+0x27e>
 8000256:	4299      	cmp	r1, r3
 8000258:	f240 810f 	bls.w	800047a <__udivmoddi4+0x27e>
 800025c:	3c02      	subs	r4, #2
 800025e:	4463      	add	r3, ip
 8000260:	1a59      	subs	r1, r3, r1
 8000262:	fa1f f38e 	uxth.w	r3, lr
 8000266:	fbb1 f0f7 	udiv	r0, r1, r7
 800026a:	fb07 1110 	mls	r1, r7, r0, r1
 800026e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000272:	fb00 f606 	mul.w	r6, r0, r6
 8000276:	429e      	cmp	r6, r3
 8000278:	d90a      	bls.n	8000290 <__udivmoddi4+0x94>
 800027a:	eb1c 0303 	adds.w	r3, ip, r3
 800027e:	f100 31ff 	add.w	r1, r0, #4294967295
 8000282:	f080 80fc 	bcs.w	800047e <__udivmoddi4+0x282>
 8000286:	429e      	cmp	r6, r3
 8000288:	f240 80f9 	bls.w	800047e <__udivmoddi4+0x282>
 800028c:	4463      	add	r3, ip
 800028e:	3802      	subs	r0, #2
 8000290:	1b9b      	subs	r3, r3, r6
 8000292:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000296:	2100      	movs	r1, #0
 8000298:	b11d      	cbz	r5, 80002a2 <__udivmoddi4+0xa6>
 800029a:	40d3      	lsrs	r3, r2
 800029c:	2200      	movs	r2, #0
 800029e:	e9c5 3200 	strd	r3, r2, [r5]
 80002a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a6:	428b      	cmp	r3, r1
 80002a8:	d905      	bls.n	80002b6 <__udivmoddi4+0xba>
 80002aa:	b10d      	cbz	r5, 80002b0 <__udivmoddi4+0xb4>
 80002ac:	e9c5 0100 	strd	r0, r1, [r5]
 80002b0:	2100      	movs	r1, #0
 80002b2:	4608      	mov	r0, r1
 80002b4:	e7f5      	b.n	80002a2 <__udivmoddi4+0xa6>
 80002b6:	fab3 f183 	clz	r1, r3
 80002ba:	2900      	cmp	r1, #0
 80002bc:	d146      	bne.n	800034c <__udivmoddi4+0x150>
 80002be:	42a3      	cmp	r3, r4
 80002c0:	d302      	bcc.n	80002c8 <__udivmoddi4+0xcc>
 80002c2:	4290      	cmp	r0, r2
 80002c4:	f0c0 80f0 	bcc.w	80004a8 <__udivmoddi4+0x2ac>
 80002c8:	1a86      	subs	r6, r0, r2
 80002ca:	eb64 0303 	sbc.w	r3, r4, r3
 80002ce:	2001      	movs	r0, #1
 80002d0:	2d00      	cmp	r5, #0
 80002d2:	d0e6      	beq.n	80002a2 <__udivmoddi4+0xa6>
 80002d4:	e9c5 6300 	strd	r6, r3, [r5]
 80002d8:	e7e3      	b.n	80002a2 <__udivmoddi4+0xa6>
 80002da:	2a00      	cmp	r2, #0
 80002dc:	f040 8090 	bne.w	8000400 <__udivmoddi4+0x204>
 80002e0:	eba1 040c 	sub.w	r4, r1, ip
 80002e4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e8:	fa1f f78c 	uxth.w	r7, ip
 80002ec:	2101      	movs	r1, #1
 80002ee:	fbb4 f6f8 	udiv	r6, r4, r8
 80002f2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002f6:	fb08 4416 	mls	r4, r8, r6, r4
 80002fa:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80002fe:	fb07 f006 	mul.w	r0, r7, r6
 8000302:	4298      	cmp	r0, r3
 8000304:	d908      	bls.n	8000318 <__udivmoddi4+0x11c>
 8000306:	eb1c 0303 	adds.w	r3, ip, r3
 800030a:	f106 34ff 	add.w	r4, r6, #4294967295
 800030e:	d202      	bcs.n	8000316 <__udivmoddi4+0x11a>
 8000310:	4298      	cmp	r0, r3
 8000312:	f200 80cd 	bhi.w	80004b0 <__udivmoddi4+0x2b4>
 8000316:	4626      	mov	r6, r4
 8000318:	1a1c      	subs	r4, r3, r0
 800031a:	fa1f f38e 	uxth.w	r3, lr
 800031e:	fbb4 f0f8 	udiv	r0, r4, r8
 8000322:	fb08 4410 	mls	r4, r8, r0, r4
 8000326:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800032a:	fb00 f707 	mul.w	r7, r0, r7
 800032e:	429f      	cmp	r7, r3
 8000330:	d908      	bls.n	8000344 <__udivmoddi4+0x148>
 8000332:	eb1c 0303 	adds.w	r3, ip, r3
 8000336:	f100 34ff 	add.w	r4, r0, #4294967295
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x146>
 800033c:	429f      	cmp	r7, r3
 800033e:	f200 80b0 	bhi.w	80004a2 <__udivmoddi4+0x2a6>
 8000342:	4620      	mov	r0, r4
 8000344:	1bdb      	subs	r3, r3, r7
 8000346:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800034a:	e7a5      	b.n	8000298 <__udivmoddi4+0x9c>
 800034c:	f1c1 0620 	rsb	r6, r1, #32
 8000350:	408b      	lsls	r3, r1
 8000352:	fa22 f706 	lsr.w	r7, r2, r6
 8000356:	431f      	orrs	r7, r3
 8000358:	fa20 fc06 	lsr.w	ip, r0, r6
 800035c:	fa04 f301 	lsl.w	r3, r4, r1
 8000360:	ea43 030c 	orr.w	r3, r3, ip
 8000364:	40f4      	lsrs	r4, r6
 8000366:	fa00 f801 	lsl.w	r8, r0, r1
 800036a:	0c38      	lsrs	r0, r7, #16
 800036c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000370:	fbb4 fef0 	udiv	lr, r4, r0
 8000374:	fa1f fc87 	uxth.w	ip, r7
 8000378:	fb00 441e 	mls	r4, r0, lr, r4
 800037c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000380:	fb0e f90c 	mul.w	r9, lr, ip
 8000384:	45a1      	cmp	r9, r4
 8000386:	fa02 f201 	lsl.w	r2, r2, r1
 800038a:	d90a      	bls.n	80003a2 <__udivmoddi4+0x1a6>
 800038c:	193c      	adds	r4, r7, r4
 800038e:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000392:	f080 8084 	bcs.w	800049e <__udivmoddi4+0x2a2>
 8000396:	45a1      	cmp	r9, r4
 8000398:	f240 8081 	bls.w	800049e <__udivmoddi4+0x2a2>
 800039c:	f1ae 0e02 	sub.w	lr, lr, #2
 80003a0:	443c      	add	r4, r7
 80003a2:	eba4 0409 	sub.w	r4, r4, r9
 80003a6:	fa1f f983 	uxth.w	r9, r3
 80003aa:	fbb4 f3f0 	udiv	r3, r4, r0
 80003ae:	fb00 4413 	mls	r4, r0, r3, r4
 80003b2:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003b6:	fb03 fc0c 	mul.w	ip, r3, ip
 80003ba:	45a4      	cmp	ip, r4
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x1d2>
 80003be:	193c      	adds	r4, r7, r4
 80003c0:	f103 30ff 	add.w	r0, r3, #4294967295
 80003c4:	d267      	bcs.n	8000496 <__udivmoddi4+0x29a>
 80003c6:	45a4      	cmp	ip, r4
 80003c8:	d965      	bls.n	8000496 <__udivmoddi4+0x29a>
 80003ca:	3b02      	subs	r3, #2
 80003cc:	443c      	add	r4, r7
 80003ce:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003d2:	fba0 9302 	umull	r9, r3, r0, r2
 80003d6:	eba4 040c 	sub.w	r4, r4, ip
 80003da:	429c      	cmp	r4, r3
 80003dc:	46ce      	mov	lr, r9
 80003de:	469c      	mov	ip, r3
 80003e0:	d351      	bcc.n	8000486 <__udivmoddi4+0x28a>
 80003e2:	d04e      	beq.n	8000482 <__udivmoddi4+0x286>
 80003e4:	b155      	cbz	r5, 80003fc <__udivmoddi4+0x200>
 80003e6:	ebb8 030e 	subs.w	r3, r8, lr
 80003ea:	eb64 040c 	sbc.w	r4, r4, ip
 80003ee:	fa04 f606 	lsl.w	r6, r4, r6
 80003f2:	40cb      	lsrs	r3, r1
 80003f4:	431e      	orrs	r6, r3
 80003f6:	40cc      	lsrs	r4, r1
 80003f8:	e9c5 6400 	strd	r6, r4, [r5]
 80003fc:	2100      	movs	r1, #0
 80003fe:	e750      	b.n	80002a2 <__udivmoddi4+0xa6>
 8000400:	f1c2 0320 	rsb	r3, r2, #32
 8000404:	fa20 f103 	lsr.w	r1, r0, r3
 8000408:	fa0c fc02 	lsl.w	ip, ip, r2
 800040c:	fa24 f303 	lsr.w	r3, r4, r3
 8000410:	4094      	lsls	r4, r2
 8000412:	430c      	orrs	r4, r1
 8000414:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000418:	fa00 fe02 	lsl.w	lr, r0, r2
 800041c:	fa1f f78c 	uxth.w	r7, ip
 8000420:	fbb3 f0f8 	udiv	r0, r3, r8
 8000424:	fb08 3110 	mls	r1, r8, r0, r3
 8000428:	0c23      	lsrs	r3, r4, #16
 800042a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042e:	fb00 f107 	mul.w	r1, r0, r7
 8000432:	4299      	cmp	r1, r3
 8000434:	d908      	bls.n	8000448 <__udivmoddi4+0x24c>
 8000436:	eb1c 0303 	adds.w	r3, ip, r3
 800043a:	f100 36ff 	add.w	r6, r0, #4294967295
 800043e:	d22c      	bcs.n	800049a <__udivmoddi4+0x29e>
 8000440:	4299      	cmp	r1, r3
 8000442:	d92a      	bls.n	800049a <__udivmoddi4+0x29e>
 8000444:	3802      	subs	r0, #2
 8000446:	4463      	add	r3, ip
 8000448:	1a5b      	subs	r3, r3, r1
 800044a:	b2a4      	uxth	r4, r4
 800044c:	fbb3 f1f8 	udiv	r1, r3, r8
 8000450:	fb08 3311 	mls	r3, r8, r1, r3
 8000454:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000458:	fb01 f307 	mul.w	r3, r1, r7
 800045c:	42a3      	cmp	r3, r4
 800045e:	d908      	bls.n	8000472 <__udivmoddi4+0x276>
 8000460:	eb1c 0404 	adds.w	r4, ip, r4
 8000464:	f101 36ff 	add.w	r6, r1, #4294967295
 8000468:	d213      	bcs.n	8000492 <__udivmoddi4+0x296>
 800046a:	42a3      	cmp	r3, r4
 800046c:	d911      	bls.n	8000492 <__udivmoddi4+0x296>
 800046e:	3902      	subs	r1, #2
 8000470:	4464      	add	r4, ip
 8000472:	1ae4      	subs	r4, r4, r3
 8000474:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000478:	e739      	b.n	80002ee <__udivmoddi4+0xf2>
 800047a:	4604      	mov	r4, r0
 800047c:	e6f0      	b.n	8000260 <__udivmoddi4+0x64>
 800047e:	4608      	mov	r0, r1
 8000480:	e706      	b.n	8000290 <__udivmoddi4+0x94>
 8000482:	45c8      	cmp	r8, r9
 8000484:	d2ae      	bcs.n	80003e4 <__udivmoddi4+0x1e8>
 8000486:	ebb9 0e02 	subs.w	lr, r9, r2
 800048a:	eb63 0c07 	sbc.w	ip, r3, r7
 800048e:	3801      	subs	r0, #1
 8000490:	e7a8      	b.n	80003e4 <__udivmoddi4+0x1e8>
 8000492:	4631      	mov	r1, r6
 8000494:	e7ed      	b.n	8000472 <__udivmoddi4+0x276>
 8000496:	4603      	mov	r3, r0
 8000498:	e799      	b.n	80003ce <__udivmoddi4+0x1d2>
 800049a:	4630      	mov	r0, r6
 800049c:	e7d4      	b.n	8000448 <__udivmoddi4+0x24c>
 800049e:	46d6      	mov	lr, sl
 80004a0:	e77f      	b.n	80003a2 <__udivmoddi4+0x1a6>
 80004a2:	4463      	add	r3, ip
 80004a4:	3802      	subs	r0, #2
 80004a6:	e74d      	b.n	8000344 <__udivmoddi4+0x148>
 80004a8:	4606      	mov	r6, r0
 80004aa:	4623      	mov	r3, r4
 80004ac:	4608      	mov	r0, r1
 80004ae:	e70f      	b.n	80002d0 <__udivmoddi4+0xd4>
 80004b0:	3e02      	subs	r6, #2
 80004b2:	4463      	add	r3, ip
 80004b4:	e730      	b.n	8000318 <__udivmoddi4+0x11c>
 80004b6:	bf00      	nop

080004b8 <__aeabi_idiv0>:
 80004b8:	4770      	bx	lr
 80004ba:	bf00      	nop

080004bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004bc:	b580      	push	{r7, lr}
 80004be:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004c0:	f000 f9e3 	bl	800088a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004c4:	f000 f806 	bl	80004d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004c8:	f000 f896 	bl	80005f8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80004cc:	f000 f864 	bl	8000598 <MX_USART2_UART_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80004d0:	bf00      	nop
 80004d2:	e7fd      	b.n	80004d0 <main+0x14>

080004d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004d4:	b580      	push	{r7, lr}
 80004d6:	b096      	sub	sp, #88	@ 0x58
 80004d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004da:	f107 0314 	add.w	r3, r7, #20
 80004de:	2244      	movs	r2, #68	@ 0x44
 80004e0:	2100      	movs	r1, #0
 80004e2:	4618      	mov	r0, r3
 80004e4:	f002 fae1 	bl	8002aaa <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004e8:	463b      	mov	r3, r7
 80004ea:	2200      	movs	r2, #0
 80004ec:	601a      	str	r2, [r3, #0]
 80004ee:	605a      	str	r2, [r3, #4]
 80004f0:	609a      	str	r2, [r3, #8]
 80004f2:	60da      	str	r2, [r3, #12]
 80004f4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80004f6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80004fa:	f000 fcc1 	bl	8000e80 <HAL_PWREx_ControlVoltageScaling>
 80004fe:	4603      	mov	r3, r0
 8000500:	2b00      	cmp	r3, #0
 8000502:	d001      	beq.n	8000508 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000504:	f000 f8c2 	bl	800068c <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000508:	f000 fc9c 	bl	8000e44 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800050c:	4b21      	ldr	r3, [pc, #132]	@ (8000594 <SystemClock_Config+0xc0>)
 800050e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000512:	4a20      	ldr	r2, [pc, #128]	@ (8000594 <SystemClock_Config+0xc0>)
 8000514:	f023 0318 	bic.w	r3, r3, #24
 8000518:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 800051c:	2314      	movs	r3, #20
 800051e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000520:	2301      	movs	r3, #1
 8000522:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000524:	2301      	movs	r3, #1
 8000526:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000528:	2300      	movs	r3, #0
 800052a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800052c:	2360      	movs	r3, #96	@ 0x60
 800052e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000530:	2302      	movs	r3, #2
 8000532:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000534:	2301      	movs	r3, #1
 8000536:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000538:	2301      	movs	r3, #1
 800053a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 16;
 800053c:	2310      	movs	r3, #16
 800053e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000540:	2307      	movs	r3, #7
 8000542:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000544:	2302      	movs	r3, #2
 8000546:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000548:	2302      	movs	r3, #2
 800054a:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800054c:	f107 0314 	add.w	r3, r7, #20
 8000550:	4618      	mov	r0, r3
 8000552:	f000 fceb 	bl	8000f2c <HAL_RCC_OscConfig>
 8000556:	4603      	mov	r3, r0
 8000558:	2b00      	cmp	r3, #0
 800055a:	d001      	beq.n	8000560 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 800055c:	f000 f896 	bl	800068c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000560:	230f      	movs	r3, #15
 8000562:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000564:	2303      	movs	r3, #3
 8000566:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000568:	2300      	movs	r3, #0
 800056a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800056c:	2300      	movs	r3, #0
 800056e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000570:	2300      	movs	r3, #0
 8000572:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000574:	463b      	mov	r3, r7
 8000576:	2101      	movs	r1, #1
 8000578:	4618      	mov	r0, r3
 800057a:	f001 f8eb 	bl	8001754 <HAL_RCC_ClockConfig>
 800057e:	4603      	mov	r3, r0
 8000580:	2b00      	cmp	r3, #0
 8000582:	d001      	beq.n	8000588 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000584:	f000 f882 	bl	800068c <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8000588:	f001 fcfe 	bl	8001f88 <HAL_RCCEx_EnableMSIPLLMode>
}
 800058c:	bf00      	nop
 800058e:	3758      	adds	r7, #88	@ 0x58
 8000590:	46bd      	mov	sp, r7
 8000592:	bd80      	pop	{r7, pc}
 8000594:	40021000 	.word	0x40021000

08000598 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000598:	b580      	push	{r7, lr}
 800059a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800059c:	4b14      	ldr	r3, [pc, #80]	@ (80005f0 <MX_USART2_UART_Init+0x58>)
 800059e:	4a15      	ldr	r2, [pc, #84]	@ (80005f4 <MX_USART2_UART_Init+0x5c>)
 80005a0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80005a2:	4b13      	ldr	r3, [pc, #76]	@ (80005f0 <MX_USART2_UART_Init+0x58>)
 80005a4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80005a8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80005aa:	4b11      	ldr	r3, [pc, #68]	@ (80005f0 <MX_USART2_UART_Init+0x58>)
 80005ac:	2200      	movs	r2, #0
 80005ae:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80005b0:	4b0f      	ldr	r3, [pc, #60]	@ (80005f0 <MX_USART2_UART_Init+0x58>)
 80005b2:	2200      	movs	r2, #0
 80005b4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80005b6:	4b0e      	ldr	r3, [pc, #56]	@ (80005f0 <MX_USART2_UART_Init+0x58>)
 80005b8:	2200      	movs	r2, #0
 80005ba:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80005bc:	4b0c      	ldr	r3, [pc, #48]	@ (80005f0 <MX_USART2_UART_Init+0x58>)
 80005be:	220c      	movs	r2, #12
 80005c0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80005c2:	4b0b      	ldr	r3, [pc, #44]	@ (80005f0 <MX_USART2_UART_Init+0x58>)
 80005c4:	2200      	movs	r2, #0
 80005c6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80005c8:	4b09      	ldr	r3, [pc, #36]	@ (80005f0 <MX_USART2_UART_Init+0x58>)
 80005ca:	2200      	movs	r2, #0
 80005cc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80005ce:	4b08      	ldr	r3, [pc, #32]	@ (80005f0 <MX_USART2_UART_Init+0x58>)
 80005d0:	2200      	movs	r2, #0
 80005d2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80005d4:	4b06      	ldr	r3, [pc, #24]	@ (80005f0 <MX_USART2_UART_Init+0x58>)
 80005d6:	2200      	movs	r2, #0
 80005d8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80005da:	4805      	ldr	r0, [pc, #20]	@ (80005f0 <MX_USART2_UART_Init+0x58>)
 80005dc:	f001 fdd6 	bl	800218c <HAL_UART_Init>
 80005e0:	4603      	mov	r3, r0
 80005e2:	2b00      	cmp	r3, #0
 80005e4:	d001      	beq.n	80005ea <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80005e6:	f000 f851 	bl	800068c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80005ea:	bf00      	nop
 80005ec:	bd80      	pop	{r7, pc}
 80005ee:	bf00      	nop
 80005f0:	20000028 	.word	0x20000028
 80005f4:	40004400 	.word	0x40004400

080005f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b088      	sub	sp, #32
 80005fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005fe:	f107 030c 	add.w	r3, r7, #12
 8000602:	2200      	movs	r2, #0
 8000604:	601a      	str	r2, [r3, #0]
 8000606:	605a      	str	r2, [r3, #4]
 8000608:	609a      	str	r2, [r3, #8]
 800060a:	60da      	str	r2, [r3, #12]
 800060c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800060e:	4b1d      	ldr	r3, [pc, #116]	@ (8000684 <MX_GPIO_Init+0x8c>)
 8000610:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000612:	4a1c      	ldr	r2, [pc, #112]	@ (8000684 <MX_GPIO_Init+0x8c>)
 8000614:	f043 0304 	orr.w	r3, r3, #4
 8000618:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800061a:	4b1a      	ldr	r3, [pc, #104]	@ (8000684 <MX_GPIO_Init+0x8c>)
 800061c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800061e:	f003 0304 	and.w	r3, r3, #4
 8000622:	60bb      	str	r3, [r7, #8]
 8000624:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000626:	4b17      	ldr	r3, [pc, #92]	@ (8000684 <MX_GPIO_Init+0x8c>)
 8000628:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800062a:	4a16      	ldr	r2, [pc, #88]	@ (8000684 <MX_GPIO_Init+0x8c>)
 800062c:	f043 0301 	orr.w	r3, r3, #1
 8000630:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000632:	4b14      	ldr	r3, [pc, #80]	@ (8000684 <MX_GPIO_Init+0x8c>)
 8000634:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000636:	f003 0301 	and.w	r3, r3, #1
 800063a:	607b      	str	r3, [r7, #4]
 800063c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800063e:	4b11      	ldr	r3, [pc, #68]	@ (8000684 <MX_GPIO_Init+0x8c>)
 8000640:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000642:	4a10      	ldr	r2, [pc, #64]	@ (8000684 <MX_GPIO_Init+0x8c>)
 8000644:	f043 0302 	orr.w	r3, r3, #2
 8000648:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800064a:	4b0e      	ldr	r3, [pc, #56]	@ (8000684 <MX_GPIO_Init+0x8c>)
 800064c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800064e:	f003 0302 	and.w	r3, r3, #2
 8000652:	603b      	str	r3, [r7, #0]
 8000654:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8000656:	2200      	movs	r2, #0
 8000658:	2108      	movs	r1, #8
 800065a:	480b      	ldr	r0, [pc, #44]	@ (8000688 <MX_GPIO_Init+0x90>)
 800065c:	f000 fbda 	bl	8000e14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 8000660:	2308      	movs	r3, #8
 8000662:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000664:	2301      	movs	r3, #1
 8000666:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000668:	2300      	movs	r3, #0
 800066a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800066c:	2300      	movs	r3, #0
 800066e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8000670:	f107 030c 	add.w	r3, r7, #12
 8000674:	4619      	mov	r1, r3
 8000676:	4804      	ldr	r0, [pc, #16]	@ (8000688 <MX_GPIO_Init+0x90>)
 8000678:	f000 fa62 	bl	8000b40 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800067c:	bf00      	nop
 800067e:	3720      	adds	r7, #32
 8000680:	46bd      	mov	sp, r7
 8000682:	bd80      	pop	{r7, pc}
 8000684:	40021000 	.word	0x40021000
 8000688:	48000400 	.word	0x48000400

0800068c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800068c:	b480      	push	{r7}
 800068e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000690:	b672      	cpsid	i
}
 8000692:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000694:	bf00      	nop
 8000696:	e7fd      	b.n	8000694 <Error_Handler+0x8>

08000698 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000698:	b480      	push	{r7}
 800069a:	b083      	sub	sp, #12
 800069c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800069e:	4b0f      	ldr	r3, [pc, #60]	@ (80006dc <HAL_MspInit+0x44>)
 80006a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80006a2:	4a0e      	ldr	r2, [pc, #56]	@ (80006dc <HAL_MspInit+0x44>)
 80006a4:	f043 0301 	orr.w	r3, r3, #1
 80006a8:	6613      	str	r3, [r2, #96]	@ 0x60
 80006aa:	4b0c      	ldr	r3, [pc, #48]	@ (80006dc <HAL_MspInit+0x44>)
 80006ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80006ae:	f003 0301 	and.w	r3, r3, #1
 80006b2:	607b      	str	r3, [r7, #4]
 80006b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80006b6:	4b09      	ldr	r3, [pc, #36]	@ (80006dc <HAL_MspInit+0x44>)
 80006b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80006ba:	4a08      	ldr	r2, [pc, #32]	@ (80006dc <HAL_MspInit+0x44>)
 80006bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006c0:	6593      	str	r3, [r2, #88]	@ 0x58
 80006c2:	4b06      	ldr	r3, [pc, #24]	@ (80006dc <HAL_MspInit+0x44>)
 80006c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80006c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006ca:	603b      	str	r3, [r7, #0]
 80006cc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006ce:	bf00      	nop
 80006d0:	370c      	adds	r7, #12
 80006d2:	46bd      	mov	sp, r7
 80006d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d8:	4770      	bx	lr
 80006da:	bf00      	nop
 80006dc:	40021000 	.word	0x40021000

080006e0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b09e      	sub	sp, #120	@ 0x78
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006e8:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80006ec:	2200      	movs	r2, #0
 80006ee:	601a      	str	r2, [r3, #0]
 80006f0:	605a      	str	r2, [r3, #4]
 80006f2:	609a      	str	r2, [r3, #8]
 80006f4:	60da      	str	r2, [r3, #12]
 80006f6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80006f8:	f107 0310 	add.w	r3, r7, #16
 80006fc:	2254      	movs	r2, #84	@ 0x54
 80006fe:	2100      	movs	r1, #0
 8000700:	4618      	mov	r0, r3
 8000702:	f002 f9d2 	bl	8002aaa <memset>
  if(huart->Instance==USART2)
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	681b      	ldr	r3, [r3, #0]
 800070a:	4a28      	ldr	r2, [pc, #160]	@ (80007ac <HAL_UART_MspInit+0xcc>)
 800070c:	4293      	cmp	r3, r2
 800070e:	d148      	bne.n	80007a2 <HAL_UART_MspInit+0xc2>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000710:	2302      	movs	r3, #2
 8000712:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000714:	2300      	movs	r3, #0
 8000716:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000718:	f107 0310 	add.w	r3, r7, #16
 800071c:	4618      	mov	r0, r3
 800071e:	f001 fa3d 	bl	8001b9c <HAL_RCCEx_PeriphCLKConfig>
 8000722:	4603      	mov	r3, r0
 8000724:	2b00      	cmp	r3, #0
 8000726:	d001      	beq.n	800072c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000728:	f7ff ffb0 	bl	800068c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800072c:	4b20      	ldr	r3, [pc, #128]	@ (80007b0 <HAL_UART_MspInit+0xd0>)
 800072e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000730:	4a1f      	ldr	r2, [pc, #124]	@ (80007b0 <HAL_UART_MspInit+0xd0>)
 8000732:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000736:	6593      	str	r3, [r2, #88]	@ 0x58
 8000738:	4b1d      	ldr	r3, [pc, #116]	@ (80007b0 <HAL_UART_MspInit+0xd0>)
 800073a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800073c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000740:	60fb      	str	r3, [r7, #12]
 8000742:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000744:	4b1a      	ldr	r3, [pc, #104]	@ (80007b0 <HAL_UART_MspInit+0xd0>)
 8000746:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000748:	4a19      	ldr	r2, [pc, #100]	@ (80007b0 <HAL_UART_MspInit+0xd0>)
 800074a:	f043 0301 	orr.w	r3, r3, #1
 800074e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000750:	4b17      	ldr	r3, [pc, #92]	@ (80007b0 <HAL_UART_MspInit+0xd0>)
 8000752:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000754:	f003 0301 	and.w	r3, r3, #1
 8000758:	60bb      	str	r3, [r7, #8]
 800075a:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15 (JTDI)     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 800075c:	2304      	movs	r3, #4
 800075e:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000760:	2302      	movs	r3, #2
 8000762:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000764:	2300      	movs	r3, #0
 8000766:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000768:	2303      	movs	r3, #3
 800076a:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800076c:	2307      	movs	r3, #7
 800076e:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8000770:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000774:	4619      	mov	r1, r3
 8000776:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800077a:	f000 f9e1 	bl	8000b40 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_RX_Pin;
 800077e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000782:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000784:	2302      	movs	r3, #2
 8000786:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000788:	2300      	movs	r3, #0
 800078a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800078c:	2303      	movs	r3, #3
 800078e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 8000790:	2303      	movs	r3, #3
 8000792:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8000794:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000798:	4619      	mov	r1, r3
 800079a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800079e:	f000 f9cf 	bl	8000b40 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80007a2:	bf00      	nop
 80007a4:	3778      	adds	r7, #120	@ 0x78
 80007a6:	46bd      	mov	sp, r7
 80007a8:	bd80      	pop	{r7, pc}
 80007aa:	bf00      	nop
 80007ac:	40004400 	.word	0x40004400
 80007b0:	40021000 	.word	0x40021000

080007b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007b4:	b480      	push	{r7}
 80007b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80007b8:	bf00      	nop
 80007ba:	e7fd      	b.n	80007b8 <NMI_Handler+0x4>

080007bc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007bc:	b480      	push	{r7}
 80007be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007c0:	bf00      	nop
 80007c2:	e7fd      	b.n	80007c0 <HardFault_Handler+0x4>

080007c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80007c4:	b480      	push	{r7}
 80007c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80007c8:	bf00      	nop
 80007ca:	e7fd      	b.n	80007c8 <MemManage_Handler+0x4>

080007cc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80007cc:	b480      	push	{r7}
 80007ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80007d0:	bf00      	nop
 80007d2:	e7fd      	b.n	80007d0 <BusFault_Handler+0x4>

080007d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80007d4:	b480      	push	{r7}
 80007d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80007d8:	bf00      	nop
 80007da:	e7fd      	b.n	80007d8 <UsageFault_Handler+0x4>

080007dc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80007dc:	b480      	push	{r7}
 80007de:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80007e0:	bf00      	nop
 80007e2:	46bd      	mov	sp, r7
 80007e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e8:	4770      	bx	lr

080007ea <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80007ea:	b480      	push	{r7}
 80007ec:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80007ee:	bf00      	nop
 80007f0:	46bd      	mov	sp, r7
 80007f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f6:	4770      	bx	lr

080007f8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80007f8:	b480      	push	{r7}
 80007fa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80007fc:	bf00      	nop
 80007fe:	46bd      	mov	sp, r7
 8000800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000804:	4770      	bx	lr

08000806 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000806:	b580      	push	{r7, lr}
 8000808:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800080a:	f000 f893 	bl	8000934 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800080e:	bf00      	nop
 8000810:	bd80      	pop	{r7, pc}
	...

08000814 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000814:	b480      	push	{r7}
 8000816:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000818:	4b06      	ldr	r3, [pc, #24]	@ (8000834 <SystemInit+0x20>)
 800081a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800081e:	4a05      	ldr	r2, [pc, #20]	@ (8000834 <SystemInit+0x20>)
 8000820:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000824:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000828:	bf00      	nop
 800082a:	46bd      	mov	sp, r7
 800082c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000830:	4770      	bx	lr
 8000832:	bf00      	nop
 8000834:	e000ed00 	.word	0xe000ed00

08000838 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000838:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000870 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800083c:	f7ff ffea 	bl	8000814 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000840:	480c      	ldr	r0, [pc, #48]	@ (8000874 <LoopForever+0x6>)
  ldr r1, =_edata
 8000842:	490d      	ldr	r1, [pc, #52]	@ (8000878 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000844:	4a0d      	ldr	r2, [pc, #52]	@ (800087c <LoopForever+0xe>)
  movs r3, #0
 8000846:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000848:	e002      	b.n	8000850 <LoopCopyDataInit>

0800084a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800084a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800084c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800084e:	3304      	adds	r3, #4

08000850 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000850:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000852:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000854:	d3f9      	bcc.n	800084a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000856:	4a0a      	ldr	r2, [pc, #40]	@ (8000880 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000858:	4c0a      	ldr	r4, [pc, #40]	@ (8000884 <LoopForever+0x16>)
  movs r3, #0
 800085a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800085c:	e001      	b.n	8000862 <LoopFillZerobss>

0800085e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800085e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000860:	3204      	adds	r2, #4

08000862 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000862:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000864:	d3fb      	bcc.n	800085e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000866:	f002 f929 	bl	8002abc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800086a:	f7ff fe27 	bl	80004bc <main>

0800086e <LoopForever>:

LoopForever:
    b LoopForever
 800086e:	e7fe      	b.n	800086e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000870:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000874:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000878:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 800087c:	08002b74 	.word	0x08002b74
  ldr r2, =_sbss
 8000880:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000884:	200000b4 	.word	0x200000b4

08000888 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000888:	e7fe      	b.n	8000888 <ADC1_IRQHandler>

0800088a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800088a:	b580      	push	{r7, lr}
 800088c:	b082      	sub	sp, #8
 800088e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000890:	2300      	movs	r3, #0
 8000892:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000894:	2003      	movs	r0, #3
 8000896:	f000 f91f 	bl	8000ad8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800089a:	2000      	movs	r0, #0
 800089c:	f000 f80e 	bl	80008bc <HAL_InitTick>
 80008a0:	4603      	mov	r3, r0
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d002      	beq.n	80008ac <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80008a6:	2301      	movs	r3, #1
 80008a8:	71fb      	strb	r3, [r7, #7]
 80008aa:	e001      	b.n	80008b0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80008ac:	f7ff fef4 	bl	8000698 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80008b0:	79fb      	ldrb	r3, [r7, #7]
}
 80008b2:	4618      	mov	r0, r3
 80008b4:	3708      	adds	r7, #8
 80008b6:	46bd      	mov	sp, r7
 80008b8:	bd80      	pop	{r7, pc}
	...

080008bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	b084      	sub	sp, #16
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80008c4:	2300      	movs	r3, #0
 80008c6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80008c8:	4b17      	ldr	r3, [pc, #92]	@ (8000928 <HAL_InitTick+0x6c>)
 80008ca:	781b      	ldrb	r3, [r3, #0]
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d023      	beq.n	8000918 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80008d0:	4b16      	ldr	r3, [pc, #88]	@ (800092c <HAL_InitTick+0x70>)
 80008d2:	681a      	ldr	r2, [r3, #0]
 80008d4:	4b14      	ldr	r3, [pc, #80]	@ (8000928 <HAL_InitTick+0x6c>)
 80008d6:	781b      	ldrb	r3, [r3, #0]
 80008d8:	4619      	mov	r1, r3
 80008da:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80008de:	fbb3 f3f1 	udiv	r3, r3, r1
 80008e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80008e6:	4618      	mov	r0, r3
 80008e8:	f000 f91d 	bl	8000b26 <HAL_SYSTICK_Config>
 80008ec:	4603      	mov	r3, r0
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	d10f      	bne.n	8000912 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	2b0f      	cmp	r3, #15
 80008f6:	d809      	bhi.n	800090c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80008f8:	2200      	movs	r2, #0
 80008fa:	6879      	ldr	r1, [r7, #4]
 80008fc:	f04f 30ff 	mov.w	r0, #4294967295
 8000900:	f000 f8f5 	bl	8000aee <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000904:	4a0a      	ldr	r2, [pc, #40]	@ (8000930 <HAL_InitTick+0x74>)
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	6013      	str	r3, [r2, #0]
 800090a:	e007      	b.n	800091c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800090c:	2301      	movs	r3, #1
 800090e:	73fb      	strb	r3, [r7, #15]
 8000910:	e004      	b.n	800091c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000912:	2301      	movs	r3, #1
 8000914:	73fb      	strb	r3, [r7, #15]
 8000916:	e001      	b.n	800091c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000918:	2301      	movs	r3, #1
 800091a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800091c:	7bfb      	ldrb	r3, [r7, #15]
}
 800091e:	4618      	mov	r0, r3
 8000920:	3710      	adds	r7, #16
 8000922:	46bd      	mov	sp, r7
 8000924:	bd80      	pop	{r7, pc}
 8000926:	bf00      	nop
 8000928:	20000008 	.word	0x20000008
 800092c:	20000000 	.word	0x20000000
 8000930:	20000004 	.word	0x20000004

08000934 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000934:	b480      	push	{r7}
 8000936:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000938:	4b06      	ldr	r3, [pc, #24]	@ (8000954 <HAL_IncTick+0x20>)
 800093a:	781b      	ldrb	r3, [r3, #0]
 800093c:	461a      	mov	r2, r3
 800093e:	4b06      	ldr	r3, [pc, #24]	@ (8000958 <HAL_IncTick+0x24>)
 8000940:	681b      	ldr	r3, [r3, #0]
 8000942:	4413      	add	r3, r2
 8000944:	4a04      	ldr	r2, [pc, #16]	@ (8000958 <HAL_IncTick+0x24>)
 8000946:	6013      	str	r3, [r2, #0]
}
 8000948:	bf00      	nop
 800094a:	46bd      	mov	sp, r7
 800094c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000950:	4770      	bx	lr
 8000952:	bf00      	nop
 8000954:	20000008 	.word	0x20000008
 8000958:	200000b0 	.word	0x200000b0

0800095c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800095c:	b480      	push	{r7}
 800095e:	af00      	add	r7, sp, #0
  return uwTick;
 8000960:	4b03      	ldr	r3, [pc, #12]	@ (8000970 <HAL_GetTick+0x14>)
 8000962:	681b      	ldr	r3, [r3, #0]
}
 8000964:	4618      	mov	r0, r3
 8000966:	46bd      	mov	sp, r7
 8000968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800096c:	4770      	bx	lr
 800096e:	bf00      	nop
 8000970:	200000b0 	.word	0x200000b0

08000974 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000974:	b480      	push	{r7}
 8000976:	b085      	sub	sp, #20
 8000978:	af00      	add	r7, sp, #0
 800097a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	f003 0307 	and.w	r3, r3, #7
 8000982:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000984:	4b0c      	ldr	r3, [pc, #48]	@ (80009b8 <__NVIC_SetPriorityGrouping+0x44>)
 8000986:	68db      	ldr	r3, [r3, #12]
 8000988:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800098a:	68ba      	ldr	r2, [r7, #8]
 800098c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000990:	4013      	ands	r3, r2
 8000992:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000994:	68fb      	ldr	r3, [r7, #12]
 8000996:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000998:	68bb      	ldr	r3, [r7, #8]
 800099a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800099c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80009a0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80009a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80009a6:	4a04      	ldr	r2, [pc, #16]	@ (80009b8 <__NVIC_SetPriorityGrouping+0x44>)
 80009a8:	68bb      	ldr	r3, [r7, #8]
 80009aa:	60d3      	str	r3, [r2, #12]
}
 80009ac:	bf00      	nop
 80009ae:	3714      	adds	r7, #20
 80009b0:	46bd      	mov	sp, r7
 80009b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b6:	4770      	bx	lr
 80009b8:	e000ed00 	.word	0xe000ed00

080009bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80009bc:	b480      	push	{r7}
 80009be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80009c0:	4b04      	ldr	r3, [pc, #16]	@ (80009d4 <__NVIC_GetPriorityGrouping+0x18>)
 80009c2:	68db      	ldr	r3, [r3, #12]
 80009c4:	0a1b      	lsrs	r3, r3, #8
 80009c6:	f003 0307 	and.w	r3, r3, #7
}
 80009ca:	4618      	mov	r0, r3
 80009cc:	46bd      	mov	sp, r7
 80009ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d2:	4770      	bx	lr
 80009d4:	e000ed00 	.word	0xe000ed00

080009d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80009d8:	b480      	push	{r7}
 80009da:	b083      	sub	sp, #12
 80009dc:	af00      	add	r7, sp, #0
 80009de:	4603      	mov	r3, r0
 80009e0:	6039      	str	r1, [r7, #0]
 80009e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80009e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	db0a      	blt.n	8000a02 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009ec:	683b      	ldr	r3, [r7, #0]
 80009ee:	b2da      	uxtb	r2, r3
 80009f0:	490c      	ldr	r1, [pc, #48]	@ (8000a24 <__NVIC_SetPriority+0x4c>)
 80009f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009f6:	0112      	lsls	r2, r2, #4
 80009f8:	b2d2      	uxtb	r2, r2
 80009fa:	440b      	add	r3, r1
 80009fc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000a00:	e00a      	b.n	8000a18 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a02:	683b      	ldr	r3, [r7, #0]
 8000a04:	b2da      	uxtb	r2, r3
 8000a06:	4908      	ldr	r1, [pc, #32]	@ (8000a28 <__NVIC_SetPriority+0x50>)
 8000a08:	79fb      	ldrb	r3, [r7, #7]
 8000a0a:	f003 030f 	and.w	r3, r3, #15
 8000a0e:	3b04      	subs	r3, #4
 8000a10:	0112      	lsls	r2, r2, #4
 8000a12:	b2d2      	uxtb	r2, r2
 8000a14:	440b      	add	r3, r1
 8000a16:	761a      	strb	r2, [r3, #24]
}
 8000a18:	bf00      	nop
 8000a1a:	370c      	adds	r7, #12
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a22:	4770      	bx	lr
 8000a24:	e000e100 	.word	0xe000e100
 8000a28:	e000ed00 	.word	0xe000ed00

08000a2c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a2c:	b480      	push	{r7}
 8000a2e:	b089      	sub	sp, #36	@ 0x24
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	60f8      	str	r0, [r7, #12]
 8000a34:	60b9      	str	r1, [r7, #8]
 8000a36:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000a38:	68fb      	ldr	r3, [r7, #12]
 8000a3a:	f003 0307 	and.w	r3, r3, #7
 8000a3e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a40:	69fb      	ldr	r3, [r7, #28]
 8000a42:	f1c3 0307 	rsb	r3, r3, #7
 8000a46:	2b04      	cmp	r3, #4
 8000a48:	bf28      	it	cs
 8000a4a:	2304      	movcs	r3, #4
 8000a4c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a4e:	69fb      	ldr	r3, [r7, #28]
 8000a50:	3304      	adds	r3, #4
 8000a52:	2b06      	cmp	r3, #6
 8000a54:	d902      	bls.n	8000a5c <NVIC_EncodePriority+0x30>
 8000a56:	69fb      	ldr	r3, [r7, #28]
 8000a58:	3b03      	subs	r3, #3
 8000a5a:	e000      	b.n	8000a5e <NVIC_EncodePriority+0x32>
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a60:	f04f 32ff 	mov.w	r2, #4294967295
 8000a64:	69bb      	ldr	r3, [r7, #24]
 8000a66:	fa02 f303 	lsl.w	r3, r2, r3
 8000a6a:	43da      	mvns	r2, r3
 8000a6c:	68bb      	ldr	r3, [r7, #8]
 8000a6e:	401a      	ands	r2, r3
 8000a70:	697b      	ldr	r3, [r7, #20]
 8000a72:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000a74:	f04f 31ff 	mov.w	r1, #4294967295
 8000a78:	697b      	ldr	r3, [r7, #20]
 8000a7a:	fa01 f303 	lsl.w	r3, r1, r3
 8000a7e:	43d9      	mvns	r1, r3
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a84:	4313      	orrs	r3, r2
         );
}
 8000a86:	4618      	mov	r0, r3
 8000a88:	3724      	adds	r7, #36	@ 0x24
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a90:	4770      	bx	lr
	...

08000a94 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b082      	sub	sp, #8
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	3b01      	subs	r3, #1
 8000aa0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000aa4:	d301      	bcc.n	8000aaa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000aa6:	2301      	movs	r3, #1
 8000aa8:	e00f      	b.n	8000aca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000aaa:	4a0a      	ldr	r2, [pc, #40]	@ (8000ad4 <SysTick_Config+0x40>)
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	3b01      	subs	r3, #1
 8000ab0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000ab2:	210f      	movs	r1, #15
 8000ab4:	f04f 30ff 	mov.w	r0, #4294967295
 8000ab8:	f7ff ff8e 	bl	80009d8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000abc:	4b05      	ldr	r3, [pc, #20]	@ (8000ad4 <SysTick_Config+0x40>)
 8000abe:	2200      	movs	r2, #0
 8000ac0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ac2:	4b04      	ldr	r3, [pc, #16]	@ (8000ad4 <SysTick_Config+0x40>)
 8000ac4:	2207      	movs	r2, #7
 8000ac6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ac8:	2300      	movs	r3, #0
}
 8000aca:	4618      	mov	r0, r3
 8000acc:	3708      	adds	r7, #8
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	bd80      	pop	{r7, pc}
 8000ad2:	bf00      	nop
 8000ad4:	e000e010 	.word	0xe000e010

08000ad8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b082      	sub	sp, #8
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ae0:	6878      	ldr	r0, [r7, #4]
 8000ae2:	f7ff ff47 	bl	8000974 <__NVIC_SetPriorityGrouping>
}
 8000ae6:	bf00      	nop
 8000ae8:	3708      	adds	r7, #8
 8000aea:	46bd      	mov	sp, r7
 8000aec:	bd80      	pop	{r7, pc}

08000aee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000aee:	b580      	push	{r7, lr}
 8000af0:	b086      	sub	sp, #24
 8000af2:	af00      	add	r7, sp, #0
 8000af4:	4603      	mov	r3, r0
 8000af6:	60b9      	str	r1, [r7, #8]
 8000af8:	607a      	str	r2, [r7, #4]
 8000afa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000afc:	2300      	movs	r3, #0
 8000afe:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000b00:	f7ff ff5c 	bl	80009bc <__NVIC_GetPriorityGrouping>
 8000b04:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000b06:	687a      	ldr	r2, [r7, #4]
 8000b08:	68b9      	ldr	r1, [r7, #8]
 8000b0a:	6978      	ldr	r0, [r7, #20]
 8000b0c:	f7ff ff8e 	bl	8000a2c <NVIC_EncodePriority>
 8000b10:	4602      	mov	r2, r0
 8000b12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b16:	4611      	mov	r1, r2
 8000b18:	4618      	mov	r0, r3
 8000b1a:	f7ff ff5d 	bl	80009d8 <__NVIC_SetPriority>
}
 8000b1e:	bf00      	nop
 8000b20:	3718      	adds	r7, #24
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bd80      	pop	{r7, pc}

08000b26 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000b26:	b580      	push	{r7, lr}
 8000b28:	b082      	sub	sp, #8
 8000b2a:	af00      	add	r7, sp, #0
 8000b2c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000b2e:	6878      	ldr	r0, [r7, #4]
 8000b30:	f7ff ffb0 	bl	8000a94 <SysTick_Config>
 8000b34:	4603      	mov	r3, r0
}
 8000b36:	4618      	mov	r0, r3
 8000b38:	3708      	adds	r7, #8
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	bd80      	pop	{r7, pc}
	...

08000b40 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000b40:	b480      	push	{r7}
 8000b42:	b087      	sub	sp, #28
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	6078      	str	r0, [r7, #4]
 8000b48:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b4e:	e148      	b.n	8000de2 <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000b50:	683b      	ldr	r3, [r7, #0]
 8000b52:	681a      	ldr	r2, [r3, #0]
 8000b54:	2101      	movs	r1, #1
 8000b56:	697b      	ldr	r3, [r7, #20]
 8000b58:	fa01 f303 	lsl.w	r3, r1, r3
 8000b5c:	4013      	ands	r3, r2
 8000b5e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000b60:	68fb      	ldr	r3, [r7, #12]
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	f000 813a 	beq.w	8000ddc <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000b68:	683b      	ldr	r3, [r7, #0]
 8000b6a:	685b      	ldr	r3, [r3, #4]
 8000b6c:	f003 0303 	and.w	r3, r3, #3
 8000b70:	2b01      	cmp	r3, #1
 8000b72:	d005      	beq.n	8000b80 <HAL_GPIO_Init+0x40>
 8000b74:	683b      	ldr	r3, [r7, #0]
 8000b76:	685b      	ldr	r3, [r3, #4]
 8000b78:	f003 0303 	and.w	r3, r3, #3
 8000b7c:	2b02      	cmp	r3, #2
 8000b7e:	d130      	bne.n	8000be2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	689b      	ldr	r3, [r3, #8]
 8000b84:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000b86:	697b      	ldr	r3, [r7, #20]
 8000b88:	005b      	lsls	r3, r3, #1
 8000b8a:	2203      	movs	r2, #3
 8000b8c:	fa02 f303 	lsl.w	r3, r2, r3
 8000b90:	43db      	mvns	r3, r3
 8000b92:	693a      	ldr	r2, [r7, #16]
 8000b94:	4013      	ands	r3, r2
 8000b96:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000b98:	683b      	ldr	r3, [r7, #0]
 8000b9a:	68da      	ldr	r2, [r3, #12]
 8000b9c:	697b      	ldr	r3, [r7, #20]
 8000b9e:	005b      	lsls	r3, r3, #1
 8000ba0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ba4:	693a      	ldr	r2, [r7, #16]
 8000ba6:	4313      	orrs	r3, r2
 8000ba8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	693a      	ldr	r2, [r7, #16]
 8000bae:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	685b      	ldr	r3, [r3, #4]
 8000bb4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000bb6:	2201      	movs	r2, #1
 8000bb8:	697b      	ldr	r3, [r7, #20]
 8000bba:	fa02 f303 	lsl.w	r3, r2, r3
 8000bbe:	43db      	mvns	r3, r3
 8000bc0:	693a      	ldr	r2, [r7, #16]
 8000bc2:	4013      	ands	r3, r2
 8000bc4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000bc6:	683b      	ldr	r3, [r7, #0]
 8000bc8:	685b      	ldr	r3, [r3, #4]
 8000bca:	091b      	lsrs	r3, r3, #4
 8000bcc:	f003 0201 	and.w	r2, r3, #1
 8000bd0:	697b      	ldr	r3, [r7, #20]
 8000bd2:	fa02 f303 	lsl.w	r3, r2, r3
 8000bd6:	693a      	ldr	r2, [r7, #16]
 8000bd8:	4313      	orrs	r3, r2
 8000bda:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	693a      	ldr	r2, [r7, #16]
 8000be0:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000be2:	683b      	ldr	r3, [r7, #0]
 8000be4:	685b      	ldr	r3, [r3, #4]
 8000be6:	f003 0303 	and.w	r3, r3, #3
 8000bea:	2b03      	cmp	r3, #3
 8000bec:	d017      	beq.n	8000c1e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	68db      	ldr	r3, [r3, #12]
 8000bf2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000bf4:	697b      	ldr	r3, [r7, #20]
 8000bf6:	005b      	lsls	r3, r3, #1
 8000bf8:	2203      	movs	r2, #3
 8000bfa:	fa02 f303 	lsl.w	r3, r2, r3
 8000bfe:	43db      	mvns	r3, r3
 8000c00:	693a      	ldr	r2, [r7, #16]
 8000c02:	4013      	ands	r3, r2
 8000c04:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000c06:	683b      	ldr	r3, [r7, #0]
 8000c08:	689a      	ldr	r2, [r3, #8]
 8000c0a:	697b      	ldr	r3, [r7, #20]
 8000c0c:	005b      	lsls	r3, r3, #1
 8000c0e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c12:	693a      	ldr	r2, [r7, #16]
 8000c14:	4313      	orrs	r3, r2
 8000c16:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	693a      	ldr	r2, [r7, #16]
 8000c1c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000c1e:	683b      	ldr	r3, [r7, #0]
 8000c20:	685b      	ldr	r3, [r3, #4]
 8000c22:	f003 0303 	and.w	r3, r3, #3
 8000c26:	2b02      	cmp	r3, #2
 8000c28:	d123      	bne.n	8000c72 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000c2a:	697b      	ldr	r3, [r7, #20]
 8000c2c:	08da      	lsrs	r2, r3, #3
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	3208      	adds	r2, #8
 8000c32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c36:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000c38:	697b      	ldr	r3, [r7, #20]
 8000c3a:	f003 0307 	and.w	r3, r3, #7
 8000c3e:	009b      	lsls	r3, r3, #2
 8000c40:	220f      	movs	r2, #15
 8000c42:	fa02 f303 	lsl.w	r3, r2, r3
 8000c46:	43db      	mvns	r3, r3
 8000c48:	693a      	ldr	r2, [r7, #16]
 8000c4a:	4013      	ands	r3, r2
 8000c4c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000c4e:	683b      	ldr	r3, [r7, #0]
 8000c50:	691a      	ldr	r2, [r3, #16]
 8000c52:	697b      	ldr	r3, [r7, #20]
 8000c54:	f003 0307 	and.w	r3, r3, #7
 8000c58:	009b      	lsls	r3, r3, #2
 8000c5a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c5e:	693a      	ldr	r2, [r7, #16]
 8000c60:	4313      	orrs	r3, r2
 8000c62:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000c64:	697b      	ldr	r3, [r7, #20]
 8000c66:	08da      	lsrs	r2, r3, #3
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	3208      	adds	r2, #8
 8000c6c:	6939      	ldr	r1, [r7, #16]
 8000c6e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	681b      	ldr	r3, [r3, #0]
 8000c76:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000c78:	697b      	ldr	r3, [r7, #20]
 8000c7a:	005b      	lsls	r3, r3, #1
 8000c7c:	2203      	movs	r2, #3
 8000c7e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c82:	43db      	mvns	r3, r3
 8000c84:	693a      	ldr	r2, [r7, #16]
 8000c86:	4013      	ands	r3, r2
 8000c88:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000c8a:	683b      	ldr	r3, [r7, #0]
 8000c8c:	685b      	ldr	r3, [r3, #4]
 8000c8e:	f003 0203 	and.w	r2, r3, #3
 8000c92:	697b      	ldr	r3, [r7, #20]
 8000c94:	005b      	lsls	r3, r3, #1
 8000c96:	fa02 f303 	lsl.w	r3, r2, r3
 8000c9a:	693a      	ldr	r2, [r7, #16]
 8000c9c:	4313      	orrs	r3, r2
 8000c9e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	693a      	ldr	r2, [r7, #16]
 8000ca4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000ca6:	683b      	ldr	r3, [r7, #0]
 8000ca8:	685b      	ldr	r3, [r3, #4]
 8000caa:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	f000 8094 	beq.w	8000ddc <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cb4:	4b52      	ldr	r3, [pc, #328]	@ (8000e00 <HAL_GPIO_Init+0x2c0>)
 8000cb6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000cb8:	4a51      	ldr	r2, [pc, #324]	@ (8000e00 <HAL_GPIO_Init+0x2c0>)
 8000cba:	f043 0301 	orr.w	r3, r3, #1
 8000cbe:	6613      	str	r3, [r2, #96]	@ 0x60
 8000cc0:	4b4f      	ldr	r3, [pc, #316]	@ (8000e00 <HAL_GPIO_Init+0x2c0>)
 8000cc2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000cc4:	f003 0301 	and.w	r3, r3, #1
 8000cc8:	60bb      	str	r3, [r7, #8]
 8000cca:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000ccc:	4a4d      	ldr	r2, [pc, #308]	@ (8000e04 <HAL_GPIO_Init+0x2c4>)
 8000cce:	697b      	ldr	r3, [r7, #20]
 8000cd0:	089b      	lsrs	r3, r3, #2
 8000cd2:	3302      	adds	r3, #2
 8000cd4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cd8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000cda:	697b      	ldr	r3, [r7, #20]
 8000cdc:	f003 0303 	and.w	r3, r3, #3
 8000ce0:	009b      	lsls	r3, r3, #2
 8000ce2:	220f      	movs	r2, #15
 8000ce4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ce8:	43db      	mvns	r3, r3
 8000cea:	693a      	ldr	r2, [r7, #16]
 8000cec:	4013      	ands	r3, r2
 8000cee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000cf6:	d00d      	beq.n	8000d14 <HAL_GPIO_Init+0x1d4>
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	4a43      	ldr	r2, [pc, #268]	@ (8000e08 <HAL_GPIO_Init+0x2c8>)
 8000cfc:	4293      	cmp	r3, r2
 8000cfe:	d007      	beq.n	8000d10 <HAL_GPIO_Init+0x1d0>
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	4a42      	ldr	r2, [pc, #264]	@ (8000e0c <HAL_GPIO_Init+0x2cc>)
 8000d04:	4293      	cmp	r3, r2
 8000d06:	d101      	bne.n	8000d0c <HAL_GPIO_Init+0x1cc>
 8000d08:	2302      	movs	r3, #2
 8000d0a:	e004      	b.n	8000d16 <HAL_GPIO_Init+0x1d6>
 8000d0c:	2307      	movs	r3, #7
 8000d0e:	e002      	b.n	8000d16 <HAL_GPIO_Init+0x1d6>
 8000d10:	2301      	movs	r3, #1
 8000d12:	e000      	b.n	8000d16 <HAL_GPIO_Init+0x1d6>
 8000d14:	2300      	movs	r3, #0
 8000d16:	697a      	ldr	r2, [r7, #20]
 8000d18:	f002 0203 	and.w	r2, r2, #3
 8000d1c:	0092      	lsls	r2, r2, #2
 8000d1e:	4093      	lsls	r3, r2
 8000d20:	693a      	ldr	r2, [r7, #16]
 8000d22:	4313      	orrs	r3, r2
 8000d24:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000d26:	4937      	ldr	r1, [pc, #220]	@ (8000e04 <HAL_GPIO_Init+0x2c4>)
 8000d28:	697b      	ldr	r3, [r7, #20]
 8000d2a:	089b      	lsrs	r3, r3, #2
 8000d2c:	3302      	adds	r3, #2
 8000d2e:	693a      	ldr	r2, [r7, #16]
 8000d30:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000d34:	4b36      	ldr	r3, [pc, #216]	@ (8000e10 <HAL_GPIO_Init+0x2d0>)
 8000d36:	689b      	ldr	r3, [r3, #8]
 8000d38:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d3a:	68fb      	ldr	r3, [r7, #12]
 8000d3c:	43db      	mvns	r3, r3
 8000d3e:	693a      	ldr	r2, [r7, #16]
 8000d40:	4013      	ands	r3, r2
 8000d42:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000d44:	683b      	ldr	r3, [r7, #0]
 8000d46:	685b      	ldr	r3, [r3, #4]
 8000d48:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d003      	beq.n	8000d58 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8000d50:	693a      	ldr	r2, [r7, #16]
 8000d52:	68fb      	ldr	r3, [r7, #12]
 8000d54:	4313      	orrs	r3, r2
 8000d56:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000d58:	4a2d      	ldr	r2, [pc, #180]	@ (8000e10 <HAL_GPIO_Init+0x2d0>)
 8000d5a:	693b      	ldr	r3, [r7, #16]
 8000d5c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000d5e:	4b2c      	ldr	r3, [pc, #176]	@ (8000e10 <HAL_GPIO_Init+0x2d0>)
 8000d60:	68db      	ldr	r3, [r3, #12]
 8000d62:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d64:	68fb      	ldr	r3, [r7, #12]
 8000d66:	43db      	mvns	r3, r3
 8000d68:	693a      	ldr	r2, [r7, #16]
 8000d6a:	4013      	ands	r3, r2
 8000d6c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000d6e:	683b      	ldr	r3, [r7, #0]
 8000d70:	685b      	ldr	r3, [r3, #4]
 8000d72:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d003      	beq.n	8000d82 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8000d7a:	693a      	ldr	r2, [r7, #16]
 8000d7c:	68fb      	ldr	r3, [r7, #12]
 8000d7e:	4313      	orrs	r3, r2
 8000d80:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000d82:	4a23      	ldr	r2, [pc, #140]	@ (8000e10 <HAL_GPIO_Init+0x2d0>)
 8000d84:	693b      	ldr	r3, [r7, #16]
 8000d86:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000d88:	4b21      	ldr	r3, [pc, #132]	@ (8000e10 <HAL_GPIO_Init+0x2d0>)
 8000d8a:	685b      	ldr	r3, [r3, #4]
 8000d8c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d8e:	68fb      	ldr	r3, [r7, #12]
 8000d90:	43db      	mvns	r3, r3
 8000d92:	693a      	ldr	r2, [r7, #16]
 8000d94:	4013      	ands	r3, r2
 8000d96:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000d98:	683b      	ldr	r3, [r7, #0]
 8000d9a:	685b      	ldr	r3, [r3, #4]
 8000d9c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d003      	beq.n	8000dac <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8000da4:	693a      	ldr	r2, [r7, #16]
 8000da6:	68fb      	ldr	r3, [r7, #12]
 8000da8:	4313      	orrs	r3, r2
 8000daa:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000dac:	4a18      	ldr	r2, [pc, #96]	@ (8000e10 <HAL_GPIO_Init+0x2d0>)
 8000dae:	693b      	ldr	r3, [r7, #16]
 8000db0:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8000db2:	4b17      	ldr	r3, [pc, #92]	@ (8000e10 <HAL_GPIO_Init+0x2d0>)
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000db8:	68fb      	ldr	r3, [r7, #12]
 8000dba:	43db      	mvns	r3, r3
 8000dbc:	693a      	ldr	r2, [r7, #16]
 8000dbe:	4013      	ands	r3, r2
 8000dc0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000dc2:	683b      	ldr	r3, [r7, #0]
 8000dc4:	685b      	ldr	r3, [r3, #4]
 8000dc6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d003      	beq.n	8000dd6 <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 8000dce:	693a      	ldr	r2, [r7, #16]
 8000dd0:	68fb      	ldr	r3, [r7, #12]
 8000dd2:	4313      	orrs	r3, r2
 8000dd4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000dd6:	4a0e      	ldr	r2, [pc, #56]	@ (8000e10 <HAL_GPIO_Init+0x2d0>)
 8000dd8:	693b      	ldr	r3, [r7, #16]
 8000dda:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000ddc:	697b      	ldr	r3, [r7, #20]
 8000dde:	3301      	adds	r3, #1
 8000de0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000de2:	683b      	ldr	r3, [r7, #0]
 8000de4:	681a      	ldr	r2, [r3, #0]
 8000de6:	697b      	ldr	r3, [r7, #20]
 8000de8:	fa22 f303 	lsr.w	r3, r2, r3
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	f47f aeaf 	bne.w	8000b50 <HAL_GPIO_Init+0x10>
  }
}
 8000df2:	bf00      	nop
 8000df4:	bf00      	nop
 8000df6:	371c      	adds	r7, #28
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfe:	4770      	bx	lr
 8000e00:	40021000 	.word	0x40021000
 8000e04:	40010000 	.word	0x40010000
 8000e08:	48000400 	.word	0x48000400
 8000e0c:	48000800 	.word	0x48000800
 8000e10:	40010400 	.word	0x40010400

08000e14 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000e14:	b480      	push	{r7}
 8000e16:	b083      	sub	sp, #12
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]
 8000e1c:	460b      	mov	r3, r1
 8000e1e:	807b      	strh	r3, [r7, #2]
 8000e20:	4613      	mov	r3, r2
 8000e22:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000e24:	787b      	ldrb	r3, [r7, #1]
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d003      	beq.n	8000e32 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000e2a:	887a      	ldrh	r2, [r7, #2]
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000e30:	e002      	b.n	8000e38 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000e32:	887a      	ldrh	r2, [r7, #2]
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000e38:	bf00      	nop
 8000e3a:	370c      	adds	r7, #12
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e42:	4770      	bx	lr

08000e44 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8000e44:	b480      	push	{r7}
 8000e46:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8000e48:	4b05      	ldr	r3, [pc, #20]	@ (8000e60 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	4a04      	ldr	r2, [pc, #16]	@ (8000e60 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8000e4e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000e52:	6013      	str	r3, [r2, #0]
}
 8000e54:	bf00      	nop
 8000e56:	46bd      	mov	sp, r7
 8000e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5c:	4770      	bx	lr
 8000e5e:	bf00      	nop
 8000e60:	40007000 	.word	0x40007000

08000e64 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000e64:	b480      	push	{r7}
 8000e66:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8000e68:	4b04      	ldr	r3, [pc, #16]	@ (8000e7c <HAL_PWREx_GetVoltageRange+0x18>)
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8000e70:	4618      	mov	r0, r3
 8000e72:	46bd      	mov	sp, r7
 8000e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e78:	4770      	bx	lr
 8000e7a:	bf00      	nop
 8000e7c:	40007000 	.word	0x40007000

08000e80 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000e80:	b480      	push	{r7}
 8000e82:	b085      	sub	sp, #20
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000e8e:	d130      	bne.n	8000ef2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000e90:	4b23      	ldr	r3, [pc, #140]	@ (8000f20 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000e98:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000e9c:	d038      	beq.n	8000f10 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000e9e:	4b20      	ldr	r3, [pc, #128]	@ (8000f20 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000ea6:	4a1e      	ldr	r2, [pc, #120]	@ (8000f20 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000ea8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000eac:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000eae:	4b1d      	ldr	r3, [pc, #116]	@ (8000f24 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	2232      	movs	r2, #50	@ 0x32
 8000eb4:	fb02 f303 	mul.w	r3, r2, r3
 8000eb8:	4a1b      	ldr	r2, [pc, #108]	@ (8000f28 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8000eba:	fba2 2303 	umull	r2, r3, r2, r3
 8000ebe:	0c9b      	lsrs	r3, r3, #18
 8000ec0:	3301      	adds	r3, #1
 8000ec2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000ec4:	e002      	b.n	8000ecc <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8000ec6:	68fb      	ldr	r3, [r7, #12]
 8000ec8:	3b01      	subs	r3, #1
 8000eca:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000ecc:	4b14      	ldr	r3, [pc, #80]	@ (8000f20 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000ece:	695b      	ldr	r3, [r3, #20]
 8000ed0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000ed4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000ed8:	d102      	bne.n	8000ee0 <HAL_PWREx_ControlVoltageScaling+0x60>
 8000eda:	68fb      	ldr	r3, [r7, #12]
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d1f2      	bne.n	8000ec6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000ee0:	4b0f      	ldr	r3, [pc, #60]	@ (8000f20 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000ee2:	695b      	ldr	r3, [r3, #20]
 8000ee4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000ee8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000eec:	d110      	bne.n	8000f10 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8000eee:	2303      	movs	r3, #3
 8000ef0:	e00f      	b.n	8000f12 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8000ef2:	4b0b      	ldr	r3, [pc, #44]	@ (8000f20 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000efa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000efe:	d007      	beq.n	8000f10 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000f00:	4b07      	ldr	r3, [pc, #28]	@ (8000f20 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000f08:	4a05      	ldr	r2, [pc, #20]	@ (8000f20 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000f0a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000f0e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8000f10:	2300      	movs	r3, #0
}
 8000f12:	4618      	mov	r0, r3
 8000f14:	3714      	adds	r7, #20
 8000f16:	46bd      	mov	sp, r7
 8000f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1c:	4770      	bx	lr
 8000f1e:	bf00      	nop
 8000f20:	40007000 	.word	0x40007000
 8000f24:	20000000 	.word	0x20000000
 8000f28:	431bde83 	.word	0x431bde83

08000f2c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b088      	sub	sp, #32
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d102      	bne.n	8000f40 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000f3a:	2301      	movs	r3, #1
 8000f3c:	f000 bc02 	b.w	8001744 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000f40:	4b96      	ldr	r3, [pc, #600]	@ (800119c <HAL_RCC_OscConfig+0x270>)
 8000f42:	689b      	ldr	r3, [r3, #8]
 8000f44:	f003 030c 	and.w	r3, r3, #12
 8000f48:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000f4a:	4b94      	ldr	r3, [pc, #592]	@ (800119c <HAL_RCC_OscConfig+0x270>)
 8000f4c:	68db      	ldr	r3, [r3, #12]
 8000f4e:	f003 0303 	and.w	r3, r3, #3
 8000f52:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	f003 0310 	and.w	r3, r3, #16
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	f000 80e4 	beq.w	800112a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000f62:	69bb      	ldr	r3, [r7, #24]
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d007      	beq.n	8000f78 <HAL_RCC_OscConfig+0x4c>
 8000f68:	69bb      	ldr	r3, [r7, #24]
 8000f6a:	2b0c      	cmp	r3, #12
 8000f6c:	f040 808b 	bne.w	8001086 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8000f70:	697b      	ldr	r3, [r7, #20]
 8000f72:	2b01      	cmp	r3, #1
 8000f74:	f040 8087 	bne.w	8001086 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000f78:	4b88      	ldr	r3, [pc, #544]	@ (800119c <HAL_RCC_OscConfig+0x270>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	f003 0302 	and.w	r3, r3, #2
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d005      	beq.n	8000f90 <HAL_RCC_OscConfig+0x64>
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	699b      	ldr	r3, [r3, #24]
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d101      	bne.n	8000f90 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8000f8c:	2301      	movs	r3, #1
 8000f8e:	e3d9      	b.n	8001744 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	6a1a      	ldr	r2, [r3, #32]
 8000f94:	4b81      	ldr	r3, [pc, #516]	@ (800119c <HAL_RCC_OscConfig+0x270>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	f003 0308 	and.w	r3, r3, #8
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d004      	beq.n	8000faa <HAL_RCC_OscConfig+0x7e>
 8000fa0:	4b7e      	ldr	r3, [pc, #504]	@ (800119c <HAL_RCC_OscConfig+0x270>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000fa8:	e005      	b.n	8000fb6 <HAL_RCC_OscConfig+0x8a>
 8000faa:	4b7c      	ldr	r3, [pc, #496]	@ (800119c <HAL_RCC_OscConfig+0x270>)
 8000fac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000fb0:	091b      	lsrs	r3, r3, #4
 8000fb2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000fb6:	4293      	cmp	r3, r2
 8000fb8:	d223      	bcs.n	8001002 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	6a1b      	ldr	r3, [r3, #32]
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	f000 fd8c 	bl	8001adc <RCC_SetFlashLatencyFromMSIRange>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d001      	beq.n	8000fce <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8000fca:	2301      	movs	r3, #1
 8000fcc:	e3ba      	b.n	8001744 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000fce:	4b73      	ldr	r3, [pc, #460]	@ (800119c <HAL_RCC_OscConfig+0x270>)
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	4a72      	ldr	r2, [pc, #456]	@ (800119c <HAL_RCC_OscConfig+0x270>)
 8000fd4:	f043 0308 	orr.w	r3, r3, #8
 8000fd8:	6013      	str	r3, [r2, #0]
 8000fda:	4b70      	ldr	r3, [pc, #448]	@ (800119c <HAL_RCC_OscConfig+0x270>)
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	6a1b      	ldr	r3, [r3, #32]
 8000fe6:	496d      	ldr	r1, [pc, #436]	@ (800119c <HAL_RCC_OscConfig+0x270>)
 8000fe8:	4313      	orrs	r3, r2
 8000fea:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000fec:	4b6b      	ldr	r3, [pc, #428]	@ (800119c <HAL_RCC_OscConfig+0x270>)
 8000fee:	685b      	ldr	r3, [r3, #4]
 8000ff0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	69db      	ldr	r3, [r3, #28]
 8000ff8:	021b      	lsls	r3, r3, #8
 8000ffa:	4968      	ldr	r1, [pc, #416]	@ (800119c <HAL_RCC_OscConfig+0x270>)
 8000ffc:	4313      	orrs	r3, r2
 8000ffe:	604b      	str	r3, [r1, #4]
 8001000:	e025      	b.n	800104e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001002:	4b66      	ldr	r3, [pc, #408]	@ (800119c <HAL_RCC_OscConfig+0x270>)
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	4a65      	ldr	r2, [pc, #404]	@ (800119c <HAL_RCC_OscConfig+0x270>)
 8001008:	f043 0308 	orr.w	r3, r3, #8
 800100c:	6013      	str	r3, [r2, #0]
 800100e:	4b63      	ldr	r3, [pc, #396]	@ (800119c <HAL_RCC_OscConfig+0x270>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	6a1b      	ldr	r3, [r3, #32]
 800101a:	4960      	ldr	r1, [pc, #384]	@ (800119c <HAL_RCC_OscConfig+0x270>)
 800101c:	4313      	orrs	r3, r2
 800101e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001020:	4b5e      	ldr	r3, [pc, #376]	@ (800119c <HAL_RCC_OscConfig+0x270>)
 8001022:	685b      	ldr	r3, [r3, #4]
 8001024:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	69db      	ldr	r3, [r3, #28]
 800102c:	021b      	lsls	r3, r3, #8
 800102e:	495b      	ldr	r1, [pc, #364]	@ (800119c <HAL_RCC_OscConfig+0x270>)
 8001030:	4313      	orrs	r3, r2
 8001032:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001034:	69bb      	ldr	r3, [r7, #24]
 8001036:	2b00      	cmp	r3, #0
 8001038:	d109      	bne.n	800104e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	6a1b      	ldr	r3, [r3, #32]
 800103e:	4618      	mov	r0, r3
 8001040:	f000 fd4c 	bl	8001adc <RCC_SetFlashLatencyFromMSIRange>
 8001044:	4603      	mov	r3, r0
 8001046:	2b00      	cmp	r3, #0
 8001048:	d001      	beq.n	800104e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800104a:	2301      	movs	r3, #1
 800104c:	e37a      	b.n	8001744 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800104e:	f000 fc81 	bl	8001954 <HAL_RCC_GetSysClockFreq>
 8001052:	4602      	mov	r2, r0
 8001054:	4b51      	ldr	r3, [pc, #324]	@ (800119c <HAL_RCC_OscConfig+0x270>)
 8001056:	689b      	ldr	r3, [r3, #8]
 8001058:	091b      	lsrs	r3, r3, #4
 800105a:	f003 030f 	and.w	r3, r3, #15
 800105e:	4950      	ldr	r1, [pc, #320]	@ (80011a0 <HAL_RCC_OscConfig+0x274>)
 8001060:	5ccb      	ldrb	r3, [r1, r3]
 8001062:	f003 031f 	and.w	r3, r3, #31
 8001066:	fa22 f303 	lsr.w	r3, r2, r3
 800106a:	4a4e      	ldr	r2, [pc, #312]	@ (80011a4 <HAL_RCC_OscConfig+0x278>)
 800106c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800106e:	4b4e      	ldr	r3, [pc, #312]	@ (80011a8 <HAL_RCC_OscConfig+0x27c>)
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	4618      	mov	r0, r3
 8001074:	f7ff fc22 	bl	80008bc <HAL_InitTick>
 8001078:	4603      	mov	r3, r0
 800107a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800107c:	7bfb      	ldrb	r3, [r7, #15]
 800107e:	2b00      	cmp	r3, #0
 8001080:	d052      	beq.n	8001128 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8001082:	7bfb      	ldrb	r3, [r7, #15]
 8001084:	e35e      	b.n	8001744 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	699b      	ldr	r3, [r3, #24]
 800108a:	2b00      	cmp	r3, #0
 800108c:	d032      	beq.n	80010f4 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800108e:	4b43      	ldr	r3, [pc, #268]	@ (800119c <HAL_RCC_OscConfig+0x270>)
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	4a42      	ldr	r2, [pc, #264]	@ (800119c <HAL_RCC_OscConfig+0x270>)
 8001094:	f043 0301 	orr.w	r3, r3, #1
 8001098:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800109a:	f7ff fc5f 	bl	800095c <HAL_GetTick>
 800109e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80010a0:	e008      	b.n	80010b4 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80010a2:	f7ff fc5b 	bl	800095c <HAL_GetTick>
 80010a6:	4602      	mov	r2, r0
 80010a8:	693b      	ldr	r3, [r7, #16]
 80010aa:	1ad3      	subs	r3, r2, r3
 80010ac:	2b02      	cmp	r3, #2
 80010ae:	d901      	bls.n	80010b4 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80010b0:	2303      	movs	r3, #3
 80010b2:	e347      	b.n	8001744 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80010b4:	4b39      	ldr	r3, [pc, #228]	@ (800119c <HAL_RCC_OscConfig+0x270>)
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	f003 0302 	and.w	r3, r3, #2
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d0f0      	beq.n	80010a2 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80010c0:	4b36      	ldr	r3, [pc, #216]	@ (800119c <HAL_RCC_OscConfig+0x270>)
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	4a35      	ldr	r2, [pc, #212]	@ (800119c <HAL_RCC_OscConfig+0x270>)
 80010c6:	f043 0308 	orr.w	r3, r3, #8
 80010ca:	6013      	str	r3, [r2, #0]
 80010cc:	4b33      	ldr	r3, [pc, #204]	@ (800119c <HAL_RCC_OscConfig+0x270>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	6a1b      	ldr	r3, [r3, #32]
 80010d8:	4930      	ldr	r1, [pc, #192]	@ (800119c <HAL_RCC_OscConfig+0x270>)
 80010da:	4313      	orrs	r3, r2
 80010dc:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80010de:	4b2f      	ldr	r3, [pc, #188]	@ (800119c <HAL_RCC_OscConfig+0x270>)
 80010e0:	685b      	ldr	r3, [r3, #4]
 80010e2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	69db      	ldr	r3, [r3, #28]
 80010ea:	021b      	lsls	r3, r3, #8
 80010ec:	492b      	ldr	r1, [pc, #172]	@ (800119c <HAL_RCC_OscConfig+0x270>)
 80010ee:	4313      	orrs	r3, r2
 80010f0:	604b      	str	r3, [r1, #4]
 80010f2:	e01a      	b.n	800112a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80010f4:	4b29      	ldr	r3, [pc, #164]	@ (800119c <HAL_RCC_OscConfig+0x270>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	4a28      	ldr	r2, [pc, #160]	@ (800119c <HAL_RCC_OscConfig+0x270>)
 80010fa:	f023 0301 	bic.w	r3, r3, #1
 80010fe:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001100:	f7ff fc2c 	bl	800095c <HAL_GetTick>
 8001104:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001106:	e008      	b.n	800111a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001108:	f7ff fc28 	bl	800095c <HAL_GetTick>
 800110c:	4602      	mov	r2, r0
 800110e:	693b      	ldr	r3, [r7, #16]
 8001110:	1ad3      	subs	r3, r2, r3
 8001112:	2b02      	cmp	r3, #2
 8001114:	d901      	bls.n	800111a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8001116:	2303      	movs	r3, #3
 8001118:	e314      	b.n	8001744 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800111a:	4b20      	ldr	r3, [pc, #128]	@ (800119c <HAL_RCC_OscConfig+0x270>)
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	f003 0302 	and.w	r3, r3, #2
 8001122:	2b00      	cmp	r3, #0
 8001124:	d1f0      	bne.n	8001108 <HAL_RCC_OscConfig+0x1dc>
 8001126:	e000      	b.n	800112a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001128:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	f003 0301 	and.w	r3, r3, #1
 8001132:	2b00      	cmp	r3, #0
 8001134:	d073      	beq.n	800121e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001136:	69bb      	ldr	r3, [r7, #24]
 8001138:	2b08      	cmp	r3, #8
 800113a:	d005      	beq.n	8001148 <HAL_RCC_OscConfig+0x21c>
 800113c:	69bb      	ldr	r3, [r7, #24]
 800113e:	2b0c      	cmp	r3, #12
 8001140:	d10e      	bne.n	8001160 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001142:	697b      	ldr	r3, [r7, #20]
 8001144:	2b03      	cmp	r3, #3
 8001146:	d10b      	bne.n	8001160 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001148:	4b14      	ldr	r3, [pc, #80]	@ (800119c <HAL_RCC_OscConfig+0x270>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001150:	2b00      	cmp	r3, #0
 8001152:	d063      	beq.n	800121c <HAL_RCC_OscConfig+0x2f0>
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	685b      	ldr	r3, [r3, #4]
 8001158:	2b00      	cmp	r3, #0
 800115a:	d15f      	bne.n	800121c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800115c:	2301      	movs	r3, #1
 800115e:	e2f1      	b.n	8001744 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	685b      	ldr	r3, [r3, #4]
 8001164:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001168:	d106      	bne.n	8001178 <HAL_RCC_OscConfig+0x24c>
 800116a:	4b0c      	ldr	r3, [pc, #48]	@ (800119c <HAL_RCC_OscConfig+0x270>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	4a0b      	ldr	r2, [pc, #44]	@ (800119c <HAL_RCC_OscConfig+0x270>)
 8001170:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001174:	6013      	str	r3, [r2, #0]
 8001176:	e025      	b.n	80011c4 <HAL_RCC_OscConfig+0x298>
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	685b      	ldr	r3, [r3, #4]
 800117c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001180:	d114      	bne.n	80011ac <HAL_RCC_OscConfig+0x280>
 8001182:	4b06      	ldr	r3, [pc, #24]	@ (800119c <HAL_RCC_OscConfig+0x270>)
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	4a05      	ldr	r2, [pc, #20]	@ (800119c <HAL_RCC_OscConfig+0x270>)
 8001188:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800118c:	6013      	str	r3, [r2, #0]
 800118e:	4b03      	ldr	r3, [pc, #12]	@ (800119c <HAL_RCC_OscConfig+0x270>)
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	4a02      	ldr	r2, [pc, #8]	@ (800119c <HAL_RCC_OscConfig+0x270>)
 8001194:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001198:	6013      	str	r3, [r2, #0]
 800119a:	e013      	b.n	80011c4 <HAL_RCC_OscConfig+0x298>
 800119c:	40021000 	.word	0x40021000
 80011a0:	08002b1c 	.word	0x08002b1c
 80011a4:	20000000 	.word	0x20000000
 80011a8:	20000004 	.word	0x20000004
 80011ac:	4ba0      	ldr	r3, [pc, #640]	@ (8001430 <HAL_RCC_OscConfig+0x504>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	4a9f      	ldr	r2, [pc, #636]	@ (8001430 <HAL_RCC_OscConfig+0x504>)
 80011b2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80011b6:	6013      	str	r3, [r2, #0]
 80011b8:	4b9d      	ldr	r3, [pc, #628]	@ (8001430 <HAL_RCC_OscConfig+0x504>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	4a9c      	ldr	r2, [pc, #624]	@ (8001430 <HAL_RCC_OscConfig+0x504>)
 80011be:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80011c2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	685b      	ldr	r3, [r3, #4]
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d013      	beq.n	80011f4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011cc:	f7ff fbc6 	bl	800095c <HAL_GetTick>
 80011d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80011d2:	e008      	b.n	80011e6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80011d4:	f7ff fbc2 	bl	800095c <HAL_GetTick>
 80011d8:	4602      	mov	r2, r0
 80011da:	693b      	ldr	r3, [r7, #16]
 80011dc:	1ad3      	subs	r3, r2, r3
 80011de:	2b64      	cmp	r3, #100	@ 0x64
 80011e0:	d901      	bls.n	80011e6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80011e2:	2303      	movs	r3, #3
 80011e4:	e2ae      	b.n	8001744 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80011e6:	4b92      	ldr	r3, [pc, #584]	@ (8001430 <HAL_RCC_OscConfig+0x504>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d0f0      	beq.n	80011d4 <HAL_RCC_OscConfig+0x2a8>
 80011f2:	e014      	b.n	800121e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011f4:	f7ff fbb2 	bl	800095c <HAL_GetTick>
 80011f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80011fa:	e008      	b.n	800120e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80011fc:	f7ff fbae 	bl	800095c <HAL_GetTick>
 8001200:	4602      	mov	r2, r0
 8001202:	693b      	ldr	r3, [r7, #16]
 8001204:	1ad3      	subs	r3, r2, r3
 8001206:	2b64      	cmp	r3, #100	@ 0x64
 8001208:	d901      	bls.n	800120e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800120a:	2303      	movs	r3, #3
 800120c:	e29a      	b.n	8001744 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800120e:	4b88      	ldr	r3, [pc, #544]	@ (8001430 <HAL_RCC_OscConfig+0x504>)
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001216:	2b00      	cmp	r3, #0
 8001218:	d1f0      	bne.n	80011fc <HAL_RCC_OscConfig+0x2d0>
 800121a:	e000      	b.n	800121e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800121c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	f003 0302 	and.w	r3, r3, #2
 8001226:	2b00      	cmp	r3, #0
 8001228:	d060      	beq.n	80012ec <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800122a:	69bb      	ldr	r3, [r7, #24]
 800122c:	2b04      	cmp	r3, #4
 800122e:	d005      	beq.n	800123c <HAL_RCC_OscConfig+0x310>
 8001230:	69bb      	ldr	r3, [r7, #24]
 8001232:	2b0c      	cmp	r3, #12
 8001234:	d119      	bne.n	800126a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001236:	697b      	ldr	r3, [r7, #20]
 8001238:	2b02      	cmp	r3, #2
 800123a:	d116      	bne.n	800126a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800123c:	4b7c      	ldr	r3, [pc, #496]	@ (8001430 <HAL_RCC_OscConfig+0x504>)
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001244:	2b00      	cmp	r3, #0
 8001246:	d005      	beq.n	8001254 <HAL_RCC_OscConfig+0x328>
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	68db      	ldr	r3, [r3, #12]
 800124c:	2b00      	cmp	r3, #0
 800124e:	d101      	bne.n	8001254 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001250:	2301      	movs	r3, #1
 8001252:	e277      	b.n	8001744 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001254:	4b76      	ldr	r3, [pc, #472]	@ (8001430 <HAL_RCC_OscConfig+0x504>)
 8001256:	685b      	ldr	r3, [r3, #4]
 8001258:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	691b      	ldr	r3, [r3, #16]
 8001260:	061b      	lsls	r3, r3, #24
 8001262:	4973      	ldr	r1, [pc, #460]	@ (8001430 <HAL_RCC_OscConfig+0x504>)
 8001264:	4313      	orrs	r3, r2
 8001266:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001268:	e040      	b.n	80012ec <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	68db      	ldr	r3, [r3, #12]
 800126e:	2b00      	cmp	r3, #0
 8001270:	d023      	beq.n	80012ba <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001272:	4b6f      	ldr	r3, [pc, #444]	@ (8001430 <HAL_RCC_OscConfig+0x504>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	4a6e      	ldr	r2, [pc, #440]	@ (8001430 <HAL_RCC_OscConfig+0x504>)
 8001278:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800127c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800127e:	f7ff fb6d 	bl	800095c <HAL_GetTick>
 8001282:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001284:	e008      	b.n	8001298 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001286:	f7ff fb69 	bl	800095c <HAL_GetTick>
 800128a:	4602      	mov	r2, r0
 800128c:	693b      	ldr	r3, [r7, #16]
 800128e:	1ad3      	subs	r3, r2, r3
 8001290:	2b02      	cmp	r3, #2
 8001292:	d901      	bls.n	8001298 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001294:	2303      	movs	r3, #3
 8001296:	e255      	b.n	8001744 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001298:	4b65      	ldr	r3, [pc, #404]	@ (8001430 <HAL_RCC_OscConfig+0x504>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d0f0      	beq.n	8001286 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012a4:	4b62      	ldr	r3, [pc, #392]	@ (8001430 <HAL_RCC_OscConfig+0x504>)
 80012a6:	685b      	ldr	r3, [r3, #4]
 80012a8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	691b      	ldr	r3, [r3, #16]
 80012b0:	061b      	lsls	r3, r3, #24
 80012b2:	495f      	ldr	r1, [pc, #380]	@ (8001430 <HAL_RCC_OscConfig+0x504>)
 80012b4:	4313      	orrs	r3, r2
 80012b6:	604b      	str	r3, [r1, #4]
 80012b8:	e018      	b.n	80012ec <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80012ba:	4b5d      	ldr	r3, [pc, #372]	@ (8001430 <HAL_RCC_OscConfig+0x504>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	4a5c      	ldr	r2, [pc, #368]	@ (8001430 <HAL_RCC_OscConfig+0x504>)
 80012c0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80012c4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012c6:	f7ff fb49 	bl	800095c <HAL_GetTick>
 80012ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80012cc:	e008      	b.n	80012e0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80012ce:	f7ff fb45 	bl	800095c <HAL_GetTick>
 80012d2:	4602      	mov	r2, r0
 80012d4:	693b      	ldr	r3, [r7, #16]
 80012d6:	1ad3      	subs	r3, r2, r3
 80012d8:	2b02      	cmp	r3, #2
 80012da:	d901      	bls.n	80012e0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80012dc:	2303      	movs	r3, #3
 80012de:	e231      	b.n	8001744 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80012e0:	4b53      	ldr	r3, [pc, #332]	@ (8001430 <HAL_RCC_OscConfig+0x504>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d1f0      	bne.n	80012ce <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	f003 0308 	and.w	r3, r3, #8
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d03c      	beq.n	8001372 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	695b      	ldr	r3, [r3, #20]
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d01c      	beq.n	800133a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001300:	4b4b      	ldr	r3, [pc, #300]	@ (8001430 <HAL_RCC_OscConfig+0x504>)
 8001302:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001306:	4a4a      	ldr	r2, [pc, #296]	@ (8001430 <HAL_RCC_OscConfig+0x504>)
 8001308:	f043 0301 	orr.w	r3, r3, #1
 800130c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001310:	f7ff fb24 	bl	800095c <HAL_GetTick>
 8001314:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001316:	e008      	b.n	800132a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001318:	f7ff fb20 	bl	800095c <HAL_GetTick>
 800131c:	4602      	mov	r2, r0
 800131e:	693b      	ldr	r3, [r7, #16]
 8001320:	1ad3      	subs	r3, r2, r3
 8001322:	2b02      	cmp	r3, #2
 8001324:	d901      	bls.n	800132a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001326:	2303      	movs	r3, #3
 8001328:	e20c      	b.n	8001744 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800132a:	4b41      	ldr	r3, [pc, #260]	@ (8001430 <HAL_RCC_OscConfig+0x504>)
 800132c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001330:	f003 0302 	and.w	r3, r3, #2
 8001334:	2b00      	cmp	r3, #0
 8001336:	d0ef      	beq.n	8001318 <HAL_RCC_OscConfig+0x3ec>
 8001338:	e01b      	b.n	8001372 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800133a:	4b3d      	ldr	r3, [pc, #244]	@ (8001430 <HAL_RCC_OscConfig+0x504>)
 800133c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001340:	4a3b      	ldr	r2, [pc, #236]	@ (8001430 <HAL_RCC_OscConfig+0x504>)
 8001342:	f023 0301 	bic.w	r3, r3, #1
 8001346:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800134a:	f7ff fb07 	bl	800095c <HAL_GetTick>
 800134e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001350:	e008      	b.n	8001364 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001352:	f7ff fb03 	bl	800095c <HAL_GetTick>
 8001356:	4602      	mov	r2, r0
 8001358:	693b      	ldr	r3, [r7, #16]
 800135a:	1ad3      	subs	r3, r2, r3
 800135c:	2b02      	cmp	r3, #2
 800135e:	d901      	bls.n	8001364 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001360:	2303      	movs	r3, #3
 8001362:	e1ef      	b.n	8001744 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001364:	4b32      	ldr	r3, [pc, #200]	@ (8001430 <HAL_RCC_OscConfig+0x504>)
 8001366:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800136a:	f003 0302 	and.w	r3, r3, #2
 800136e:	2b00      	cmp	r3, #0
 8001370:	d1ef      	bne.n	8001352 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	f003 0304 	and.w	r3, r3, #4
 800137a:	2b00      	cmp	r3, #0
 800137c:	f000 80a6 	beq.w	80014cc <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001380:	2300      	movs	r3, #0
 8001382:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001384:	4b2a      	ldr	r3, [pc, #168]	@ (8001430 <HAL_RCC_OscConfig+0x504>)
 8001386:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001388:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800138c:	2b00      	cmp	r3, #0
 800138e:	d10d      	bne.n	80013ac <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001390:	4b27      	ldr	r3, [pc, #156]	@ (8001430 <HAL_RCC_OscConfig+0x504>)
 8001392:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001394:	4a26      	ldr	r2, [pc, #152]	@ (8001430 <HAL_RCC_OscConfig+0x504>)
 8001396:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800139a:	6593      	str	r3, [r2, #88]	@ 0x58
 800139c:	4b24      	ldr	r3, [pc, #144]	@ (8001430 <HAL_RCC_OscConfig+0x504>)
 800139e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013a4:	60bb      	str	r3, [r7, #8]
 80013a6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80013a8:	2301      	movs	r3, #1
 80013aa:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80013ac:	4b21      	ldr	r3, [pc, #132]	@ (8001434 <HAL_RCC_OscConfig+0x508>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d118      	bne.n	80013ea <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80013b8:	4b1e      	ldr	r3, [pc, #120]	@ (8001434 <HAL_RCC_OscConfig+0x508>)
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	4a1d      	ldr	r2, [pc, #116]	@ (8001434 <HAL_RCC_OscConfig+0x508>)
 80013be:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80013c2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80013c4:	f7ff faca 	bl	800095c <HAL_GetTick>
 80013c8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80013ca:	e008      	b.n	80013de <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80013cc:	f7ff fac6 	bl	800095c <HAL_GetTick>
 80013d0:	4602      	mov	r2, r0
 80013d2:	693b      	ldr	r3, [r7, #16]
 80013d4:	1ad3      	subs	r3, r2, r3
 80013d6:	2b02      	cmp	r3, #2
 80013d8:	d901      	bls.n	80013de <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80013da:	2303      	movs	r3, #3
 80013dc:	e1b2      	b.n	8001744 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80013de:	4b15      	ldr	r3, [pc, #84]	@ (8001434 <HAL_RCC_OscConfig+0x508>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d0f0      	beq.n	80013cc <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	689b      	ldr	r3, [r3, #8]
 80013ee:	2b01      	cmp	r3, #1
 80013f0:	d108      	bne.n	8001404 <HAL_RCC_OscConfig+0x4d8>
 80013f2:	4b0f      	ldr	r3, [pc, #60]	@ (8001430 <HAL_RCC_OscConfig+0x504>)
 80013f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80013f8:	4a0d      	ldr	r2, [pc, #52]	@ (8001430 <HAL_RCC_OscConfig+0x504>)
 80013fa:	f043 0301 	orr.w	r3, r3, #1
 80013fe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001402:	e029      	b.n	8001458 <HAL_RCC_OscConfig+0x52c>
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	689b      	ldr	r3, [r3, #8]
 8001408:	2b05      	cmp	r3, #5
 800140a:	d115      	bne.n	8001438 <HAL_RCC_OscConfig+0x50c>
 800140c:	4b08      	ldr	r3, [pc, #32]	@ (8001430 <HAL_RCC_OscConfig+0x504>)
 800140e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001412:	4a07      	ldr	r2, [pc, #28]	@ (8001430 <HAL_RCC_OscConfig+0x504>)
 8001414:	f043 0304 	orr.w	r3, r3, #4
 8001418:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800141c:	4b04      	ldr	r3, [pc, #16]	@ (8001430 <HAL_RCC_OscConfig+0x504>)
 800141e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001422:	4a03      	ldr	r2, [pc, #12]	@ (8001430 <HAL_RCC_OscConfig+0x504>)
 8001424:	f043 0301 	orr.w	r3, r3, #1
 8001428:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800142c:	e014      	b.n	8001458 <HAL_RCC_OscConfig+0x52c>
 800142e:	bf00      	nop
 8001430:	40021000 	.word	0x40021000
 8001434:	40007000 	.word	0x40007000
 8001438:	4b9a      	ldr	r3, [pc, #616]	@ (80016a4 <HAL_RCC_OscConfig+0x778>)
 800143a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800143e:	4a99      	ldr	r2, [pc, #612]	@ (80016a4 <HAL_RCC_OscConfig+0x778>)
 8001440:	f023 0301 	bic.w	r3, r3, #1
 8001444:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001448:	4b96      	ldr	r3, [pc, #600]	@ (80016a4 <HAL_RCC_OscConfig+0x778>)
 800144a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800144e:	4a95      	ldr	r2, [pc, #596]	@ (80016a4 <HAL_RCC_OscConfig+0x778>)
 8001450:	f023 0304 	bic.w	r3, r3, #4
 8001454:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	689b      	ldr	r3, [r3, #8]
 800145c:	2b00      	cmp	r3, #0
 800145e:	d016      	beq.n	800148e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001460:	f7ff fa7c 	bl	800095c <HAL_GetTick>
 8001464:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001466:	e00a      	b.n	800147e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001468:	f7ff fa78 	bl	800095c <HAL_GetTick>
 800146c:	4602      	mov	r2, r0
 800146e:	693b      	ldr	r3, [r7, #16]
 8001470:	1ad3      	subs	r3, r2, r3
 8001472:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001476:	4293      	cmp	r3, r2
 8001478:	d901      	bls.n	800147e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800147a:	2303      	movs	r3, #3
 800147c:	e162      	b.n	8001744 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800147e:	4b89      	ldr	r3, [pc, #548]	@ (80016a4 <HAL_RCC_OscConfig+0x778>)
 8001480:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001484:	f003 0302 	and.w	r3, r3, #2
 8001488:	2b00      	cmp	r3, #0
 800148a:	d0ed      	beq.n	8001468 <HAL_RCC_OscConfig+0x53c>
 800148c:	e015      	b.n	80014ba <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800148e:	f7ff fa65 	bl	800095c <HAL_GetTick>
 8001492:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001494:	e00a      	b.n	80014ac <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001496:	f7ff fa61 	bl	800095c <HAL_GetTick>
 800149a:	4602      	mov	r2, r0
 800149c:	693b      	ldr	r3, [r7, #16]
 800149e:	1ad3      	subs	r3, r2, r3
 80014a0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80014a4:	4293      	cmp	r3, r2
 80014a6:	d901      	bls.n	80014ac <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80014a8:	2303      	movs	r3, #3
 80014aa:	e14b      	b.n	8001744 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80014ac:	4b7d      	ldr	r3, [pc, #500]	@ (80016a4 <HAL_RCC_OscConfig+0x778>)
 80014ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80014b2:	f003 0302 	and.w	r3, r3, #2
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d1ed      	bne.n	8001496 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80014ba:	7ffb      	ldrb	r3, [r7, #31]
 80014bc:	2b01      	cmp	r3, #1
 80014be:	d105      	bne.n	80014cc <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80014c0:	4b78      	ldr	r3, [pc, #480]	@ (80016a4 <HAL_RCC_OscConfig+0x778>)
 80014c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014c4:	4a77      	ldr	r2, [pc, #476]	@ (80016a4 <HAL_RCC_OscConfig+0x778>)
 80014c6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80014ca:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	f003 0320 	and.w	r3, r3, #32
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d03c      	beq.n	8001552 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d01c      	beq.n	800151a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80014e0:	4b70      	ldr	r3, [pc, #448]	@ (80016a4 <HAL_RCC_OscConfig+0x778>)
 80014e2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80014e6:	4a6f      	ldr	r2, [pc, #444]	@ (80016a4 <HAL_RCC_OscConfig+0x778>)
 80014e8:	f043 0301 	orr.w	r3, r3, #1
 80014ec:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014f0:	f7ff fa34 	bl	800095c <HAL_GetTick>
 80014f4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80014f6:	e008      	b.n	800150a <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80014f8:	f7ff fa30 	bl	800095c <HAL_GetTick>
 80014fc:	4602      	mov	r2, r0
 80014fe:	693b      	ldr	r3, [r7, #16]
 8001500:	1ad3      	subs	r3, r2, r3
 8001502:	2b02      	cmp	r3, #2
 8001504:	d901      	bls.n	800150a <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8001506:	2303      	movs	r3, #3
 8001508:	e11c      	b.n	8001744 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800150a:	4b66      	ldr	r3, [pc, #408]	@ (80016a4 <HAL_RCC_OscConfig+0x778>)
 800150c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001510:	f003 0302 	and.w	r3, r3, #2
 8001514:	2b00      	cmp	r3, #0
 8001516:	d0ef      	beq.n	80014f8 <HAL_RCC_OscConfig+0x5cc>
 8001518:	e01b      	b.n	8001552 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800151a:	4b62      	ldr	r3, [pc, #392]	@ (80016a4 <HAL_RCC_OscConfig+0x778>)
 800151c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001520:	4a60      	ldr	r2, [pc, #384]	@ (80016a4 <HAL_RCC_OscConfig+0x778>)
 8001522:	f023 0301 	bic.w	r3, r3, #1
 8001526:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800152a:	f7ff fa17 	bl	800095c <HAL_GetTick>
 800152e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001530:	e008      	b.n	8001544 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001532:	f7ff fa13 	bl	800095c <HAL_GetTick>
 8001536:	4602      	mov	r2, r0
 8001538:	693b      	ldr	r3, [r7, #16]
 800153a:	1ad3      	subs	r3, r2, r3
 800153c:	2b02      	cmp	r3, #2
 800153e:	d901      	bls.n	8001544 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8001540:	2303      	movs	r3, #3
 8001542:	e0ff      	b.n	8001744 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001544:	4b57      	ldr	r3, [pc, #348]	@ (80016a4 <HAL_RCC_OscConfig+0x778>)
 8001546:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800154a:	f003 0302 	and.w	r3, r3, #2
 800154e:	2b00      	cmp	r3, #0
 8001550:	d1ef      	bne.n	8001532 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001556:	2b00      	cmp	r3, #0
 8001558:	f000 80f3 	beq.w	8001742 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001560:	2b02      	cmp	r3, #2
 8001562:	f040 80c9 	bne.w	80016f8 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001566:	4b4f      	ldr	r3, [pc, #316]	@ (80016a4 <HAL_RCC_OscConfig+0x778>)
 8001568:	68db      	ldr	r3, [r3, #12]
 800156a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800156c:	697b      	ldr	r3, [r7, #20]
 800156e:	f003 0203 	and.w	r2, r3, #3
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001576:	429a      	cmp	r2, r3
 8001578:	d12c      	bne.n	80015d4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800157a:	697b      	ldr	r3, [r7, #20]
 800157c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001584:	3b01      	subs	r3, #1
 8001586:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001588:	429a      	cmp	r2, r3
 800158a:	d123      	bne.n	80015d4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800158c:	697b      	ldr	r3, [r7, #20]
 800158e:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001596:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001598:	429a      	cmp	r2, r3
 800159a:	d11b      	bne.n	80015d4 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800159c:	697b      	ldr	r3, [r7, #20]
 800159e:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80015a6:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80015a8:	429a      	cmp	r2, r3
 80015aa:	d113      	bne.n	80015d4 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80015ac:	697b      	ldr	r3, [r7, #20]
 80015ae:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80015b6:	085b      	lsrs	r3, r3, #1
 80015b8:	3b01      	subs	r3, #1
 80015ba:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80015bc:	429a      	cmp	r2, r3
 80015be:	d109      	bne.n	80015d4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80015c0:	697b      	ldr	r3, [r7, #20]
 80015c2:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015ca:	085b      	lsrs	r3, r3, #1
 80015cc:	3b01      	subs	r3, #1
 80015ce:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80015d0:	429a      	cmp	r2, r3
 80015d2:	d06b      	beq.n	80016ac <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80015d4:	69bb      	ldr	r3, [r7, #24]
 80015d6:	2b0c      	cmp	r3, #12
 80015d8:	d062      	beq.n	80016a0 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80015da:	4b32      	ldr	r3, [pc, #200]	@ (80016a4 <HAL_RCC_OscConfig+0x778>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d001      	beq.n	80015ea <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 80015e6:	2301      	movs	r3, #1
 80015e8:	e0ac      	b.n	8001744 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80015ea:	4b2e      	ldr	r3, [pc, #184]	@ (80016a4 <HAL_RCC_OscConfig+0x778>)
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	4a2d      	ldr	r2, [pc, #180]	@ (80016a4 <HAL_RCC_OscConfig+0x778>)
 80015f0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80015f4:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80015f6:	f7ff f9b1 	bl	800095c <HAL_GetTick>
 80015fa:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80015fc:	e008      	b.n	8001610 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015fe:	f7ff f9ad 	bl	800095c <HAL_GetTick>
 8001602:	4602      	mov	r2, r0
 8001604:	693b      	ldr	r3, [r7, #16]
 8001606:	1ad3      	subs	r3, r2, r3
 8001608:	2b02      	cmp	r3, #2
 800160a:	d901      	bls.n	8001610 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 800160c:	2303      	movs	r3, #3
 800160e:	e099      	b.n	8001744 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001610:	4b24      	ldr	r3, [pc, #144]	@ (80016a4 <HAL_RCC_OscConfig+0x778>)
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001618:	2b00      	cmp	r3, #0
 800161a:	d1f0      	bne.n	80015fe <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800161c:	4b21      	ldr	r3, [pc, #132]	@ (80016a4 <HAL_RCC_OscConfig+0x778>)
 800161e:	68da      	ldr	r2, [r3, #12]
 8001620:	4b21      	ldr	r3, [pc, #132]	@ (80016a8 <HAL_RCC_OscConfig+0x77c>)
 8001622:	4013      	ands	r3, r2
 8001624:	687a      	ldr	r2, [r7, #4]
 8001626:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8001628:	687a      	ldr	r2, [r7, #4]
 800162a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800162c:	3a01      	subs	r2, #1
 800162e:	0112      	lsls	r2, r2, #4
 8001630:	4311      	orrs	r1, r2
 8001632:	687a      	ldr	r2, [r7, #4]
 8001634:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001636:	0212      	lsls	r2, r2, #8
 8001638:	4311      	orrs	r1, r2
 800163a:	687a      	ldr	r2, [r7, #4]
 800163c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800163e:	0852      	lsrs	r2, r2, #1
 8001640:	3a01      	subs	r2, #1
 8001642:	0552      	lsls	r2, r2, #21
 8001644:	4311      	orrs	r1, r2
 8001646:	687a      	ldr	r2, [r7, #4]
 8001648:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800164a:	0852      	lsrs	r2, r2, #1
 800164c:	3a01      	subs	r2, #1
 800164e:	0652      	lsls	r2, r2, #25
 8001650:	4311      	orrs	r1, r2
 8001652:	687a      	ldr	r2, [r7, #4]
 8001654:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001656:	06d2      	lsls	r2, r2, #27
 8001658:	430a      	orrs	r2, r1
 800165a:	4912      	ldr	r1, [pc, #72]	@ (80016a4 <HAL_RCC_OscConfig+0x778>)
 800165c:	4313      	orrs	r3, r2
 800165e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001660:	4b10      	ldr	r3, [pc, #64]	@ (80016a4 <HAL_RCC_OscConfig+0x778>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	4a0f      	ldr	r2, [pc, #60]	@ (80016a4 <HAL_RCC_OscConfig+0x778>)
 8001666:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800166a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800166c:	4b0d      	ldr	r3, [pc, #52]	@ (80016a4 <HAL_RCC_OscConfig+0x778>)
 800166e:	68db      	ldr	r3, [r3, #12]
 8001670:	4a0c      	ldr	r2, [pc, #48]	@ (80016a4 <HAL_RCC_OscConfig+0x778>)
 8001672:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001676:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001678:	f7ff f970 	bl	800095c <HAL_GetTick>
 800167c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800167e:	e008      	b.n	8001692 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001680:	f7ff f96c 	bl	800095c <HAL_GetTick>
 8001684:	4602      	mov	r2, r0
 8001686:	693b      	ldr	r3, [r7, #16]
 8001688:	1ad3      	subs	r3, r2, r3
 800168a:	2b02      	cmp	r3, #2
 800168c:	d901      	bls.n	8001692 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 800168e:	2303      	movs	r3, #3
 8001690:	e058      	b.n	8001744 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001692:	4b04      	ldr	r3, [pc, #16]	@ (80016a4 <HAL_RCC_OscConfig+0x778>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800169a:	2b00      	cmp	r3, #0
 800169c:	d0f0      	beq.n	8001680 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800169e:	e050      	b.n	8001742 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80016a0:	2301      	movs	r3, #1
 80016a2:	e04f      	b.n	8001744 <HAL_RCC_OscConfig+0x818>
 80016a4:	40021000 	.word	0x40021000
 80016a8:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80016ac:	4b27      	ldr	r3, [pc, #156]	@ (800174c <HAL_RCC_OscConfig+0x820>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d144      	bne.n	8001742 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80016b8:	4b24      	ldr	r3, [pc, #144]	@ (800174c <HAL_RCC_OscConfig+0x820>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	4a23      	ldr	r2, [pc, #140]	@ (800174c <HAL_RCC_OscConfig+0x820>)
 80016be:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80016c2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80016c4:	4b21      	ldr	r3, [pc, #132]	@ (800174c <HAL_RCC_OscConfig+0x820>)
 80016c6:	68db      	ldr	r3, [r3, #12]
 80016c8:	4a20      	ldr	r2, [pc, #128]	@ (800174c <HAL_RCC_OscConfig+0x820>)
 80016ca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80016ce:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80016d0:	f7ff f944 	bl	800095c <HAL_GetTick>
 80016d4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80016d6:	e008      	b.n	80016ea <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016d8:	f7ff f940 	bl	800095c <HAL_GetTick>
 80016dc:	4602      	mov	r2, r0
 80016de:	693b      	ldr	r3, [r7, #16]
 80016e0:	1ad3      	subs	r3, r2, r3
 80016e2:	2b02      	cmp	r3, #2
 80016e4:	d901      	bls.n	80016ea <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 80016e6:	2303      	movs	r3, #3
 80016e8:	e02c      	b.n	8001744 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80016ea:	4b18      	ldr	r3, [pc, #96]	@ (800174c <HAL_RCC_OscConfig+0x820>)
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d0f0      	beq.n	80016d8 <HAL_RCC_OscConfig+0x7ac>
 80016f6:	e024      	b.n	8001742 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80016f8:	69bb      	ldr	r3, [r7, #24]
 80016fa:	2b0c      	cmp	r3, #12
 80016fc:	d01f      	beq.n	800173e <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016fe:	4b13      	ldr	r3, [pc, #76]	@ (800174c <HAL_RCC_OscConfig+0x820>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	4a12      	ldr	r2, [pc, #72]	@ (800174c <HAL_RCC_OscConfig+0x820>)
 8001704:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001708:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800170a:	f7ff f927 	bl	800095c <HAL_GetTick>
 800170e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001710:	e008      	b.n	8001724 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001712:	f7ff f923 	bl	800095c <HAL_GetTick>
 8001716:	4602      	mov	r2, r0
 8001718:	693b      	ldr	r3, [r7, #16]
 800171a:	1ad3      	subs	r3, r2, r3
 800171c:	2b02      	cmp	r3, #2
 800171e:	d901      	bls.n	8001724 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8001720:	2303      	movs	r3, #3
 8001722:	e00f      	b.n	8001744 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001724:	4b09      	ldr	r3, [pc, #36]	@ (800174c <HAL_RCC_OscConfig+0x820>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800172c:	2b00      	cmp	r3, #0
 800172e:	d1f0      	bne.n	8001712 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8001730:	4b06      	ldr	r3, [pc, #24]	@ (800174c <HAL_RCC_OscConfig+0x820>)
 8001732:	68da      	ldr	r2, [r3, #12]
 8001734:	4905      	ldr	r1, [pc, #20]	@ (800174c <HAL_RCC_OscConfig+0x820>)
 8001736:	4b06      	ldr	r3, [pc, #24]	@ (8001750 <HAL_RCC_OscConfig+0x824>)
 8001738:	4013      	ands	r3, r2
 800173a:	60cb      	str	r3, [r1, #12]
 800173c:	e001      	b.n	8001742 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800173e:	2301      	movs	r3, #1
 8001740:	e000      	b.n	8001744 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8001742:	2300      	movs	r3, #0
}
 8001744:	4618      	mov	r0, r3
 8001746:	3720      	adds	r7, #32
 8001748:	46bd      	mov	sp, r7
 800174a:	bd80      	pop	{r7, pc}
 800174c:	40021000 	.word	0x40021000
 8001750:	feeefffc 	.word	0xfeeefffc

08001754 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b084      	sub	sp, #16
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
 800175c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	2b00      	cmp	r3, #0
 8001762:	d101      	bne.n	8001768 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001764:	2301      	movs	r3, #1
 8001766:	e0e7      	b.n	8001938 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001768:	4b75      	ldr	r3, [pc, #468]	@ (8001940 <HAL_RCC_ClockConfig+0x1ec>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	f003 0307 	and.w	r3, r3, #7
 8001770:	683a      	ldr	r2, [r7, #0]
 8001772:	429a      	cmp	r2, r3
 8001774:	d910      	bls.n	8001798 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001776:	4b72      	ldr	r3, [pc, #456]	@ (8001940 <HAL_RCC_ClockConfig+0x1ec>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	f023 0207 	bic.w	r2, r3, #7
 800177e:	4970      	ldr	r1, [pc, #448]	@ (8001940 <HAL_RCC_ClockConfig+0x1ec>)
 8001780:	683b      	ldr	r3, [r7, #0]
 8001782:	4313      	orrs	r3, r2
 8001784:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001786:	4b6e      	ldr	r3, [pc, #440]	@ (8001940 <HAL_RCC_ClockConfig+0x1ec>)
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	f003 0307 	and.w	r3, r3, #7
 800178e:	683a      	ldr	r2, [r7, #0]
 8001790:	429a      	cmp	r2, r3
 8001792:	d001      	beq.n	8001798 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001794:	2301      	movs	r3, #1
 8001796:	e0cf      	b.n	8001938 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	f003 0302 	and.w	r3, r3, #2
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d010      	beq.n	80017c6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	689a      	ldr	r2, [r3, #8]
 80017a8:	4b66      	ldr	r3, [pc, #408]	@ (8001944 <HAL_RCC_ClockConfig+0x1f0>)
 80017aa:	689b      	ldr	r3, [r3, #8]
 80017ac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80017b0:	429a      	cmp	r2, r3
 80017b2:	d908      	bls.n	80017c6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80017b4:	4b63      	ldr	r3, [pc, #396]	@ (8001944 <HAL_RCC_ClockConfig+0x1f0>)
 80017b6:	689b      	ldr	r3, [r3, #8]
 80017b8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	689b      	ldr	r3, [r3, #8]
 80017c0:	4960      	ldr	r1, [pc, #384]	@ (8001944 <HAL_RCC_ClockConfig+0x1f0>)
 80017c2:	4313      	orrs	r3, r2
 80017c4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	f003 0301 	and.w	r3, r3, #1
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d04c      	beq.n	800186c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	685b      	ldr	r3, [r3, #4]
 80017d6:	2b03      	cmp	r3, #3
 80017d8:	d107      	bne.n	80017ea <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80017da:	4b5a      	ldr	r3, [pc, #360]	@ (8001944 <HAL_RCC_ClockConfig+0x1f0>)
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d121      	bne.n	800182a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80017e6:	2301      	movs	r3, #1
 80017e8:	e0a6      	b.n	8001938 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	685b      	ldr	r3, [r3, #4]
 80017ee:	2b02      	cmp	r3, #2
 80017f0:	d107      	bne.n	8001802 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80017f2:	4b54      	ldr	r3, [pc, #336]	@ (8001944 <HAL_RCC_ClockConfig+0x1f0>)
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d115      	bne.n	800182a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80017fe:	2301      	movs	r3, #1
 8001800:	e09a      	b.n	8001938 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	685b      	ldr	r3, [r3, #4]
 8001806:	2b00      	cmp	r3, #0
 8001808:	d107      	bne.n	800181a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800180a:	4b4e      	ldr	r3, [pc, #312]	@ (8001944 <HAL_RCC_ClockConfig+0x1f0>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	f003 0302 	and.w	r3, r3, #2
 8001812:	2b00      	cmp	r3, #0
 8001814:	d109      	bne.n	800182a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001816:	2301      	movs	r3, #1
 8001818:	e08e      	b.n	8001938 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800181a:	4b4a      	ldr	r3, [pc, #296]	@ (8001944 <HAL_RCC_ClockConfig+0x1f0>)
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001822:	2b00      	cmp	r3, #0
 8001824:	d101      	bne.n	800182a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001826:	2301      	movs	r3, #1
 8001828:	e086      	b.n	8001938 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800182a:	4b46      	ldr	r3, [pc, #280]	@ (8001944 <HAL_RCC_ClockConfig+0x1f0>)
 800182c:	689b      	ldr	r3, [r3, #8]
 800182e:	f023 0203 	bic.w	r2, r3, #3
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	685b      	ldr	r3, [r3, #4]
 8001836:	4943      	ldr	r1, [pc, #268]	@ (8001944 <HAL_RCC_ClockConfig+0x1f0>)
 8001838:	4313      	orrs	r3, r2
 800183a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800183c:	f7ff f88e 	bl	800095c <HAL_GetTick>
 8001840:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001842:	e00a      	b.n	800185a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001844:	f7ff f88a 	bl	800095c <HAL_GetTick>
 8001848:	4602      	mov	r2, r0
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	1ad3      	subs	r3, r2, r3
 800184e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001852:	4293      	cmp	r3, r2
 8001854:	d901      	bls.n	800185a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001856:	2303      	movs	r3, #3
 8001858:	e06e      	b.n	8001938 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800185a:	4b3a      	ldr	r3, [pc, #232]	@ (8001944 <HAL_RCC_ClockConfig+0x1f0>)
 800185c:	689b      	ldr	r3, [r3, #8]
 800185e:	f003 020c 	and.w	r2, r3, #12
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	685b      	ldr	r3, [r3, #4]
 8001866:	009b      	lsls	r3, r3, #2
 8001868:	429a      	cmp	r2, r3
 800186a:	d1eb      	bne.n	8001844 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	f003 0302 	and.w	r3, r3, #2
 8001874:	2b00      	cmp	r3, #0
 8001876:	d010      	beq.n	800189a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	689a      	ldr	r2, [r3, #8]
 800187c:	4b31      	ldr	r3, [pc, #196]	@ (8001944 <HAL_RCC_ClockConfig+0x1f0>)
 800187e:	689b      	ldr	r3, [r3, #8]
 8001880:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001884:	429a      	cmp	r2, r3
 8001886:	d208      	bcs.n	800189a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001888:	4b2e      	ldr	r3, [pc, #184]	@ (8001944 <HAL_RCC_ClockConfig+0x1f0>)
 800188a:	689b      	ldr	r3, [r3, #8]
 800188c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	689b      	ldr	r3, [r3, #8]
 8001894:	492b      	ldr	r1, [pc, #172]	@ (8001944 <HAL_RCC_ClockConfig+0x1f0>)
 8001896:	4313      	orrs	r3, r2
 8001898:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800189a:	4b29      	ldr	r3, [pc, #164]	@ (8001940 <HAL_RCC_ClockConfig+0x1ec>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	f003 0307 	and.w	r3, r3, #7
 80018a2:	683a      	ldr	r2, [r7, #0]
 80018a4:	429a      	cmp	r2, r3
 80018a6:	d210      	bcs.n	80018ca <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018a8:	4b25      	ldr	r3, [pc, #148]	@ (8001940 <HAL_RCC_ClockConfig+0x1ec>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	f023 0207 	bic.w	r2, r3, #7
 80018b0:	4923      	ldr	r1, [pc, #140]	@ (8001940 <HAL_RCC_ClockConfig+0x1ec>)
 80018b2:	683b      	ldr	r3, [r7, #0]
 80018b4:	4313      	orrs	r3, r2
 80018b6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80018b8:	4b21      	ldr	r3, [pc, #132]	@ (8001940 <HAL_RCC_ClockConfig+0x1ec>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	f003 0307 	and.w	r3, r3, #7
 80018c0:	683a      	ldr	r2, [r7, #0]
 80018c2:	429a      	cmp	r2, r3
 80018c4:	d001      	beq.n	80018ca <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80018c6:	2301      	movs	r3, #1
 80018c8:	e036      	b.n	8001938 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	f003 0304 	and.w	r3, r3, #4
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d008      	beq.n	80018e8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80018d6:	4b1b      	ldr	r3, [pc, #108]	@ (8001944 <HAL_RCC_ClockConfig+0x1f0>)
 80018d8:	689b      	ldr	r3, [r3, #8]
 80018da:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	68db      	ldr	r3, [r3, #12]
 80018e2:	4918      	ldr	r1, [pc, #96]	@ (8001944 <HAL_RCC_ClockConfig+0x1f0>)
 80018e4:	4313      	orrs	r3, r2
 80018e6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	f003 0308 	and.w	r3, r3, #8
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d009      	beq.n	8001908 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80018f4:	4b13      	ldr	r3, [pc, #76]	@ (8001944 <HAL_RCC_ClockConfig+0x1f0>)
 80018f6:	689b      	ldr	r3, [r3, #8]
 80018f8:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	691b      	ldr	r3, [r3, #16]
 8001900:	00db      	lsls	r3, r3, #3
 8001902:	4910      	ldr	r1, [pc, #64]	@ (8001944 <HAL_RCC_ClockConfig+0x1f0>)
 8001904:	4313      	orrs	r3, r2
 8001906:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001908:	f000 f824 	bl	8001954 <HAL_RCC_GetSysClockFreq>
 800190c:	4602      	mov	r2, r0
 800190e:	4b0d      	ldr	r3, [pc, #52]	@ (8001944 <HAL_RCC_ClockConfig+0x1f0>)
 8001910:	689b      	ldr	r3, [r3, #8]
 8001912:	091b      	lsrs	r3, r3, #4
 8001914:	f003 030f 	and.w	r3, r3, #15
 8001918:	490b      	ldr	r1, [pc, #44]	@ (8001948 <HAL_RCC_ClockConfig+0x1f4>)
 800191a:	5ccb      	ldrb	r3, [r1, r3]
 800191c:	f003 031f 	and.w	r3, r3, #31
 8001920:	fa22 f303 	lsr.w	r3, r2, r3
 8001924:	4a09      	ldr	r2, [pc, #36]	@ (800194c <HAL_RCC_ClockConfig+0x1f8>)
 8001926:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001928:	4b09      	ldr	r3, [pc, #36]	@ (8001950 <HAL_RCC_ClockConfig+0x1fc>)
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	4618      	mov	r0, r3
 800192e:	f7fe ffc5 	bl	80008bc <HAL_InitTick>
 8001932:	4603      	mov	r3, r0
 8001934:	72fb      	strb	r3, [r7, #11]

  return status;
 8001936:	7afb      	ldrb	r3, [r7, #11]
}
 8001938:	4618      	mov	r0, r3
 800193a:	3710      	adds	r7, #16
 800193c:	46bd      	mov	sp, r7
 800193e:	bd80      	pop	{r7, pc}
 8001940:	40022000 	.word	0x40022000
 8001944:	40021000 	.word	0x40021000
 8001948:	08002b1c 	.word	0x08002b1c
 800194c:	20000000 	.word	0x20000000
 8001950:	20000004 	.word	0x20000004

08001954 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001954:	b480      	push	{r7}
 8001956:	b089      	sub	sp, #36	@ 0x24
 8001958:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800195a:	2300      	movs	r3, #0
 800195c:	61fb      	str	r3, [r7, #28]
 800195e:	2300      	movs	r3, #0
 8001960:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001962:	4b3e      	ldr	r3, [pc, #248]	@ (8001a5c <HAL_RCC_GetSysClockFreq+0x108>)
 8001964:	689b      	ldr	r3, [r3, #8]
 8001966:	f003 030c 	and.w	r3, r3, #12
 800196a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800196c:	4b3b      	ldr	r3, [pc, #236]	@ (8001a5c <HAL_RCC_GetSysClockFreq+0x108>)
 800196e:	68db      	ldr	r3, [r3, #12]
 8001970:	f003 0303 	and.w	r3, r3, #3
 8001974:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001976:	693b      	ldr	r3, [r7, #16]
 8001978:	2b00      	cmp	r3, #0
 800197a:	d005      	beq.n	8001988 <HAL_RCC_GetSysClockFreq+0x34>
 800197c:	693b      	ldr	r3, [r7, #16]
 800197e:	2b0c      	cmp	r3, #12
 8001980:	d121      	bne.n	80019c6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	2b01      	cmp	r3, #1
 8001986:	d11e      	bne.n	80019c6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001988:	4b34      	ldr	r3, [pc, #208]	@ (8001a5c <HAL_RCC_GetSysClockFreq+0x108>)
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	f003 0308 	and.w	r3, r3, #8
 8001990:	2b00      	cmp	r3, #0
 8001992:	d107      	bne.n	80019a4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001994:	4b31      	ldr	r3, [pc, #196]	@ (8001a5c <HAL_RCC_GetSysClockFreq+0x108>)
 8001996:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800199a:	0a1b      	lsrs	r3, r3, #8
 800199c:	f003 030f 	and.w	r3, r3, #15
 80019a0:	61fb      	str	r3, [r7, #28]
 80019a2:	e005      	b.n	80019b0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80019a4:	4b2d      	ldr	r3, [pc, #180]	@ (8001a5c <HAL_RCC_GetSysClockFreq+0x108>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	091b      	lsrs	r3, r3, #4
 80019aa:	f003 030f 	and.w	r3, r3, #15
 80019ae:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80019b0:	4a2b      	ldr	r2, [pc, #172]	@ (8001a60 <HAL_RCC_GetSysClockFreq+0x10c>)
 80019b2:	69fb      	ldr	r3, [r7, #28]
 80019b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019b8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80019ba:	693b      	ldr	r3, [r7, #16]
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d10d      	bne.n	80019dc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80019c0:	69fb      	ldr	r3, [r7, #28]
 80019c2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80019c4:	e00a      	b.n	80019dc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80019c6:	693b      	ldr	r3, [r7, #16]
 80019c8:	2b04      	cmp	r3, #4
 80019ca:	d102      	bne.n	80019d2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80019cc:	4b25      	ldr	r3, [pc, #148]	@ (8001a64 <HAL_RCC_GetSysClockFreq+0x110>)
 80019ce:	61bb      	str	r3, [r7, #24]
 80019d0:	e004      	b.n	80019dc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80019d2:	693b      	ldr	r3, [r7, #16]
 80019d4:	2b08      	cmp	r3, #8
 80019d6:	d101      	bne.n	80019dc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80019d8:	4b23      	ldr	r3, [pc, #140]	@ (8001a68 <HAL_RCC_GetSysClockFreq+0x114>)
 80019da:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80019dc:	693b      	ldr	r3, [r7, #16]
 80019de:	2b0c      	cmp	r3, #12
 80019e0:	d134      	bne.n	8001a4c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80019e2:	4b1e      	ldr	r3, [pc, #120]	@ (8001a5c <HAL_RCC_GetSysClockFreq+0x108>)
 80019e4:	68db      	ldr	r3, [r3, #12]
 80019e6:	f003 0303 	and.w	r3, r3, #3
 80019ea:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80019ec:	68bb      	ldr	r3, [r7, #8]
 80019ee:	2b02      	cmp	r3, #2
 80019f0:	d003      	beq.n	80019fa <HAL_RCC_GetSysClockFreq+0xa6>
 80019f2:	68bb      	ldr	r3, [r7, #8]
 80019f4:	2b03      	cmp	r3, #3
 80019f6:	d003      	beq.n	8001a00 <HAL_RCC_GetSysClockFreq+0xac>
 80019f8:	e005      	b.n	8001a06 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80019fa:	4b1a      	ldr	r3, [pc, #104]	@ (8001a64 <HAL_RCC_GetSysClockFreq+0x110>)
 80019fc:	617b      	str	r3, [r7, #20]
      break;
 80019fe:	e005      	b.n	8001a0c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001a00:	4b19      	ldr	r3, [pc, #100]	@ (8001a68 <HAL_RCC_GetSysClockFreq+0x114>)
 8001a02:	617b      	str	r3, [r7, #20]
      break;
 8001a04:	e002      	b.n	8001a0c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001a06:	69fb      	ldr	r3, [r7, #28]
 8001a08:	617b      	str	r3, [r7, #20]
      break;
 8001a0a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001a0c:	4b13      	ldr	r3, [pc, #76]	@ (8001a5c <HAL_RCC_GetSysClockFreq+0x108>)
 8001a0e:	68db      	ldr	r3, [r3, #12]
 8001a10:	091b      	lsrs	r3, r3, #4
 8001a12:	f003 0307 	and.w	r3, r3, #7
 8001a16:	3301      	adds	r3, #1
 8001a18:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001a1a:	4b10      	ldr	r3, [pc, #64]	@ (8001a5c <HAL_RCC_GetSysClockFreq+0x108>)
 8001a1c:	68db      	ldr	r3, [r3, #12]
 8001a1e:	0a1b      	lsrs	r3, r3, #8
 8001a20:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001a24:	697a      	ldr	r2, [r7, #20]
 8001a26:	fb03 f202 	mul.w	r2, r3, r2
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a30:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001a32:	4b0a      	ldr	r3, [pc, #40]	@ (8001a5c <HAL_RCC_GetSysClockFreq+0x108>)
 8001a34:	68db      	ldr	r3, [r3, #12]
 8001a36:	0e5b      	lsrs	r3, r3, #25
 8001a38:	f003 0303 	and.w	r3, r3, #3
 8001a3c:	3301      	adds	r3, #1
 8001a3e:	005b      	lsls	r3, r3, #1
 8001a40:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001a42:	697a      	ldr	r2, [r7, #20]
 8001a44:	683b      	ldr	r3, [r7, #0]
 8001a46:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a4a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001a4c:	69bb      	ldr	r3, [r7, #24]
}
 8001a4e:	4618      	mov	r0, r3
 8001a50:	3724      	adds	r7, #36	@ 0x24
 8001a52:	46bd      	mov	sp, r7
 8001a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a58:	4770      	bx	lr
 8001a5a:	bf00      	nop
 8001a5c:	40021000 	.word	0x40021000
 8001a60:	08002b34 	.word	0x08002b34
 8001a64:	00f42400 	.word	0x00f42400
 8001a68:	007a1200 	.word	0x007a1200

08001a6c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001a70:	4b03      	ldr	r3, [pc, #12]	@ (8001a80 <HAL_RCC_GetHCLKFreq+0x14>)
 8001a72:	681b      	ldr	r3, [r3, #0]
}
 8001a74:	4618      	mov	r0, r3
 8001a76:	46bd      	mov	sp, r7
 8001a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7c:	4770      	bx	lr
 8001a7e:	bf00      	nop
 8001a80:	20000000 	.word	0x20000000

08001a84 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001a88:	f7ff fff0 	bl	8001a6c <HAL_RCC_GetHCLKFreq>
 8001a8c:	4602      	mov	r2, r0
 8001a8e:	4b06      	ldr	r3, [pc, #24]	@ (8001aa8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001a90:	689b      	ldr	r3, [r3, #8]
 8001a92:	0a1b      	lsrs	r3, r3, #8
 8001a94:	f003 0307 	and.w	r3, r3, #7
 8001a98:	4904      	ldr	r1, [pc, #16]	@ (8001aac <HAL_RCC_GetPCLK1Freq+0x28>)
 8001a9a:	5ccb      	ldrb	r3, [r1, r3]
 8001a9c:	f003 031f 	and.w	r3, r3, #31
 8001aa0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	bd80      	pop	{r7, pc}
 8001aa8:	40021000 	.word	0x40021000
 8001aac:	08002b2c 	.word	0x08002b2c

08001ab0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001ab4:	f7ff ffda 	bl	8001a6c <HAL_RCC_GetHCLKFreq>
 8001ab8:	4602      	mov	r2, r0
 8001aba:	4b06      	ldr	r3, [pc, #24]	@ (8001ad4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001abc:	689b      	ldr	r3, [r3, #8]
 8001abe:	0adb      	lsrs	r3, r3, #11
 8001ac0:	f003 0307 	and.w	r3, r3, #7
 8001ac4:	4904      	ldr	r1, [pc, #16]	@ (8001ad8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001ac6:	5ccb      	ldrb	r3, [r1, r3]
 8001ac8:	f003 031f 	and.w	r3, r3, #31
 8001acc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	bd80      	pop	{r7, pc}
 8001ad4:	40021000 	.word	0x40021000
 8001ad8:	08002b2c 	.word	0x08002b2c

08001adc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b086      	sub	sp, #24
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001ae8:	4b2a      	ldr	r3, [pc, #168]	@ (8001b94 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001aea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001aec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d003      	beq.n	8001afc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001af4:	f7ff f9b6 	bl	8000e64 <HAL_PWREx_GetVoltageRange>
 8001af8:	6178      	str	r0, [r7, #20]
 8001afa:	e014      	b.n	8001b26 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001afc:	4b25      	ldr	r3, [pc, #148]	@ (8001b94 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001afe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b00:	4a24      	ldr	r2, [pc, #144]	@ (8001b94 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001b02:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b06:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b08:	4b22      	ldr	r3, [pc, #136]	@ (8001b94 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001b0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b0c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b10:	60fb      	str	r3, [r7, #12]
 8001b12:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001b14:	f7ff f9a6 	bl	8000e64 <HAL_PWREx_GetVoltageRange>
 8001b18:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001b1a:	4b1e      	ldr	r3, [pc, #120]	@ (8001b94 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001b1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b1e:	4a1d      	ldr	r2, [pc, #116]	@ (8001b94 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001b20:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001b24:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001b26:	697b      	ldr	r3, [r7, #20]
 8001b28:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001b2c:	d10b      	bne.n	8001b46 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	2b80      	cmp	r3, #128	@ 0x80
 8001b32:	d919      	bls.n	8001b68 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	2ba0      	cmp	r3, #160	@ 0xa0
 8001b38:	d902      	bls.n	8001b40 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001b3a:	2302      	movs	r3, #2
 8001b3c:	613b      	str	r3, [r7, #16]
 8001b3e:	e013      	b.n	8001b68 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001b40:	2301      	movs	r3, #1
 8001b42:	613b      	str	r3, [r7, #16]
 8001b44:	e010      	b.n	8001b68 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	2b80      	cmp	r3, #128	@ 0x80
 8001b4a:	d902      	bls.n	8001b52 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001b4c:	2303      	movs	r3, #3
 8001b4e:	613b      	str	r3, [r7, #16]
 8001b50:	e00a      	b.n	8001b68 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	2b80      	cmp	r3, #128	@ 0x80
 8001b56:	d102      	bne.n	8001b5e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001b58:	2302      	movs	r3, #2
 8001b5a:	613b      	str	r3, [r7, #16]
 8001b5c:	e004      	b.n	8001b68 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	2b70      	cmp	r3, #112	@ 0x70
 8001b62:	d101      	bne.n	8001b68 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001b64:	2301      	movs	r3, #1
 8001b66:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001b68:	4b0b      	ldr	r3, [pc, #44]	@ (8001b98 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	f023 0207 	bic.w	r2, r3, #7
 8001b70:	4909      	ldr	r1, [pc, #36]	@ (8001b98 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001b72:	693b      	ldr	r3, [r7, #16]
 8001b74:	4313      	orrs	r3, r2
 8001b76:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001b78:	4b07      	ldr	r3, [pc, #28]	@ (8001b98 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	f003 0307 	and.w	r3, r3, #7
 8001b80:	693a      	ldr	r2, [r7, #16]
 8001b82:	429a      	cmp	r2, r3
 8001b84:	d001      	beq.n	8001b8a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001b86:	2301      	movs	r3, #1
 8001b88:	e000      	b.n	8001b8c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001b8a:	2300      	movs	r3, #0
}
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	3718      	adds	r7, #24
 8001b90:	46bd      	mov	sp, r7
 8001b92:	bd80      	pop	{r7, pc}
 8001b94:	40021000 	.word	0x40021000
 8001b98:	40022000 	.word	0x40022000

08001b9c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b086      	sub	sp, #24
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001ba8:	2300      	movs	r3, #0
 8001baa:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d031      	beq.n	8001c1c <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001bbc:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8001bc0:	d01a      	beq.n	8001bf8 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8001bc2:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8001bc6:	d814      	bhi.n	8001bf2 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d009      	beq.n	8001be0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8001bcc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8001bd0:	d10f      	bne.n	8001bf2 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8001bd2:	4b5d      	ldr	r3, [pc, #372]	@ (8001d48 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001bd4:	68db      	ldr	r3, [r3, #12]
 8001bd6:	4a5c      	ldr	r2, [pc, #368]	@ (8001d48 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001bd8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001bdc:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001bde:	e00c      	b.n	8001bfa <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	3304      	adds	r3, #4
 8001be4:	2100      	movs	r1, #0
 8001be6:	4618      	mov	r0, r3
 8001be8:	f000 f9de 	bl	8001fa8 <RCCEx_PLLSAI1_Config>
 8001bec:	4603      	mov	r3, r0
 8001bee:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001bf0:	e003      	b.n	8001bfa <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8001bf2:	2301      	movs	r3, #1
 8001bf4:	74fb      	strb	r3, [r7, #19]
      break;
 8001bf6:	e000      	b.n	8001bfa <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8001bf8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8001bfa:	7cfb      	ldrb	r3, [r7, #19]
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d10b      	bne.n	8001c18 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001c00:	4b51      	ldr	r3, [pc, #324]	@ (8001d48 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001c02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c06:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c0e:	494e      	ldr	r1, [pc, #312]	@ (8001d48 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001c10:	4313      	orrs	r3, r2
 8001c12:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8001c16:	e001      	b.n	8001c1c <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001c18:	7cfb      	ldrb	r3, [r7, #19]
 8001c1a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	f000 809e 	beq.w	8001d66 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001c2e:	4b46      	ldr	r3, [pc, #280]	@ (8001d48 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001c30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d101      	bne.n	8001c3e <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8001c3a:	2301      	movs	r3, #1
 8001c3c:	e000      	b.n	8001c40 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8001c3e:	2300      	movs	r3, #0
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d00d      	beq.n	8001c60 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c44:	4b40      	ldr	r3, [pc, #256]	@ (8001d48 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001c46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c48:	4a3f      	ldr	r2, [pc, #252]	@ (8001d48 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001c4a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c4e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001c50:	4b3d      	ldr	r3, [pc, #244]	@ (8001d48 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001c52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c54:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c58:	60bb      	str	r3, [r7, #8]
 8001c5a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001c5c:	2301      	movs	r3, #1
 8001c5e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001c60:	4b3a      	ldr	r3, [pc, #232]	@ (8001d4c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	4a39      	ldr	r2, [pc, #228]	@ (8001d4c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8001c66:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c6a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001c6c:	f7fe fe76 	bl	800095c <HAL_GetTick>
 8001c70:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8001c72:	e009      	b.n	8001c88 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c74:	f7fe fe72 	bl	800095c <HAL_GetTick>
 8001c78:	4602      	mov	r2, r0
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	1ad3      	subs	r3, r2, r3
 8001c7e:	2b02      	cmp	r3, #2
 8001c80:	d902      	bls.n	8001c88 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8001c82:	2303      	movs	r3, #3
 8001c84:	74fb      	strb	r3, [r7, #19]
        break;
 8001c86:	e005      	b.n	8001c94 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8001c88:	4b30      	ldr	r3, [pc, #192]	@ (8001d4c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d0ef      	beq.n	8001c74 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8001c94:	7cfb      	ldrb	r3, [r7, #19]
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d15a      	bne.n	8001d50 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001c9a:	4b2b      	ldr	r3, [pc, #172]	@ (8001d48 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001c9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ca0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001ca4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001ca6:	697b      	ldr	r3, [r7, #20]
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d01e      	beq.n	8001cea <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001cb0:	697a      	ldr	r2, [r7, #20]
 8001cb2:	429a      	cmp	r2, r3
 8001cb4:	d019      	beq.n	8001cea <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001cb6:	4b24      	ldr	r3, [pc, #144]	@ (8001d48 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001cb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001cbc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001cc0:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001cc2:	4b21      	ldr	r3, [pc, #132]	@ (8001d48 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001cc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001cc8:	4a1f      	ldr	r2, [pc, #124]	@ (8001d48 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001cca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001cce:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001cd2:	4b1d      	ldr	r3, [pc, #116]	@ (8001d48 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001cd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001cd8:	4a1b      	ldr	r2, [pc, #108]	@ (8001d48 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001cda:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001cde:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001ce2:	4a19      	ldr	r2, [pc, #100]	@ (8001d48 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001ce4:	697b      	ldr	r3, [r7, #20]
 8001ce6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001cea:	697b      	ldr	r3, [r7, #20]
 8001cec:	f003 0301 	and.w	r3, r3, #1
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d016      	beq.n	8001d22 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cf4:	f7fe fe32 	bl	800095c <HAL_GetTick>
 8001cf8:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001cfa:	e00b      	b.n	8001d14 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cfc:	f7fe fe2e 	bl	800095c <HAL_GetTick>
 8001d00:	4602      	mov	r2, r0
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	1ad3      	subs	r3, r2, r3
 8001d06:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d0a:	4293      	cmp	r3, r2
 8001d0c:	d902      	bls.n	8001d14 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8001d0e:	2303      	movs	r3, #3
 8001d10:	74fb      	strb	r3, [r7, #19]
            break;
 8001d12:	e006      	b.n	8001d22 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001d14:	4b0c      	ldr	r3, [pc, #48]	@ (8001d48 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001d16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d1a:	f003 0302 	and.w	r3, r3, #2
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d0ec      	beq.n	8001cfc <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8001d22:	7cfb      	ldrb	r3, [r7, #19]
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d10b      	bne.n	8001d40 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001d28:	4b07      	ldr	r3, [pc, #28]	@ (8001d48 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001d2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d2e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001d36:	4904      	ldr	r1, [pc, #16]	@ (8001d48 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001d38:	4313      	orrs	r3, r2
 8001d3a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8001d3e:	e009      	b.n	8001d54 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8001d40:	7cfb      	ldrb	r3, [r7, #19]
 8001d42:	74bb      	strb	r3, [r7, #18]
 8001d44:	e006      	b.n	8001d54 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8001d46:	bf00      	nop
 8001d48:	40021000 	.word	0x40021000
 8001d4c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001d50:	7cfb      	ldrb	r3, [r7, #19]
 8001d52:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001d54:	7c7b      	ldrb	r3, [r7, #17]
 8001d56:	2b01      	cmp	r3, #1
 8001d58:	d105      	bne.n	8001d66 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d5a:	4b8a      	ldr	r3, [pc, #552]	@ (8001f84 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001d5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d5e:	4a89      	ldr	r2, [pc, #548]	@ (8001f84 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001d60:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001d64:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f003 0301 	and.w	r3, r3, #1
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d00a      	beq.n	8001d88 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001d72:	4b84      	ldr	r3, [pc, #528]	@ (8001f84 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001d74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d78:	f023 0203 	bic.w	r2, r3, #3
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	6a1b      	ldr	r3, [r3, #32]
 8001d80:	4980      	ldr	r1, [pc, #512]	@ (8001f84 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001d82:	4313      	orrs	r3, r2
 8001d84:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	f003 0302 	and.w	r3, r3, #2
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d00a      	beq.n	8001daa <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001d94:	4b7b      	ldr	r3, [pc, #492]	@ (8001f84 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001d96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d9a:	f023 020c 	bic.w	r2, r3, #12
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001da2:	4978      	ldr	r1, [pc, #480]	@ (8001f84 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001da4:	4313      	orrs	r3, r2
 8001da6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	f003 0320 	and.w	r3, r3, #32
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d00a      	beq.n	8001dcc <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001db6:	4b73      	ldr	r3, [pc, #460]	@ (8001f84 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001db8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001dbc:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dc4:	496f      	ldr	r1, [pc, #444]	@ (8001f84 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001dc6:	4313      	orrs	r3, r2
 8001dc8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d00a      	beq.n	8001dee <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8001dd8:	4b6a      	ldr	r3, [pc, #424]	@ (8001f84 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001dda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001dde:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001de6:	4967      	ldr	r1, [pc, #412]	@ (8001f84 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001de8:	4313      	orrs	r3, r2
 8001dea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d00a      	beq.n	8001e10 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8001dfa:	4b62      	ldr	r3, [pc, #392]	@ (8001f84 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001dfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e00:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e08:	495e      	ldr	r1, [pc, #376]	@ (8001f84 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001e0a:	4313      	orrs	r3, r2
 8001e0c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d00a      	beq.n	8001e32 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001e1c:	4b59      	ldr	r3, [pc, #356]	@ (8001f84 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001e1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e22:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e2a:	4956      	ldr	r1, [pc, #344]	@ (8001f84 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001e2c:	4313      	orrs	r3, r2
 8001e2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d00a      	beq.n	8001e54 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8001e3e:	4b51      	ldr	r3, [pc, #324]	@ (8001f84 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001e40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e44:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e4c:	494d      	ldr	r1, [pc, #308]	@ (8001f84 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001e4e:	4313      	orrs	r3, r2
 8001e50:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d028      	beq.n	8001eb2 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001e60:	4b48      	ldr	r3, [pc, #288]	@ (8001f84 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001e62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e66:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e6e:	4945      	ldr	r1, [pc, #276]	@ (8001f84 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001e70:	4313      	orrs	r3, r2
 8001e72:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e7a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8001e7e:	d106      	bne.n	8001e8e <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001e80:	4b40      	ldr	r3, [pc, #256]	@ (8001f84 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001e82:	68db      	ldr	r3, [r3, #12]
 8001e84:	4a3f      	ldr	r2, [pc, #252]	@ (8001f84 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001e86:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001e8a:	60d3      	str	r3, [r2, #12]
 8001e8c:	e011      	b.n	8001eb2 <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e92:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8001e96:	d10c      	bne.n	8001eb2 <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	3304      	adds	r3, #4
 8001e9c:	2101      	movs	r1, #1
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	f000 f882 	bl	8001fa8 <RCCEx_PLLSAI1_Config>
 8001ea4:	4603      	mov	r3, r0
 8001ea6:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8001ea8:	7cfb      	ldrb	r3, [r7, #19]
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d001      	beq.n	8001eb2 <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 8001eae:	7cfb      	ldrb	r3, [r7, #19]
 8001eb0:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d028      	beq.n	8001f10 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8001ebe:	4b31      	ldr	r3, [pc, #196]	@ (8001f84 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001ec0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001ec4:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ecc:	492d      	ldr	r1, [pc, #180]	@ (8001f84 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001ece:	4313      	orrs	r3, r2
 8001ed0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ed8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8001edc:	d106      	bne.n	8001eec <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001ede:	4b29      	ldr	r3, [pc, #164]	@ (8001f84 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001ee0:	68db      	ldr	r3, [r3, #12]
 8001ee2:	4a28      	ldr	r2, [pc, #160]	@ (8001f84 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001ee4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001ee8:	60d3      	str	r3, [r2, #12]
 8001eea:	e011      	b.n	8001f10 <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ef0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8001ef4:	d10c      	bne.n	8001f10 <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	3304      	adds	r3, #4
 8001efa:	2101      	movs	r1, #1
 8001efc:	4618      	mov	r0, r3
 8001efe:	f000 f853 	bl	8001fa8 <RCCEx_PLLSAI1_Config>
 8001f02:	4603      	mov	r3, r0
 8001f04:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8001f06:	7cfb      	ldrb	r3, [r7, #19]
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d001      	beq.n	8001f10 <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 8001f0c:	7cfb      	ldrb	r3, [r7, #19]
 8001f0e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d01c      	beq.n	8001f56 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001f1c:	4b19      	ldr	r3, [pc, #100]	@ (8001f84 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001f1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f22:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f2a:	4916      	ldr	r1, [pc, #88]	@ (8001f84 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001f2c:	4313      	orrs	r3, r2
 8001f2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f36:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001f3a:	d10c      	bne.n	8001f56 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	3304      	adds	r3, #4
 8001f40:	2102      	movs	r1, #2
 8001f42:	4618      	mov	r0, r3
 8001f44:	f000 f830 	bl	8001fa8 <RCCEx_PLLSAI1_Config>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8001f4c:	7cfb      	ldrb	r3, [r7, #19]
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d001      	beq.n	8001f56 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 8001f52:	7cfb      	ldrb	r3, [r7, #19]
 8001f54:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d00a      	beq.n	8001f78 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8001f62:	4b08      	ldr	r3, [pc, #32]	@ (8001f84 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001f64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f68:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f70:	4904      	ldr	r1, [pc, #16]	@ (8001f84 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001f72:	4313      	orrs	r3, r2
 8001f74:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8001f78:	7cbb      	ldrb	r3, [r7, #18]
}
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	3718      	adds	r7, #24
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bd80      	pop	{r7, pc}
 8001f82:	bf00      	nop
 8001f84:	40021000 	.word	0x40021000

08001f88 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8001f8c:	4b05      	ldr	r3, [pc, #20]	@ (8001fa4 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	4a04      	ldr	r2, [pc, #16]	@ (8001fa4 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8001f92:	f043 0304 	orr.w	r3, r3, #4
 8001f96:	6013      	str	r3, [r2, #0]
}
 8001f98:	bf00      	nop
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa0:	4770      	bx	lr
 8001fa2:	bf00      	nop
 8001fa4:	40021000 	.word	0x40021000

08001fa8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b084      	sub	sp, #16
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
 8001fb0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8001fb6:	4b74      	ldr	r3, [pc, #464]	@ (8002188 <RCCEx_PLLSAI1_Config+0x1e0>)
 8001fb8:	68db      	ldr	r3, [r3, #12]
 8001fba:	f003 0303 	and.w	r3, r3, #3
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d018      	beq.n	8001ff4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8001fc2:	4b71      	ldr	r3, [pc, #452]	@ (8002188 <RCCEx_PLLSAI1_Config+0x1e0>)
 8001fc4:	68db      	ldr	r3, [r3, #12]
 8001fc6:	f003 0203 	and.w	r2, r3, #3
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	429a      	cmp	r2, r3
 8001fd0:	d10d      	bne.n	8001fee <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
       ||
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d009      	beq.n	8001fee <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8001fda:	4b6b      	ldr	r3, [pc, #428]	@ (8002188 <RCCEx_PLLSAI1_Config+0x1e0>)
 8001fdc:	68db      	ldr	r3, [r3, #12]
 8001fde:	091b      	lsrs	r3, r3, #4
 8001fe0:	f003 0307 	and.w	r3, r3, #7
 8001fe4:	1c5a      	adds	r2, r3, #1
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	685b      	ldr	r3, [r3, #4]
       ||
 8001fea:	429a      	cmp	r2, r3
 8001fec:	d047      	beq.n	800207e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8001fee:	2301      	movs	r3, #1
 8001ff0:	73fb      	strb	r3, [r7, #15]
 8001ff2:	e044      	b.n	800207e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	2b03      	cmp	r3, #3
 8001ffa:	d018      	beq.n	800202e <RCCEx_PLLSAI1_Config+0x86>
 8001ffc:	2b03      	cmp	r3, #3
 8001ffe:	d825      	bhi.n	800204c <RCCEx_PLLSAI1_Config+0xa4>
 8002000:	2b01      	cmp	r3, #1
 8002002:	d002      	beq.n	800200a <RCCEx_PLLSAI1_Config+0x62>
 8002004:	2b02      	cmp	r3, #2
 8002006:	d009      	beq.n	800201c <RCCEx_PLLSAI1_Config+0x74>
 8002008:	e020      	b.n	800204c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800200a:	4b5f      	ldr	r3, [pc, #380]	@ (8002188 <RCCEx_PLLSAI1_Config+0x1e0>)
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	f003 0302 	and.w	r3, r3, #2
 8002012:	2b00      	cmp	r3, #0
 8002014:	d11d      	bne.n	8002052 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002016:	2301      	movs	r3, #1
 8002018:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800201a:	e01a      	b.n	8002052 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800201c:	4b5a      	ldr	r3, [pc, #360]	@ (8002188 <RCCEx_PLLSAI1_Config+0x1e0>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002024:	2b00      	cmp	r3, #0
 8002026:	d116      	bne.n	8002056 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002028:	2301      	movs	r3, #1
 800202a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800202c:	e013      	b.n	8002056 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800202e:	4b56      	ldr	r3, [pc, #344]	@ (8002188 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002036:	2b00      	cmp	r3, #0
 8002038:	d10f      	bne.n	800205a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800203a:	4b53      	ldr	r3, [pc, #332]	@ (8002188 <RCCEx_PLLSAI1_Config+0x1e0>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002042:	2b00      	cmp	r3, #0
 8002044:	d109      	bne.n	800205a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002046:	2301      	movs	r3, #1
 8002048:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800204a:	e006      	b.n	800205a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800204c:	2301      	movs	r3, #1
 800204e:	73fb      	strb	r3, [r7, #15]
      break;
 8002050:	e004      	b.n	800205c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002052:	bf00      	nop
 8002054:	e002      	b.n	800205c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002056:	bf00      	nop
 8002058:	e000      	b.n	800205c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800205a:	bf00      	nop
    }

    if(status == HAL_OK)
 800205c:	7bfb      	ldrb	r3, [r7, #15]
 800205e:	2b00      	cmp	r3, #0
 8002060:	d10d      	bne.n	800207e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002062:	4b49      	ldr	r3, [pc, #292]	@ (8002188 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002064:	68db      	ldr	r3, [r3, #12]
 8002066:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	6819      	ldr	r1, [r3, #0]
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	685b      	ldr	r3, [r3, #4]
 8002072:	3b01      	subs	r3, #1
 8002074:	011b      	lsls	r3, r3, #4
 8002076:	430b      	orrs	r3, r1
 8002078:	4943      	ldr	r1, [pc, #268]	@ (8002188 <RCCEx_PLLSAI1_Config+0x1e0>)
 800207a:	4313      	orrs	r3, r2
 800207c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800207e:	7bfb      	ldrb	r3, [r7, #15]
 8002080:	2b00      	cmp	r3, #0
 8002082:	d17c      	bne.n	800217e <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002084:	4b40      	ldr	r3, [pc, #256]	@ (8002188 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	4a3f      	ldr	r2, [pc, #252]	@ (8002188 <RCCEx_PLLSAI1_Config+0x1e0>)
 800208a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800208e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002090:	f7fe fc64 	bl	800095c <HAL_GetTick>
 8002094:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002096:	e009      	b.n	80020ac <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002098:	f7fe fc60 	bl	800095c <HAL_GetTick>
 800209c:	4602      	mov	r2, r0
 800209e:	68bb      	ldr	r3, [r7, #8]
 80020a0:	1ad3      	subs	r3, r2, r3
 80020a2:	2b02      	cmp	r3, #2
 80020a4:	d902      	bls.n	80020ac <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80020a6:	2303      	movs	r3, #3
 80020a8:	73fb      	strb	r3, [r7, #15]
        break;
 80020aa:	e005      	b.n	80020b8 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80020ac:	4b36      	ldr	r3, [pc, #216]	@ (8002188 <RCCEx_PLLSAI1_Config+0x1e0>)
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d1ef      	bne.n	8002098 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80020b8:	7bfb      	ldrb	r3, [r7, #15]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d15f      	bne.n	800217e <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80020be:	683b      	ldr	r3, [r7, #0]
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d110      	bne.n	80020e6 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80020c4:	4b30      	ldr	r3, [pc, #192]	@ (8002188 <RCCEx_PLLSAI1_Config+0x1e0>)
 80020c6:	691b      	ldr	r3, [r3, #16]
 80020c8:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 80020cc:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80020d0:	687a      	ldr	r2, [r7, #4]
 80020d2:	6892      	ldr	r2, [r2, #8]
 80020d4:	0211      	lsls	r1, r2, #8
 80020d6:	687a      	ldr	r2, [r7, #4]
 80020d8:	68d2      	ldr	r2, [r2, #12]
 80020da:	06d2      	lsls	r2, r2, #27
 80020dc:	430a      	orrs	r2, r1
 80020de:	492a      	ldr	r1, [pc, #168]	@ (8002188 <RCCEx_PLLSAI1_Config+0x1e0>)
 80020e0:	4313      	orrs	r3, r2
 80020e2:	610b      	str	r3, [r1, #16]
 80020e4:	e027      	b.n	8002136 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	2b01      	cmp	r3, #1
 80020ea:	d112      	bne.n	8002112 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80020ec:	4b26      	ldr	r3, [pc, #152]	@ (8002188 <RCCEx_PLLSAI1_Config+0x1e0>)
 80020ee:	691b      	ldr	r3, [r3, #16]
 80020f0:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80020f4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80020f8:	687a      	ldr	r2, [r7, #4]
 80020fa:	6892      	ldr	r2, [r2, #8]
 80020fc:	0211      	lsls	r1, r2, #8
 80020fe:	687a      	ldr	r2, [r7, #4]
 8002100:	6912      	ldr	r2, [r2, #16]
 8002102:	0852      	lsrs	r2, r2, #1
 8002104:	3a01      	subs	r2, #1
 8002106:	0552      	lsls	r2, r2, #21
 8002108:	430a      	orrs	r2, r1
 800210a:	491f      	ldr	r1, [pc, #124]	@ (8002188 <RCCEx_PLLSAI1_Config+0x1e0>)
 800210c:	4313      	orrs	r3, r2
 800210e:	610b      	str	r3, [r1, #16]
 8002110:	e011      	b.n	8002136 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002112:	4b1d      	ldr	r3, [pc, #116]	@ (8002188 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002114:	691b      	ldr	r3, [r3, #16]
 8002116:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800211a:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800211e:	687a      	ldr	r2, [r7, #4]
 8002120:	6892      	ldr	r2, [r2, #8]
 8002122:	0211      	lsls	r1, r2, #8
 8002124:	687a      	ldr	r2, [r7, #4]
 8002126:	6952      	ldr	r2, [r2, #20]
 8002128:	0852      	lsrs	r2, r2, #1
 800212a:	3a01      	subs	r2, #1
 800212c:	0652      	lsls	r2, r2, #25
 800212e:	430a      	orrs	r2, r1
 8002130:	4915      	ldr	r1, [pc, #84]	@ (8002188 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002132:	4313      	orrs	r3, r2
 8002134:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002136:	4b14      	ldr	r3, [pc, #80]	@ (8002188 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	4a13      	ldr	r2, [pc, #76]	@ (8002188 <RCCEx_PLLSAI1_Config+0x1e0>)
 800213c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002140:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002142:	f7fe fc0b 	bl	800095c <HAL_GetTick>
 8002146:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002148:	e009      	b.n	800215e <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800214a:	f7fe fc07 	bl	800095c <HAL_GetTick>
 800214e:	4602      	mov	r2, r0
 8002150:	68bb      	ldr	r3, [r7, #8]
 8002152:	1ad3      	subs	r3, r2, r3
 8002154:	2b02      	cmp	r3, #2
 8002156:	d902      	bls.n	800215e <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8002158:	2303      	movs	r3, #3
 800215a:	73fb      	strb	r3, [r7, #15]
          break;
 800215c:	e005      	b.n	800216a <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800215e:	4b0a      	ldr	r3, [pc, #40]	@ (8002188 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002166:	2b00      	cmp	r3, #0
 8002168:	d0ef      	beq.n	800214a <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 800216a:	7bfb      	ldrb	r3, [r7, #15]
 800216c:	2b00      	cmp	r3, #0
 800216e:	d106      	bne.n	800217e <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002170:	4b05      	ldr	r3, [pc, #20]	@ (8002188 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002172:	691a      	ldr	r2, [r3, #16]
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	699b      	ldr	r3, [r3, #24]
 8002178:	4903      	ldr	r1, [pc, #12]	@ (8002188 <RCCEx_PLLSAI1_Config+0x1e0>)
 800217a:	4313      	orrs	r3, r2
 800217c:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800217e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002180:	4618      	mov	r0, r3
 8002182:	3710      	adds	r7, #16
 8002184:	46bd      	mov	sp, r7
 8002186:	bd80      	pop	{r7, pc}
 8002188:	40021000 	.word	0x40021000

0800218c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b082      	sub	sp, #8
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	2b00      	cmp	r3, #0
 8002198:	d101      	bne.n	800219e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800219a:	2301      	movs	r3, #1
 800219c:	e040      	b.n	8002220 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d106      	bne.n	80021b4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	2200      	movs	r2, #0
 80021aa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80021ae:	6878      	ldr	r0, [r7, #4]
 80021b0:	f7fe fa96 	bl	80006e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	2224      	movs	r2, #36	@ 0x24
 80021b8:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	681a      	ldr	r2, [r3, #0]
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f022 0201 	bic.w	r2, r2, #1
 80021c8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d002      	beq.n	80021d8 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80021d2:	6878      	ldr	r0, [r7, #4]
 80021d4:	f000 fa54 	bl	8002680 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80021d8:	6878      	ldr	r0, [r7, #4]
 80021da:	f000 f825 	bl	8002228 <UART_SetConfig>
 80021de:	4603      	mov	r3, r0
 80021e0:	2b01      	cmp	r3, #1
 80021e2:	d101      	bne.n	80021e8 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80021e4:	2301      	movs	r3, #1
 80021e6:	e01b      	b.n	8002220 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	685a      	ldr	r2, [r3, #4]
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80021f6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	689a      	ldr	r2, [r3, #8]
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002206:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	681a      	ldr	r2, [r3, #0]
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	f042 0201 	orr.w	r2, r2, #1
 8002216:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002218:	6878      	ldr	r0, [r7, #4]
 800221a:	f000 fad3 	bl	80027c4 <UART_CheckIdleState>
 800221e:	4603      	mov	r3, r0
}
 8002220:	4618      	mov	r0, r3
 8002222:	3708      	adds	r7, #8
 8002224:	46bd      	mov	sp, r7
 8002226:	bd80      	pop	{r7, pc}

08002228 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002228:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800222c:	b08a      	sub	sp, #40	@ 0x28
 800222e:	af00      	add	r7, sp, #0
 8002230:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002232:	2300      	movs	r3, #0
 8002234:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	689a      	ldr	r2, [r3, #8]
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	691b      	ldr	r3, [r3, #16]
 8002240:	431a      	orrs	r2, r3
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	695b      	ldr	r3, [r3, #20]
 8002246:	431a      	orrs	r2, r3
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	69db      	ldr	r3, [r3, #28]
 800224c:	4313      	orrs	r3, r2
 800224e:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	681a      	ldr	r2, [r3, #0]
 8002256:	4bb4      	ldr	r3, [pc, #720]	@ (8002528 <UART_SetConfig+0x300>)
 8002258:	4013      	ands	r3, r2
 800225a:	68fa      	ldr	r2, [r7, #12]
 800225c:	6812      	ldr	r2, [r2, #0]
 800225e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002260:	430b      	orrs	r3, r1
 8002262:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	685b      	ldr	r3, [r3, #4]
 800226a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	68da      	ldr	r2, [r3, #12]
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	430a      	orrs	r2, r1
 8002278:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	699b      	ldr	r3, [r3, #24]
 800227e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	4aa9      	ldr	r2, [pc, #676]	@ (800252c <UART_SetConfig+0x304>)
 8002286:	4293      	cmp	r3, r2
 8002288:	d004      	beq.n	8002294 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	6a1b      	ldr	r3, [r3, #32]
 800228e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002290:	4313      	orrs	r3, r2
 8002292:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	689b      	ldr	r3, [r3, #8]
 800229a:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80022a4:	430a      	orrs	r2, r1
 80022a6:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	4aa0      	ldr	r2, [pc, #640]	@ (8002530 <UART_SetConfig+0x308>)
 80022ae:	4293      	cmp	r3, r2
 80022b0:	d126      	bne.n	8002300 <UART_SetConfig+0xd8>
 80022b2:	4ba0      	ldr	r3, [pc, #640]	@ (8002534 <UART_SetConfig+0x30c>)
 80022b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022b8:	f003 0303 	and.w	r3, r3, #3
 80022bc:	2b03      	cmp	r3, #3
 80022be:	d81b      	bhi.n	80022f8 <UART_SetConfig+0xd0>
 80022c0:	a201      	add	r2, pc, #4	@ (adr r2, 80022c8 <UART_SetConfig+0xa0>)
 80022c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022c6:	bf00      	nop
 80022c8:	080022d9 	.word	0x080022d9
 80022cc:	080022e9 	.word	0x080022e9
 80022d0:	080022e1 	.word	0x080022e1
 80022d4:	080022f1 	.word	0x080022f1
 80022d8:	2301      	movs	r3, #1
 80022da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80022de:	e080      	b.n	80023e2 <UART_SetConfig+0x1ba>
 80022e0:	2302      	movs	r3, #2
 80022e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80022e6:	e07c      	b.n	80023e2 <UART_SetConfig+0x1ba>
 80022e8:	2304      	movs	r3, #4
 80022ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80022ee:	e078      	b.n	80023e2 <UART_SetConfig+0x1ba>
 80022f0:	2308      	movs	r3, #8
 80022f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80022f6:	e074      	b.n	80023e2 <UART_SetConfig+0x1ba>
 80022f8:	2310      	movs	r3, #16
 80022fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80022fe:	e070      	b.n	80023e2 <UART_SetConfig+0x1ba>
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	4a8c      	ldr	r2, [pc, #560]	@ (8002538 <UART_SetConfig+0x310>)
 8002306:	4293      	cmp	r3, r2
 8002308:	d138      	bne.n	800237c <UART_SetConfig+0x154>
 800230a:	4b8a      	ldr	r3, [pc, #552]	@ (8002534 <UART_SetConfig+0x30c>)
 800230c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002310:	f003 030c 	and.w	r3, r3, #12
 8002314:	2b0c      	cmp	r3, #12
 8002316:	d82d      	bhi.n	8002374 <UART_SetConfig+0x14c>
 8002318:	a201      	add	r2, pc, #4	@ (adr r2, 8002320 <UART_SetConfig+0xf8>)
 800231a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800231e:	bf00      	nop
 8002320:	08002355 	.word	0x08002355
 8002324:	08002375 	.word	0x08002375
 8002328:	08002375 	.word	0x08002375
 800232c:	08002375 	.word	0x08002375
 8002330:	08002365 	.word	0x08002365
 8002334:	08002375 	.word	0x08002375
 8002338:	08002375 	.word	0x08002375
 800233c:	08002375 	.word	0x08002375
 8002340:	0800235d 	.word	0x0800235d
 8002344:	08002375 	.word	0x08002375
 8002348:	08002375 	.word	0x08002375
 800234c:	08002375 	.word	0x08002375
 8002350:	0800236d 	.word	0x0800236d
 8002354:	2300      	movs	r3, #0
 8002356:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800235a:	e042      	b.n	80023e2 <UART_SetConfig+0x1ba>
 800235c:	2302      	movs	r3, #2
 800235e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002362:	e03e      	b.n	80023e2 <UART_SetConfig+0x1ba>
 8002364:	2304      	movs	r3, #4
 8002366:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800236a:	e03a      	b.n	80023e2 <UART_SetConfig+0x1ba>
 800236c:	2308      	movs	r3, #8
 800236e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002372:	e036      	b.n	80023e2 <UART_SetConfig+0x1ba>
 8002374:	2310      	movs	r3, #16
 8002376:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800237a:	e032      	b.n	80023e2 <UART_SetConfig+0x1ba>
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	4a6a      	ldr	r2, [pc, #424]	@ (800252c <UART_SetConfig+0x304>)
 8002382:	4293      	cmp	r3, r2
 8002384:	d12a      	bne.n	80023dc <UART_SetConfig+0x1b4>
 8002386:	4b6b      	ldr	r3, [pc, #428]	@ (8002534 <UART_SetConfig+0x30c>)
 8002388:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800238c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002390:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002394:	d01a      	beq.n	80023cc <UART_SetConfig+0x1a4>
 8002396:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800239a:	d81b      	bhi.n	80023d4 <UART_SetConfig+0x1ac>
 800239c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80023a0:	d00c      	beq.n	80023bc <UART_SetConfig+0x194>
 80023a2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80023a6:	d815      	bhi.n	80023d4 <UART_SetConfig+0x1ac>
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d003      	beq.n	80023b4 <UART_SetConfig+0x18c>
 80023ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80023b0:	d008      	beq.n	80023c4 <UART_SetConfig+0x19c>
 80023b2:	e00f      	b.n	80023d4 <UART_SetConfig+0x1ac>
 80023b4:	2300      	movs	r3, #0
 80023b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80023ba:	e012      	b.n	80023e2 <UART_SetConfig+0x1ba>
 80023bc:	2302      	movs	r3, #2
 80023be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80023c2:	e00e      	b.n	80023e2 <UART_SetConfig+0x1ba>
 80023c4:	2304      	movs	r3, #4
 80023c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80023ca:	e00a      	b.n	80023e2 <UART_SetConfig+0x1ba>
 80023cc:	2308      	movs	r3, #8
 80023ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80023d2:	e006      	b.n	80023e2 <UART_SetConfig+0x1ba>
 80023d4:	2310      	movs	r3, #16
 80023d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80023da:	e002      	b.n	80023e2 <UART_SetConfig+0x1ba>
 80023dc:	2310      	movs	r3, #16
 80023de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	4a51      	ldr	r2, [pc, #324]	@ (800252c <UART_SetConfig+0x304>)
 80023e8:	4293      	cmp	r3, r2
 80023ea:	d17a      	bne.n	80024e2 <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80023ec:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80023f0:	2b08      	cmp	r3, #8
 80023f2:	d824      	bhi.n	800243e <UART_SetConfig+0x216>
 80023f4:	a201      	add	r2, pc, #4	@ (adr r2, 80023fc <UART_SetConfig+0x1d4>)
 80023f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023fa:	bf00      	nop
 80023fc:	08002421 	.word	0x08002421
 8002400:	0800243f 	.word	0x0800243f
 8002404:	08002429 	.word	0x08002429
 8002408:	0800243f 	.word	0x0800243f
 800240c:	0800242f 	.word	0x0800242f
 8002410:	0800243f 	.word	0x0800243f
 8002414:	0800243f 	.word	0x0800243f
 8002418:	0800243f 	.word	0x0800243f
 800241c:	08002437 	.word	0x08002437
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002420:	f7ff fb30 	bl	8001a84 <HAL_RCC_GetPCLK1Freq>
 8002424:	61f8      	str	r0, [r7, #28]
        break;
 8002426:	e010      	b.n	800244a <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002428:	4b44      	ldr	r3, [pc, #272]	@ (800253c <UART_SetConfig+0x314>)
 800242a:	61fb      	str	r3, [r7, #28]
        break;
 800242c:	e00d      	b.n	800244a <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800242e:	f7ff fa91 	bl	8001954 <HAL_RCC_GetSysClockFreq>
 8002432:	61f8      	str	r0, [r7, #28]
        break;
 8002434:	e009      	b.n	800244a <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002436:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800243a:	61fb      	str	r3, [r7, #28]
        break;
 800243c:	e005      	b.n	800244a <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 800243e:	2300      	movs	r3, #0
 8002440:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8002442:	2301      	movs	r3, #1
 8002444:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8002448:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800244a:	69fb      	ldr	r3, [r7, #28]
 800244c:	2b00      	cmp	r3, #0
 800244e:	f000 8107 	beq.w	8002660 <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	685a      	ldr	r2, [r3, #4]
 8002456:	4613      	mov	r3, r2
 8002458:	005b      	lsls	r3, r3, #1
 800245a:	4413      	add	r3, r2
 800245c:	69fa      	ldr	r2, [r7, #28]
 800245e:	429a      	cmp	r2, r3
 8002460:	d305      	bcc.n	800246e <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002468:	69fa      	ldr	r2, [r7, #28]
 800246a:	429a      	cmp	r2, r3
 800246c:	d903      	bls.n	8002476 <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 800246e:	2301      	movs	r3, #1
 8002470:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8002474:	e0f4      	b.n	8002660 <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8002476:	69fb      	ldr	r3, [r7, #28]
 8002478:	2200      	movs	r2, #0
 800247a:	461c      	mov	r4, r3
 800247c:	4615      	mov	r5, r2
 800247e:	f04f 0200 	mov.w	r2, #0
 8002482:	f04f 0300 	mov.w	r3, #0
 8002486:	022b      	lsls	r3, r5, #8
 8002488:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800248c:	0222      	lsls	r2, r4, #8
 800248e:	68f9      	ldr	r1, [r7, #12]
 8002490:	6849      	ldr	r1, [r1, #4]
 8002492:	0849      	lsrs	r1, r1, #1
 8002494:	2000      	movs	r0, #0
 8002496:	4688      	mov	r8, r1
 8002498:	4681      	mov	r9, r0
 800249a:	eb12 0a08 	adds.w	sl, r2, r8
 800249e:	eb43 0b09 	adc.w	fp, r3, r9
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	685b      	ldr	r3, [r3, #4]
 80024a6:	2200      	movs	r2, #0
 80024a8:	603b      	str	r3, [r7, #0]
 80024aa:	607a      	str	r2, [r7, #4]
 80024ac:	e9d7 2300 	ldrd	r2, r3, [r7]
 80024b0:	4650      	mov	r0, sl
 80024b2:	4659      	mov	r1, fp
 80024b4:	f7fd fe8a 	bl	80001cc <__aeabi_uldivmod>
 80024b8:	4602      	mov	r2, r0
 80024ba:	460b      	mov	r3, r1
 80024bc:	4613      	mov	r3, r2
 80024be:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80024c0:	69bb      	ldr	r3, [r7, #24]
 80024c2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80024c6:	d308      	bcc.n	80024da <UART_SetConfig+0x2b2>
 80024c8:	69bb      	ldr	r3, [r7, #24]
 80024ca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80024ce:	d204      	bcs.n	80024da <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	69ba      	ldr	r2, [r7, #24]
 80024d6:	60da      	str	r2, [r3, #12]
 80024d8:	e0c2      	b.n	8002660 <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 80024da:	2301      	movs	r3, #1
 80024dc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80024e0:	e0be      	b.n	8002660 <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	69db      	ldr	r3, [r3, #28]
 80024e6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80024ea:	d16a      	bne.n	80025c2 <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 80024ec:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80024f0:	2b08      	cmp	r3, #8
 80024f2:	d834      	bhi.n	800255e <UART_SetConfig+0x336>
 80024f4:	a201      	add	r2, pc, #4	@ (adr r2, 80024fc <UART_SetConfig+0x2d4>)
 80024f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024fa:	bf00      	nop
 80024fc:	08002521 	.word	0x08002521
 8002500:	08002541 	.word	0x08002541
 8002504:	08002549 	.word	0x08002549
 8002508:	0800255f 	.word	0x0800255f
 800250c:	0800254f 	.word	0x0800254f
 8002510:	0800255f 	.word	0x0800255f
 8002514:	0800255f 	.word	0x0800255f
 8002518:	0800255f 	.word	0x0800255f
 800251c:	08002557 	.word	0x08002557
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002520:	f7ff fab0 	bl	8001a84 <HAL_RCC_GetPCLK1Freq>
 8002524:	61f8      	str	r0, [r7, #28]
        break;
 8002526:	e020      	b.n	800256a <UART_SetConfig+0x342>
 8002528:	efff69f3 	.word	0xefff69f3
 800252c:	40008000 	.word	0x40008000
 8002530:	40013800 	.word	0x40013800
 8002534:	40021000 	.word	0x40021000
 8002538:	40004400 	.word	0x40004400
 800253c:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002540:	f7ff fab6 	bl	8001ab0 <HAL_RCC_GetPCLK2Freq>
 8002544:	61f8      	str	r0, [r7, #28]
        break;
 8002546:	e010      	b.n	800256a <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002548:	4b4c      	ldr	r3, [pc, #304]	@ (800267c <UART_SetConfig+0x454>)
 800254a:	61fb      	str	r3, [r7, #28]
        break;
 800254c:	e00d      	b.n	800256a <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800254e:	f7ff fa01 	bl	8001954 <HAL_RCC_GetSysClockFreq>
 8002552:	61f8      	str	r0, [r7, #28]
        break;
 8002554:	e009      	b.n	800256a <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002556:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800255a:	61fb      	str	r3, [r7, #28]
        break;
 800255c:	e005      	b.n	800256a <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 800255e:	2300      	movs	r3, #0
 8002560:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8002562:	2301      	movs	r3, #1
 8002564:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8002568:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800256a:	69fb      	ldr	r3, [r7, #28]
 800256c:	2b00      	cmp	r3, #0
 800256e:	d077      	beq.n	8002660 <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002570:	69fb      	ldr	r3, [r7, #28]
 8002572:	005a      	lsls	r2, r3, #1
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	685b      	ldr	r3, [r3, #4]
 8002578:	085b      	lsrs	r3, r3, #1
 800257a:	441a      	add	r2, r3
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	685b      	ldr	r3, [r3, #4]
 8002580:	fbb2 f3f3 	udiv	r3, r2, r3
 8002584:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002586:	69bb      	ldr	r3, [r7, #24]
 8002588:	2b0f      	cmp	r3, #15
 800258a:	d916      	bls.n	80025ba <UART_SetConfig+0x392>
 800258c:	69bb      	ldr	r3, [r7, #24]
 800258e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002592:	d212      	bcs.n	80025ba <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002594:	69bb      	ldr	r3, [r7, #24]
 8002596:	b29b      	uxth	r3, r3
 8002598:	f023 030f 	bic.w	r3, r3, #15
 800259c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800259e:	69bb      	ldr	r3, [r7, #24]
 80025a0:	085b      	lsrs	r3, r3, #1
 80025a2:	b29b      	uxth	r3, r3
 80025a4:	f003 0307 	and.w	r3, r3, #7
 80025a8:	b29a      	uxth	r2, r3
 80025aa:	8afb      	ldrh	r3, [r7, #22]
 80025ac:	4313      	orrs	r3, r2
 80025ae:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	8afa      	ldrh	r2, [r7, #22]
 80025b6:	60da      	str	r2, [r3, #12]
 80025b8:	e052      	b.n	8002660 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 80025ba:	2301      	movs	r3, #1
 80025bc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80025c0:	e04e      	b.n	8002660 <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 80025c2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80025c6:	2b08      	cmp	r3, #8
 80025c8:	d827      	bhi.n	800261a <UART_SetConfig+0x3f2>
 80025ca:	a201      	add	r2, pc, #4	@ (adr r2, 80025d0 <UART_SetConfig+0x3a8>)
 80025cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025d0:	080025f5 	.word	0x080025f5
 80025d4:	080025fd 	.word	0x080025fd
 80025d8:	08002605 	.word	0x08002605
 80025dc:	0800261b 	.word	0x0800261b
 80025e0:	0800260b 	.word	0x0800260b
 80025e4:	0800261b 	.word	0x0800261b
 80025e8:	0800261b 	.word	0x0800261b
 80025ec:	0800261b 	.word	0x0800261b
 80025f0:	08002613 	.word	0x08002613
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80025f4:	f7ff fa46 	bl	8001a84 <HAL_RCC_GetPCLK1Freq>
 80025f8:	61f8      	str	r0, [r7, #28]
        break;
 80025fa:	e014      	b.n	8002626 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80025fc:	f7ff fa58 	bl	8001ab0 <HAL_RCC_GetPCLK2Freq>
 8002600:	61f8      	str	r0, [r7, #28]
        break;
 8002602:	e010      	b.n	8002626 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002604:	4b1d      	ldr	r3, [pc, #116]	@ (800267c <UART_SetConfig+0x454>)
 8002606:	61fb      	str	r3, [r7, #28]
        break;
 8002608:	e00d      	b.n	8002626 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800260a:	f7ff f9a3 	bl	8001954 <HAL_RCC_GetSysClockFreq>
 800260e:	61f8      	str	r0, [r7, #28]
        break;
 8002610:	e009      	b.n	8002626 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002612:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002616:	61fb      	str	r3, [r7, #28]
        break;
 8002618:	e005      	b.n	8002626 <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 800261a:	2300      	movs	r3, #0
 800261c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800261e:	2301      	movs	r3, #1
 8002620:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8002624:	bf00      	nop
    }

    if (pclk != 0U)
 8002626:	69fb      	ldr	r3, [r7, #28]
 8002628:	2b00      	cmp	r3, #0
 800262a:	d019      	beq.n	8002660 <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	685b      	ldr	r3, [r3, #4]
 8002630:	085a      	lsrs	r2, r3, #1
 8002632:	69fb      	ldr	r3, [r7, #28]
 8002634:	441a      	add	r2, r3
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	685b      	ldr	r3, [r3, #4]
 800263a:	fbb2 f3f3 	udiv	r3, r2, r3
 800263e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002640:	69bb      	ldr	r3, [r7, #24]
 8002642:	2b0f      	cmp	r3, #15
 8002644:	d909      	bls.n	800265a <UART_SetConfig+0x432>
 8002646:	69bb      	ldr	r3, [r7, #24]
 8002648:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800264c:	d205      	bcs.n	800265a <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800264e:	69bb      	ldr	r3, [r7, #24]
 8002650:	b29a      	uxth	r2, r3
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	60da      	str	r2, [r3, #12]
 8002658:	e002      	b.n	8002660 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 800265a:	2301      	movs	r3, #1
 800265c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	2200      	movs	r2, #0
 8002664:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	2200      	movs	r2, #0
 800266a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800266c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8002670:	4618      	mov	r0, r3
 8002672:	3728      	adds	r7, #40	@ 0x28
 8002674:	46bd      	mov	sp, r7
 8002676:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800267a:	bf00      	nop
 800267c:	00f42400 	.word	0x00f42400

08002680 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002680:	b480      	push	{r7}
 8002682:	b083      	sub	sp, #12
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800268c:	f003 0308 	and.w	r3, r3, #8
 8002690:	2b00      	cmp	r3, #0
 8002692:	d00a      	beq.n	80026aa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	685b      	ldr	r3, [r3, #4]
 800269a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	430a      	orrs	r2, r1
 80026a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026ae:	f003 0301 	and.w	r3, r3, #1
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d00a      	beq.n	80026cc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	685b      	ldr	r3, [r3, #4]
 80026bc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	430a      	orrs	r2, r1
 80026ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026d0:	f003 0302 	and.w	r3, r3, #2
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d00a      	beq.n	80026ee <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	685b      	ldr	r3, [r3, #4]
 80026de:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	430a      	orrs	r2, r1
 80026ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026f2:	f003 0304 	and.w	r3, r3, #4
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d00a      	beq.n	8002710 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	685b      	ldr	r3, [r3, #4]
 8002700:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	430a      	orrs	r2, r1
 800270e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002714:	f003 0310 	and.w	r3, r3, #16
 8002718:	2b00      	cmp	r3, #0
 800271a:	d00a      	beq.n	8002732 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	689b      	ldr	r3, [r3, #8]
 8002722:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	430a      	orrs	r2, r1
 8002730:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002736:	f003 0320 	and.w	r3, r3, #32
 800273a:	2b00      	cmp	r3, #0
 800273c:	d00a      	beq.n	8002754 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	689b      	ldr	r3, [r3, #8]
 8002744:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	430a      	orrs	r2, r1
 8002752:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002758:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800275c:	2b00      	cmp	r3, #0
 800275e:	d01a      	beq.n	8002796 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	685b      	ldr	r3, [r3, #4]
 8002766:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	430a      	orrs	r2, r1
 8002774:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800277a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800277e:	d10a      	bne.n	8002796 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	685b      	ldr	r3, [r3, #4]
 8002786:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	430a      	orrs	r2, r1
 8002794:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800279a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d00a      	beq.n	80027b8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	685b      	ldr	r3, [r3, #4]
 80027a8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	430a      	orrs	r2, r1
 80027b6:	605a      	str	r2, [r3, #4]
  }
}
 80027b8:	bf00      	nop
 80027ba:	370c      	adds	r7, #12
 80027bc:	46bd      	mov	sp, r7
 80027be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c2:	4770      	bx	lr

080027c4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	b098      	sub	sp, #96	@ 0x60
 80027c8:	af02      	add	r7, sp, #8
 80027ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	2200      	movs	r2, #0
 80027d0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80027d4:	f7fe f8c2 	bl	800095c <HAL_GetTick>
 80027d8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f003 0308 	and.w	r3, r3, #8
 80027e4:	2b08      	cmp	r3, #8
 80027e6:	d12e      	bne.n	8002846 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80027e8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80027ec:	9300      	str	r3, [sp, #0]
 80027ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80027f0:	2200      	movs	r2, #0
 80027f2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80027f6:	6878      	ldr	r0, [r7, #4]
 80027f8:	f000 f88c 	bl	8002914 <UART_WaitOnFlagUntilTimeout>
 80027fc:	4603      	mov	r3, r0
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d021      	beq.n	8002846 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002808:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800280a:	e853 3f00 	ldrex	r3, [r3]
 800280e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002810:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002812:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002816:	653b      	str	r3, [r7, #80]	@ 0x50
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	461a      	mov	r2, r3
 800281e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002820:	647b      	str	r3, [r7, #68]	@ 0x44
 8002822:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002824:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002826:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002828:	e841 2300 	strex	r3, r2, [r1]
 800282c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800282e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002830:	2b00      	cmp	r3, #0
 8002832:	d1e6      	bne.n	8002802 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	2220      	movs	r2, #32
 8002838:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	2200      	movs	r2, #0
 800283e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002842:	2303      	movs	r3, #3
 8002844:	e062      	b.n	800290c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f003 0304 	and.w	r3, r3, #4
 8002850:	2b04      	cmp	r3, #4
 8002852:	d149      	bne.n	80028e8 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002854:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8002858:	9300      	str	r3, [sp, #0]
 800285a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800285c:	2200      	movs	r2, #0
 800285e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8002862:	6878      	ldr	r0, [r7, #4]
 8002864:	f000 f856 	bl	8002914 <UART_WaitOnFlagUntilTimeout>
 8002868:	4603      	mov	r3, r0
 800286a:	2b00      	cmp	r3, #0
 800286c:	d03c      	beq.n	80028e8 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002874:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002876:	e853 3f00 	ldrex	r3, [r3]
 800287a:	623b      	str	r3, [r7, #32]
   return(result);
 800287c:	6a3b      	ldr	r3, [r7, #32]
 800287e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002882:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	461a      	mov	r2, r3
 800288a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800288c:	633b      	str	r3, [r7, #48]	@ 0x30
 800288e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002890:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002892:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002894:	e841 2300 	strex	r3, r2, [r1]
 8002898:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800289a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800289c:	2b00      	cmp	r3, #0
 800289e:	d1e6      	bne.n	800286e <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	3308      	adds	r3, #8
 80028a6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028a8:	693b      	ldr	r3, [r7, #16]
 80028aa:	e853 3f00 	ldrex	r3, [r3]
 80028ae:	60fb      	str	r3, [r7, #12]
   return(result);
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	f023 0301 	bic.w	r3, r3, #1
 80028b6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	3308      	adds	r3, #8
 80028be:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80028c0:	61fa      	str	r2, [r7, #28]
 80028c2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028c4:	69b9      	ldr	r1, [r7, #24]
 80028c6:	69fa      	ldr	r2, [r7, #28]
 80028c8:	e841 2300 	strex	r3, r2, [r1]
 80028cc:	617b      	str	r3, [r7, #20]
   return(result);
 80028ce:	697b      	ldr	r3, [r7, #20]
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d1e5      	bne.n	80028a0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	2220      	movs	r2, #32
 80028d8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	2200      	movs	r2, #0
 80028e0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80028e4:	2303      	movs	r3, #3
 80028e6:	e011      	b.n	800290c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	2220      	movs	r2, #32
 80028ec:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	2220      	movs	r2, #32
 80028f2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	2200      	movs	r2, #0
 80028fa:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	2200      	movs	r2, #0
 8002900:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	2200      	movs	r2, #0
 8002906:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800290a:	2300      	movs	r3, #0
}
 800290c:	4618      	mov	r0, r3
 800290e:	3758      	adds	r7, #88	@ 0x58
 8002910:	46bd      	mov	sp, r7
 8002912:	bd80      	pop	{r7, pc}

08002914 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002914:	b580      	push	{r7, lr}
 8002916:	b084      	sub	sp, #16
 8002918:	af00      	add	r7, sp, #0
 800291a:	60f8      	str	r0, [r7, #12]
 800291c:	60b9      	str	r1, [r7, #8]
 800291e:	603b      	str	r3, [r7, #0]
 8002920:	4613      	mov	r3, r2
 8002922:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002924:	e049      	b.n	80029ba <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002926:	69bb      	ldr	r3, [r7, #24]
 8002928:	f1b3 3fff 	cmp.w	r3, #4294967295
 800292c:	d045      	beq.n	80029ba <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800292e:	f7fe f815 	bl	800095c <HAL_GetTick>
 8002932:	4602      	mov	r2, r0
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	1ad3      	subs	r3, r2, r3
 8002938:	69ba      	ldr	r2, [r7, #24]
 800293a:	429a      	cmp	r2, r3
 800293c:	d302      	bcc.n	8002944 <UART_WaitOnFlagUntilTimeout+0x30>
 800293e:	69bb      	ldr	r3, [r7, #24]
 8002940:	2b00      	cmp	r3, #0
 8002942:	d101      	bne.n	8002948 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002944:	2303      	movs	r3, #3
 8002946:	e048      	b.n	80029da <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f003 0304 	and.w	r3, r3, #4
 8002952:	2b00      	cmp	r3, #0
 8002954:	d031      	beq.n	80029ba <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	69db      	ldr	r3, [r3, #28]
 800295c:	f003 0308 	and.w	r3, r3, #8
 8002960:	2b08      	cmp	r3, #8
 8002962:	d110      	bne.n	8002986 <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	2208      	movs	r2, #8
 800296a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800296c:	68f8      	ldr	r0, [r7, #12]
 800296e:	f000 f838 	bl	80029e2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	2208      	movs	r2, #8
 8002976:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	2200      	movs	r2, #0
 800297e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8002982:	2301      	movs	r3, #1
 8002984:	e029      	b.n	80029da <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	69db      	ldr	r3, [r3, #28]
 800298c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002990:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002994:	d111      	bne.n	80029ba <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800299e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80029a0:	68f8      	ldr	r0, [r7, #12]
 80029a2:	f000 f81e 	bl	80029e2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	2220      	movs	r2, #32
 80029aa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	2200      	movs	r2, #0
 80029b2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80029b6:	2303      	movs	r3, #3
 80029b8:	e00f      	b.n	80029da <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	69da      	ldr	r2, [r3, #28]
 80029c0:	68bb      	ldr	r3, [r7, #8]
 80029c2:	4013      	ands	r3, r2
 80029c4:	68ba      	ldr	r2, [r7, #8]
 80029c6:	429a      	cmp	r2, r3
 80029c8:	bf0c      	ite	eq
 80029ca:	2301      	moveq	r3, #1
 80029cc:	2300      	movne	r3, #0
 80029ce:	b2db      	uxtb	r3, r3
 80029d0:	461a      	mov	r2, r3
 80029d2:	79fb      	ldrb	r3, [r7, #7]
 80029d4:	429a      	cmp	r2, r3
 80029d6:	d0a6      	beq.n	8002926 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80029d8:	2300      	movs	r3, #0
}
 80029da:	4618      	mov	r0, r3
 80029dc:	3710      	adds	r7, #16
 80029de:	46bd      	mov	sp, r7
 80029e0:	bd80      	pop	{r7, pc}

080029e2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80029e2:	b480      	push	{r7}
 80029e4:	b095      	sub	sp, #84	@ 0x54
 80029e6:	af00      	add	r7, sp, #0
 80029e8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80029f2:	e853 3f00 	ldrex	r3, [r3]
 80029f6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80029f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80029fa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80029fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	461a      	mov	r2, r3
 8002a06:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002a08:	643b      	str	r3, [r7, #64]	@ 0x40
 8002a0a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a0c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002a0e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002a10:	e841 2300 	strex	r3, r2, [r1]
 8002a14:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002a16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d1e6      	bne.n	80029ea <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	3308      	adds	r3, #8
 8002a22:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a24:	6a3b      	ldr	r3, [r7, #32]
 8002a26:	e853 3f00 	ldrex	r3, [r3]
 8002a2a:	61fb      	str	r3, [r7, #28]
   return(result);
 8002a2c:	69fb      	ldr	r3, [r7, #28]
 8002a2e:	f023 0301 	bic.w	r3, r3, #1
 8002a32:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	3308      	adds	r3, #8
 8002a3a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002a3c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002a3e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a40:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002a42:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002a44:	e841 2300 	strex	r3, r2, [r1]
 8002a48:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002a4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d1e5      	bne.n	8002a1c <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a54:	2b01      	cmp	r3, #1
 8002a56:	d118      	bne.n	8002a8a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	e853 3f00 	ldrex	r3, [r3]
 8002a64:	60bb      	str	r3, [r7, #8]
   return(result);
 8002a66:	68bb      	ldr	r3, [r7, #8]
 8002a68:	f023 0310 	bic.w	r3, r3, #16
 8002a6c:	647b      	str	r3, [r7, #68]	@ 0x44
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	461a      	mov	r2, r3
 8002a74:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002a76:	61bb      	str	r3, [r7, #24]
 8002a78:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a7a:	6979      	ldr	r1, [r7, #20]
 8002a7c:	69ba      	ldr	r2, [r7, #24]
 8002a7e:	e841 2300 	strex	r3, r2, [r1]
 8002a82:	613b      	str	r3, [r7, #16]
   return(result);
 8002a84:	693b      	ldr	r3, [r7, #16]
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d1e6      	bne.n	8002a58 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	2220      	movs	r2, #32
 8002a8e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	2200      	movs	r2, #0
 8002a96:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8002a9e:	bf00      	nop
 8002aa0:	3754      	adds	r7, #84	@ 0x54
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa8:	4770      	bx	lr

08002aaa <memset>:
 8002aaa:	4402      	add	r2, r0
 8002aac:	4603      	mov	r3, r0
 8002aae:	4293      	cmp	r3, r2
 8002ab0:	d100      	bne.n	8002ab4 <memset+0xa>
 8002ab2:	4770      	bx	lr
 8002ab4:	f803 1b01 	strb.w	r1, [r3], #1
 8002ab8:	e7f9      	b.n	8002aae <memset+0x4>
	...

08002abc <__libc_init_array>:
 8002abc:	b570      	push	{r4, r5, r6, lr}
 8002abe:	4d0d      	ldr	r5, [pc, #52]	@ (8002af4 <__libc_init_array+0x38>)
 8002ac0:	4c0d      	ldr	r4, [pc, #52]	@ (8002af8 <__libc_init_array+0x3c>)
 8002ac2:	1b64      	subs	r4, r4, r5
 8002ac4:	10a4      	asrs	r4, r4, #2
 8002ac6:	2600      	movs	r6, #0
 8002ac8:	42a6      	cmp	r6, r4
 8002aca:	d109      	bne.n	8002ae0 <__libc_init_array+0x24>
 8002acc:	4d0b      	ldr	r5, [pc, #44]	@ (8002afc <__libc_init_array+0x40>)
 8002ace:	4c0c      	ldr	r4, [pc, #48]	@ (8002b00 <__libc_init_array+0x44>)
 8002ad0:	f000 f818 	bl	8002b04 <_init>
 8002ad4:	1b64      	subs	r4, r4, r5
 8002ad6:	10a4      	asrs	r4, r4, #2
 8002ad8:	2600      	movs	r6, #0
 8002ada:	42a6      	cmp	r6, r4
 8002adc:	d105      	bne.n	8002aea <__libc_init_array+0x2e>
 8002ade:	bd70      	pop	{r4, r5, r6, pc}
 8002ae0:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ae4:	4798      	blx	r3
 8002ae6:	3601      	adds	r6, #1
 8002ae8:	e7ee      	b.n	8002ac8 <__libc_init_array+0xc>
 8002aea:	f855 3b04 	ldr.w	r3, [r5], #4
 8002aee:	4798      	blx	r3
 8002af0:	3601      	adds	r6, #1
 8002af2:	e7f2      	b.n	8002ada <__libc_init_array+0x1e>
 8002af4:	08002b6c 	.word	0x08002b6c
 8002af8:	08002b6c 	.word	0x08002b6c
 8002afc:	08002b6c 	.word	0x08002b6c
 8002b00:	08002b70 	.word	0x08002b70

08002b04 <_init>:
 8002b04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b06:	bf00      	nop
 8002b08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b0a:	bc08      	pop	{r3}
 8002b0c:	469e      	mov	lr, r3
 8002b0e:	4770      	bx	lr

08002b10 <_fini>:
 8002b10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b12:	bf00      	nop
 8002b14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b16:	bc08      	pop	{r3}
 8002b18:	469e      	mov	lr, r3
 8002b1a:	4770      	bx	lr
