INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Data/Labs/SchemaTech/Lab2/lab_2/lab_2.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Data/Labs/SchemaTech/Lab2/lab_2/lab_2.srcs/sources_1/new/func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module func
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Data/Labs/SchemaTech/Lab2/lab_2/lab_2.srcs/sources_1/new/func.v:115]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Data/Labs/SchemaTech/Lab2/lab_2/lab_2.srcs/sources_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Data/Labs/SchemaTech/Lab2/lab_2/lab_2.srcs/sources_1/new/shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Data/Labs/SchemaTech/Lab2/lab_2/lab_2.srcs/sources_1/new/test_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_function
