TimeQuest Timing Analyzer report for de1Top
Mon Dec  2 21:16:57 2019
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'system_pll_inst|altpll_component|pll|clk[0]'
 13. Slow Model Hold: 'system_pll_inst|altpll_component|pll|clk[0]'
 14. Slow Model Recovery: 'system_pll_inst|altpll_component|pll|clk[0]'
 15. Slow Model Removal: 'system_pll_inst|altpll_component|pll|clk[0]'
 16. Slow Model Minimum Pulse Width: 'system_pll_inst|altpll_component|pll|clk[0]'
 17. Slow Model Minimum Pulse Width: 'core_clock'
 18. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Fast Model Setup Summary
 22. Fast Model Hold Summary
 23. Fast Model Recovery Summary
 24. Fast Model Removal Summary
 25. Fast Model Minimum Pulse Width Summary
 26. Fast Model Setup: 'system_pll_inst|altpll_component|pll|clk[0]'
 27. Fast Model Hold: 'system_pll_inst|altpll_component|pll|clk[0]'
 28. Fast Model Recovery: 'system_pll_inst|altpll_component|pll|clk[0]'
 29. Fast Model Removal: 'system_pll_inst|altpll_component|pll|clk[0]'
 30. Fast Model Minimum Pulse Width: 'system_pll_inst|altpll_component|pll|clk[0]'
 31. Fast Model Minimum Pulse Width: 'core_clock'
 32. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Multicorner Timing Analysis Summary
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Setup Transfers
 39. Hold Transfers
 40. Recovery Transfers
 41. Removal Transfers
 42. Report TCCS
 43. Report RSKM
 44. Unconstrained Paths
 45. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name      ; de1Top                                              ;
; Device Family      ; Cyclone II                                          ;
; Device Name        ; EP2C20F484C7                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Unavailable                                         ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                       ;
+---------------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                                   ; Status ; Read at                  ;
+---------------------------------------------------------------------------------+--------+--------------------------+
; ../qsys_systems/soc_simple_de1/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Mon Dec  2 21:16:56 2019 ;
; sdc/clock.sdc                                                                   ; OK     ; Mon Dec  2 21:16:56 2019 ;
+---------------------------------------------------------------------------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------+-----------------------------------------------+-------------------------------------------------+
; Clock Name                                  ; Type      ; Period  ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master     ; Source                                        ; Targets                                         ;
+---------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------+-----------------------------------------------+-------------------------------------------------+
; altera_reserved_tck                         ; Base      ; 100.000 ; 10.0 MHz   ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;            ;                                               ; { altera_reserved_tck }                         ;
; core_clock                                  ; Base      ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;            ;                                               ; { clk }                                         ;
; system_pll_inst|altpll_component|pll|clk[0] ; Generated ; 9.090   ; 110.01 MHz ; 0.000 ; 4.545  ; 50.00      ; 5         ; 11          ;       ;        ;           ;            ; false    ; core_clock ; system_pll_inst|altpll_component|pll|inclk[0] ; { system_pll_inst|altpll_component|pll|clk[0] } ;
+---------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------+-----------------------------------------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                           ;
+------------+-----------------+---------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                  ; Note ;
+------------+-----------------+---------------------------------------------+------+
; 114.52 MHz ; 114.52 MHz      ; system_pll_inst|altpll_component|pll|clk[0] ;      ;
+------------+-----------------+---------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------+
; Slow Model Setup Summary                                            ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; system_pll_inst|altpll_component|pll|clk[0] ; 0.179 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Slow Model Hold Summary                                             ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; system_pll_inst|altpll_component|pll|clk[0] ; 0.445 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Slow Model Recovery Summary                                         ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; system_pll_inst|altpll_component|pll|clk[0] ; 1.549 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Slow Model Removal Summary                                          ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; system_pll_inst|altpll_component|pll|clk[0] ; 2.745 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+----------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                               ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; system_pll_inst|altpll_component|pll|clk[0] ; 1.981  ; 0.000         ;
; core_clock                                  ; 10.000 ; 0.000         ;
; altera_reserved_tck                         ; 97.531 ; 0.000         ;
+---------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'system_pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                                                                                                               ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.179 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[1]                                                                                     ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; 0.000      ; 4.404      ;
; 0.179 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[3]                                                                                     ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; 0.000      ; 4.404      ;
; 0.179 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[4]                                                                                     ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; 0.000      ; 4.404      ;
; 0.179 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[2]                                                                                     ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; 0.000      ; 4.404      ;
; 0.213 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[29]                                                                                    ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.002     ; 4.368      ;
; 0.213 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[30]                                                                                    ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.002     ; 4.368      ;
; 0.213 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[27]                                                                                    ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.002     ; 4.368      ;
; 0.213 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[28]                                                                                    ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.002     ; 4.368      ;
; 0.213 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[24]                                                                                    ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.002     ; 4.368      ;
; 0.213 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[22]                                                                                    ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.002     ; 4.368      ;
; 0.213 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[20]                                                                                    ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.002     ; 4.368      ;
; 0.213 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[25]                                                                                    ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.002     ; 4.368      ;
; 0.213 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[26]                                                                                    ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.002     ; 4.368      ;
; 0.213 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[21]                                                                                    ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.002     ; 4.368      ;
; 0.213 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[23]                                                                                    ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.002     ; 4.368      ;
; 0.222 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[18]                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.001     ; 4.360      ;
; 0.263 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[0]                                                                                     ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; 0.000      ; 4.320      ;
; 0.263 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[11]                                                                                    ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; 0.000      ; 4.320      ;
; 0.333 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[2]                                                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; 0.000      ; 4.250      ;
; 0.335 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[22]                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; 0.000      ; 4.248      ;
; 0.385 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[14]                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; 0.001      ; 4.199      ;
; 0.389 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[10]                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; 0.001      ; 4.195      ;
; 0.392 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[6]                                                                                     ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; 0.001      ; 4.192      ;
; 0.392 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[15]                                                                                    ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; 0.001      ; 4.192      ;
; 0.392 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[5]                                                                                     ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; 0.001      ; 4.192      ;
; 0.392 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[13]                                                                                    ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; 0.001      ; 4.192      ;
; 0.392 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[16]                                                                                    ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; 0.001      ; 4.192      ;
; 0.392 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[17]                                                                                    ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; 0.001      ; 4.192      ;
; 0.392 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[19]                                                                                    ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; 0.001      ; 4.192      ;
; 0.392 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[18]                                                                                    ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; 0.001      ; 4.192      ;
; 0.392 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[12]                                                                                    ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; 0.001      ; 4.192      ;
; 0.392 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[9]                                                                                     ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; 0.001      ; 4.192      ;
; 0.392 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[7]                                                                                     ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; 0.001      ; 4.192      ;
; 0.392 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[8]                                                                                     ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; 0.001      ; 4.192      ;
; 0.392 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[14]                                                                                    ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; 0.001      ; 4.192      ;
; 0.392 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[10]                                                                                    ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; 0.001      ; 4.192      ;
; 0.392 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[2]                                                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; 0.001      ; 4.192      ;
; 0.417 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[30]                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; 0.001      ; 4.167      ;
; 0.419 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[26]                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; 0.001      ; 4.165      ;
; 0.423 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[22]                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; 0.001      ; 4.161      ;
; 0.436 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[17]                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.001     ; 4.146      ;
; 0.485 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[15]                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.004     ; 4.094      ;
; 0.487 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[11]                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.004     ; 4.092      ;
; 0.498 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|soc_simple_de1_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                           ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.001     ; 4.084      ;
; 0.498 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|soc_simple_de1_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                           ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.001     ; 4.084      ;
; 0.518 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[10]                                                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; 0.001      ; 4.066      ;
; 0.519 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[26]                                                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; 0.001      ; 4.065      ;
; 0.522 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[8]                                                                                 ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; 0.001      ; 4.062      ;
; 0.570 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[31]                                                                                    ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; 0.001      ; 4.014      ;
; 0.573 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[24]                                                                                        ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.007     ; 4.003      ;
; 0.573 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[25]                                                                                        ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.007     ; 4.003      ;
; 0.573 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[26]                                                                                        ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.007     ; 4.003      ;
; 0.573 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[21]                                                                                        ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.007     ; 4.003      ;
; 0.573 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[20]                                                                                        ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.007     ; 4.003      ;
; 0.573 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[22]                                                                                        ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.007     ; 4.003      ;
; 0.573 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[19]                                                                                        ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.007     ; 4.003      ;
; 0.573 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[23]                                                                                        ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.007     ; 4.003      ;
; 0.574 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[10]                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.004     ; 4.005      ;
; 0.577 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[6]                                                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; 0.000      ; 4.006      ;
; 0.578 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__2|altsyncram_37i1:auto_generated|ram_block1a0~portb_address_reg3 ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; 0.113      ; 4.040      ;
; 0.579 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[16]                                                                                        ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.017     ; 3.987      ;
; 0.579 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[31]                                                                                        ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.017     ; 3.987      ;
; 0.579 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[12]                                                                                        ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.017     ; 3.987      ;
; 0.579 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[18]                                                                                        ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.017     ; 3.987      ;
; 0.579 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[17]                                                                                        ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.017     ; 3.987      ;
; 0.595 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[3]                                                                                         ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.016     ; 3.972      ;
; 0.595 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[28]                                                                                        ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.016     ; 3.972      ;
; 0.595 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[27]                                                                                        ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.016     ; 3.972      ;
; 0.595 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[8]                                                                                         ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.016     ; 3.972      ;
; 0.595 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[29]                                                                                        ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.016     ; 3.972      ;
; 0.595 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[13]                                                                                        ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.016     ; 3.972      ;
; 0.595 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[30]                                                                                        ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.016     ; 3.972      ;
; 0.598 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[2]                                                                                         ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.011     ; 3.974      ;
; 0.598 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[4]                                                                                         ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.011     ; 3.974      ;
; 0.598 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[7]                                                                                         ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.011     ; 3.974      ;
; 0.598 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[11]                                                                                        ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.011     ; 3.974      ;
; 0.598 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[14]                                                                                        ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.011     ; 3.974      ;
; 0.598 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[10]                                                                                        ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.011     ; 3.974      ;
; 0.598 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[9]                                                                                         ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.011     ; 3.974      ;
; 0.598 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[5]                                                                                         ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.011     ; 3.974      ;
; 0.598 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[15]                                                                                        ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.011     ; 3.974      ;
; 0.602 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[27]                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.003     ; 3.978      ;
; 0.604 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[6]                                                                                         ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.011     ; 3.968      ;
; 0.626 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immSelDec                                                                                     ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; 0.000      ; 3.957      ;
; 0.642 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[7]                                                                                 ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.002     ; 3.939      ;
; 0.644 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[5]                                                                                 ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.002     ; 3.937      ;
; 0.650 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[3]                                                                                 ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.002     ; 3.931      ;
; 0.651 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[6]                                                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.004     ; 3.928      ;
; 0.652 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[1]                                                                                 ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.002     ; 3.929      ;
; 0.661 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|aluIn2[0] ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|aluRes[19]                                                                                    ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.002      ; 8.469      ;
; 0.664 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[9]                                                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.003     ; 3.916      ;
; 0.665 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[12]                                                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; 0.001      ; 3.919      ;
; 0.665 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[14]                                                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; 0.001      ; 3.919      ;
; 0.665 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[13]                                                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; 0.001      ; 3.919      ;
; 0.666 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[11]                                                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; 0.001      ; 3.918      ;
; 0.669 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[1]                                                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; 0.000      ; 3.914      ;
; 0.670 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[15]                                                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; 0.001      ; 3.914      ;
; 0.671 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[29]                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.004     ; 3.908      ;
; 0.671 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[9]                                                                                 ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; 0.001      ; 3.913      ;
; 0.672 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                    ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[30]                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.004     ; 3.907      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'system_pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                       ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.445 ; soc_simple_de1:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                            ; soc_simple_de1:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                            ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soc_simple_de1:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                            ; soc_simple_de1:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                            ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soc_simple_de1:u0|altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                            ; soc_simple_de1:u0|altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                            ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soc_simple_de1:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                 ; soc_simple_de1:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                 ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soc_simple_de1:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                  ; soc_simple_de1:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                  ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soc_simple_de1:u0|altera_merlin_master_translator:rv32i_core_instruction_master_translator|read_accepted                                                                                                                      ; soc_simple_de1:u0|altera_merlin_master_translator:rv32i_core_instruction_master_translator|read_accepted                                                                                                                      ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soc_simple_de1:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                                  ; soc_simple_de1:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                                  ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[0]                                                                                                                                                             ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[0]                                                                                                                                                             ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_r:the_soc_simple_de1_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_r:the_soc_simple_de1_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_r:the_soc_simple_de1_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_r:the_soc_simple_de1_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soc_simple_de1:u0|altera_merlin_slave_translator:red_leds_s1_translator|wait_latency_counter[0]                                                                                                                               ; soc_simple_de1:u0|altera_merlin_slave_translator:red_leds_s1_translator|wait_latency_counter[0]                                                                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_w:the_soc_simple_de1_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_w:the_soc_simple_de1_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[11]                                                                                                                                                            ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[11]                                                                                                                                                            ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|woverflow                                                                                                                                                                ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|woverflow                                                                                                                                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|ac                                                                                                                                                                       ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|ac                                                                                                                                                                       ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|pause_irq                                                                                                                                                                ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|pause_irq                                                                                                                                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[31]                                                                                                                                                            ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[31]                                                                                                                                                            ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soc_simple_de1:u0|altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                          ; soc_simple_de1:u0|altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                          ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soc_simple_de1:u0|altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                          ; soc_simple_de1:u0|altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                          ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soc_simple_de1:u0|altera_merlin_slave_translator:green_leds_s1_translator|wait_latency_counter[0]                                                                                                                             ; soc_simple_de1:u0|altera_merlin_slave_translator:green_leds_s1_translator|wait_latency_counter[0]                                                                                                                             ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|branch                                                                                                                                                                ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|branch                                                                                                                                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|use2                                                                                                                                                                  ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|use2                                                                                                                                                                  ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|rvalid                                                                                                                                                                   ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|rvalid                                                                                                                                                                   ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|full0                                                                                                                    ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|full0                                                                                                                    ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|full1                                                                                                                    ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|full1                                                                                                                    ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soc_simple_de1:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                 ; soc_simple_de1:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                 ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][1]                                                                                                                                                             ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][1]                                                                                                                                                             ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][2]                                                                                                                                                             ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][2]                                                                                                                                                             ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][4]                                                                                                                                                             ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][4]                                                                                                                                                             ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][3]                                                                                                                                                             ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][3]                                                                                                                                                             ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][8]                                                                                                                                                             ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][8]                                                                                                                                                             ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][7]                                                                                                                                                             ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][7]                                                                                                                                                             ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][6]                                                                                                                                                             ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][6]                                                                                                                                                             ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][5]                                                                                                                                                             ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][5]                                                                                                                                                             ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][27]                                                                                                                                                            ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][27]                                                                                                                                                            ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][28]                                                                                                                                                            ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][28]                                                                                                                                                            ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][18]                                                                                                                                                            ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][18]                                                                                                                                                            ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][17]                                                                                                                                                            ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][17]                                                                                                                                                            ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][20]                                                                                                                                                            ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][20]                                                                                                                                                            ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][19]                                                                                                                                                            ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][19]                                                                                                                                                            ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][23]                                                                                                                                                            ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][23]                                                                                                                                                            ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][24]                                                                                                                                                            ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][24]                                                                                                                                                            ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][22]                                                                                                                                                            ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][22]                                                                                                                                                            ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][21]                                                                                                                                                            ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][21]                                                                                                                                                            ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][29]                                                                                                                                                            ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][29]                                                                                                                                                            ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][30]                                                                                                                                                            ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][30]                                                                                                                                                            ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][31]                                                                                                                                                            ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][31]                                                                                                                                                            ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][26]                                                                                                                                                            ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][26]                                                                                                                                                            ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][25]                                                                                                                                                            ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][25]                                                                                                                                                            ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][11]                                                                                                                                                            ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][11]                                                                                                                                                            ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][12]                                                                                                                                                            ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][12]                                                                                                                                                            ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][15]                                                                                                                                                            ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][15]                                                                                                                                                            ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][16]                                                                                                                                                            ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][16]                                                                                                                                                            ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][10]                                                                                                                                                            ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][10]                                                                                                                                                            ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][9]                                                                                                                                                             ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][9]                                                                                                                                                             ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][14]                                                                                                                                                            ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][14]                                                                                                                                                            ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][13]                                                                                                                                                            ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][13]                                                                                                                                                            ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|falseAlarm                                                                                                                                                            ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|falseAlarm                                                                                                                                                            ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soc_simple_de1:u0|altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                            ; soc_simple_de1:u0|altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                            ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soc_simple_de1:u0|altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                             ; soc_simple_de1:u0|altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                             ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soc_simple_de1:u0|altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                             ; soc_simple_de1:u0|altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                             ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soc_simple_de1:u0|altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                           ; soc_simple_de1:u0|altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                           ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soc_simple_de1:u0|altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                           ; soc_simple_de1:u0|altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                           ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soc_simple_de1:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                             ; soc_simple_de1:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                             ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soc_simple_de1:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                             ; soc_simple_de1:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                             ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|full0                                                                                                                ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|full0                                                                                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_w:the_soc_simple_de1_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_w:the_soc_simple_de1_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|alt_jtag_atlantic:soc_simple_de1_JTAG_UART_alt_jtag_atlantic|r_ena1                                                                                                      ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|alt_jtag_atlantic:soc_simple_de1_JTAG_UART_alt_jtag_atlantic|r_ena1                                                                                                      ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|alt_jtag_atlantic:soc_simple_de1_JTAG_UART_alt_jtag_atlantic|rvalid0                                                                                                     ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|alt_jtag_atlantic:soc_simple_de1_JTAG_UART_alt_jtag_atlantic|rvalid0                                                                                                     ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|alt_jtag_atlantic:soc_simple_de1_JTAG_UART_alt_jtag_atlantic|t_ena~reg0                                                                                                  ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|alt_jtag_atlantic:soc_simple_de1_JTAG_UART_alt_jtag_atlantic|t_ena~reg0                                                                                                  ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                                                                                                                                                                                ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                                                                                                                                                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.612 ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|fifo_AF                                                                                                                                                                  ; soc_simple_de1:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8]                                                                                                                    ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.898      ;
; 0.612 ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data0[8]                                                                                                                 ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[8]                                                                                                                 ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.898      ;
; 0.612 ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data0[3]                                                                                                                 ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[3]                                                                                                                 ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.898      ;
; 0.613 ; soc_simple_de1:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]                                                                                                                    ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[2]                                                                                                             ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.899      ;
; 0.614 ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core|data0[9]                                                                                                             ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core|data1[9]                                                                                                             ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.900      ;
; 0.614 ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core|data0[5]                                                                                                             ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core|data1[5]                                                                                                             ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.900      ;
; 0.614 ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|rvalid                                                                                                                                                                   ; soc_simple_de1:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15]                                                                                                                   ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.900      ;
; 0.614 ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data0[1]                                                                                                                 ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[1]                                                                                                                 ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.900      ;
; 0.615 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immOf[30]                                                                                                                                                             ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|aluIn2[30]                                                                                                                                                            ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.901      ;
; 0.616 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|branchTarget2[0]                                                                                                                                                      ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[0]                                                                                                                                                                 ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.902      ;
; 0.616 ; soc_simple_de1:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]                                                                                                                    ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[0]                                                                                                             ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.902      ;
; 0.617 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|branchTarget2[1]                                                                                                                                                      ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[1]                                                                                                                                                                 ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core|data0[38]                                                                                                            ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core|data1[38]                                                                                                            ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; soc_simple_de1:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]                                                                                                                    ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[4]                                                                                                             ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data0[31]                                                                                                                ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[31]                                                                                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data0[42]                                                                                                                ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[42]                                                                                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.903      ;
; 0.618 ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core|data0[4]                                                                                                             ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core|data1[4]                                                                                                             ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data0[2]                                                                                                             ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[2]                                                                                                             ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; soc_simple_de1:u0|altera_merlin_slave_translator:green_leds_s1_translator|av_readdata_pre[3]                                                                                                                                  ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_005|altera_avalon_st_pipeline_base:core|data1[3]                                                                                                             ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core|data0[7]                                                                                                             ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core|data1[7]                                                                                                             ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.904      ;
; 0.619 ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core|data0[70]                                                                                                            ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core|data1[69]                                                                                                            ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.905      ;
; 0.620 ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core|data0[71]                                                                                                            ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core|data1[71]                                                                                                            ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs2Data[9]                                                                                                                                                            ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[9]                                                                                                                                                          ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_r:the_soc_simple_de1_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[5]           ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_r:the_soc_simple_de1_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[5]           ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data0[10]                                                                                                                ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[10]                                                                                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core|data0[0]                                                                                                             ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core|data1[0]                                                                                                             ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data0[2]                                                                                                                 ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[2]                                                                                                                 ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data0[69]                                                                                                                ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[69]                                                                                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.906      ;
; 0.621 ; soc_simple_de1:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9]                                                                                                                    ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[9]                                                                                                             ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.907      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'system_pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 1.549 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                                                                     ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; 0.014      ; 3.048      ;
; 5.657 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[24] ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.070      ; 3.463      ;
; 5.657 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[19] ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.070      ; 3.463      ;
; 5.657 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[18] ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.070      ; 3.463      ;
; 5.657 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[17] ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.070      ; 3.463      ;
; 5.657 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[7]  ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.064      ; 3.457      ;
; 5.657 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[6]  ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.064      ; 3.457      ;
; 5.657 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[1]  ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.064      ; 3.457      ;
; 5.657 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[0]  ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.064      ; 3.457      ;
; 5.657 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[29] ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.065      ; 3.458      ;
; 5.657 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[28] ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.065      ; 3.458      ;
; 5.657 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[27] ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.065      ; 3.458      ;
; 5.657 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[26] ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.065      ; 3.458      ;
; 5.658 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[23] ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.063      ; 3.455      ;
; 5.658 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[22] ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.063      ; 3.455      ;
; 5.658 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[21] ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.063      ; 3.455      ;
; 5.658 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[20] ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.063      ; 3.455      ;
; 5.658 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[11] ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.066      ; 3.458      ;
; 5.658 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[10] ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.066      ; 3.458      ;
; 5.658 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[9]  ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.066      ; 3.458      ;
; 5.658 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[8]  ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.066      ; 3.458      ;
; 5.658 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[31] ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.066      ; 3.458      ;
; 5.658 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[30] ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.066      ; 3.458      ;
; 5.658 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[25] ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.066      ; 3.458      ;
; 5.658 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[16] ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.066      ; 3.458      ;
; 5.659 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[5]  ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.062      ; 3.453      ;
; 5.659 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[4]  ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.062      ; 3.453      ;
; 5.659 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[3]  ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.062      ; 3.453      ;
; 5.659 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[2]  ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.062      ; 3.453      ;
; 5.659 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[15] ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.068      ; 3.459      ;
; 5.659 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[14] ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.068      ; 3.459      ;
; 5.659 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[13] ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.068      ; 3.459      ;
; 5.659 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[12] ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.068      ; 3.459      ;
; 6.094 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|ibusdata_old[2]                                                          ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.014      ; 3.048      ;
; 6.094 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|ibusdata_old[3]                                                          ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.014      ; 3.048      ;
; 6.094 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|ibusdata_old[4]                                                          ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.014      ; 3.048      ;
; 6.094 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|ibusdata_old[17]                                                         ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.012      ; 3.046      ;
; 6.094 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs1Data[0]                                                 ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.003      ; 3.037      ;
; 6.094 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|branchOf                                                   ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.004      ; 3.038      ;
; 6.094 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|aluIn2[6]                                                  ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.002      ; 3.036      ;
; 6.094 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|bTargetOf[0]                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.003      ; 3.037      ;
; 6.094 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|branchTarget[1]                                            ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.002      ; 3.036      ;
; 6.094 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|branchTarget2[1]                                           ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.003      ; 3.037      ;
; 6.094 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[1]                                                      ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.003      ; 3.037      ;
; 6.094 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|bTargetOf[1]                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; -0.001     ; 3.033      ;
; 6.094 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|branchTarget[2]                                            ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.002      ; 3.036      ;
; 6.094 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|branchTarget2[2]                                           ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.003      ; 3.037      ;
; 6.094 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pcDec[2]                                                   ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.014      ; 3.048      ;
; 6.094 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|aluIn2[3]                                                  ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.002      ; 3.036      ;
; 6.094 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|aluIn2[4]                                                  ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.002      ; 3.036      ;
; 6.094 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|branchTarget[15]                                           ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.002      ; 3.036      ;
; 6.094 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|branchTarget[3]                                            ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.002      ; 3.036      ;
; 6.094 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|branchTarget[4]                                            ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.002      ; 3.036      ;
; 6.094 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|aluOpOs[0]                                                 ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.002      ; 3.036      ;
; 6.094 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|lsuRes[13]                                                 ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.006      ; 3.040      ;
; 6.094 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs2Data[1]                                                 ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; -0.001     ; 3.033      ;
; 6.094 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs1Data[29]                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.006      ; 3.040      ;
; 6.094 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|bTargetOf[29]                                              ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.006      ; 3.040      ;
; 6.094 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|ibusdata_old[29]                                                         ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.014      ; 3.048      ;
; 6.094 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|branchTarget[29]                                           ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.006      ; 3.040      ;
; 6.094 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|branchTarget[16]                                           ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.006      ; 3.040      ;
; 6.094 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs2Data[19]                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.001      ; 3.035      ;
; 6.094 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs2Data[18]                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.001      ; 3.035      ;
; 6.094 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pcDec[17]                                                  ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.007      ; 3.041      ;
; 6.094 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|aluIn1[17]                                                 ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; -0.001     ; 3.033      ;
; 6.094 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs2Data[12]                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.003      ; 3.037      ;
; 6.094 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|aluIn1[5]                                                  ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; -0.005     ; 3.029      ;
; 6.094 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|aluIn1[3]                                                  ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; -0.001     ; 3.033      ;
; 6.094 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|aluIn1[4]                                                  ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; -0.005     ; 3.029      ;
; 6.094 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|aluIn1[2]                                                  ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.002      ; 3.036      ;
; 6.094 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pcOf[1]                                                    ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; -0.001     ; 3.033      ;
; 6.094 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|aluIn1[1]                                                  ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; -0.005     ; 3.029      ;
; 6.094 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|branchTarget[7]                                            ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.002      ; 3.036      ;
; 6.094 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|aluIn1[7]                                                  ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; -0.005     ; 3.029      ;
; 6.094 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs2Data[28]                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.003      ; 3.037      ;
; 6.094 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|branchTarget[24]                                           ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.006      ; 3.040      ;
; 6.094 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pcDec[24]                                                  ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.007      ; 3.041      ;
; 6.094 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pcOf[24]                                                   ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.005      ; 3.039      ;
; 6.094 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs2Data[22]                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; -0.001     ; 3.033      ;
; 6.094 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs2Data[20]                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.004      ; 3.038      ;
; 6.094 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immOf[20]                                                  ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.004      ; 3.038      ;
; 6.094 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|aluIn2[20]                                                 ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; -0.001     ; 3.033      ;
; 6.094 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs1Data[11]                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; -0.002     ; 3.032      ;
; 6.094 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|bTargetOf[11]                                              ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; -0.002     ; 3.032      ;
; 6.094 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|branchTarget[11]                                           ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.002      ; 3.036      ;
; 6.094 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pcOf[11]                                                   ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; -0.002     ; 3.032      ;
; 6.094 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|branchTarget[14]                                           ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.002      ; 3.036      ;
; 6.094 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs2Data[10]                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.004      ; 3.038      ;
; 6.094 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|aluRes[10]                                                 ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; -0.001     ; 3.033      ;
; 6.094 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|bTargetOf[10]                                              ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; -0.002     ; 3.032      ;
; 6.094 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|branchTarget[10]                                           ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.002      ; 3.036      ;
; 6.094 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|branchTarget2[10]                                          ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.003      ; 3.037      ;
; 6.094 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pcOf[10]                                                   ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; -0.002     ; 3.032      ;
; 6.094 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs1Data[10]                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; -0.002     ; 3.032      ;
; 6.094 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|aluIn1[10]                                                 ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; -0.001     ; 3.033      ;
; 6.094 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs2Data[25]                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.005      ; 3.039      ;
; 6.094 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|bTargetOf[25]                                              ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.005      ; 3.039      ;
; 6.094 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|branchTarget[25]                                           ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.006      ; 3.040      ;
; 6.094 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pcDec[25]                                                  ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.007      ; 3.041      ;
; 6.094 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pcOf[25]                                                   ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.005      ; 3.039      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'system_pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                                                                                                                          ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 2.745 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|branchTarget2[3]                                                                                                                                                                         ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 3.029      ;
; 2.745 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[3]                                                                                                                                                                                    ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 3.029      ;
; 2.745 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|branchTarget2[29]                                                                                                                                                                        ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 3.029      ;
; 2.745 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|aluIn1[11]                                                                                                                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 3.025      ;
; 2.745 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|aluIn1[14]                                                                                                                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 3.025      ;
; 2.745 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|branchTarget2[28]                                                                                                                                                                        ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 3.029      ;
; 2.745 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[28]                                                                                                                                                                                   ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 3.029      ;
; 2.745 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|branchTarget2[27]                                                                                                                                                                        ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 3.029      ;
; 2.745 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[27]                                                                                                                                                                                   ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 3.029      ;
; 2.745 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|branchTarget2[8]                                                                                                                                                                         ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 3.029      ;
; 2.745 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[8]                                                                                                                                                                                    ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 3.029      ;
; 2.745 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|aluIn1[8]                                                                                                                                                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 3.025      ;
; 2.745 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|aluIn1[12]                                                                                                                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 3.025      ;
; 2.745 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[29]                                                                                                                                                                                   ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 3.029      ;
; 2.745 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|branchTarget2[13]                                                                                                                                                                        ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 3.029      ;
; 2.745 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[13]                                                                                                                                                                                   ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 3.029      ;
; 2.745 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|aluIn1[15]                                                                                                                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 3.025      ;
; 2.745 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|branchTarget2[30]                                                                                                                                                                        ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 3.029      ;
; 2.745 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[30]                                                                                                                                                                                   ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 3.029      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_merlin_master_agent:rv32i_core_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                  ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 3.044      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 3.042      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 3.042      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                    ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 3.044      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                     ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 3.044      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_merlin_master_translator:rv32i_core_instruction_master_translator|read_accepted                                                                                                                                         ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 3.044      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|soc_simple_de1_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                      ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.013      ; 3.045      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|soc_simple_de1_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                      ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.013      ; 3.045      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|soc_simple_de1_cmd_xbar_mux:cmd_xbar_mux|saved_grant[0]                                                                                                                                                                        ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.013      ; 3.045      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|wr_old                                                                                                                                                                                                 ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.013      ; 3.045      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|ibusdata_old[22]                                                                                                                                                                                       ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 3.044      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs2Dec[2]                                                                                                                                                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.013      ; 3.045      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|ibusdata_old[23]                                                                                                                                                                                       ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 3.044      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs2Dec[3]                                                                                                                                                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.013      ; 3.045      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                                                     ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 3.044      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data0[87]                                                                                                                                   ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 3.041      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[87]                                                                                                                                   ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 3.043      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                                                                                     ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 3.044      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immSelOf                                                                                                                                                                                 ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.013      ; 3.045      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|branchType                                                                                                                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 3.044      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|luipcDec                                                                                                                                                                                 ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 3.044      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|ibusdata_old[14]                                                                                                                                                                                       ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 3.044      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|aluOpDec[2]                                                                                                                                                                              ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 3.044      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rdWeDec                                                                                                                                                                                  ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 3.044      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rdWeOf                                                                                                                                                                                   ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.013      ; 3.045      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rdWeOs                                                                                                                                                                                   ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 3.039      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rdOf[0]                                                                                                                                                                                  ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.013      ; 3.045      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rdOs[0]                                                                                                                                                                                  ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.013      ; 3.045      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rdOf[1]                                                                                                                                                                                  ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.013      ; 3.045      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rdOs[1]                                                                                                                                                                                  ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.013      ; 3.045      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rdEx[1]                                                                                                                                                                                  ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 3.039      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rdOf[2]                                                                                                                                                                                  ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 3.039      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rdOs[2]                                                                                                                                                                                  ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 3.039      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rdEx[2]                                                                                                                                                                                  ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 3.040      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|aluOpOf[0]                                                                                                                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 3.042      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|ibusdata_old[30]                                                                                                                                                                                       ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 3.044      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|aluOpDec[3]                                                                                                                                                                              ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 3.044      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|aluOpOf[3]                                                                                                                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 3.042      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs2Data[6]                                                                                                                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 3.040      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|ibusdata_old[26]                                                                                                                                                                                       ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 3.044      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|branchOffset[2]                                                                                                                                                                          ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 3.042      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|alt_jtag_atlantic:soc_simple_de1_JTAG_UART_alt_jtag_atlantic|rst2                                                                                                                           ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 3.042      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|alt_jtag_atlantic:soc_simple_de1_JTAG_UART_alt_jtag_atlantic|write1                                                                                                                         ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 3.040      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|alt_jtag_atlantic:soc_simple_de1_JTAG_UART_alt_jtag_atlantic|write2                                                                                                                         ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 3.040      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|t_dav                                                                                                                                                                                       ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 3.041      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|alt_jtag_atlantic:soc_simple_de1_JTAG_UART_alt_jtag_atlantic|t_ena~reg0                                                                                                                     ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 3.040      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_r:the_soc_simple_de1_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[0] ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 3.041      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_r:the_soc_simple_de1_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[1] ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 3.041      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_r:the_soc_simple_de1_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[2] ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 3.041      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_r:the_soc_simple_de1_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[4] ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 3.041      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_r:the_soc_simple_de1_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[5] ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 3.041      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_r:the_soc_simple_de1_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                         ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 3.041      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_r:the_soc_simple_de1_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                    ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 3.041      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_r:the_soc_simple_de1_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[3] ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 3.041      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_w:the_soc_simple_de1_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[1] ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 3.042      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_w:the_soc_simple_de1_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[2] ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 3.042      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_w:the_soc_simple_de1_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[3] ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 3.042      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]                                                                                                                                      ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 3.042      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[19]                                                                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 3.042      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|sDec                                                                                                                                                                                     ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 3.044      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|sOf                                                                                                                                                                                      ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.013      ; 3.045      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|sOs                                                                                                                                                                                      ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.013      ; 3.045      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data0[7]                                                                                                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 3.040      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[7]                                                                                                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 3.040      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[6]                                                                                                                                                                             ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 3.042      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data0[6]                                                                                                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 3.042      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[6]                                                                                                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 3.042      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|luiDec                                                                                                                                                                                   ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 3.044      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|branchOffset[5]                                                                                                                                                                          ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.013      ; 3.045      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]                                                                                                                                      ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 3.042      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[16]                                                                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 3.042      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|branchOffset[13]                                                                                                                                                                         ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.013      ; 3.045      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_w:the_soc_simple_de1_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[4] ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 3.042      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_w:the_soc_simple_de1_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[5] ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 3.042      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]                                                                                                                                      ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 3.042      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[21]                                                                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 3.042      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_w:the_soc_simple_de1_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                         ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 3.042      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]                                                                                                                                      ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 3.042      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[13]                                                                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 3.042      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[29]                                                                                                                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 3.044      ;
; 2.746 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|branchOffset[16]                                                                                                                                                                         ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 3.042      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'system_pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+---------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                       ; Clock Edge ; Target                                                                                                                                                ;
+-------+--------------+----------------+------------------+---------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.981 ; 4.545        ; 2.564          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[0]                                     ;
; 1.981 ; 4.545        ; 2.564          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[0]                                     ;
; 1.981 ; 4.545        ; 2.564          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[10]                                    ;
; 1.981 ; 4.545        ; 2.564          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[10]                                    ;
; 1.981 ; 4.545        ; 2.564          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[11]                                    ;
; 1.981 ; 4.545        ; 2.564          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[11]                                    ;
; 1.981 ; 4.545        ; 2.564          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[12]                                    ;
; 1.981 ; 4.545        ; 2.564          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[12]                                    ;
; 1.981 ; 4.545        ; 2.564          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[13]                                    ;
; 1.981 ; 4.545        ; 2.564          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[13]                                    ;
; 1.981 ; 4.545        ; 2.564          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[14]                                    ;
; 1.981 ; 4.545        ; 2.564          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[14]                                    ;
; 1.981 ; 4.545        ; 2.564          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[15]                                    ;
; 1.981 ; 4.545        ; 2.564          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[15]                                    ;
; 1.981 ; 4.545        ; 2.564          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[16]                                    ;
; 1.981 ; 4.545        ; 2.564          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[16]                                    ;
; 1.981 ; 4.545        ; 2.564          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[17]                                    ;
; 1.981 ; 4.545        ; 2.564          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[17]                                    ;
; 1.981 ; 4.545        ; 2.564          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[18]                                    ;
; 1.981 ; 4.545        ; 2.564          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[18]                                    ;
; 1.981 ; 4.545        ; 2.564          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[19]                                    ;
; 1.981 ; 4.545        ; 2.564          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[19]                                    ;
; 1.981 ; 4.545        ; 2.564          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[1]                                     ;
; 1.981 ; 4.545        ; 2.564          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[1]                                     ;
; 1.981 ; 4.545        ; 2.564          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[20]                                    ;
; 1.981 ; 4.545        ; 2.564          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[20]                                    ;
; 1.981 ; 4.545        ; 2.564          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[21]                                    ;
; 1.981 ; 4.545        ; 2.564          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[21]                                    ;
; 1.981 ; 4.545        ; 2.564          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[22]                                    ;
; 1.981 ; 4.545        ; 2.564          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[22]                                    ;
; 1.981 ; 4.545        ; 2.564          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[23]                                    ;
; 1.981 ; 4.545        ; 2.564          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[23]                                    ;
; 1.981 ; 4.545        ; 2.564          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[24]                                    ;
; 1.981 ; 4.545        ; 2.564          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[24]                                    ;
; 1.981 ; 4.545        ; 2.564          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[25]                                    ;
; 1.981 ; 4.545        ; 2.564          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[25]                                    ;
; 1.981 ; 4.545        ; 2.564          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[26]                                    ;
; 1.981 ; 4.545        ; 2.564          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[26]                                    ;
; 1.981 ; 4.545        ; 2.564          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[27]                                    ;
; 1.981 ; 4.545        ; 2.564          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[27]                                    ;
; 1.981 ; 4.545        ; 2.564          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[28]                                    ;
; 1.981 ; 4.545        ; 2.564          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[28]                                    ;
; 1.981 ; 4.545        ; 2.564          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[29]                                    ;
; 1.981 ; 4.545        ; 2.564          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[29]                                    ;
; 1.981 ; 4.545        ; 2.564          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[2]                                     ;
; 1.981 ; 4.545        ; 2.564          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[2]                                     ;
; 1.981 ; 4.545        ; 2.564          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[30]                                    ;
; 1.981 ; 4.545        ; 2.564          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[30]                                    ;
; 1.981 ; 4.545        ; 2.564          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[31]                                    ;
; 1.981 ; 4.545        ; 2.564          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[31]                                    ;
; 1.981 ; 4.545        ; 2.564          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[3]                                     ;
; 1.981 ; 4.545        ; 2.564          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[3]                                     ;
; 1.981 ; 4.545        ; 2.564          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[4]                                     ;
; 1.981 ; 4.545        ; 2.564          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[4]                                     ;
; 1.981 ; 4.545        ; 2.564          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[5]                                     ;
; 1.981 ; 4.545        ; 2.564          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[5]                                     ;
; 1.981 ; 4.545        ; 2.564          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[6]                                     ;
; 1.981 ; 4.545        ; 2.564          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[6]                                     ;
; 1.981 ; 4.545        ; 2.564          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[7]                                     ;
; 1.981 ; 4.545        ; 2.564          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[7]                                     ;
; 1.981 ; 4.545        ; 2.564          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[8]                                     ;
; 1.981 ; 4.545        ; 2.564          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[8]                                     ;
; 1.981 ; 4.545        ; 2.564          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[9]                                     ;
; 1.981 ; 4.545        ; 2.564          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[9]                                     ;
; 1.981 ; 4.545        ; 2.564          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 1.981 ; 4.545        ; 2.564          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 1.981 ; 4.545        ; 2.564          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 1.981 ; 4.545        ; 2.564          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 1.981 ; 4.545        ; 2.564          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 1.981 ; 4.545        ; 2.564          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 1.981 ; 4.545        ; 2.564          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 1.981 ; 4.545        ; 2.564          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 1.981 ; 4.545        ; 2.564          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 1.981 ; 4.545        ; 2.564          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 1.981 ; 4.545        ; 2.564          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 1.981 ; 4.545        ; 2.564          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 1.981 ; 4.545        ; 2.564          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 1.981 ; 4.545        ; 2.564          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 1.981 ; 4.545        ; 2.564          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 1.981 ; 4.545        ; 2.564          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 1.981 ; 4.545        ; 2.564          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 1.981 ; 4.545        ; 2.564          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 1.981 ; 4.545        ; 2.564          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 1.981 ; 4.545        ; 2.564          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 1.981 ; 4.545        ; 2.564          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 1.981 ; 4.545        ; 2.564          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 1.981 ; 4.545        ; 2.564          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 1.981 ; 4.545        ; 2.564          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 1.981 ; 4.545        ; 2.564          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 1.981 ; 4.545        ; 2.564          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 1.981 ; 4.545        ; 2.564          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; 1.981 ; 4.545        ; 2.564          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; 1.981 ; 4.545        ; 2.564          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; 1.981 ; 4.545        ; 2.564          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; 1.981 ; 4.545        ; 2.564          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; 1.981 ; 4.545        ; 2.564          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; 1.981 ; 4.545        ; 2.564          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; 1.981 ; 4.545        ; 2.564          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; 1.981 ; 4.545        ; 2.564          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 1.981 ; 4.545        ; 2.564          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg2  ;
+-------+--------------+----------------+------------------+---------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'core_clock'                                                                                        ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; core_clock ; Rise       ; clk|combout                                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; core_clock ; Rise       ; clk|combout                                   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; core_clock ; Rise       ; system_pll_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; core_clock ; Rise       ; system_pll_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; core_clock ; Rise       ; system_pll_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; core_clock ; Rise       ; system_pll_inst|altpll_component|pll|inclk[0] ;
; 17.369 ; 20.000       ; 2.631          ; Port Rate        ; core_clock ; Rise       ; clk                                           ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.531 ; 100.000      ; 2.469          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+---------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------+
; ledg[*]   ; core_clock ; 5.541 ; 5.541 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledg[0]  ; core_clock ; 4.877 ; 4.877 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledg[1]  ; core_clock ; 4.934 ; 4.934 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledg[2]  ; core_clock ; 5.541 ; 5.541 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledg[3]  ; core_clock ; 4.936 ; 4.936 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledg[4]  ; core_clock ; 4.920 ; 4.920 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledg[5]  ; core_clock ; 5.309 ; 5.309 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledg[6]  ; core_clock ; 5.190 ; 5.190 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledg[7]  ; core_clock ; 4.909 ; 4.909 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
; ledr[*]   ; core_clock ; 4.714 ; 4.714 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledr[0]  ; core_clock ; 4.714 ; 4.714 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledr[1]  ; core_clock ; 4.652 ; 4.652 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledr[2]  ; core_clock ; 4.341 ; 4.341 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledr[3]  ; core_clock ; 4.317 ; 4.317 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledr[4]  ; core_clock ; 4.698 ; 4.698 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledr[5]  ; core_clock ; 4.305 ; 4.305 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledr[6]  ; core_clock ; 4.659 ; 4.659 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledr[7]  ; core_clock ; 4.674 ; 4.674 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledr[8]  ; core_clock ; 4.691 ; 4.691 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledr[9]  ; core_clock ; 4.693 ; 4.693 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                     ;
+-----------+------------+-------+-------+------------+---------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------+
; ledg[*]   ; core_clock ; 4.877 ; 4.877 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledg[0]  ; core_clock ; 4.877 ; 4.877 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledg[1]  ; core_clock ; 4.934 ; 4.934 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledg[2]  ; core_clock ; 5.541 ; 5.541 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledg[3]  ; core_clock ; 4.936 ; 4.936 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledg[4]  ; core_clock ; 4.920 ; 4.920 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledg[5]  ; core_clock ; 5.309 ; 5.309 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledg[6]  ; core_clock ; 5.190 ; 5.190 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledg[7]  ; core_clock ; 4.909 ; 4.909 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
; ledr[*]   ; core_clock ; 4.305 ; 4.305 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledr[0]  ; core_clock ; 4.714 ; 4.714 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledr[1]  ; core_clock ; 4.652 ; 4.652 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledr[2]  ; core_clock ; 4.341 ; 4.341 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledr[3]  ; core_clock ; 4.317 ; 4.317 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledr[4]  ; core_clock ; 4.698 ; 4.698 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledr[5]  ; core_clock ; 4.305 ; 4.305 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledr[6]  ; core_clock ; 4.659 ; 4.659 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledr[7]  ; core_clock ; 4.674 ; 4.674 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledr[8]  ; core_clock ; 4.691 ; 4.691 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledr[9]  ; core_clock ; 4.693 ; 4.693 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------+


+---------------------------------------------------------------------+
; Fast Model Setup Summary                                            ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; system_pll_inst|altpll_component|pll|clk[0] ; 2.816 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Fast Model Hold Summary                                             ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; system_pll_inst|altpll_component|pll|clk[0] ; 0.215 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Fast Model Recovery Summary                                         ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; system_pll_inst|altpll_component|pll|clk[0] ; 2.763 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Fast Model Removal Summary                                          ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; system_pll_inst|altpll_component|pll|clk[0] ; 1.660 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+----------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                               ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; system_pll_inst|altpll_component|pll|clk[0] ; 2.418  ; 0.000         ;
; core_clock                                  ; 10.000 ; 0.000         ;
; altera_reserved_tck                         ; 97.778 ; 0.000         ;
+---------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'system_pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                                                                                                                               ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 2.816 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[29]                                                                                    ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.002     ; 1.759      ;
; 2.816 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[30]                                                                                    ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.002     ; 1.759      ;
; 2.816 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[27]                                                                                    ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.002     ; 1.759      ;
; 2.816 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[28]                                                                                    ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.002     ; 1.759      ;
; 2.816 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[24]                                                                                    ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.002     ; 1.759      ;
; 2.816 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[22]                                                                                    ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.002     ; 1.759      ;
; 2.816 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[20]                                                                                    ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.002     ; 1.759      ;
; 2.816 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[25]                                                                                    ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.002     ; 1.759      ;
; 2.816 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[26]                                                                                    ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.002     ; 1.759      ;
; 2.816 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[21]                                                                                    ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.002     ; 1.759      ;
; 2.816 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[23]                                                                                    ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.002     ; 1.759      ;
; 2.838 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[1]                                                                                     ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.001     ; 1.738      ;
; 2.838 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[3]                                                                                     ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.001     ; 1.738      ;
; 2.838 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[4]                                                                                     ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.001     ; 1.738      ;
; 2.838 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[2]                                                                                     ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.001     ; 1.738      ;
; 2.857 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[0]                                                                                     ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; 0.000      ; 1.720      ;
; 2.857 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[11]                                                                                    ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; 0.000      ; 1.720      ;
; 2.907 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[6]                                                                                     ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; 0.001      ; 1.671      ;
; 2.907 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[15]                                                                                    ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; 0.001      ; 1.671      ;
; 2.907 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[5]                                                                                     ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; 0.001      ; 1.671      ;
; 2.907 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[13]                                                                                    ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; 0.001      ; 1.671      ;
; 2.907 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[16]                                                                                    ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; 0.001      ; 1.671      ;
; 2.907 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[17]                                                                                    ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; 0.001      ; 1.671      ;
; 2.907 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[19]                                                                                    ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; 0.001      ; 1.671      ;
; 2.907 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[18]                                                                                    ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; 0.001      ; 1.671      ;
; 2.907 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[12]                                                                                    ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; 0.001      ; 1.671      ;
; 2.907 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[9]                                                                                     ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; 0.001      ; 1.671      ;
; 2.907 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[7]                                                                                     ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; 0.001      ; 1.671      ;
; 2.907 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[8]                                                                                     ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; 0.001      ; 1.671      ;
; 2.907 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[14]                                                                                    ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; 0.001      ; 1.671      ;
; 2.907 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[10]                                                                                    ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; 0.001      ; 1.671      ;
; 2.910 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[18]                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.001     ; 1.666      ;
; 2.916 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[16]                                                                                        ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.015     ; 1.646      ;
; 2.916 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[31]                                                                                        ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.015     ; 1.646      ;
; 2.916 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[12]                                                                                        ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.015     ; 1.646      ;
; 2.916 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[18]                                                                                        ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.015     ; 1.646      ;
; 2.916 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[17]                                                                                        ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.015     ; 1.646      ;
; 2.920 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[24]                                                                                        ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.006     ; 1.651      ;
; 2.920 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[25]                                                                                        ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.006     ; 1.651      ;
; 2.920 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[26]                                                                                        ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.006     ; 1.651      ;
; 2.920 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[21]                                                                                        ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.006     ; 1.651      ;
; 2.920 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[20]                                                                                        ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.006     ; 1.651      ;
; 2.920 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[22]                                                                                        ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.006     ; 1.651      ;
; 2.920 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[19]                                                                                        ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.006     ; 1.651      ;
; 2.920 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[23]                                                                                        ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.006     ; 1.651      ;
; 2.923 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[3]                                                                                         ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.015     ; 1.639      ;
; 2.923 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[28]                                                                                        ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.015     ; 1.639      ;
; 2.923 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[27]                                                                                        ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.015     ; 1.639      ;
; 2.923 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[8]                                                                                         ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.015     ; 1.639      ;
; 2.923 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[29]                                                                                        ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.015     ; 1.639      ;
; 2.923 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[13]                                                                                        ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.015     ; 1.639      ;
; 2.923 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[30]                                                                                        ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.015     ; 1.639      ;
; 2.930 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[2]                                                                                         ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.010     ; 1.637      ;
; 2.930 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[4]                                                                                         ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.010     ; 1.637      ;
; 2.930 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[7]                                                                                         ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.010     ; 1.637      ;
; 2.930 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[11]                                                                                        ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.010     ; 1.637      ;
; 2.930 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[14]                                                                                        ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.010     ; 1.637      ;
; 2.930 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[10]                                                                                        ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.010     ; 1.637      ;
; 2.930 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[9]                                                                                         ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.010     ; 1.637      ;
; 2.930 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[5]                                                                                         ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.010     ; 1.637      ;
; 2.930 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[15]                                                                                        ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.010     ; 1.637      ;
; 2.932 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[6]                                                                                         ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.010     ; 1.635      ;
; 2.933 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|soc_simple_de1_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                           ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.001     ; 1.643      ;
; 2.933 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|soc_simple_de1_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                           ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.001     ; 1.643      ;
; 2.947 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[22]                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; 0.000      ; 1.630      ;
; 2.948 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[2]                                                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; 0.000      ; 1.629      ;
; 2.979 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[14]                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; 0.001      ; 1.599      ;
; 2.979 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[22]                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; 0.001      ; 1.599      ;
; 2.980 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[30]                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; 0.001      ; 1.598      ;
; 2.982 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[26]                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; 0.001      ; 1.596      ;
; 2.985 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[2]                                                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; 0.001      ; 1.593      ;
; 2.986 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[10]                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; 0.001      ; 1.592      ;
; 2.987 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[17]                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.001     ; 1.589      ;
; 2.998 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[10]                                                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; 0.001      ; 1.580      ;
; 2.999 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[1]                                                                                         ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.009     ; 1.569      ;
; 2.999 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[0]                                                                                         ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.009     ; 1.569      ;
; 2.999 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[26]                                                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; 0.001      ; 1.579      ;
; 3.000 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[8]                                                                                 ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; 0.001      ; 1.578      ;
; 3.002 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[11]                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.003     ; 1.572      ;
; 3.004 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[15]                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.003     ; 1.570      ;
; 3.022 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__2|altsyncram_37i1:auto_generated|ram_block1a0~portb_address_reg3 ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; 0.069      ; 1.591      ;
; 3.028 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[23]                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.004     ; 1.545      ;
; 3.028 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[29]                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.004     ; 1.545      ;
; 3.028 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[30]                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.004     ; 1.545      ;
; 3.029 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[10]                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.003     ; 1.545      ;
; 3.030 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[8]                                                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.003     ; 1.544      ;
; 3.030 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[24]                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.003     ; 1.544      ;
; 3.032 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[31]                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.004     ; 1.541      ;
; 3.033 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[7]                                                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.004     ; 1.540      ;
; 3.034 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[27]                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.004     ; 1.539      ;
; 3.034 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[14]                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.004     ; 1.539      ;
; 3.035 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[28]                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.003     ; 1.539      ;
; 3.036 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[19]                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.004     ; 1.537      ;
; 3.037 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[4]                                                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.003     ; 1.537      ;
; 3.037 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[16]                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.003     ; 1.537      ;
; 3.038 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[6]                                                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.004     ; 1.535      ;
; 3.039 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[27]                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.003     ; 1.535      ;
; 3.040 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[12]                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.003     ; 1.534      ;
; 3.042 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|luiDec                                                                                        ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; -0.002     ; 1.533      ;
; 3.043 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[31]                                                                                    ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; 0.001      ; 1.535      ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'system_pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                       ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.215 ; soc_simple_de1:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                            ; soc_simple_de1:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                            ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soc_simple_de1:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                            ; soc_simple_de1:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                            ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soc_simple_de1:u0|altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                            ; soc_simple_de1:u0|altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                            ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soc_simple_de1:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                 ; soc_simple_de1:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                 ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soc_simple_de1:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                  ; soc_simple_de1:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                  ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soc_simple_de1:u0|altera_merlin_master_translator:rv32i_core_instruction_master_translator|read_accepted                                                                                                                      ; soc_simple_de1:u0|altera_merlin_master_translator:rv32i_core_instruction_master_translator|read_accepted                                                                                                                      ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soc_simple_de1:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                                  ; soc_simple_de1:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                                  ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[0]                                                                                                                                                             ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[0]                                                                                                                                                             ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_r:the_soc_simple_de1_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_r:the_soc_simple_de1_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_r:the_soc_simple_de1_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_r:the_soc_simple_de1_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soc_simple_de1:u0|altera_merlin_slave_translator:red_leds_s1_translator|wait_latency_counter[0]                                                                                                                               ; soc_simple_de1:u0|altera_merlin_slave_translator:red_leds_s1_translator|wait_latency_counter[0]                                                                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_w:the_soc_simple_de1_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_w:the_soc_simple_de1_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[11]                                                                                                                                                            ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[11]                                                                                                                                                            ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|woverflow                                                                                                                                                                ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|woverflow                                                                                                                                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|ac                                                                                                                                                                       ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|ac                                                                                                                                                                       ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|pause_irq                                                                                                                                                                ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|pause_irq                                                                                                                                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[31]                                                                                                                                                            ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[31]                                                                                                                                                            ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soc_simple_de1:u0|altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                          ; soc_simple_de1:u0|altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                          ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soc_simple_de1:u0|altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                          ; soc_simple_de1:u0|altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                          ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soc_simple_de1:u0|altera_merlin_slave_translator:green_leds_s1_translator|wait_latency_counter[0]                                                                                                                             ; soc_simple_de1:u0|altera_merlin_slave_translator:green_leds_s1_translator|wait_latency_counter[0]                                                                                                                             ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|branch                                                                                                                                                                ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|branch                                                                                                                                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|use2                                                                                                                                                                  ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|use2                                                                                                                                                                  ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|rvalid                                                                                                                                                                   ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|rvalid                                                                                                                                                                   ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|full0                                                                                                                    ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|full0                                                                                                                    ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|full1                                                                                                                    ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|full1                                                                                                                    ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soc_simple_de1:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                 ; soc_simple_de1:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                 ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][1]                                                                                                                                                             ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][1]                                                                                                                                                             ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][2]                                                                                                                                                             ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][2]                                                                                                                                                             ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][4]                                                                                                                                                             ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][4]                                                                                                                                                             ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][3]                                                                                                                                                             ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][3]                                                                                                                                                             ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][8]                                                                                                                                                             ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][8]                                                                                                                                                             ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][7]                                                                                                                                                             ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][7]                                                                                                                                                             ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][6]                                                                                                                                                             ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][6]                                                                                                                                                             ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][5]                                                                                                                                                             ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][5]                                                                                                                                                             ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][27]                                                                                                                                                            ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][27]                                                                                                                                                            ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][28]                                                                                                                                                            ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][28]                                                                                                                                                            ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][18]                                                                                                                                                            ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][18]                                                                                                                                                            ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][17]                                                                                                                                                            ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][17]                                                                                                                                                            ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][20]                                                                                                                                                            ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][20]                                                                                                                                                            ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][19]                                                                                                                                                            ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][19]                                                                                                                                                            ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][23]                                                                                                                                                            ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][23]                                                                                                                                                            ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][24]                                                                                                                                                            ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][24]                                                                                                                                                            ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][22]                                                                                                                                                            ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][22]                                                                                                                                                            ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][21]                                                                                                                                                            ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][21]                                                                                                                                                            ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][29]                                                                                                                                                            ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][29]                                                                                                                                                            ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][30]                                                                                                                                                            ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][30]                                                                                                                                                            ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][31]                                                                                                                                                            ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][31]                                                                                                                                                            ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][26]                                                                                                                                                            ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][26]                                                                                                                                                            ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][25]                                                                                                                                                            ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][25]                                                                                                                                                            ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][11]                                                                                                                                                            ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][11]                                                                                                                                                            ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][12]                                                                                                                                                            ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][12]                                                                                                                                                            ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][15]                                                                                                                                                            ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][15]                                                                                                                                                            ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][16]                                                                                                                                                            ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][16]                                                                                                                                                            ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][10]                                                                                                                                                            ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][10]                                                                                                                                                            ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][9]                                                                                                                                                             ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][9]                                                                                                                                                             ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][14]                                                                                                                                                            ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][14]                                                                                                                                                            ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][13]                                                                                                                                                            ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rat[0][13]                                                                                                                                                            ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|falseAlarm                                                                                                                                                            ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|falseAlarm                                                                                                                                                            ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soc_simple_de1:u0|altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                            ; soc_simple_de1:u0|altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                            ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soc_simple_de1:u0|altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                             ; soc_simple_de1:u0|altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                             ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soc_simple_de1:u0|altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                             ; soc_simple_de1:u0|altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                             ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soc_simple_de1:u0|altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                           ; soc_simple_de1:u0|altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                           ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soc_simple_de1:u0|altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                           ; soc_simple_de1:u0|altera_avalon_sc_fifo:green_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                           ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soc_simple_de1:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                             ; soc_simple_de1:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                             ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soc_simple_de1:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                             ; soc_simple_de1:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                             ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|full0                                                                                                                ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|full0                                                                                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_w:the_soc_simple_de1_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_w:the_soc_simple_de1_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|alt_jtag_atlantic:soc_simple_de1_JTAG_UART_alt_jtag_atlantic|r_ena1                                                                                                      ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|alt_jtag_atlantic:soc_simple_de1_JTAG_UART_alt_jtag_atlantic|r_ena1                                                                                                      ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|alt_jtag_atlantic:soc_simple_de1_JTAG_UART_alt_jtag_atlantic|rvalid0                                                                                                     ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|alt_jtag_atlantic:soc_simple_de1_JTAG_UART_alt_jtag_atlantic|rvalid0                                                                                                     ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|alt_jtag_atlantic:soc_simple_de1_JTAG_UART_alt_jtag_atlantic|t_ena~reg0                                                                                                  ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|alt_jtag_atlantic:soc_simple_de1_JTAG_UART_alt_jtag_atlantic|t_ena~reg0                                                                                                  ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                                                                                                                                                                                ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                                                                                                                                                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.236 ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data0[8]                                                                                                                 ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[8]                                                                                                                 ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data0[3]                                                                                                                 ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[3]                                                                                                                 ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
; 0.237 ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core|data0[9]                                                                                                             ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core|data1[9]                                                                                                             ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|fifo_AF                                                                                                                                                                  ; soc_simple_de1:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8]                                                                                                                    ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; soc_simple_de1:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]                                                                                                                    ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[2]                                                                                                             ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|rvalid                                                                                                                                                                   ; soc_simple_de1:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15]                                                                                                                   ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|branchTarget2[1]                                                                                                                                                      ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[1]                                                                                                                                                                 ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core|data0[38]                                                                                                            ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core|data1[38]                                                                                                            ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core|data0[5]                                                                                                             ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core|data1[5]                                                                                                             ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_r:the_soc_simple_de1_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[5]           ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_r:the_soc_simple_de1_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[5]           ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|branchTarget2[0]                                                                                                                                                      ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[0]                                                                                                                                                                 ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data0[31]                                                                                                                ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[31]                                                                                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data0[42]                                                                                                                ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[42]                                                                                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data0[1]                                                                                                                 ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[1]                                                                                                                 ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs2Data[9]                                                                                                                                                            ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[9]                                                                                                                                                          ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immOf[25]                                                                                                                                                             ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|aluIn2[25]                                                                                                                                                            ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immOf[30]                                                                                                                                                             ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|aluIn2[30]                                                                                                                                                            ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; soc_simple_de1:u0|soc_simple_de1_Red_LEDs:red_leds|data_out[5]                                                                                                                                                                ; soc_simple_de1:u0|altera_merlin_slave_translator:red_leds_s1_translator|av_readdata_pre[5]                                                                                                                                    ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; soc_simple_de1:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]                                                                                                                    ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[4]                                                                                                             ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data0[2]                                                                                                             ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[2]                                                                                                             ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; soc_simple_de1:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]                                                                                                                    ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[0]                                                                                                             ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core|data0[70]                                                                                                            ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core|data1[69]                                                                                                            ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core|data0[4]                                                                                                             ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core|data1[4]                                                                                                             ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_w:the_soc_simple_de1_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[5]           ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_w:the_soc_simple_de1_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[5]           ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; soc_simple_de1:u0|altera_merlin_slave_translator:green_leds_s1_translator|av_readdata_pre[3]                                                                                                                                  ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_005|altera_avalon_st_pipeline_base:core|data1[3]                                                                                                             ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core|data0[7]                                                                                                             ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core|data1[7]                                                                                                             ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core|data0[71]                                                                                                            ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core|data1[71]                                                                                                            ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data0[10]                                                                                                                ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[10]                                                                                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core|data0[0]                                                                                                             ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core|data1[0]                                                                                                             ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'system_pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                                                                                                                          ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 2.763 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|read                                                                                                                                                                                                   ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 4.545        ; 0.013      ; 1.827      ;
; 7.025 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[5]                                                                                                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.055      ; 2.119      ;
; 7.025 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[4]                                                                                                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.055      ; 2.119      ;
; 7.025 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[3]                                                                                                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.055      ; 2.119      ;
; 7.025 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[2]                                                                                                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.055      ; 2.119      ;
; 7.026 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[23]                                                                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.055      ; 2.118      ;
; 7.026 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[22]                                                                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.055      ; 2.118      ;
; 7.026 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[21]                                                                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.055      ; 2.118      ;
; 7.026 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[20]                                                                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.055      ; 2.118      ;
; 7.026 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[24]                                                                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.062      ; 2.125      ;
; 7.026 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[19]                                                                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.062      ; 2.125      ;
; 7.026 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[18]                                                                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.062      ; 2.125      ;
; 7.026 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[17]                                                                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.062      ; 2.125      ;
; 7.026 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[15]                                                                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.060      ; 2.123      ;
; 7.026 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[14]                                                                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.060      ; 2.123      ;
; 7.026 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[13]                                                                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.060      ; 2.123      ;
; 7.026 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[12]                                                                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.060      ; 2.123      ;
; 7.026 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[7]                                                                                                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.057      ; 2.120      ;
; 7.026 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[6]                                                                                                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.057      ; 2.120      ;
; 7.026 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[1]                                                                                                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.057      ; 2.120      ;
; 7.026 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[0]                                                                                                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.057      ; 2.120      ;
; 7.026 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[11]                                                                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.058      ; 2.121      ;
; 7.026 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[10]                                                                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.058      ; 2.121      ;
; 7.026 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[9]                                                                                                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.058      ; 2.121      ;
; 7.026 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[8]                                                                                                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.058      ; 2.121      ;
; 7.026 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[29]                                                                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.058      ; 2.121      ;
; 7.026 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[28]                                                                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.058      ; 2.121      ;
; 7.026 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[27]                                                                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.058      ; 2.121      ;
; 7.026 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[26]                                                                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.058      ; 2.121      ;
; 7.026 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[31]                                                                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.058      ; 2.121      ;
; 7.026 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[30]                                                                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.058      ; 2.121      ;
; 7.026 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[25]                                                                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.058      ; 2.121      ;
; 7.026 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[16]                                                                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.058      ; 2.121      ;
; 7.308 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|wr_old                                                                                                                                                                                                 ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.011      ; 1.825      ;
; 7.308 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs2Dec[2]                                                                                                                                                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.012      ; 1.826      ;
; 7.308 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs2Dec[3]                                                                                                                                                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.012      ; 1.826      ;
; 7.308 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|ibusdata_old[2]                                                                                                                                                                                        ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.013      ; 1.827      ;
; 7.308 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|ibusdata_old[3]                                                                                                                                                                                        ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.013      ; 1.827      ;
; 7.308 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|ibusdata_old[4]                                                                                                                                                                                        ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.013      ; 1.827      ;
; 7.308 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immSelDec                                                                                                                                                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.012      ; 1.826      ;
; 7.308 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immSelOf                                                                                                                                                                                 ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.011      ; 1.825      ;
; 7.308 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|ibusdata_old[17]                                                                                                                                                                                       ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.011      ; 1.825      ;
; 7.308 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rdWeOf                                                                                                                                                                                   ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.012      ; 1.826      ;
; 7.308 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rdOf[0]                                                                                                                                                                                  ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.012      ; 1.826      ;
; 7.308 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rdOs[0]                                                                                                                                                                                  ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.012      ; 1.826      ;
; 7.308 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rdOf[1]                                                                                                                                                                                  ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.012      ; 1.826      ;
; 7.308 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rdOs[1]                                                                                                                                                                                  ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.012      ; 1.826      ;
; 7.308 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immOf[6]                                                                                                                                                                                 ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.008      ; 1.822      ;
; 7.308 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[1]                                                                                                                                                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.012      ; 1.826      ;
; 7.308 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pcDec[2]                                                                                                                                                                                 ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.013      ; 1.827      ;
; 7.308 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[3]                                                                                                                                                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.012      ; 1.826      ;
; 7.308 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|alt_jtag_atlantic:soc_simple_de1_JTAG_UART_alt_jtag_atlantic|write1                                                                                                                         ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.008      ; 1.822      ;
; 7.308 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|alt_jtag_atlantic:soc_simple_de1_JTAG_UART_alt_jtag_atlantic|write2                                                                                                                         ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.008      ; 1.822      ;
; 7.308 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|alt_jtag_atlantic:soc_simple_de1_JTAG_UART_alt_jtag_atlantic|t_ena~reg0                                                                                                                     ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.008      ; 1.822      ;
; 7.308 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_w:the_soc_simple_de1_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[1] ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.010      ; 1.824      ;
; 7.308 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_w:the_soc_simple_de1_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[2] ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.010      ; 1.824      ;
; 7.308 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_w:the_soc_simple_de1_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[3] ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.010      ; 1.824      ;
; 7.308 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]                                                                                                                                      ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.010      ; 1.824      ;
; 7.308 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|sOf                                                                                                                                                                                      ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.012      ; 1.826      ;
; 7.308 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|sOs                                                                                                                                                                                      ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.012      ; 1.826      ;
; 7.308 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data0[6]                                                                                                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.010      ; 1.824      ;
; 7.308 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[6]                                                                                                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.010      ; 1.824      ;
; 7.308 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immDec[4]                                                                                                                                                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.012      ; 1.826      ;
; 7.308 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immOf[4]                                                                                                                                                                                 ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.008      ; 1.822      ;
; 7.308 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|branchOffset[4]                                                                                                                                                                          ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.008      ; 1.822      ;
; 7.308 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|branchOffset[5]                                                                                                                                                                          ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.011      ; 1.825      ;
; 7.308 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]                                                                                                                                      ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.010      ; 1.824      ;
; 7.308 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|branchOffset[13]                                                                                                                                                                         ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.011      ; 1.825      ;
; 7.308 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_w:the_soc_simple_de1_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[4] ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.010      ; 1.824      ;
; 7.308 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_w:the_soc_simple_de1_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[5] ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.010      ; 1.824      ;
; 7.308 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]                                                                                                                                      ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.010      ; 1.824      ;
; 7.308 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|soc_simple_de1_JTAG_UART_scfifo_w:the_soc_simple_de1_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                         ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.010      ; 1.824      ;
; 7.308 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]                                                                                                                                      ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.010      ; 1.824      ;
; 7.308 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|ibusdata_old[29]                                                                                                                                                                                       ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.013      ; 1.827      ;
; 7.308 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]                                                                                                                                      ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.010      ; 1.824      ;
; 7.308 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs2Data[9]                                                                                                                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.008      ; 1.822      ;
; 7.308 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[9]                                                                                                                                                                             ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.008      ; 1.822      ;
; 7.308 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|fifo_AE                                                                                                                                                                                     ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.010      ; 1.824      ;
; 7.308 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]                                                                                                                                      ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.010      ; 1.824      ;
; 7.308 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pcDec[3]                                                                                                                                                                                 ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.012      ; 1.826      ;
; 7.308 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs2Data[8]                                                                                                                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.008      ; 1.822      ;
; 7.308 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|woverflow                                                                                                                                                                                   ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.010      ; 1.824      ;
; 7.308 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]                                                                                                                                      ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.010      ; 1.824      ;
; 7.308 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immOf[14]                                                                                                                                                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.011      ; 1.825      ;
; 7.308 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|branchOffset[14]                                                                                                                                                                         ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.011      ; 1.825      ;
; 7.308 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|alt_jtag_atlantic:soc_simple_de1_JTAG_UART_alt_jtag_atlantic|jupdate1                                                                                                                       ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.008      ; 1.822      ;
; 7.308 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|alt_jtag_atlantic:soc_simple_de1_JTAG_UART_alt_jtag_atlantic|jupdate2                                                                                                                       ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.008      ; 1.822      ;
; 7.308 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|soc_simple_de1_JTAG_UART:jtag_uart|alt_jtag_atlantic:soc_simple_de1_JTAG_UART_alt_jtag_atlantic|t_pause~reg0                                                                                                                   ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.008      ; 1.822      ;
; 7.308 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]                                                                                                                                      ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.010      ; 1.824      ;
; 7.308 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs2Data[26]                                                                                                                                                                              ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.008      ; 1.822      ;
; 7.308 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[8]                                                                                                                                                                             ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.008      ; 1.822      ;
; 7.308 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|bTargetOf[8]                                                                                                                                                                             ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.008      ; 1.822      ;
; 7.308 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs1Data[8]                                                                                                                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.008      ; 1.822      ;
; 7.308 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|aluRes[30]                                                                                                                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.009      ; 1.823      ;
; 7.308 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immOf[9]                                                                                                                                                                                 ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.008      ; 1.822      ;
; 7.308 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|aluRes[9]                                                                                                                                                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.011      ; 1.825      ;
; 7.308 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|aluRes[18]                                                                                                                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.010      ; 1.824      ;
; 7.308 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|aluRes[17]                                                                                                                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.009      ; 1.823      ;
; 7.308 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immOf[13]                                                                                                                                                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.011      ; 1.825      ;
; 7.308 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|aluRes[13]                                                                                                                                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 9.090        ; 0.009      ; 1.823      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'system_pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 1.660 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rdOf[4]                                                                    ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 1.820      ;
; 1.660 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs1Data[0]                                                                 ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.816      ;
; 1.660 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|aluIn2[0]                                                                  ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 1.817      ;
; 1.660 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|bTargetOf[0]                                                               ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.816      ;
; 1.660 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|branchOffset[3]                                                            ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 1.820      ;
; 1.660 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|branchOffset[19]                                                           ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 1.820      ;
; 1.660 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs2Data[12]                                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.816      ;
; 1.660 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pcOf[3]                                                                    ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 1.815      ;
; 1.660 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|aluIn1[3]                                                                  ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.812      ;
; 1.660 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs2Data[28]                                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.816      ;
; 1.660 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|immOf[28]                                                                  ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 1.815      ;
; 1.660 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|aluIn2[28]                                                                 ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 1.815      ;
; 1.660 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|branchTarget2[24]                                                          ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.819      ;
; 1.660 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[24]                                                                     ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.819      ;
; 1.660 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|aluIn1[24]                                                                 ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 1.817      ;
; 1.660 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|aluIn2[20]                                                                 ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.812      ;
; 1.660 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|branchTarget2[25]                                                          ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.819      ;
; 1.660 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[25]                                                                     ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.819      ;
; 1.660 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|aluIn1[25]                                                                 ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 1.817      ;
; 1.660 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|branchTarget2[26]                                                          ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.819      ;
; 1.660 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[26]                                                                     ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.819      ;
; 1.660 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pcOf[26]                                                                   ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 1.815      ;
; 1.660 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|aluIn1[26]                                                                 ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.812      ;
; 1.660 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|branchTarget2[21]                                                          ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.819      ;
; 1.660 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[21]                                                                     ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.819      ;
; 1.660 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|branchTarget2[20]                                                          ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.819      ;
; 1.660 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[20]                                                                     ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.819      ;
; 1.660 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|branchTarget2[22]                                                          ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.819      ;
; 1.660 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[22]                                                                     ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.819      ;
; 1.660 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs1Data[28]                                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.812      ;
; 1.660 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|branchOffset[28]                                                           ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 1.820      ;
; 1.660 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|bTargetOf[28]                                                              ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.812      ;
; 1.660 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pcOf[28]                                                                   ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 1.815      ;
; 1.660 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|aluIn1[28]                                                                 ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.812      ;
; 1.660 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|bTargetOf[27]                                                              ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 1.815      ;
; 1.660 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pcOf[27]                                                                   ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 1.815      ;
; 1.660 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs1Data[27]                                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 1.815      ;
; 1.660 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|aluIn1[27]                                                                 ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.812      ;
; 1.660 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|aluIn1[31]                                                                 ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.812      ;
; 1.660 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs1Data[12]                                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.816      ;
; 1.660 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|bTargetOf[12]                                                              ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.816      ;
; 1.660 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|branchTarget2[19]                                                          ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.819      ;
; 1.660 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[19]                                                                     ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.819      ;
; 1.660 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|aluIn1[29]                                                                 ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.812      ;
; 1.660 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs2Data[13]                                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.816      ;
; 1.660 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|bTargetOf[13]                                                              ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.816      ;
; 1.660 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pcDec[13]                                                                  ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 1.820      ;
; 1.660 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs1Data[13]                                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.816      ;
; 1.660 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|aluIn2[23]                                                                 ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 1.815      ;
; 1.660 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pcOf[30]                                                                   ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 1.815      ;
; 1.660 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|aluIn1[30]                                                                 ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.812      ;
; 1.660 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|branchTarget2[23]                                                          ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.819      ;
; 1.660 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pc[23]                                                                     ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.819      ;
; 1.660 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pcDec[23]                                                                  ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 1.820      ;
; 1.660 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs2Data[0]                                                                 ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.816      ;
; 1.660 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|pcOf[0]                                                                    ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 1.815      ;
; 1.660 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[28]                                                              ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.816      ;
; 1.660 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs2Data[11]                                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.816      ;
; 1.660 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|aluIn2[2]                                                                  ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 1.817      ;
; 1.660 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rdOf[3]                                                                    ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 1.820      ;
; 1.660 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[23]                                                              ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 1.815      ;
; 1.661 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_merlin_master_agent:rv32i_core_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest    ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 1.824      ;
; 1.661 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 1.823      ;
; 1.661 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 1.823      ;
; 1.661 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_sc_fifo:red_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                 ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.817      ;
; 1.661 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|full1                     ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.820      ;
; 1.661 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                      ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 1.824      ;
; 1.661 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                       ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 1.824      ;
; 1.661 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_merlin_master_translator:rv32i_core_instruction_master_translator|read_accepted                           ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 1.824      ;
; 1.661 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|soc_simple_de1_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                        ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 1.825      ;
; 1.661 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|soc_simple_de1_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                        ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 1.825      ;
; 1.661 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|soc_simple_de1_cmd_xbar_mux:cmd_xbar_mux|saved_grant[0]                                                          ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 1.825      ;
; 1.661 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|ibusdata_old[22]                                                                         ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 1.824      ;
; 1.661 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|ibusdata_old[23]                                                                         ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 1.824      ;
; 1.661 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs2Dec[1]                                                                  ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.013      ; 1.826      ;
; 1.661 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|ibusdata_old[20]                                                                         ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 1.825      ;
; 1.661 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs2Dec[0]                                                                  ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.014      ; 1.827      ;
; 1.661 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                       ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 1.824      ;
; 1.661 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data0[87]                     ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 1.821      ;
; 1.661 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[87]                     ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 1.823      ;
; 1.661 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                       ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 1.824      ;
; 1.661 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[89]                 ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.820      ;
; 1.661 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|_~0                                                                        ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.014      ; 1.827      ;
; 1.661 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|branchType                                                                 ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 1.824      ;
; 1.661 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|luipcDec                                                                   ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 1.824      ;
; 1.661 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|ibusdata_old[14]                                                                         ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 1.824      ;
; 1.661 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|aluOpDec[2]                                                                ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 1.824      ;
; 1.661 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|aluOpOf[2]                                                                 ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 1.818      ;
; 1.661 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|aluOpOs[2]                                                                 ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 1.818      ;
; 1.661 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|ibusdata_old[15]                                                                         ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 1.823      ;
; 1.661 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs1Dec[0]                                                                  ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 1.823      ;
; 1.661 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|ibusdata_old[16]                                                                         ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 1.823      ;
; 1.661 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs1Dec[1]                                                                  ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 1.823      ;
; 1.661 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|ibusdata_old[18]                                                                         ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 1.823      ;
; 1.661 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs1Dec[3]                                                                  ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.014      ; 1.827      ;
; 1.661 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|ibusdata_old[19]                                                                         ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 1.823      ;
; 1.661 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs1Dec[4]                                                                  ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 1.823      ;
; 1.661 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rs1Dec[2]                                                                  ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.014      ; 1.827      ;
; 1.661 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|ibusdata_old[11]                                                                         ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 1.825      ;
; 1.661 ; soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rdOs[4]                                                                    ; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.014      ; 1.827      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'system_pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+---------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                       ; Clock Edge ; Target                                                                                                                                                ;
+-------+--------------+----------------+------------------+---------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.418 ; 4.545        ; 2.127          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[0]                                     ;
; 2.418 ; 4.545        ; 2.127          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[0]                                     ;
; 2.418 ; 4.545        ; 2.127          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[10]                                    ;
; 2.418 ; 4.545        ; 2.127          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[10]                                    ;
; 2.418 ; 4.545        ; 2.127          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[11]                                    ;
; 2.418 ; 4.545        ; 2.127          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[11]                                    ;
; 2.418 ; 4.545        ; 2.127          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[12]                                    ;
; 2.418 ; 4.545        ; 2.127          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[12]                                    ;
; 2.418 ; 4.545        ; 2.127          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[13]                                    ;
; 2.418 ; 4.545        ; 2.127          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[13]                                    ;
; 2.418 ; 4.545        ; 2.127          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[14]                                    ;
; 2.418 ; 4.545        ; 2.127          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[14]                                    ;
; 2.418 ; 4.545        ; 2.127          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[15]                                    ;
; 2.418 ; 4.545        ; 2.127          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[15]                                    ;
; 2.418 ; 4.545        ; 2.127          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[16]                                    ;
; 2.418 ; 4.545        ; 2.127          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[16]                                    ;
; 2.418 ; 4.545        ; 2.127          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[17]                                    ;
; 2.418 ; 4.545        ; 2.127          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[17]                                    ;
; 2.418 ; 4.545        ; 2.127          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[18]                                    ;
; 2.418 ; 4.545        ; 2.127          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[18]                                    ;
; 2.418 ; 4.545        ; 2.127          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[19]                                    ;
; 2.418 ; 4.545        ; 2.127          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[19]                                    ;
; 2.418 ; 4.545        ; 2.127          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[1]                                     ;
; 2.418 ; 4.545        ; 2.127          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[1]                                     ;
; 2.418 ; 4.545        ; 2.127          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[20]                                    ;
; 2.418 ; 4.545        ; 2.127          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[20]                                    ;
; 2.418 ; 4.545        ; 2.127          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[21]                                    ;
; 2.418 ; 4.545        ; 2.127          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[21]                                    ;
; 2.418 ; 4.545        ; 2.127          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[22]                                    ;
; 2.418 ; 4.545        ; 2.127          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[22]                                    ;
; 2.418 ; 4.545        ; 2.127          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[23]                                    ;
; 2.418 ; 4.545        ; 2.127          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[23]                                    ;
; 2.418 ; 4.545        ; 2.127          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[24]                                    ;
; 2.418 ; 4.545        ; 2.127          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[24]                                    ;
; 2.418 ; 4.545        ; 2.127          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[25]                                    ;
; 2.418 ; 4.545        ; 2.127          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[25]                                    ;
; 2.418 ; 4.545        ; 2.127          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[26]                                    ;
; 2.418 ; 4.545        ; 2.127          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[26]                                    ;
; 2.418 ; 4.545        ; 2.127          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[27]                                    ;
; 2.418 ; 4.545        ; 2.127          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[27]                                    ;
; 2.418 ; 4.545        ; 2.127          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[28]                                    ;
; 2.418 ; 4.545        ; 2.127          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[28]                                    ;
; 2.418 ; 4.545        ; 2.127          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[29]                                    ;
; 2.418 ; 4.545        ; 2.127          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[29]                                    ;
; 2.418 ; 4.545        ; 2.127          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[2]                                     ;
; 2.418 ; 4.545        ; 2.127          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[2]                                     ;
; 2.418 ; 4.545        ; 2.127          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[30]                                    ;
; 2.418 ; 4.545        ; 2.127          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[30]                                    ;
; 2.418 ; 4.545        ; 2.127          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[31]                                    ;
; 2.418 ; 4.545        ; 2.127          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[31]                                    ;
; 2.418 ; 4.545        ; 2.127          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[3]                                     ;
; 2.418 ; 4.545        ; 2.127          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[3]                                     ;
; 2.418 ; 4.545        ; 2.127          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[4]                                     ;
; 2.418 ; 4.545        ; 2.127          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[4]                                     ;
; 2.418 ; 4.545        ; 2.127          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[5]                                     ;
; 2.418 ; 4.545        ; 2.127          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[5]                                     ;
; 2.418 ; 4.545        ; 2.127          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[6]                                     ;
; 2.418 ; 4.545        ; 2.127          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[6]                                     ;
; 2.418 ; 4.545        ; 2.127          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[7]                                     ;
; 2.418 ; 4.545        ; 2.127          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[7]                                     ;
; 2.418 ; 4.545        ; 2.127          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[8]                                     ;
; 2.418 ; 4.545        ; 2.127          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[8]                                     ;
; 2.418 ; 4.545        ; 2.127          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[9]                                     ;
; 2.418 ; 4.545        ; 2.127          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[9]                                     ;
; 2.418 ; 4.545        ; 2.127          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 2.418 ; 4.545        ; 2.127          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 2.418 ; 4.545        ; 2.127          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 2.418 ; 4.545        ; 2.127          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 2.418 ; 4.545        ; 2.127          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 2.418 ; 4.545        ; 2.127          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 2.418 ; 4.545        ; 2.127          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 2.418 ; 4.545        ; 2.127          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 2.418 ; 4.545        ; 2.127          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 2.418 ; 4.545        ; 2.127          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 2.418 ; 4.545        ; 2.127          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 2.418 ; 4.545        ; 2.127          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 2.418 ; 4.545        ; 2.127          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 2.418 ; 4.545        ; 2.127          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 2.418 ; 4.545        ; 2.127          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 2.418 ; 4.545        ; 2.127          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 2.418 ; 4.545        ; 2.127          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 2.418 ; 4.545        ; 2.127          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 2.418 ; 4.545        ; 2.127          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 2.418 ; 4.545        ; 2.127          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 2.418 ; 4.545        ; 2.127          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 2.418 ; 4.545        ; 2.127          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 2.418 ; 4.545        ; 2.127          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 2.418 ; 4.545        ; 2.127          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 2.418 ; 4.545        ; 2.127          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 2.418 ; 4.545        ; 2.127          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 2.418 ; 4.545        ; 2.127          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; 2.418 ; 4.545        ; 2.127          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; 2.418 ; 4.545        ; 2.127          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; 2.418 ; 4.545        ; 2.127          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; 2.418 ; 4.545        ; 2.127          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; 2.418 ; 4.545        ; 2.127          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; 2.418 ; 4.545        ; 2.127          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; 2.418 ; 4.545        ; 2.127          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; 2.418 ; 4.545        ; 2.127          ; High Pulse Width ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 2.418 ; 4.545        ; 2.127          ; Low Pulse Width  ; system_pll_inst|altpll_component|pll|clk[0] ; Rise       ; soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg2  ;
+-------+--------------+----------------+------------------+---------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'core_clock'                                                                                        ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; core_clock ; Rise       ; clk|combout                                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; core_clock ; Rise       ; clk|combout                                   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; core_clock ; Rise       ; system_pll_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; core_clock ; Rise       ; system_pll_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; core_clock ; Rise       ; system_pll_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; core_clock ; Rise       ; system_pll_inst|altpll_component|pll|inclk[0] ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; core_clock ; Rise       ; clk                                           ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+---------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------+
; ledg[*]   ; core_clock ; 2.283 ; 2.283 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledg[0]  ; core_clock ; 2.014 ; 2.014 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledg[1]  ; core_clock ; 2.062 ; 2.062 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledg[2]  ; core_clock ; 2.283 ; 2.283 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledg[3]  ; core_clock ; 2.061 ; 2.061 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledg[4]  ; core_clock ; 2.052 ; 2.052 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledg[5]  ; core_clock ; 2.213 ; 2.213 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledg[6]  ; core_clock ; 2.142 ; 2.142 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledg[7]  ; core_clock ; 2.042 ; 2.042 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
; ledr[*]   ; core_clock ; 1.899 ; 1.899 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledr[0]  ; core_clock ; 1.899 ; 1.899 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledr[1]  ; core_clock ; 1.847 ; 1.847 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledr[2]  ; core_clock ; 1.743 ; 1.743 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledr[3]  ; core_clock ; 1.721 ; 1.721 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledr[4]  ; core_clock ; 1.875 ; 1.875 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledr[5]  ; core_clock ; 1.714 ; 1.714 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledr[6]  ; core_clock ; 1.851 ; 1.851 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledr[7]  ; core_clock ; 1.872 ; 1.872 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledr[8]  ; core_clock ; 1.872 ; 1.872 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledr[9]  ; core_clock ; 1.869 ; 1.869 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                     ;
+-----------+------------+-------+-------+------------+---------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------+
; ledg[*]   ; core_clock ; 2.014 ; 2.014 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledg[0]  ; core_clock ; 2.014 ; 2.014 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledg[1]  ; core_clock ; 2.062 ; 2.062 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledg[2]  ; core_clock ; 2.283 ; 2.283 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledg[3]  ; core_clock ; 2.061 ; 2.061 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledg[4]  ; core_clock ; 2.052 ; 2.052 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledg[5]  ; core_clock ; 2.213 ; 2.213 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledg[6]  ; core_clock ; 2.142 ; 2.142 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledg[7]  ; core_clock ; 2.042 ; 2.042 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
; ledr[*]   ; core_clock ; 1.714 ; 1.714 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledr[0]  ; core_clock ; 1.899 ; 1.899 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledr[1]  ; core_clock ; 1.847 ; 1.847 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledr[2]  ; core_clock ; 1.743 ; 1.743 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledr[3]  ; core_clock ; 1.721 ; 1.721 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledr[4]  ; core_clock ; 1.875 ; 1.875 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledr[5]  ; core_clock ; 1.714 ; 1.714 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledr[6]  ; core_clock ; 1.851 ; 1.851 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledr[7]  ; core_clock ; 1.872 ; 1.872 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledr[8]  ; core_clock ; 1.872 ; 1.872 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledr[9]  ; core_clock ; 1.869 ; 1.869 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                     ;
+----------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                        ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                             ; 0.179 ; 0.215 ; 1.549    ; 1.660   ; 1.981               ;
;  altera_reserved_tck                         ; N/A   ; N/A   ; N/A      ; N/A     ; 97.531              ;
;  core_clock                                  ; N/A   ; N/A   ; N/A      ; N/A     ; 10.000              ;
;  system_pll_inst|altpll_component|pll|clk[0] ; 0.179 ; 0.215 ; 1.549    ; 1.660   ; 1.981               ;
; Design-wide TNS                              ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck                         ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  core_clock                                  ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  system_pll_inst|altpll_component|pll|clk[0] ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------------------------------+-------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------+
; ledg[*]   ; core_clock ; 5.541 ; 5.541 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledg[0]  ; core_clock ; 4.877 ; 4.877 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledg[1]  ; core_clock ; 4.934 ; 4.934 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledg[2]  ; core_clock ; 5.541 ; 5.541 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledg[3]  ; core_clock ; 4.936 ; 4.936 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledg[4]  ; core_clock ; 4.920 ; 4.920 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledg[5]  ; core_clock ; 5.309 ; 5.309 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledg[6]  ; core_clock ; 5.190 ; 5.190 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledg[7]  ; core_clock ; 4.909 ; 4.909 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
; ledr[*]   ; core_clock ; 4.714 ; 4.714 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledr[0]  ; core_clock ; 4.714 ; 4.714 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledr[1]  ; core_clock ; 4.652 ; 4.652 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledr[2]  ; core_clock ; 4.341 ; 4.341 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledr[3]  ; core_clock ; 4.317 ; 4.317 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledr[4]  ; core_clock ; 4.698 ; 4.698 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledr[5]  ; core_clock ; 4.305 ; 4.305 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledr[6]  ; core_clock ; 4.659 ; 4.659 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledr[7]  ; core_clock ; 4.674 ; 4.674 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledr[8]  ; core_clock ; 4.691 ; 4.691 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledr[9]  ; core_clock ; 4.693 ; 4.693 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                     ;
+-----------+------------+-------+-------+------------+---------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------+
; ledg[*]   ; core_clock ; 2.014 ; 2.014 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledg[0]  ; core_clock ; 2.014 ; 2.014 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledg[1]  ; core_clock ; 2.062 ; 2.062 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledg[2]  ; core_clock ; 2.283 ; 2.283 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledg[3]  ; core_clock ; 2.061 ; 2.061 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledg[4]  ; core_clock ; 2.052 ; 2.052 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledg[5]  ; core_clock ; 2.213 ; 2.213 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledg[6]  ; core_clock ; 2.142 ; 2.142 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledg[7]  ; core_clock ; 2.042 ; 2.042 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
; ledr[*]   ; core_clock ; 1.714 ; 1.714 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledr[0]  ; core_clock ; 1.899 ; 1.899 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledr[1]  ; core_clock ; 1.847 ; 1.847 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledr[2]  ; core_clock ; 1.743 ; 1.743 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledr[3]  ; core_clock ; 1.721 ; 1.721 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledr[4]  ; core_clock ; 1.875 ; 1.875 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledr[5]  ; core_clock ; 1.714 ; 1.714 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledr[6]  ; core_clock ; 1.851 ; 1.851 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledr[7]  ; core_clock ; 1.872 ; 1.872 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledr[8]  ; core_clock ; 1.872 ; 1.872 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
;  ledr[9]  ; core_clock ; 1.869 ; 1.869 ; Rise       ; system_pll_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                       ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 158818   ; 1043     ; 7        ; 1        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 158818   ; 1043     ; 7        ; 1        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                    ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 1222     ; 0        ; 1        ; 0        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                     ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; system_pll_inst|altpll_component|pll|clk[0] ; system_pll_inst|altpll_component|pll|clk[0] ; 1222     ; 0        ; 1        ; 0        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 18    ; 18   ;
; Unconstrained Output Port Paths ; 18    ; 18   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Mon Dec  2 21:16:55 2019
Info: Command: quartus_sta de1Top -c de1Top
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: '../qsys_systems/soc_simple_de1/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'sdc/clock.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {system_pll_inst|altpll_component|pll|inclk[0]} -divide_by 5 -multiply_by 11 -duty_cycle 50.00 -name {system_pll_inst|altpll_component|pll|clk[0]} {system_pll_inst|altpll_component|pll|clk[0]}
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 0.179
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.179         0.000 system_pll_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.445
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.445         0.000 system_pll_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case recovery slack is 1.549
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.549         0.000 system_pll_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case removal slack is 2.745
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.745         0.000 system_pll_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 1.981
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.981         0.000 system_pll_inst|altpll_component|pll|clk[0] 
    Info (332119):    10.000         0.000 core_clock 
    Info (332119):    97.531         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 2.816
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.816         0.000 system_pll_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 system_pll_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case recovery slack is 2.763
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.763         0.000 system_pll_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case removal slack is 1.660
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.660         0.000 system_pll_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 2.418
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.418         0.000 system_pll_inst|altpll_component|pll|clk[0] 
    Info (332119):    10.000         0.000 core_clock 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 542 megabytes
    Info: Processing ended: Mon Dec  2 21:16:57 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


