#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_00000209412caba0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000209412cad30 .scope module, "tb" "tb" 3 47;
 .timescale -12 -12;
L_00000209412d2680 .functor NOT 1, L_000002094132cf10, C4<0>, C4<0>, C4<0>;
L_00000209412d2df0 .functor XOR 1, L_000002094132d050, L_000002094132d690, C4<0>, C4<0>;
L_00000209412d2e60 .functor XOR 1, L_00000209412d2df0, L_000002094132e3b0, C4<0>, C4<0>;
v000002094132d910_0 .net *"_ivl_10", 0 0, L_000002094132e3b0;  1 drivers
v000002094132dcd0_0 .net *"_ivl_12", 0 0, L_00000209412d2e60;  1 drivers
v000002094132da50_0 .net *"_ivl_2", 0 0, L_000002094132de10;  1 drivers
v000002094132d550_0 .net *"_ivl_4", 0 0, L_000002094132d050;  1 drivers
v000002094132ce70_0 .net *"_ivl_6", 0 0, L_000002094132d690;  1 drivers
v000002094132cab0_0 .net *"_ivl_8", 0 0, L_00000209412d2df0;  1 drivers
v000002094132e270_0 .var "clk", 0 0;
v000002094132cd30_0 .var/2u "stats1", 159 0;
v000002094132db90_0 .var/2u "strobe", 0 0;
v000002094132cc90_0 .net "tb_match", 0 0, L_000002094132cf10;  1 drivers
v000002094132dd70_0 .net "tb_mismatch", 0 0, L_00000209412d2680;  1 drivers
v000002094132cdd0_0 .net "wavedrom_enable", 0 0, v00000209412ba5f0_0;  1 drivers
v000002094132d5f0_0 .net "wavedrom_title", 511 0, v00000209412bb1d0_0;  1 drivers
v000002094132dff0_0 .net "x", 0 0, v00000209412ba9b0_0;  1 drivers
v000002094132e090_0 .net "z_dut", 0 0, L_00000209412d32c0;  1 drivers
v000002094132d0f0_0 .net "z_ref", 0 0, L_000002094132e130;  1 drivers
L_000002094132de10 .concat [ 1 0 0 0], L_000002094132e130;
L_000002094132d050 .concat [ 1 0 0 0], L_000002094132e130;
L_000002094132d690 .concat [ 1 0 0 0], L_00000209412d32c0;
L_000002094132e3b0 .concat [ 1 0 0 0], L_000002094132e130;
L_000002094132cf10 .cmp/eeq 1, L_000002094132de10, L_00000209412d2e60;
S_00000209412caec0 .scope module, "good1" "RefModule" 3 86, 4 2 0, S_00000209412cad30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "x";
    .port_info 2 /OUTPUT 1 "z";
v00000209412bab90_0 .net "clk", 0 0, v000002094132e270_0;  1 drivers
v00000209412bb090_0 .var "s", 2 0;
v00000209412baf50_0 .net "x", 0 0, v00000209412ba9b0_0;  alias, 1 drivers
v00000209412bae10_0 .net "z", 0 0, L_000002094132e130;  alias, 1 drivers
E_00000209412c3430 .event posedge, v00000209412bab90_0;
L_000002094132e130 .reduce/nor v00000209412bb090_0;
S_00000209412c2390 .scope module, "stim1" "stimulus_gen" 3 82, 3 6 0, S_00000209412cad30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
v00000209412bac30_0 .net "clk", 0 0, v000002094132e270_0;  alias, 1 drivers
v00000209412ba5f0_0 .var "wavedrom_enable", 0 0;
v00000209412bb1d0_0 .var "wavedrom_title", 511 0;
v00000209412ba9b0_0 .var "x", 0 0;
E_00000209412c3b30/0 .event negedge, v00000209412bab90_0;
E_00000209412c3b30/1 .event posedge, v00000209412bab90_0;
E_00000209412c3b30 .event/or E_00000209412c3b30/0, E_00000209412c3b30/1;
E_00000209412c4070 .event negedge, v00000209412bab90_0;
S_00000209412c2520 .scope task, "wavedrom_start" "wavedrom_start" 3 18, 3 18 0, S_00000209412c2390;
 .timescale -12 -12;
v00000209412ba550_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_00000209412c26b0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 21, 3 21 0, S_00000209412c2390;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0000020941292f30 .scope module, "top_module1" "TopModule" 3 91, 5 3 0, S_00000209412cad30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "x";
    .port_info 2 /OUTPUT 1 "z";
L_00000209412d2a00 .functor OR 1, v00000209412ba370_0, v00000209412ba870_0, C4<0>, C4<0>;
L_00000209412d3250 .functor OR 1, L_00000209412d2a00, v00000209412bacd0_0, C4<0>, C4<0>;
L_00000209412d2ca0 .functor NOT 1, L_00000209412d3250, C4<0>, C4<0>, C4<0>;
L_00000209412d32c0 .functor BUFZ 1, L_00000209412d2ca0, C4<0>, C4<0>, C4<0>;
v00000209412bad70_0 .net *"_ivl_0", 0 0, L_00000209412d2a00;  1 drivers
v00000209412ba4b0_0 .net *"_ivl_2", 0 0, L_00000209412d3250;  1 drivers
v00000209412baa50_0 .net "clk", 0 0, v000002094132e270_0;  alias, 1 drivers
v00000209412ba370_0 .var "f1", 0 0;
v00000209412ba870_0 .var "f2", 0 0;
v00000209412bacd0_0 .var "f3", 0 0;
v00000209412ba910_0 .net "x", 0 0, v00000209412ba9b0_0;  alias, 1 drivers
v00000209412baaf0_0 .net "z", 0 0, L_00000209412d32c0;  alias, 1 drivers
v000002094132cfb0_0 .net "z_reg", 0 0, L_00000209412d2ca0;  1 drivers
S_00000209412930c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 98, 3 98 0, S_00000209412cad30;
 .timescale -12 -12;
E_00000209412c3970 .event edge, v000002094132db90_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v000002094132db90_0;
    %nor/r;
    %assign/vec4 v000002094132db90_0, 0;
    %wait E_00000209412c3970;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_00000209412c2390;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000209412ba9b0_0, 0;
    %wait E_00000209412c4070;
    %wait E_00000209412c3430;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000209412ba9b0_0, 0;
    %wait E_00000209412c3430;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000209412ba9b0_0, 0;
    %wait E_00000209412c3430;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000209412ba9b0_0, 0;
    %wait E_00000209412c3430;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000209412ba9b0_0, 0;
    %wait E_00000209412c3430;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000209412ba9b0_0, 0;
    %wait E_00000209412c3430;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000209412ba9b0_0, 0;
    %wait E_00000209412c3430;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000209412ba9b0_0, 0;
    %wait E_00000209412c3430;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000209412ba9b0_0, 0;
    %wait E_00000209412c4070;
    %fork TD_tb.stim1.wavedrom_stop, S_00000209412c26b0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000209412c3b30;
    %vpi_func 3 40 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v00000209412ba9b0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 42 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_00000209412caec0;
T_4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000209412bb090_0, 0, 3;
    %end;
    .thread T_4, $init;
    .scope S_00000209412caec0;
T_5 ;
    %wait E_00000209412c3430;
    %load/vec4 v00000209412bb090_0;
    %parti/s 1, 2, 3;
    %load/vec4 v00000209412baf50_0;
    %xor;
    %load/vec4 v00000209412bb090_0;
    %parti/s 1, 1, 2;
    %inv;
    %load/vec4 v00000209412baf50_0;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000209412bb090_0;
    %parti/s 1, 0, 2;
    %inv;
    %load/vec4 v00000209412baf50_0;
    %or;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000209412bb090_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0000020941292f30;
T_6 ;
    %wait E_00000209412c3430;
    %load/vec4 v00000209412ba910_0;
    %load/vec4 v00000209412ba370_0;
    %xor;
    %assign/vec4 v00000209412ba370_0, 0;
    %load/vec4 v00000209412ba910_0;
    %load/vec4 v00000209412ba870_0;
    %inv;
    %and;
    %assign/vec4 v00000209412ba870_0, 0;
    %load/vec4 v00000209412ba910_0;
    %load/vec4 v00000209412bacd0_0;
    %inv;
    %or;
    %assign/vec4 v00000209412bacd0_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_00000209412cad30;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002094132e270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002094132db90_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_00000209412cad30;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v000002094132e270_0;
    %inv;
    %store/vec4 v000002094132e270_0, 0, 1;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_00000209412cad30;
T_9 ;
    %vpi_call/w 3 74 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 75 "$dumpvars", 32'sb00000000000000000000000000000001, v00000209412bac30_0, v000002094132dd70_0, v000002094132e270_0, v000002094132dff0_0, v000002094132d0f0_0, v000002094132e090_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_00000209412cad30;
T_10 ;
    %load/vec4 v000002094132cd30_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", &PV<v000002094132cd30_0, 64, 32>, &PV<v000002094132cd30_0, 32, 32> {0 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 108 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_10.1 ;
    %vpi_call/w 3 110 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v000002094132cd30_0, 128, 32>, &PV<v000002094132cd30_0, 0, 32> {0 0 0};
    %vpi_call/w 3 111 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 112 "$display", "Mismatches: %1d in %1d samples", &PV<v000002094132cd30_0, 128, 32>, &PV<v000002094132cd30_0, 0, 32> {0 0 0};
    %end;
    .thread T_10, $final;
    .scope S_00000209412cad30;
T_11 ;
    %wait E_00000209412c3b30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002094132cd30_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002094132cd30_0, 4, 32;
    %load/vec4 v000002094132cc90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v000002094132cd30_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 123 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002094132cd30_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002094132cd30_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002094132cd30_0, 4, 32;
T_11.0 ;
    %load/vec4 v000002094132d0f0_0;
    %load/vec4 v000002094132d0f0_0;
    %load/vec4 v000002094132e090_0;
    %xor;
    %load/vec4 v000002094132d0f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v000002094132cd30_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 127 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002094132cd30_0, 4, 32;
T_11.6 ;
    %load/vec4 v000002094132cd30_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002094132cd30_0, 4, 32;
T_11.4 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000209412cad30;
T_12 ;
    %delay 1000000, 0;
    %vpi_call/w 3 135 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 136 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob074_ece241_2014_q4_test.sv";
    "dataset_code-complete-iccad2023/Prob074_ece241_2014_q4_ref.sv";
    "results\gemma3_12b_0shot_temp0.0\Prob074_ece241_2014_q4/Prob074_ece241_2014_q4_sample01.sv";
