#pragma once
#include "dcc/bitutils.h"

#define MSM6250_REG_FLASH_BUFFER 0x0
#define MSM6250_REG_FLASH_CMD 0x300
#define MSM6250_REG_FLASH_ADDR 0x304
#define MSM6250_REG_FLASH_STATUS 0x308
#define MSM6250_REG_FLASH_CFG1 0x31C
#define MSM6250_REG_FLASH_SPARE_DATA 0x320

#define MSM6250_CMD_FLASH_RESET 0
#define MSM6250_CMD_FLASH_PAGE_READ 1
#define MSM6250_CMD_FLASH_FLAG_READ 2
#define MSM6250_CMD_FLASH_PAGE_WRITE 3
#define MSM6250_CMD_FLASH_BLOCK_ERASE 4
#define MSM6250_CMD_FLASH_ID_FETCH 5
#define MSM6250_CMD_FLASH_STATUS_CHECK 6
#define MSM6250_CMD_FLASH_RESET_NAND 7

bitmask MSM6250_ADDR_SPARE_AREA_BYTE_ADDRESS = {0, 0x3f};
bitmask MSM6250_ADDR_FLASH_PAGE_ADDRESS = {9, 0x7fffff};

bitmask MSM6250_CMD_OP_CMD = {0, 0x7};
bitmask MSM6250_CMD_SW_CMD_EN = {3, 0x1};
bitmask MSM6250_CMD_SW_CMD_VAL = {4, 0xff};
bitmask MSM6250_CMD_SW_CMD_ADDR_SEL = {12, 0x1};
bitmask MSM6250_CMD_SW_CMD1_REPLACE = {13, 0x1};
bitmask MSM6250_CMD_SW_CMD2_REPLACE = {14, 0x1};

bitmask MSM6250_STATUS_OP_STATUS = {0, 0x7};
bitmask MSM6250_STATUS_OP_ERR = {3, 0x1};
bitmask MSM6250_STATUS_CORRECTABLE_ERROR = {4, 0x1};
bitmask MSM6250_STATUS_READY_BUSY_N = {5, 0x1};
bitmask MSM6250_STATUS_ECC_SELF_ERR = {6, 0x1};
bitmask MSM6250_STATUS_WRITE_OP_RESULT = {7, 0x1};
bitmask MSM6250_STATUS_OP_FAILURE = {0, 0x88};
bitmask MSM6250_STATUS_READY_BUSY_N_STATUS = {13, 0x1};
bitmask MSM6250_STATUS_WRITE_PROTECT = {14, 0x1};
bitmask MSM6250_STATUS_NAND_DEVID = {15, 0xff};
bitmask MSM6250_STATUS_NAND_MFRID = {23, 0xff};
bitmask MSM6250_STATUS_READ_ERROR = {31, 0x1};

bitmask MSM6250_CONFIG_ECC_DISABLED = {0, 0x1};
bitmask MSM6250_CONFIG_BUSFREE_SUPPORT_SELECT = {1, 0x1};
bitmask MSM6250_CONFIG_ECC_HALT_DIS = {2, 0x1};
bitmask MSM6250_CONFIG_CLK_HALT_DIS = {3, 0x1};
bitmask MSM6250_CONFIG_WIDE_NAND = {5, 0x1};
bitmask MSM6250_CONFIG_BUFFER_MEM_WRITE_WAIT = {6, 0x1};
bitmask MSM6250_CONFIG_ECC_ERR_SELF_DETECT = {7, 0x1};
bitmask MSM6250_CONFIG_NAND_RECOVERY_CYCLE = {8, 0x7};

bitmask MSM6550_CONFIG2_ID_RD_SETUP = {0, 0x1f};
bitmask MSM6550_CONFIG2_RD_SETUP = {5, 0x1f};
bitmask MSM6550_CONFIG2_RD_ACTIVE = {10, 0x1f};
bitmask MSM6550_CONFIG2_WR_HOLD = {15, 0x1f};
bitmask MSM6550_CONFIG2_WR_ACTIVE = {20, 0x1f};
bitmask MSM6550_CONFIG2_WR_SETUP = {25, 0x1f};