
----------Begin Simulation Statistics ----------
sim_seconds                                  1.390567                       # Number of seconds simulated
sim_ticks                                1390567033500                       # Number of ticks simulated
final_tick                               1390567033500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 583114                       # Simulator instruction rate (inst/s)
host_op_rate                                   850108                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1621719371                       # Simulator tick rate (ticks/s)
host_mem_usage                                 835392                       # Number of bytes of host memory used
host_seconds                                   857.46                       # Real time elapsed on the host
sim_insts                                   500000001                       # Number of instructions simulated
sim_ops                                     728937824                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           56000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       156734112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          156790112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        56000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         56000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     80159456                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        80159456                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1750                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          4897941                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4899691                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       2504983                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2504983                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              40271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          112712374                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             112752646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         40271                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            40271                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        57645158                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             57645158                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        57645158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             40271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         112712374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            170397803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     4899691                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2504983                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4899691                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2504983                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              313487488                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   92736                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                99336960                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               156790112                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             80159456                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1449                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                952823                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs      2360361                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            308395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            306580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            307175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            303658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            303410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            303409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            306346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            304578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            302016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            301855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           305504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           306151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           309677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           308244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           308678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           312566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             97987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             97472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             98694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             96378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             95841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             95202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             96967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             96471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             95501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             95560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            96803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            96598                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            97542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            97559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            98098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            99467                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1386241263500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5               4899691                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5              2504983                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4832705                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   32769                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   32768                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  18232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  19457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  93371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  94527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  94651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  94640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  94634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  94637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  94634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  94634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  94649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  94656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  94708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  95125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  95101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  94640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  95184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  94652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1165199                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    354.295230                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   185.537724                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   380.692675                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       532262     45.68%     45.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       172815     14.83%     60.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        57596      4.94%     65.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        33280      2.86%     68.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        73108      6.27%     74.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        16948      1.45%     76.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        37329      3.20%     79.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        27144      2.33%     81.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       214717     18.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1165199                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        94630                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.760964                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     42.996883                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    142.975942                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        94587     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047           31      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-11263            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-14335            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-15359            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::21504-22527            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-23551            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         94630                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        94630                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.402198                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.383552                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.801081                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            75178     79.44%     79.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1210      1.28%     80.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            17888     18.90%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              343      0.36%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               10      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         94630                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  35468457750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            127310495250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                24491210000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      7241.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25991.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       225.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        71.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    112.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     57.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.32                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.02                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  4064363                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1220820                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.98                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.65                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     187211.65                       # Average gap between requests
system.mem_ctrls.pageHitRate                    81.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               4361288400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               2379671250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             19059697800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             5022077760                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          90824747520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         447452901585                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         441834778500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1010935162815                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            726.997439                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 731553964500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   46433920000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  612574335500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               4447616040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2426774625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             19146589800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             5035789440                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          90824747520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         451805319270                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         438016868250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1011703704945                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            727.550124                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 725145920250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   46433920000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  618982379750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                   89                       # Number of system calls
system.cpu.numCycles                       2781134067                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000001                       # Number of instructions committed
system.cpu.committedOps                     728937824                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             727310589                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                    843                       # Number of float alu accesses
system.cpu.num_func_calls                     1427761                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     32105501                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    727310589                       # number of integer instructions
system.cpu.num_fp_insts                           843                       # number of float instructions
system.cpu.num_int_register_reads          1714991297                       # number of times the integer registers were read
system.cpu.num_int_register_writes          612733141                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 1319                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 577                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            181720629                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           264518979                       # number of times the CC registers were written
system.cpu.num_mem_refs                     304821783                       # number of memory refs
system.cpu.num_load_insts                   228115222                       # Number of load instructions
system.cpu.num_store_insts                   76706561                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2781134067                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          38073397                       # Number of branches fetched
system.cpu.op_class::No_OpClass                960306      0.13%      0.13% # Class of executed instruction
system.cpu.op_class::IntAlu                 423024114     58.03%     58.16% # Class of executed instruction
system.cpu.op_class::IntMult                   130951      0.02%     58.18% # Class of executed instruction
system.cpu.op_class::IntDiv                       140      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatAdd                     530      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::MemRead                228115222     31.29%     89.48% # Class of executed instruction
system.cpu.op_class::MemWrite                76706561     10.52%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  728937824                       # Class of executed instruction
system.cpu.dcache.tags.replacements           6916906                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2021.177954                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           297902843                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           6918954                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             43.056052                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle       21964129500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2021.177954                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.986903                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.986903                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           66                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          491                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1486                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         311740751                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        311740751                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    223919035                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       223919035                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     73983808                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       73983808                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     297902843                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        297902843                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    297902843                       # number of overall hits
system.cpu.dcache.overall_hits::total       297902843                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      4130664                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       4130664                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      2722754                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2722754                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data        65536                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        65536                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data      6853418                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        6853418                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      6918954                       # number of overall misses
system.cpu.dcache.overall_misses::total       6918954                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 211424181500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 211424181500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 193222845500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 193222845500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 404647027000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 404647027000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 404647027000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 404647027000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    228049699                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    228049699                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     76706562                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     76706562                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data        65536                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        65536                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    304756261                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    304756261                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    304821797                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    304821797                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.018113                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018113                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.035496                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.035496                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.022488                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.022488                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.022698                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.022698                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 51184.066654                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51184.066654                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 70965.957813                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70965.957813                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 59043.097473                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59043.097473                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 58483.844090                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58483.844090                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      3474766                       # number of writebacks
system.cpu.dcache.writebacks::total           3474766                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      4130664                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      4130664                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      2722754                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2722754                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data        65536                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        65536                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      6853418                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6853418                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      6918954                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6918954                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 207293517500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 207293517500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 190500091500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 190500091500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data   4976930000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   4976930000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 397793609000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 397793609000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 402770539000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 402770539000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.018113                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018113                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.035496                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.035496                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.022488                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.022488                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.022698                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022698                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 50184.066654                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50184.066654                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 69965.957813                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69965.957813                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 75941.925049                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 75941.925049                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 58043.097473                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58043.097473                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 58212.634309                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58212.634309                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements               181                       # number of replacements
system.cpu.icache.tags.tagsinuse           971.898956                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           687817028                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1777                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          387066.419809                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   971.898956                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.237280                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.237280                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1596                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1596                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.389648                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         687820582                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        687820582                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    687817028                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       687817028                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     687817028                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        687817028                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    687817028                       # number of overall hits
system.cpu.icache.overall_hits::total       687817028                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1777                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1777                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1777                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1777                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1777                       # number of overall misses
system.cpu.icache.overall_misses::total          1777                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    134613000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    134613000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    134613000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    134613000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    134613000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    134613000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    687818805                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    687818805                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    687818805                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    687818805                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    687818805                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    687818805                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 75752.954418                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75752.954418                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 75752.954418                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75752.954418                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 75752.954418                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75752.954418                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks          181                       # number of writebacks
system.cpu.icache.writebacks::total               181                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1777                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1777                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1777                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1777                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1777                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1777                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    132836000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    132836000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    132836000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    132836000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    132836000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    132836000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 74752.954418                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74752.954418                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 74752.954418                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74752.954418                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 74752.954418                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74752.954418                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   4887523                       # number of replacements
system.l2.tags.tagsinuse                 31558.147844                       # Cycle average of tags in use
system.l2.tags.total_refs                     6094615                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4920203                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.238692                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              468194434500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    15535.722257                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         12.588229                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      16009.837358                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.474113                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000384                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.488581                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.963078                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32680                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          196                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32460                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.997314                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  21480774                       # Number of tag accesses
system.l2.tags.data_accesses                 21480774                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      3474766                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3474766                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          181                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              181                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             346265                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                346265                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              27                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 27                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1674748                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1674748                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    27                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               2021013                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2021040                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   27                       # number of overall hits
system.l2.overall_hits::cpu.data              2021013                       # number of overall hits
system.l2.overall_hits::total                 2021040                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data          2376489                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2376489                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1750                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1750                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      2521452                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2521452                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1750                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             4897941                       # number of demand (read+write) misses
system.l2.demand_misses::total                4899691                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1750                       # number of overall misses
system.l2.overall_misses::cpu.data            4897941                       # number of overall misses
system.l2.overall_misses::total               4899691                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data 182780178000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  182780178000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    129886000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    129886000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 188391293500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 188391293500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     129886000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  371171471500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     371301357500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    129886000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 371171471500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    371301357500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      3474766                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3474766                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          181                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          181                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        2722754                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2722754                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1777                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1777                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      4196200                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       4196200                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1777                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           6918954                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6920731                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1777                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          6918954                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6920731                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.872825                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.872825                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.984806                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.984806                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.600889                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.600889                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.984806                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.707902                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.707973                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.984806                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.707902                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.707973                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 76911.855262                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76911.855262                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 74220.571429                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 74220.571429                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 74715.399500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74715.399500                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 74220.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 75781.123435                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75780.566060                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 74220.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 75781.123435                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75780.566060                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              2504983                       # number of writebacks
system.l2.writebacks::total                   2504983                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks        95073                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         95073                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data      2376489                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2376489                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1750                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1750                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      2521452                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2521452                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1750                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        4897941                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4899691                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1750                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       4897941                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4899691                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data 159015288000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 159015288000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    112386000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    112386000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 163176773500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 163176773500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    112386000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 322192061500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 322304447500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    112386000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 322192061500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 322304447500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.872825                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.872825                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.984806                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.984806                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.600889                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.600889                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.984806                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.707902                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.707973                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.984806                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.707902                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.707973                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 66911.855262                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66911.855262                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 64220.571429                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64220.571429                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 64715.399500                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64715.399500                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 64220.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 65781.123435                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65780.566060                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 64220.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 65781.123435                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65780.566060                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp            2523202                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2504983                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2360361                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2376489                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2376489                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2523202                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     14664726                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     14664726                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               14664726                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    236949568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    236949568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               236949568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           9765035                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9765035    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             9765035                       # Request fanout histogram
system.membus.reqLayer2.occupancy         14775003000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        16169714750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     13837818                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      6917087                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         117252                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       117252                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           4197977                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5979749                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          181                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5824679                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2722754                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2722754                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1777                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      4196200                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3735                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     20754813                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              20758548                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        62656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    332599040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              332661696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4887523                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         11808254                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.009930                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.099152                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               11691001     99.01%     99.01% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 117253      0.99%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           11808254                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8656382500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1777000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6918954000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
