// Seed: 11079348
module module_0;
  assign id_1 = 1;
  assign module_1.id_4 = 0;
  assign id_1 = id_1;
endmodule
module module_1 (
    output supply1 id_0,
    output wor id_1,
    input tri1 id_2,
    input supply0 id_3,
    input tri0 id_4,
    output supply1 id_5,
    output tri0 id_6,
    output tri id_7,
    input supply1 id_8,
    output wand id_9,
    input tri1 id_10
);
  assign id_1 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wire id_0,
    output tri1 id_1,
    input wor id_2,
    input supply0 id_3,
    output uwire id_4,
    input supply0 id_5,
    input uwire id_6,
    output uwire id_7,
    inout tri1 id_8,
    input supply0 id_9,
    input wand id_10,
    input uwire id_11,
    input tri0 id_12,
    output wor id_13,
    output wand id_14,
    output supply1 id_15,
    input supply1 id_16,
    input tri0 id_17
    , id_37,
    output wor id_18,
    input uwire id_19,
    output supply0 id_20,
    output uwire id_21,
    output supply0 id_22,
    output wand id_23,
    input tri id_24,
    output wand id_25
    , id_38,
    input tri1 id_26,
    input wand id_27,
    input supply1 id_28,
    input tri1 id_29,
    output tri1 id_30,
    input wire id_31,
    input wire id_32,
    input tri0 id_33,
    input tri id_34,
    output tri id_35
);
  assign id_14 = 1 ? id_37 : id_32;
  assign id_4  = 1;
  wire id_39;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
