m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/MentorGraphics/examples
T_opt
!s110 1520081310
VYTB<>Dz1GZF653UFJc1zE1
04 15 4 work test_SIMON_3264 fast 0
=1-0050569d4bc9-5a9a999d-3d4-f78c
o-quiet -auto_acc_if_foreign -work work
Z1 tCvgOpt 0
n@_opt
OL;O;10.6a;65
R0
vSIMON_128128
Z2 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z3 !s110 1523343163
!i10b 1
!s100 OfJgESRhUSV;YNCUV_HiQ2
IE3=C4S@MDQ55_g9e2_Z7X3
Z4 VDg1SIo80bB@j0V0VzS_@n1
!s105 SIMON_128128_sv_unit
S1
Z5 dC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation
Z6 w1520802116
8C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_128128.sv
FC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_128128.sv
L0 1
Z7 OV;L;10.5b;63
r1
!s85 0
31
Z8 !s108 1523343163.000000
!s107 C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_128128.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_128128.sv|
!i113 1
Z9 o-work work -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
n@s@i@m@o@n_128128
vSIMON_128192
R2
R3
!i10b 1
!s100 LV:RAdWI8>W2b`cFMK[?L0
IiHSER9K3ccXXF_TBP3DRb0
R4
!s105 SIMON_128192_sv_unit
S1
R5
R6
8C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_128192.sv
FC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_128192.sv
L0 1
R7
r1
!s85 0
31
R8
!s107 C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_128192.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_128192.sv|
!i113 1
R9
R1
n@s@i@m@o@n_128192
vSIMON_128256
R2
R3
!i10b 1
!s100 im^dS`;RjaVGX=0YJ`<lb0
I?nXaSS_4ioBUo]jQn305Q2
R4
!s105 SIMON_128256_sv_unit
S1
R5
R6
8C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_128256.sv
FC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_128256.sv
L0 1
R7
r1
!s85 0
31
R8
!s107 C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_128256.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_128256.sv|
!i113 1
R9
R1
n@s@i@m@o@n_128256
vSIMON_3264
R2
Z10 !s110 1523343162
!i10b 1
!s100 TH?LR94;:MZfE4TP=PkXf1
IbEA@kdhhEWzzbOzeG]??o1
R4
!s105 SIMON_3264_sv_unit
S1
R5
w1523341471
8C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_3264.sv
FC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_3264.sv
L0 1
R7
r1
!s85 0
31
Z11 !s108 1523343162.000000
!s107 C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_3264.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_3264.sv|
!i113 1
R9
R1
n@s@i@m@o@n_3264
vSIMON_4872
R2
R10
!i10b 1
!s100 Ij3SbHk@V:Zf4WKEb^K5G1
IN]QBZ6WTahz2WYP`l2FL80
R4
!s105 SIMON_4872_sv_unit
S1
R5
R6
8C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_4872.sv
FC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_4872.sv
L0 1
R7
r1
!s85 0
31
R11
!s107 C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_4872.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_4872.sv|
!i113 1
R9
R1
n@s@i@m@o@n_4872
vSIMON_4896
R2
R10
!i10b 1
!s100 4Gn89n^2YbX0RN0SP]jdR0
I[ZLJkS56n@BiE]l<T?07E3
R4
!s105 SIMON_4896_sv_unit
S1
R5
R6
8C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_4896.sv
FC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_4896.sv
L0 1
R7
r1
!s85 0
31
R11
!s107 C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_4896.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_4896.sv|
!i113 1
R9
R1
n@s@i@m@o@n_4896
vSIMON_64128
R2
R10
!i10b 1
!s100 Q:JI``ABhoM:3?=TK0QM=1
I;8XfXiGiF?]ijGIJVaYMH0
R4
!s105 SIMON_64128_sv_unit
S1
R5
R6
8C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_64128.sv
FC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_64128.sv
L0 1
R7
r1
!s85 0
31
R11
!s107 C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_64128.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_64128.sv|
!i113 1
R9
R1
n@s@i@m@o@n_64128
vSIMON_6496
R2
R10
!i10b 1
!s100 =LS@ggLzGL?bJfMi^M=BT2
I_QLHolZ[i:ODSaoJ89I]G3
R4
!s105 SIMON_6496_sv_unit
S1
R5
R6
8C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_6496.sv
FC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_6496.sv
L0 1
R7
r1
!s85 0
31
R11
!s107 C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_6496.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_6496.sv|
!i113 1
R9
R1
n@s@i@m@o@n_6496
vSIMON_96144
R2
R3
!i10b 1
!s100 FG[b^d];HhRQX_Y5J_d3U0
I?Zj9O?Ogac>Vk`N^>`aj32
R4
!s105 SIMON_96144_sv_unit
S1
R5
R6
8C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_96144.sv
FC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_96144.sv
L0 1
R7
r1
!s85 0
31
R11
!s107 C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_96144.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_96144.sv|
!i113 1
R9
R1
n@s@i@m@o@n_96144
vSIMON_9696
R2
R10
!i10b 1
!s100 PTG[^dM4T2Wm=MA5882^_2
I`Gi_3TIM6e[]nE;g<DaW=0
R4
!s105 SIMON_9696_sv_unit
S1
R5
Z12 w1520802117
8C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_9696.sv
FC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_9696.sv
L0 1
R7
r1
!s85 0
31
R11
!s107 C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_9696.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_9696.sv|
!i113 1
R9
R1
n@s@i@m@o@n_9696
vSIMON_control
R2
R10
!i10b 1
!s100 <TES^bO9M8j[@deM;=Wf83
IdB1HL<OGmGh645l49X<3U1
R4
!s105 SIMON_control_sv_unit
S1
R5
R12
8C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_control.sv
FC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_control.sv
L0 1
R7
r1
!s85 0
31
Z13 !s108 1523343161.000000
!s107 C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_control.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_control.sv|
!i113 1
R9
R1
n@s@i@m@o@n_control
vSIMON_dataIN
R2
!s110 1523345490
!i10b 1
!s100 C[znjF_7FU<eoWAN;bc>T0
IC_4HIkd^]mZf2R:hedb<;1
R4
!s105 SIMON_dataIN_sv_unit
S1
R5
w1523345487
8C:\Users\lewis\Documents\Part III\COMP3200\3rd-Year-Project\Development\SIMON\System Verilog\SIMON_final0\Source\SIMON_dataIN.sv
FC:\Users\lewis\Documents\Part III\COMP3200\3rd-Year-Project\Development\SIMON\System Verilog\SIMON_final0\Source\SIMON_dataIN.sv
L0 1
R7
r1
!s85 0
31
!s108 1523345490.000000
!s107 C:\Users\lewis\Documents\Part III\COMP3200\3rd-Year-Project\Development\SIMON\System Verilog\SIMON_final0\Source\SIMON_dataIN.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:\Users\lewis\Documents\Part III\COMP3200\3rd-Year-Project\Development\SIMON\System Verilog\SIMON_final0\Source\SIMON_dataIN.sv|
!i113 1
R9
R1
n@s@i@m@o@n_data@i@n
vSIMON_function
R2
Z14 !s110 1523343161
!i10b 1
!s100 `B_Ij5z3BeP5]Z[Lk:EA>3
I7X;beX@i37LgE[@c:KzY90
R4
!s105 SIMON_function_sv_unit
S1
R5
R12
8C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_function.sv
FC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_function.sv
L0 1
R7
r1
!s85 0
31
R13
!s107 C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_function.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_function.sv|
!i113 1
R9
R1
n@s@i@m@o@n_function
vSIMON_keyexpansion
R2
R14
!i10b 1
!s100 nDDngBWUiB^PJ;kdKjHM?2
IM^L?>IzS[We]K;MC4:NH`3
R4
!s105 SIMON_keyexpansion_sv_unit
S1
R5
R12
8C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_keyexpansion.sv
FC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_keyexpansion.sv
L0 1
R7
r1
!s85 0
31
R13
!s107 C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_keyexpansion.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_keyexpansion.sv|
!i113 1
R9
R1
n@s@i@m@o@n_keyexpansion
vSIMON_round
R2
R14
!i10b 1
!s100 o4RkODRK<Lg@5?;Vi4i6E2
I<2:`Ri5A466Vn]KZdaFl:1
R4
!s105 SIMON_round_sv_unit
S1
R5
R12
8C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_round.sv
FC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_round.sv
L0 1
R7
r1
!s85 0
31
R13
!s107 C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_round.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_round.sv|
!i113 1
R9
R1
n@s@i@m@o@n_round
vtest_SIMON_128128
R2
Z15 !s110 1523343164
!i10b 1
!s100 LGA;S9P9Ogz4WD=DBk;On3
IaRI>nALbRl0@n8ZnUJ_1:3
R4
!s105 test_SIMON_128128_sv_unit
S1
R5
R6
8C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_128128.sv
FC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_128128.sv
L0 1
R7
r1
!s85 0
31
Z16 !s108 1523343164.000000
!s107 C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_128128.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_128128.sv|
!i113 1
R9
R1
ntest_@s@i@m@o@n_128128
vtest_SIMON_128192
R2
R15
!i10b 1
!s100 WS0SV5aM2`_9cdii3DRLe0
IQc?NmTBI3E=WC_jUZheR11
R4
!s105 test_SIMON_128192_sv_unit
S1
R5
R6
8C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_128192.sv
FC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_128192.sv
L0 1
R7
r1
!s85 0
31
R16
!s107 C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_128192.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_128192.sv|
!i113 1
R9
R1
ntest_@s@i@m@o@n_128192
vtest_SIMON_128256
R2
R15
!i10b 1
!s100 YezQH1cYY`cn5G2K=U`F32
I5FIODBnU7a=oaU5=Pb3WZ1
R4
Z17 !s105 test_SIMON_128256_sv_unit
S1
R5
R6
8C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_128256.sv
FC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_128256.sv
L0 1
R7
r1
!s85 0
31
R16
!s107 C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_128256.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_128256.sv|
!i113 1
R9
R1
ntest_@s@i@m@o@n_128256
vtest_SIMON_3128256
R2
!s110 1520335059
!i10b 1
!s100 Me>h9lRIVfNobU776UO4R0
IN>bXW69<JjNCVC2jYm^LT2
R4
R17
S1
Z18 dC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation
w1520335056
8C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_128256.sv
FC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_128256.sv
L0 1
R7
r1
!s85 0
31
!s108 1520335059.000000
!s107 C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_128256.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_128256.sv|
!i113 1
R9
R1
ntest_@s@i@m@o@n_3128256
vtest_SIMON_3264
R2
R3
!i10b 1
!s100 Z:7]H=3[3;H>CS5lYm8YQ0
IXTfSeKPPYf1IFLf768Ch83
R4
!s105 test_SIMON_3264_sv_unit
S1
R5
R6
8C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_3264.sv
FC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_3264.sv
L0 1
R7
r1
!s85 0
31
R8
!s107 C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_3264.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_3264.sv|
!i113 1
R9
R1
ntest_@s@i@m@o@n_3264
vtest_SIMON_3896
R2
!s110 1520333602
!i10b 1
!s100 fkhIFC5o;Ye[dL36nH;a@3
IU^0HAIc:4G:e<Wb`[Az;k0
R4
Z19 !s105 test_SIMON_4896_sv_unit
S1
R18
w1520333599
8C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_4896.sv
FC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_4896.sv
L0 1
R7
r1
!s85 0
31
!s108 1520333602.000000
!s107 C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_4896.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_4896.sv|
!i113 1
R9
R1
ntest_@s@i@m@o@n_3896
vtest_SIMON_4872
R2
R3
!i10b 1
!s100 RfKIUoA7K>EBn<KJCZ]NC1
IV8c2>HZI1:Oh?Ro6KNXT43
R4
!s105 test_SIMON_4872_sv_unit
S1
R5
R6
8C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_4872.sv
FC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_4872.sv
L0 1
R7
r1
!s85 0
31
R8
!s107 C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_4872.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_4872.sv|
!i113 1
R9
R1
ntest_@s@i@m@o@n_4872
vtest_SIMON_4896
R2
R3
!i10b 1
!s100 EVB^F:^<fJEC5J9_bi;hP2
I]2>D7R8hENY:=<Y6VcJ>H2
R4
R19
S1
R5
R6
8C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_4896.sv
FC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_4896.sv
L0 1
R7
r1
!s85 0
31
R8
!s107 C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_4896.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_4896.sv|
!i113 1
R9
R1
ntest_@s@i@m@o@n_4896
vtest_SIMON_64128
R2
R15
!i10b 1
!s100 Zz1C@n4gQ;mK<bh>U7:A>0
Ij9B4di0n3VZG0I`1SGU1B1
R4
!s105 test_SIMON_64128_sv_unit
S1
R5
R6
8C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_64128.sv
FC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_64128.sv
L0 1
R7
r1
!s85 0
31
R16
!s107 C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_64128.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_64128.sv|
!i113 1
R9
R1
ntest_@s@i@m@o@n_64128
vtest_SIMON_6496
R2
R3
!i10b 1
!s100 9>S8QAHRaFL<=iJ954^g03
I]k7;ZeGLNa3J<[E85A2D50
R4
!s105 test_SIMON_6496_sv_unit
S1
R5
R6
8C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_6496.sv
FC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_6496.sv
L0 1
R7
r1
!s85 0
31
R8
!s107 C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_6496.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_6496.sv|
!i113 1
R9
R1
ntest_@s@i@m@o@n_6496
vtest_SIMON_96144
R2
R15
!i10b 1
!s100 TZ8C3:?D6?hoH]2B=Vb=D0
IWjbG:g`z^G6IcJQJSg9FG2
R4
!s105 test_SIMON_96144_sv_unit
S1
R5
R6
8C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_96144.sv
FC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_96144.sv
L0 1
R7
r1
!s85 0
31
R16
!s107 C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_96144.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_96144.sv|
!i113 1
R9
R1
ntest_@s@i@m@o@n_96144
vtest_SIMON_9696
R2
R15
!i10b 1
!s100 T0BIEG=aFJ]Y7c[:jLX`A3
IM2:BX84@Bj<_UgNH__NL<2
R4
!s105 test_SIMON_9696_sv_unit
S1
R5
R6
8C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_9696.sv
FC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_9696.sv
L0 1
R7
r1
!s85 0
31
R8
!s107 C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_9696.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_9696.sv|
!i113 1
R9
R1
ntest_@s@i@m@o@n_9696
vtest_SIMON_dataIN
R2
!s110 1523344888
!i10b 1
!s100 l1NhQ;60N58`d8VO2e6S83
I2aoTg2Z`CO6hJhV6IzYTM1
R4
!s105 test_SIMON_dataIN_sv_unit
S1
R5
w1523344884
8C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_dataIN.sv
FC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_dataIN.sv
L0 1
R7
r1
!s85 0
31
!s108 1523344888.000000
!s107 C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_dataIN.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_dataIN.sv|
!i113 1
R9
R1
ntest_@s@i@m@o@n_data@i@n
Xtest_SIMON_dataIN_sv_unit
R2
!s110 1523027109
!i10b 1
!s100 gESoj5hgcW2T5_FkTILNK3
IV<c:V3G6BinWUHTEjB4:U3
VV<c:V3G6BinWUHTEjB4:U3
!i103 1
S1
R18
w1523027101
8C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_dataIN.sv
FC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_dataIN.sv
L0 41
R7
r1
!s85 0
31
!s108 1523027109.000000
!s107 C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_dataIN.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_dataIN.sv|
!i113 1
R9
R1
ntest_@s@i@m@o@n_data@i@n_sv_unit
