#! /usr/local/Cellar/icarus-verilog/10.1.1/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fe903409240 .scope module, "TestBench" "TestBench" 2 4;
 .timescale 0 0;
v0x7fe903419440_0 .var "CLK", 0 0;
v0x7fe9034194e0_0 .var "x", 15 0;
v0x7fe9034195a0_0 .net "y", 31 0, v0x7fe9034192c0_0;  1 drivers
E_0x7fe903404fc0 .event posedge, v0x7fe903419440_0;
S_0x7fe9034093a0 .scope module, "S" "Sign_Extend" 2 13, 3 3 0, S_0x7fe903409240;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
v0x7fe903402e30_0 .net "data_i", 15 0, v0x7fe9034194e0_0;  1 drivers
v0x7fe9034192c0_0 .var "data_o", 31 0;
v0x7fe903419360_0 .var/i "i", 31 0;
E_0x7fe903403580 .event edge, v0x7fe903419360_0, v0x7fe903402e30_0;
    .scope S_0x7fe9034093a0;
T_0 ;
    %wait E_0x7fe903403580;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x7fe903419360_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x7fe903419360_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x7fe903402e30_0;
    %parti/s 1, 15, 5;
    %ix/getv/s 4, v0x7fe903419360_0;
    %store/vec4 v0x7fe9034192c0_0, 4, 1;
    %load/vec4 v0x7fe903419360_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe903419360_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0x7fe903402e30_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe9034192c0_0, 4, 16;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fe903409240;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe903419440_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x7fe903409240;
T_2 ;
    %delay 10, 0;
    %load/vec4 v0x7fe903419440_0;
    %inv;
    %store/vec4 v0x7fe903419440_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fe903409240;
T_3 ;
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0x7fe9034194e0_0, 0, 16;
    %delay 20, 0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fe9034194e0_0, 0, 16;
    %delay 20, 0;
    %pushi/vec4 32776, 0, 16;
    %store/vec4 v0x7fe9034194e0_0, 0, 16;
    %delay 20, 0;
    %vpi_call 2 23 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x7fe903409240;
T_4 ;
    %wait E_0x7fe903404fc0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fe903409240;
T_5 ;
    %vpi_call 2 32 "$dumpfile", "result.vcd" {0 0 0};
    %vpi_call 2 33 "$dumpvars" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "handmade_testbench.v";
    "./Sign_Extend.v";
