{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1558830947651 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1558830947652 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 25 21:35:47 2019 " "Processing started: Sat May 25 21:35:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1558830947652 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1558830947652 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de0_lite -c de0_lite " "Command: quartus_map --read_settings_files=on --write_settings_files=off de0_lite -c de0_lite" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1558830947653 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1558830948022 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "sevenSeg.vhd " "Can't analyze file -- file sevenSeg.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1558830961323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lite.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de0_lite.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0_lite-rtl " "Found design unit 1: de0_lite-rtl" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/python_aux/ROM_Generator/de0_lite/de0_lite.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558830961808 ""} { "Info" "ISGN_ENTITY_NAME" "1 de0_lite " "Found entity 1: de0_lite" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/python_aux/ROM_Generator/de0_lite/de0_lite.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558830961808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558830961808 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de0_lite " "Elaborating entity \"de0_lite\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1558830961879 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_ADDR de0_lite.vhd(22) " "VHDL Signal Declaration warning at de0_lite.vhd(22): used implicit default value for signal \"DRAM_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/python_aux/ROM_Generator/de0_lite/de0_lite.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558830961882 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_BA de0_lite.vhd(23) " "VHDL Signal Declaration warning at de0_lite.vhd(23): used implicit default value for signal \"DRAM_BA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/python_aux/ROM_Generator/de0_lite/de0_lite.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558830961882 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CAS_N de0_lite.vhd(24) " "VHDL Signal Declaration warning at de0_lite.vhd(24): used implicit default value for signal \"DRAM_CAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/python_aux/ROM_Generator/de0_lite/de0_lite.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558830961882 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CKE de0_lite.vhd(25) " "VHDL Signal Declaration warning at de0_lite.vhd(25): used implicit default value for signal \"DRAM_CKE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/python_aux/ROM_Generator/de0_lite/de0_lite.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558830961882 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CLK de0_lite.vhd(26) " "VHDL Signal Declaration warning at de0_lite.vhd(26): used implicit default value for signal \"DRAM_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/python_aux/ROM_Generator/de0_lite/de0_lite.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558830961883 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CS_N de0_lite.vhd(27) " "VHDL Signal Declaration warning at de0_lite.vhd(27): used implicit default value for signal \"DRAM_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/python_aux/ROM_Generator/de0_lite/de0_lite.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558830961883 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_LDQM de0_lite.vhd(29) " "VHDL Signal Declaration warning at de0_lite.vhd(29): used implicit default value for signal \"DRAM_LDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/python_aux/ROM_Generator/de0_lite/de0_lite.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558830961883 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_RAS_N de0_lite.vhd(30) " "VHDL Signal Declaration warning at de0_lite.vhd(30): used implicit default value for signal \"DRAM_RAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/python_aux/ROM_Generator/de0_lite/de0_lite.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558830961883 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_UDQM de0_lite.vhd(31) " "VHDL Signal Declaration warning at de0_lite.vhd(31): used implicit default value for signal \"DRAM_UDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/python_aux/ROM_Generator/de0_lite/de0_lite.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558830961883 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RAM_WE_N de0_lite.vhd(32) " "VHDL Signal Declaration warning at de0_lite.vhd(32): used implicit default value for signal \"RAM_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/python_aux/ROM_Generator/de0_lite/de0_lite.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558830961883 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_B de0_lite.vhd(52) " "VHDL Signal Declaration warning at de0_lite.vhd(52): used implicit default value for signal \"VGA_B\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/python_aux/ROM_Generator/de0_lite/de0_lite.vhd" 52 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558830961883 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_G de0_lite.vhd(53) " "VHDL Signal Declaration warning at de0_lite.vhd(53): used implicit default value for signal \"VGA_G\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/python_aux/ROM_Generator/de0_lite/de0_lite.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558830961884 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_HS de0_lite.vhd(54) " "VHDL Signal Declaration warning at de0_lite.vhd(54): used implicit default value for signal \"VGA_HS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/python_aux/ROM_Generator/de0_lite/de0_lite.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558830961884 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_R de0_lite.vhd(55) " "VHDL Signal Declaration warning at de0_lite.vhd(55): used implicit default value for signal \"VGA_R\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/python_aux/ROM_Generator/de0_lite/de0_lite.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558830961884 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_VS de0_lite.vhd(56) " "VHDL Signal Declaration warning at de0_lite.vhd(56): used implicit default value for signal \"VGA_VS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/python_aux/ROM_Generator/de0_lite/de0_lite.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558830961884 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GSENSOR_CS_N de0_lite.vhd(59) " "VHDL Signal Declaration warning at de0_lite.vhd(59): used implicit default value for signal \"GSENSOR_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/python_aux/ROM_Generator/de0_lite/de0_lite.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558830961884 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GSENSOR_SCLK de0_lite.vhd(61) " "VHDL Signal Declaration warning at de0_lite.vhd(61): used implicit default value for signal \"GSENSOR_SCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/python_aux/ROM_Generator/de0_lite/de0_lite.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558830961884 "|de0_lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rom3232_q_integer de0_lite.vhd(87) " "Verilog HDL or VHDL warning at de0_lite.vhd(87): object \"rom3232_q_integer\" assigned a value but never read" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/python_aux/ROM_Generator/de0_lite/de0_lite.vhd" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1558830961884 "|de0_lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_rom_address_integer de0_lite.vhd(103) " "Verilog HDL or VHDL warning at de0_lite.vhd(103): object \"sync_rom_address_integer\" assigned a value but never read" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/python_aux/ROM_Generator/de0_lite/de0_lite.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1558830961885 "|de0_lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_rom_data_out_integer de0_lite.vhd(107) " "Verilog HDL or VHDL warning at de0_lite.vhd(107): object \"sync_rom_data_out_integer\" assigned a value but never read" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/python_aux/ROM_Generator/de0_lite/de0_lite.vhd" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1558830961885 "|de0_lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg3232_data_integer de0_lite.vhd(126) " "Verilog HDL or VHDL warning at de0_lite.vhd(126): object \"reg3232_data_integer\" assigned a value but never read" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/python_aux/ROM_Generator/de0_lite/de0_lite.vhd" 126 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1558830961885 "|de0_lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg3232_q_integer de0_lite.vhd(140) " "Verilog HDL or VHDL warning at de0_lite.vhd(140): object \"reg3232_q_integer\" assigned a value but never read" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/python_aux/ROM_Generator/de0_lite/de0_lite.vhd" 140 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1558830961885 "|de0_lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg32n_data_integer de0_lite.vhd(162) " "Verilog HDL or VHDL warning at de0_lite.vhd(162): object \"reg32n_data_integer\" assigned a value but never read" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/python_aux/ROM_Generator/de0_lite/de0_lite.vhd" 162 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1558830961885 "|de0_lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg32n_q_integer de0_lite.vhd(176) " "Verilog HDL or VHDL warning at de0_lite.vhd(176): object \"reg32n_q_integer\" assigned a value but never read" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/python_aux/ROM_Generator/de0_lite/de0_lite.vhd" 176 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1558830961886 "|de0_lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sevenSeg_dot_logic_vector de0_lite.vhd(204) " "Verilog HDL or VHDL warning at de0_lite.vhd(204): object \"sevenSeg_dot_logic_vector\" assigned a value but never read" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/python_aux/ROM_Generator/de0_lite/de0_lite.vhd" 204 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1558830961886 "|de0_lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sevenSegROM_q_integer_array de0_lite.vhd(247) " "Verilog HDL or VHDL warning at de0_lite.vhd(247): object \"sevenSegROM_q_integer_array\" assigned a value but never read" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/python_aux/ROM_Generator/de0_lite/de0_lite.vhd" 247 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1558830961886 "|de0_lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sevenSegROM_notq_integer_array de0_lite.vhd(251) " "Verilog HDL or VHDL warning at de0_lite.vhd(251): object \"sevenSegROM_notq_integer_array\" assigned a value but never read" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/python_aux/ROM_Generator/de0_lite/de0_lite.vhd" 251 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1558830961887 "|de0_lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mixerN2_input_0_integer de0_lite.vhd(271) " "Verilog HDL or VHDL warning at de0_lite.vhd(271): object \"mixerN2_input_0_integer\" assigned a value but never read" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/python_aux/ROM_Generator/de0_lite/de0_lite.vhd" 271 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1558830961888 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mixerN2_input_0_logic_vector de0_lite.vhd(273) " "VHDL Signal Declaration warning at de0_lite.vhd(273): used implicit default value for signal \"mixerN2_input_0_logic_vector\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/python_aux/ROM_Generator/de0_lite/de0_lite.vhd" 273 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558830961888 "|de0_lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mixerN2_input_1_integer de0_lite.vhd(275) " "Verilog HDL or VHDL warning at de0_lite.vhd(275): object \"mixerN2_input_1_integer\" assigned a value but never read" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/python_aux/ROM_Generator/de0_lite/de0_lite.vhd" 275 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1558830961888 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mixerN2_input_1_logic_vector de0_lite.vhd(277) " "VHDL Signal Declaration warning at de0_lite.vhd(277): used implicit default value for signal \"mixerN2_input_1_logic_vector\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/python_aux/ROM_Generator/de0_lite/de0_lite.vhd" 277 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558830961888 "|de0_lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mixerN2_q_integer de0_lite.vhd(279) " "Verilog HDL or VHDL warning at de0_lite.vhd(279): object \"mixerN2_q_integer\" assigned a value but never read" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/python_aux/ROM_Generator/de0_lite/de0_lite.vhd" 279 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1558830961888 "|de0_lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mixerN3_input_0_integer de0_lite.vhd(300) " "Verilog HDL or VHDL warning at de0_lite.vhd(300): object \"mixerN3_input_0_integer\" assigned a value but never read" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/python_aux/ROM_Generator/de0_lite/de0_lite.vhd" 300 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1558830961889 "|de0_lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mixerN3_input_1_integer de0_lite.vhd(304) " "Verilog HDL or VHDL warning at de0_lite.vhd(304): object \"mixerN3_input_1_integer\" assigned a value but never read" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/python_aux/ROM_Generator/de0_lite/de0_lite.vhd" 304 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1558830961889 "|de0_lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mixerN3_input_2_integer de0_lite.vhd(308) " "Verilog HDL or VHDL warning at de0_lite.vhd(308): object \"mixerN3_input_2_integer\" assigned a value but never read" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/python_aux/ROM_Generator/de0_lite/de0_lite.vhd" 308 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1558830961889 "|de0_lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mixerN3_q_integer de0_lite.vhd(312) " "Verilog HDL or VHDL warning at de0_lite.vhd(312): object \"mixerN3_q_integer\" assigned a value but never read" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/python_aux/ROM_Generator/de0_lite/de0_lite.vhd" 312 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1558830961889 "|de0_lite"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "sevenSegROM_data_logic_vector_array\[5..2\] de0_lite.vhd(245) " "Using initial value X (don't care) for net \"sevenSegROM_data_logic_vector_array\[5..2\]\" at de0_lite.vhd(245)" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/python_aux/ROM_Generator/de0_lite/de0_lite.vhd" 245 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558830961906 "|de0_lite"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "mixerN3_input_1_logic_vector\[9..6\] de0_lite.vhd(306) " "Using initial value X (don't care) for net \"mixerN3_input_1_logic_vector\[9..6\]\" at de0_lite.vhd(306)" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/python_aux/ROM_Generator/de0_lite/de0_lite.vhd" 306 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558830961906 "|de0_lite"}
{ "Warning" "WSGN_SEARCH_FILE" "sevenSegROM.vhd 2 1 " "Using design file sevenSegROM.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenSegROM-rtl " "Found design unit 1: sevenSegROM-rtl" {  } { { "sevenSegROM.vhd" "" { Text "/home/lucas/vhdl/python_aux/ROM_Generator/de0_lite/sevenSegROM.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558830961940 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenSegROM " "Found entity 1: sevenSegROM" {  } { { "sevenSegROM.vhd" "" { Text "/home/lucas/vhdl/python_aux/ROM_Generator/de0_lite/sevenSegROM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558830961940 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1558830961940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSegROM sevenSegROM:\\hex_display_array:5:sevenSegROM_vhd " "Elaborating entity \"sevenSegROM\" for hierarchy \"sevenSegROM:\\hex_display_array:5:sevenSegROM_vhd\"" {  } { { "de0_lite.vhd" "\\hex_display_array:5:sevenSegROM_vhd" { Text "/home/lucas/vhdl/python_aux/ROM_Generator/de0_lite/de0_lite.vhd" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558830961941 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "rom3232_vhd rom3232 " "Node instance \"rom3232_vhd\" instantiates undefined entity \"rom3232\"" {  } { { "de0_lite.vhd" "rom3232_vhd" { Text "/home/lucas/vhdl/python_aux/ROM_Generator/de0_lite/de0_lite.vhd" 318 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558830961951 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "sync_rom_vhd sync_rom " "Node instance \"sync_rom_vhd\" instantiates undefined entity \"sync_rom\"" {  } { { "de0_lite.vhd" "sync_rom_vhd" { Text "/home/lucas/vhdl/python_aux/ROM_Generator/de0_lite/de0_lite.vhd" 332 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558830961951 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "reg3232_vhd reg3232 " "Node instance \"reg3232_vhd\" instantiates undefined entity \"reg3232\"" {  } { { "de0_lite.vhd" "reg3232_vhd" { Text "/home/lucas/vhdl/python_aux/ROM_Generator/de0_lite/de0_lite.vhd" 346 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558830961951 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "reg32n_vhd reg32n " "Node instance \"reg32n_vhd\" instantiates undefined entity \"reg32n\"" {  } { { "de0_lite.vhd" "reg32n_vhd" { Text "/home/lucas/vhdl/python_aux/ROM_Generator/de0_lite/de0_lite.vhd" 368 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558830961951 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "mixerN2_vhd mixerN2 " "Node instance \"mixerN2_vhd\" instantiates undefined entity \"mixerN2\"" {  } { { "de0_lite.vhd" "mixerN2_vhd" { Text "/home/lucas/vhdl/python_aux/ROM_Generator/de0_lite/de0_lite.vhd" 434 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558830961951 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "mixerN3_vhd mixerN3 " "Node instance \"mixerN3_vhd\" instantiates undefined entity \"mixerN3\"" {  } { { "de0_lite.vhd" "mixerN3_vhd" { Text "/home/lucas/vhdl/python_aux/ROM_Generator/de0_lite/de0_lite.vhd" 455 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558830961951 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 41 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 6 errors, 41 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "971 " "Peak virtual memory: 971 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1558830962073 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat May 25 21:36:02 2019 " "Processing ended: Sat May 25 21:36:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1558830962073 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1558830962073 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1558830962073 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1558830962073 ""}
