#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Jul  4 16:09:43 2021
# Process ID: 8752
# Current directory: C:/Users/ÁõÐÀÞÈ/Desktop/CPU/CPU/CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9516 C:\Users\ÁõÐÀÞÈ\Desktop\CPU\CPU\CPU\CPU.xpr
# Log file: C:/Users/ÁõÐÀÞÈ/Desktop/CPU/CPU/CPU/vivado.log
# Journal file: C:/Users/ÁõÐÀÞÈ/Desktop/CPU/CPU/CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ÁõÐÀÞÈ/Desktop/CPU/CPU/CPU/CPU.xpr
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'open_project' was cancelled
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jul  4 16:10:33 2021...
 IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 1068.043 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ÁõÐÀÞÈ/Desktop/CPU/CPU/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ÁõÐÀÞÈ/Desktop/CPU/CPU/CPU/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ÁõÐÀÞÈ/Desktop/CPU/CPU/CPU/CPU.srcs/sources_1/new/A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ÁõÐÀÞÈ/Desktop/CPU/CPU/CPU/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ÁõÐÀÞÈ/Desktop/CPU/CPU/CPU/CPU.srcs/sources_1/new/ALUOut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUOut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ÁõÐÀÞÈ/Desktop/CPU/CPU/CPU/CPU.srcs/sources_1/new/B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ÁõÐÀÞÈ/Desktop/CPU/CPU/CPU/CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ÁõÐÀÞÈ/Desktop/CPU/CPU/CPU/CPU.srcs/sources_1/new/Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ÁõÐÀÞÈ/Desktop/CPU/CPU/CPU/CPU.srcs/sources_1/new/D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ÁõÐÀÞÈ/Desktop/CPU/CPU/CPU/CPU.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ÁõÐÀÞÈ/Desktop/CPU/CPU/CPU/CPU.srcs/sources_1/new/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ÁõÐÀÞÈ/Desktop/CPU/CPU/CPU/CPU.srcs/sources_1/new/EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ÁõÐÀÞÈ/Desktop/CPU/CPU/CPU/CPU.srcs/sources_1/new/Flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ÁõÐÀÞÈ/Desktop/CPU/CPU/CPU/CPU.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ÁõÐÀÞÈ/Desktop/CPU/CPU/CPU/CPU.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ÁõÐÀÞÈ/Desktop/CPU/CPU/CPU/CPU.srcs/sources_1/new/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ÁõÐÀÞÈ/Desktop/CPU/CPU/CPU/CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ÁõÐÀÞÈ/Desktop/CPU/CPU/CPU/CPU.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ÁõÐÀÞÈ/Desktop/CPU/CPU/CPU/CPU.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ÁõÐÀÞÈ/Desktop/CPU/CPU/CPU/CPU.srcs/sources_1/new/muxData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxData
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ÁõÐÀÞÈ/Desktop/CPU/CPU/CPU/CPU.srcs/sources_1/new/muxDes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxDes
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ÁõÐÀÞÈ/Desktop/CPU/CPU/CPU/CPU.srcs/sources_1/new/muxSource.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ÁõÐÀÞÈ/Desktop/CPU/CPU/CPU/CPU.srcs/sources_1/new/next_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module next_state
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ÁõÐÀÞÈ/Desktop/CPU/CPU/CPU/CPU.srcs/sources_1/new/signal_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ÁõÐÀÞÈ/Desktop/CPU/CPU/CPU/CPU.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ÁõÐÀÞÈ/Desktop/CPU/CPU/CPU/CPU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ÁõÐÀÞÈ/Desktop/CPU/CPU/CPU/CPU.sim/sim_1/behav/xsim'
"xelab -wto 2116ac13f7c644bea07e63a118ff517e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 2116ac13f7c644bea07e63a118ff517e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.NPC
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.D
Compiling module xil_defaultlib.next_state
Compiling module xil_defaultlib.signal_out
Compiling module xil_defaultlib.Ctrl
Compiling module xil_defaultlib.muxSource
Compiling module xil_defaultlib.muxDes
Compiling module xil_defaultlib.muxData
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.A
Compiling module xil_defaultlib.B
Compiling module xil_defaultlib.ALUOut
Compiling module xil_defaultlib.DR
Compiling module xil_defaultlib.Flopr
Compiling module xil_defaultlib.EXT
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/ÁõÐÀÞÈ/Desktop/CPU/CPU/CPU/CPU.sim/sim_1/behav/xsim/xsim.dir/cpu_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jul  4 16:12:03 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1068.043 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ÁõÐÀÞÈ/Desktop/CPU/CPU/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_sim_behav -key {Behavioral:sim_1:Functional:cpu_sim} -tclbatch {cpu_sim.tcl} -view {C:/Users/ÁõÐÀÞÈ/Desktop/CPU/CPU/CPU/cpu_sim_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Users/ÁõÐÀÞÈ/Desktop/CPU/CPU/CPU/cpu_sim_behav1.wcfg
source cpu_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
PC = 00000000, IR = 341d000c, NPC=xxxxxxxx
PC = 00000000, IR = 341d000c, NPC=00000004
R[00-07]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[08-15]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[16-23]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[24-31]=00000000, 00000000, 00000000, 00000000, 00000000, 0000000c, 00000000, 00000000
PC = 00000004, IR = 34021234, NPC=00000008
R[00-07]=00000000, 00000000, 00001234, 00000000, 00000000, 00000000, 00000000, 00000000
R[08-15]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[16-23]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[24-31]=00000000, 00000000, 00000000, 00000000, 00000000, 0000000c, 00000000, 00000000
PC = 00000008, IR = 34033456, NPC=0000000c
R[00-07]=00000000, 00000000, 00001234, 00003456, 00000000, 00000000, 00000000, 00000000
R[08-15]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[16-23]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[24-31]=00000000, 00000000, 00000000, 00000000, 00000000, 0000000c, 00000000, 00000000
PC = 0000000c, IR = 00432021, NPC=00000010
R[00-07]=00000000, 00000000, 00001234, 00003456, 0000468a, 00000000, 00000000, 00000000
R[08-15]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[16-23]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[24-31]=00000000, 00000000, 00000000, 00000000, 00000000, 0000000c, 00000000, 00000000
PC = 00000010, IR = 00643023, NPC=00000014
R[00-07]=00000000, 00000000, 00001234, 00003456, 0000468a, 00000000, ffffedcc, 00000000
R[08-15]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[16-23]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[24-31]=00000000, 00000000, 00000000, 00000000, 00000000, 0000000c, 00000000, 00000000
PC = 00000014, IR = ac020000, NPC=00000018
PC = 00000018, IR = ac030004, NPC=0000001c
PC = 0000001c, IR = afa40004, NPC=00000020
PC = 00000020, IR = 8c050000, NPC=00000024
R[00-07]=00000000, 00000000, 00001234, 00003456, 0000468a, 00000000, ffffedcc, 00000000
R[08-15]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[16-23]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[24-31]=00000000, 00000000, 00000000, 00000000, 00000000, 0000000c, 00000000, 00000000
R[00-07]=00000000, 00000000, 00001234, 00003456, 0000468a, 00001234, ffffedcc, 00000000
R[08-15]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[16-23]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[24-31]=00000000, 00000000, 00000000, 00000000, 00000000, 0000000c, 00000000, 00000000
PC = 00000024, IR = 10450001, NPC=00000028
PC = 00000024, IR = 10450001, NPC=0000002c
PC = 0000002c, IR = 8c050004, NPC=00000034
PC = 0000002c, IR = 8c050004, NPC=00000030
R[00-07]=00000000, 00000000, 00001234, 00003456, 0000468a, xxxxxxxx, ffffedcc, 00000000
R[08-15]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[16-23]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[24-31]=00000000, 00000000, 00000000, 00000000, 00000000, 0000000c, 00000000, 00000000
R[00-07]=00000000, 00000000, 00001234, 00003456, 0000468a, 00003456, ffffedcc, 00000000
R[08-15]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[16-23]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[24-31]=00000000, 00000000, 00000000, 00000000, 00000000, 0000000c, 00000000, 00000000
PC = 00000030, IR = 1065fffd, NPC=00000034
PC = 00000030, IR = 1065fffd, NPC=00000028
PC = 00000028, IR = 8fa30004, NPC=00000020
PC = 00000028, IR = 8fa30004, NPC=0000002c
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1068.043 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1068.043 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jul  4 16:13:30 2021...
