INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/booth/Projects/cmpen331/Lab_3_Rachael_Wilson/Lab_3_Rachael_Wilson.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/booth/Projects/cmpen331/Lab_3_Rachael_Wilson/Lab_3_Rachael_Wilson.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/booth/Projects/cmpen331/Lab_3_Rachael_Wilson/Lab_3_Rachael_Wilson.srcs/sources_1/new/idexe_pipeline_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idexe_pipeline_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/booth/Projects/cmpen331/Lab_3_Rachael_Wilson/Lab_3_Rachael_Wilson.srcs/sources_1/new/ifid_pipeline_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifid_pipeline_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/booth/Projects/cmpen331/Lab_3_Rachael_Wilson/Lab_3_Rachael_Wilson.srcs/sources_1/new/immediate_extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immediate_extender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/booth/Projects/cmpen331/Lab_3_Rachael_Wilson/Lab_3_Rachael_Wilson.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/booth/Projects/cmpen331/Lab_3_Rachael_Wilson/Lab_3_Rachael_Wilson.srcs/sources_1/new/pc_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/booth/Projects/cmpen331/Lab_3_Rachael_Wilson/Lab_3_Rachael_Wilson.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/booth/Projects/cmpen331/Lab_3_Rachael_Wilson/Lab_3_Rachael_Wilson.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/booth/Projects/cmpen331/Lab_3_Rachael_Wilson/Lab_3_Rachael_Wilson.srcs/sources_1/new/regrt_multiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regrt_multiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/booth/Projects/cmpen331/Lab_3_Rachael_Wilson/Lab_3_Rachael_Wilson.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
