USE OF RISC-V CORE VERILOG NETLIST AND TESTBENCH FOR FUNCTIONAL SIMULATION 

