My name is Ragini K, and I'm a dedicated VLSI enthusiast. ğŸš€
Embarking on a challenging 100-day journey focused on RTL (Register Transfer Level) design and verification using Verilog. ğŸ’»
Throughout this journey, I primarily utilize Xilinx Vivado software for RTL code simulation. ğŸ› ï¸
This exciting endeavor allows me to deepen my expertise in the field and explore various aspects of VLSI design. ğŸŒŸ

<!---
Kunchapu-Ragini/Kunchapu-Ragini is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
