INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/Zynq System/Zynq System.srcs/sources_1/new/LogicSignalOut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LogicSignalOut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/Zynq System/Zynq System.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol logic_out, assumed default net type wire [C:/Users/Public/Zynq System/Zynq System.srcs/sim_1/new/tb_top.v:33]
INFO: [VRFC 10-2458] undeclared symbol common_digit, assumed default net type wire [C:/Users/Public/Zynq System/Zynq System.srcs/sim_1/new/tb_top.v:34]
