<?xml version="1.0" ?>
<Presentation>
  <div class="page">
    <p>Managing Wire Delay in Large CMP Caches</p>
    <p>Bradford M. Beckmann David A. Wood</p>
    <p>Multifacet Project University of Wisconsin-Madison</p>
    <p>MICRO 2004</p>
  </div>
  <div class="page">
    <p>Beckmann &amp; Wood</p>
    <p>Managing Wire Delay in Large CMP Caches 2</p>
    <p>Overview  Managing wire delay in shared CMP caches  Three techniques extended to CMPs</p>
    <p>Combining techniques + Potentially alleviates isolated deficiencies</p>
    <p>Up to 19% reduction vs. baseline  Implementation complexity</p>
  </div>
  <div class="page">
    <p>Beckmann &amp; Wood</p>
    <p>Managing Wire Delay in Large CMP Caches 3</p>
    <p>Current CMP: IBM Power 5</p>
    <p>L2 Bank</p>
    <p>L2 Bank</p>
    <p>L2 Bank</p>
    <p>CPU 0 L1 I$ L1 D$</p>
    <p>CPU 1 L1 D$ L1 I$</p>
  </div>
  <div class="page">
    <p>CMP Trends</p>
    <p>L2 L2 L2</p>
    <p>CPU 0 L1 I$ L1 D$</p>
    <p>CPU 1 L1 D$ L1 I$</p>
    <p>CPU 2 L1 I$ L1 D$</p>
    <p>CPU 3 L1 D$ L1 I$</p>
    <p>CPU 4 L1 I$ L1 D$</p>
    <p>CPU 5 L1 D$ L1 I$</p>
    <p>CPU 6 L1 I$ L1 D$</p>
    <p>CPU 7 L1 D$ L1 I$</p>
    <p>L2 L2 L2</p>
    <p>L2 L2 L2 L2 L2 L2</p>
    <p>L2 L2 L2 L2 L2 L2</p>
  </div>
  <div class="page">
    <p>Baseline: CMP-SNUCA L1 I $ L1 D $</p>
    <p>CPU 2 L1 I $ L1 D $</p>
    <p>CPU 3</p>
    <p>L1 D $ L1 I $</p>
    <p>CPU 7 L1 D $ L1 I $</p>
    <p>CPU 6</p>
    <p>L 1</p>
    <p>D $</p>
    <p>L 1</p>
    <p>I $</p>
    <p>C P</p>
    <p>U 1</p>
    <p>L 1</p>
    <p>D $</p>
    <p>L 1</p>
    <p>I $</p>
    <p>C P</p>
    <p>U 0</p>
    <p>L 1</p>
    <p>I $</p>
    <p>L 1</p>
    <p>D $</p>
    <p>C P</p>
    <p>U 4</p>
    <p>L 1</p>
    <p>I $</p>
    <p>L 1</p>
    <p>D $</p>
    <p>C P</p>
    <p>U 5</p>
  </div>
  <div class="page">
    <p>Beckmann &amp; Wood</p>
    <p>Managing Wire Delay in Large CMP Caches 6</p>
    <p>Outline</p>
    <p>Global interconnect and CMP trends</p>
    <p>Latency Management Techniques</p>
    <p>Evaluation  Methodology</p>
    <p>Block Migration: CMP-DNUCA</p>
    <p>Transmission Lines: CMP-TLC</p>
    <p>Combination: CMP-Hybrid</p>
  </div>
  <div class="page">
    <p>Block Migration: CMP-DNUCA L1 I $ L1 D $</p>
    <p>CPU 2 L1 I $ L1 D $</p>
    <p>CPU 3</p>
    <p>L1 D $ L1 I $</p>
    <p>CPU 7 L1 D $ L1 I $</p>
    <p>CPU 6</p>
    <p>L 1</p>
    <p>D $</p>
    <p>L 1</p>
    <p>I $</p>
    <p>C P</p>
    <p>U 1</p>
    <p>L 1</p>
    <p>D $</p>
    <p>L 1</p>
    <p>I $</p>
    <p>C P</p>
    <p>U 0</p>
    <p>L 1</p>
    <p>I $</p>
    <p>L 1</p>
    <p>D $</p>
    <p>C P</p>
    <p>U 4</p>
    <p>L 1</p>
    <p>I $</p>
    <p>L 1</p>
    <p>D $</p>
    <p>C P</p>
    <p>U 5</p>
    <p>B</p>
    <p>A</p>
    <p>A</p>
    <p>B</p>
  </div>
  <div class="page">
    <p>Beckmann &amp; Wood</p>
    <p>Managing Wire Delay in Large CMP Caches 8</p>
    <p>On-chip Transmission Lines</p>
    <p>Similar to contemporary off-chip communication</p>
    <p>Provides a different latency / bandwidth tradeoff</p>
    <p>Wires behave more transmission-line like as frequency increases  Utilize transmission line qualities to our advantage</p>
    <p>No repeaters  route directly over large structures</p>
    <p>~10x lower latency across long distances</p>
    <p>Limitations  Requires thick wires and dielectric spacing</p>
    <p>Increases manufacturing cost</p>
  </div>
  <div class="page">
    <p>Transmission Lines: CMP-TLC</p>
    <p>CPU 3 L1 I $</p>
    <p>L1 D $</p>
    <p>L1 I $</p>
    <p>L1 D $</p>
    <p>L1 I $</p>
    <p>L1 D $</p>
    <p>L1 I $</p>
    <p>L1 D $</p>
    <p>L1 I $</p>
    <p>L1 D $</p>
    <p>L1 I $</p>
    <p>L1 D $</p>
    <p>L1 I $</p>
    <p>L1 D $</p>
    <p>L1 I $</p>
    <p>L1 D $</p>
    <p>CPU 2</p>
    <p>CPU 1</p>
    <p>CPU 0</p>
    <p>CPU 4</p>
    <p>CPU 5</p>
    <p>CPU 6</p>
    <p>CPU 7</p>
  </div>
  <div class="page">
    <p>Combination: CMP-Hybrid L1 I $ L1 D $</p>
    <p>CPU 2 L1 I $ L1 D $</p>
    <p>CPU 3</p>
    <p>L1 D $ L1 I $</p>
    <p>CPU 7 L1 D $ L1 I $</p>
    <p>CPU 6</p>
    <p>L 1</p>
    <p>D $</p>
    <p>L 1</p>
    <p>I $</p>
    <p>C P</p>
    <p>U 1</p>
    <p>L 1</p>
    <p>D $</p>
    <p>L 1</p>
    <p>I $</p>
    <p>C P</p>
    <p>U 0</p>
    <p>L 1</p>
    <p>I $</p>
    <p>L 1</p>
    <p>D $</p>
    <p>C P</p>
    <p>U 4</p>
    <p>L 1</p>
    <p>I $</p>
    <p>L 1</p>
    <p>D $</p>
    <p>C P</p>
    <p>U 5</p>
    <p>links</p>
  </div>
  <div class="page">
    <p>Beckmann &amp; Wood</p>
    <p>Managing Wire Delay in Large CMP Caches 11</p>
    <p>Outline</p>
    <p>Global interconnect and CMP trends</p>
    <p>Latency Management Techniques</p>
    <p>Evaluation  Methodology</p>
    <p>Block Migration: CMP-DNUCA</p>
    <p>Transmission Lines: CMP-TLC</p>
    <p>Combination: CMP-Hybrid</p>
  </div>
  <div class="page">
    <p>Beckmann &amp; Wood</p>
    <p>Managing Wire Delay in Large CMP Caches 12</p>
    <p>Methodology</p>
    <p>Full system simulation  Simics  Timing model extensions</p>
    <p>Out-of-order processor  Memory system</p>
    <p>Workloads  Commercial</p>
    <p>apache, jbb, otlp, zeus</p>
    <p>Scientific  Splash: barnes &amp; ocean  SpecOMP: apsi &amp; fma3d</p>
  </div>
  <div class="page">
    <p>Beckmann &amp; Wood</p>
    <p>Managing Wire Delay in Large CMP Caches 13</p>
    <p>System Parameters</p>
    <p>Memory System Dynamically Scheduled Processor</p>
    <p>L1 I &amp; D caches 64 KB, 2-way, 3 cycles Clock frequency 10 GHz</p>
    <p>Unified L2 cache 16 MB, 256x64 KB, 16way, 6 cycle bank access</p>
    <p>Reorder buffer / scheduler</p>
    <p>L1 / L2 cache block size</p>
    <p>Memory latency 260 cycles Pipeline stages 30</p>
    <p>Memory bandwidth 320 GB/s Direct branch predictor 3.5 KB YAGS</p>
    <p>Memory size 4 GB of DRAM Return address stack 64 entries</p>
    <p>Outstanding memory request / CPU</p>
  </div>
  <div class="page">
    <p>Beckmann &amp; Wood</p>
    <p>Managing Wire Delay in Large CMP Caches 14</p>
    <p>Outline</p>
    <p>Global interconnect and CMP trends</p>
    <p>Latency Management Techniques</p>
    <p>Evaluation  Methodology</p>
    <p>Block Migration: CMP-DNUCA</p>
    <p>Transmission Lines: CMP-TLC</p>
    <p>Combination: CMP-Hybrid</p>
  </div>
  <div class="page">
    <p>CMP-DNUCA: Organization</p>
    <p>Bankclusters</p>
    <p>Local</p>
    <p>Inter.</p>
    <p>Center</p>
    <p>CPU 2 CPU 3</p>
    <p>CPU 7 CPU 6</p>
    <p>C P</p>
    <p>U 1</p>
    <p>C P</p>
    <p>U 0</p>
    <p>C P</p>
    <p>U 4</p>
    <p>C P</p>
    <p>U 5</p>
  </div>
  <div class="page">
    <p>Beckmann &amp; Wood</p>
    <p>Managing Wire Delay in Large CMP Caches 16</p>
    <p>Hit Distribution: Grayscale Shading CPU 2 CPU 3</p>
    <p>CPU 7 CPU 6</p>
    <p>C P</p>
    <p>U 1</p>
    <p>C P</p>
    <p>U 0</p>
    <p>C P</p>
    <p>U 4</p>
    <p>C P</p>
    <p>U 5</p>
    <p>Greater % of L2 Hits</p>
  </div>
  <div class="page">
    <p>Beckmann &amp; Wood</p>
    <p>Managing Wire Delay in Large CMP Caches 17</p>
    <p>CMP-DNUCA: Migration</p>
    <p>Migration policy  Gradual movement</p>
    <p>Increases local hits and reduces distant hits</p>
    <p>other bankclusters</p>
    <p>my center bankcluster</p>
    <p>my inter. bankcluster</p>
    <p>my local bankcluster</p>
  </div>
  <div class="page">
    <p>Beckmann &amp; Wood</p>
    <p>Managing Wire Delay in Large CMP Caches 18</p>
    <p>CMP-DNUCA: Hit Distribution Ocean per CPU</p>
    <p>CPU 0 CPU 1 CPU 2 CPU 3</p>
    <p>CPU 4 CPU 5 CPU 6 CPU 7</p>
  </div>
  <div class="page">
    <p>Beckmann &amp; Wood</p>
    <p>Managing Wire Delay in Large CMP Caches 19</p>
    <p>CMP-DNUCA: Hit Distribution Ocean all CPUs</p>
    <p>Block migration successfully separates the data sets</p>
  </div>
  <div class="page">
    <p>Beckmann &amp; Wood</p>
    <p>Managing Wire Delay in Large CMP Caches 20</p>
    <p>CMP-DNUCA: Hit Distribution OLTP all CPUs</p>
  </div>
  <div class="page">
    <p>Beckmann &amp; Wood</p>
    <p>Managing Wire Delay in Large CMP Caches 21</p>
    <p>CMP-DNUCA: Hit Distribution OLTP per CPU</p>
    <p>Hit Clustering: Most L2 hits satisfied by the center banks</p>
    <p>CPU 0 CPU 1 CPU 2 CPU 3</p>
    <p>CPU 4 CPU 5 CPU 6 CPU 7</p>
  </div>
  <div class="page">
    <p>Beckmann &amp; Wood</p>
    <p>Managing Wire Delay in Large CMP Caches 22</p>
    <p>CMP-DNUCA: Search</p>
    <p>Search policy  Uniprocessor DNUCA solution: partial tags</p>
    <p>Quick summary of the L2 tag state at the CPU</p>
    <p>No known practical implementation for CMPs  Size impact of multiple partial tags  Coherence between block migrations and partial tag state</p>
    <p>CMP-DNUCA solution: two-phase search  1st phase: CPUs local, inter., &amp; 4 center banks</p>
    <p>2nd phase: remaining 10 banks</p>
    <p>Slow 2nd phase hits and L2 misses</p>
  </div>
  <div class="page">
    <p>Beckmann &amp; Wood</p>
    <p>Managing Wire Delay in Large CMP Caches 23</p>
    <p>CMP-DNUCA: L2 Hit Latency</p>
  </div>
  <div class="page">
    <p>Beckmann &amp; Wood</p>
    <p>Managing Wire Delay in Large CMP Caches 24</p>
    <p>CMP-DNUCA Summary</p>
    <p>Limited success  Ocean successfully splits</p>
    <p>Regular scientific workload  little sharing</p>
    <p>OLTP congregates in the center  Commercial workload  significant sharing</p>
    <p>Smart search mechanism  Necessary for performance improvement  No known implementations  Upper bound  perfect search</p>
  </div>
  <div class="page">
    <p>Beckmann &amp; Wood</p>
    <p>Managing Wire Delay in Large CMP Caches 25</p>
    <p>Outline</p>
    <p>Global interconnect and CMP trends</p>
    <p>Latency Management Techniques</p>
    <p>Evaluation  Methodology</p>
    <p>Block Migration: CMP-DNUCA</p>
    <p>Transmission Lines: CMP-TLC</p>
    <p>Combination: CMP-Hybrid</p>
  </div>
  <div class="page">
    <p>Beckmann &amp; Wood</p>
    <p>Managing Wire Delay in Large CMP Caches 26</p>
    <p>L2 Hit Latency</p>
    <p>Bars Labeled D: CMP-DNUCA</p>
    <p>T: CMP-TLC H: CMP-Hybrid</p>
  </div>
  <div class="page">
    <p>Beckmann &amp; Wood</p>
    <p>Managing Wire Delay in Large CMP Caches 27</p>
    <p>Overall Performance</p>
    <p>Transmission lines improve L2 hit and L2 miss latency</p>
  </div>
  <div class="page">
    <p>Beckmann &amp; Wood</p>
    <p>Managing Wire Delay in Large CMP Caches 28</p>
    <p>Conclusions</p>
    <p>Individual Latency Management Techniques  Strided Prefetching: subset of misses</p>
    <p>Cache Block Migration: sharing impedes migration</p>
    <p>On-chip Transmission Lines: limited bandwidth</p>
    <p>Combination: CMP-Hybrid  Potentially alleviates bottlenecks</p>
    <p>Disadvantages  Relies on smart-search mechanism</p>
    <p>Manufacturing cost of transmission lines</p>
  </div>
  <div class="page">
    <p>Beckmann &amp; Wood</p>
    <p>Managing Wire Delay in Large CMP Caches 29</p>
    <p>Backup Slides</p>
  </div>
  <div class="page">
    <p>Beckmann &amp; Wood</p>
    <p>Managing Wire Delay in Large CMP Caches 30</p>
    <p>Strided Prefetching</p>
    <p>Utilize repeatable memory access patterns  Subset of misses</p>
    <p>Tolerates latency within the memory hierarchy</p>
    <p>Our implementation  Similar to Power4</p>
    <p>Unit and Non-unit stride misses</p>
    <p>L1  L2 L2  Mem</p>
  </div>
  <div class="page">
    <p>Beckmann &amp; Wood</p>
    <p>Managing Wire Delay in Large CMP Caches 31</p>
    <p>On and Off-chip Prefetching</p>
    <p>Commercial ScientificBenchmarks</p>
  </div>
  <div class="page">
    <p>Beckmann &amp; Wood</p>
    <p>Managing Wire Delay in Large CMP Caches 32</p>
    <p>CMP Sharing Patterns</p>
  </div>
  <div class="page">
    <p>Beckmann &amp; Wood</p>
    <p>Managing Wire Delay in Large CMP Caches 33</p>
    <p>CMP Request Distribution</p>
  </div>
  <div class="page">
    <p>CMP-DNUCA: Search Strategy</p>
    <p>Bankclusters</p>
    <p>Local</p>
    <p>Inter.</p>
    <p>Center</p>
    <p>CPU 2 CPU 3</p>
    <p>CPU 7 CPU 6</p>
    <p>C P</p>
    <p>U 1</p>
    <p>C P</p>
    <p>U 0</p>
    <p>C P</p>
    <p>U 4</p>
    <p>C P</p>
    <p>U 5</p>
    <p>Uniprocessor DNUCA: partial tag array for smart searches Significant implementation complexity for CMP-DNUCA</p>
  </div>
  <div class="page">
    <p>CMP-DNUCA: Migration Strategy CPU 2 CPU 3</p>
    <p>CPU 7 CPU 6</p>
    <p>C P</p>
    <p>U 1</p>
    <p>C P</p>
    <p>U 0</p>
    <p>C P</p>
    <p>U 4</p>
    <p>C P</p>
    <p>U 5</p>
    <p>other local</p>
    <p>other inter.</p>
    <p>other center</p>
    <p>my center</p>
    <p>my inter.</p>
    <p>my local</p>
    <p>Bankclusters</p>
    <p>Local</p>
    <p>Inter.</p>
    <p>Center</p>
  </div>
  <div class="page">
    <p>Beckmann &amp; Wood</p>
    <p>Managing Wire Delay in Large CMP Caches 36</p>
    <p>Uncontended Latency Comparison</p>
  </div>
  <div class="page">
    <p>Beckmann &amp; Wood</p>
    <p>Managing Wire Delay in Large CMP Caches 37</p>
    <p>CMP-DNUCA: L2 Hit Distribution</p>
    <p>Benchmarks</p>
  </div>
  <div class="page">
    <p>Beckmann &amp; Wood</p>
    <p>Managing Wire Delay in Large CMP Caches 38</p>
    <p>CMP-DNUCA: L2 Hit Latency</p>
  </div>
  <div class="page">
    <p>Beckmann &amp; Wood</p>
    <p>Managing Wire Delay in Large CMP Caches 39</p>
    <p>CMP-DNUCA: Runtime</p>
  </div>
  <div class="page">
    <p>Beckmann &amp; Wood</p>
    <p>Managing Wire Delay in Large CMP Caches 40</p>
    <p>CMP-DNUCA Problems</p>
    <p>Hit clustering  Shared blocks move within the center  Equally far from all processors</p>
    <p>Search complexity  16 separate clusters</p>
    <p>Partial tags impractical  Distributed information</p>
    <p>Synchronization complexity</p>
  </div>
  <div class="page">
    <p>Beckmann &amp; Wood</p>
    <p>Managing Wire Delay in Large CMP Caches 41</p>
    <p>CMP-TLC: L2 Hit Latency</p>
    <p>Bars Labeled D: CMP-DNUCA</p>
    <p>T: CMP-TLC</p>
  </div>
  <div class="page">
    <p>Beckmann &amp; Wood</p>
    <p>Managing Wire Delay in Large CMP Caches 42</p>
    <p>Runtime: Isolated Techniques</p>
  </div>
  <div class="page">
    <p>Beckmann &amp; Wood</p>
    <p>Managing Wire Delay in Large CMP Caches 43</p>
    <p>CMP-Hybrid: Performance</p>
  </div>
  <div class="page">
    <p>Beckmann &amp; Wood</p>
    <p>Managing Wire Delay in Large CMP Caches 44</p>
    <p>Energy Efficiency</p>
  </div>
</Presentation>
